Appendix B FloppyDisk Controller

Command Instruction Set

Appendix B: Floppy Disk Controller Command Instruction Set

The tables in Appendix B list the command and result bytes for the floppy disk controller (FDC) operations, as follows:

- B.1 Read data
- B.2 Read deleted data
- B.3 Write data
- B.4 Write deleted data
- B.5 Read a track
- B.6 Read ID
- B.7 Format a track
- B.8 Scan equal
- B.9 Scan low or equal
- B.10 Scan high or equal
- B.11 Recalibrate
- B.12 Sense interrupt status
- B.13 Specify
- B.14 Sense drive status
- B.15 Seek
- B.16 Invalid

The command bytes for each operation must be written to the floppy disk controller in the exact order indicated in the table. The result bytes for each operation must be read in the exact order indicated in the table. Failure to write all command bytes or read all result bytes will leave the floppy disk controller inoperative.

The figures following the tables illustrate the necessary sequences in the command, execution, and result phases of each of the instructions.

- Figure B.1 Command phase
- Figure B.2 Execution phase (read and write instructions)
- Figure B.3 Result phase (read and write instructions)
- Figure B.4 Seek, recalibrate, sense interrupt status, and invalid instructions

Table B.1. Read Data Instruction Set

Phase	R/W	Data Bus D7 D6 D5 D4 D3 D2 D1 D0	Remarks
Command	w w	MT MF SK 0 0 1 1 0 X X X X X HD US1 US0	Command Codes
	W W W W W	C	Sector ID information prior to Command execution.
Execution			Data transfer between the FDD and main-system.
Result	R R R R R	ST0————————————————————————————————————	Status Information after Command execution. Sector ID information after Command execution.

reprinted withpermission of and licensed by NEC Electronics Inc. c. 1985 NEC Electronics Inc.)

Table B.2. Read Deleted Data Instruction Set

Phase	R/W	Data Bus D7 D6 D5 D4 D3 D2 D1 D0	Remarks
Command	w w	MT MF SK 0 1 1 0 0 X X X X X HD USI US0	Command Codes
	W W W W W	C	Sector ID information prior to Command execution.
Execution			Data transfer between the FDD and main-system.
Result	R R R R R	ST0 ST1 ST2 C H R N	Status Information after Command execution. Sector ID information after Command execution.

reprinted with permission of and licensed by NEC Electronics Inc. σ 1985 Electronics Inc.)

Table B.3. Write Data Instruction Set

Phase	R/W	Data Bus D7 D6 D5 D4 D3 D2 D1 D0	Remarks
Command	w w	MT MF 0 0 0 1 0 1 X X X X X HD US1 US0	Command Codes
	w w w w w	C	Sector ID information prior to Command execution.
Execution			Data transfer between the FDD and main-system.
Result	R R R R R		Status Information after Command execution. Sector ID information after Command execution.

(reprinted with permission of and licensed by NEC Electronics Inc. $\langle c \rangle$ 1985 NEC Electronics Inc.)

Table B.4. Write Deleted Data Instruction Set

Phase	R/W	Data Bus D7 D6 D5 D4 D3 D2 D1 D0	Remarks
Command	w w	MT MF 0 0 1 0 0 1 X X X X X HD US1 US0	Command Codes
	W W W W W	——————————————————————————————————————	Sector ID information prior to Command execution.
Execution			Data transfer between the FDD and main-system.
Result	R R R R R	ST0 ST1 ST2 C H R N	Status Information after Command execution. Sector ID information after Command execution.

over med with permission of and regised by NFC Electronies Inc. of 1985 NEC Electronics In

Table B.5. Read a Track Instruction Set

Phase	R/W	Data Bus D7 D6 D5 D4 D3 D2 D1 D0	Remarks
Command	w w	0 MF SK 0 0 0 1 0 X X X X X HD USI US0	Command Codes
	W W W W W	C	Sector ID information prior to Command execution.
Execution			Data transfer between the FDD and main-system. FDC has read all of the cylinder's contents from index hole to EOT.
Result	R R R R R R		Status Information after Command execution. Sector ID information after Command execution.

(reprinted with permission of and licensed by NEC Electronics Inc. σ 1985 NEC Electronics Inc.)

Table B.6. Read ID Instruction Set

Phase	R/W	D7 [D6 1		-		Bus B D2	Di	D0	Remarks
Command	w w	1 .	1F X	0 X	0 X	0 X	0 HD	1 US1	0 US0	Commands
Execution				-						The first correct ID information on the cylinder is stored in the Data Register.
Result	R R R R R				-ST -ST -C- -H -R-	Г2-				Status Information after Command execution. Sector ID information after Command execution.

reprinted with permitsion of and decreased by NEC Stectronics in $\gamma \approx 0.85$ NEC Stectronics in

Table B.7. Format a Track Instruction Set

Phase	R/W	Data Bus D7 D6 D5 D4 D3 D2 D1 D0	Remarks
Command	w w	0 MF SK 0 0 0 1 0 X X X X X HD USI US0	Command Codes
	W W W		Bytes/Sector Sectors/Track Gap 3 Filler Byte
Execution			FDC formats an entire cylinder.
Result	R R R R R		Status Information after Command execution. In this case, the ID information has no meaning.

(reprinted with permission of and licensed by NEC Electronics Inc. σ 1985 NEC Electronics Inc.)

Table B.8. Scan Equal Instruction Set

Phase	R/W	Data Bus D7 D6 D5 D4 D3 D2 D1 D0	Remarks
Command	w w	MT MF SK 1 0 0 0 0 0 X X X X X HD US1 US0	Command Codes
	w w w w w	C	Sector ID information prior to Command execution.
Execution			Data compared between the FDD and main system.
Result	R R R R R	ST0 ST1 ST2 C H R	Status Information after Command execution. Sector ID information after Command execution.

regulated with becomession of and discussed by NEC Electronics Inc. (c. 1985 NEC Electronics inc.

Table B.9. Scan Low or Equal Instruction Set

Phase	R/W	Data Bus D7 D6 D5 D4 D3 D2 D1 D0	Remarks
Command	w w	MT MF SK 1 1 0 0 1 X X X X X HD USI US0	Command Codes
	W W W W W		Sector ID information prior to Command execution.
Execution			Data compared between the FDD and main system.
Result	R R R R R	ST0- ST1- ST2- C- H R- N	Status Information after Command execution. Sector ID information after Command execution.

(reprinted with permission of and licensed by NEC Electronics Inc.)

Table B.10. Scan High or Equal Instruction Set

Phase	R/W	Data Bus D7 D6 D5 D4 D3 D2 D1 D0	Remarks
Command	w w	MT MF SK 1 1 1 0 1 X X X X X HD US1 US0	Command Codes
	W W W W W	C	Sector ID information prior to Command execution.
Execution			Data compared between the FDD and main system.
Result	R R R R R R		Status Information after Command execution. Sector ID information after Command execution.

(reprinted with permission of and licensed by NEC Electronics Inc. c 1985 NEC Electronics Inc.)

Table B.11. Recalibrate Instruction Set

Phase	R/W	D7	D6	D5			Bus 3 D2	2 D1	D0	Remarks
Command	w	0	0	0	0	0	1	1	1	Command Codes
	w	X	X	X	X	X	HC	USI	US0	
Execution										Head retracted to Track 0.

(reprinted with permission of and licensed by NEC Electronics Inc. c 1985 NEC Electronics Inc.)

Table B.12. Sense Interrupt Status Instruction Set

Phase	R/W	D7	D6	D5	Dat D4			D١	D0	Remarks
Command	w	0	0	0	0	0	0	0	0	Command Codes
Result	R R				–ST –PC	N- 0-		Status information at the end of seek operation about the FDC.		

report to with recimission of and hearised by NEC Electronics law, a 1983 NEC Electronic law

Table B.13. Specify Instruction Set

Phase	R/W	D7	D6	D5	Da D4		Dı	D0	Remarks
Command	w w w	0					0 HUT		Command Codes

creprinted with permission of and licensed by NEC Electronics Inc. c. 1985 NEC Electronics Inc.

Table B.14. Sense Drive Status Instruction Set

Phase	R/W	D7 D6	Data Bus D5 D4 D3 D2 D1 D0	Remarks
Command	w w	0 0 X X	0 0 0 1 1 1 X X X HD US1 US0	Command Codes
Result	R		ST3	Status information about FDD.

(reprinted with permission of and licensed by NEC Electronics Inc. c. 1985 NEC Electronics Inc.

Table B.15. Seek Instruction Set

Phase	R/W	Data Bus D7 D6 D5 D4 D3 D2 D1 D0	Remarks
Command	w w w	0 0 0 0 1 1 1 1 X X X X X HD US1 US0 	Command Codes
Execution			Head is positioned over proper cylinder on diskette.


reprinted with permission of and licensed by NEC Electronics Inc. c. 1985 NEC Electronics Inc.

Table B.16. Invalid Instruction Set

Phase	R/W	Data Bus D7 D6 D5 D4 D3 D2 D1 D0	Remarks
Command	w	Invalid Codes	Command Codes
Result	R	ST0	ST0-80 (16)

reprinted with permission of and licensed by NEC Electronics Inc. of 1985 NEC Electronics Inc. is

Note: Shaded portion indicates don't care state



Kev:

- \odot Processor reads main status reg. (MSG) Does RQM = 1 and DIO = 0; if yes, then write first byte of instruction into 765.
- 3 First byte of instruction written into 765 by processor.
- Processor reads MSR, does RQM = 1 and DIO = 0; if no, then do it again.
- No Do again, RQM still = 0.
- 3 Does RQM = 1 and DIO = 0; if yes, then write second byte of instruction into 765.
- ® Second byte of instruction written into 765 by processor.
- $\ensuremath{\mathfrak{D}}$ Repeat steps 3 through 6 until all bytes in instruction have been written into 765.
- ® Last byte of instruction written into 765 by processor.

(reprinted with permission of and licensed by NEC Electronics Inc. c. 1985 NEC Electronics Inc.)

Figure B.1. Command phase




Figure B.2. Execution phase (read and write instructions)





Figure B.3. Result phase (read or write instructions)



Seek, recalibrate, and Sense Interrupt Status




Figure B.4. Seek, Recalibrate, Sense Interrupt Status, and Invalid Instructions