


LOGIC DRAWINGS


The symbology used in the LINC logic drawings is very similar to that used by Digital Equipment Corporation (DEC) of Maynard, Massachusetts. For a general explanation of this symbology, see DEC manual C-100. This manual also contains a description of each of the DEC logic packages used in the LINC. Other logic packages used in the LINC are described in volume 2 of the LINC Manufacturing Description.

DEC packages are identified by type numbers such as 4113, 4204, 4141, etc. Some of these packages can be jumpered internally to satisfy different loading conditions or to perform different logic functions. Packages used in the LINC indicate their jumpering configuration through suffixes appended to their type number. The package 4204, for example, appears as a plain 4204, a jumpered 4204A, and a jumpered 4204AC. The jumpering configuration specified by a suffix can be looked up in volume 2 of the LINC Manufacturing Description.


A broken line encloses each logic package or piece thereof that appears on a LINC logic drawing. The package type is written just inside the broken line, the packages frame location is written just outside. Minor variation from DEC symbology can always be resolved by looking up a particular package in the DEC manual and checking out the pins in questions. Grosser departures from DEC symbology are explained to the right.




NEG. "AND"




GND. "AND"




NEG. "OR"



GND. "OR"




output is a 0.4 usec pulse.



jumper makes output a 1.0 usec pulse.


PULSE AMPLIFIERS



NEG. "AND-OR"

TIMING DIAGRAMS

Timing diagrams are used to show that occurrence and relationship of the various operations involved in the execution of an instruction. In this notation, each of the principal flip-flop registers is represented by a horizontal line. Time is measured along the line from left to right, and operations involving the register are marked at their proper time of occurrence. The registers R, L, and Z are shown only in those instructions that involve them. Registers B, C, P, S, and A are always shown. The operation of memory is indicated by a line marked "M." When this line is displaced upward, memory is in its read phase; when it's displaced downward, memory is in its write phase. A conditional operation of memory is indicated by a broken line.



FLIP-FLOP

Outputs: 1. Output pins are shown twice, once for each side of the flip-flop. In this example, the output pins are R and Z. The example indicates that:

when the flip-flop is a "zero," pin R is negative and pin Z is gnd.
when the flip-flop is a "one," pin Z is negative and pin R is gnd.

Inputs: 1. AC coupled inputs are always drawn as though connected to a pulse source, even when the input signal is not a pulse.
2. "Clear" inputs may be drawn in either of the two ways shown.


Most operations occur at one of the standard event times marked along the top of the diagram by the numbers 0, 1, 2, and 3 (representing time pulses t_0 , t_1 , t_2 , and t_3). Some operations, however, occur at other times. The clearing of S, for example, occurs at the end of the memory write gate if memory is operated. Otherwise it occurs at time t_2 .

A vertical arrow indicates the modification of the contents of one register by the contents of another. The type of modification involved is specified to the right of the arrow head. All other operations are indicated by small vertical slash marks. If a slash mark indicates the clearing of a register, the register line will end at the slash mark. If the slash mark indicates anything else, the name of the operation is specified to its right.


Parentheses around the name of an operation indicate it as being conditional. Notes to one side of the diagram will specify the condition. Parentheses around the head of an arrow or around a slash mark indicate that more than one kind of operation can occur. Notes to the side of the diagram will call out the different operations possible and will specify the conditions under which they occur.

CHANGES LETTER	APP'D BY	DATE	CHANGES
LINC			SYMBOLY AND NOTATION
E'NO.			
DATE			1000
			CIL


INDEX CLASS AND HALF WORD CLASS SET-UP CYCLES.




4130



4131












4132




4133

① NDXB IFF (LDH+STH+SHD)
HALF/NDXB IFF (LDH+STH+SHD)



INDEX CLASS EXECUTION CYCLES.




① IFF B₁₅
② IFF B₁₄
③ IFF B₁₃
④ IFF B₁₂
⑤ IFF B₁₁
⑥ IFF B₁₀
⑦ IFF B₉
⑧ IFF B₈
⑨ IFF B₇
⑩ IFF B₆
⑪ IFF B₅
⑫ IFF B₄
⑬ IFF B₃
⑭ IFF B₂
⑮ IFF B₁
⑯ IFF B₀




① IFF Z=13
② IFF Z=6
③ D=A₁₅ IFF Z=6
④ IFF Z=6
⑤ IFF Z=6
⑥ IFF Z=6
⑦ IFF Z=6
⑧ IFF Z=6
⑨ IFF Z=6
⑩ IFF Z=6
⑪ IFF Z=6
⑫ IFF Z=6
⑬ IFF Z=6
⑭ IFF Z=6
⑮ IFF Z=6




HALF WORD EXECUTION CYCLES.




① IFF Z=9
② IFF B₁₅




① RBCOR IFF S₁₁
LBCOR IFF S₁₁




① A_R+B_L IFF S₁₁
A_R+B_R IFF S₁₁



① RBCOR IFF S₁₁
LBCOR IFF S₁₁
② IFF A₁₁



① CY1 IFF Z=0




① IFF Z=1
② THE SCOPE INTENSIFIES ON RECEIPT OF AN ON INTENSIFY PULSE (ONINTP) AND TERMINATES ON RECEIPT OF A OFF INTENSIFY PULSE (OFFINTP)

INTENSIFY

LINC		INSTRUCTION TIMING SHEET #1	
DATE	1001	REV.	





OPERATE CLASS INSTRUCTIONS.










- ① IFF Z=1 AND XCMET RESUME WHEN XCMET OR OKRESTART
- ② IFF MOUT
- ③ UN → B IFF UNEL
VN → B IFF VNEL
KB → B IFF 715
RS → B IFF 716
LS → B IFF 717
O → A IFF (715-716-717) CLEL (SNEL-TNEL-BEGT)
- ④ BCOM IFF BEGT
SN → A IFF SNEL
TN → A IFF TNEL
O → C IFF GNIL
B → S IFF BEGT
P → S IFF GNIL

GULP = MINP ∨ MOUT ∨ BEGT

FULL ADDRESS INSTRUCTIONS.




MISCELLANEOUS CLASS INSTRUCTIONS




EXAMPLES OF OPERATE USAGE


A. OPR I n15 (KBD)





B. OPR • GULP (3 WORD TRANSFER INTO MEMORY)




C. OPR • GULP (3 WORD TRANSFER OUT OF MEMORY)



SKIP CLASS INSTRUCTIONS




- SKP L 70-5 = SNS L 70-5
- 710 = AZE L
- 711 = APO L
- 712 = JZE L
- 713 = IBZ L
- SXL L 70-19 = SXL L 70-19
- 715 = KST L



- ① SKP L 71 ∨ SXL L 71
- ② NDXP IFF CMET
- ③ RNDXP IFF CMET





NOTE:
i₀ Skip if condition met.
i₁ Skip if condition not met.

ROTATE CLASS INSTRUCTIONS



- ① SHIN = POL ∨ ROR ∨ SCR
- ② NDX IFF 71-77
- ③ ASHR IFF ROR ∨ SCR
- ④ ASHL IFF ROL
- ⑤ P → S IFF 71-77
- ⑥ IFF 717


LINC		INSTRUCTION TIMING SHEET #2	
DATE	REV	CHANGED	BY




NOTES

- (1) SET UNIT
- (2) NOTL → A₀; 0 → ECTE; 1 → WHPF; 0 → PROF
- (3) SET NOTION
- (4) FIXQ(0 → A₀); A₀ → S₂-n


LINC		INSTRUCTION TIMING SHEET 3	
DATE	1003	REV	




WCG



RCG






MTB





CHK

- NOTES:
1. SET UNIT
 2. NOTM → A₀; 0 → LQTE; 1 → WHPF; 0 → WHPA
 3. SET NOTION
 4. FIXQ (0 → A₁₋₁₁); A₁₋₁₁ → S₈₋₁₀
 5. B₁₋₁₁ ≡ LQTE₀₋₂ → 1 → LC₁
 6. FIXQ (0 → A₀₋₁₁); A₀₋₂ → S₈₋₁₀


LINC		INSTRUCTION TIMING
DATE	1004	CHK





- (1) $S_{11}^1 \rightarrow SET B$
- (2) $S_{11}^1 \cdot \overline{B}^0 \rightarrow COMPB$
- (3) $\overline{B}^0 \cdot (S_{10}^0 \vee MET1) \rightarrow STOP$



M
B
P
S
RUN
MODE



CHG LETTER	AP'D BY	DATE	CHANGES
LINC			CONSOLE FUNCTION TIMING DIAGRAM
NO.			
DATE	1005		CL. E




Notes:
 (1) Machine must be powered by this time with next mark in $C_0 = tt_2 \cdot LC^2$ plus $C_0 \rightarrow WIN$.

- (2) Shift next bit for mark track into leftmost bit of WIN (WIN₂). Shift in zeros from right so cleared before load from C₀
- (3) Complement WRF₁ at tt_0 time; tt_0 's load if from WIN₂.

LONG PAUSE

LINC		TAPE MARKING TIMING DIAGRAM	
DATE	1006	REV	

1008 0 → CY
 1008 2 → CY
 EXT. 18VOK +
 1008 CHANGE
 EXT. EXT. CLOCK
 EXT. INHIBIT INT. CLOCK
 1008 NDACY
 1018 PASET
 1009 RUNNING




LINC		CYCLES AND TIME PULSES	
DATE	1007	REV.	

1007 G.O = G.S
 1008 GABBY
 1009 ADD = STC
 1010 BCLAS
 1011 BLKI
 1012 CBRP = IBHP
 1013 CAREOFF
 1017 CP
 1018 CY360
 1019 CYO - CY6
 1018 DOFF
 1018 FULLP = FULLSTPP

1019 GY
 1018 GSEARCH
 1018 GULP - OPE
 1018 INSTRUCTIONS +
 1018 INSTRUCTIONS +
 1015 IO - I
 1017 JMPD
 1017 MASTER RESET
 1015 NO - N17
 1018 NOIR
 1018 NOIR - (SET - I)
 1019 PAUSED

1018 PRESET
 1018 PRESETFF
 1018 PRESETPS +
 1018 RESUMFF
 1018 REACTION
 1018 SHIN
 1018 SHIN - T17
 1018 STOPPED
 1017 C₁ - C₂
 1013 U₁ - U₂
 1018 WOFF




DATE	BY	CHKD	CHANGED
LINC			MODE AND CYCLE CONTROL LOGIC
DATE	BY	CHKD	DATE
			1/008

1007 O-O-6-3
 1017 O → P
 1026 AADOK
 1021 ADDRESS MATCH
 1018 AUTOFF
 1016 B°
 1026 BLKI
 1018 CBCEFF
 1018 CBCEFF' + 1B1FF'
 1005 CHANGE
 1018 CHREFF
 1018 CLRFF

1026 CM 0
 1007 CP
 1007 CY0-CY6
 1007 CY0-CY6
 1026 DM + FM + CM + BM
 1008 DOINH
 1018 FILLGO
 1024 GM
 1008 GNIL
 1018 1B1FF
 1012 INSTRUCTIONS 0
 1020 INSTRUCTIONS 1

1018 1STOP + 20STOP
 1018 MARKFF
 1026 MARKRES
 1007 MASTER RESET
 1020 MEM1
 1020 MSC-10
 EXT. QKRESTART
 EXT. RDLA-RDLF
 1013 S₀-S₄
 1018 STEPL3
 1007 C₀-C₂
 1023 C₀-C₂

1001 XCMET




DATE	1009	CHK
LINC		
RUN-PAUSE-STOP LOGIC		
DATE	1009	CHK

1018 O → A₀-4
 1018 O → A₀-4
 1015 ASHL
 1015 ASHR
 1011 B₀-B₄
 1022 BR₀-BR₄
 1015 BETA
 1015 C₀-C₄
 1015 CARRY
 1026 CBIN-1.0
 1015 COMPA
 1027 CVPL

1028 DSC-3.3
 1015 EC
 1015 EMAC
 1015 FIXR
 1015 IO-21
 1022 INSTRUCTIONS
 1015 L
 1020 LAN-MTP
 1015 LBCOL
 1015 LBCOR
 1023 LC₀-LC₄
 1027 MOTN₀-MOTN₄

1015 RBCOR
 1015 RELAY → Ar
 1015 SN → A
 1015 SN₀-SN₄
 1023 TC₀-TC₄
 1015 TN → A
 1015 TN₀-TN₄
 1015 Z₀-Z₄
 1023 ZBCOA
 1015 ZETA




COUPLING UNIT

LINC		'A' REGISTER	
DATE	1010	CR.	

1016 O → B
 1010 A₀ → A₁
 1016 A₁ → A₂
 1016 A₂ → A₃
 1016 BSHL
 1016 BSHR
 1016 COMPB
 1020 DSC-3.3
 1016 ENDC
 1016 HALFMIX
 1016 LS → B
 EXT. LS₀ → LS₁

1015 NO → M₆
 1016 NDAB
 1016 P → B
 1013 P₀ → P₁
 1016 RS → B
 EXT. RS₀ → RS₁
 1028 SA₀ → SA₁
 1016 SETB
 1024 TD₀ → TD₁
 1016 UN → B
 EXT. UN₀ → UN₁
 1016 VN → B

EXT. VN₀ → VN₁




LINC		B REGISTER	
1011			

415
 digital ops 17

- 1007 0.0 - G3
- 1007 ATPL
- 1007 CY₀ - CY₂
- 1007 CY₀ - CY₆
- 1018 DOFF
- 1020 DSC - MUL
- 1025 GGN1
- 1020 INSTRUCTIONS +
- EXT. LS₀ - LS₆
- 1007 MASTER RESET
- 1028 SA₀ - SA₆
- 1020 SHIN


1015 SHIN - CY₃ - 117



LINC		C REGISTER	
1012			

1007 O.O - 6.3
 1017 O → P
 1017 O → S
 1010 A₀ - A₈
 1017 B → S
 1011 B₀ - B₈
 1000 B₀ - (ADD'ETC.)
 1017 C → P
 1017 C₀ - C₈
 1018 C₀ - C₈
 1017 C₀ - C₈
 1017 EXQL


1017 FAQR
 1018 MARKFF
 1017 NDAP
 1017 NDAS
 1017 P → S
 1017 RS → P
 EXT. RS₀ - RS₈
 1018 ST20FF
 1018 ST400FF



LINC		P & S REGISTERS	
DATE	1013	CR	

1007 0.0-4.3
 1010 $A_0 - A_9$
 1015 ASHR
 1011 $B_0 - B_9$
 1012 $C_0 - C_9$
 1015 CARRY
 1027 CVPL
 1020 DSC-3.3
 1015 DSC + MUL
 1015 ENAC
 1008 GGN1
 1013 $i_0 - i_1$

1020 INSTRUCTIONS
 1007 MASTER RESET
 1020 MSC-1.0-N.M
 1020 MSC-1.0-0.2
 1020 MUL-2.3
 1012 10-117
 1027 SANFF
 1015 SHPLS
 1015 $m_5 = 2.0-0.2 = m = 11$




CHANGES	
LINC	L, Z → R REGISTERS
DATE	10/14

1007 0.0 - 6.3
 1010 A₀ - A₄
 1016 A₁ - B₁
 1020 ADD - ADA - ADM - LAM
 1007 ATPL
 1020 BCL - BSE
 1020 BCO - LDA - SAF
 1020 BF6T
 1026 BM - CM
 1027 CVPL
 1007 CYO - CY6
 1020 DSC - 3.3

1024 FM
 1012 INSTRUCTIONS
 1020 INSTRUCTIONS
 1019 L
 1020 LDA - LDH
 1020 LDH - SHD
 1020 MSC - 10 - N15
 1020 MSC - 10 - O.2
 1020 MUL - 2.3
 1008 MUL - N13
 1015 MUL - N13 - S₁
 1012 NO - N17

1020 N11 - N15
 1026 NEAT
 1020 OPCLA
 1020 OPR - 2.1
 1020 OPR - 2.2
 1009 PAUSFD
 1013 S₀ - S₄
 1020 SMIN - N17
 EXT. SNEF
 1007 Z₀ - Z₃
 1023 Z₀ - Z₂
 EXT. TNEF

1007 TP₀ - TP₁
 1007 TP₀ - TP₃
 1026 WPTP
 1014 Z₀ - Z₄




LINC		A REGISTER CONTROL LOGIC	
DATE	0/5	CHK	

1007 0.0-0.3
 1026 ADM-LAM
 1014 B→E
 1021 B₀-1
 1011 B₀-0₀
 1020 BREF
 1020 BAPPR
 1018 CLRPP
 1007 CY₀-CY₆
 1020 CY₂-(CY₅-CLRPP*)
 1007 CY₀-CY₆
 1008 CY160

1018 DOPF
 1018 EXAMFF-FILLFF'
 1018 FILLSTEFF'-FILLFF'
 1024 FM
 1008 GGNI
 1008 GNIL
 1020 HALCLASS
 1012 1.0-1.1
 1012 INSTRUCTIONS 0
 1020 INSTRUCTIONS 0
 1012 LS→C
 1018 MARKFF

1020 MUL-2.3
 1012 NO-n17
 1020 NDOR-(SET-1)
 1020 OPR-2.1
 1018 PROFF
 1013 S₀-S₄
 1020 STA-STA
 1020 STN-CY₂-S₀
 1.0-1.1
 1020 STN-CY₂-S₀
 1007 C₀-E₃
 1007 E₀₀
 1023 E₀-E₅

1026 WRTP




REV	DATE	DESIGNED BY	DATE
		LINC	1016
		B REGISTER CONTROL LOGIC	

1007 Q.0 -> B.3
 1008 O -> CY
 1021 A*
 1020 ADD - STC
 1020 ADM - LAM
 1021 AR*
 N11 B₀ - B₆
 1021 B₀ - B₆
 1021 B₀ - B₆
 1021 B₀ - B₆
 1020 BGLASS
 1020 BEGT +
 EXT, BEGT +

1026 BLK1
 1026 BLK1 - A ADDR
 1020 BRPF
 1024 CBIM
 1018 CLAPP
 1024 CM +
 1007 CY0 - CY6
 1020 CY2 - MUL
 1024 DM - GM
 1018 DOFF
 1020 DSC - 3.3
 1018 EXAMPF + FILLFF +

1018 FILLSTEFF* STEPEFF* CLRFF*
 1015 FIXQ
 1008 GGN1
 1008 GGN1L
 1020 GULP - OPR
 1012 IO - E1
 1021 ICMET
 1012 INSTRUCTIONS +
 1020 INSTRUCTIONS +
 1018 MARKFF
 1008 MUL - R13
 1012 NO - HIT

1020 NREF - SET
 1016 P -> B
 1026 RFN1
 1018 STEPEFF
 1018 STRESFF
 1007 E₀ - E₃
 1019 E_{3a}
 1018 TAKEOFF
 1021 XCMET
 1020 DOINFF +
 1020B RFINTFF +




REV	DATE	BY	CHKD	CHANGED
1	1/07			
LINC		P AND S CONTROL LOGIC		
DATE	1/07	BY		

1007 D.O - 6.3
 1008 0 → MODES
 EXT. AUTOPB
 EXT. CBCPB
 EXT. CLRPB
 1007 CP
 1007 CYO - CY6
 EXT. DOPB
 EXT. EXAMPB
 EXT. FILLPB
 EXT. FILLSTPPB
 1009 HALTPLS


1009 HALT-CYO
 EXT. IBIPB
 EXT. ISTOPPB
 EXT. MARKPB
 EXT. MASTER RESET
 1006 MTP - 0.2
 1007 P → S
 EXT. PRESETPB 0
 EXT. PBLA - PBLD
 EXT. RESUMEPB
 1009 SHIFT MODES
 EXT. ST20PB

EXT. ST40PB
 EXT. STAPPB 0
 EXT. STAPPB 1
 EXT. STAPPB 2
 1007 T₀ - T₃
 EXT. X0ESTOPB







DATE	10/8	CHK	
LINC		CONSOLE FUNCTIONS	
REV		CHANGES	

LEFT SWITCHES






RIGHT SWITCHES



NOTE:
IN THE ABOVE LEVER SWITCHES, THE CONTACT SPRINGS ARE ARRANGED SO THAT THE PBLB LEVEL OCCURS AFTER STEPEXPB, FILLSTEPB, PRESETPB, DOPB, RESUMEPB; AND PBLC OCCURS AFTER STEPPB. PBLA GOES TO GND ONLY ON RELEASE OF FILLSTEP OR FILL.

SENSE SWITCHES





- KEYBOARD SEQUENCE:
1. WHEN KEY IS STRUCK, 6 BIT CODE APPEARS ON KB₁...KB₅
 2. KSTR LINE GOES TO GND.
 3. KB → B PULSE READS 6BIT CODE INTO B AND TURNS ON RELIPFF.
 4. RELIP OPERATES KAR, RELEASING KBD SOL.
 5. RLSD CLEARS RELIPFF.

REV	DATE	ISS	CHANGES
LINC		KEYBOARD AND CONSOLE SWITCH SIGNALS	
DATE	1018A	REV	

1007 O.O - L3
 1020 ADM - LAM
 1017 B -> S
 1026 BLK1
 1026 BLK1 - C2
 1026 (BLK1 - C2) - WRTP
 1017 C0 -> S
 1012 C0 - C0
 1018 CLRPF
 1007 CY0 - CY6
 1024 DM
 1018 DOPF

1018 FILLPF - FILLSTPFF
 1024 GM
 1020 INSTRUCTIONS
 1008 JHFS
 1020 MOUT 0
 1013 NO - RT
 1017 NDXS
 1020 OPR - GULP
 1017 P -> S
 1018 PRESET
 1020 STA - STC
 1020 STH - CY2 - S2


1020 STH - CY2 - S2
 1008 STOPPED
 1007 T0 - E3
 1007 TP0 - TP1



REV	DATE	BY	CHKD	CHANGED
1	1019			
LINC				MEMORY CONTROL LOGIC
DATE	1019			CL

1007 0.0-6.3
 EXT. BEBT *
 1012 C₀-C₄
 EXT. CPL *
 1007 CP
 1007 CY-CY
 1007 CY0-CY6
 1012 I.0-1
 1012 INSTRUCTIONS *
 10M KB-B
 EXT. MINT *
 EXT. MOUT *


1012 NO-NIT
 10M PRSET
 EXT. RLSD *
 1013 S₀-S₄
 EXT. SNPL *
 EXT. TNEL *
 10M Z₀-Z₄



LINC		ASSORTED LOGIC FUNCTIONS	
DATE	1020	REV.	

1010 A₀-A₉
 1011 B₀-B₉
 1007 C_{Y0}-C_{Y6}
 1034 IM
 1018 ISTOP
 EXT. KSTR
 10M L
 EXT. LS₀-LS₉
 1012 M0-M17
 1030 RELI_{OFF}
 1013 S₀-S₉
 EXT. SS₀-SS₉

EXT. XL₀-XL₃
 1019 X0FSTOP











DATE	10/16/64	DESIGNED BY	W. J. GIBSON
NO.	1021	CHECKED BY	
LINC		SENSE NETS	

1007 O.O - G.3
 1010 A₀ - A₂
 EXT. ALEL +
 EXT. AREL +
 1007 ATPL
 1010 AUTOFF
 1011 B₀ - B₂
 1009 BEOP
 1012 C₀ - C₂
 1015 CBCFF
 1018 CLRFF
 1007 CP


1007 CYO - CY6
 1018 EXAMFF + STEPPFF'
 1018 FILLFF + FILLSTEFF'
 1009 GGM
 1018 IBIFF
 1010 INSTRUCTIONS +
 1020 INTF
 1018 ISTOP
 1014 L
 1018 MARKFF
 1025 MOTIN₀ - MOTIN₁
 1012 N0 - N17

1020 OPR - 2.1
 1020 OPR - 2.2
 1015 P₀ - P₂
 1009 PAUSEF
 1018 PRESET
 1014 R₀ - R₂
 1009 RUNNING
 1013 S₀ - S₂
 1025 U
 1018 X0ESTOP




LINC		OUTPUT DRIVERS AND SUPPORTS
DATE	1/022	01

1007 0.0-4.3
 1025 A_H → MOTN
 1025 ACIP
 1026 CBIN-CY1-LAST BLOCK
 1018 MARKFF
 1026 MARKUP
 1025 MOTN₀ - MOTN₁
 1026 MTP-O.2
 1007 E₀ - E₂
 1034 WGGFF




NOTE: A NEG. ENABLING LEVEL MUST BE PROVIDED AT T20K (READER-WRITER, DWG 1317) IN ORDER TO WRITE.



- 1007 O.O - G.3
- 1008 O - PCT
- 1025 A₀ - MATN
- 1011 B₀ - B₀
- 1012 C₀ - C₀
- 1025 GOMAN
- 1009 HALTPLS
- 1020 INSTRUCTIONS +
- 1018 MARKFF
- 1023 MARKFF' - LC3
- 1023 MARKFF' - W6FF'
- 1026 MARKUP

- 1025 MOTN₀ - MOTN
- 1018 PRESET
- 1023 LL₀ - LL₂
- 1023 TTX
- 1026 WETP

BCOM
CLAMP
Chk. Kms. T. 10/10/66
B.M.
6/2/66
2/2/66
1/2/66




CHANGES	
NO.	DATE
1	1024
LINC TAPE LOGIC, MARK & DATA CHANNELS	

1007 Q.O - 6.3
 1010 A₀ - A₄
 1012 C₀ - C₄
 1024 EM
 1028 GNIL
 1034 IM
 1020 INSTRUCTIONS
 1018 MARKFF
 1026 MARKUP
 1012 N0 - N17
 1018 PRESST
 1009 STOPPED


1007 E₀ - E₃
 1033 E₀ - E₆

00 STOP
 01 BAND
 10 FOWD
 11 TURN ARND




U3 ✓
 U2 ✓
 U18 ✓
 U17 ✓
 U16 ✓
 U15 ✓
 U14 ✓
 U13 ✓
 U12 ✓
 U11 ✓
 U10 ✓
 U9 ✓
 U8 ✓
 U7 ✓
 U6 ✓

LINC		TAPPE MOTION CONTROL LOGIC	
DATE	1025	CHK	



POWER RELAY (P) LATCHING CONTROL (NOTE 1)



- POWER RELAY (P) WHENEVER A CLOSED PATH CONNECTS -3 VOLTS TO THE P RELAY CONTROL, THE P CONTACTS CLOSE. ONCE CLOSED, THEY CAN BE OPENED AGAIN ONLY BY OPENING THE \bar{R} CONTACT, i.e. BY PRESSING THE R BUTTON.
- CONTACT NOTATION: $\overline{\text{X}}$ A CONTACT WHICH IS CLOSED WHEN CONDITION "X" EXISTS.
 X A CONTACT WHICH IS OPEN WHEN CONDITION "X" EXISTS.

3. "L" = LEFT BUTTON
 "R" = RIGHT BUTTON

- ONLY ONE OF THE TWO UNITS IS SHOWN, AS THEY ARE ESSENTIALLY IDENTICAL. DOTTED LINES INDICATE SECTIONS SHARED BY THE TWO UNITS, i.e. THERE IS BUT ONE D.C. SUPPLY AND ONE PAIR OF MOTION RELAYS. IN ADDITION TO THE 115 VOLT LINE, THE TWO INDICATED LINES ARE CONNECTED TO THE OTHER UNIT. UNITS OPERATE INDEPENDENTLY SO FAR AS PUSH BUTTONS ARE CONCERNED. EACH UNIT HAS A SELECTION RELAY (S), WHICH, WHEN ACTIVATED, CONNECTS CONTROL TO THE M_0 AND M_1 RELAYS. THESE MOTION RELAYS ARE CONTROLLED BY B_{MOTN_0} AND B_{MOTN_1} LEVELS DERIVED FROM THE $MOTN_0$ AND $MOTN_1$ FLIP-FLOPS IN THE CABINET. (SEE DWG. 1025) NOTE THAT THE SUBSCRIPTS DO NOT REFER TO THE UNIT, i.e. BOTH FLIP-FLOPS ARE REQUIRED TO CONTROL THE MOTION OF EITHER UNIT SELECTED. ONLY ONE UNIT WILL HAVE ITS SELECTION RELAY ACTIVATED AT ANY ONE TIME.
 THE VARIOUS STATES ARE:


MOTN ₁	MOTN ₀	LEFT MOTOR	RIGHT MOTOR	RESULTANT MOTION
0	0	HALF VOLTAGE	HALF VOLTAGE	STOP
0	1	SHUNTED	FULL VOLTAGE	BACKWARD
1	0	FULL VOLTAGE	SHUNTED	FORWARD
1	1	SHUNTED	FULL VOLTAGE	BACKWARD

- THE VARIABLE RESISTOR ACTS AS A VOLTAGE DIVIDER SO THAT RATHER THAN COMPLETELY SHUNTING ONE MOTOR, AND APPLYING FULL VOLTAGE TO THE OTHER, A SMALL PART OF THE VOLTAGE MAY BE APPLIED TO THE TRAILING MOTOR. THIS PERMITS PROPER ADJUSTMENT OF TAPE TENSION.

DATE: 1025A
 CHAS. H. LINC
 TAPE UNITS
 MOTOR POWER
 CONTROL NETWORK
 CR.


1007 O.O - G₃
 1008 O - CY
 1021 A⁷⁷⁷ +
 1024 BM +
 1012 C₀ - C₁
 1024 CM +
 1007 CYD - CY6
 1024 DM
 1024 FM
 1012 INSTRUCTIONS +
 1023 LC₀ - LC₁
 1025 MOTN₀ - MOTN₁

1012 nO - n17
 1018 PRESET
 1007 L₀ - L₂
 1028 BL₀ - BL₁




LINC		ASSORTED MAG-TAPE LOGIC FUNCTIONS	
DATE	1026	CIL	


1007 0.0-6.3
 1010 A₀-A₂
 EXT. ANCH 10-ANCH 17
 1007 ATPL
 1011 B₀-B₂
 1020 INSTRUCTIONS +
 EXT. KNOB 0-KNOB 7
 1012 NO-N17
 1015 PRESET
 1014 Z₀-Z₂



- NOTE:
1. SHIELDED TWISTED PAIR WITH RETURN LEADS GROUNDED AS INDICATED. SHIELDS ARE GROUNDED ON LOWER GND BUSS AT FANTAIL.
 2. SHIELDED TWISTED PAIR WITH RETURN LEAD GROUNDED TO FN'D OF ITS RESPECTIVE PLUG (i.e. V7D OR V13D). THE SHIELD IS GROUNDED ON LOWER GND BUSS AT FANTAIL.
 3. UNSHIELDED TWISTED PAIR WITH THE RETURN LEAD GROUNDED AS INDICATED.
 4. WHEN "J" IS NEGATIVE WITH RESPECT TO "E", A NEGATIVE PULSE OCCURS AT THE OUTPUT OF THE LDA AT FN'Y.
 5. ⊙ NON-STANDARD VOLTAGE




LINC		ANALOG DIGITAL SYSTEM
DATE	1027	REV.



NOTE:


1. A BY PASS CAPACITOR, (100 MFD, 20V, 20%, SPRAGUE # 150D) IS ATTACHED BETWEEN Y2C (-15 VOLTS) AND Y4GND_U.
2. SLICE LEVELS ARE AVAILABLE ON SENSE AMPLIFIER PINS "U" AND "K" (FOR UPPER AND LOWER AMPS.)
3. EACH SENSE AMPLIFIER INPUT, (PINS X,Y,E,F) HAS A 120Ω RESISTOR TO GROUND.

CHANGE LETTER	APP'D BY	DATE	CHANGES
LINC			MEMORY SENSE LOGIC
ENG.			
DATE		1028	
			CH.




REVISION LETTER	APP'D BY	DATE	CHANGES
LINC			MEMORY DIGIT PLANE CONNECTIONS
DATE			
1029			CR

1014 MODEL A
 1013 S₀-S₉
 1007 T₆-T₇





RMEM₀ = MDEL 2 · TP₆ · S₁₀
 RMEM₁ = MDEL 2 · TP₇ · S₁₀
 WMEM₀ = MDEL 2 · TP₆ · S₁₀
 WMEM₁ = MDEL 2 · TP₇ · S₁₀

NOTE 1: WHEN A DUMMY STACK PLUG-IN UNIT IS INSERTED, PIN E OF Z7 IS INTERNALLY CONNECTED TO GND.
 WHEN MEMORY PLUG-IN UNIT 1 IS INSERTED, PIN E OF Z7 IS INTERNALLY CONNECTED TO -15 V THROUGH A 10KΩ RESISTOR.



REV	DATE	BY	CHKD	CHANGED
LINC				
MEMORY ADDRESS SELECTION SYSTEM				
REV				
DATE	1030			



NOTE 1: EACH CORE HAS TWO X SELECTION AND TWO Y SELECTION LINES RUNNING THROUGH IT. (SEE PICTORIAL ABOVE) THE DIGIT PLANES ARE DRAWN TWICE SCHEMATICALLY SO THIS MAY BE MORE EASILY SEEN.

NOTE 2: THE "Y" MEMORY STACK ADDRESS IS WIRED FROM A SIMILAR SCHEMATIC.

REV	DATE	BY	CHKD	CRW
LINC		"X" MEMORY STACK ADDRESS WIRING		
DATE	10/31	BY		

FU (MAG TAPES)			
NAME	PIN	FRAME LOC	
CHASSIS GND	1		
SOLENOID GND	17		
TCHAN ⁰	2	T20V	
TCHAN ¹	18	T20W	
MCHAN ⁰	3	T21V	
MCHAN ¹	19	T21W	
TM RETURN	4	T21gnd _L	
D RETURN	20	T24gnd _L	
DCHAN ⁰	5	T25V	
DCHAN ¹	21	T25W	
DCHAN ²	6	T24V	
DCHAN ³	22	T24W	
DCHAN ⁴	7	T23V	
DCHAN ⁵	23	T23W	
BMOTN ₀	8	U25F	
BMOTN ₁	24	U25V	
BU ⁰	9	U25Z	
BU ¹	25	U25X	
	10		
	26		
	11		
	27		
	12		
	28		
	13		
	29		
	14		
	30		
OV	15		
-18V	31		
-15V	16		
-15 SOLENOID	32		

MAGNETIC TAPE CONNECTOR

DATE	1/32	CHK	
DESIGN	LINC	REV	
CHANGES			
FAN/TAILO PIN ASSIGNMENTS SHEET #1			

FC (DA)			
NAME	PIN	FRAME LOC	
TN ₀	1	W18L	
TN ₁	17	W18U	
TN ₂	2	W15L	
TN ₃	18	W15U	
TN ₄	3	W12L	
TN ₅	19	W12U	
TN ₆	4	W9L	
TN ₇	20	W9U	
TN ₈	5	W6L	
TN ₉	21	W6U	
TN ₁₀	6	W3L	
TN ₁₁	22	W3U	
TNEL	7	V23L	
OPR10	23	U17P	
OPR11	8	U17T	
OPR12	24	U17W	
OPR13	9	U17Z	
OPR14	25	U16H	
OPR15	10	U16L	
OPR16	26	U16P	
OPR17	11	U16T	
XL7	27	U23Y	
XL10	12	U22H	
XL11	28	U22K	
XL12	13	U22M	
XL13	29	U22P	
INTERNAL CLOCK INHIBIT	14	S9W	
INTREQ	30	#224	
BDOINFF ¹	15	X19X	
SAMFF ²	32	V16H	

REC LINC ONLY

FD (DB)			
NAME	PIN	FRAME LOC	
UN ₀	1	X18L	
UN ₁	17	X18U	
UN ₂	2	X15L	
UN ₃	18	X15U	
UN ₄	3	X12L	
UN ₅	19	X12U	
UN ₆	4	X9L	
UN ₇	20	X9U	
UN ₈	5	X6L	
UN ₉	21	X6U	
UN ₁₀	6	X3L	
UN ₁₁	22	X3U	
UNEL	7	V22L	
CLEL	23	V3F	
BEGT	8	U25H	
MINP	24	U25M	
MOUT	9	U25K	
OPR0	25	U18H	
OPR1	10	U18L	
OPR2	26	U18P	
OPR3	11	U18T	
OPR4	27	U18W	
OPR5	12	U18Z	
OPR6	28	U17H	
OPR7	13	U17L	
XL0	29	U24H	
XL1	14	U24K	
XL2	30	U24M	
XL3	15	U24P	
XL4	31	U23S	
XL5	16	U23U	
XL6	32	U23W	

FE (DC)			
NAME	PIN	FRAME LOC	
GA ₀	1	W25Z	
GA ₁	17	W25W	
GA ₂	2	W25T	
GA ₃	18	W25P	
GA ₄	3	W25L	
GA ₅	19	W25H	
GA ₆	4	W24Z	
GA ₇	20	W24W	
GA ₈	5	W24T	
GA ₉	21	W24P	
GA ₁₀	6	W24L	
GA ₁₁	22	W24H	
ALEL	7	U25P	
AREL	23	U25S	
SN ₀	8	W18F	
SN ₁	24	W18Y	
SN ₂	9	W15P	
SN ₃	25	W15Y	
SN ₄	10	W12P	
SN ₅	26	W12Y	
SN ₆	11	W9P	
SN ₇	27	W9Y	
SN ₈	12	W6P	
SN ₉	28	W6Y	
SN ₁₀	13	W3P	
SN ₁₁	29	W3Y	
SNEL	14	V22Z	
	30		
mode 0	15		
mode 1	31		
mode 2	16		
mode 3	32		

FF (DD)			
NAME	PIN	FRAME LOC	
BB ₀	1	W22Z	
BB ₁	17	W22X	
BB ₂	2	W22V	
BB ₃	18	W22Z	
BB ₄	3	W23X	
BB ₅	19	W23V	
BB ₆	4	W23T	
BB ₇	20	W23R	
BB ₈	5	W23N	
BB ₉	21	W23L	
BB ₁₀	6	W23J	
BB ₁₁	22	W23F	
VN ₀	7	X18M	
VN ₁	23	X18T	
VN ₂	8	X15M	
VN ₃	24	X15T	
VN ₄	9	X12M	
VN ₅	25	X12T	
VN ₆	10	X9M	
VN ₇	26	X9T	
VN ₈	11	X6M	
VN ₉	27	X6T	
VN ₁₀	12	X3M	
VN ₁₁	28	X3T	
VNEL	13	V22T	
BR ₀	29	W22T	
BR ₁	14	W22R	
BR ₂	30	W22N	
BR ₃	15	W22L	
BR ₄	31	W22J	
BR ₅	16	W22F	

FH (DE)			
NAME	PIN	FRAME LOC	
CHASSIS	3		
OV	17		
ANCH17	2	V17X	
ANCH17	18	V17gnd _L	
	3		
	19		
	4		
OV±18 Return	20	V15SO	
+18V	5	V17SO	
-18V	21	V19SO	
ANCH10	6	V18H	
ANCH10	22	V18gnd _U	
ANCH11	7	V18M	
ANCH11	23	V18gnd _U	
ANCH12	8	V18T	
ANCH12	24	V18gnd _L	
ANCH13	9	V18X	
ANCH13	25	V18gnd _L	
ANCH14	10	V17H	
ANCH14	26	V17gnd _U	
ANCH15	11	V17M	
ANCH15	27	V17gnd _U	
ANCH16	12	V17T	
ANCH16	28	V17gnd _L	
	13		
	29		
	14		
	30		
	15		
	31		
-15V	16		
	32		

FJ (DF)			
NAME	PIN	FRAME LOC	
CHASSIS	1		
OV	17		
	2		
	18		
	3		
	19		
	4		
	20		
	5		
	21		
QKRESTART	6	V21H	
QKRESTART	22	V21D	
BCPL	7	V25J	
BCPL	23	V25H	
BATPL	8	V25S	
BATPL	24	V25T	
BPRESET	9	V25V	
BPRESET	25	V25X	
BBEOP	10	V24J	
BBEOP	26	V24H	
BOPR-2.1	11	V24S	
BOPR-2.1	27	V24T	
BOPR-2.2	12	V24Y	
BOPR-2.2	28	V24X	
EXT CLOCK	13	M1E	
EXT CLOCK	29	M1D	
+10V	14		
+10V	30		
	15		
	31		
-15V	16		
OV	32		

TERMINAL FRAME CONNECTORS

Bold face is connected on magnet frame pin assignments at D.Term. Box

DWG. NUMBER	1022	1023	1025	1023	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	1023	1024		1024	1024	1024	
BOX T																										
P.I.U. TYPE	4103	4103	4303	4604	4205	4405	4102	4112	4112	4112	4112	4112	4112	4112	4112	4112	4112	4112	4112		EP107	EP107		EP107	EP107	EP107

DWG. NUMBER	1023	1023	1025	1024	1025	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	
BOX U																														
P.I.U. TYPE	4406	4127	4305	4112	4112	4122								4112	4112	4112	4112	4112	4112	4112	4112	4112	4112	4112	4112	4112	4112	4112	4112	

DWG. NUMBER	1024	1024	1024	1014	1014	1010	1027	1027	1027	1027	1027	1027	1027	1027	1027	1027	1027	1027	1027	1027	1012	1012	1027	1016	1027	1022	1022	1022	1022	
BOX V																														
P.I.U. TYPE	4404	4127	4112	4221	4321	4127	4571	4677	4677	4677	4677	4677	4677	4677	4677	4677	4677	4677	4677	4677	4677	4677	4677	4677	4677	4677	4677	4677	4677	

DWG. NUMBER	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	
BOX W																																
P.I.U. TYPE	4205	4123	4123	4205	4123	4123	4205	4205	4123	4123	4123	4205	4123	4123	4123	4205	4123	4123	4123	4205	4123	4123	4123	4205	4123	4123	4123	4123	4123	4123	4123	

DWG. NUMBER	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	
BOX X																																
P.I.U. TYPE	4305	4133	4123	4205	4123	4123	4205	4123	4123	4123	4205	4123	4123	4123	4205	4123	4123	4123	4123	4123	4123	4123	4123	4123	4123	4123	4123	4123	4123	4123	4123	

DWG. NUMBER	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	1028	
BOX Y																																
P.I.U. TYPE	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	4571	

DWG. NUMBER																																
BOX Z																																
P.I.U. TYPE																																

* DENOTES LOAD RESISTOR CONNECTED.

- E, 10, R
- F, 11, S
- H, 12, T
- J, 13, U
- K, 14, V
- L, 15, W
- M, 16, X
- N, 17, Y
- D, 18, Z

- E, F
- H, J
- K, L
- M, N
- P, R
- S, T
- U, V
- W, X
- Y, Z

- E, F, H
- J, K, L
- M, N, P
- R, S, T
- U, V, W
- X, Y, Z

- E, F, H, J, K
- L, M, N, P, R
- S, T, U, V
- W, X, Y, Z

- E, F, H
- J, K, L
- M, N, P
- R, S, T
- U, V, W
- X, Y, Z

- E, F, H, J, K, L, M, N, P
- R, S, T, U, V, W, X, Y, Z

- E, F, H, J, K, L
- M, N, P, R, S, T
- U, V, W, X, Y, Z

DATE: 10/35


REV: 001

DWG. NUMBER: LINC

(RESISTOR SHOWN)

REVISIONS:

NO.	DESCRIPTION	DATE
-----	-------------	------




- NOTE 1. Replaces $\overline{\text{REGT}}$ (L172) in input logic to LBCOL (dwg 1015)
2. Replaces $\overline{\text{DOFF}}$ (R14L) in input logic to NDXP (dwg 1017)
3. Replaces $\overline{\text{GNIL}}$ (R24L) in input logic to P \rightarrow S (dwg 1017)
4. Preset (L6x) is replaced by 4.2 in the $0 \rightarrow$ W $\overline{\text{GFF}}$ Logic (dwg 1024)
(MASTER RESET NOW PRODUCES 4-2)

CLAMPED LOADS ON PINS	SLOT	PKG TYPE
K, R	L1	4115S
F, J, L, N, R, Y, X, Z	L14	4102S
	L15	4221-6
R	L22	4115S
	(M1)	4606
	(M13)	4204
Z	M23	4113S
H, L, P, T, W, Z	P12	4112R
H	P17	4127S
	(S9)	1009
(V X Z)	(X19)	4102S
(T H L P W)	(S4)	4113S
	K6	4604

NEW PACKAGES
() = PARTS OF PACKAGES PREVIOUSLY UNUSED


NOTE: THESE PACKAGES ARE SHARED WITH THE ARITHMETIC MODIFICATIONS.

NOTE: Pieces of logic already in the LINC are indicated by solid boxes.




TRIGGERS ON TRAILING EDGE
of NEGATIVE 1μSEC PULSE


EC is now output of V1S, not V1V




(dwg 1014)



(dwg 1014)



(dwg 1021)




DWG 1023

FLO = SKP 14
ZZZ = SKP 15

PACKAGE
RE-ASSIGNMENTS FOR
NEW ARITHMETIC
INSTRUCTIONS

ENI



INTERRUPT TIMING

- ① $t_2 \cdot \text{INTREQ} \cdot \overline{\text{JMP}} \cdot \text{ENFF}' \rightarrow 1 \rightarrow \text{RFINTFF}, 0 \rightarrow \text{ENFF}$
- ② $\text{GGNI} \cdot \text{RFINTFF}' \rightarrow 1 \rightarrow \text{DOINTFF}, 0 \rightarrow \text{RFINTFF}, \text{INHIBIT } P \rightarrow S, 21 \rightarrow S$
- ③ INTREQ Should be removed by $\text{BCPL} \cdot \text{BDOINTFF}'$
- ④ If instruction in Loc 21 is OPR, $1 \rightarrow \text{ENFF}$

COMMENTS ON INSTRUCTION IN LOC 21 WHEN DOINTFF'

1. NDXP is inhibited



This means that:

- Ⓐ JMP will leave JMP P* in LOC 0.
- Ⓑ OPR will not affect P. Thus $P \rightarrow S$ at end of OPR will return immediately to the next instruction of the main program.

2. BCMA is inhibited during OPR. This means that Accumulator is undisturbed unless willfully affected by asserting SNEL, TNEL, or CLEL.


* P is address of next instruction in main program.

INTERRUPT
TIMING




① ZSETA $\Rightarrow Z_i \rightarrow A_{i-1}$

ZTA = MSC 5



NOTE: 1 \rightarrow PREFF at 0.2

ENI = MSC 10



① NDXP iff \overline{CMET}
2 NDXP iff CMET

NEW SKIP INSTRUCTION


SIN (SKP6) *SKIP iff PINFF'
FLO (SKP14) SKIP iff FLOFF'
ZZZ (SKP15) SKIP iff Z₀

NOTE: SIN also clears PINFF


NEW INSTRUCTION
AND
MODIFIED CLR
1094

ENI & DIN TIMING DIAGRAM


10-27-71
R. OLSON



ENI FOLLOWED BY AN INTERRUPTED INSTRUCTION:
(Not necessarily immediately following ENI)



ENI FOLLOWED BY DIN INSTRUCTION:
(Also not necessarily immediately following ENI)




DISABLE INTERRUPT (DIN) MODIFICATION

CLASSIC LINC

10-27-71

R. OLSON



- Notes:
1. Formerly used for Ext Clock, refer to Linc Drwg. 1007
 2. These gates were no longer used following a 1966 modification, refer to Linc Drwg. 100B. (true of LCF Lincs also.)
 3. PRESET used to connect to L15E and L14S.