

VARIAN MICROPROGRAMMING GUIDE

varian	data	machines	(V
--------	------	----------	----

VARIAN MICROPROGRAMMING

GUIDE

Specifications are subject to change without notice. Address comments regarding this document to Varian Data Machines, Publications Department, 2722 Michelson Drive, Irvine, California, 92664.



98 A 9906 074 JULY 1975

PREFACE

Preface (about the guide itself -- prerequisites, its organization and why).

Microprograms are aptly called **firmware** to place them between the realms of software and hardware. Where those two conventional divisions of a computer overlap is an area which provides many of the best features of both. The use and benefits of microprogramming depend upon the user having an understanding of both and their complex interaction.

The reader of this guide should have some knowledge of the hardware components of a computer system, such as the functions and uses of registers, schemes of handling interrupts etc. Programming techniques which make efficient assembly-language functions like indexing and high-speed algorithms will be useful here too. When a microprogram is executed thousands of times more often than any one application program, its fine tuning is also needed that many more times. Also the microprogrammer should know the problem-oriented languages used. To choose which operators to microprogram, the designer must be aware of the eventual applications. Combining operators which are often used in the same sequence could form a single microprogrammed operator with a greater overlapping of actions.

All components of a computer system seem to be increasingly complex yet easier and easier to use. Though microprogramming adds more complexity the result is to make a system easier to use. One goal of this guide is to bring microprogramming into the range of a good programmer. To that end the guide is written in simple language (with a minimum of exotic terms and a glossary to look up any of those) and a gradual progression from the big picture to the details through numerous examples. The examples are annotated and explained with the same tools that will aid in the planning as well as understanding.

This guide is both an introduction and a reference. If microprogramming is new to you, start at the beginning of this guide and use it as a tutorial. Later the book can be used for reference. The charts and examples are built up in a logical development so that the complete examples will be a pattern for your programming.

Varian Data Machines does not assume responsibility for microprograms written and implemented according to the recommendations outlined herein.

To improve the usefulness of this guide please return the reader questionaire in the back after reading and using this volume.

Related Documentation

The Writable Control Store manual (98 A 9906 08x) provides information about the installation, theory of operation, maintenance and test programs for the hardware storage of microprograms.

Information about the Varian 70 series processor is contained in the applicable system handbook and in more detail in the Processor Manual (98 A 9906 02x). The VORTEX Reference Manual (98 A 9952 10x) decribes the use of the VORTEX operating system. The MOS (Master Operating System) Reference Manual (98 A 9952 09x) provides similar information necessary to use microprogramming software with that operating system. (The x at the end of each document part number is the revision number and can be any digit 0 through 9.).

The following Varian manuals provide additional aids to the understanding of Varian Computer Systems.

Title	Document Numbe
72 System Handbook	98 A 9906 20x
73 System Handbook	98 A 9906 01x
74 System Handbook	98 A 9906 21x
Core Memory Manual	98 A 9906 03x
Semiconductor Memory Manual	98 A 9906 04x
Option Board Manual	98 A 9906 05x
Power Supply Manual	98 A 9906 06x

TABLE OF CONTENTS

PREFACE	iii
SECTION 1	
INTRODUCTION	
1.1 ADVANTAGES	1-1
1.2 GUIDE TO THIS MANUAL	
1.3 NOTATION IN THIS MANUAL	
1.4 COMPONENTS	
1.4.1 Hardware for Microprogrammed Systems	
1.4.2 Writable Control Store	
1.4.3 Software Modules	1-8
SECTION 2	
CAPABILITIES	
2.1 GENERAL MICROINSTRUCTIONS	2-1
2.2 DATA TRANSFER AND	2.2
TRANSFORMATION	2.2
2.2.1 ALU Input Sources	2.2
2.2.2 ALU Functions	2-0
2.2.3 ALU Output Destinations	2.12
	2-13
2.3 ADDRESSING	2-13
2.3.2 Normal Addressing	2-13
2.3.3 Field Selection Addressing	2-13
2.3.4 Test Addressing	
2.3.4.1 Conditions	
2.3.4.2 Addresses in Branches	
2.3.5 Page Jump Addressing	
2.3.6 Interrupt Addressing	2-17
2.4 MAIN MEMORY CONTROL	2-17
2.4.1 Unconditional Cycle Initiation	
2.4.2 Conditional Cycle Initiation	
2.4.3 Special Transfer	
2.4.4 Wait for Memory Done	2-20
2.5 MICROPROGRAMMING EXAMPLE	
2.6 TIMING CONSIDERATIONS	
2.7 ADDITIONAL CAPABILITIES	
2.7.1 Register Field Control	
2.7.2 Memory Addressing to 64K	
2.7.3 Memory Bus Lockout Status	
2.7.5 Memory Addressing Using the Optional Memory Map	2.29
2.7.6 Memory Protection	
2.7.7 Address Comparator Logic	
2.8 QUESTIONS ABOUT	
MICROPROGRAMMING CAPABILITIES	2-30

SECTION 3 TECHNIQUES

3.1 INTERFACE WITH 620 EMULATION	3.
3.1.1 Execution of User Microprograms	
3.1.2 Steps in Instruction Execution	
3.1.3 Instruction Pipeline	
3.1.4 ROM Standard States	
3.1.5 Summary of Branches Between WCS and	
ROM Control Store	
3.1.6 Varian 73 Register Usage	
3.2 FLOW DIAGRAM	
3.2.1 Rationale	
3.2.2 Format	3-3
3.3 FLOW DIAGRAM MNEMONICS	3-5
3.4 FLOW DIAGRAM EXAMPLES	
3.4.1 BCS Entry Point Initialization	3.8
3.4.2 Memory-to-Memory Block Move	3-8
3.4.3 Reentrant Subroutine Call and Return	3.8
3.4.4 64K-Memory ADD to any of the	
General-Purpose Registers	3-1
3.4.5 Cyclic Redundancy Check (CRC) Generation	3-1
SECTION 4	AC
MICROPROGRAM DATA ASSEMBLER, MID 4.1 BASIC ELEMENTS	
4.2 GENERAL FORM OF STATEMENTS4.3 STATEMENT DEFINITIONS	
4.3.1 Format Statement	
4.3.2 Program Statement	
4.3.3 Assembler Directives	
4.3.4 Comment	
4.4 ASSEMBLY-LANGUAGE EXAMPLES	
4.5 MACRO CAPABILITY	
4.6 OPERATING INSTRUCTIONS	
4.6.1 VORTEX Environment	
4.6.2 MOS Environment	
4.6.3 Stand-Alone Environment	4-8
	4-8 4-8
4.7 ASSEMBLER INPUT AND OUTPUT	4-8 4-8

SECTION 5 CODING FROM FLOW DIAGRAMS

5.1 GENERAL	5-1
5.2 EXAMPLES OF MICROPROGRAMS IN	
ASSEMBLY LANGUAGE	5-5
5.2.1 BCS Entry Point Initialization	5-6
5.2.2 Memory-to-Memory Block Move	5-9
5.2.3 Reentrant Subroutine Call and Return	5-12
5.2.4 64K Add to General-Purpose Register	5-15
5.2.5 Cyclic Redundancy Check Generation	5-16
olate of the treatment of	
SECTION 6	
MICROPROGRAM SIMULATOR, MICSIM	
6.1 BASIC ELEMENTS	6 l
6.2 GENERAL FORM OF STATEMENTS	6-1
6.3 STATEMENT DEFINITIONS	6-2
6.3.1 Select Input Media (M)	6.2
6.3.2 Initialize Simulator (I or Z)	6-2
6.3.3 Page Select (P)	6.3
6.3.4 Load Control Store (L)	6-3
6.3.5 Alter/Display Simulator Registers (A)	6-3
6.3.6 Change/Display Memory (C)	6.4
6.3.7 Change/Display CCS Word (EC)	6.4
6.3.8 Change/Display DCS Word (ED)	6-4
6.3.9 Begin Simulated Execution (B)	6.4
6.3.10 CCS Address Halt (H)	. 6-4
6.3.11 Single Microinstruction Step (S)	. 6.5
6.3.12 Trace (T)	. 6-5
6.3.13 Dump Contents of CCS (D)	. 6-6
6.3.14 Exit to MOS or VORTEX (R)	. 6.7
6.4 OPERATING INSTRUCTIONS	. 6.7
6.4.1 Program Loading	. 6-8
6.4.2 Initial Condition Selection	. 6.8
6.4.3 Loading Simulator Central Control Store	
(CCS) and Decoder Control Store (DCS)	. 6-8
6.4.4 Other Control (As Required)	. 6-9
6.5 PROGRAM EXECUTION	. 6-9
6.6 AFTER SIMULATION	. 6.9
6.6.1 Control Store Dump	. 6-9
6.6.2 Initialization	. 6.9
6.6.3 Return to MOS, VORTEX	. 6.9
6.7 620 EMULATION	. 6.9
6.8 MAIN MEMORY SIMULATION	. 6-9
6.9 SIMULATOR ERROR MESSAGES	6-10
6.10 EXAMPLE OF SIMULATOR OUTPUT	6-1



SECTION 7
MICROPROGRAM UTILITY PROGRAM, MIUTIL
7.1 BASIC ELEMENTS
7.2 GENERAL FORM OF DIRECTIVE
7.3 DIRECTIVE DEFINITIONS
7.3.1 Select Page (P)
7.3.2 Load Control Store (L)
7.3.3 Examine/Change Control Store (E)
7.3.4 Dump Control Store (D)
7.3.5 Return to Operating System (R)
7.3.6 Media Set and Reset (M)
7.3.7 Enable Control Store (N)
7.3.8 Trace Execution (T)
7.3.9 Set Micro Execution Address (G)
7.3.10 Execute Microinstruction (X)
7.3.11 Initialize WCS (I)
7.3.12 Branch to CCS (B)
7.3.13 Set Halt Address (H)
7.4 OPERATING INSTRUCTIONS
7.4.1 Program Loading
7.4.2 Program Execution
7.5 DEBUGGING CONFIGURATION
7.5 UTILITY ERROR MESSAGES
7.7 EXAMPLES
SECTION 8 DECODER CONTROL STORE, I/O CONTROL AND ADDITIONAL TOPICS 3.1 DECODER CONTROL STORE
3.2.2 I/O Microprogramming
2.3 Example of I/O Microprogram:
Clear and Input to A8-7
.3 MULTIPLE ENVIRONMENT APPLICATIONS
SECTION 9 GLOSSARY
ICROPROGRAMMING GUIDE GLOSSARY/INDEX9.1

LIST OF ILLUSTRATIONS

Figure 1-1. Simplified Comparison of a Microprogrammed	
and a Conventional Computer	1.4
Figure 1-2. Varian 73 Processor Block Diagram	1-4
Figure 1-3. Varian 73 Processor Data Paths	1.5
Figure 1-4. Writable Control Store Block Diagram	1.7
Figure 1-5. Steps for Realizing Microprograms	1-8
Figure 2-1. Microinstruction Fields (1 of 3)	2-2
Figure 2-1. Microinstruction Fields (2 of 3)	2-3
Figure 2-1. Microinstruction Fields (3 of 3)	2-4
Figure 2-2. General-Purpose Registers, Operand Register	
and ALU Input	
Figure 2-3. Field Selection Address Contribution	2-14
Figure 2-4. Coding Example of an Operand-Store Sequence	2-19
Figure 2-5. Flowchart for LDA Instruction	2-23
Figure 2-6. Flow Diagram of LDA Instruction	2.24
Figure 2-7. Flowchart of Memory Address Control	2-27
Figure 2-8. Memory Bus Lockout	2-28
Figure 3-1. Sample Flow Diagram Form	3-4
Figure 3-2. Flow Diagram for BCS Entry Point Initialization	3-9
Figure 3-3. Flow Diagram for Memory-to-Memory Block Move	3-10
Figure 3-4. Flow Diagram for Subroutine Call	3-12
Figure 3-5. Flow Diagram for Subroutine Return	3-13
Figure 3-6. ADD from 64K-Memory to General-Purpose Register	3-14
Figure 3-7. Flowchart for Cyclic Redundancy Check Generation	
Microprogram (1 of 4)	3-18
Figure 3-7. Flowchart for Cyclic Redundancy Check Generation	
Microprogram (2 of 4)	3-19
Figure 3-7. Flowchart for Cyclic Redundancy Check Generation	
Microprogram (3 of 4)	3.20
Figure 3-7. Flowchart for Cyclic Redundancy Check Generation	
Microprogram (4 of 4)	
Figure 3-8. Flow Diagram of CRC Generation (1 of 4)	3-22
Figure 3-8. Flow Diagram of CRC Generation (2 of 4)	3-23
Figure 3-8. Flow Diagram of CRC Generation (3 of 4)	3-24
Figure 3-8. Flow Diagram of CRC Generation (4 of 4)	3-25
Figure 4-1. Predefined Formats Recognized by MIDAS	4-3
Figure 6-1. Microsimulator Control Flow	6-1
Figure 6-2. Microsimulator Data Flow	6-/
Figure 6-3. Simulator Output Format	6-11
Figure 6-3. Simulator Output Format (continued)	6-12
Figure 6-3. Simulator Output Format (continued)	6-13
Figure 6-3. Simulator Output Format (continued)	6-14
Figure 6-3. Simulator Output Format (continued)	6-15



LIST OF ILLUSTRATIONS (continued)

W	
Figure 6-3. Simulator Output Format (continued)	6-1
Figure 6-3. Simulator Output Format (continued)	6-1
Figure 6-3. Simulator Output Format (continued)	6-1
Figure 6-3. Simulator Output Format (continued)	6-1
Figure 6-3. Simulator Output Format (continued)	6.2
Figure 6-3. Simulator Output Format (continued)	6-2
Figure 6-3. Simulator Output Format (continued)	6-2
Figure 8-1. Decoder Control Store Format	8-2
Figure 8-2. Decoder Address Components	8-3
Figure 8-3. I/O Microinstruction Format	8.5
Figure 8-4, I/O Control Simplified Block Diagram	8-0
Figure 8.5. Flowshort of I/O Microprogramming Example	8.9
Figure 8-5. Flowchart of I/O Microprogramming Example (continued)	8-10
LICT OF TABLES	
LIST OF TABLES	
Table 2-1. ALU Input A Bus Selections	2.6
Table 2-2. ALU Input B Bus Selections	2.5
Table 2-3. ALU Operations	2.0
Table 2-4. Carry Flag Settings	2.10
Table 2-5. ALU Output Data Destination	2-1
Table 2-6. Operand Register Shift Operations	2.12
Table 2-7. Overflow Flag Control	2-16
Table 2-8. Memory Operations	2-20
Table 2-9. Register Field Control	2.26
Table 2-10. Register Field Selection	2.26
Table 3-1. Mnemonics for Microprogramming Flow Diagrams	2 5
Table 3-1. Mnemonics for Microprogramming Flow Diagrams (continued)	3.6
Table 3-1. Mnemonics for Microprogramming Flow Diagrams (continued)	3.7
Table 5-1. Conversion Table	5 , 5.1
Table 5-1. Conversion Table (continued)	5.2
Table 5-1. Conversion Table (continued)	5-3
Table 5-1. Conversion Table (continued)	5-4
Table 5-2. User-Defined Opcodes	5.4
Table 5-2. User-Defined Opcodes (continued)	5-5
Table 6-1. Summary of Microprogram Simulator Directives	6.1
Table 6-1. Summary of Microprogram Simulator Directives (continued)	6-2
Table 7-1. Summary of Utility Directives	7.1
Table 8-1. I/O Microprogram Example Code	8.8



SECTION 1 INTRODUCTION

Most of this book discusses how to microprogram. As an incentive to read further, here are some general reasons why to microprogram. The advantages of microprogramming are based upon a comparison with a conventional system either completely without microprogramming or where it is not accessible (figure 1-1). After a brief summary of the advantages a comparison with a conventional system gives more details and a specific picture of a microprogrammed operation.

1.1 ADVANTAGES


A basic reason to microprogram is the one stated at first. The initial idea was proposed for a "systematic" approach to the "usual somewhat ad hoc procedure" used to design the control system of a machine. The narrow view in the design of either software or hardware without an awareness of the other can lead to a less efficient functioning, like a refrigerator converted into a vacuum cleaner—there may be some common useful parts but we would push around a great deal that did not help the vacuuming. Good basic operators which match the eventual application will improve the entire efficiency.

The usual random logic can be reduced with a more structured organization. A conventional computer system uses a collection of counters, special flip-flops, decoding networks and other components unique to a particular purpose for control logic. In contrast a microprogrammed memory replaces most of this. The microprogram storage is formed of regular and repetitive units. There are fewer components thus increasing the reliability of the system.

The flexibility of the instructions in the control store offers the ability to change the system in ways so basic that they are not at all feasible in a fixed instruction set. Field changes can be made by merely changing the controlling microprograms. Final systems definition can be postponed until a later stage of the design. Performance can be economically expanded at a lower cost.

Emulation of a number of diverse devices, not only processors but peripheral controllers for instance, can be carried out on a single microprogrammed system. Simultaneous emulation of some devices can be made or the target system can be changed depending upon needs. This would save some reprogramming and retraining and yet gain the speed and reliability of a more advanced system. Also the documentation and minor logistic problems of a new machine would be avoided.

For more reliability and the continuous performance necessary in many uses of computers, diagnostics and servicing aids may be implemented in the control store. To pinpoint problems the microprocessor can both test and set states not available to the assembly-language programmer on a conventional machine.



Instructions Tailored To Particular Environments

In general, microprogrammed instructions permit more compact program representation. They use less main memory than the equivalent would in conventional code. Consequently, fewer memory fetches for anything other than data are needed.

As an example of a possible microprogrammed operator which reduces memory fetches, consider a common use of arrays. Higher-level programming languages, such as FORTRAN, BASIC, COBOL — in fact, nearly all — have facilities for expressing a repetitive linear data structure, a list or array. Arrays are an integral part of a large class of techniques for diverse problems. Yet good operators for arrays as such are not available as simple, single instructions in a conventional machine.

In usual machine code the function of adding two numerical arrays of the same size and number of elements usually requires a series of actions as follows for each pair of elements:

- a. load memory to register
- b. add memory to register
- c. store register result in memory
- d. update indices and close loop

The first two steps would each require a memory fetch and the last step as many as three memory fetches.

A microprogrammed instruction would provide initializing data descriptors and repetitively executing micro-operators



over the described arrays of data. To start the program segment would require several steps:

- a. load the starting address, increment and extent of each array
- b. load the result's starting address, increment and extent
- c. define the end and branch condition

This initialization could be followed by one instruction to execute the newly-defined operator equivalent to the series of typical instructions.

An extension of this principle of reducing memory retrieval of instructions occurs in some special cases where data normally resident in the stream of instructions can be removed and instead reside in special-purpose microroutines. For example, if the array addition algorithm above were limited to fixed-length arrays with fixed-size elements, the increment and extent parameters could be stored as local constants in the microprogram, eliminating the need to transfer this information in the initial sequence.

1.2 GUIDE TO THIS MANUAL

The purpose of this section is to provide the user with a helpful idea of the structure of the remainder of the manual. The order of the following sections is based on the order in which a programmer needs the information to plan, then code, test and run microprograms.

Information in the sections

Introduction (Section 1)

Advantages of microprogramming Guide to the remainder of the manual Conventions (defining some words and notation) in the manual Components of microprogrammed systems

Capabilities (Section 2)

Micro operations available in central control store Building blocks of microprograms providing data transfer and transformations, conditional tests, and memory access

Techniques (Section 3)

Macros

Explanation of interface with the 620 emulation Procedures to use flow diagrams to write microprograms Examples of microprograms

Microprogram Assembler (Section 4)
Directives to code microprograms

Operating instructions

Coding from Flow Diagrams (Section 5)
Conversion steps and tables
Examples from section 3

Microprogram Simulator (Section 6)

Directives

Operating instructions

Microprogram Utility (Section 7)

Directives

Operating instructions

Decoder control store, I/O control and additional topics (section 8)

Format and use of optional decoder control store I/O microprogramming procedures and example

Glossary (Section 9)

Terminology for microprogramming defined Mnemonics defined

1.3 NOTATION IN THIS MANUAL

References to Microinstruction Fields

Within the microinstruction the fields are named with the two-letter references recognized by the micro-assembler. Some of the fields have names which are used in the text, such as the CF field conveniently called the carry field.

References Within Fields

The bits within the fields are often discussed one at a time. Several techniques are used to single out bits. A field may be represented with the letter X in bit positions not involved in the action being discussed. 1X for a two-bit field indicates that only the high-order bit is required to be one in this action, i.e., setting the field to 10 or 11. High-order and leftmost are synonymous to select a particular bit or group of bits. Similarly low-order and rightmost select the same bit or a contiguous set of bits. Finally less often a bit is mentioned by number with the convention that bits are numbered from right to left starting with zero.

Syntax of Directives

In the directive formats for the microprogramming software the syntax is given with the following conventions:

Boldface type indicates a required parameter

Italic type indicates an optional parameter

Upper-case type indicates that the item is to be entered exactly as written

Lower-case type indicates a variable and shows where the user enters a value for that variable.

The formation of a list of the same items is indicated by three consecutive periods.

For example, the syntax for the MIDAS FORM statement is as follows

label

FORM field(1), field(2),..., field(n)

Where:

label

is a symbol as defined in MIDAS

basic elements

each field

is a field identifier which is the field length in decimal, followed by an optional hexadecimal constant

enclosed in parentheses

Numbers

Microinstruction fields are given in binary notation unless indicated otherwise in the context of the reference.

Definitions

To remove one barrier that often exists to the understanding of microprogramming this section clarifies some terms we use.

In a computer system many different kinds of storage exist for data, instructions or both. Microprograms reside in the system's control store. All control store must be writable in some manner so that the control information can be introduced. The desire for greater speed often leads to the design of storage that can only be loaded once and even then only by mechanical or electromechanical means. These are designated as read only or ROM for read only memory. This differentiates them from the arrays whose contents can be changed by the user. This is called writable control store (WCS).

The microprogram is a series of microinstructions. A microinstruction resides in one fixed-length word in control store. The microword is 64 bits long and selects the operations which occur in one machine cycle (with some exceptions). The individual operations, micro-operations or primitives, are defined by fields within the microword.

In this manual whenever you encounter unfamilar words look for the definition at the first use of the word or consult the glossary in section 9.

1.4 COMPONENTS

1.4.1 Hardware for Microprogrammed Systems

Though the software for microprogramming provides an interface for the user to program the system, to plan a

good system one needs to be very aware of the actual functions of the hardware. The tangible parts of the microprogramming system are described below.

Processor

The major functional components of the Varian 70 series processor (figure 1-2) are central control, data loop, memory control, I/O data loop, and I/O control. The processor communicates with the computer control panel via the I/O

The processor speed is 165 nanoseconds for a microinstruction.

Central Control

Central control provides supervision for most of the major components in the processor. Direct control is exercised over the data loop. Requests may be made to other components, such as memory and I/O control.

The key element in central control is a 64-bit control buffer. This buffer, which is simply a microinstruction, completely describes a set of actions for the other processor components. For example, the data loop might be instructed to increment one of the general-purpose registers. The memory control might be requested to begin the fetch of a 16-bit word from main memory. Thus, the control buffer holds the current microinstructions. It is somewhat analogous to the instruction register in assembly-language programming.


The 64 bits also specify the location of the new contents for the control buffer. The control buffer is always loaded from 64-bit central control store. Thus, execution of a microprogram basically consists of the control buffer being sequentially loaded with the appropriate 64-bit values. Central control store in a Varian 70 series system is divided into pages, each consisting of 512 64-bit words. Page zero of central control store always contains a set of microinstructions which direct the processor components to behave like a 620/f. This set of 512 microwords is thus called the 620/f emulation, and resides in read-only memory (ROM). Other central control store pages may be added with the writable control store (WCS) option, thus allowing the user to specify in detail the actions of the processor components.

The microprograms for the standard instruction set are described in the microinstruction flowcharts in the System Maintenance Manual and in assembly language in an appendix to this guide.

Data Loop

The data loop provides transfer paths, data transformation circuits, storage registers and counters (figure 1-3).

Under control of the central control buffer the arithmetic and logic unit (ALU) performs basic arithmetic functions



SIMPLIFIED GENERAL MICROPROGRAMMING




Figure 1-1. Simplified Comparison of a Microprogrammed and a Conventional Computer





Figure 1-2. Varian 73 Processor Block Diagram



VT13-292

Figure 1-3. Varian 73 Processor Data Paths

such as addition, subtraction, and the common logical functions including AND and OR. ALU output can be directed to a number of places, including registers and counters in the data loop, registers in the I/O data loop, and to memory control.

Memory Control

The memory control section of the processor performs tasks initiated by the central control, I/O control and options. These tasks consist of reading a 16-bit word from memory or writing a word or byte into memory.

Memory control acknowledges receipt of the signal to the requesting sections and signals when done with the task. When one request is accepted no others are acknowledged until the current one is completed, but central control can override its own prior request.

I/O Data Loop

The I/O data loop contains a multiplexor, I/O data register, and drivers and receivers. Three sources of data are applied to the I/O data loop: data from the I/O bus, data from the arithmetic and logic unit, and data from the memory I/O register (MIOR). The input data is selected by the I/O multiplexor under control of the I/O control signals and transferred on to the bidirectional I/O bus.

In addition to being applied to the I/O drivers, the output of the I/O data register is applied to the data loop and memory control sections.

I/O Control

The I/O control operates under control of an independent read-only memory (ROM). It performs I/O operations initiated either by the central control or I/O device activity. This permits I/O operations to proceed with minimal impact on internal processor functions. The I/O performs programmed I/O initiated by the central control. Both normal and high-speed direct memory access (DMA) are handled by the I/O control. I/O interrupts are processed by I/O control.

1.4.2 Writable Control Store

The Writable Control Store (WCS) extends the processor's read-only control store to permit addition of new instructions, development of microprogrammed diagnostics, and optimal tailoring of the computer system to its applications.

Unlike the read-only control store which contains the Varian 70 series standard instruction set and cannot be altered, the WCS can be loaded from the computer's main

memory under control of I/O instructions. This capability of altering the contents of the WCS gives the user complete access to the resources of the computer system.

A test program for the WCS hardware is provided to assist in maintaining the system. Operating the test program is described in the maintenance manual for the WCS.

Configurations

The WCS is available in three configurations:

- One page (512 words) of control store and a subroutine stack (Model 7X-4001)
- 2. Half page of control store and a subroutine stack (Model 7X-4000)
- One page with a subroutine stack, a writable decoder control store and a writable I/O control store (Model 7X-4002)

Model 7X-4002 is shown in the block diagram of figure 1-4. The three control stores shown in this diagram are the writable counterparts for read-only components of the processor.

The decoder control store replaces the instruction buffer, decoder, and decoding logic in the processor to improve instruction set changes. It is formed from two 16-word by 16-bit memory arrays with the logic that decodes main memory instructions into an address for the central control store.

The central control store is a counterpart of the page zero of read-only storage. With each processor clock pulse, a 64-bit microinstruction is read from the central control store to specify the actions to occur. A typical microinstruction may define several operations such as selecting the next control store microinstruction to be executed, test conditions for branching, initiating memory operations and selecting ALU functions.

The I/O control store contains a 256-word memory array of 16-bit words.

A standard feature with all WCS models is the subroutine stack that increases storage efficiency by providing a call and return capability for subroutines of microinstructions. Up to 16 addresses for branches can be stored in the stack. Operations are provided for pushing, popping, and deleting an entry.

Up to three writable control store pages (2048 words including the page-zero read-only store) can be installed in a Varian 70 series computer system. Each writable control store page unit is contained on a printed-circuit board that plugs into a Varian 70 series mainframe.






Figure 1-4. Writable Control Store Block Diagram




1.4.3 Software Modules

Microprogram preparation uses a sequence of software provided with the WCS. First the program is written and assembled with a special assembler called MIDAS. Upon error-free assembly the code is run in a simulated environment which is completely independent of a WCS. The ability to trace and correct the execution is available with the microsimulator. These first two steps can occur without a WCS. Then only when the microprograms are checked completely the code can be loaded in the WCS

with the micro-utility program. In addition to loading the utility provides some diagnostics. These steps are depicted in figure 1-5.

All the components of the microprogramming software were designed to operate both under operating systems, MOS and VORTEX, and as stand-alone programs on the Varian 70 or 620 series computers. Operating systems require a minimum configuration (see the manual for the particular



VT11-1799

Figure 1-5. Steps for Realizing Microprograms



operating system). Table $1{\cdot}1$ lists the hardware requirements for microprogramming software.

Assembler

An assembler is a computer program which translates symbolic statements into machine instructions. The symbols are more meaningful than the strings of bit settings they represent. In addition to simply translating from symbolic to the executable code, the assembler assigns storage locations to the assembled instructions and produces a form of the instructions for loading into the processor's control store.

The microprogram data assembler (MIDAS) allows the user to prepare microprograms for the WCS. Through the use of operation mnemonics, symbolic addressing, address-field calculation, macro definitions, error detection and auto-

MIDAS is designed to provide the user with a tool for microprogram implementation. While relieving the user of much of the tedious housekeeping associated with generating microinstructions and their data fields, it also allows the user to describe the microinstructions at their most fundamental level.

Simulator

Verifying that the microprogram does indeed solve the problem is the next step. A logical step in implementing a microprogram is to run it with the microsimulator. The effects of executing a faulty microprogram are likely to be worse than those caused by poor assembly-language coding.

The simulator runs the output from the assembler within main-memory storage. At selected times conditions and the contents of data locations can be changed and examined. Projected changes can be simulated to evaluate eventual changes to the microprograms.

After determining that the code is error-free the WCS can be loaded with the utility program, which uses a command set as consistent as possible with the simulator.

Utility

Loading the WCS with the assembled and test microcode is performed by the microprogram utility, MIUTIL. In addition, on-line debugging directives are available through the utility.

Table 1-1. WCS Software Configuration Matrix

Program	Operating System	8				(K) 24		TTY Keyboard/ Printer	TTY PT Reader	TTY PT Punch	High- Speed PT Reader
Micro- Assembler	VORTEX			X	R	0	0	X	N	N	0
MIDAS	MOS	X	R	0	0	0	0	X	x	N	0
	SA	X	R	0	0	0	0	X	X	x	0
Micro- Simulator	VORTEX				X	R	0	X	N	N	х
MICSIM	MOS			X	R	0	0	X	X	N	R
	SA			X	R	0	0	X	х	N	R
Micro- Utility	VORTEX			X	0	0	0	x	N	N	x
MIUTIL	MOS	X	R	0	0	0	0	X	x	N	R
	SA	X	R	0	0	0	0	X	X	N	R
WCS Test Program		X	N	N	N	N	N	R	0	N	x

(continued)

Table 1-1. WCS Software Configuration Matrix (continued)

Program	Operating System	High- Speed PT Punch	Card Reader	Card Punch	Line Printer	Mag Tape	Rotating Memory	WCS Option
Micro-	VORTEX	0	R	0	R	0	X	
Assembler MIDAS	MOS	O	R	R	R	x	0	
	SA	0	R	0	R	0	N	
Micro-	VORTEX	N	R	N	R	0	X	
Simulator MICSIM MC	MOS	N	R	Ν	R	×	0	
	SA	N	R	N	R	0	N	
Micro-	VORTEX	N	R	N	R	0	X	X
Utility MIUTIL	MOS	N	R	N	R	×	0	X
	SA	N	R	N	R	0	N	X
WCS Test Program		N	N	N	N	N	N	X

Legend:

X = minimum configuration

R = recommended (recommended in place of its minimum counter part)

O = optional (can be used but program will function completely without it)

N = not used with the program



SECTION 2 CAPABILITIES

This section describes micro-operations available with Varian 70 series systems. The operations are grouped into the following categories:

- a. data transfer and transformation
- b. addressing and conditional actions
- c. memory access
- d. other controls

A basic example follows these sections. Some important timing considerations are presented at the conclusion of this section of capabilities.


This section describes only central control store programming.

I/O and decoder control stores are treated in section 8.

2.1 GENERAL MICROINSTRUCTIONS

The 64 bits of the microinstruction are grouped into fields referenced by either an ordinal number or a two-letter name for the microprogram assembler. The full resources of the system can be exploited by the user who is familiar with all the defined microinstruction fields. To start most common operations, a limited set of fields is involved.

Because some of the bit combinations in the microword have no function, the user should be cautious and avoid coding those bit settings not defined. Undefined codes may be assigned new functions in the future.



VTI3-296 B

Figure 2-1. Microinstruction Fields (1 of 3)




Figure 2-1. Microinstruction Fields (2 of 3)




Figure 2-1. Microinstruction Fields (3 of 3)



THIS PAGE INTENTIONALLY LEFT BLANK

2.2 DATA TRANSFER AND TRANSFORMATION

2.2.1 ALU Input Sources

Input to the arithmetic and logic unit (ALU) is selected by a combination of fields. The ALU receives two inputs, A and B. Two buses can move information to the ALU but the same sources are not available for both buses. Some inputs to the ALU can be sent on either bus and some on both. The general-purpose registers can be selected as input upon either bus and a specific register selected for each

Any of the general-purpose registers can be shifted on its way on the A bus to the ALU. Shifting can be one bit position to the left or right.

Input to the ALU can be from one or two of the general-purpose registers. The use of one of these registers is indicated by setting field LA to zero for input on the A bus, and LB for input on the B bus. The specific register is specified in AA and/or BB.

For example to use registers R2 and R4 as the input to the ALU

field	LB	LA	BB	AA
value (hex.)	0	0	2	4
Mnemonic	B\$GPR	A\$GPR	R2	R4

LA can also specify that the register indicated by AA is shifted or rotated. Shift left and shift right are indicated in the LA field and the shift field, SH.

Special Registers as ALU Input

By setting the LB field to one, SREG for special register the value in the BB field takes on a different meaning:

0	OPR	Operand register
1	MIR	Memory input register
2	IOR	I/O register
3	STAT	Processor status word
4	ORSE	Operand right byte sign extended
5	OLSE	Operand left byte sign extended
6	ORZF	Operand right byte zero fill
7	OLZF	Operand right byte in the
		left byte position zero fill


Table 2-1. ALU Input A Bus Selections

ALU Input A Bus Source

Fields

ΑI	LU Input A Bus Source		Fields	
Г		LA	SH	LB
	Program counter	01	xxx	ХХ
	General-purpose register (any one of 16) specified in AA	00	Neither X01 nor X1X	ΟX
	General-purpose register (any one of 16) specified in AA	00	XXX	1X
	All zeros input	00	X01	0X
	All ones input	00	X1X	ох
	General register (in AA) shifted left	10	See below	ох
	Bit 15 = register bit 14 Bit 15 = register		0XX 1XX	
	bit 15 Bit 00 = zero Bit 00 = register		X00 X01	
	bit 15 Bit 00 = operand register bit 15	:	X10	
	General register (in AA) shifted right	11	See below	ох
	Bit 15 = multiply		000	,
	sign flag Bit 15 = register		001	
	bit 00 Bit 15 = register		010	
	bit 15 Bit 15 = operand		011	
	register bit 00 Bit 15 = zero		100	
			1	<u> </u>

X indicates the bit in that position is of no consequence to this action.



VT11-1802

Figure 2-2. General-Purpose Registers, Operand Register and ALU Input

Table 2-2. ALU Input B Bus Selections

ALU	Input	В	Bus	Source		Fields
-		_			T	DD

	LB	BB
General-purpose register (any one of 16)	00	Specifies register
Operand register	01	0000
full word Operand register right byte with	01	0100
sign extended Operand register left byte with	01	0101
sign extended Operand register right byte with	01	0110
zeros in left byte Operand register right byte in left byte position; zeros in right	01	0111
Memory input register (MIR)	01	0001
I/O register (IOR)	01	0010
Processor status word (STAT)	01	0011
Instruction register masked by 16-bit literal constant consisting of fields MF, CF, WR, SC, VF, WF, XF, SH and BB. A one in the mask fields forces the corre- sponding ALU input bit to a zero.	10	Part of mask
16-bit literal constant consisting of the ones com- plement of fields MF, CF, WR, SC, VF, WF, XF, SH and BB	11	Part of constant

NOTE: When the 16-bit literal or mask is used, the ALU mode is forced to the arithmetic mode if the FF field bit 1 is a zero and to the logical mode if the FF field bit 1 is a one. A carry of zero is forced. The ALU output may not be written into any general register in this case. The WR field, which would specify such an operation is disabled for use as part of the 16-bit literal or mask.

Processor Status Word

The processor status word may be applied to the ALU input B bus when the LB field equals 01 and the BB field equals 0011. Processor status bits are assigned as follows:

Bit	Function	Name
00	Not used (logic 1)	
01	Supervisor mode flag	SUPR
02	ALU zero flag	ALUZ
03	Shift counter bit 00	
04	Shift counter bit 01	
05	Shift counter bit 02	
06	Shift counter bit 03	
07	Shift counter bit 04	
08	Overflow flag	OVFL
09	ALU all ones flag	ALUO
10	ALU sign flag	ALUS
. 11	ALU carry flag	ALUC
12	Processor key register bit 0	
13	Processor key register bit 1	
14	Processor key register bit 2	
15	Processor key register bit 3	

2.2.2 ALU Functions

Two sources for data, an action to be performed by the arithmetic and logic unit and a destination for the result are all specified in a single microinstruction.

The ALU function is determined by three fields in microinstruction. These fields, function, mode and carry, are grouped together to give meaningful names to some common operations, like ADD for addition. This entire group of fields can be set to execute combinations which do not have convenient names in the assembler.

One basic ALU action or an operator is chosen. There are three categories of operations. Arithmetic operations available at this level include addition, subtraction, increment etc. Logical operators which have convenient

single-word names are AND, OR, exclusive OR, NOT implication and equivalence. Also the ALU can perform more complicated logical functions explained later in this section.

Table 2-3 lists some of the more common arithmetic and logical operations and the corresponding fields.

Table 2-3. ALU Operations

Assembler Mnemonic	ALU Action	FF	MF	CF
ZERO	all zeros	0011	1	00
ONES	FFFF	1100	1	00
TRNA	Α	1111	1	00
TRNB	В	1010	1	00
INCA	A + 1	0000	0	11
DECA	A — 1	1111	0	00
ADD	A + B	1001	0	00
SUB	A-B	0110	0	11
SHFA	A + A	1100	0	00
AND	$A \wedge B$	1011	1	00
ØR	$A \lor B$	0001	0	00
EOR	A ∨ B	0110	1	00
NOTA	Ã	0000	1	00
NOTB	₿	0101	1	00

^{*}cannot be used when input B is mask or literal

ALU Mode

There are two modes available for the ALU, arithmetic and logical. In the arithmetic mode the user selects a type of carry input to the ALU to be used with the arithmetic action. In logical functions the value of the carry field (CF) is ignored. The mode is directly set as either arithmetic or logical by the MF field. Indirectly the mode can be set when the actual mode field is part of a literal or literal mask. If the LB field is 10 or 11 in binary, the MF and CF fields are part of a 16-bit constant. In this case the ALU mode is taken from the bit 1 setting of the FF field (consequently this limits the functions available with a literal or mask).

Carry Flag

The CF field specifies carry input to the ALU as follows:

CF	Value of Carry In
00	Zero
01	Stored carry
10	Stored carry complement
11	One

The carry flag ALUC, bit 11 of STAT, is altered only if SF is set to zero or two, TF to zero and the GF field to XX1X. Under these conditions carry is set or reset to the carry produced by the ALU. The only meaningful conditions for carry are the arithmetic functions such as add, increment, decrement and subtract. For these conditions the carry flag is set as follows. MF is zero for all of the following.



Table 2-4. Carry Flag Settings

FF	Function	If Carry In = 0	If Carry In = 1
0000	Α	Reset	Set if result = 0
0001	AVB	Reset	Set if result = 0
0010	ΑVĒ	Reset	Set if result = 0
0011	_1	Reset	Set unconditionally
0100	A + (A Λ Ē)	x	X
0101	$(A \lor B) + (A \lor \overline{B})$	x	X
0110	A-B-1	Set if $[(A_{15} = B_{15}) \land (A \ge B)] \lor$ $[(A_{15} \ne B_{15}) \land (A < O)]$	Set if $[(A_{15} = B_{15}) \land (A > B)] \lor$ $[(A_{15} \neq B_{15}) \land (A < O)]$
0111	(A ∧ Ē) −1	Set if result is ≠ -1	Set unconditionally
1000	A + (A Λ B)	x	X
1001	A + B	Set if $[(A < O) \land (B < O)] \checkmark$ $[(A_{15} \neq B_{15}) \land$ $(A_{15} = O) \land$ $(A \ge B)] \lor$ $[(A_{15} \neq B_{15}) \land$ $(B_{15} = O) \land$ $ B \ge A)]$	Set if $[(A < O) \land (B < O)] \lor$ $[(A_{15} \ne B_{15}) \land (A_{15} = O) \land$ $(A \ge B)] \lor$ $[(A_{15} \ne B_{15}) \land (B_{15} = O) \land$ $(B \ge A)] \lor [Result = O]$
1010	(A ∨ B) + (A ∧ B)	X	X
1011	(A ∧ B) −1	Set if result ≠ -1	Set unconditionally
1100	A + A	Set if $A_{15} = 1$	If A ₁₅ = 1
1101	(A ∨ B) + A	X	X
1110	(A V B) + A	X	X
1111	A — 1	Set if result ≠ -1	Set unconditionally

Arithmetic Operations

The FF field determines an arithmetic operation as indicated below when the MF field is 0. Carry input is set independently. When bit 1 of FF is zero the arithmetic mode is selected when the actual mode field is part of a mask or literal. The expressions in parentheses are evaluated first from left to right. Any further evaluation is performed from left to right.

Logical Operations

When MF is one, the logical operations occur as indicated below by FF field settings. The carry field is ignored. Symbol indicates exclusive OR operation.

Arithmetic Functions

FF Value	ALU Action	SYMBOLS
0	Α	V Inclusive OR
1	AVB	★ Exclusive OR
2	ΑVΒ̈́	+ Addition
3	All ones	 Subtraction
4	A + (Α Λ Ē)	logical AND
5	$(A \lor B) + (A \land \overline{B})$	č complement
6	A —B —1	
7	A ∧ Ã —1	
8	$A + (A \wedge B)$	
9	A + B	
Α	$(A \lor \bar{B}) + (A \land B)$	
В	(A ∧ B) −1	
С	A + A	
Ð	$(A \lor B) + A$	
E	$(A \lor \bar{B}) + A$	
F	A —1	



Logical Functions					
FF Value	ALU Action				
0	Α				
1	AV B				
2	ĀΛB				
3	All zeros				
4	AΛB				
5	Ē				
6	A XxX B				
7	A∧Ē				
8	Ā∨B				

A XX B

 $A \wedge \tilde{B}$

 $A \vee \bar{B}$

 $A \lor B$

Α

All ones

9

A B

С

D

E

F

2.2.3 ALU Output Destinations

The ALU output will be determined by the function performed. This data can be directed by the microinstruction to the general-purpose registers, some of the special registers, counters, and indirectly to memory and I/O.

A multiple destination can be one of the general-purpose registers and a special register.

The direct assignments of the ALU result is specified by a combination of fields, WR, LB, AA and RF. The first three are used to specify any one of the 16 general-purpose registers while RF selects sending data to the program counter, operand register, shift counter or key register.

Table 2-5. ALU Output Data Destination

Des	tina	tion
-----	------	------

Control Fields

			iroi rieius		
	RF	WR	SF	IM	LB
DIRECT CONTROL					
General register (any 1 of 16) (Specified in AA)		1			ох
Program counter	001	,			
Operand register	011 or				
Shift counter	111 010				
Processor key register	110				
INDIRECT MEMORY CONTROL					
NOTE: Transfer occurs only if cycle is successfully initiated)					
Memory data bus			Not 00	XX1X	
Memory address register			Not 00	01XX	
Memory input register and instruction buffer			00	0100	
INDIRECT I/O CONTROL					
I/O register			00	111X	
NOTE: Transfer is under direct control of I/O control. Operation is specified by TS, AB, MR fields and contents of I/O control store.					

2.2.4 Other Registers

Shift Counter

The shift counter is an 8-bit counter which may be incremented and tested independent of the ALU. It is thus useful in keeping track of iteration in a microprogram. The counter may be tested for overflow using test addressing. The overflow condition occurs when the shift counter is minus one.

An instruction which both increments and tests the shift counter will be testing the old value. If the counter is loaded with negative number and incremented to 0, the one instruction delay is no problem. This is because checking the old value for -1 produces the same result as checking the new value for zero.

Program Counter

The program counter is a 16-bit register which can be incremented and/or used as a memory address, independent of the ALU. The following are considerations when incrementing the program counter:

- a. if the same microinstruction uses the P register for a memory address, the new value of P will be used.
- if the microinstruction both increments P and uses P as an ALU input, unpredicatable results are obtained. In general, using P as an ALU input and incrementing P should not be done in the same instruction.

Processor Key Register (KEY)

A 4-bit processor key register supplies signals for memory operations initiated by the processor. These four bits in conjunction with the high-order bits of the normal memory address are used by the memory map option determine physical addresses. It should be noted that this key register is different from the map register used under VORTEX II. The latter is loaded over I/O and cannot be conveniently accessed from the micro level.

1/O Key Register

A similar key register for I/O is a 4-bit register which supplies signals to the memory map option during memory operations initiated by the I/O control.

Operand Register

The operand register is a 16-bit register which has special shifting abilities. As previously noted, the ALU input A bus may have any of the 16 general-purpose applied shifted left or right one-bit position. In addition, the operand register may be shifted left or right independently or in conjunction with shifting of any general register. This can occur any time the 16-bit literal or mask is not in use.

When the LB field is equal to 0X (no literal/mask) the SC, WF and XF fields define operand register shifting.

When the SC field equals 0 no shifting takes place. When the SC field equals 1, the operand register is shifted left if the WF field equals 0 and right if the WF field equals 1.

For left shifts the next contents of the operand register bit 00 is specified by the XF field. If XF equals 00 operand register bit 15 is copied to bit 00 to permit independent circular shifting. If XF equals 01 bit 15 of the general register specified by the AA field is copied to bit 00.

This permits double-length circular shifting. If XF = 10 the complement of the ALU output bit 15 is copied to bit 00. If XF = 11 the operand register bit 00 is set to zero.

For right shifts the next contents of the operand register bit 15 is specified by the XF field. If XF equals 00 operand register bit 00 is copied to bit 15 to permit independent circular shifting. If XF equals 01 bit 00 of the general

Table 2-6. Operand Register Shift Operations

Control Field

	LB	sc	WF	ΧF
No shifting		0		
No shifting	1X			
Shifting of operand register	0x	1		
Left shifting			0	
Bit 00 = operand register bit 15				00
Bit 00 = general register bit 15 (specified in AA)				01
Bit 00 = ALU bit 15 complement				10
Bit 00 = zero				11
Right shifting			1	
Bit 15 = operand register bit 00				00
Bit 15 = general register bit 00 (specified in AA)				01
Bit 15 = operand register bit 15				10
Bit 15 = SHFT (shift flag)				11

register specified by the AA field is copied to bit 15 to permit double length circular shifting. If XF equals 10 the operand register bit 15 is maintained at its current state to permit independent arithmetic shifting. If XF equals 11 the shift flag (SHFT) is copied to bit 15.

2.3 ADDRESSING

2.3.1 General

Executing instructions in an order other than strictly sequential gives programs flexibility and compactness. The ways in which the order of microinstructions can be varied are similar to those used in assembly-language programs. For the microassembler the usual order of execution takes the next instruction -- the contents of word five after word four and so on -- unless a jump or branch specifies the change in order. In reality each and every microinstruction specifies the next one to be executed, but usually the assembler constructs sequential-execution addressing automatically.


A jump in a microprogram can be a conditional action based on the true or false state of flags or signals in the system. In microinstructions the jump is not a separate instruction but the sampling and/or testing and the branch itself are specified in fields of a microword. In addition to conditional and unconditional branches, the branch may be from one page to another. The page jump is described following a few simpler cases and conditions.

Three basic types of addressing create the address of the next microinstruction to be executed. Normal addressing is the simplest case. The next address is specified by the current microinstruction. Field-selection addressing uses an instruction register field to specify the address for the next microinstruction. In decoding addressing (using the decoder control store) the instruction buffer specifies the next address (section 8 in this manual describes the use of this feature).

Three other types of addressing are similar to the basic types. Conditional addressing uses testing of various conditions to choose one of two addresses. The page jump can specify both the page and word number within the page for the next microinstruction. Interrupt addressing uses both the microinstruction and the system's interrupt logic to determine the next microinstruction.

2.3.2 Normal Addressing

Normal addressing is used to arbitrarily specify the next microinstruction address. No conditional testing is involved, no interrupts are active or they are disabled and decoder addressing is not specified. The FS and TS fields are set equal to 0000 and the MT field equals 0 so the low order address contribution (bits 0-3) is governed entirely by the MS field. The high order bits (4.8) are supplied by the AF field.



Control Store Address --Normal Addressing

No reset No interrupts No decoding FS = 0000MT = 0 $TS \approx 0000 \text{ or}$


TF = 0

Normal Addressing with TS Field

The TS field may be used to form bits 1 through 4 of the control store address when none of the following conditions is true:

- a. Register field extraction (AB field equals 01 or 10)
- b. Interrupts allowed (SF and TF field both 00; GF field equals X1XX)
- c. I/O request (SF field equals 00; IM field equals 111X)
- d. Page jump (TF field equals 00; SF field equals 10; GF field equals X1XX)

The address is formed by the inclusive OR of the TS field into bits 1 through 4 of the address obtained with normal addressing (FS field equals to 0000; no decoding; no interrupts, MT field equals 0).



Control Store Address Normal Addressing with TS Field

2.3.3 Field Selection Addressing

The contents of the instruction register and a number of processor flags may be used to form a control store address. Any 1- to 5-bit contiguous field from the instruction register may also be used in forming the loworder five bits of control store address. Thus, up to a 32way branch may be performed based on instruction register contents. This permits detailed instruction decod-

ing. In addition, the interrupt flag, byte address flag, shift flag and console step mode may be selected to alter the control store address.

Field selection addressing is used any time the FS field is not equal to 0000. The field selection address contribution for all values of the FS field is shown in the tables below. Any bit of the field selection contribution may be forced to a zero by use of the MS and MT fields. The field masks bits 0-3 of the field select contribution. The MT field masks bit 4. A zero in any bit of the MS and MT fields forces the contribution of the corresponding field selection bit to zero. When an I/O request is issued (SF field equal to 00 and IM field equal to 111X) the MT field is used as part of the I/O operation specification. In this case, the MT field is ignored and bit 4 of the field selection address contribution is masked to zero.

The field selection address contribution is shown below for all values of the FS field.

High-order address bits 4 through 8 are provided by the AF field

The TS field is logically ORed into the control store address bits 1 through 4 under the same conditions as normal addressing into TS field. Thus, the composite field selection address is formed as follows:

Control Store Address Bit

4	3	2	1 0		FS Field
One	One	One	One	One	0
One	One	One	One	INT	1
One	01	One	SHFT	BYTA	2
One	One	One	One	STEP	3
04	03	02	01	00	4
05	04	03	02	01	5
06	05	04	03	02	6
07	06	05	04	03	7
08	07	06	05	04	8
09	08	07	06	05	9
10	09	08	07	06	A
11	10	09	08	07	B
12	11	10	09	08	C
13	12	11	10	09	D
14	13	12	11	10	E
15	14	13	12	11	F

Numbers 00 through 15 refer to instruction register bits


INT is the interrupt flag (complement)

BYTA is the byte address flag

SHFT is the shift flag

STEP is true when the console is in the STEP mode

Figure 2-3. Field Selection Address Contribution



- * TS field is not used in bits 1-4 of address formation when:
 - a. Register field extraction (AB field equals 01 or 10)
 - Interrupts allowed (SF, TF fields both 00, IM field equals 111X)
 - c. I/O request (SF field equals 00; IM field equals 111X)
 - d. Page jump (TF field equals 00; SF field equals 10; GF field equals X1XX)
 - e. Test addressing is specified (TF field not equal 00)
- ** (FS) is the contents of the field specified by the FS field
- *** MT is replaced by a zero when an I/O request is present (SF field equals 00; IM field equals 111X)


Normal addressing and normal addressing with TS field are a subset of the field selection addressing set, i.e., the FS field equals 0000 and the MT field equals 0.

2.3.4 Test Addressing

Two addresses must be specified when test operations are performed -- one for use if the test passes and one for use if it fails. Testing is specified whenever the TF field is not equal to 00. If the test is to pass when the condition tested is true, the TF field must be equal to 10. If the test is to pass when the condition tested is false, the TF field must be equal to 11. The condition to be tested is specified by the GF field.

The address used if the test passes is identical to that formed by field selection addressing. The address used if

test fails is made up of the AF and TS fields as shown below.



Control Store Address --Test Fails

2.3.4.1 Conditions

Whether or not a test is to be done and the way the test passes are indicated in the test field (TF). Testing is specified whenever the TF is not zero. If the test is to pass when the condition is true, the TF is equal to 10. If the test is to pass when the condition is false, the value of the TF should be 11.

The condition to be tested is specified in the GF field.

Summary of Conditions Mnemonics

Mnemonic for Assembler		
VFL		
OSR		
SW3		
SW2		
SW1		
FIR		
_UO		
_US		
_UC		
.UZ		
HFT		
IRS		
TC		
PRS		
OR M		
JOS		

Meanings and Use of Conditions

OVFL Overflow may be set and reset unconditionally. It may sample data-loop conditions. Automatically reset by system reset or microinstruction in which the GF value is TFIR and the instruction register bit 0 is set and the test met.

IOSR I/O Sense Response (discussed in I/O section)

SSW3, SSW2	Sense switches are set and reset
32MZ	only by manual manipulation on the
and	control panel.
SSW1	•

TFIR Test from instruction register which determines a set of conditions tested simultaneously. Nine bits of the instruction register cause the following tests:

- 0 Overflow
- 1 Positive/NOT bit
- 2 Negative/NOT bit
- 3 R0 of General-purpose registers
- 4 R1 of General-purpose registers
- 5 R2 of General-purpose registers
- 6 Sense switch 1
- 7 Sense switch 2
- 8 Sense switch 3

ALUO ALU all ones

ALUS ALU sign flag

ALUC ALU carry flag

ALUZ ALU all zeroes

SHFT Shift flag copies bit 15 of the general register specified in the AA field whenever the literal or mask is not being used and the VF value is 1. This flag may be shifted into the operand register bit 15. It may be tested by a microinstruction to cause a branch to either of two microinstructions.

MIRS	Memory input register sign
SFTC	Overflow of the shift counter
GPRS	General-purpose register 0 bit 15 (sign)

NORM Normalize flag is set after any microinstruction which the ALU output bus bit 15 is not equal to bit 14. It will be reset after any microinstruction during which the ALU output bus bits 14 and 15 are the same.

QUOS Quotient flag copies bit 15 of the ALU output after a microinstruction in which the literal or mask is not being used and the WF value is right or 1 and SC field is zero.

MULS Multiply sign sets any microinstruction during which any of the following three conditions existed:

- $1. \quad \mbox{ALU}$ output bit 15 and ALU input A bit 15 were both equal to 1
- 2. ALU output bit 15 and ALU input $\check{\mathsf{B}}$ bit 15 were both equal to 1
- 3. ALU input A bit 15 and input B bit 15 were both equal to 1.

This flag may be applied to the ALU input A bus during right shift operations

BYTA Byte address flag copies bit 00 of the general register specified by the AA field whenever a general-purpose register is specified as shifted input to the ALU input A bus. This flag may be used to determine the address of the next microinstruction and for memory byte store operations (SF not equal to zero and IM field equal XX11) determines which byte of the addressed memory location is to be altered. If BYTA equals zero, the left byte is selected. BYTA equal to one selects the right byte. BYTA is set or reset during the microinstruction rather than at the end.

A wide variety of flags are available for use in microprogramming. In general, they may be tested no sooner than the microinstruction after which they were set. In other words, a microinstruction which both changes a flag and tests will be testing the old value of the flag.

The conditions that cause a flag to be set depend on the particular flag. In addition some flags require that the microinstruction specify sampling before they will be set. For example, the ALU all zeros (ALUZ) flag will not be set

unless the ALU is all zeros and sampling is requested.

The following table lists some of the major flags. ALUZ, ALUC, ALUS, and ALUO are sampled together by any microinstruction in which SF equals X0, TF equals zero, and GF equals XX1X.

Summary of flags requiring sampling for microprogrammed conditions.

Flag	Sampling			
NORM	no			
MULS	no			
SHFT	yes			
QUOS	yes			
BYTA	no			
OVFL	yes			
ALUZ	yes			
ALUC	yes			
ALUO	yes			
ALUS	yes			

Table 2-7. Overflow Flag Control OVERFLOW FLAG CONTROL

				[Conditions		
Operations	perations Fields				Bit 15		
						Input	ALU Output
	TF	SF	GF	FF	AA	BB	
Set overflow	00	01	X01X				
Reset overflow	00	01	X10X				
Sample overflow	00	01	X11X				
(ADD)				1XXX			
SET					0	0	1
					1	1	0
DON'T SET*					1 0	0	X
					U	1	1 ^
(SUBTRACT)				OXXX			
SET					1	0	0
					0	1	1
DON'T SET*					0	0	X
					1	1	

Also, reset by system reset or a microinstruction specifying test of the 620/f test condition with the instruction register bit 00 on in which the test passes.

Overflow may be sampled to be set if SF=00 and GF=1XXX. It will not be reset even if no overflow exists.

^{*} If set previously, overflow will remain set regardless of sampling conditions.

2.3.4.2 Addresses in Branches

The destination address when the test fails must be an even word address. The destination addresses of both the pass and fail conditions must be within 32 words of each other.

Procedure for Address Assignment

Following completion of a flowchart assignment of control store, address assignment may be performed. A useful procedure is:


- 1. Assign the microprogram entry addresses consistent with the desired format of the BCS instructions.
- Assign addresses to microinstructions to be executed upon receipt of an interrupt. These addresses must be X XXXX 0111.
- Assign addresses to all microinstructions to be executed following those using TEST ADDRESSING where the "test fails" condition prevails.
- 4. Assign addresses to all microinstructions to be executed by field selection addressing. If field selection specifies test of the interrupt, byte address, shift, or console step flags assign addresses to the microinstructions to be executed in accordance with the following restrictions:

	Flag On	Flag Off
Interrupt	X XXXXXXXX0	XXXXXXXX1
Byte Address	X XXXXXXXX1	XXXXXXXXXX
Shift	X XXXXXXX1X	XXXXXXXXXX
Console Step	X XXXXXXXX1	XXXXXXXX

- Recheck all field select and test addressing microinstructions for addressing consistency. Prepare a list of assigned addresses and corresponding microinstruction numbers labels (keyed to the flowchart) to avoid duplicate assignments.
- Other microinstructions may have their addresses arbitrarily assigned by the programmer or the assembler.

2.3.5 Page Jump Addressing

The microinstruction specifies a branch to a location in another 512-word page by executing a page jump. In this case, a 13-bit address is generated which sets a new active page number and specifies an address within that page. The page number is specified by the TS field. The word address is specified by field select addressing.



Control store address page jump

A Page Jump with memory is specified by the TF field equal to 00; the SF field equal to 10; and the GF field equal to X1XX.

A page jump without initiating a memory cycle is specified by setting the TF and SF fields to zero, and the IM field = 0011.

2.3.6 Interrupt Addressing

When interrupts are allowed and an interrupt is active in a class which is enabled by the TS field, the low-order four bits of the control store address are supplied by the interrupt logic and the high order bits from the AF field.

	8	7	6	5	4	3	2	1	0
Į		_	Al	=				IA	

IIA is supplied by interrupt logic.

IIA is 7 for I/O interrupts and 1 for second tests of I/O interrupts after initiation of the I/O interrupt sequence.

The TS field enables interrupts whenever bits are set as follows:

Bit Set Enables

- 0 I/O interrupts
- 1 I/O interrupts only if memory protection is installed
- 2 Memory protection interrupt
- 3 STEP, console step mode interrupt

2.4 MAIN MEMORY CONTROL

Memory access may be initiated in a microinstruction which indicates the type of operation and the address

source. Main memory access includes the fetching and storing of data to and from the memory through the memory buses. Memory can either be the core or semiconductor variety (as distinct from the disc or drum storage often called rotating memory, which is accessed as a peripheral device through I/O facilities).

When a microinstruction initiates an access, the memory control section handles the complete operation. This permits the microprogram to initiate access to/from memory and perform other functions (ALU etc.) while the access actually occurs the microprogram can detect the completion of the memory access by specifying a wait for memory done.

Two different types of fetches can be requested. The instruction fetch (IF) moves the contents of a 16-bit word from main memory to the memory input register (MIR) and the instruction buffer (IBR). The operand fetch (OF) moves a 16-bit word to the memory input register and does not change the instruction buffer. Instruction fetches are usually used for fetching 16-bit macroinstructions for decoding from the IBR. The operand fetch is used for general data and address fetches. The microword which requests a fetch provides the address in main memory. After the request is made it is handled completely by memory control and requires no further actions in the following microinstructions.

Example of fetch sequence

n	n + 1	n + 2
request	wait for	(data is
instruction	memory	ready for
fetch	done	use in MIR)

Memory requests to store data are of two types. The first is the operand store (OS), which stores a 16-bit word in main memory. The second is the byte store (BS), which stores only an 8-bit byte. As with the fetch operations, the microinstruction which requests the store must furnish the main-memory address for the operation. Microinstructions following the request for a store must provide the data to be stored on the ALU until the memory operation is complete.

Example of store sequence

n	n + 1	n + 2
request store using P as address	R0 → ALU wait for memory done	(operation complete)

During operand stores, the memory data are derived from the ALU output. If the ALU input is from any of the 16 general-purpose registers and an arithmetic operation is specified for the ALU, incorrect parity data may be stored in memory. This situation can be avoided by using only logical ALU functions during operand stores; or by addressing the general-purpose register to the proper ALU input during the microinstruction that initiates the memory store cycle. Figure 2-4 is a coding example of an operand-store sequence using an arithmetic operation with a general-purpose register as the data source.

Completion of a memory operation is detected either with the wait-for-memory-done function or by requesting another memory operation. Wait-for-memory-done suspends microinstruction execution until the memory operation is complete. Requesting another memory operation has the same effect because microword cannot complete until its memory request is acknowledged by memory control and requests are not acknowledged until any previous request is complete.

Override

An active memory access may have the type of operation changed by the next microinstruction. By making an immediate change the immediately prior action is overridden. This can be conditional upon the result of the same test available for addressing (GF field).

Example:

Microinstruction Cycle n	Microinstruction Cycle n+1	Microinstruction Cycle n + 2
Initiate memory store	memory store starts	memory store continues
	override possible	too late to override

Memory cycles may be initiated by microinstructions either unconditionally or depending on the results of a test.

2.4.1 Unconditional Cycle Initiation

A memory cycle is unconditionally initiated or overridden when the SF field equals 01 or if the SF field equals 10 and the TF field equals 00.

The IM field specifies the type of operation and the address source. Permitted operations are:

IM Value Action

XX00 Read data from memory into the instruction buffer and memory input register (instruction fetch).

XX01 Read data from memory into the memory input register (operand or address fetch).



TAGE OF THE STATE OF THE MACHINES	CYCLE USING AN ADDRESS FRØM RG BE USED IN THE NEXT MICRØ	24 (RT) DATA TØ BE STØRED BY ADDING THE CONTENTS	
DAS CODING FORM	MICRØ! GEN (*, !O(ØS\$ALU), !2(A\$GPR), 24(RT) * **THIS MICRØ INITIATES A STØRE MEMØRY CYCLE US *IT ALSØ PRE ADDRESSES R7 WHICH WILL BE USED ** **TOR A CEN	GEN AFOCEDEC AGGRE) MICRO PROVIDES THE	

VT11-2085

Figure 2-4. Coding Example of an Operand-Store Sequence

IM Value

Action

XX10 Write the full word output of the ALU into memory.

XXII Write the byte from the ALU specified by the byte address flag (BYTA) into the corresponding memory byte. The other memory byte at the designated word address is unaffected. If BYTA is false, the left byte is written. If BYTA is true, the right byte is written.

BYTA, the byte address flag, copies bit 0 of the general register specified by the AA field whenever a general-purpose register is specified as shifted input to the ALU input A bus.

The operation may be changed by the following microinstruction by specifying the new operation with the IM field equal to 00XX. This permits, for example, conversion of a store cycle into a fetch or an instruction fetch into an operand fetch.

The data to be written to memory must be maintained at the ALU output by the microinstruction(s) following initiation until the cycle is complete.

The source to be used for loading the memory address register is specified as follows:

IM	=	01XX	ALU output
IM	=	10XX	Program counter
IM	==	11XX	Memory input register

2.4.2 Conditional Cycle Initiation

A memory cycle may be initiated (or overridden) or not depending on the results of a test specified by the GF field. Conditions tested were described previously in the section of test addressing.

If the TF field is not equal to 00 and the SF field equals 10, the cycle will be initiated (or overridden) if the tested condition is false.

If the SF field is equal to 11, the cycle will be initiated (or overridden) if the tested condition is true.

In either case, the IM field specifies the operation to be performed and the address source to be used as described in the previous section.

2.4.3 Special Transfer

ALU output data may be transferred to the instruction buffer and memory input register by using the memory data bus. This does not involve activation of any memory module. To initiate this transfer the SF field must be equal to 00 and the IM field equal to 0100. The ALU output data must be set up by the initiating microinstruction and maintained for one more microinstruction.

2.4.4 Wait for Memory Done

The wait-for-memory-done function suspends microinstruction execution until memory control signals completion of central control's prior request. This function is SF=0 and IM=0001. If no central control has no prior request active, the wait-for-memory-done has no effect.

Table 2-8. Memory Operations

Control Field

Function		SF	TF	IM
UNCONDITIONAL INITIATION	r— or	01		
	_	10	00	
CONDITIONAL INITIATION Condition True		11		
Condition False (Condition Specified in GF)		10	Not 00	
EITHER Operation Read memory data into instruction buffer and memory input register				XX00
Read memory data into memory input register				XX01
Write ALU word output				XX10
Write ALU byte output				XX11
Address Source or Override Override operation				00XX
ALU output				01XX
Program counter				10XX
Memory input register				11XX
SPECIAL TRANSFER (ALU output to instruction buffer and memory input register)		00		0100

2.5 MICROPROGRAMMING EXAMPLE

General

As an example of instruction implementation using Varian microprogramming, the steps of a single-word addressing load accumulator LDA in the direct address mode will be traced.

SS1M

Initially the instruction pipeline is assumed to be empty so a new instruction must be fetched from main memory. The

first microinstruction studied will be that obtained from control store location 13E (all addresses are given in hexadecimal). This location has the label SS1M, which is one of the microprogram's standard states.

The microinstruction fields at 13E are:

TS		AF 010		MS	4	IT F	S	TF	SF	GF	_
L		0.10		001			000	00	0 1	000	0
MR 0		IM 10							AF		
CF	WR	SC	VF	WF	XF	'SH	BI	3	AΑ	- 1	
0	0	0	0	0	00	00	0 00	000	000	0	

The function of this microinstruction is to initiate an instruction fetch from the memory address specified by the program counter. Note that the SF field equal to 01 specifies unconditional initiation of the memory cycle. The IM field specifies use of the program counter for an address source and the instruction buffer and memory input register as destinations for data received from memory. The FS, MT, TS and TF fields contain all zeros so normal mode addressing is specified. The next control store address will be 092. No other fields of the microinstruction are pertinent.

SS2M

Location 092 is another microprogram standard state labeled **SS2M**. It continues the process of filling the pipeline by initiating another instruction fetch using the incremented contents of the program counter.

The microinstruction fields at 092 are:

TS	AF 000	10	MS 110	1 C	IT E	5 0000	TF	SF 01	GF 0000
	IM 100							MF 0	
CF	 sc	VF	WF	XF	SH	l B	В	AA 000	,,

Again the SF field is equal to 01 and the IM field is equal to 1000 specifying another instruction fetch using the program counter. In this case, however, the RF field equals 100 specifying that the program counter will be incremented before it is used an address. This microinstruction will not be immediately executed as the previous microinstruction initiated memory activity and the memory interface will remain busy until the first instruction from memory is loaded into the instruction buffer and the memory input register. At the time, the current microinstruction completes and the next microinstruction from location 02D becomes active. Normal addressing occurs again due to FS, TS, MT and TF fields being zero. No other fields of the microinstruction are pertinent.

SS3M

Location 02D is another microprogram standard state labeled "SS3M". It causes decoding of the instruction fetched from memory while checking for interrupts. It also copies the instruction buffer into the instruction register to make room for the next instruction from memory.

The microinstruction fields at 02D are:

TS 11		AF 011	0 1	MS 011	0 0	T I	7S	TF 00	SF 00	GF 0101
MR	AB	IM		LB	LA	RF	FF 00	1	1F	<u> </u>
	WR	sc	VF	WF	ХF	SH	I B1	3	AA	0

This microinstruction manipulates no data paths nor does it initiate any memory cycles. Its sole purpose is to check for interrupts and, if there are none, cause a branch to the required microsequence. The TF field is equal to 0 and the GF field bit 0 is a one causing data transfer from the instruction buffer to the instruction register. With the SF field equal to 00 and the GF field bit 2 equal to one, interrupts and decoder addressing are enabled. The TS field defines the interrupts which are enabled -- all except I/O interrupts unless the memory protect option is installed. The IM field specifies selection of the interrupt flag. If this flag were set, interrupts would be suppressed. The flag is reset by this microinstruction. If an interrupt were active and the interrupt flag had not been set, the next control store address would be 0DX where X designates the four bits supplied by the interrupt logic. This would produce a branch to the interrupt microprogram sequence.

Assuming no interrupts are present, the new control store address will be determined by the decoder logic. The instruction fetched from memory is assumed to be 10F9 (hexadecimal) or 010371 (octal). This is a V73 "LDA" instruction with direct addressing of location 00F9 (hexadecimal). The most significant four bits of the instruction buffer address the first decoder control store at location one. The next four bits address the second decoder control store at location 00. The decoder control store contents are:

1st decoder

Control store B12 = 1 $B8 \cdot B0 = 110000010$ 2nd decoder $A8 \cdot A0 = 010000000$ A8-A0 = 010000000

Since B12 equals 1, the B8-B0 and A8-A0 address components are logically ORed to produce an address of 182.



SWA₁₀

Location 182 contains the first microinstruction of the single word addressing sequence (SWA10) for the instruction fetched from memory. It forms the effective address by masking bits 00 through 10 from the instruction register. It also initiates the operand fetch.

The microinstruction fields at 182 are:

TS	AF 10010	MS	MT	FS	TF	SF	GF
0000	10010	1111	0	0000	00	01	0000

MR	AB	IM	LB	LA	RF	FF
0	00	0101	10	00	011	1010

MF	CF	WR	sc	VF	WF	XF	SH	ВВ	AA
1	11	1	1	0	0	00	000	0000	0000
L			16-t	oit m	ask	litera			; J

The LB field equals 10 so the ALU B input bus will have the contents of the instruction register masked by the 16 bits of the MF, CF, WR, SC, VF, WF, XF, SH and BB fields (a zero in the mask enables the corresponding instruction register bit). The mask equals F800 so the low order 11 bits of the instruction are used.

The ALU mode is determined by the FF field (1010) in conjunction with the LB field (forces logical mode) resulting in an ALU function of the ALU = B.

The RF field equals 011 so the ALU output is copied into the operand register.

The SF field equals 01 so unconditional memory control is specified by the IM field (0101) to be fetch an operand into the memory input register using the ALU output for an address source. This microinstruction will complete when the memory cycle initiated by the microinstruction at 092 completes.

The FS, TS, TF and MT fields all contain zeros so normal addressing is used and the AF and MS fields specify the next control store address of 12F.

SWA20

Location 12F contains the second microinstruction of the single word addressing sequence (SWA20). It decodes bits 13-15 of the instruction register contents to determine the class of the single word addressing instruction.

The microinstruction fields at 12F are:

	AF			FS	TF	SF	GF
0000	11110	1100	1	1111	00	00	0000

MR	AB	IM	LB	LA	RF	FF	MF
•		0000	00			0000	0

CT	WR	sc	VF	WF	XF	SH	BB	AA
00	0	0	0	0	00	000	0000	0000

No data manipulation or memory control operations are performed by this microinstruction. It serves only to branch to the specific microsequence for the class of single-word addressing instruction contained in the instruction register. Field select addressing is used to perform this decoding (FS field is not equal to 0000). The FS field is equal to 1111 so the selected field is bits 11 through 15 of the instruction register. The composite address formation is illustrated:

AF field contribution:			-	-	6 1	-	-	_	-	-	-
	or	=	1	1	1	1	0	0	0	0	0
TS field contribution:			0	0	0	0	0	0	0	0	0
Field selected from instruction register: (I = 10F9)	and	-		Ī	0	_	-	Ī		_	-
	and		·	v	٠	•	٧	٠	٠	Ü	٠
Mask consisting of MT and MS fields			0	0	0	0	1	1	1	0	0

Final effective address produced by inclusive or

111100000

The address of the next microinstruction is then 1EO.

LDA1

Location 1EO is the first microinstruction specific to the ${f LDA}$ instruction (LDA1).

This microinstruction increments the program counter and initiates another instruction fetch from main memory.

TS		AF		MS	ŀ	ľ	FS		TF	SF	GF
000	0.0	010	1 1	010	1 0)	00	00	00	01	0000
MR	AB	IM		LB	LA	RF		FF		MF	-
0	00	100	0	00	00	10	0	000	0	0	-
CF	WR	sc	VF	WF	XF	- S	H	ВЕ	3	AA	
00	0	0	0	0	0 0	0	00	0.0	00	000	00

The RF field equals 100 specifying that the program counter will be incremented during this microinstruction.

The SF field equals 01 so unconditional memory control is specified by the IM field (1000) to fetch an instruction into the instruction buffer and memory input register using the program counter for an address source. (Note that the

program counter is incremented during the microinstruction so the new value will be used for the memory cycle).

Normal addressing is used to specify the next microinstruction address (TF, TS, FS, MT fields are all zero). The AF and MS fields define the address to be 0B5.

LDA2

Location 0B5 is the second microinstruction specific to the LDA instruction (LDA2). This microinstruction transfers the contents of the memory input register to the accumulator, R0; transfers the instruction buffer containing the next instruction to the instruction register to make room for the instruction whose fetch was initiated by the microinstruction 1E0; decodes the instruction buffer to determine the starting address of the next microsequence and checks for interrupts.

The microinstruction fields at 0B5 are:

TS		AF		MS	М	T FS	3	TF	SF	GF
11	11	011	0 1	011	0 0	0.0	000	00	00	0101
MR	AB	IM		T.B	Τ. Δ	RF	FF		/ F	
						000		-		
CF	WD	50	175	WE	VE	SH				
00	1					000			AA 000	00

The ALU B input is specified by the LB field (equal to 01) to be one of the special registers. The BB field (equal to 0001) defines the memory input register as the source.


The ALU operation is specified to be in the logical mode (MF = 1) with the ALU output equal to the ALU B input (FF = 1010).

The WR bit equals a one so the ALU output data will be written into the register specified by the AA field (AA \approx 0000) which is the accumulator (A register). This is the execution phase of the LDA instruction.

The SF and TF fields are both equal to 00 and the GF field bit 0 is a one so the instruction buffer contents are copied into the instruction register. The GF field bit 2 is a one so the instruction decoder is enabled and interrupts are checked.

The IM field equal to 0110 with the SF field equal to 00 selects and resets the interrupt flag. If the flag is set, the decoded address and interrupts are suppressed and the next microinstruction is fetched from location 0D0. All interrupt classes are enabled as the TS field contains all ones. If an interrupt is active and the interrupt flag is off, only the decoded address is suppressed and the next microinstruction is fetched from the address specified by the AF field and the interrupt logic. This address is 0DX where X is the address supplied by the interrupt logic $(X \neq 0)$.

If no active enabled interrupts exist, the next microinstruction will be fetched from the address specified by the



VT11-1938

Figure 2-5. Flowchart for LDA Instruction

	IDENT (HEX. ADDR.)	SS1M (13E)	SS2M (92)	SS3M (2D)	SWA10 (182)	SWA20 (12F)	LDA1 (1E0)	LDA2 (0B5)
	FUNCTION		FETCH LDA	FETCH NEXT INST.	FETCH NEXT INST.	FETCH OPERAND	FETCH OPERAND	FETCH THIRD INST.
MEMORY	REQUEST	IF	IF		OF		IF	
	ADDRESS	Р	Р		ALU		P	
	INPUT A							
ALU	INPUT B				I ∧ 07FF	1		MIR
₹	OUTPUT				TRNB			TRNB
	DESTINATION							RO
STATUS	SAMPLE	-						
31/	TEST							
SING	MODE			DECODE	FIELD SELECTION 113-115			DECODE
ADDRESSING	ADDRESS	SS2M	S53M	FROM DECODER	SWA20	LDA1+X WHERE X = 0,4,8,28	LDA2	FROM DECODER
OTHER	SPECIAL ACTIONS		INCP	ENABLE INTERRUPTS IBR→I			INCP	IBR → I ENABLE INTERRUPTS

NOTE:

Timing diagram shows the start-up and execution of a sequence of single-word addressing instructions (330 nanosecond memory cycle time is assumed).

VT11-2084

Figure 2-6. Flow Diagram of LDA Instruction

decoder control store logic. If the instruction buffer contains another single-word addressing instruction, the next address will be 182 (SWA10) and the sequence will be repeated.

Figures 2-5 and 2-6 show a flowchart and flow diagram of the microinstruction sequence described. Note that the pipeline effect of buffering instructions permits efficient use of the memory. (A 330-nanosecond semiconductor memory was assumed).

2.6 TIMING CONSIDERATIONS

Most microinstruction operations take place at the conclusion of the cycle. Certain exceptions do exist. ALU inputs are sampled at the midpoint in time of the cycle. Controlstore address information, memory addresses, and most register and flag changes occur at the end of the microinstruction execution. The areas below should be considered while planning microprograms.

Program counter incrementation (RF = 100 or 111) Incrementation takes place at the midpoint of the microinstruction. Thus the program counter value applied to the ALU input will not be the incremented value. The new value will be used as a memory address, if the program counter is specified as an address source.

Byte address flag

The byte address flag is set or reset at the temporal midpoint of the microinstruction. Thus, it can be altered in the same instruction which requests a byte store and its new value will determine which byte of the memory location is to be altered.

Memory write operations

ALU inputs, function, mode and carry must be maintained constant throughout any memory write cycle. This is accomplished by specifying another memory cycle immediately following the current cycle thus interlocking execution of the next microinstruction with completion of the memory cycle in progress or by using the wait for memory done function (SF = 00, IM = 0001).

Memory input register

The memory input register (MIR) should not be used as an ALU input if it can receive a new value from

memory during that instruction. Thus, the MIR should not be used as an ALU input by an instruction which causes a wait for memory done to complete a memory fetch. If the microinstruction which immediately follows a fetch request does not result in a wait for memory done, it can apply the MIR to the ALU and obtain the old value. Subsequent instructions can not obtain the old value and the new value can not be applied to the ALU until the instruction following memory completion.

Note that the above discussion only applies to the MIR as an ALU input. The MIR can be used as a memory address source during the same instruction in which it is changing. In this case, the new value just received from memory will be used as the memory address.

Special transfers

The transfer of ALU data to the instruction buffer and memory input register requires ALU data to be maintained for two microinstructions.

1/O operations

If the I/O section is not idle when a new I/O operation is specified, microinstruction execution will not occur until the I/O becomes idle. A wait for I/O done function (SF = 00, and IM = 0010) will cause a similar wait condition until the I/O DN bit becomes true.

Use of the I/O register

If direct memory access or similar 1/O operations are possible the 1/O register may be altered. Care in use of this register is indicated. Control of the 1/O register is described in the 1/O section of this guide.

2.7 ADDITIONAL CAPABILITIES

2.7.1 Register Field Control

Many types of instruction words contain fields which specify registers which contain operand data. If all combinations of operations on all possible registers had to be specified by individual microinstructions, the control store size would be quite large.

A Varian 70 series system permits three- or four-bit fields to be selected from the instruction register and stored and maintained in the control-buffer-register specification fields. This permits a single microinstruction to handle all combinations of registers for any operation.

This register field extraction is performed independently of the field select addressing function and both may be used simultaneously.

The AA and BB fields of the microinstruction contained in control store are copied into their corresponding positions in the control buffer any time the AB field equals 00 and the MR field equals 0. This is the normal mode of operation.

When the SF field equals 00 and no I/O request is active, the AB field equals 01 or 10; the TS field specifies a four bit field of the instruction register to be loaded into the control buffer's AA or BB field. The field not being loaded will be loaded into the control buffer's AA or BB field. The field not being loaded will be maintained at its last value. A code of AB equals 01 and loads the field selected into the BB field. A code of AB equals 10 and loads the field selected into the AA field.

The MR bit is used to mask the most significant bit of the selected field. If MR equals zero, the most significant bit of the selected field will be treated as a zero. If MR equals one, the most significant bit of the selected field will be loaded into the designated field.

The AA and BB fields can be maintained in their current state by specifying and AB field equal to 11 while the SF field equals 00 and no I/O request is present.

If no I/O request is present, the AB field equals 00 and the MR field equals 1, the control buffer AA field will be maintained at its current value and the BB field will be forced to either of two addresses depending on data loop conditions and the WF field.

WF field equal to 1

Operand register bit 01 = 1; BB = 1111

Operand register bit 01 = 0; BB = 1110

WF field equal to 0

ALU bit 15 = 1; BB = 1111

ALU bit 15 = 0; BB = 1110

This function is used by the Varian 73 standard instructions microprograms for multiply and divide.

Register field control operations are summarized in the tables following.

Table 2-9. Register Field Control

Function	SF	AB	Control Fields MR	тѕ	WF
Load A and B fields from control store	00	00	0		
Inhibit loading of A field and place selected 4 bit field (masked) from in- struction register into B field	00	01	Mask most significant bit of BB field	Selects field	
Inhibit loading of B field and place selected 4 bit field (masked) from in- struction register into A field	00	10	Mask most significant bit of AA field	Selects field	
Inhibit loading of A and B fields	00	11			
Inhibit loading of A field and force B field to 1110 if ALU output bit 15 = 0 or to 1111 if ALU bit 15 = 1		00	1		0
Inhibit loading of A field and force B field to 1110 if operand register bit $01 = 0$ or to 1111 if operand register bit $01 = 1$		00			1
All functions are inhibited if an I/O request is issued.					

Table 2-10. Register Field Selection

		Selecte uction		
TS Field	for I	egister	file	
000	03	02	01	00
001	04	03	02	01
010	05	04	03	02
011	06	05	04	03
100	07	06	05	04
101	80	07	06	05
110	09	08	07	06
111	10	09	08	07

Other Controls

Transfer instruction buffer to instruction register

The contents of the instruction buffer will be transferred to the instruction register when TF and SF both equal zero, and GF has a low-order bit set to 1.

Enable Jump Signal

A signal is sent to the memory-protection option designating a jump instruction by setting the LB high-order bit to zero and the SC field to zero and the XF field equal to 11 or 10. If the XF field equals 11, the interrupt flag will be reset.

Reset Interrupt Flag

The interrupt flag will be reset if the LB field equals 00 or 01 and the XF field equals 11 or 01.

Enable Special ALU Mode

(This feature is useful for the standard instruction set, but not generally suggested)

The ALU mode, carry input and overflow sampling may be forced according to the contents of the instruction register by setting the LA and LB fields equals to either 00 or 01

(high-order bit equals zero) and the SH high-order bit equal to 1. In this case, the ALU function will be as follows:

Rit

- 3 As specified by FF field 2
 - most significant 2 bits
- 1 Instruction register bit 7
- Ω Instruction register bit 7 complemented

2.7.2 Memory Addressing to 64K

The standard instruction set has addressing capability to 32K words with 15-bit addresses. The use of bit 15 to select indirect addressing mode removes it from use as an address bit. The memory modules can recognize a 16-bit address which increases the range of addresses to 64K words.

The most significant bit of the memory address bus is normally grounded to prevent any address generated by the standard instruction set from attempting to access above 32K words. This is necessary since the high-order bit can be set by indirect memory reference in the host instruction set.

The WCS permits use of the full 16-bit addressing capabilities of a Varian 70 series system. This enabling is automatically inhibited while executing from page zero so standard 620 problems will execute correctly in the lower 32K words of memory.

User-written microprograms in the WCS can generate 16bit addresses to cause access to the full 64K words. This mode is enabled or disabled with a group of control fields in the microinstruction. Once enabled this mode is retained until explicitly disabled as described below or a system reset occurs. The enabled mode is not effective when page zero is active.


64K Mode of Memory Addressing

Enable	Disable
SF = 0	SF = 0
TF = 0	TF = 0
IM = 1101	1M = 1101
LB = 11	LB = 11
MF = 1	CF = 11 or 10

Changing the memory mode requires all the conditions set as indicated. Figure 2-7 illustrates memory bus control.

2.7.3 Memory Bus Lockout Status

Systems in which multiple processors share the use of common memory modules often require the capability of



- $ENABLE = IM = 1101 \wedge (T = 0) \wedge$ $(S = 0) \wedge (LB = 11) \wedge (MF = 1)$
- DISABLE = $(IM = 1101) \land (T = 0) \land$ $(S = 0) \land (LB = 11) \land (C = 10 \lor 11)$

VT11-1806

Figure 2-7. Flowchart of Memory Address Control

testing the contents of some memory locations and modifying those contents (if the results of the test indicate) without the possibility of another processor gaining access to that location between the test and the change.

WCS Implementation

The WCS permits use of a function allowing the processor it controls to temporarily lockout all memory modules connected to its memory bus. While the memory system is



locked out on one port, no accesses are permitted on the other port. To prevent simultaneous lockout from both processors the lockout mode for any memory bus only becomes enabled when the requesting bus actually gains access to the memory (so the other bus cannot establish the lockout mode). The memory lockout mode is set or reset with the following microinstruction fields:

Field	Set LOCKOUT	Reset LOCKOUT	
SF	0	0	
TF	0	0	
IM	1101	1101	
LB	11	11	
CF	X1	X0	
AA	XXX0	XXX1	


X indicates a bit position not involved in this operation.

If priority memory access (PMA) is present in the system, caution must be exercised to prevent the PMA from establishing its own lockout mode while either processor is in lockout mode. Simultaneous lockout would prevent all further accesses to memory and "lock-up" the system. Figure 2-8 illustrates memory bus lockout.

Lockout is removed by system reset.

2.7.4 Stack Use

Three stack operations, branch/push, branch/pop and branch/delete are used on the microprogram-return stack. All are global and effect a page selection. On the branch/push and branch/delete, the TS field gives the new page number. On the branch/pop, the word at the top of the stack gives the new page number. The return address which is pushed is an independent 13-bit specification



VT11-1808

Figure 2-8. Memory Bus Lockout



provided by mask field of microinstruction from the destination of the branch. The 13-bit specification is made up from the following fields of the microinstruction:

	PAGE Word								
12	11	10	9	8	7	6 5 4	3 2 1 0		
WR	SC	VF	WF	×	ίΧ	SH	ВВ		

All stack operations have a value of zero for the SF and TF fields, IM set to 1101 and LB set to 3. Push requires bit 1 of the AA field set to 1. Pop is designated by bit 2 of the AA field set to 1 and bit 0 of the BB field set to 0. Branch/delete is the same as branch/pop except bit 0 of the BB field is set to 1.

	TF	SF	IM	LB	AA	BB
Branch/push	0	0	D	3	bit 1	
					= 1	
Branch/pop	0	0	D	3	bit 2	bit 0
					= 1	= 0
Branch/delete	0	0	D	3	bit 2	bit 0
					= 1	= 1

In initializing the stack an error branch can be pushed into the first location. If a microinstruction tries to "pop" this return, an underflow condition will occur and the error branch will be taken. An attempt to "push" one more level than the sixteen allowed causes a branch to the address at stack location zero.

In addition to pop and push operations on the stack, a stack entry delete operation is provided. This causes a page branch to the address specified by the processor and deletes one entry from the top of the stack.

All stack return addresses including the error return are restricted to the WCS. This avoids conflicts with processor-generated addresses during the pop operation.

Questions and Answers About Microprogramming Stack

- Q: The WCS stack push and pop operations do not appear to be mutually exclusive. If both are specified, would the stack first pop the new address then push the return address?
- A: Such an operation is undefined and should be avoided.
- Q: Do micro stack operations proceed at full speed?
- A: The stack operates at the same speed as other writable control store operations -- 190 nanoseconds.

2.7.5 Memory Addressing Using the Optional Memory Map

The memory-map key register (used by VORTEX II) cannot be easily modified from the WCS. As an option, the memory

map can be wired to operate with the processor key register. This mode is not supported by standard Varian software. The following paragraphs describe this special mode of operations.

The processor key register is four bits which may be applied to the ALU input bus B as part of the status word. It is loaded from ALU output bus bits 12-15 and applied to the memory address bus as a four-bit extension to the 15-bit memory address register. The key register provides bits 15-18.

18	17	16	15	14		0
key	regis	ter			Memory Address Register	

memory map input 19 bits

when 64K mode is enabled, bit 15 of the memory address register is also. ORed into the effective map input bit 15.

During memory cycles initiated by I/O (DMA), the I/O key register is applied instead.

Care must be taken in using the processor key register as an input to the ALU input bus B. No I/O initiated memory bus activity must take place during application of the status word or the value of the I/O key register may be used instead of the processor key register.

2.7.6 Memory Protection

If the memory protection is enabled, write operations are automatically inhibited. A memory-protection internal interrupt is generated as well as an I/O interrupt request. The memory-protection option may be disabled only by appropriate I/O instructions, not by microinstructions. Care must be taken in using the memory protection if more than 32K words of memory are to be addressed (bit 15 of memory address is enabled). Such use is very specialized and should only be undertaken after consultation with Varian Data Machines.

2.7.7 Address Comparator Logic

Address comparator logic is provided in Varian 70 series processor to prevent erroneous operation in the event a store instruction stores data into the next memory location in the program (macro). Erroneous operation would occur because the processor fetches the contents of the next memory location (n + 1) before the execution of the current instruction (at location n) is completed. The comparator logic compares the address from the program counter with the address from the memory address lines. If the addresses are equal, the comparator logic generates an equal-address flag (MPLE) which enables the memory contents already fetched into the processor's instruction buffer to be updated to the new contents stored by the store instruction.



A store instruction can thus cause a dynamic alteration to the original program flow. An example where this dynamic alteration would be useful is in forming a BCS macroin-struction in which the address is located in the A register and the operation code is located in a memory location. The A register is combined with the memory location to produce the BCS macroinstruction. By using the STA instruction with direct addressing into location n+1, the A-register contents are stored in location n+1 and are processed as the next instruction in the program.


The following items should be considered when microprograms involving a store instruction are written:

- a. The instruction buffer is modified if the address in the program counter equals the address on the memory address lines and a non-memory accessing microinstruction is executed during the store operation (no back-to-back memory operations).
- b. The instruction buffer is modified if the address in the program counter equals the address on the memory address lines and either a memory accessing microinstruction or a wait-for-memory done condition follows the store operation (back-to-back memory operations). This type of operation is shown in the diagram below:

Microinstruction

being executed Previous micro-Start memory Memory-accessing microinstruction instruction for store operation Memory operation being performed Store operation Unknown Program counter is equal to memory address here MPLE flag is generated due to equal addresses Program counter may no longer equal the memory address, but MPLE flag is still active and the instruction buffer is modified anyway.

c. If microprograms are written for a user-defined macroinstruction set and dynamic program alteration occurs, all store operations should be followed by a non-memory accessing microinstruction so that the MPLE flag can test for equal addresses. Any modification to the program counter during execution of the store operation should be avoided. This type of operation is shown in the diagram below:



2.8 QUESTIONS ABOUT MICROPROGRAMMING CAPABILITIES

- Q: If a current memory cycle is to alter the memory input register, and the memory input register is specified as the memory address source by the current microinstruction (awaiting memory cycle completion), are the old or new contents of the memory input register used for the next cycle's address? Does the situation change if the memory input register is an ALU input and the ALU is selected as an address source? Does the WCS clock rate affect this?
- A: The new value of the memory input register is used when the memory input register is used as an address source. The memory input register should not be used through the ALU to determine the address of the next memory cycle when it can be altered by the current memory cycle. The WCS clock rate does not affect this.
- Q: What is the standard entry point to branch to when an interrupt is detected?
- A: Interrupts, when enabled, cause a branch to the address specified by the AF field and interrupt address supplied by the I/O control. Standard I/O interrupts supply an address component of 0111 to the least significant four bits. The most significant five bits are specified by the user (AF field) and may be anywhere in the currently active control store page. At that address, the microprogram should perform the functions of the V73 IWAIT microinstruction (location OD7 on page zero) and then branch to INT1 (OD1 page zero) or perform in the current page the functions of INT1, INT2, INT3 and INT4.

- Q: Is data in the memory input register protected against DMA and PMA operations ?
- A: Yes, DMA and PMA operations do not alter the memory input register.
- Q: When reading data from memory is the data available in the memory input register at a fixed number of microinstructions following memory initiation, or must a wait for memory done be placed before using the data or starting another memory cycle?
- A: Data arrives in the memory input register no sooner than the second microinstruction after its initiation. It may arrive after that. The access time depends upon DMA or PMA or other memory bus cycles, semiconductor memory refresh cycles or core memory rewrite cycles in progress at the time. If a new memory cycle is to be initiated immediately following completion of the current cycle, interlocking is automatic as the execution of microinstructions will cease until the new cycle initiation is accepted by memory control. Otherwise a wait-for-memory-done function must be specified.



SECTION 3

TECHNIQUES

This section describes the use of flow diagrams in writing user microprograms and the interface with the 620 emulation microprogram. Several detailed examples of flow diagrams for sample microprograms are included here. These examples will be continued in later sections, where the flow diagrams will be translated into assembly language.

3.1 INTERFACE WITH 620 EMULATION

3.1.1 Execution of User Microprograms

Branch to Control Store Implementation

The BCS instruction causes a branch to the WCS and always goes to page 1. The control store word in page 1 is specified in bits 0 - 4, allowing a branch to one of the first 32 words, which contain vectors to microprogrammed routines. The BCS instruction is a special coding of an I/O instruction and, as such, is not a generic mnemonic within the DAS assembler language. This instruction for use in symbolic DAS coding must be defined by the user.

The BCS macro is decoded directly on the WCS page during primary decoding time as defined by the processor logic. A BCS is performed only if decoder control store page 0 is currently selected. Any other control store selected causes the macro to be taken as part of a different instruction set. The BCS page branch does not change the decoder control store selection. A local page-branch micro-operation can change the selection of a decoder control store to page 1.

3.1.2 Steps in Instruction Execution

The following are the general stages in the execution of a 16-bit macro instruction:

- 1. A microinstruction initiates an instruction fetch.
- 2. The instruction is transferred from memory to the instruction buffer.
- 3. The instruction is copied into the instruction register and a request is made for a decoding of the instruction buffer contents. This decoding simply identifies the instruction to be a member of a certain class of

instructions and effectively causes a branch to a microroutine which does any work common to that class; for example, single-word memory-addressing instructions may use the same microroutine for computing the effective memory address.

- 4. Secondary decoding of the instruction determines its exact identity. This is done by such features as fieldselection addressing, which allows using bits from the instruction register to determine a microprogram branch address. Using such methods, the microinstructions which complete the actual execution of the instruction are reached.
- Microinstructions which form the instruction are executed.

3.1.3 Instruction Pipeline

In our system, the term **instruction pipelining** refers to the technique of fetching the next instruction from memory before the current one has finished executing. This is possible due to the availability of two 16-bit registers for holding instructions. The first is the instruction buffer (IBR), which receives the instruction being fetched from memory. In IBR the next instruction is held while the current instruction being executed is in the instruction register (I). When ready, the instruction buffer is transferred to the instruction register and the next instruction may be fetched from memory.

The chief advantage of this method lies in the fact that the microinstructions are much faster than the fetches from memory.

Thus, without the pipeline, a one or two microinstruction delay would be added to the execution of each instruction while the processor waited for the instruction from memory.

Interfacing with the Pipeline

The instruction pipeline is crucial to the execution of the standard instruction set. Thus, any new instructions being added through microprogramming must consider and be cautious of the effects and requirements of the pipeline. Because of the pipeline, user's microroutines in WCS can rely on certain things being true when they receive control from page zero. Likewise they must make sure certain techniques are used when they exit to read-only memory.

Upon entry to WCS by a BCS instruction, the following conditions exists:

- a. The program counter (P) is pointing to the word following the BCS.
- b. The BCS command will be in the instruction register.
- c. The word following the BCS will be on its way from memory to the instruction buffer and memory input buffer.

On exit from WCS the microprogram must set conditions for the next command, and maintain the pipeline. In particular the following are required:

- a. The next instruction to be executed is in the instruction buffer. This will often be the word after the BCS, which was already on its way there on entry. If the BCS has a parameter, or if the instruction buffer was modified, then the instruction may have to be fetched.
- b. The program counter should be incremented to one beyond the location of the next instruction and an instruction fetch initiated. This will not only preserve the pipeline but will also make sure any memory activity necessary to complete setup of condition (a).
- c. The instruction buffer should be copied into the instruction register in preparation for its execution.
- d. A request for decoding of the instruction buffer contents should be made along with a page branch back to page zero, i.e., ROM. The decoding results in the correct microroutine getting control for execution of the next instruction.

In most cases, the preceding steps can be summarized by the rule:

The second to last microinstruction should increment P and do an instruction fetch.

The last microinstruction should transfer IBR to I and request decoding addressing.

3.1.4 ROM Standard States

Much of the interfacing with the pipeline can be done by using standard microinstructions (standard states) in page zero. These were developed explicitly for this purpose for use by the 620/f emulation. The most common ones make up the three microword sequence listed below. They

may be used simply by doing a page jump directly to whichever microword is appropriate.

Address	Label	Function
13E	SS1M	Restarts the pipeline at P with an instruction fetch by P. It then branches to SS2M.
92	SS2M	Maintains the pipeline by incrementing P and requesting an instruction fetch. It branches to SS3M.
2D	SS3M	This instruction decodes the IBR contents to determine the next microinstruction to execute. It also copies the IBR into I.

3.1.5 Summary of Branches Between WCS and ROM Control Store

From ROM to WCS

BCS Macro (from Decoder Page Zero Only)

This macro ensures the start of a processor fetch during the primary decode of the BCS according to the V73 pipeline rule. The clock change and page selection occur during the primary decoding of the microinstruction.

I/O Branch

Control is transferred to the selected page of central control store during the data phase of the I/O command. I/O branch can go to any central control store page and does not select a decoder.

This mechanism assures that no DMA I/O memory transfers and no processor memory transfers are in process during the clock change.

From WCS to ROM

The I/O branch is not a viable mechanism from WCS to ROM.

A micro level page branch is the standard method for going from WCS to ROM. This operation is the converse of the BCS disscussed above.

Standard state sequences in the ROM provide pipeline start up and various other housekeeping functions for the standard instruction set. These may be of interest for particular microprogramming entrances.

3.1.6 Varian 73 Register Usage

The 620 emulation on Varian 70 series systems uses some general-purpose registers. Using the standard instructions with his own microprograms a user is responsible for preserving the settings and restoring those necessary to their original conditions. The use and requirements for particular registers are described below. All others are only used by user's microprograms.

Registers 0, 1, and 2 are used for the emulation of the A, B, and X registers respectively. These need not be restored by user's microprograms.

Register 3 is forced to all zeros by the halt microprogram and used as a source of zeros by the standard instruction set. Its restoration is required.

Register 4 is also used by the halt program and saves the contents of the instruction register. While the standard microprograms are running it is not used and therefore does not require resetting.

Register 5 is a source of ones for the standard microprograms and must be reestablished as such by a user's microprogram.

Registers E and F (15 and 16) are used as temporary storage for some standard instructions yet their use does not extend beyond the particular single instruction so these two do not need to return to a set value.

Register Usage

Number	Standard Use	Restore	
0	A register	no	
1	B register	no	
2	X register	no	
3	All zeros	yes	
4	Saves 1	no	
5	All ones	yes	
6-D	None	no	
Ε	Temporary	no	
F	Temporary	no	

3.2 FLOW DIAGRAM

3.2.1 Rationale

As the reader should now be aware, the 64-bit microword is both extremely powerful and extremely complex. This may result in several problems. A beginning microprogrammer can be completely baffled how to start. Intermediate microprogrammers tend to be confused about how much or how little can be done in single microinstruction.

The microprogram flow diagram is designed to minimize these problems. Making a flow diagram for a micropro-

gram is roughly comparable to the low-level flowcharting of an assembly language program. The flow diagram, however, is designed to provide special assistance to the microprogrammer. It gives the basic capabilities of the standard microword, thus providing reminders of both what can be done and what should be done in each microword.

3.2.2 Format

A sample blank microprogram flow diagram form can be seen in figure 3-1. The vertical columns each represent a single microinstruction.

The horizontal rows are divided into the type of operations that can be performed. A microinstruction is created by going down a column and filling in the appropriate boxes with the specific operations desired in each general category. Many of these operations can be specified using the mnemonics introduced in the previous section. Table 3-1 provides an ordered list of mnemonics.


Specifically, the first row of the flow diagram is used for identifying the particular microword. Labeled IDENT, this row is usually left blank unless the microword is referenced elsewhere in the microprogram. Such reference occurs most often when the microword is the target of a jump from another microword. When not empty the box usually contains the label which will be carried through to the actual assembly language version. Depending upon the programmers preference absolute or relative addresses could also be assigned here.

The group of three rows under **MEMORY** specifies both the current state of memory and the requests for memory operations being made in the current microword. The **FUNCTION** row specifies the former. It is useful for charting out memory activity and optimizing the memory usage. In microprograms where memory activity is not critical, this row could be left blank.

The **REQUEST** row indicates the type of memory request being made in the microword. The **ADDRESS** row specifies the source of the memory address for the requested operation. If no request is made, then both these rows can be blank.

The **ALU** section of the flow diagram consists of four rows. These rows specify the two inputs for the ALU, the operation to be performed on them, and the destination of the result.

Two rows are included in the STATUS section. The first, SAMPLE, specifies which flags and status bits are to be sampled during that microinstruction. Sampling is usually necessary before the flag or status indicators can be tested. The TEST row specifies which flag or status bit, if any, is being tested in the current microword. This testing



VT11-2027

Figure 3-1. Sample Flow Diagram Form



may be used both for conditional memory requests and conditional addressing.

The two rows of the ADDRESSING section specify the addressing method or mode being used and the resulting effective address or addresses. These boxes are often left blank to signify normal addressing with the next column on the right to be executed next. The label contained in the IDENT row can also be used here.

The **SPECIAL ACTIONS** section is provided for the microoperations which do not fit conveniently into the other sections. Most common among these are the operations on the special registers and counters. These include the operand register, program counter, and shift counter. Such things as register field control or even general comments could also be included here.

3.3 FLOW DIAGRAM MNEMONICS

The following table 3-1 lists the sections of the flow diagram and some applicable mnemonics. These mnemonics represent the most common values and should be sufficient for many microprograms. Other functions without mnemonics can be described in whatever way the user finds clearest. The ways could range from actually writing the field values to putting in verbal commentary.

Table 3-1. Mnemonics for Microprogramming Flow Diagrams

Row	Mnemonic	Comments
IDENT	None	User-supplied labels and addresses
MEMORY FUNCTION	None	User-supplied commentary on memory operations
MEMORY REQUEST	IF OF OS BS TESTF,-	Instruction fetch Operand fetch Operand store Byte store Conditional request (on test condition false)
	TESTT,-	Conditional request (on test condition true)
	WAIT, MEMDN	Wait for memory done (before going to next microword)
MEMORY ADDRESS	ALU P MIR OVR	ALU output Program counter Memory input register Override memory operation of the previous microword using its memory address
ALU INPUT A	Rn (n = 0,1,2,,F) Rn, SL Rn, SR P ZERO ONES	General register 'n' General register 'n' shifted left on bit position. General register 'n' shifted right on bit position Program counter All zeros (0) All ones (FFFF)
		NOTE: When using a shifted general register, user must specify condition of high and low bits.
ALU INPUT B	Rn (n = 0,1,2,,F) MIR	General register 'n' Memory input register (continued)

Table 3-1. Mnemonics for Microprogramming Flow Diagrams (continued)

Row	Mnemonic	Comments
	IOR STAT LIT MSK OPR ORSE OLSE ORZF	I/O register Status word The 16-bit value from 0 to FFFF Instruction register masked by 'xxxx Operand register Operand register right byte, sign extended Operand register left byte, sign extended Operand register right byte, zeros in left byte. Operand register right byte in left byte position, zeros in right byte NOTE: When using MSK or LIT, caution should be used to avoid field con-
ALU OUTPUT	ZERO ONES TRNA TRNB INCA INCB* DECA DECB	flicts with other mnemonics. All zeros (0) All ones (FFFF) A (transfer input A) B (transfer input B) A + 1 A V B + 1 (B + 1 when A = 0) A - 1 A + B (B - 1 when A = FFFF)
	ADD SUB* SHFA AND OR EOR NOTA NOTB* TCB*	A + B A - B A + A (shift A left one) A \land B A \lor B A \biguplus B (exclusive OR) \overline{A} \overline{B} A \lor \overline{B} + 1 (two's complement B when A = 0)
	*cannot be used when input B	
ALU DESTINATION	Rn (n = 0,1,2,,F) Special registers	Refer to special actions row NOTES: 1) general register cannot be used here if input B was LIT or MSK. 2) general registers used for both input A and destination must be the same general register.
STATUS, SAMPLE	SHFT	Set shift flag
OAMI EE	OVFL ALU	Set overflow flag Set ALU related flags (i.e., ALUO, ALUS, ALUC, and ALUZ)
STATUS, TEST	OVFL IOSR	Overflow flag I/O sense response (continued)

Table 3-1. Mnemonics for Microprogramming Flow Diagrams (continued)

Row	Mnemonic	Comments
	SSW3	Sense switch three
	SSW2	Sense switch two
	SSW1	Sense switch one
	TFIR	Test from instruction register
	ALUO	ALU ones flag
	ALUS	ALU sign flag
	ALUC	ALU carry flag
	ALUZ	ALU zeros flag
	SHFT	Shift flag
	MIRS	Memory input register sign
	SFTC	Shift counter all ones flag (i.e., overflow)
	GPRS	General register 0 sign
	NORM	Normalize flag
	quos	Quotient flag
ADDRESSING, MODE	PJMP to n FSEL	Page jump to page 'n'
MODE	r 3LL	Field select addressing
	INT	Interrupt addressing
	DECODE	Addressing by decoder control store
	TESTT	test addressing; pass if test con-
		dition true
	TESTF	Test addressing: pass if condition false
	РОРЈМР	Branch/pop to an address specified by stack
		NOTE: these are only a basic set of abbreviations, to be used alone or in combination.
ADDRESSING,	P -	Test pass address
ADDRESS	F -	Test fail address
SPECIAL	POUT	Load program counter with ALU output
ACTIONS	SCOUT	Load shift counter with ALU output
	OPROUT	Load operand register with ALU output
	INCP	Increment the program counter
	INCSC	Increment the shift counter
	INCP, OPROUT	Does both.
	SHFTOP, LFT	Shift operand register left one bit
	0115700 0010	position
	SHFTOP, RGHT	Shift operand register right one bit position
		NOTE: high/low bits must also be specified by user on these two operations
	IBR to I	Transfer instruction buffer to
	PUSH,X	instruction register. Push value x on the stack (requires
	DODDEI	PJMP addressing mode)
	POPDEL	Delete entry at top of stack (requires PJMP addressing mode)
	ROVFL	Reset overflow*

3.4 FLOW DIAGRAM EXAMPLES

The following examples are included:

- 1. BCS Entry Point Initialization
- 2. Memory-to-Memory Block Move
- 3. Reentrant Subroutine Call
- 4. Fixed-point ADD to any of 16 general registers with direct addressing to 64K.
- 5. Cyclic Redundancy Check (CRC) Generation.

Each of the examples includes a description of the problem, a description of how it was handled, and a flow diagram. Later in this manual, the examples will be continued in the form of assembler listings of the code produced from each of the flow diagrams in section 5.

3.4.1 BCS Entry Point Initialization

This is essentially an example of making a micro subroutine which is simply a NOP. From the standpoint of being an example, it details how to reach WCS and then return to the *macro* level. From a functional standard point, it provides meaningful initialization for the 20 (hex) BCS entry points in WCS. By loading this program before all others, any unused BCS entry points will have meaningful contents (as opposed to possibly fatal random contents).

Referring to the flow diagram, (figure 3-2) the thirty-two entry points are all initialized to the same microinstruction. It is simply a page branch to a standard microword, SS2M, on page zero. This will result in a return to the macro level by maintaining the pipeline and returning control to the ROM central control store.

3.4.2 Memory-to-Memory Block Move

This microprogram is designed to move a block of n words from one area in memory to another.

For purposes of this example, the microprogram is called by executing a BCS to word zero of WCS page one. It takes its arguments in the following format:

A register (R0): to address
B register (R1): from address
X register (R2): block length

When called, words are sequentially copied from their old location (from address) to their new position (to address). The number of words moved is equal to the block length.

The following commentary describes how the microprogram operates. Refer to the flow diagram figure 3-3.

Word zero in page one is the entry point for the BCS instruction. It contains a branch to a microword labeled MBM, which may be on any WCS page. This is the actual beginning of block move and no further decoding of the BCS is done.

The microprogram starts by setting up its parameters. The current program—counter value is saved in R7. Next, the from address minus one is put—in its place. Having it in the program counter will allow easier use of it—as an address source for memory requests. The to address is also decremented. These addresses are decremented because they are incremented—in the instructions—which request the memory operations.

After this initialization, a three microinstruction loop is entered which does the actual block move. The first microword, (MBMA), increments the from address in the program counter. It then requests that the word at that address be fetched from memory. It also puts the memory input register (MIR) onto the ALU output. Once the looping is begun, the MIR will contain the word just fetched from memory. Placing it on the ALU will cause it to be stored at the to address, since the previous micro in the loop requested a write of ALU output into memory.

The second mircoword in the loop decrements the block length in R2. The ALU output (i.e., the new value) is sampled for testing in the next microword.


The next microword, the third and last in the loop, increments the to address in R0 and tests the ALU sign flag. If it is off, then the block length has not yet become negative and the necessary number of words has not yet been moved. In this case, an operand store is requested using the to address as the destination. The next microword will have to specify the the value to be stored, so a loop is made back to MBMA which will do this. This loop also causes the next word to be fetched and the process continues until the block length goes negative. In that case the loop is exited and the extra memory fetch requested is simply forgotten.

Microword MBMB restores the program counter to the address in R7 and starts a memory cycle to restore the pipeline. A branch is executed to standard state SS2M which increments the program counter and starts a second memory fetch to fill the instruction pipeline. Upon entering standard state SS3M, the macroinstruction is decoded and control is returned to the processor's central control store.

3.4.3 Reentrant Subroutine Call and Return

This example provides call and return microprograms for reentrant subroutines. The subroutine call stores its return address in the X register (R2) and saves the original contents of X on a stack pointed to by the B register (R1).

The subroutine return simply pops the stack back into the X register and branches back to the return address.



VT11-2028

Figure 3-2. Flow Diagram for BCS Entry Point Initialization

IDENT	FUNCTION	REQUEST	ADDRESS	INPUT A	INPUT B	ОИТРИТ	DESTINATION	SAMPLE	TEST	MODE	ADDRESS	SPECIAL ACTIONS
word 0 page 1										PJMP	MBM	
MBM				٥		TRANA	R7					
				B0		DECA	RO					
				FR .		DECA	see below					PØUT
MBMA	storing data	0F	۵		MIR	TRANB	1					INCP
	fetching data			R2		DECA	R2	ALU				
	fetching data	TESTF ØS	ALU	RO		INCA	RO		ALUS	TESTT	P-MBMB F-MBMA	
МВМВ		<u>π</u>	ALU	R7		TRANA	see below			PJMP to 0	SS2M (092)	PØUT

VT11-2029

Figure 3-3. Flow Diagram for Memory-to-Memory Block Move



For purposes of this example, the subroutine call is executed by doing a BCS to word 1 of WCS page 1. The word following the BCS is taken as the effective address of the subroutine being called. The subroutine return is made by executing a BCS to word 2 of WCS page 1.

The stack operations are performed in the following way. A push causes the B register to be decremented and the X register stored at the resulting address. A pop causes the X register to be loaded from the memory location pointed to by the B register followed by the B register being incremented.

The following is a detailed description of the subroutine call. Refer to the flow diagram in figure 3-4.

The first microinstruction of the routine is at the BCS entry point. On the memory-to-memory block move, this first microword of the program did nothing but branch to the actual microroutine. The only reason for not combining it with the next microinstruction was to clarify the relationship of the entry point and the rest of the program. In an actual application where execution time is critical, the microwords would have been combined. This is done on the subroutine call example. The first microword decrements the stack pointer (R1) and begins saving the contents of R2 at the resulting address. It then does a page branch to the rest of the microroutine which could be on any WCS page.

The second microword places R2 on the ALU so that it will be stored by the memory request in the first microword. R2 must be on the ALU for the entire duration of the write into memory. Since this could take a variable amount of time, (depending on the type of memory in the system), a request is made to wait for the memory-done signal. This means the next microword will not be executed until the write operation is complete and thus, R2 will stay on the ALU for the necessary time.

The third microword saves the return address in R2. The program counter is currently pointing to the word after th BCS instruction. That word contains the effective address of the subroutine to be called. Thus, the return address is obtained simply by incrementing the program counter and then storing it in R2. This microword also begins the actual transfer to the subroutine to be called. This is done by restarting the pipeline at the address of the subroutine. That address is already in the MIR due to the fact it was the word after the BCS.

The fourth microword sets the program counter to the second word in the subroutine call and requests it be fetched. This completes the restarting of the instruction pipeline and a return can be made to ROM control. This is done with a page jump to SS3M on page 0. Note that the fourth microword has performed all the functions of SS2M.

The following is a detailed description of the subroutine return. Refer to the flow diagram in figure 3.5.

The first microword begins restarting the instruction pipeline at the return address. Also, the program counter is restored.

The second microinstruction begins the fetch of the original contents of R2 off the stack.

The third microword increments the stack pointer to finish the pop of the stack. It also finishes the restart of the instruction pipeline by requesting another instruction fetch by the incremented program counter.

The last microword restores the old contents of R2, which by now have been transferred from memory to the memory input register (MIR). Since the pipeline has now been restored, the microword can return to ROM using a page jump and with request for decoding addressing. The decode will generate the next address in page zero based on the next 'macro' instruction to be executed.

Note that the second to last microword performs the functions of SS2M and the last microword performs the functions of SS3M.

3.4.4 64K-Memory ADD to any of the General-Purpose Registers

This example adds the contents of any location in 64K words of memory to the contents of any of the 16 general-purpose registers, R0, R1,...,RF. The sum replaces the previous contents of the specified register. If overflow occurs, the overflow status bit will be set. The addressing mode for this example will be indexing by general register R1.

In execution the contents of LOC bit $8\cdot15$ specify a branch to control—store (BCS) instruction. Bits $0\cdot3$ define the operation to the performed and the addressing mode to be used. Bits $4\cdot7$ specify the general register—affected.

With indexing the contents of all LOC $\,+\,1$ are added to the contents of the register (R1), and the 16-bit sum is used as the effective address of the operand. The operand is fetched from memory and is added to the contents of the register specified by the LOC 4 \cdot 7.

A flow diagram follows as figure 3-6.

The strategy used for the operation described above has the following steps:

- (AD1 or AD1A) enter from decoding of BCS in page zero. Address fetch cycle has been initiated. Initiate next instruction fetch and increment P.
- Transfer contents of MIR (address value) to OPR to preserve against alteration by previously initiated instruction fetch.
- Perform indexing by adding contents of R1 to contents of OPR. Initiate operand fetch using ALU output as effective address. (continued)



	ALU MEMORY					SUTATS SNISSERGIA				ОТНЕВ			
IDENT	FUNCTION	REQUEST	ADDRESS	INPUT A	INPUT B	ООТРОТ	DESTINATION	SAMPLE	TEST			ADDRESS	SPECIAL
word 1 page 1		SØ	ALU	F		DECA	R			QVI		LAB1	
LAB1	store of R2 on stock	WAIT		R2		TRNA							
		Ē	MIR	_		INCA	R2						
	fetch of first subr. inst.	Ē.	ALU	ZERO	ž a	INCB	see			РЈМР	to 0	SS3M (02D)	PØUT
			! ! :				To the state of th						
											non-ton-ton-ton-ton-ton-ton-ton-ton-ton-		
					· · · · · · · · · · · · · · · · · · ·	:	: : :	:	 	 			

VTI1-2030

Figure 3-4. Flow Diagram for Subroutine Call



	fetching second instruction				MIR	TRNB	R2			PJMP to 0; DECØDE	from IBR by decode	88 o -
	fetch of orig. R2	ī.	<u>a</u>	R1		INCA	£					INCP
LAB2	fetch of nxt. instr.	ØF	ALU	R		TRNA						
word 2 page 1		H	ALU	R2		TRNA	see below			PJMP	LAB2	PØUT
IDENT	FUNCTION	REQUEST	ADDRESS	INPUT A	INPUT B	ООТРОТ	DESTINATION	SAMPLE	TEST	MODE	ADDRESS	SPECIAL
	٨	NEWOR	1	··· ·	ח			SUT		ESSING	 +	язнто

VTI1-2031

Figure 3-5. Flow Diagram for Subroutine Return

				The state of the s								
AD5	<u>u.</u>			, X	MIR	ADD	Rx	ØVFL, ALU		PJMP to 0 DECØDE	WØRD 0 PAGE 0	'from previous micro register field select
												field select
AD4	OF	4	a		MIR						AD5	INCP register Bits 14-7
AD3		O.F.	ALU	R1	ØPR	ADD					AD4	
AD2	<u>H</u>				MIR	TRNB					AD3	ФРЯФИТ
ADI/ADIA	ADDRESS AF FETCH	Ē	ď								AD2	INC P Pocated at page 1 word 00 and 10
IDENT	FUNCTION	REQUEST	ADDRESS	INPUT A	INPUT B	оптрит	DESTINATION	SAMPLE	TEST	MODE	ADDRESS	SPECIAL ACTIONS
	MEMORY		∀FΓN			SUT.		- Seing		язнто		

VTII-2032

Figure 3-6. ADD from 64K-Memory to General-Purpose Register


- 4. Wait for completion of operand fetch by specifying next instruction fetch with incremented program counter and field select register specifications from instruction bits 4 · 7 into AA field. Set BB field to select MIR.
- Add contents of MIR to contents of previously selected register and store sum in selected register. Sample overflow condition. Page jump to V73 page zero with decoding of instruction fetched by step 1.

Execution Time Estimate

Execution time depends upon the memory speed involved. With 330 nanoseconds semiconductor memory the pipeline is kept full. The number of microinstruction times from decoding to decoding is six. All of these are from writable control store. The execution time is therefore six times 190 or 1140 nanoseconds. Since three memory cycles are involved, the effective three cycle time is 1140 divided by 3, or 380 nanoseconds.

3.4.5 Cyclic Redundancy Check (CRC) Generation

INSTRUCTION FORMAT



DATA FORMAT: Packed 2 bytes in each word as follows:

Byte 1	Byte 2
Byte 3	Byte 4
Byte N-1 may be last byte	Byte N

The packed byte array at the specified address is scanned and the 16-bit cyclic redundancy check is performed. The 16-bit CRC is left in the accumulator (A register or R0). If the accumulator is not cleared before entry, the accumulator's contents will be included in the CRC.

The CRC polynomial word is $\mathbf{X}^{1.6} + \mathbf{X}^{1.5} + \mathbf{X}^{2} + 1$, which is commonly used in binary synchronous communication.

Since array size can be quite large, the instruction can be interrupted after service of every two bytes. When interrupt service is completed, the process of CRC generation is resumed and runs to completion (except as interrupted). The overflow flag is used to signal an interrupted instruction. If it is set, contents of the B and X

registers are taken as data address and byte count respectively.

R0, R1 and R2 (A, B and X) registers are used by this instruction. R0 is the current CRC value. R1 is the current data array address. R2 is the current byte count value. RF contains the CRC polynomial (octal 100005). The overflow flag is used to designate an incomplete instruction.

The calling sequence normally used would be:

TZA (clear accumulator)

ROF (reset overflow flag)

BCS CRC

Address (data array address)

Byte count (number of bytes in array)

•

Detailed Description of Procedure

- 1. Enter from decoding of BCS in page 1. Address fetch cycle has been initiated. The overflow flag is used to designate an incomplete instruction, i.e., one which was interrupted before the entire byte array was scanned for CRC generation. If such an interrupt had occurred the current data array address and byte count in registers R1 and R2 should be used rather than the corresponding values used when the instruction was initiated. A memory cycle to fetch the byte count is initiated conditionally. The overflow flag is tested for an "off" condition. The 16-bit word representing the CRC polynomial is placed in OPR. If the overflow flag is off, the next step is step 2. If it is on, step 1A is executed.
- The data array address is copied from MIR into R1.
- The contents of R1 is used as an address (through the ALU) and the first pair of bytes is fetched. The overflow flag is set to indicate that the instruction is incomplete.
- The byte count is copied from MIR into R2. ALU status is sampled so that the byte count can be tested for zero in step 5.
- 5. The shift counter is loaded with 8 (the number of bits per data byte). The ALU zero status flag is tested to see if the byte count was zero. Execution is suspended (by a "wait for memory done") unti! the two data bytes are fetched. If the ALU zero flag is off, the next step is 5A; otherwise, step 18 is next.
- The CRC polynomial placed in OPR in step 1 is now placed in RF.
- 6. The data bytes in MIR are copied into OPR.

(continued)

varian data machines



TECHNIQUES

- 7. Steps 7, 8, 9, 10, 10A, and 11 constitute the iterative loop which accumulates the CRC for the left data byte. In step 7, R0 (the CRC) is shifted one bit left and applied to the ALU input A while the shift counter is incremented. Bit 15 of R0 is copied into the shift flag (DSB). Bit 15 of OPR is applied to ALU input A bit 00. OPR is also shifted one bit left. The CRC polynomial in RF is applied to ALU input B. The exclusive OR is performed by the ALU and the result is placed into R0. The shift counter is tested to see if the eighth bit of the left byte has been processed. If it has, step 10 is executed next; if not, step 8 is next.
- 8. The DSB flag is tested to see if a correction cycle is needed. (If bit 15 of the old CRC was a zero, the exclusive OR operation of step 7 must be cancelled.) If a correction cycle is necessary, step 9 is executed next; otherwise, the next bit of the data byte is processed by returning to step 7.
- 9. This correction cycle exclusively ORs the CRC in R0 with the polynomial in RF. The result is placed in R0. When this is done the resulting CRC is that which would have been obtained if step 7 had not performed an exclusive OR. The next bit of the data byte is next processed by returning to step 7.
- 10. This step is entered from step 7 after the last bit of the left data byte is processed. The DSB flag is tested to determine the need for a correction cycle. The byte count in R2 is decremented. The ALU status is sampled so that it can be tested for zero in step 11. If a correction cycle is necessary, step 10A is executed; otherwise, step 11 is next.
- 10A. This is a correction cycle identical to step 9.
- 11. The shift counter is reinitialized to –8 for processing the right data byte. The ALU zero status flag is tested to determine if the right byte should be processed. If ALUZ is not equal to one, the next step is 12; if ALUZ equals one, the next step is 18.
- This step is identical to step 7. The right data byte which has been shifted left in OPR is now processed.
- 13. This step is identical to step 8.
- 14. This step is identical to step 9.
- 15. The operations of step 10 are performed. The DSB flag is tested as in step 10. If it is set, step 15B is next; otherwise, the correction cycle of step 15A is next.
- 15A. This step is identical to step 10A.
- 15B. This step tests for interrupts. If an interrupt is present, step 20 is next; otherwise, step 16.
- 16. The data array address pointer in R1 is incremented and used as an address for a fetch of the next operand byte pair, if the ALU zero flag is off (indicating the decremented byte count at step 25 was not zero). If

- the byte count was not zero, step 17 is next; otherwise, step 18 is executed.
- 17. The shift counter is initialized to 8 and execution is suspended until the next pair of data bytes is fetched from memory. Step 6 is next.
- 1A. If step 1 determines the overflow flag to be set indicating an incomplete instruction, step 1A initiates the fetch of a data word from memory using the contents of R1 as an address. Step 17 is executed next.
- 18. If step 16, 11, or 5 determines the byte count to be zero, step 18 resets the overflow flag to indicate completion of the instruction. The program counter is incremented and the net instruction fetch is initiated.
- A page jump to ROM (page zero) V73 standard state /SS2M, is executed. /SS2M will initiate another instruction fetch to fill the pipeline.
- 20. If an interrupt was detected at step 15B, the interrupt status must again be tested by step 20. This is because interrupts can be overriden by DMA traps and must be checked twice to ensure that a trap has not occurred which would abort the interrupt. The I/O control is requested to perform an I/O interrupt sequence. Decoding is inhibited since only the interrupt status is to be tested. If an interrupt is found, step 21 is next; otherwise, step 16 is next.
- 20B. The cycle is performed as in step 10A.
- 21. If an interrupt was found at step 20, the data array address in R1 is incremented and the ALU zero flag is tested to determine if the byte count at step 15 was zero. If it was not zero, step 22 is next; otherwise, step 24 is executed.
- 22. The program counter is reduced by 3 to point to the BCS instruction. After completion of the interrupt routine this instruction will be refetched and the overflow flag will be tested in step 1 to determine the need to initialize R1 and R2 from the instruction second and third words.
- 23. Execution is suspended until the I/O control signals completion of the interrupt sequence, then a page jump to ROM standard interrupt state/INT2 is performed.
- 24. If the byte count was zero, the overflow flag is reset and an instruction fetch is initiated with the incremented program counter value.




CRC Generation Timing

Execution time depends on memory speed and data array size. If no interrupts occur the timing consists of (a) initialization -- fetch of BCS, address and byte count and first byte pair. This involves one ROM decode cycle and WCS microinstructions 1, 2, 3, 4, 5, 5A, 11, and 6 all at 190 nanoseconds (assuming a 330 nanoseconds main memory cycle). Initialization thus amounts to 1520


nanoseconds. (b) CRC processing — each byte takes 16 to 24 steps with the average 20 plus steps 10, 11, 15, 15B and 16 all at 190 nanoseconds. Processing takes an average of 8550 nanoseconds for each byte pair. (c) cleanup involves steps 18 and 19 from WCS at 190 nanoseconds, and the memory cycle of SS2M at 330 nanoseconds. Clean up takes a maximum of 710 nanoneconds. Altogether the timing for an array of N bytes averages (2230 + 1/2(N - 2)) times 8550 nanoseconds.






VT12-402

Figure 3-7. Flowchart for Cyclic Redundancy Check Generation Microprogram (1 of 4)



VT12-400

Figure 3-7. Flowchart for Cyclic Redundancy Check Generation Microprogram (2 of 4)



VT12-401

Figure 3-7. Flowchart for Cyclic Redundancy Check Generation Microprogram (3 of 4)




Figure 3-7. Flowchart for Cyclic Redundancy Check Generation Microprogram (4 of 4)

VT11-1803

TECHNIQUES

IDENT	FUNCTION	REQUEST	ADDRESS	INPUT A	UNPUT B	AL OUTPUT	DESTINATION	SAMPLE	TEST	MODE	ADDRESS T	A:
CRC1	ARRAY ADDRESS FETCH	ØF TESTF	۵			MSK, 8005	TRNB		ØVFL	TESTF	T-CRCIA F-CRC2	INCP.
CRC2	BYTE COUNT FETCH				MIR	TRNB	-B1			NØRM	CRC3	
CRC3		ØF	ALU		Œ	TRNB				NØRM	CRC4	SET
CRC4	DATA FETCH				M	TRNB	R2	ALU				
CRC5		WAIT	MEMDN		MSK, FFF8	TRNB			ALUZ	TESTT	T-CRCI8 F-CRC5A	SCOUT
CRC5A					ØPR	TRNB	RF					
CRC6					MIR	TRNB				NORM	CRC7	ØPRØUT
CRC1A		ØF	ALU		<u>E</u>	TRNB				NØRM	CRC17	

Figure 3-8. Flow Diagram of CRC Generation (1 of 4)

TECHNIQUES

		YROME	IM		ΓП	A		SUT/		SSING		ЯЗНТО
IDENT	FUNCTION	REQUEST	ADDRESS	INPUT A	INPUT B	OUTPUT	DESTINATION	SAMPLE	TEST	MODE	ADDRESS	SPECIAL ACTIONS
CRC7				R0.SL	RF	EØR	R0	SHET	SFTC	TESTT	T-CRC10 F-CRC8	SHFTOP, LFT 0 + 0 PR00 0PR15+ALUA 00 iNCSC
CRC8										FSEL MS = 2	CRC9	
CRC9				RO	RF	EØR	RO			NORM	CRC7	
CRC10				R2	R3	FF6	R2	ALU		FSEL MS = 2	X'032	
CRC10A				RO	RF	EOR	R0			NØRM	CRC11	
CRC11					MSK, FFF8	TRNB			ALUZ	TESTT	T-CRC18 F-CRC12	SCOUT
											ad)	
CRC25										РЈМР	INT2 (page 0, X'FF)	

Figure 3-8. Flow Diagram of CRC Generation (2 of 4)

TECHNIQUES

	IDENT	CRC12	CRC13	CRC14	CRC15	CRC15A	CRC15B	CRC16	CRC17
	FUNCTION						·		
EMORY	REQUEST							ØF TESTF	WAIT
M	ADDRESS							ALU	MEMDN
	INPUT A	RO,SL		R0	R2	RO		R1	
U	INPUT B	7.8		RF	R3	RF			MSK, FFF8
٦٧	OUTPUT	EØR		EØR	FF6	EØR		FFO,CF3	
	DESTINATION	RO		R0	R2	R0		R.	
ะกา	SAMPLE	SHFT			ALU				
ATS	TEST	SFTC				-		ALUZ	
SSING	MODE	TESTT	FSEL MS = 2	NØRM	FSEL MS = 2	NØRM	NØRM	TESTT	NØRM
ADDRE	ADDRESS	T-CRC15 F-CRC13	CRC14	CRC12	CRC15B	CRC15B	CRC16	T-CRC18 F-CRC17	CRC6
язнто	SPECIAL ACTIONS	SHFTØP,LFT 0+ØPR00 ØPR15+ALUA00 INCSC					ENABLE INTERRUPTS SUPPRESS DECODE		SCOUT

Figure 3-8. Flow Diagram of CRC Generation (3 of 4)

PENT CRC18 CRC19 CRC20 CRC21 CRC24 CRC23 CRC22		٨	MEMOR			ירח			SUT		ESSING		ЯЗНТО
CRC19 CRC21 CRC23 CRC23 CRC23 CRC23 NEXT FETCH	IDENT	FUNCTION	REQUEST	ADDRESS	INPUT A	INPUT B	OUTPUT	DESTINATION	SAMPLE	TEST	MODE	ADDRESS	SPECIAL ACTIONS
CRC20 CRC21 CRC24 CRC23 CRC22 CRC21 CRC24 CRC23 CRC22 IF IF INSTR FETCH R1 P P MSK.FFF CFO MFO. R1 ALUZ R1 ALUZ CRC16 T.CRC24 CRC25 CRC25 CRC26 CRC26 R1 NØRM FESTT NØRM FCRC22 CRC16 FCRC22 CRC26 CRC27 CRC27	CRC18		뜨	۵							NORM	CRC19	RESET ØVFL INCP
CRC21 CRC24 CRC23 CRC22	CRC19	NEXT INSTR.—— FETCH									РЈМР	SS2M (PAGE 0, X'92)	
CRC21 CRC24 CRC23 CRC22				•									
CRC24 CRC23 CRC22 IF IF NSK.FFF MSK.FFF ADD ADD ADD ADD ADD ADD ADD	CRC20										NORM	CRC16	ENABLE INTERRUPTS SUPPRESS DECODE START 10 INT. CYCLE
NØRM CRC23 CRC22 ADD ADD ADD CRC25 CRC25 CRC25 WAIT I@ P@UT	CRC21				R		FFO,MFO.	2 &		ALUZ	TESTT	T-CRC24 F-CRC22	
CRC22 ADD ADD	CRC24		뜨	۵									RESET OVFL INCP
CRC22 ADD ADD	CRC23	NEXT INSTR. FETCH									NØRM	. CRC25	WAIT 10 DØNE
	CRC22				<u>.</u>	MSK,FFFC	ADD						PØUT

Figure 3-8. Flow Diagram of CRC Generation (4 of 4)



SECTION 4

MICROPROGRAM DATA ASSEMBLER. **MIDAS**

For execution the microprograms must be expressed in the internal machine language, yet during their development it is advantageous to express the program in a symbolic language which has more meaning to the person writing the program. This symbolic language is then translated into the executable machine language by the assembler.

In addition MIDAS assembler provides

- symbolic addressing
- macro-definition capability
- user-defined microword formats
- user-defined opcodes
- address field calculations
- error detection
- concordance listing with MOS or VORTEX using the concordance program CONC

4.1 BASIC ELEMENTS

The source language input to the assembler consists of a sequence of records. Each record contains 80 character positions. These characters are represented internally in standard 8-bit ASCII codes. The following paragraphs describe the content and format of the input to MIDAS.

Characters

The characters forming the symbolic source statements are described below. Characters not in this set can appear only in the comment field.

Alphabetic:

A through Z

Numeric:

0 through 9

Special

/ slash

Characters:

* asterisk

+ plus sign

- minus sign

space (blank)

apostrophe

(left parenthesis

) right parenthesis

MIDAS statements are formed from the character set above. The comment field can contain valid 70/620 ASCII characters in addition to any from the MIDAS character set. Literals may be formed from any ASCII characters.

Symbols

The programmer may create symbols to be used for statement labels or to define numeric values. A symbol may contain one to six characters from the alphabetic or numeric subset. The first character of a symbol must be alphabetic.

Examples of correctly formed symbols

ABC4 INPUT1 SAVE4X P23456

Symbols may also use the pound sign (#) or dollar sign (\$) character in any character position.

Example

A\$B#C1 \$RUN A\$TOP #FIVE

Constants

A constant is a self-defining term. Four types of constants are available: decimal integer, hexadecimal, octal and binary.

A decimal constant is an unsigned sequence of decimal digits. The value of a decimal constant may not exceed 32767.

A hexadecimal constant is an unsigned sequence of hexadecimal digits, base 16, preceded by the letter X and an apostrophe. The maximum hexadecimal processed by the assembler is X'7FFF.

An octal constant is an unsigned sequence of octal digits, 0 through 7, preceded by the letter O and an apostrophe. An octal constant can not exceed 0'77777.

A binary constant is an unsigned sequence of ones and zeros preceded by the letter B and an apostrophe. Binary constants may be as large as 16 bits.

Expressions

An expression is a single term or a series of terms connected by the following operators. All are integer operators.

- + Addition
- Subtraction
- * Multiplication
- / Division

A term is a symbol, constant, or a special symbol, *, which denotes the program location counter. A term is associated with a value inherent to the term in the case of a constant, or assigned by the assembler.

Multi-term expressions are evaluated from left to right. No parentheses are allowed. Expressions are reduced to a single value by the procedure below.

- 1. Each term is given a value
- 2. Multiplication and division are performed from left to right
- 3. Addition and subtraction are performed left to right
- If an expression has a leading minus sign, the value is computed as though a zero term preceded the minus sign. A leading plus sign is ignored.
- The value resulting is right-justified in its generated resultant field. Unspecified leading bit positions contain zeros.

Program Location Counter

The assembler maintains a program location counter which is automatically initialized to zero at the start of each assembly. As program statements are processed the assembler assigns consecutive memory (WCS) addresses to the microinstructions generated, unless the program location counter is explicitly modified. The counter may be modified by the ORG and ALOC directives. The asterisk (*) character as a label denotes the current value of the program location counter.

4.2 GENERAL FORM OF STATEMENTS

Input to the assembler is in the form of statements in punched-card images. The statement is contained in a fixed format in character positions 1 through 72. 73 through 80 are reserved for sequencing information and have no effect on the generated microprogram.

A statement is divided into a label, operation, continuation, operand, and comment field. These are discussed in order below.

Label

A source statement can be associated with a symbolic label, which allows the statement to be referenced from other statements in the program. The label, if present, must begin in character position 1 and is terminated by a space. A label may be a one to six character symbol.

Operation

The operation field may consist of the format-defining operator FORM, the label of a predefined or user-defined format statement, a macro name or an assembler

directive. The operation field begins in position 8 and is terminated by a space.

Continuation

Continuation lines may be used when additional lines of coding are required to complete a statement originating on one line. There can be up to three continuations per statement. This is designated by the character C in position 15. The actual statement continues in positions 16 through 72. Continuation lines are only valid for the format and program statements.

Operand

The operand field begins in position 16 and is terminated by a space. The operand field may contain subfields separated by commas.

Comment

The comment field is optional for documenting programs. The content of this field is output on the assembly listings but in no way has an effect upon the assembly process. The comment field begins with the first non-blank character following the operand field.

4.3 STATEMENT DEFINITIONS

MIDAS processes four types of statements: format, program, assembler-directive and comment.

4.3.1 Format Statement

The format statement labels and describes a structure for the microinstruction generated by the program statement. Each program statement specifies a format in which the user has grouped and broken up fields within the microword to set values. Two predefined formats are GEN and GMSK, "standard" formats shown in figure 4-1. The user may define additional formats through the use of the format statement.

The general form of the format statement begins with a required label followed by the word **FORM** followed by the field identifiers separated by commas. A field identifier consists of a field length in decimal, which may be followed by a hexadecimal constant enclosed in parentheses.

label FORM field(1), field(2), . . ., field(n)

Where:

label is a symbol formed according to

the basic elements

each field is a field identifier which is the

field length in decimal, followed by an optional hexadecimal constant

enclosed in parentheses length(constant)

4.2

ordinal field number	name	field size in bits	
1	TS	4	
2	AF/MS	9	
3	ΜT	1	
4	FS	4	
5	TF	2	
6	SF	2	
7	GF	4	
8	MR	1	
9	AB	2	
10	IM	4	
11	LB	2	GEN
12	LA	2	
13	RF	3	
14	FF '	4	
15	MF	1	1
16	CF	2	
17	WR	1	
18	SC	1	
19	VF	1	
20	WF	1	
21	XF	2	
22	SH	3	
23	BB	4	
24	AA	4 _	_]

ordinal field number	name	field size in bits	
1	TS	4	7
2	AF/MS	9	
3	MT	1	1
4	FS	4	
5	TF	2	ŀ
6	SF	2	İ
7	GF	4	
8	MR	1	GMSK
9	AB	2	ļ
10	IM	4	
11	LB	2	
12	LA	2	
13	RF	3	
14	FF	4	
15	MK	16	
16	AK	4	

Figure 4-1. Predefined Formats Recognized by MIDAS

Field length can not exceed 16 bits. Fields are specified from left to right. Each field identifier has an implicit ordinal field number associated with it for reference. All 64 bits of the microinstruction word must be allocated. Fields to which constant values have not been assigned are initialized to zero.

Possible errors in the format statement include allocating more than or less than 64 bits and using a constant value

exceeding the size of the field. If an attempt is made to redefine a format, an error is indicated and the format is ignored.

Continuation lines can be used on the format statement but a field identifier may not be carried across lines. A comma must complete the field identifier before continuing the statement on the next line. If the last non-blank character of the operation field is a comma, it implies the next record will be a continuation.

Example:

LIST FORM 14,4,2(X'3),2,4,1,2, C4,2,2,7,16(X'1FFF),4

4.3.2 Program Statement

The program statement represents the encoding of the microinstructions in symbolic notation. Each program statement references a format statement to be used in building the microinstruction. The format of the program statement is an optional label followed by a format label followed by a program field.

label format program-field

Where:

the **program-field** consists of one or more of the following separated by commas.

One address expression Predefined opcode User-defined opcode Field constant

The single address expression specifies the mode of addressing to be used in fetching the next microsinstruction. The address expression, if present, must be the first item in the program field. The format of an address expression is:

/mode (expression, fail address)

Where **mode** is a key denoting the following possible address modes:

N Normal addressing

T Test

F Field Select

S Test and field select

P Page jump

Implicit

The value of the first expression in parentheses is the an address of the next instruction under non-test conditions, or if the test passes. The value of the second expression is the address of the next instruction if the test fails.

Modes N, F and P require only the first expression. T and S must use both expressions. None is given for the implicit mode.

Address evaluation is performed with the following considerations:

When the address mode uses field selection (modes F and S), the value of the expression must refer to the lower address selected in that field. This address must be an even numbered address.

The contents of the mask field (MS) and the mask extension field (MT), which provide the mask for the field address, must be defined by the user.

In the test or the test-and-field-select modes of addressing, the fail address must be an even numbered word and must be greater than pass address taken modulo 16.

For example, if the pass address is X'16, the range of the fail address must be from X'10 to X'1E and an even word. If the pass address is X'26, the fail address may range (on even words only) from X'20 to X'3E.

The value is 13 bits with the high-order four bits specifing a page number and the low-order 9 a word within the page.

The implicit mode generates normal addressing to the program location counter plus one.

In a page jump the expression specified must produce a value which contains both the page and word addressing information. This destination can be defined through use of the EOU directive.

If the test field (TS) is being used to select interrupts or to specify AA or BB field definition, its value must be defined by the user.

Predefined Opcodes

When a predefined opcode is used in the program field, it specifies that a particular value be placed in a field of the microinstruction as defined by the format statement.

Predefined opcodes are symbols consisting of three to six characters. The first two characters identify a field of the defined formats and the following characters specify the value in hexadecimal notation to be placed in the field. These field names must not be used as labels in user-defined opcodes. The two-character names for fields and the permissible range for each is given below.

Predefined opcodes may be used with user-defined formats since each of these opcodes has an ordinal field number associated with it. There is no predefined opcode for the combined address field AF/MS.

Fields of the Microinstruction

Name	Ordinal Number	Range
TS	1	0 - F
MT	3	0 · 1
FS	4	0 - F
TF	5	0 - 3
SF	6	0 · 3
GF	7	0 - F
MR	8	0 - 1
AB	9	0 - 3
IM	10	0 - F
LB	11	0 - 3
LA	12	0 - 3
RF	13	0 - 7
FF	14	0 - F
MF	15	0 - 1
MK	15	O · FFFF
CF	16	0 - 3
AK	16	0 - F
WR	17	0 - 1
SC	18	0 - 1
VF	19	0 - 1
WF	20	0 - 1
XF	21	0 - 3
SH	22	0 - 7
BB	23	0 · F
AA	24	0 - F

User-Defined Opcodes

Users can assign values to symbols through the EQU directive. The opcode is placed in parentheses and preceded by the decimal ordinal field number designating the format field for the value.

Statement labels and user-defined opcodes must avoid naming conflicts.

Field Constant

A field constant denotes a value to be placed in a microinstruction field. Either decimal, hexadecimal, octal or binary constant is placed in parentheses and preceded by a decimal ordinal field number.

Error Conditions

The effect of error conditions upon the continuing assembly depends upon the type of error. The errors listed below are indicated on the listing. The action shown in parentheses is taken in the program statement.

- a. Reference to a non-existent format (program statement is ignored)
- b. Value exceeds the size of field (value truncated) (continued)



- Both operand in the program field and a format constant are specified for the same field (inclusive OR of the values inserted)
- d. Multiple values generated for a field (first used)
- e. Inconsistency between the address mode specified and the values of the address control fields e.g., normal addressing and test field (TF) non-zero. (Mode is used to generate address)

Additional Considerations

The assembler evaluates each operand in the program field, and then uses the format indicated to form a microinstruction. Operand values and format field constants are placed in the appropriate fields.

Values computed for a field are inserted in the field right-justified. Fields whose values are not explicitly defined in either the format or program statement are set to zero.

A program statement may have continuation lines, but an operand may not be carried across lines. A comma must complete the operand before continuing the statement on the next line. If the last non-blank character of the operation field is a comma, it implies the next record will be a continuation line.

Example:

EXC1 GMSK /N(EXC2),LB3,RF3,FFA,
CMKF7FF

4.3.3 Assembler Directives

Instructions to the assembler are known as directives. These statements have label, operation, operand and comment fields. The operation field contains the name of the directive, such as EQU, ORG, ALOC, SPAC, EJEC, MAC and EMAC.

The directives for macro definition MAC and EMAC are described in a later section. Other assembler directives are discussed in order below.

EQU -- Equate

The EQU directive is used to assign symbols to a given value or the value of another symbol. The symbol in the label field is required in this directive. It is defined to have the value of the expression in the operand field.

The format of the EQU directive requires both a symbol in the label field and expression in the operand field. If the expression in the operand field contains a symbol, it must have been previously defined. If the symbol in the label field has been previously defined or if there is no label, an error is indicated and the statement is ignored.

Examples:

THREE EQU 3
SCZ EQU X'FE
V EQU THREE+2

ORG -- Origin

The ORG directive sets the program location counter to the value of the expression in the operand field.

A symbol in the label field is optional in the ORG directive. The expression to which the program location counter is set must be in the operand field.

If an expression in the operand field contains a symbol, it must have been previously defined. A value of zero or a negative value in the operand field causes an error to be indicated and the statement is ignored. If the expression exceeds the page size, it is an error and causes the assembly to be terminated.

At the beginning of each assembly pass the assembler initializes the program location counter to zero.

Examples:

ORG X'1E0
ORG BEGIN

ALOC -- Allocate

The ALOC directive informs the assembler that it is to skip over previously allocated locations as it is assigning sequential addresses to the generated microinstructions.

From the beginning of an assembly pass until the occurrence of the ALOC directive the assembler will keep a list of all assigned locations. After the ALOC directive is processed the assembler will test each new program location counter setting against the list of allocated locations. If a new value is in allocated space, the assembler will increment the counter and again make the test. The sequence will continue until unallocated space is found.

The format of the ALOC directive requires an expression in the operand field, but the symbol in the label field is optional.

An error is indicated and the statement ignored, if the operand field contains a negative value or exceeds the page size.



In the implicit addressing mode the address of the next instruction is the next allocatable location.

Examples:

ALOC

FIELD*4

0'20

SPAC -- Space

The SPAC directive provides a blank line on an assembly listing to improve readability.

Both the label and operand fields of the SPAC directive are ignored. A symbolic source listing shows a blank line in place of SPAC directives.

Examples:

SPAC

SPAC

ADD HERE LATER

EJEC -- Eject

The EJEC directive causes the assembly listing device to advance to the first print location of the next output page.

Both the label and operand fields are ignored. EJEC is listed.

END -- End

The END directive causes an assembly to be terminated. An END directive is required as the terminal source statement for each assembly.

A symbol in the label field is optional and assigned the value of the program location counter. The operand field is ignored.

4.3.4 Comment

A statement with an asterisk in the first character position is entirely commentary. Its contents have no effect upon the assembly process, however the statement is output to the listing.

4.4 ASSEMBLY-LANGUAGE EXAMPLES

The following examples show how representative microinstructions in the WCS could be coded as source statements

for MIDAS.

Example 1:

EXC 1

/N(EXC2), LB3, RF3, FFA, MKF7FF

This example uses the normal mode of addressing.

addressing, and the use of a continuation record.

Example 2:

LASL1 GE

GMSK

/T(LASL2,LASL1),TF2,GFC,LA2, CRF5,WR1,SC1,XF3,SH6

This example shows the use of the test mode of

Example 3:

BT10 GEN

/F(BT20).2(X'F).FS4.RF4.XF1

This example shows the use of the field select mode of addressing. The field address mask is provided by the hexadecimal field constant.

Example 4:

SWA22 GEN

/S(LDA2,SWA26),2(X'C),MT1,FSF, CTF3.GFB.LB1.RF3.FFA.MF1.BB1

This example shows the use of the test and field select mode of addressing. The field address mask is provided by the hexadecimal field constant and the predefined opcode MT.

Example 5:

SEN2 GEN

/*,1(B'1),IMF,LB1,FFA,MF1,WR1,

CXF1,AAE

This example shows the use of the implicit mode of addressing. The instruction initiates I/O activity and the binary field constant provides part of the I/O control store starting address.

Example 6:

EQU

X'200

PAGE ADDRESS (PAGE 1)

GMSK

/P(DIV+P),IMD,LB3,

C15(++1+P),AK2

This example shows the use of the branch/push operation. The operation effects a page selection and the destination and return addresses are global. The destination address is generated by the address expression. Note the page address contribution of P. The expression for field 15 generates the global address which is pushed on the microprogram return stack. P contributes to this again.



Control returns to the instruction immediately following the branch/push instruction in this example.

Example 7:

GEN IMD, LB3, AA4

This example shows the use of the branch/pop operation. The global return address used is the last item pushed on the stack.

Example 8:

This example shows the use of the page jump mode of addressing. In page selection the value in the address expression must contain both the page and word contribution to the global address. In this example the page jump is to a standard state in the central control store (page 0) from some other page.

Example 9:

This example uses the normal mode of addressing but selects the decode-ROM and samples interrupts (GF field bit 2 is true). The hexadecimal constant defines the interrupts which are enabled.

The following examples show the use of page branch, branch/push, and branch/pop operations.

Example 10:

SS2M	EQU	X'092
	•	
	· .	
MW 1	GEN	/P(SS2M).IM3.SEO TEO

This example of a microword, labeled MW1, does a page jump to one of the standard states in read-only memory.

Example 11:

PAGE	EQU ·	X'200	PAGE ONE	SPECIFICATION
	•			
MW2	GMSK	/P(SUBR+I	AGE),TF0,: K2,15(MW2	
	•			
	•			
SUBR	GEN	••••		
	•			
	•			
EXIT	GEN	TF0,SF0,I	MD,LB3,AA4	,BB0

This example calls a micro subroutine and uses the stack to save the return address. The subroutine call is labeled MW2. It forms the return address by adding the word and page numbers, and then pushes the address on the stack. Likewise, the address of the subroutine is formed by adding page and word numbers. The subroutine returns by a microinstruction labeled EXIT which does a pop jump.

4.5 MACRO CAPABILITY

A macro provides a convenient way to generate a sequence of assembler source statements many times in one or more programs. The macro definition is written only once, and a single statement, the macro reference, is written each time the user wishes to generate the desired sequence of statements. These statements are then processed like any other assembler statements. Macro definition uses the MAC and EMAC directives.

MAC -- Macro

The MACRO directive introduces a macro definition. This definition is terminated by the EMAC DIRECTIVE. The name of the macro is the symbol which appears in the label field of the MAC directive. Operand field parameters may be passed from the macro-reference source statement to the macro through use of the special parameter symbols P(1) through P(n).

A macro is invoked by the appearance of the macro name in the operation field of a statement.

The label field must contain a symbol.

In the macro-reference statement the operand field may contain a list of parameters. At the time the macro-reference is encountered, each parameter is evaluated and stored into a table within the assembler. The parameters may be labels, constants, or user-defined opcodes. Predefined opcodes are not permitted. The macro definition is then processed with the values in the table being substituted for the special symbols P(1) through P(n). For example, if the operand field of a macro-reference statement appears as:

2, ABC, X'EO

then within the generated macro the value of P(1) is 2, P(2) is the value of the symbol ABC, and the value P(3) is 224.

All arguments in the macro-reference parameter list are evaluated prior to invoking the macro.

An error is indicated and the MAC direction ignored, if the label field does not contain a symbol. Also an error is indicated and the reference is ignored if the macro has not been defined prior to its being referenced.

If a symbol is present in the label field of a macro-reference statement, it is assigned the value of the program location counter at the time the macro is invoked.

A macro definition may contain a reference to another macro definition, nesting definitions. However, a macro may not be called recursively.

EMAC -- End Macro

The EMAC directive terminates a macro definition. The contents of both the label and operand fields are ignored.

Example:

The following example shows the use of macro definition and reference.

ONE	EQU	1
TWO	EQU	2
THREE	EQU	. 3
FOUR	EQU	4
	-	
	_	
	•	
SHFT	MAC	
SHE I	GEN	/T(*,SS3M1),TF3,SF3,
	GEN	CGFC, IM8, 12(P(1)), RF5,
		•
		CWR1,22(P(2)),AA1
	EMAC	
	•	
	•	
	•	
ASLB	SHFT	TWO, FOUR
	•	
	•	
	•	
LRLB	SHFT	TWO, ONE
	•	
	•	
	•	
ASRB	SHFT	THREE, TWO

4.6 OPERATING INSTRUCTIONS

This section describes the operating procedure for MIDAS in each of its three environments: VORTEX, MOS and as a standalone program.

MIDAS runs under VORTEX as a level 0 background task and may be cataloged into the background library using the procedures described in the VORTEX Reference Manual (Varian document 98 A 9952 10x).

MIDAS under MOS must be added to the system file using the system preparation Program as described in the Varian Master Operating System Reference Manual (Varian document 98 A 9952 09x).

MIDAS in the standalone environment makes use of the Standalone FORTRAN IV loader, runtime I/O and runtime utility. Use of the components are describe in the Varian 620 FORTRAN IV Reference Manual (Varian document 98 A 9902 03x).

4.6.1 VORTEX Environment

MIDAS is scheduled from the background library at level 0 by the /LOAD,MIDAS directive. MIDAS terminates when the END statement is encountered, and exits to the executive. Only one source program can be assembled for each load of MIDAS.

MIDAS inputs symbolic source statements from the processor Input device (PI) and outputs these statements on the processor output device (PO). When the END statement is encountered, MIDAS rewinds the PO file and commences pass two. During pass two, it inputs source statements from the system scratch device (SS) and produces an assembly listing on the list output device (LO), and object records on the Binary Output device (BO).

PO and SS devices not only must be the same physical device, but the same magnetic tape, drum or disc unit. If PI is assigned to a Rotating Memory Device (RMD) partition, MIDAS assumes the source records are blocked three 40-word records per RMD 120-word physical record. However, if PI is the same logical unit as the System Input Device (SI), and it is assigned to a RMD partition, MIDAS assumes the source records are not blocked but consist of one source record per RMD 120-word physical record. If BO is assigned to a RMD partition, the output is blocked two 60-word object records per RMD 120-word physical record. The assembler's table space may be expanded and consequently larger source programs assembled by use of the VORTEX /MEM directive.

4.6.2 MOS Environment

MIDAS is loaded from the system file by the system loader by means of the /ULOAD,MIDAS directive.

It reads the source records from PI and outputs them to PO. Pass two source input is from SS. When the END statement is encountered on pass one, the SS file is repositioned and reread. During pass two, the output can be directed to BO for the object module and to LO for the assembly listing. When an END statement is encountered on pass two, control is returned to MOS. Therefore, it is necessary to reload MIDAS with another /ULOAD directive if multiple assemblies are desired.

4.6.3 Stand-Alone Environment

MIDAS is loaded by the 620 stand-alone FORTRAN IV loader, along with the runtime I/O and runtime utility. The description of this loading procedure and subsequent execution is described in the Varian 620 FORTRAN IV Reference Manual, where MIDAS is substituted for the DAS MR Assembler. Upon execution, MIDAS will input source records from logical unit 3 (PI), output source records from logical unit 9 (PO), input pass two source records from logical unit 8 (SS), output binary object records to logical unit 2 (BO), and output assembly listing to logical unit 4 (LO). When the first assembly is



completed, subsequent assemblies may be performed by restarting MIDAS at location 0541.

4.7 ASSEMBLER INPUT AND OUTPUT

The following section contains a description of the source records required for assembler input and the object records and listing produced by the assembler.

Source Records

The assembler input consists of a sequence of logical records containing 80 character positions. If a logical record contains more than 80 positions, only the first 80 are input and the remainder are ignored. If a record contains less than 80 positions, blank characters are supplied by the assembler to fill 80 character positions.

Only the first 72 are considered in the assembly process. Character positions 73 through 80 may be used as desired.

Listing Format

An assembly-listing page consists of 44 lines per page with each—line containing no more than 120 characters. The lines per page count may be changed when running under an operating system. Each page contains the following:

Page number and title line followed by a blank line Program listing containing two less than the current lines/page count

At the end of an assembly a symbol table will be printed followed by a line containing the message "mmmm ERRORS ASSEMBLY COMPLETE" where mmmm is the accumulated error count expressed as a decimal number.

The line format for the title line is a function of the environment in which MIDAS runs. The following description pertains to the standalone and MOS versions, with the comments in parentheses referring to VORTEX. Beginning with the first character position the format is illustrated below.

Object Code Records

MIDAS produces object code which is input for the microsimulator and the microutility programs. Logical records of the object code are a fixed length of 60 words. Word 1 is the record control word. Word 2 contains an exclusive OR checksum of word 1 and the remaining words

of the record. Word 3 through 11 optionally contain a program identification block. Words 12 through the end of the record (or 3 through end of record if there is no program identification block) contain data fields.

Record Control Word Format

The format of the record control word is as follows:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 a 1 1 b c 1 0 0 d d d d d d d

where a is 1 if the checksum is suppressed, b is 1 if not starting record, c is 1 when it is not the last record, and d is binary record number modulo 256.

Program Identification Block

This block appears in words 3 through 11 of the starting record of each program. Word 3 contains the highest value of the program counter during the assembly, words 4 through 7 contain an eight-character ASCII program identification, and words 8 through 11 contain an eight-character ASCII program creation date.

Data Field Format

Data fields contain either one- or four-word entries. One-word entries are loader control words, and four-word entries consist of data words.

The format of the loader control word is code in bits 13-15 and an address/count in the low-order 13 bits. A code of zero instructs the loader to ignore this entry. One is the code for setting the loading location counter to the value contained in bits 0 through 12. A value of two indicates the following microinstructions should be loaded. The number of microinstructions minus one is specified in bits 1 through 12.

Data Words

Data words contain microinstructions. Each microinstruction is comprised of four 16-bit words. Word 1 contains bits 63 through 48 of the microinstruction while word 4 contains bits 15 through 0 of the microinstruction. A microinstruction will not be carried across a logical record boundary. If insufficient space remains on a logical record for the four-word microinstruction, the remaining space will be ignored and the microinstruction started on the next logical record.



4.8 ASSEMBLY ERROR MESSAGES

During assembly the symbolic statements are checked for syntactic errors. In addition, a condition may occur where the assembler is unable to determine the correct meaning of the symbolic source statements.

Either case is indicated as an error and up to eight error codes will be output beneath the source statement incorrectly constructed.

NR, LC and IO errors terminate the assembly.

Each error code with the exception of IO is followed by a space and two decimal digits indicating the character position the assembler was scanning when the error was detected.

The error codes and their meanings are listed below.

Error Code	Meaning
AD	Address expression or associated fields in error (see below)
CC	Continuation not expected
CE	Numeric conversion error
DD	Illegal redefinition of a symbol
ER	Syntax error
EX	An expression contained an illegal construction
FN	Field number inconsistent with format
10	I/O error
LC	Program location counter setting exceeds the maximum WCS page size (512 words)
MF	Duplicate field reference

NR	No memory	available	for	addition	of	an	entry	to
	assembler's	tables						

- NS No symbol in the label field where required
- OP Operation field undefined
- SE Symbol in label field has a value during pass 2 that is different from the value determined in pass 1
- SY Undefined symbol. A value of zero is assumed
- SZ A value too large for the size of a field, or the fields defined in a format statement do not equal 64 bits

The AD error may occur under these circumstances:

- a. With the character pointer in, or at the end of, an address expression:
 - A test fail address is not on an even numbered word.
 - 2. A field select origin address is not on an even boundary.
 - 3. The displacement between the test pass and the test fail addresses is too great.
- b. With the character pointer at the end of the operand field:
 - Normal addressing mode and the FS or MT or TF field is not equal to zero.
 - 2. Test addressing mode is used and the TF field is equal to zero.
 - 3. Field selection addressing is the mode and the FS field is equal to zero.
 - Test and field selection addressing mode and either the FS or TF field equals to zero.
 - Page-jump addressing mode and either the FS or TF field is not equal to zero.



SECTION 5

CODING FROM FLOW DIAGRAMS

5.1 GENERAL

This section details the conversion of flow diagrams, (as developed in section 3), into code which MIDAS accepts. As examples actual assembler listings of the sample microprograms discussed in section 3 are included.

Flow diagram conversion is basically a matter of table-lookup. Tables are included in this section which list the standard mnemonics and the corresponding assembler code.

Assembler code produced is given in two different formats. The first format produces code using only the predefined assembler opcodes for the GEN or GMSK statements. The second format is based around user-defined opcodes which follow the mnemonics developed thus far as closely as possible. As these are not predefined, some burden is placed on the user to include the necessary EQU directives (these EQUs are available from Varian as a software part). However, the resulting code is considerably more readable than that produced in the first format.

Each column in the flow diagram will produce a single assembler program statement. This transformation can be performed as follows:

- Fill in the label field if necessary, this will often be from the IDENT section.
- Choose either GEN or GMSK as format label. The latter, GMSK, is used only when the 16-bit literal/mask is needed.
- 3. Derive the appropriate address expression
- 4. For each of the standard mnemonics in the column, add the statements shown in the conversion tables.
- Replace any nonstandard mnemonics with appropriate field value assignments.

In addition to this translation, other assembler directives must be included to set the location of the program in WCS. In doing this, addressing considerations must be taken into account. For example, in test addressing the failure branch must always be to an even location.

The following table (5-1) lists the standard mnemonics and the assembler code they produce. Following the table, the EQU statements which define the format II opcodes are listed in table 5-2.

Table 5-1. Conversion Table

Row	Mnemonic	Format I	Format II
IDENT	None		
MEMORY FUNCTION	None		
MEMORY: REQUEST, ADDRESS	IF,OVR IF,ALU IF,P IF,MIR OF,OVR OF,ALU OF,P OF,MIR OS,OVR OS,ALU OS,P OS,MIR BS,OVR BS,ALU BS,P BS,MIR Unconditional	IMO IM4 IM8 IMC IM1 IM5 IM9 IMD IM2 IM6 IMA IME IM3 IM7 IMB IMF	10(IF\$OVR) 10(IF\$ALU) 10(IF\$P) 10(IF\$MIR) 10(OF\$OVR) 10(OF\$ALU) 10(OF\$P) 10(OS\$ALU) 10(OS\$ALU) 10(OS\$P) 10(OS\$MIR) 10(BS\$OVR) 10(BS\$OVR) 10(BS\$MIR) 10(BS\$MIR)

(continued)

Table 5-1. Conversion Table (continued)

Row	Mnemonic	Format I	Format II
	TESTT TESTF	SF3 SF2 (and not TF0)	6(TESTT) 6(TESTF)
ALU INPUT A	WAIT,MEMDN Rn Rn,SL Rn,SR P ZERO ONES	SF0,IM1 LA0,AAn LA2,AAn LA3,AAn LA1 LA0,SH1 LA0,SH2	6(SPEC),10(WAITMD) 12(A\$GPR),24(Rn) 12(A\$GPRL),24(Rn) 12(A\$GPRR),24(Rn) 12(A\$P) 12(A\$P) 12(A\$SPEC),22(AZERO) 12(A\$SPEC),22(AONES)
		2.0,0.2	Note: 1) when using shifted general register user must specify highlow bits through SH field.
			2) when using the GMSK format, use 16(Rn) instead of 24(Rn) and AKn instead of AAn.
ALU INPUT B	Rn MIR IOR STAT LIT,x MSK,x	LB0,BBn LB1,BB1 LB1,BB2 LB1,BB3 LB3,MKy LB2,MKy	11(B\$GPR),23(Rn) 11(B\$SPEC),23(MIR) 11(B\$SPEC),23(IOR) 11(B\$SPEC),23(STAT) 11(LIT),15(y) 11(MSK),15(y)
			Note: y is the one's complement of x
	OPR ORSE OLSE ORZF ORLZ	LB1,BB0 LB1,BB4 LB1,BB5 LB1,BB6 LB1,BB7	11(B\$SPEC),23(OPR) 11(B\$SPEC),23(ORSE) 11(B\$SPEC),23(OLSE) 11(B\$SPEC),23(ORZF) 11(B\$SPEC),23(ORLZ)
ALU OUTPUT	ZERO ONES TRNA TRNB INCA INCB DECA DECB ADD SUB SHFA AND OR EOR NOTA NOTB TCB	FF3,MF1 FF3 FFF,MF1 FFA,MF1 CF3 FF1,CF3 FFF FF9 FF9 FF6,CF3 FFC FFB,MF1 FF1 FF6,MF1 FF0,MF1 FF5,MF1 FF5,MF1 FF2,CF3	14(ZERO),15(LOG) 14(ONES) 14(TRNA),15(LOG) 14(TRNB),15(LOG) 14(INCA),16(CRY1) 14(INCB),16(CRY1) 14(DECA) 14(DECB) 14(ADD) 14(SUB),16(CRY1) 14(SHFA) 14(AND),15(LOG) 14(OR) 14(EOR),15(LOG) 14(NOTA),15(LOG) 14(NOTB),15(LOG)
			Note: The mnemonics

Note: The mnemonics INCB and TCB require input A to be ZERO. Mnemonic DECB require input A to be ONES.

(continued)



Table 5-1. Conversion Table (continued)

Row	Mnemonic	Format I	Format II
ALU	Rn	WR1,AAn	17(GPROUT),24(Rn)
DESTINATION			
STATUS SAMPLE	SHFT OVFL	VF1	19(S\$SHFT)
	ALU	Refer to Table 2-7 TF0,SF0,GF2	TF0,SF0,7(S\$ALU)
STATUS	OVFL	GFO	7(OVFL)
TEST	IOSR	GF1	7(IOSR)
	SSW3	GF2	7(SSW3)
	SSW2	GF3	7(SSW2)
	SSW1	GF4	7(SSW1)
	TFIR	GF5	7(TFIR)
	ALUO	GF6	7(ALUO)
	ALUS	GF7	7(ALUS)
	ALUC	GF8	7(ALUC)
	ALUZ	GF9	7(ALUZ)
	SHFT	GFA	7(SHFT)
	MIRS	GFB	7(MIRS)
	SFTC	GFC	7(SFTC)
	GPRS	GFD	7(GPRS)
	NORM	GFE	7(NORM)
	QUOS	GFF	7(QUOS)
	4400	uii	7(0003)
			Note: TF field must also be set in test addressing.
ADDRESSING: MODE,	blank	/*.	/*
ADDRESS	FSEL	/F(base),FSx	/F(base),FSx
	INT	user supplied	user supplied
	PJMP to n:		
	 using stack 	/N(word),TSn	/P(word + page)
	2) without memory	/N(word),TSn,	/P(word + page),
	request	SF0,TF0,IM3	10(PJMP),SF0,TF0
	with memory	/N(word),GF4,	/P(word + page).
	request	SF2,TF0,TSn	7(PJMP\$),6(MEMC\$),TF0
	POPJMP	TF0,SF0,IMD,	10(STACK),24(POPJMP).
		LB3,AA4,BB0	LB3,TF0,SF0,BB0
	DECODE		
	1) with IBR to I	TF0,SF0,GF5	5(0),6(0),7(DECOD\$)
	2) without IBR to I	TF0,SF0,GF4	5(0),6(0),7(DECODE)
	TESTT	/T(pass,fail), TF2	/T(pass,fail),5(TT)
	TESTF	∕T(pass,fail), TF3	/T(pass,fail),5(FT)
SPECIAL	POUT	RF1	13(POLIT)
ACTIONS	SCOUT	RF2	13(POUT)
Notiono	OPROUT	RF3	13(SCOUT)
	INCP		13(OPROUT)
	INCSC	RF4	13(INCP)
	INCP,OPROUT	RF5	13(INCSC)
	HIOL, OFROUT	RF7	13(OPROUT + INCP)
			(continued)

Table 5-1. Conversion Table (continued)

Row	Mnemonic	Format I	Format II
	SHFTOP,LFT SHFTOP,RGHT	SC1,WF0 SC1,WF1	18(SHFTOP),20(LFT) 18(SHFTOP),20(RGHT)
			Note: on shifting OPR XF and AA fields used to determine high/low bits.
	IBR to I		
	with decode	TF0,SF0,GF5	TF0,SF0,7(DECOD\$)
	without decode	TF0,SF0,GF1	TF0,SF0,7(IBR\$I)
	PUSH,x	TF0,SF0,IMD,	10(STACK),16(PUSH),
		LB3,AK2,MKx	15(x),LB3,TF0,SF0
•	POPDEL	TF0,SF0,IMD,	10(STACK),23(POPDEL),
		BB1,AA4,LB3	LB3,TF0,SF0,AA4
	ROVFL	TF0.SF1.GF4*	7(ROVFL)*
	SOVFL	TF0,SF1,GF2*	7(SOVFL)*
	00 11 E		. ()

^{*} Must be used with unconditional memory request.

Table 5-2 is the assembler directives needed for the user defined opcodes of format II. These are available on request as released software parts.

Table 5-2. User-Defined Opcodes

ADD	EQU	9	GPROUT	EQU	1
ALUC	EQU	8	GPRS	EQU	מ'א
ALUO	EQU	6			
ALUS	EQU	7	IBR\$I	EQU	1
ALUZ	EQU	9	IF\$ALU	EQU	4
AND	EQU	x'B	IF\$MIR	EQU	x'c
AONES	EQU	2	IF\$OVR	EQU	0
AZERO	EQU	1	IF\$P	EQU	8
A\$GPR	EQU	0	INCA	EQU	0
A\$GPRL	EQU	2	INCB	EQU	1
A\$GPRR	EQU	3	INCP	EQU	4
A\$P	EQU	1	INCSC	EQU	5
A\$SPEC	EQU	0	IOR	EQU	2
			IOSR	EQU	1 .
BS\$ALU	EQU	7			
BS\$MIR	EQU	X'F	LFT	EQU	0
BS\$OVR	EQU	3	LIT	EQU	3
BS\$P	EQU	X'B	LOG	EQU	1
B\$GPR	EQU	0			•
B\$SPEC	EQU	1	MEMC\$	EQU	2
			MEMC	EQU	1
CRY1	EQU	3	MIR	EQU	1
			MIRS	EQU	X'B
DECA	EQU	X'F	MSK	EQU	2
DECB	EQU	9			
DECODE	EQU	4	NORM	EQU	X'E
DECOD\$	EQU	5	NOTA	EQU	0
			NOTB	EQU	5
EOR	EQU	6			
			OF\$ALU	EQU	5
FT	EQU	3	OF\$MIR	EQU	X ' D (continued)





Table 5-2. User-Defined Opcodes (continued)

OF\$OVR	EQU	1
OF\$P	EQU	9
OLSE	EQU	5
ONES	EQU	3
OPR	EQU	0
OPROUT	EQU	3
OR	EQU	1
ORLZ	EQU	7
ORSE	EQU	4
ORZF	EQU	6
OS\$ALU	EQU	6
OS\$MIR	EQU	X'E
OS\$OVR	EQU	2
OS\$P	EQU	X'A
OVFL	EQU	0
PJMPS	EQU	4
PJMP	EQU	3
POPDEL	EQU	1
POPJMP	EQU	4
POUT	EQU	1
PUSH	EQU	2
QUOS	EQU	X'F
R0	EQU	0
R1	EQU	1
R2	EQU	2
R3	EQU	3
R4	EQU	4
R5	EQU	5
R6 R7	EQU	6
R8	EQU	7
	EQU	8
R9 RA	EQU	9
	EQU	X ' A
RB RC	EQU	X'B
RD	EQU	x'c
RE	EQU	α'χ
V.D.	EQU	X'E

(continued)

RF	EQU	X'F
RGHT	EQU	1
ROVFL	EQU	4
SCOUT	EQU	2
SFTC	EQU	x'c
SHFA	EQU	x'c
SHFT	EQU	X'A
SHFTOP	EQU	1
SOVFL	EQU	2
SPEC	EQU	0
SSW1	EQU	4
SSW2	EQU	3
SSW3	EQU	2
STACK	EQU	מ'x
STAT	EQU	3
SUB	EQU	6
S\$ALU	EQU	2
S\$SHFT	EQU	1
TCB	EQU	2
TESTT	EQU	3
TESTF	EQU	2
TFIR	EQU	5
TRNA	EQU	X'F
TRNB	EQU	X'A
TT	EQU	2
WAITMD	EQU	1
ZERO	EQU	3

5.2 EXAMPLES OF MICROPROGRAMS IN ASSEMBLY LANGUAGE

The five examples of section 3 were coded using the techniques outlined in this section. Comments on the encoding and actual assembler listings follow.

The first three examples use the equates in table 5-2.

5.2.1 BCS Entry Point Initialization

Since physical addresses were assigned at the flow diagram level, the transformation was quite straightforward. Note that a standard deck of all the EQU statements was used though not all were needed.

```
2
                     THIS IS INITIALIZATION FOR BCS ENTRY POINTS
         5
                     THE FOLLOWING ARE SUPPLEMENTAL OPCODES FOR USE WITH THE MICRO ASSEMBLER
        10
0009
        12
            ADD
                     EOU
0008
            ALUC
                      EQU
0006
       14
            ALUO
                     EQU
       16
17
18
19
0009
                                х'в
2
                     EQU
000B
            AND
0002
            AONE
0001
             AZERO
       20
21
22
23
0000
            A$GPR
                     EOU
0002
            A$GPRL
                     EQU
0003
            A$GPRR
A$P
                     EQU
0000
             A$SPEC
       25
            BS$ALU EQU
BS$MIR EQU
0007
       26
000F
0003
       27
             BS$OVR
                     EQU
       28
29
000B
             BS$P
                     EOU
0000
             B$GPR
       30
             B$SPEC EQU
CRY1 EQU
0001
0003
000F
             DECA
                                X'F
0009
0004
       33
34
             DECB
                      FOU
             DECODE EQU
0005
       35
             DECOD$ EQU
             EOR
0006
       36
37
                      EOU
             FT EQU
GPROUT EQU
0003
0001
000D
       38
                                х'р
1
             GPRS
                     ΕQU
0001
       40
             IBR$I
                     EQU
             IF$ALU
IF$MIR
0004
       41
                     EOU
       42
43
000C
                                x'C
0000
             IF$OVR
                     EQU
                      EÕU
       44
0000
             INCA
                      ΕQU
0001
             INCB
                      EOU
             INCP
                      EŌU
0005
       48
             INCSC
                     EOU
0002
             IOR
                      EQU
0001
             IOSR
                      EQU
                      EOU
0006
       51
             KOUT
0000
             LFT
                      EQU
             LIT
                      EQU
EQU
0003
                                3
0001
0001
             MEMC
       56
57
0002
             MEMC$
                     EOU
0001
                      EQU
             MIR
000B
             MIRS
                      ΕQU
                                Х'В
2
0002
       59
             MSK
                      EÕU
000E
        60
             NORM
                      EQU
                                X'E
0000
       61
62
             NOTA
NOTB
                      EQU
                      EOU
0005
                                מ'x
1
0000
        64
             OF$MIR EQU
OF$OVR EQU
0001
0009
             OF$P
                      EQU
        67
             OLZE
                      EÕU
0007
0005
             OLSE
                      EQU
                                5
                     EQU
EQU
0003
             ONES
        70
0000
             OPR
0003
             OPROUT EQU
0001
        72
             OR
                     EQU
             ORSE
                      EQU
0004
             ORZF EQU
0006
                      EQU
        75
0006
000E
0002
             OS$OVR EQU
```

(continued)

```
0000
                                  OVFL
                                          EQU
                                 PJMP
PJMP$
                     0003
                             80
                                          EÕU
                     0004
                             8 1
                                          EOU
                     0001
                     OOOF
                             83
                                  ouos
                                          EÕU
                                                    x
                                                      'F
                     0000
                             84
                                          EÕU
                                 R0
                     0001
                             85
                     0002
                             86
                                 R2
                                          EOU
                             87
                                 R3
                     0003
                                          ΕQU
                     0004
                             88
                                 R4
                                                    4
                     0005
                            89
                                 R5
                                          EOU
                                                    67
                     0006
                             90
                                 R6
                                          EOU
                     0007
                                 R7
                                          EŌU
                     0008
                             92
                                          EQU
                     0009
                             93
                                 R9
                                          EOU
                     000A
                                          EQU
                     000B
                             95
                                 RB
                                          EQU
                                                    x'B
                     0000
                             96
                                 RC
                                          EQU
                                                    x'c
                     000D
                             97
                                 RD
                                          EOU
                                                    x'D
                     000E
                                 RE
                                          EQU
                     000F
                             99
                                 RF
                                          EQU
                                                    X'F
                                 RGHT
                     0001
                           100
                                          EOU
                     0002
                           101
                                  SCOUT
                     000C
                           102
                                  SETC
                                          EOU
                                                    X C
                     000C
                           103
                                  SHFA
                                          EÕU
                                  SHFT
                     A000
                           104
                                          EQU
                     0001
                           105
                                  SHFTOP
                                          EOU
                     0000
                     0004
                           107
                                  SSW1
                                          EOU
                     0003
                                  SSW2
                           108
                                          EQU
                     0002
                           109
                                  SSW3
                                          EQU
                     0003
                                 STAT
                           110
                                          EOU
                     0006
                                          EQU
                     0002
                           112
                                 S$ALU
                                          EÕU
                           113
                                 S$OVFL
                     0006
                                          EÕU
                     0001
                                  S$SHFT
                     0002 115
                                 TCB
                                          EOU
                     0003
                                  TESTT
                     0002 117
                                 TESTF
                                          EQU
                           118
                     0005
                                 TFIR
                                          EOU
                     000F
                                  TRNA
                     000A 120
                                 TRNB
                                          EOU
                     0002
                           121
                                          EÕU
                                 TT
                     0001
                                 WAITMD
                     0003 123
                                 ZERO
                                          FOU
                           125
                           126
                                          FOLLOWING ARE ROM STANDARD STATE ADDRESSES
                           127
                     013E
                                 SS1M
                                          EQU
                                                    X'13E
                                                                     RESTART PIPELINE a P
                                                    X'092
X'02D
                     0092
                           129
                                 SS2M
                                          EQU
                                                                     MAINTAIN PIPELINE
                     002D
                           130
                                                                     DECODE NEXT INSTRUCTION (IN IBR)
                                 SS3M
                                          EQU
0000
                           132
                                          ORG
                                                    /N(SS2M),10(PJMP),1(0)
/N(SS2M),10(PJMP),1(0)
0000 0490000180000000 134
                                          GEN
                                                                                      RETURN TO ROM
0001 0490000180000000
                                                                                      RETURN TO ROM
                                          GEN
0002 0490000180000000 136
                                          GEN
                                                    /N(SS2M), 10(PJMP)
                                                                          .1(0)
                                                                                      RETURN TO ROM
0003 0490000180000000
                           137
                                                    /N(SS2M), 10(PJMP), 1(0)
/N(SS2M), 10(PJMP), 1(0)
                                          GEN
                                                                                      RETURN TO ROM
0004 0490000180000000
                                                                                      RETURN TO ROM
                                                    /N(SS2M),10(PJMP),1(0)
/N(SS2M),10(PJMP),1(0)
                           139
                                          GEN
                                                                                      RETURN TO ROM
0006 0490000180000000
                                          GEN
                                                                                      RETURN TO ROM
0007 0490000180000000 141
0008 0490000180000000 142
                                                                         ,1(0)
                                          GEN
                                                    /N(SS2M), 10(PJMP)
                                                                                      RETURN TO ROM
                                                    /N(SS2M),10(PJMP),1(0)
/N(SS2M),10(PJMP),1(0)
                                          GEN
                                                                                      RETURN TO ROM
0009 0490000180000000
                                          GEN
                                                                                      RETURN TO ROM
000A 0490000180000000
                           144
                                          GEN
                                                    /N(SS2M), 10(PJMP)
                                                                         ,1(0)
                                                                                     RETURN TO ROM
000B 0490000180000000
                                                    /N(SS2M),10(PJMP),1(0)
/N(SS2M),10(PJMP),1(0)
                                          GEN
000C 0490000180000000
                                          GEN
                                                                                      RETURN TO ROM
000D 0490000180000000
                                                    /N(SS2M), 10(PJMP), 1(0)
/N(SS2M), 10(PJMP), 1(0)
                                                                                     RETURN TO ROM
RETURN TO ROM
                           147
                                          GEN
000E 0490000180000000
                                          GEN
000F 0490000180000000
                                          GEN
                                                    /N(SS2M), 10(PJMP)
                                                                         ,1(0)
                                                                                      RETURN TO ROM
0010 0490000180000000
                                                    /N(SS2M),10(PJMP),1(0)
/N(SS2M),10(PJMP),1(0)
                           150
                                          GEN
                                                                                     RETURN TO ROM
0011 0490000180000000
                                                                                      RETURN TO ROM
                                                    /N(SS2M),10(PJMP),1(0)
/N(SS2M),10(PJMP),1(0)
0012 0490000180000000
                           152
                                          GEN
                                                                                      RETURN TO ROM
0013 0490000180000000
                                          GEN
                                                                                      RETURN TO ROM
0014 0490000180000000 154
0015 0490000180000000 155
                                          GEN
                                                    /N(SS2M), 10(PJMP)
                                                                         ,1(0)
                                                                                      RETURN TO ROM
                                                    /N(SS2M),10(PJMP),1(0)
/N(SS2M),10(PJMP),1(0)
                                          GEN
                                                                                      RETURN TO ROM
0016 0490000180000000
                                                                                      RETURN TO ROM
                                                    /N(SS2M),10(PJMP),1(0)
/N(SS2M),10(PJMP),1(0)
0017 0490000180000000
                           157
                                          GEN
                                                                                      RETURN TO ROM
0018 0490000180000000
                           158
                                          GEN
                                                                                     RETURN TO ROM
0019 0490000180000000
                                                    /N(SS2M), 10(PJMP)
                                                                                      RETURN TO
                                                                                                  ROM
001A 0490000180000000
                                                    /N(SS2M), 10(PJMP), 1(0)
/N(SS2M), 10(PJMP), 1(0)
                           160
                                          GEN
                                                                                     RETURN TO ROM
                           161
                                                                                     RETURN TO ROM
001B 0490000180000000
                                          GEN
001C 0490000180000000
                                          GEN
                                                    /N(SS2M), 10(PJMP), 1(0)
                                                                                     RETURN TO ROM
001D 0490000180000000 163
                                                    /N(SS2M), 10(PJMP), 1(0)
                                          GEN
                                                                                     RETURN TO ROM
                                                                                                      (continued)
```

OSSP

EOU

X'A

000A

O ERRORS ASSEMBLY COMPLETE

RETURN TO ROM RETURN TO ROM 001E 0490000180000000 164 /N(SS2M), 10(PJMP), 1(0) GEN 001P 0490000180000000 165 GEN /N(SS2M).10(PJMP).1(0) 167 END SYMBOLS 0002 A\$GPRL 0003 A\$GPRR 0001 A\$P 0008 ALUC 0006 ALUO 0007 ALUS 0002 AONE 0001 AZERO 0000 B\$GPI 0000 A\$GPR 0009 ADD 0000 A\$SPEC 0009 ALUZ 000B AND 0002 AONE 0001 AZERO 0000 B\$GPR 0003 B\$SPI 0007 BS\$ALU 000F BS\$MIR 0003 BS\$OVR 000B BS\$P 0003 CRY1 000F DECA 0009 DECB 0005 DECOD\$ 0004 DECODE 0006 EOR 0001 B\$SPEC 00003 FT 0001 GPROUT 000D GPRS
0000 IF\$MIR 0000 IF\$OVR 0008 IF\$P
0004 INCP 0005 INCSC 0002 IOR
0000 LFT 0003 LIT 0001 LOG
0001 MIR 0008 MIRS 0002 MSK 0001 IBR\$I 0004 IF\$ALU 0001 TNCB 0000 INCA 0001 IOSR 0006 KOUT 0001 MEMC 000E NORM 0002 MEMC\$ 0005 OF\$ALU 0007 OLZF 0004 ORSE 0005 NOTB 000D OF\$MIR 0001 OF\$OVR 0009 OF\$P 0005 OLSE 0001 OR 0000 OPR 0006 OS\$ALU 0003 ONES 0006 ORZF 0003 OPROUT 0002 OS\$OVR 000A OS\$P 0001 POUT 000F QUOS 0003 R3 0004 R4 0000 OVFL 0003 PJMP 0004 PJMP\$ 0000 R0 0001 R1 0002 R2 0007 R7 0005 R5 0006 R6 000A RA 000B RB 0001 RGHT 000C RC 0002 S\$ALU 0008 R8 0009 R9 000D RD 000E RE 0006 S\$OVFL 0001 S\$SHFT 0002 SCOUT 000A SHFT 0001 SHFTOP 0000 SPEC 000C SFTC 000C SHFA 0092 SS2M 0003 STAT 013E SS1M 0002 SSW3 002D SS3M 0004 SSW1 0003 SSW2 0006 SUB 000F TRNA 0002 TCB 000A TRNB 0002 TESTF 0002 TT 0003 TESTT 0005 TFIR 0001 WAITMD 0003 ZERO



5.2.2 Memory-to-Memory Block Move

The subroutine was assigned physical location 101, page 1 as its first address. This places word MBMA on an even word, as it must be. Since the microroutine is on page 1, the need for the page jump from the BCS entry point no longer exists. It was included never the less.

```
MEMORY-TO-MEMORY BLOCK MOVE
                     CALL: BCS TO WORD 0
                     PARAMETERS: A REG - 'TO' ADDRESS
B REG - 'FROM' ADDRE
                                                      ADDRESS
                                    X REG - BLOCK LENGTH
        10
0001
        13
            R 1
                     EQU
        14
                     THE FOLLOWING ARE SUPPLEMENTAL OPCODES
        16
17
                     FOR USE WITH THE MICRO ASSEMBLER
0009
        19
            ADD
0008
       20
            ALUC
                     EQU
0006
            ALUO
            ALUS
ALUZ
       22
                     EOU
 0009
                     EQU
000B
       24
            AND
                     ΕQŪ
0002
       25
            AONE
                     EOU
0001
            AZERO
0000
       27
            A$GPR
                     EOU
                              0
0002
            A$GPRL
                    EOU
0003
       29
            A$GPRR
0001
       30
            A$P
                     EOU
0000
            A$SPEC
            BS$ALU EQU
BS$MIR EQU
0007
       32
000F
       33
                              X'F
0003
            BS$OVR
000B
       35
            BS$P
                     EOU
                              X'R
0000
            B$GPR
                     ΕQU
0001
       37
            B$SPEC
                    ΕQU
0003
       38
            CRY1
                    EOU
000F
       39
            DECA
       40
            DECB
0004
            DECODE EQU
0005
       42
            DECOD$ EQU
       43
            EOR
                    EOU
0003
            GPROUT EQU
0001
       45
000D
            GPRS
       46
                    EOU
                              X'D
0001
            IBR$I
0004
       48
            IF$ALU
IF$MIR
                    EÕU
000C
                    ΕQU
            IF$OVR
IF$P
0000
       50
                    ΕQU
0008
                    EOU
0000
                    EQU
       53
0001
            INCB
                    ΕQU
       54
55
0004
            INCP
0005
            INCSC
                    EOU
0002
       56
            IOR
                    EQU
0001
       57
58
            IOSR
                    EQU
0006
            KOUT
                    EOU
0000
0003
                    EQU
       60
            LIT
0001
       61
            LOG
0001
       62
            MEMC
0002
            MEMC $
       63
                    EOU
                              2
0001
            MIR
                    EQU
                    EQU
EQU
000B
       65
            MIRS
0002
            MSK
000E
       67
            NORM
       68
            NOTA
                    EOU
0005
            NOTB
                    EQU
       70
71
           OF$ALU EQU
OF$MIR EQU
0005
000D
                              X'D
0001
       72
            OF$OVR
                    EQU
0009
       73
            OF$P
                    EOU
           OLZF
                    EOU
                                  (continued)
```

```
75
76
77
78
                     0005
                                OLSE
                                        EQU
                                        EOU
                     0000
                                 OPR
                     0003
                                OPROUT EQU
                     0001
                                        EQU
                                OR
                     0004
                            80
                                ORSE
                                        EQU
                            81
                                ORZF
                                        EOU
                                                  6
                     0006
                            82
                                OS$ALU
                            83
84
                                OS$MIR EQU
                     000E
                                                  X'E
                     0002
                     000A
                            85
                                OS$P
                     0000
                            86
87
                                OVFL
                                        EOU
                     0003
                                PJMP
                                        EQU
                            88
                     0004
                                PJMP$
                     0001
                                POUT
                                        EOU
                     000F
                            90
                                Quos
                                        EQU
                            91
                                RO
R2
                                        EQU
                     0000
                                                  Λ
                            92
                     0002
                     0003
                            93
                                        EQU
                                                  3
                            94
95
                                R4
                                        EÕU
                     0005
                                R5
                                        EQU
                           96
97
                     0006
                                        EQU
                                        EQU
EQU
                     0007
                                R7
                            98
                                R8
                     0008
                    0009 99
000A 100
                                        ΕQU
                                                 X'A
X'B
X'C
X'D
                                RA
                                        EQU
                     000B
                                        EQU
                     0000
                          102
                                RC
                     000D
                          103
                                RD
                    000E 104
                                RE
                                                 X'F
                                        EQU
                                RF
                     0001
                          106
                                RGHT
                    0002 107
000C 108
                                SCOUT
                                        ΕQU
                                                 x'c
x'c
                                SFTC
                                        EOU
                     000C 109
                                SHFA
                                        EQU
                    000A 110
0001 111
                                SHET
                                SHFTOP
                                        EQU
                    0000 112
0004 113
                                SPEC
                                SSW1
                                        EOU
                     0003
                                SSW2
                                        ΕQŪ
                          115
116
                                SSW3
                    0002
                                        EQU
                    0003
                                        EOU
                                                  3
                     0006
                                SUB
                                SSALU
                                        EQU
EQU
                    0002
                          118
                                                 2
                     0006
                          119
                                S$OVFL
                    0001
                          120
                                S$SHFT
                    0002
                          121
                                TCB
                                        EOU
                                                 2
                          122
                    0003
                                TESTT
                                        EQU
                    0002
                                TESTF
                                        ΕQŪ
                                                 2
                    0005
                          124
                                TFIR
                                        EÕU
                                                 X'F
X'A
2
                          125
                    000F
                                TRNA
                                        EQU
                    000A
                                TRNB
                                        EQU
                    0002
                          127
                                        EQU
                                WAITMD EQU
                    0001
                          128
                    0003 129
                                ZERO
                                        EOU
                                                 3
                          131
                          132
                                *
                                        FOLLOWING ARE ROM STANDARD STATE ADDRESSES
                    013E
                          134
                                SS1M
                                        EQU
                                                 X'13E
                                                                  RESTART PIPELINE a P
                    0092
                          135
                                SS2M
                                        ΕQU
                                                 X'092
X'02D
                                                                  MAINTAIN PIPELINE
                    002D
                          136
                                SS3M
                                        EOU
                                                                  DECODE NEXT INSTRUCTION (IN IBR)
0000
                          138
                                        ORG
                                                 0
                          140
                                        FOLLOWING IS BCS ENTRY POINT
0000 1808000180000000 143
                                        GEN
                                                 /N(MBM), 10(PJMP), 1(1) BRANCH TO BLOCK MOVE ROUTINE
                          145
                                        FOLLOWING IS ACTUAL BLOCK MOVE ROUTINE
                          147
0101
                          149
                                        ORG
                                                 X'101
                                        SAVE P IN R7
0101 0810000008F90007 154
                               MBM
                                        GEN
                                                 /*,12(A$P),14(TRNA),15(LOG),17(GPROUT),24(R7)
                          156
                                        DECR 'TO' ADDR
0102 0818000000F10000 159
                                                 /*,12(A$GPR),24(R0),14(DECA),17(GPROUT)
                                        GEN
                                        DECR 'FROM' ADDR ; PUT IT IN P
                                                                            (continued)
```

```
0103 0820000001F00001 164
                                         GEN
                                                  /*,12(A$GPR),24(R1),14(DECA),13(POUT)
                           167
                                         FIRST LOOP MICROWORD; STORE AT 'TO'; REQUEST FETCH OF INCR 'FROM'
                            169
                                 MBMA
                                         GEN
                                                  /*,10(OF$P),6(MEMC),11(B$SPEC),23(MIR),14(TRNB),15(LOG),
 0104 08280404A4A80010 170
                                                 C13(INCP)
                                         SECOND LOOP MICROWORD; DECR BLOCK LENGTH; SAMPLE RESULT FOR TEST
 0105 0830008000F10002 175
                                                  /*,12(A$GPR),24(R2),14(DECA),17(GPROUT),7(S$ALU)
                           178
                                         FINAL LOOP MICROWORD; EXIT OR CONTINUE THE LOOP WITH REQUEST
                           179
                                         FOR A STORE AT INCREMENTED 'TO' ADDR
                                                  T(MBMB, MBMA), 5(TT), 10(OS$ALU), 6(TESTF)
                                        GEN
 0106 283829C300070000 182
                                                C12(A$GPR), 24(R0), 14(INCA), 16(CRY1), 17(GPROUT), 7(ALUS)
                           185
                                        EXIT MICROWORD ; RESTORE P AND THE PIPELINE
                           187
                                мвмв
                                               /N(SS2M),7(PJMP$),1(0),10(IF$ALU),6(MEMC$),5(0),
C12(A$GPR),24(R7),14(TRANA),15(LOG),13(POUT)
 0107 0490090201F80007 188
                          190
                                        END
 SYMBOLS
 0000 A$GPR
0009 ADD
               0002 A$GPRL 0003 A$GPRR 0001 A$P
0008 ALUC 0006 ALUO 0007 ALU
                                                         0000 A$SPEC
                            0006 ALUO
0001 AZERO
                                          0007
                                                ALUS
                                                        0009 ALUZ
0001 B$SPEC
 000B AND
               0002 AONE
                                          0000 B$GPR
              000F BS$MIR 0003 BS$OVR
 0007 BS$ALU
                                          000B BS$P
                                                        0003 CRY1
 000F DECA
               0009 DECB
                            0005 DECOD$ 0004 DECODE
              0001 GPROUT 000D GPRS
0000 IF$OVR 0008 IF$P
 0003 FT
                                  GPRS
                                          0001 IBR$I
                                                        0004 IF$ALU
 000C IF$MIR
                                           0000 INCA
                                                        0001 INCB
0006 KOUT
0004 INCP
              0005 INCSC
                             0002
                                          0001 IOSR
0101 MBM
                                  IOR
 0000 LFT
              0003 LIT
0001 MEMC
                             0001
                                  LOG
                                                        0104 MBMA
0107 MBMB
                            0002 MEMCS
                                          0001 MIR
                                                        000B MIRS
0002 MSK
              000E NORM 0000 NOTA
0001 OF$OVR 0009 OF$P
                                          0005 NOTB
                                                        0005 OF$ALU
000D OF$MIR
                                          0005 OLSE
                                                        0007 OLZE
0003 ONES
              0000 OPR
                            0003 OPROUT
                                          0001 OR
                                                        0004 ORSE
0006 ORZF
              0006 OS$ALU 000E OS$MIR
                                          0002 OS$OVR
                                                        000A OS$P
0000 OVFL
              0003 PJMP
                            0004 PJMP$
                                          0001 POUT
                                                        000F QUOS
0004 R4
0000 R0
              0001 R1
0006 R6
                            0002 R2
                                          0003 R3
0005 R5
                            0007 R7
                                          0008 R8
                                                        0009 R9
000A RA
000F RF
              000B RB
                            000C RC
                                          000D RD
                                                        000E RE
              0001 RGHT
000C SFTC
                            0002 S$ALU
                                          0006 S$OVFL
                                                        0001 S$SHFT
0002 SCOUT
                            000C SHFA
                                          000A SHFT
                                                        0001 SHFTOP
0000 SPEC
              013E SS1M
                            0092 SS2M
                                          002D SS3M
                                                        0004 SSW1
0003 SSW2
              0002 SSW3
                            0003 STAT
                                          0006 SUB
                                                        0002 TCB
0002 TESTF
0002 TT
              0003 TESTT
                            0005 TETR
                                          000F TRNA
                                                        000A TRNB
              0001 WAITMD 0003 ZERO
  0 ERRORS ASSEMBLY COMPLETE
```

5.2.3 Reentrant Subroutine Call and Return

These routines were assigned locations beginning at word 110, page 1. As with the previous example, the page jumps are no longer necessary since the routines are on the same page as their BCS entry points. In this case they were simply coded using normal addressing.

```
REENTRANT SUBROUTINE CALL AND RETURN
                     CALL: FOR SUBROUTINE CALL: BCS TO WORD 1
                             FOR SUBROUTINE RETURN: BCS TO WORD 2
                     PARAMETERS: B REGISTER - STACK POINTER
        10
                     THE FOLLOWING ARE SUPPLEMENTAL OPCODES FOR USE WITH THE MICRO ASSEMBLER
        13
       16
17
0009
            ADD
                     EQU
0008
       18
            ALUC
                     EQU
0006
            ALUO
                     ΕQU
                                6
7
0007
       20
            ALUS
                     EQU
0009
000B
       21
22
            ALUZ
AND
                     EQU
0002
            AONE
0001
       24
25
            AZERO
A$GPR
                     EQU
EQU
0000
            A$GPRL EQU
A$GPRR EQU
0002
       26
                                2
3
0003
       27
                     EQU
0000
       29
30
            A$SPEC EQU
BS$ALU EQU
                                0
7
0007
000F
             BS$MIR EQU
                                X'F
            BS$OVR EQU
BS$P EQU
       32
33
0003
000B
0000
       34
35
            B$GPR EQU
B$SPEC EQU
0001
0003
            CRY 1
                     EQU
                                  F
COOF
       37
            DECA
                                Х
9
       38
            DECB
0009
0004
       39
            DECODE EQU
0005
            DECOD$ EQU
       40
0006
            EOR
                     EQU
            FT EQU
GPROUT EQU
0003
       42
0001
       43
       44
000D
            GPRS
                                 ' D
       45
0001
            IBR$I
                     EOU
0004
       46
             IF$ALU EQU
            IF$MIR
IF$OVR
IF$P
       47
48
000C
                     EQU
                                  c
0000
                     EQU
0008
       49
                      EQU
0000
       50
            INCA
                     EQU
                                0
             INCB
0001
                     EQU
0004
       52
            INCP
                     EQU
                                4
0005
                     EQU
0002
            IOR
                     EQU
0006
       56
             KOUT
            LFT
LIT
0000
       57
                      EQU
                                0
0003
                      EQU
0001
       59
60
            LOG
MEMC
                      EQU
                     EOU
0002
            MEMC$
0001
       62
            MIR
                      EQU
000B
       63
            MIRS
                     EQU
0002
            MSK
       65
            NORM
                     EQU
                                  Е
000E
0000
       66
            NOTA
0005
       67
            NOTB
                      ΕQU
            OF$ALU
       68
                     EOU
000D
             OF$MIR
                     EQU
                                  ם
       70
0001
            OF$OVR
                     EQU
0009
                      EÕU
            OF$P
       72
73
0007
            OLZF
0005
            OLSE
                     EOU
0003
            ONES
                                      (continued)
```

```
75
76
                      0003
                                  OPROUT EOU
                                                   3
                      0001
                                          EQU
                      0004
                             78
79
                                  ORSE
                                          EOU
                      0006
                                  ORZF
                                          EOU
                      0006
                             80
                                  OS$ALU
                      000E
                             8 1
                                  OS$MIR
                                          EOU
                                                   X'E
                      0002
                                  OS$OVR
                                          EQU
                      000A
                             8.3
                                  OS$P
                      0000
                                  OVFL
                                                   0
                                          EOU
                                 PJMP
PJMP$
                      0003
                             85
                                          EQU
                      0004
                             86
                                         EQU
                      0001
                                  POUT
                      000F
                                 QUOS
RO
                             88
                                          EQU
                      0000
                             89
                                          EOU
                                                   0
                      0001
                             90
                                 R1
                                          EQU
                      0002
                             91
                                 R2
                                         EQU
EQU
                      0003
                             92
                      0004
                             93
                                 DΔ
                                          EQU
                      0005
                                 R5
                                          EOU
                                                   5
                      0006
                            95
                                 R6
                                          EOU
                                                   6
                      0007
                            96
                                 R7
                                         EQU
EQU
                      0008
                                                   8
                      0009
                            98
                                 R9
                                          EQU
                      000A
                            99
                                                   X'A
X'B
X'C
X'D
                                 RA
                                          EQU
                      000B
                           100
                                          EQU
                      0000
                           101
                                         EQU
                                 RC
                      000D
                                 RD
                                                   X'E
X'F
                      000E 103
                                 RE
                                         ΕQU
                      000F
                           104
                                 RF
                                         EOU
                     0001
                           105
                                 RGHT
                                          EQU
                     0002
                                 SCOUT
SFTC
                           106
                                         EQU
                     000C
                                                  x'c
x'c
                                         EOU
                     000C
                           108
                                 SHFA
                     000A 109
                                 SHFT
                                         EÕU
                     0001 110
                                 SHFTOP
                                         EQU
                     0000
                           111
                                 SPEC
                                         EQU
                     0004
                                 SSW1
                                         EOU
                     0003 113
0002 114
                                 SSW2
SSW3
                                         ΕQU
                                         EOU
                                                  2
                     0003 115
                                 STAT
                                         EQU
                     0006 116
                                         EQU
                                 SUB
                     0002 117
                                 S$ALU
                     0006 118
0001 119
                                 S$OVFL
                                 S$SHFT
                                         EOII
                     0002 120
0003 121
                                 TCB
                                         EQU
                                 TESTT
                                         EQU
                     0002 122
                                 TESTF
                                         EOU
                     0005 123
000F 124
                                TFIR
TRNA
                                         EOU
                     000A 125
                                 TRNB
                                         ΕQU
                                                  X'A
                     0002 126
0001 127
                                TT
                                         EQU
                                WAITMD EOU
                     0003 128
                                ZERO
                           130
                                         FOLLOWING ARE ROM STANDARD STATE ADDRESSES
                     132
013E 133
                                SS1M
                                                  X'13E
                                         EOU
                                                                   RESTART PIPELINE a P
                     0092 134
                                         EQU
                                                  X'092
                                                                   MAINTAIN PIPELINE
                     002D 135
                                SS3M
                                         EQU
                                                  X'02D
                                                                   DECODE NEXT INSTRUCTION (IN IBR)
                          137
                           138
                                         FOLLOWING IS CODE FOR SUBROUTINE CALL
                          139
0001
                          141
                                        ORG
                          144
                                        BCS ENTRY POINT PUSHES OLD R2 ON STACK
                                                  /N(LAB1),10(OS$ALU),6(MEMC),12(A$GPR),24(R1),14(DECA),
0001 0880040300F10001 147
                                                C17 (GPROUT)
                          149
                                        REST OF ROUTINE
                          150
0110
                          153
                                        ORG
                                                 X'110
                          156
                                        WAIT ON STORE OF R2
0110 0888000080F80002 158 LAB1
                                        GEN
                                                 /*,6(SPEC),10(WAITMD),12(A$GPR),24(R2),14(TRNA),15(LOG)
                                                                                                           (continued)
```

0.000

OPP



```
160
                                      PETCH FIRST INSTRUCTION OF SUBR : STORE INCR P IN R2
                         161
                         163
                                      GEN
                                               /*.10(IF$MIR).6(MEMC).12(A$P).14(INCA).16(CRY1).
0111 0890040608070002 164
                                              C17(GPROUT), 24(R2)
                         166
                                      FETCH SECOND INST OF SUBR; SET NEW P; BACK TO ROM
                         167
                                               /N(SS3M),7(PJMP$),1(0),10(IF$ALU),6(MEMC$),5(0),
                         169
                                      GEN
                                              C12(A$SPEC),22(AZERO)
                                              C11(B$SPEC),23(MIR),14(INCB),16(CRY1),13(POUT)
0112 0168090221160110 171
                         173
                                      FOLLOWING IS CODE FOR SUBROUTINE RETURN
                         175
                         177
0002
                         180
                                      BCS ENTRY POINT - BEGINS FETCH OF INST AT RETURN ADDRESS
                                               /N(LAB2),10(IF$ALU),6(MEMC),12(A$GPR),24(R2),
                                      GEN
0002 0848040201980002 183
                                              C14(TRNA), 15(LOG), 13(POUT)
                         185
                         186
                                      REST OF THE ROUTINE
                                               X'115
0115
                         189
                                      ORG
                         191
                                      FETCH OLD R2 VALUE FROM STACK
0115 08B0040280F80001 194
                                               /*,10(OF$ALU),6(MEMC),12(A$GPR),24(R1),14(TRNA),15(LOG)
                              LAB2
                                      GEN
                         196
197
                                      FETCH SECOND INSTRUCTION AT RETURN ADDRESS ; INCR STK PTR
                                               /*,10(IF$P),6(MEMC),12(A$GPR),24(R1),14(INCA),16(CRY1),
                                      GEN
0116 0888040404070001 200
                                              C17(GPROUT), 13(INCP)
                         202
                         203
                                      RESTORE R2 ; BACK TO ROM
                                               10(PJMP),1(0),7(DECOD$),11(B$SPEC),23(MIR),
                                      GEN
0117 00000141A0A90012 206
                                              C14(TRNB), 15(LOG), 17(GPROUT), 24(R2)
                         208
                                      END
SYMBOLS
0000 A$GPR
0009 ADD
                                                      0000 A$SPEC
0009 ALUZ
             0002 A$GPRL 0003 A$GPRR 0001 A$P
             0008 ALUC
0002 AONE
                                        0007 ALUS
                           0006 ALUO
                           0001 AZERO
                                                      0001 B$SPEC
000B AND
                                        0000 B$GPR
0007 BS$ALU 000F BS$MIR 0003 BS$OVR
000F DECA 0009 DECB 0005 DECDD$
                                                     0003 CRY1
0006 EOR
                                        000B BS$P
                           0005 DECOD$ 0004 DECODE
0003 FT
              0001 GPROUT 000D GPRS
                                        0001 IBR$I
                                                      0004 IF$ALU
000C IF$MIR 0000 IF$OVR 0008 IF$P
0004 INCP 0005 INCSC 0002 IOR
                                        0000 INCA
0001 IOSR
                                                      0001 INCB
                                                      0006 KOUT
0110 LAB1
             0115 LAB2
                           0000 LFT
                                        0003 LIT
                                                      0001 LOG
                                        000B MIRS
             0002 MEMC$
                                                      0002 MSK
0001 MEMC
                           0001 MIR
                                        0005 OF$ALU
000E NORM
             0000 NOTA
                           0005 NOTB
                                                      000D OF$MIR
0001 OF$OVR
             0009 OF$P
                           0005 OLSE
                                                      0003 ONES
             0003 OPROUT 0001 OR
                                        0004 ORSE
                                                      0006 ORZF
0000 OPR
0006 OS$ALU
             000E OS$MIR 0002 OS$OVR
                                        000A OS$P
                                                      0000 OVFL
0003 PJMP
             0004 PJMP$
                           0001 POUT
                                        000F OUOS
                                                      0000 RO
0001 R1
             0002 R2
                           0003 R3
                                        0004 R4
                                                      0005 R5
0006 R6
             0007 R7
                           0008 88
                                        0009 R9
                                                      000A RA
                           000D RD
000B RB
                                        000E RE
0001 RGHT
             0002 S$ALU
                           0006 S$OVFL
                                        0001 S$SHFT
                                                      0002 SCOUT
000C SFTC
013E SS1M
             000C SHFA
0092 SS2M
                           000A SHFT
                                        0001 SHFTOP
                                                     0000 SPEC
                           002D SS3M
                                        0004 SSW1
                                                      0003 SSW2
0002 SSW3
             0003 STAT
                           0006 SUB
                                        0002 TCB
                                                      0002 TESTF
0002 TT
0003 TESTT 0005 TFIR 0001 WAITMD 0003 ZERO
                           000F TRNA
                                        000A TRNB
  0 ERRORS ASSEMBLY COMPLETE
```

5.2.4 64K Add to General-Purpose Register

```
*ADD TO ANY REGISTER FROM 64K MEMORY INDEX BY R1
 0000
                                                     ORG
 0000 0100040404000000
                                          AD1
                                                     GEN
                                                                 /N(AD2),SF1,IM8,RF4
                                          *THIS ENTRY USED FOR EVEN REGISTER ADDRESSES.
*INITIATE ANOTHER INSTRUCTION FETCH USING INCREMENTED PROGRAM COUNTER.
 0010
                                     10
                                                     ORG
 0010 0100040404000000
                                    12
                                          AD1A
                                                  GEN
                                                                 /N(AD2).SF1.IM8.RF4
                                     13
                                          *THIS ENTRY USED FOR ODD REGISTER ADDRESSES.
*INITIATE ANOTHER INSTRUCTION FETCH USING INCREMENTED PROGRAM COUNTER.
                                    15
0020
                                     18
0020 0108000023A80010
                                          AD2
                                                    GEN
                                                                 /*, LB1, RF3, FFA, MF1, BB1
                                    20
                                          *TRANSFER MEMORY INPUT REGISTER TO OPERAND REGISTER TO PREVENT LOSS *DUE TO PREVIOUSLY INITIATED FETCH. THIS IS THE BASE ADDRESS.
0021 01100402A0900001
                                         AĎ3
                                                    GEN
                                                                 /*, SF1, IM5, LB1, LA0, FF9, AA1
                                    25
                                          *PERFORM INDEXING BY ADDING R1 TO OPERAND REGISTER. INITIATE OPERAND
                                    26
                                          *FETCH USING ALU OUTPUT.
                                    28
0022 4118043404000010
                                    29
                                         AD4
                                                    GEN
                                                                 /*,TS4,MR1,AB2,BB1,SF1,IM8,RF4
                                    30
                                         *FIELD SELECT REGISTER SPECIFICATION FROM INSTRUCTION BITS 4-7 TO *A FIELD OF MICROINSTRUCTION. SET B FIELD TO SELECT MEMORY INPUT *REGISTER. INITIATE ANOTHER INSTRUCTION FETCH USING INCREMENTED
                                    31
                                    33
                                         *PROGRAM COUNTER.
0023 000003C1A0910000
                                   36
                                         AD5
                                                    GEN
                                                                /P(X'0000), LB1, LA0, FF9, GFF, WR1, IM3
                                         *ADD CONTENTS OF MEMORY INPUT REGISTER TO THAT OF PREVIOUSLY SELECTED *REGISTER AND STORE BACK THE SUM. PAGE BRANCH TO ZERO AND DECODE *INSTRUCTION PREVIOUSLY FETCHED. OVERFLOW AND CONDITION CODES ARE *SAMPLED. TRANSPER INSTRUCTION BUFFER TO INSTRUCTION REGISTER.
                                    39
                                   43
                                                    END
SYMBOLS
0000 AD1
0023 AD5
                  0010 AD1A
                                   0020 AD2
                                                      0021 AD3
                                                                         0022 AD4
  0 ERRORS ASSEMBLY COMPLETE
```

5.2.5 Cyclic Redundancy Check Generation

```
*THIS MICROPROGRAM COMPUTES THE CYCLIC REDUNDANCY CHECK WORD ON A
                                        *PACKED BYTE ARRAY USING THE POLYNOMIAL:

* X**16+X**15+X**2+1
                                        *ENTRY IS VIA A BCS TO LOCATION 0 OF PAGE 1
*THE WORD FOLLOWING THE BCS IS THE DATA ARRAY ADDRESS
*THE WORD FOLLOWING THE DATA ARRAY ADDRESS IS THE BYTE COUNT
                                         *THE 16 BIT CRC IS LEFT IN RO *RO,R1,AND R2 ARE ALL USED BY THIS INSTRUCTION (A,B,X). RF IS ALSO USED.
                                        *RO IS THE CURRENT CRC
*R1 IS THE CURRENT WORD ADDRESS OF THE DATA
*R2 IS THE CURRENT BYTE COUNT
                                        *RF CONTAINS THE CRC POLYNOMIAL B'1000000000000101

*THE MICROPROGRAM MAY BE INTERRUPTED AFTER EVERY TWO BYTES ARE PROCESSED

*IF THE OVERFLOW FLAG IS SET UPON ENTRY THE CURRENT VALUES OF R1 AND

*R2 ARE USED INSTEAD OF THOSE SPECIFIED BY MEMORY CONTENTS.

*THE ACCUMULATOR (R0) SHOULD BE CLEARED PRIOR TO ENTRY UNLESS CRC IS TO

*BE ACCUMULATED WITH A PRIOR CRC VALUE.
                                   16
                                   18
                                   19
                                        *TYPICAL ENTRY SEQUENCE IS:
                                   22
                                   23
                                                   ROF
                                   24
                                                              0105000
                                                   DATA
                                                   DATA
                                   26
27
                                                   DATA
                                                               COUNT
                                   28
                                        *CRC GENERATION
                                   29
 0.000
                                                   OPG
                                                              X'0
/T(CRC2,CRC1A),TF3,SF2,IM9,LB3,RF7,FFA,MK7FFA,AKF
 0000 01083804E7A7FFAF
                                   32
                                        CRC 1
                                                  GMSK
                                        *ENTRY IS FROM DECODE OF THE BCS. THE ADDRESS FETCH HAS BEEN INITIATED.
*OVERFLOW FLAG IS TESTED TO DETERMINE IF INSTRUCTION WAS INTERRUPTED
*FETCH OF BYTE COUNT IS INITIATED USING INCREMENTED PROGRAM COUNTER
                                   34
                                         *THE POLYNOMIAL IS PLACED IN OPR
*IF OVERFLOW IS ON GO TO CRC1A OTHERWISE CRC2
                                   40
                                                   ORG
                                                               X'020
                                                              /N(CRC17), SF1, IM5, FFA, BB1, MF1
0020 0110040280A80010
                                   41
                                         CRC1A GEN
                                   42
                                   43
                                         *COME HERE IF OVERFLOW FLAG WAS ON WHEN INSTRUCTION WAS FETCHED
                                   44
                                         *FETCH DATA BYTE PAIR
0021 0198000020A90011
                                                               /N(CRC3), LB1, FFA, WR1, BB1, AA1, MF1
                                   46
                                        CRC2
                                                  GEN
                                   48
                                         *SAVE DATA ARRAY ADDRESS IN R1 (FROM MIR)
0022 01380000E2A00070
                                                              /N(CRC6), IM1, LB3, RF2, FFA, MK0007
                                        CRC17 GMSK
                                         *SET SHIFT COUNTER TO -8
                                        *WAIT FOR MEMORY DONE FROM DATA FETCH
                                   54
0023 0120008020A90012
                                        CRC4
                                                  GEN
                                                              /*.GF2.LB1.FFA.BB1.MF1.AA2.WR1
                                        *SAVE BYTE COUNT IN R2
                                   57
                                         *SAMPLE ALU STATUS TO CHECK FOR ZERO BYTE COUNT
0024 31282240E2A00070
                                        CRC5
                                                              /T(CRC18, CRC5A), TF2, GF9, IM1, LB3, RF2, FFA, MK0007
                                   60
                                                  GMSK
                                        *PUT -8 IN SHIFT COUNTER (8 BITS PER BYTE)
*TEST ALU ZERO STATUS FLAG TO SEE IF BYTE COUNT WAS ZERO
*WAIT FOR MEMORY DONE FROM DATA FETCH
*IF BYTE COUNT WAS ZERO GO TO CRC18 OTHERWISE CRC5A
                                   62
                                   64
                                   65
0025 0158050404000000
                                   67
                                        CRC18 GEN
                                                              /N(CRC19).SF1.GF4.IM8.RF4
                                   69
                                        *WHEN BYTE COUNT WENT TO ZERO RESET OVERFLOW TO INDICATE COMPLETION
                                   70
                                        *START NEXT INSTRUCTION FETCH USING INCREMENTED PROGRAM COUNTER
                                  72
73
0026 0138000020A9000F
                                        CRC5A GEN
                                                              /*,FFA,MF1,AAF,WR1,LB1
                                        *MOVE POLYNOMIAL (IN OPR) TO RF
0027 0150000023A80010
                                  76
                                        CRC6
                                                 GEN
                                                              /N(CRC7), LB1, RF3, FFA, BB1, MF1
                                        *TRANSFER DATA BYTES FROM MIR TO OPR
                                   78
0028 01500000006900F0
                                  80
                                       CRC9
                                                 GEN
                                                              /N(CRC7),FF6,MF1,WR1,BBF
                                        *THIS IS A CORRECTION CYCLE
                                  83
                                       *RO TO ALU INPUT A
                                                                                                                                        (continued)
```

```
84 *RF TO ALU INPUT B
                                 *EXCLUSIVE OR ALU INPUTS TO RO
 0029 0190808000610032
                            87
                                 CRC10 GEN
                                                   2(X'032),MT0,FS2,GF2,FF6,MF0,AA2,BB3,WR1
                                 *AFTER LAST BIT IS PROCESSED TEST DSB FLAG FOR A CORRECTION CYCLE *DECREMENT BYTE COUNT
                            89
                             9 1
                                 *SAMPLE ALU STATUS TO ALLOW CHECK FOR BYTE COUNT ZERO
                                 *IF CORRECTION CYCLE NECESSARY GO TO CRC10A OTHERWISE CRC11
                                 CRC7
                                         GEN
                                                   T(CRC10, CRC8), TF2, GFC, LA2, RF5, FF6, MF1, WR1, SC1, VF1,
 002A 714823001569DAF0
                                                 CXF3, SH2, BBF
                            96
                            97
                                 *SHIFT RO LEFT TO ALU INPUT A
                                *SHIFT OPR LEFT
*RO(15) TO SHIFT FLAG (DSB)
*OPR(15) TO ALU INPUT A BIT 00
*POLYNOMIAL (RF) TO ALU INPUT B
                            98
                           100
                           101
                                *EXCLUSIVE OR ALU INPUTS TO RO
*INCREMENT SHIFT COUNTER
                           102
                           103
                           104
                                 *TEST FOR SHIFT COUNTER OVERFLOW, IF OVERFLOW GO TO CRC8 OTHERWISE CRC10
                           105
 0028 0490090000000000
                           106
                                CRC19 GEN
                                                  /P(X'0092),SF2,GF4
                           107
                           108
                                 *PAGE JUMP TO PAGE 0 LOC 060 (SS2M)
                           109
 002C 0178000069900030
                           110
                                CRC22 GMSK
                                                  /N(CRC23), LB3, LA1, RF1, FF9, MK0003
                           112
                                 *SUBTRACT 4 FROM PROGRAM COUNTER TO CAUSE REFETCH OF THE BCS INSTRUCTION
                           113
                                 *AFTER INTERRUPT PROCESSING
                           115
 002D 0178050404000000
                                CRC24
                                                   /N(CRC23),SF1,GF4,IM8,RF4
                                        GEN
 002E 4110800000000000
                           116
                                CRC8
                                        GEN
                                                  /F(CRC9),FS2,2(X'022),TS4
                           118
                                *TEST SHIFT (DSB) FLAG TO SEE IF CORRECTION CYCLE IS NEEDED.
                                                                                                         IF BIT 15
                                *OF THE OLD CRC WAS A ZERO THE EXCLUSIVE OR PERFORMED AT CRC7 MUST
*BE CANCELLED. IF DSB WAS 1 GO TO CRC7 OTHERWISE CRC10
                           119
                           120
                           121
002F 01B0000100000000
                          122
                                CRC23 GEN
                                                  /N(CRC25).IM2
                           123
                           124
                                *WAIT FOR IO DONE
0030 01900000006900F0 126
                                CRC10A GEN
                                                  /N(CRC11), FF6, MF1, WR1, BBF
                           127
                           128
                                *THIS IS CORRECTION CYCLE SIMILAR TO CRC8
0031 6168224000070001
                          130
                                CRC21 GEN
                                                  /T(CRC24, CRC22), TF2, GF9, FF0, MF0, CF3, WR1, AA1
                           131
                                *INCREMENT DATA ARRAY ADDRESS (R1)
                           133
                                *TEST ALU ZERO FLAG FOR ZERO BYTE COUNT IF ALU ZERO IS ON GO TO CRC24
*OTHERWISE CRC22
                           134
0032 D128224062A00070
                                CRC11 GMSK
                          136
                                                 /T(CRC18, CRC12), TF2, GF9, LB3, RF2, FFA, MK0007
                           138
                                *PUT -8 INTO SHIFT COUNTER
                                *TEST ALU ZERO STATUS FLAG TO SEE IF RIGHT BYTE SHOULD BE PROCESSED *IF SO GO TO CRC12 OTHERWISE CRC18
                           139
                           141
0033 0118048280A80010
                          142
                                CRC3
                                        GEN
                                                 /N(CRC4), SF1, GF2, IM5, FFA, BB1, MF1
                          143
                                *USING R1 AS ADDRESS INITIATE FETCH OF TWO BYTES.
*SET OVERFLOW FLAG TO INDICATE INCOMPLETE INSTRUCTION
                          144
                          146
0034 4190800000000000 147
                                CRC13 GEN
                                                 /F(CRC14),FS2,2(X'032).TS4
                          148
                          149
                                *IDENTICAL TO CRC8
0035 41F0808000610032
                          151
                                CRC15 GEN
                                                 1(X'4),2(X'03E),MT0,FS2,GF2,FF6,MF0,AA2,BB3,WR1
                          152
                                *PERFORM OPERATIONS OF CRC10. IF DSB IS SET GO TO CRC15B OTHERWISE
                          154
                                *CRC15A
                          155
0036
                                        ORG
                                                 X'036
0036 07F8000180000000
                          157
                                CRC25
                                        GEN
                                                 /P(X'00FF), IM3
                                *PAGE JUMP TO PAGE 0 LOC OFF (INT2)
                          160
                                        ORG
0037 71FC01270000000
                                CRC20 GEN
                                                 2(CRC16),1(X'7),MT1,GF4,MR1,IME
                          162
                                *WHEN CRC15 DETECTS AN INTERRUPT CHECK IT AGAIN TO SEE IF IT WAS
                          163
                               *START IO INTERRUPT SEQUENCE
*IF INTERRUPT GO TO CRC21 OTHERWISE CRC16
                          164
                          165
                          167
0038 01D0000006900F0 168
                               CRC14 GEN
                                                 /N(CRC12), FF6, MF1, WR1, BBF
                          169
```



```
170
                                                  *IDENTICAL TO CRC9
በበጓደ
                                          172
                                                                ORG
                                                                               X'03E
003E 71F8010600000000 174
                                                   CRC15B GEN
                                                                                1(X'7),2(X'03F),GF4,IMC
                                           175
                                           176
                                                   *LOOK FOR INTERRUPT
                                           177
003F 11282A4280070001 179
                                                   CRC16 GEN
                                                                              /T(CRC18, CRC17), TF2, SF2, GF9, IM5, FF0, CF3, AA1, WR1
                                           180
                                                   *INCREMENT ARRAY ADDRESS (R1)
*FETCH NEXT BYTE PAIR IF ALU ZERO FLAG IS OFF (BYTE COUNT NOT ZERO)
*IF BYTE COUNT WAS ZERO GO TO CRC18 OTHERWISE CRC17
                                           181
                                          182
                                          183
003A
                                          185
186
                                                                             X'03A
/T(CRC15,CRC13),TF2,GFC,LA2,RF5,FF6,MF1,WR1,SC1,XF3,
CSH2,BBF,VF1
                                                                ORG
                                                   CRC12 GEN
003A 21A823001569DAF0 187
                                          188
                                                                                          THIS PROCESSES THE RIGHT BYTE OF DATA WHICH HAS
                                          189
                                                   *IDENTICAL TO CRC7.
                                                   *BEEN SHIFTED LEFT IN OPR
                                          190
                                          191
003C 192
003C 01F00000006900F0 193
                                                                               X'03C
/N(CRC15B),FF6,MF1,WR1,BBF
                                                   CRC15A GEN
                                          194
                                                   *IDENTICAL TO CRC10A
                                          195
                                          197
                                          198
                                                                END
SYMBOLS
0000 CRC1
0034 CRC13
003F CRC16
0021 CRC2

        0029
        CRC10
        0030
        CRC10A
        0032
        CRC11
        003A
        CRC12

        0038
        CRC14
        0035
        CRC15
        003C
        CRC15A
        003E
        CRC15B

        0022
        CRC17
        0025
        CRC18
        002B
        CRC19
        0020
        CRC1A

        0037
        CRC20
        0031
        CRC21
        002C
        CRC22
        002F
        CRC23

                                                                   002B CRC19 0020 CRC18
002C CRC22 002F CRC23
0023 CRC4 0024 CRC5
002D CRC24 0036 CRC25
0026 CRC5A 0027 CRC6
                                             0033 CRC3
002A CRC7
                                                                    002E CRC8
                                                                                          0028 CRC9
    0 ERRORS ASSEMBLY COMPLETE
```



SECTION 6 MICROPROGRAM SIMULATOR, MICSIM

The Microprogram Simulator (MICSIM) helps the user find and correct microprogram bugs. Any program development includes some time to verify that the program solves the problem. Testing may find that it does not. Running the microprogram simulator aids in both the discovery and correction of microprogram errors.

When the microprogram is free of errors, the simulator can be used to determine the performance before the design is final, measure the efficiency of the technique and evaluate changes and extensions.

MICSIM runs on all V70 series systems. Microprograms can also be simulated on 620 systems without WCS. The hardware requirements depend upon the operating system used.

6.1 BASIC ELEMENTS

In general this simulator provides the basic facilities for inputting, modifying and outputting the contents of the simulated control store, tracing, and address halt of the microinstructions.

The fundamental program blocks of the simulator are:

- a. Simulation control, inputs the simulator commands and directs their execution.
- Simulator command execution represents the actual execution of the simulator commands.
- Microinstruction execution, executes a microinstruction by simulating its effect.
- d. Simulation information accumulator and list output.

The relationships of the basic program blocks are illustrated in figure 6-1.

Note: The I/O functions of the computer are not simulated.

6.2 GENERAL FORM OF STATEMENTS

The simulator processes three types of directives. All directives begin with a single letter indicating the type. The following types of actions are handled by the simulator:

- a. initialize simulator and storage
- b. change and examine storage
- c. trace, dump and control execution

Table 6-1 summarizes the directives for quick reference; section 6.7 provides detailed description and examples.




Figure 6-1. Microsimulator Control Flow

Table 6-1. Summary of Microprogram Simulator Directives

A. Initialize Simulator and Storage

I Initialize simulator

- Z Clear tables and registers
- Pn Select page n (o through 4)
- LC Load central control store (CCS)
- LDA Load decoder control store (DCS) A

MICROPROGRAM SIMULATOR, MICSIM

LDB Load decoder control store (DCS) B

MS Select PI as input device

MR Select SI as input device

B. Change and Examine Storage

Ar Alter/Display register r, where r is

A ALU output

C Shift counter

I Instruction register

K Key register in data loop

M Memory input register

O Operand register

P Program counter

S Status register

ARn Alter/Display general register n
(0 through F hexadecimal)

AJn Alter/Display stack position n (0 through F hexadecimal)

Cm Change/Display main memory word m

ECn Change/Display CCS word n

EDdn Change/Display DCS d (A or B) word n

C. Trace, Dump and Control Execution

D Dump complete CCS

Dm Dump contents of CCS starting at CCS word m

Dm,n Dump contents of CCS from word m to n

D,n Dump from word zero to n

TS Trace set

TR Trace reset

TSn,m Trace from CCS word n to word m

Bn Begin simulated execution at CCS word n

Hn,n Halt at CCS address(es) n

SS Single step set

SR Single step reset

R Return to MOS or VORTEX; Halt in standalone

Two methods of correcting typographical errors are available to the operator. An entire line can be deleted by typing the backslash character (shift/L). The backslash is output as a visual aid. A line feed and a carriage return

are output to indicate that the line has been deleted. A character just entered can be deleted by typing the backarrow character. The backarrow character is printed on the Teletype page printer as a visual indicator of the deletion. As many backarrows as necessary can be entered; each deletes one character (but not beyond the beginning of the line).

Each simulator directive is checked for syntax errors as the input is interpreted. When an error is detected by the simulator an error message is output to the Teletype page printer. The simulator then is ready to receive the corrected directive.

The simulator will operate under VDM MOS or VORTEX. For the MOS or stand-alone versions the hardware is described in VDM document number 98 A 9952 09x, VDM 620 Master Operating System. For the VORTEX version the hardware is described in VDM document number 98 A 9952 10x, VORTEX Reference Manual. In addition, the computer must have the arithmetic option, at least 16K (20K for VORTEX) of memory and for two control store pages another 4K of memory is needed. The input/output interface for the MOS and stand-alone versions is described in the document 98 A 9952 09x and VDM document number 89A0023, VDM 620 MOS Input/Output Control System.

The input/output interface for the VORTEX version is described in the above document number 98 A 9952 10R and VDM document number 89A0202, system external Specification for the VORTEX Operating System.

6.3 STATEMENT DEFINITIONS

In the following discussion of simulator dialog, simulator input will be in bold type. This will not appear during actual runs.

All numeric values denoted in the following discussion of the simulator directives are hexadecimal (0-F). Numeric values which are entered on SI are right justified with unspecified leading bit positions containing zeros.

6.3.1 Select Input Media (M)

The select input media directive is used to select the device from which simulator directives will be entered. Normal operation uses the SI device assigned at load time. Using this directive, the PI device assigned at load time can be used as an alternate input device.

The two formats of the directive are:

MS Select PI as input device

MR Select SI as input device

6.3.2 Initialize Simulator (I or Z)

The initialize directive is used to initialize to zero the contents of the simulator registers, the test condition

varian data machines



MICROPROGRAM SIMULATOR, MICSIM

(K)

flags, CCS control buffer and the CCS word execution count table. Also, the single step option is reset, the trace option is set and the CCS address halt is set to 200 hex. This directive is normally used at the beginning of each simulation run. The simulator CCS's are not initialized.

The Z directive performs a subset of the I directive functions. With this directive the following are cleared:

- a. All registers
- b. All stack entry
- c. All simulation flags and condition codes

Unlike the I command, the following are not cleared:

- a. CCS halt values
- b. Trace flag and limits
- c. Single step flag
- d. Execution limit
- e. Page value and limit

The Z directive is normally used when a simulation run is continued after an incorrect branch.

6.3.3 Page Select (P)

This directive is used to select the control store page upon which the simulator directive will be executed. Initialization selects page 0. Once a page is selected, all directives will refer to that page until it is change by a new P command or until the system is reinitialized. The format for this command is:

Pn where n = 0, 1, 2, or 3.

6.3.4 Load Control Store (L)

This command is used to read the micro assembler output, assemble the data into usable 64-bit (CCS) words or 16-bit (DCS) words and store the words into the simulator control store.

The format for this command is:

LC -- Load Central Control Store (CCS)

LDA - Load Decoder A Control Store (DCS)

LDB -- Load Decoder B Control Store (DCS)

LM -- Load Main Memory

The statement LOAD COMPLETE will be output to the Teletype following successful loading of the control store.

6.3.5 Alter/Display Simulator Registers (A)

This directive is used to display and change, or display only, the contents of general registers, stack positions and

any of the following simulator registers:

Program Counter (P)
Instruction Register (I)
Status Register (S)
Operand Register (O)
Shift Counter (C)
Memory Latch (M)

Processor Key Register

in this directive is:

ALU Output (A)

a. The format for display or change of the registers above

Ar mmmm Where
$$c = \begin{cases} nnnn(c/r) \\ nnnn, \\ (-c/r) \end{cases}$$

Where r is one of the register letters above and c is a comma, carriage return, a value followed by a comma or a value. mmm is the contents of that register (output by the simulator) and nnnn is the desired contents. If the command is terminated with a comma (,), the simulator will output the letter A (signifying you are still in this routine) and wait for another register designator. If the directive is terminated with a carriage return (c/r), the simulator returns to the executive. If no change value is input, the contents remain the same.

For the file registers and jump stack, the specific file register or stack position must also be designated upon initial entry.

b. For general-purpose registers

ARi mmmm c

Where i is a hexadecimal number 0 through F designating the specific register and c is a comma, carriage return, a value or a value followed by a comma.

c. For stack positions

AJn mmmm c

Where \mathbf{n} is a stack position and \mathbf{c} is a comma, carriage return, a value or a value followed by a comma.

The rest of the format is identical to that for the other registers except that the comma terminator causes the display of the number and contents of the next sequential

MICROPROGRAM SIMULATOR, MICSIM

file register or stack position. A comma terminator to register or stack position F effects a return to the simulator executive.

Example 1:

AΡ

Display Program Counter

0776

No change, stay in command

A M

Display Memory Latch

14FC

(c/r)No change, return

Example 2:

AS

Display Status Word

0000

FFFF

Change Status to All Ones

Example 3:

ARA

Display General register 10

FFFF 0000.

Change to all zeros

В

Display general register 11

1234

(c/r)

No change, return

6.3.6 Change/Display Memory (C)

This directive is used to display or display and change a memory location. Both the location and its contents are in hexadecimal notation.

The format of the command is:

Cmmmm

hhhh

C

Where c is as defined above and mmmm is the hexadecimal address of the memory location, hhhh is the contents of that word output by the simulator. If the simulator directive is terminated with a comma, the simulator will display the contents of the next memory location. If the simulator directive is terminated with a carriage return, the change/display memory directive is terminated. If no change value is input, the contents remain the same.

6.3.7 Change/Display CCS Word (EC)

The change/display CCS word simulator directive is used to display and/or change the contents of a CCS word.

The format for the change/display CCS word simulator directive is:

Where mmmm is the (hexadecimal) address of a CCS word. hhhhhhhhhhhhhhh is the contents of that CCS word (output by the simulator) and nnnnnnnnnnnnnn is the desired contents of that CCS word. If the simulator directive is terminated with a comma, the simulator will display the contents of the next CCS word. If the simulator directive is terminated with a carriage return (c/r), the change/display CCS word simulator directive is terminated. If no change value is input, the contents remain the same.

If the first character is a + or =, the remainder of the record is treated as a field change only. The + is used to change only the fields specified. The = is used to clear the microword before changing the fields specified. f(n) is a 2-character field name and v(n) is the change value.

If less than 16 digits are input for a change, the digits are right justified and zeros will appear in the most significant bits not specified.

Example 1

EC8A

0123456789ABCDEF FEDCBA9876543210

Example 2:

ECDC

FFFFFFFFFFFFFFFF

DD

AAAAAAAAAAAAAA

Example 3:

In word F, change only the TS and AA fields; in word 10, change fields TS, MS, and LB and clear all the others.

ECF

0123456789ABCDEF

+ TS4,AAF,

111111111111111111

6.3.8 Change/Display DCS Word (ED)

This directive is used to display and change, or display only, the contents of a DCS A or DCS B word.

varian data machines



MICROPROGRAM SIMULATOR, MICSIM

The format for the directive is:

EDdi mmmm Where $c = \begin{cases} & nnnn \\ & nnnn \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\$

Where d is the letter A or B designating DCS A or B, i is the DCS address (0-F), mmmm is the contents of the location and nnnn is the desired contents. A comma terminator causes the display of the next sequential address and its contents. A comma terminator to address F effects a return to the simulator executive as does the carriage return terminator. If no change value is input the contents remain the same.

6.3.9 Begin Simulated Execution (B)

The begin-simulated-execution simulator directive is used to start the simulated execution of the CCS microinstructions.

The format for the begin-simulated-execution directive is:

Bmmm

Where mmm is the control store memory address for the start of the simulated execution. If no CCS address is given, then the starting address is the CCS address generated as the next CCS address from the last microsimulation. However, if the simulator is initialized in the meantime, the address will be word zero.

Examples:

B0 Begin at word 0 of current page B7F B Begin from last calculated address

NOTE: A simulation run can be terminated prior to a planned termination by setting SENSE switch 3. The simulation run will then terminate upon completion of the current micro operation. This feature is useful in terminating "run away" simulation runs.

6.3.10 CCS Address Halt (H)

The CCS address halt simulator directive is used to set an address into the simulator such that whenever that CCS address is accessed by the simulator, the simulation process will stop. Since control store addresses are between 0 and 1FF (hexadecimal), specifying an address outside this range effectively "turns off" the address halt. Up to five halt addresses may be set per page. The default value is 200 (CCS word 512).

The format for the CCS address halt simulator directive is:

Hnnn ,nnn,...

Where nnn is the (hexadecimal) halt address.

NOTE: To set multiple halts all addresses must be entered under the same H command.

The halt addresses are set in the page currently selected. To set halt addresses in another page that page must be selected with the "P" command.

Example:

H3A9 H100,10A,IFF,0

When the halt address is reached, the location and control buffer fields are listed on the line printer if the trace option is ON. Also, the message "CCS HALT" is output to the TTY and line printer. Then the simulator returns to the executive.

6.3.11 Single Microinstruction Step (S)

The single microinstruction step simulator directive is used to set or reset the single step option in the simulator. When the single step option is on, instruction simulation is ceased after the execution of each microinstruction.

The formats for the single microinstruction simulator directive are:

SS Single step ON SR Single step OFF

The first control store word to be executed must be specified via the begin (B) directive. To continue with the next microword enter the B directive without an address.

A special form of the SR directive (set single step OFF) can be used to set a limit on the number of microinstructions to be executed before returning to the simulator executive.

The format of this directive is:

SRnnni

Where nnnn is 1-4 hex digits specifying the execution limit. When this limit is reached, control is returned to simulator executive. Omission of nnnn results in an unlimited run count.

6.3.12 Trace (T)

The trace directive controls output to the line printer. The trace option is normally ON and pertinent data and execution results are listed on the line printer after the simulated execution of each control store instruction.

The format for the directive is:

TS Set trace ON Set trace OFF

TSnnn,mmm Set trace ON from word nnn

to word mmm

If nnn is missing, its value is defaulted to zero. If mmm is missing, its value is defaulted to 200 hex (word 512). If TS is specified with bounds, the current CCS address is output to LO regardless of whether or not the address is within the bounds; however, the remainder of the trace is suppressed.

The following information is listed on the line printer (LO) for each control store word executed:

- 1. CCS word address
- List of CCS word fields and their values NOTE: Fields AA, BB, and FF are dynamically altered and need not be equal to the value of the CCS word.
- 3. Next CCS word
- 4. Current top of stack
- 5. Number of items on stack
- 6. ALU A input
- 7. ALU B input
- 8. ALU output
- 9. Carry in status (CF)
- 10. Carry out status (ALUC)
- 11. Contents of the 16 general-purpose registers (R0-RF). (4 per line by 4 lines)
- 12. Contents of the following registers and flip-flops:

Ρ	Program counter
SC	Shift counter
OPR	Operand register
KREG	Key register processor
IOKR	I/O key register
IBR	Instruction buffer
1	Instruction register
STAT	Status register
IOR	I/O data register
SHFT	Sign store of register A bit 15
QUOS	Storage of sign bit (DAL 15) of

ALU output

13. Memory Operations Data

The values listed are the values at the end of the memory operations for that CCS word. The memory operations performed are a function of conditions/codes upon entry (values from the last CCS word executed).

When MCCO is less than n and memory wait is required, the following memory operations data will appear twice per microword trace (n is the memory type specification 3, 4, or 5, see section 6.4.2). The first set is an intermediate value while the second set represents the values at the end of the memory operation.

Memory Condition Code

MCCO = 0 Idle

MCCO = 1-(n-1) Active but not done

MCCO = n Active and done

where n = memory type specification 3, 4, or 5 (see section 6.4.2).

Memory Operation Code

MOPC	=	0	Transfer ALU output to MIL and IBR
MOPC	=	1	Read from main memory to MIL and IBR
MOPC	=	2	Read from main memory to MIL
MOPC	=	3	Write 16-bit ALU output to main memory
MOPC	=	4	Write a byte of ALU output to main memory (byte is specified by MBYC)

Main Memory Address Source

MADS MADS	-	ridaress is ALO datput
MADS	_	ridaress is program counter
MADS	= X	register (MIR) Invalid address source

Byte Designator for Write Operations

 $\begin{array}{lll} \mathsf{MBYC} &=& 1 & & \mathsf{Right} \; \mathsf{byte} \\ \\ \mathsf{MBYC} &=& 0 & & \mathsf{Left} \; \mathsf{byte} \\ \end{array}$

NOTE: The byte (of the memory word) not designated is not altered.

Memory Interface Registers

The contents of registers MIL and IBR are listed.

Main Memory Address (MMAD)

The main memory address (as specified by MADS) is listed. It is listed for every CCS word executed regardless of the actual memory operation as specified by MCCO and MOPC.

Status of test conditions (test inputs). Each status bit stored in a separate word of memory and the 16-bit word is listed (XXXX). The 16 test conditions are listed on 2 lines, 8 per line. Each test bit is listed as 0000 = false condition; or 0001 = true condition.

Test Bits

0 ALU overflow 1 I/O sense

(continued)



- 2 SSW3
- 3 SSW2
- 4 SSW1
- 5 620/f test (for JMP, JMPM, XEC groups of instructions)
- 6 ALU equals
- 7 ALU sign
- 8 ALU carry
- 9 ALU zero
- 10 Shift flag
- 11 MIL 15 (sign bit of memory input register)
- 12 Shift count = -1
- 13 A15 sign of A register for multiply operations
- 14 DAL 15/DAL 14 (ALU output bits 15 and 14)
- 15 QS bit

6.3.13 Dump Contents of CCS (D)

The dump CCS directive is used to list on the line printer selected contents of the simulator control CCS and the count of the number of times each word was executed.

The formats for the directive are:

Dmmm,nnn Dmmm D,nnn

D

Where mmm and nnn are the beginning and ending hexadecimal CCS address to dump. If mmm is omitted, dump begins at CCS word 0. If nnn is omitted, the complete contents of the simulated CCS table is dumped starting at mmm. If both m and n are omitted, the complete simulated CCS table, starting at location zero is dumped.

The line printer list format is:

ADDR HEXADECIMAL BINARY

aaaa hhhhhhhh hhhhhhhh

aaaa hhhhhhhh hhhhhhhh

The field identifier words and the contents and count of up to 14 locations are listed on each page.

6.3.14 Exit to MOS or VORTEX (R)

The exit to MOS or VORTEX simulator directive is used to effect a transfer of control from the simulator to MOS or VORTEX. NOTE: The use of this directive with the stand-alone version produces a halt.

6.4 OPERATING INSTRUCTIONS

The simulator program operates under either MOS, VORTEX, or stand-alone environments. The simulator executive communicates with the software environment in which it is running by means of the appropriate interface program, INTR, provided with the simulator. The user communicates to the program via the system Teletype. The BLD II loader is required when loading of MIDAS object programs for execution under the simulator (MOS or stand-alone only).

When operating under VORTEX, the five background global control blocks (FCB's) are used when the logical unit is an RMD thus permitting the stacking of jobs. The following restraints are made on the use of RMD logical units:

- 1. SI, PI, and LO are to be in unblocked format.
- 2. Bl must be blocked.

The simulator data flow is shown in figure 6-2.




Figure 6-2. Microsimulator Data Flow

VTII.IR09

6.4.1 Program Loading

Under VORTEX, MICSIM can be scheduled from the background library at level zero by the /LOAD,MICSIM directive. Before scheduling, the number of WCS pages in addition to page zero which will be needed should be determined and a /MEM,X directive given. In the /MEM directive, X should be the number of additional WCS pages (beyond page zero) times 4.

Under MOS, each time the simulator is to be executed its relocatable binary object deck should be positioned on the BI device and the /LOAD directive given.

In the stand-alone environment, MICSIM is loaded by the 620 stand-alone FORTRAN IV loader, along with the runtime I/O and runtime utility. (Refer to VDM document numbr 89A0226, Overview and External Specification for information on the Varian 620 stand-alone FORTRAN IV loader.) The simulator uses logical unit numbers 2, 3, 4, 5, and 6 for SI, SO, PI, LO, and BI. The stand-alone loader should be instructed to assign these units to meaningful devices.

Examples:

Sample Loading Procedures

1. VORTEX

/JOB,SIM /MEM,x /LOAD,MICSIM

x value = 0, only 1 WCS page; = 4, 2 WCS pages; = 8, 3 WCS pages; = 12, 4 WCS pages.

2. MOS

/JOB, SIM /LOAD Test Program (optional) Simulator EOF (2-7-8-9 multi-punch)

STAND-ALONE

Load stand-alone loader

With AID II, change absolute location 7 (\$PED)

to the desired start load address

Return to the loader

Enter the following:

200300402504602 (c/r)

(to set SI = TY, SO = TY, PI = PT, LO

= -77, BI = PT)

Mount simulator tape in reader

Enter the following:

PM

Load Runtime I/O

Load Runtime Utility

6.4.2 Initial Condition Selection

After loading, the simulator program is automatically entered and outputs the following to SO:

VARIAN 73 MICROSIMULATOR PAGE LIMIT?

The user then inputs on SI one of the following:

0 (for ROM page only)

1 (for ROM and WCS page 1)

2 (for ROM and WCS pages 1 and 2)

3 (for ROM and WCS pages 1, 2, and 3)

Any other input is an error and the request will be repeated.

MICSIM then outputs to SO:

MEMORY TYPE

The user then inputs on SI one of the following:

3 (for semi-conductor)

4 (for core)

5 (for slow core)

Any other input is an error and the request will be repeated.

Following a correct input, the following is output to SO.

SI**

An SI** indicates that the program is in the simulator executive awaiting a user command. Control is returned to the executive following execution of each command.

All simulator dialog is entered through the SI device and echoed on the SO and LO devices. Dialog may be either conversational or batch depending on the SI device assignment. All of the simulator directives must be terminated with a carriage return; the simulator will output a line feed.

6.4.3 Loading Simulator Central Control Store (CCS) and Decoder Control Store (DCS)

Use the P directive to select the WCS page in which simulation is to take place.

Use the L directive to load the micro assembler output into the specified simulator control store (central or decoder).

Use the M directive to select the input device; either SI or

Use I directive to initialize to zero all the simulator registers, test—conditions, control store buffer, status registers and execution count table.

Use the A directive to initialize the program counter, file registers, and instruction register as required.

Position the 620/70 sense switches as required. The simulator program monitors the 620/70 sense switches similar to the Varian computer sensing of its control-panel sense switches.

varian data machines



MICROPROGRAM SIMULATOR, MICSIM

6.4.4 Other Control (As Required)

Use the E directives to make any patch corrections to the CCS or DCS.

Use H directives to set simulation halts when the specified control store address is reached. The initialized address is 200 hex. and will remain such until specified otherwise.

Use S directives to specify single step operation as required. The initialized condition is run (not step).

Use T directives to specify operation with or without trace listing as required. The initialized condition is with trace.

6.5 PROGRAM EXECUTION

After all initialization and start-up conditions are specified, use the B directive to begin execution at the specified control store address.

6.6 AFTER SIMULATION

6.6.1 Control Store Dump

Use the D directive to dump the control store words and the execution counts for each control store.

6.6.2 Initialization

Use I directive to initialize registers, tables, etc. prior to making another run.

6.6.3 Return to MOS, VORTEX

Use the R directive to return to MOS or VORTEX as required. (NOTE: In the stand-alone version this command effects a halt).

6.7 620 EMULATION

To run programs using the 620/f emulation ROM, the following sequence of events must be done:

Note that CCS page 0 and DSC initially contain 620 emulation values.

- 1. Set CCS halt to 080 (hex) via H command.
- 2. Set R5 to FFFF (-1) via AR5 command.
- 3. Set other registers and sense switches as needed.
- 4. Set pseudo P register to location (hex) of first macro to be executed via AP command.
- 5. Set trace and step/run mode as needed.
- 6. Begin at 13E via B command.

The sequence of events 1 through 5 may be in any order but must be done before event 6. Event 6 begins simulation at standard state 1.

6.8 MAIN MEMORY SIMULATION

Simulation of main memory operations is restricted so that a simulation run does not destroy the simulator or related programs. This is accomplished by not simulating writes to memory addresses outside defined main memory. Any attempt to do this will be flagged as an error and the write will not be performed; simulation will continue however. A read may be made anywhere in available memory. Memory addressing above 32K will effect wraparound if available on the computer.

Loading Main Memory

A 200 (octal) word block of memory has been created at the beginning of the simulator. The name MMEM points to the start of that block and the name EMEM points to the end of the block. A DASMR program with an ORG within this block can be loaded by MICSIM from the BI device using the LM directive. The object program to be loaded must not contain any of the following:

- a. Literals
- b. Indirects
- c. Entry names
- d. Externals

If any of these are encountered, the load is aborted and a MS11 diagnostic results.

The location of MMEM can be found in the load map. (It is always the first loaded location of MICSIM).

6.9 SIMULATOR ERROR MESSAGES

MESSAGE

REASON

General

MS01 Input could not be interpreted as a valid command.

MS02 A non-hex character was encountered when hex expected.

Initialization

MS03 Insufficient common area to contain specified number of pages.

MS04 The selected page number was not valid.



CS Addressing

MS05 An attempt was made to jump to an

unavailable WCS page.

MS06 A BCS instruction was encountered when

WCS page 1 is unavailable.

CS Loading

MS07 Read error on BI device.

MS08 EOF encountered before load complete.

MS09 EOD/BEOD encountered before load complete.

MS10 Sequence error on Bl.

MS11 Invalid loader code.

MS12 Checksum error.

Memory

MS13 Undefined macro opcode.

MS14 Attempted to write to memory outside defined main memory.

MS15 Attempted to load outside defined main memory.

Field Selection

MS16 Invalid field name.

MS17 Invalid field value.



6.10 EXAMPLE OF SIMULATOR OUTPUT

Figure 6-3 shows the simulation listing of the LDA example developed in section 2.

PAGE 0000	VORTEX MICSIM
VARTAN 73 M	ICRO SIMULATOR
PAGE LIMIT?	
n	
MEMORY TYPE	?
4	
MS**	
PO	SELECT PAGE ZERO
MS**	and the second s
0500	PUT AN TUDAT INST IN MEMORY FOR SIMULATION
0000	THE THE PERSON FOR STRUCKLING
10F9	LOA FROM MEMORY LOC 1F91
MS**	The second of th
CF9	CHECK WHATS TO BE LOADED
0036	
MS**	
AP	SET PROGRAM COUNTER TO THE ILDA!
0000	
200	
MS**	
SR7	SET EXECUTION LIMIT TO SEVEN MICROS
MS**	The second secon
813E	REGIN FXECUTION AT STANDARD STATE ONE, SSIM

Figure 6-3. Simulator Output Format



```
PAGE
       0001
                                      VORTEX
                                                 MICSIM
CCS LOC
                    PAGE
            013E
                     FS
                                   GF
                                       MR
                                            AB
                                                 IM
                                                     LB
  TS
       AF
            MS
                MT
                         TF
                              SF
                                                          LA
                00
                     00
                                        00
                                            00
                                                 08
                                                      00
                                                          00
  00
       09
            02
                         00
                              01
                                   00
  RF
       FF
            MF
                CF
                     WR
                         SC
                              VF
                                   WF
                                       XF
                                            SH
                                                 88
                                                      AA
                                   00
                                       00
                                                     00
  00
            00
                00
                     00
                         00
                              00
                                            00
                                                 00
       00
MEXT CCS ADDRESS
                     0092
                             PAGE
CURRENT TOP OF STACK 0000
NUMBER OF ITEMS ON STACK
  ALU INPUT A 0000
  ALU INPUT B 0000
  ALU OUTPUT
                0000
  CIN O
  COUT O
  R0
       0000
              R1
                   0000
                         R2
                              0000
                                     R3
                                          0000
       0000
                   FFFF
                                     R7
  R4
              R5
                         R6
                              0000
                                          0000
  R8
       0000
              R9
                   0000
                         RA
                              0000
                                     RB
                                          0000
       0000
  RC
              RD
                   0000
                         RE
                              0000
                                     RF
                                          0000
       SC
              OPR
                     KREG
                            IDKR
                                                 STAT
                                                        IDR
                                                               SHFT
                                                                      QUOS
                                   IBR
                                          I
0200
       0000
              0000
                     0000
                            0000
                                   0000
                                          0000
                                                 0000
                                                        0000
                                                               0000
                                                                      0000
MCCO 1
MOPC 1
MADS
      1
MBYC 0
MIR
       0000
IBR
       0000
MMAD
       0200
              10F9
               TEST CONDITION STATES
DVFL
       SENS
              SSW3
                     55W2
                            55W1
                                   EMUL
                                          ALUD
                                                 ALUS
0000
       0000
              0000
                     0000
                            0000
                                   0000
                                          0000
                                                 0000
ALUC
       ALUZ
              SHFT
                     MIRS
                            SFTC
                                   ROAD
                                          NORM
                                                 QUOS
0000
       0000
              0000
                     0000
                            0000
                                   0000
                                          0000
                                                 0000
```

Figure 6-3. Simulator Output Format (continued)

PAGE	0002	!				1	VORT	ΕX	MIC	SIM		
CCS L	oc	0092	PAGE	0								
TS 00	AF 02	MS MT	_	TF 00	SF 01	GF 00	MR 00	AB 00	IM 80		. A 10	
RF 04		MF CF		SC 00	VF 00	WF 00	XF 00	SH 00	88 00	A A. 00		
NEXT	CCS A	DORESS	002)	PAGE	0						
		P OF S ITEMS		001	00							
ALU	INPU INPU	T A 00 T B 00		,								
ALU	OUTP	UT OO	00									
CIN	0											
R 0 R 4 R 8	0000	R5	0000 FFFF	R2 R6	0000	R7	0.0	000				
RC	0000		0000 0000	RA RE	0000			000				
P 0201	SC 0000	0PR 0000	KREG 0000		CDKR DOOD	IBR 0000	1	000	STAT			QUDS
MCCO 4 MOPC 1 MADS 1 MBYC 0 MIR IBR MMAD		10 F 9										

Figure 6-3. Simulator Output Format (continued)

PAGE	0003				V	RTEX	MICSIM
MCCO	1						
MOPC	1						
MADS	1						
MBYC	0						
MIR	10F9						
18R	10F9						
MMAD	0201	0000					
		TEST	CONDI	TION S	TATES		
DVFL	SENS	58W3	SSW2	SSW1	EMUL	ALUO	ALUS
0000	0000	0000	0000	0000	9000	0000	0000
ALUC	ALUZ	SHFT	MIRS	SFTC	ROAD	NORM	ouas
0000	0000	0000	9000	0000	0000	0000	2000

Figure 6-3. Simulator Output Format (continued)



PAGE	0004				VORTEX	MICSIM	
CCS L	oc (0020	PAGE 0				
TS OE		MS MT	FS TF	SF GF 00 05	MR AB	IM LB LA 06 00 00	
RF 00		MF CF	WR SC 00 00	VF WF	XF SH 00 00	88 AA 00 00	
NEXT	CCS A	ORESS	0182	PAGE 0			
		P OF ST	ACK 000 N STACK	00			
	INPUT						
ALU	OUTPL	JŤ 000	0				
COU	7 0						
R 0 R 4	0000		000 R2		3 0000		
R8	0000	R9 0	000 RA	0000 R	87 0000 88 0000		
RC	0000	RD 0	000 RE	0000 R	rF 0000		
P 0201	SC 0000	0PR 0000		TOKR IBR Dood iof	-	STAT IOR 0000	SHFT 0U0S 0000 0000
MADS :	1 1 0						
MIR Ibr	10F9 10F9						
MMAD	0201	0000					
OVFL	SENS	TEST SSW3		ION STATE		ALUS	
0000	0000	0000		0000 000	-	0000	
ALUC	ALUZ	SHFT		SFTC ROA		QU08	
0000	0000	0000	0000	000 000	0 0000	0000	

Figure 6-3. Simulator Output Format (continued)

PAGE	0005					v	ORTE	. X	MICS	MI			
CCS L	oc o	182	PAGE	0									
TS 00	AF M	S MT				GF 00	MR OO	AB 00	IM 05	02 LB	L A 00		
RF 03		F CF				#F	XF 00	SH 00	88 00	A A 0 0			
NEXT	CCS AD	DRESS	012F	þ	AGE	0							
	NT TOP			0000 CK	0								
	INPUT INPUT												
۸ ل ې دا	OUTPO	T 00F	· 4										
COU	0 T 0											٠	
R 0 R 4 R 6 R 0	0000 0000 0000	R5 F	FFF 1000	R6 Ra	0000 0000 0000 0000	R7 RB	00	00					
P 0201	SC 0000	OPR	KREG 0000			IBR 10F9	I 10	F9	STAT		ne Dan	SHFT 0000	0000
MADS	4 1 1 0 10F9												

Figure 6-3. Simulator Output Format (continued)

IBR

10F9

0000

MMAD 0201



PAGE	0005				VO	RTEX	MICSI	4
MCCO	1							
MOPC	2							
MADS	Õ							
MBYC	0							
MIR	0000							
IBR	0000							
MMAD	00F9	0036						
		TEST	CONDI	TION S	TATES			
DVFL	SENS	SSW3	SSW2	SSW1	EMUL	ALUO	ALUS	
0000	0000	0000	0000	0000	0000	0000	0000	
ALUC	ALUZ	SHFT	MIRS	SFTC	ROAD	NORM	augs	
0000	0000	0000	0000	0000	0000	0000	0000	

Figure 6-3. Simulator Output Format (continued)



PAGE	0007				VI	ORTEX	MICSIM		
CCS L	oc	012F	PAGE	0					
7 S		MS MT OC 01	-	TF SF 00 00		MR AB	IM LB	LA 00	
R F 00		MF CF 00 00		SC VF		XF SH	88 AA 00 00		
NEXT	CCS A	DDRESS	01E0	PAGE	0				
		P DF S		0000 CK 0					
		T A 000							
ALU	OUTP	UT 000	00						
COU									
R 0 R 4	0000			R2 0000		0000			
R8	0000	R9 (0000	RA 0000	98	0000			
RC	0000			RE 0000		0000			
P 0201	\$C 0000	0PR 00F9	KREG 0000	10KR 0000	18R 0000	I 10F9			1FT QUDS
MADS	2								
MIR	0000								
IBR MMAD	0000 00F9	0036							
	****	TEST		ITION ST					·
0VFL 0000	SENS	5\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	55 m 2 0000	SS#1	6000	ALU0 0000	ALUS 0000		
ALUC	ALUZ	SHFT	MIRS	SFTC	ROAD	NORM	QU05		
0000	0000	0000	0000	0000	0000	0000	0000		

Figure 6-3. Simulator Output Format (continued)



```
PAGE
       0008
                                        VORTEX
                                                   MICSIM
 CCS LOC
             01E0
                     PAGE
   TS
        AF
            MS
                 MT
                      FS
                           TF
                                SF
                                    GF
                                         MR
                                              AB
                                                  IM
                                                       LB
                                                            LA
   00
        OB
            05
                 00
                      00
                           00
                                01
                                    00
                                         00
                                              00
                                                  80
                                                       00
                                                            00
   RF
        FF
            MF
                 CF
                      WR
                           SC
                                ٧F
                                    WF
                                         XF
                                              SH
                                                  BB
                                                       AA
   04
        00
            0.0
                 00
                      0.0
                           00
                               00
                                    00
                                         00
                                             00
                                                  00
                                                       00
NEXT CCS ADDRESS
                      0085
                              PAGE
                                     0
CURRENT TOP OF STACK
                         0000
NUMBER OF ITEMS ON STACK
   ALU INPUT A 0000
   ALU INPUT B 0000
   ALU DUTPUT
                 0000
  CIN
        0
  COUT O
  RO
       0000
              R1
                   0000
                          R2
                               0000
                                      R3
                                           0000
  R4
       0000
              R5
                   FFFF
                          R6
                               0000
                                      R7
                                           0000
  R8
       0000
              R9
                   0000
                          RA
                               0000
                                      RB
                                           0000
  RC
       0000
              RD
                   0000
                          RE
                               0000
                                      RF
                                           0000
       SC
              OPR
                     KREG
                             IDKR
                                    IBR
                                                  STAT
                                                         IOR
                                                                SHFT
                                                                       QUOS
0202
       0000
              00F9
                     0000
                            0000
                                    0000
                                           10F9
                                                  0000
                                                         0000
                                                                0000
                                                                       0000
MCCO 4
MOPC 2
MADS 0
MBYC 0
MIR
       0000
IBR
       0000
MMAD
       00F9
              0036
```

Figure 6-3. Simulator Output Format (continued)

PAGE	0009				Va	RTEX	HICSIM
MCCO	•						
	1						
MADS	1						
MBYC	Q						
MIR	0036						
IBR	0000						
MMAD	0505	0000					
		TEST	CONDI	TION S	TATES		
OVFL	SENS	SSW3	SSW2	SSW1	EMUL	ALUQ	ALUS
0000	0000	0000	0000	0000	0000	0000	0000
ALUC	ALUZ	SHFT	MIRS	SFTC	ROAD	NORM	QUOS
0000	0000	0000	0000	0000	0000	0000	0000

Figure 6-3. Simulator Output Format (continued)



P	GE	00	10						•	VORT	ΕX	MIC	SIM			
CC	:5 [.oc	0	085		PAGE	0									
	TS OF	AF OD	M :		M T 0 0	F8 00	TF 00	SF 00	GF 05	MR 00	AB 00	IM 06	LB 01	LA QO		
	RF 00	FF OA	M !		CF 00	WR 01	SC 00	VF 00	WF 00	XF 00	SH 00	88 01	AA 00			
NE	XT	ccs	AD[)RE	SS	008	0	PAGE	0							
ŅŲ	RRE MBE	NT T	TOP	OF EM	ST SO	ACK N ST	000 ACK	0								
		INF			000											
	ALU	001	PUT	. (003	6										
	COU	0 T 0														
	R 0 R 4	003		R1		000	R2	0000			00					
1	28 20	000	٥	R5 R9 RD	0	000	R6 RA RE	0000	RB	00	00					
020 P	12	SC 000		OPR		KREG	_	0KR	IBR	I		STAT			SHFT	guas
			•	oor	<i>3</i>	0000	U	000	0000	00	00	0000	00	00	0000	0000
MOF	C :															
MA(
WIR	/C () 003	6													
IBR	?	000	0													
MMA	D	020	2 (000	0											
				TE	ST	COND	;TIC	ON ST	ATES							
DVF		SEN		SSW	3	SSW2	\$5	3 W 1	EMUL	AL		ALUS				-
000	0	0000	0 (000	Ö	0000	00	000	0000	000	00	0000				
ALU		ALUZ		SHF	T	MIRS	SF	TC I	ROAD	NOF	RM	9005				
000		0000		000		0000	00		0000	000		0000				
C A C	UUT	TUN	FIN	111	3 A	TISF	ED									

Figure 6-3. Simulator Output Format (continued)

SECTION 7

MICROPROGRAM UTILITY PROGRAM, MIUTIL

The microprogram utility (MIUTIL) loads information into WCS and provides an interface with hardware features of the WCS.

Two sets of directives are provided. The basic set will allow the user to load the WCS with microassembler output, examine single WCS words and list WCS contents. The second group of directives gives the user access to the debugging features of the control store. With these directives single microstep execution can be done.

The utility operates in three environments, under the VORTEX operating system, MOS operating system and as a stand-alone program. A standard interface program provides compatibility.

7.1 BASIC ELEMENTS

The microprogram utility accepts directives as similar as possible to those of the microprogram simulator.

7.2 GENERAL FORM OF DIRECTIVE

In general a utility directives consists of a unique first character, followed by a string of parameters, terminated by a carriage return. The following sections describe the meaning of each of these first characters and permissible parameters. Table 7-1 summarizes the utility directives.

The following are the utility directives available to the user:

Table 7-1. Summary of Utility Directives

A. Basic Command Set

Pn	Page select
LC	Load central control store (CCS)
LDA	Load decoder control store (DCS) A
LDB	Load decoder control store (DCS) B
MS	Media set, selects PI for input
MR	Media reset, selects SI for input
Exm	Examine/change control store x word m
Dxm,n	Dump control store x word m through n
R	Return the operating system or exit from
	utility in stand-alone environment

B. Debugging Directives

INX	Enables control store x
TS	Trace set
TR	Trace reset
Gn	Set microprogram execution address to
	CCS word n

(continued)

Xn E	xecute n	microinstr	ructions
------	----------	------------	----------

1	Initialize WCS
Bn	Branch to CCS word n
Hn	Halt execution at word n

7.3 DIRECTIVE DEFINITIONS

In the following discussion of utility directives, the characters the user inputs are in bold-face type and explanation of the action in regular type.

All numeric values are hexadecimal.

7.3.1 Select Page (P)

This directive selects a particular WCS page for the commands which follow. The directives for loading, and dumping do not accept a page number and thus rely on the previous P command for page selection.

Before the first P command is given by the user, a default page value of ${\bf 1}$ is assumed.

The letter P is followed by a hexadecimal digit for the page number. For example P3 would select page 3.

7.3.2 Load Control Store (L)

This directive loads microassembler output into the writable control store. The user specifies which page is to be loaded by the prior P command. The user specifies which control store should be loaded by the one parameter following the letter L. C indicates central control store, DA or DB for decode control store A or B, and I for I/O control store.

For example, after P2 a directive LC would load page two of the central writable control store.

7.3.3 Examine/Change Control Store (E)

Through this directive a single word of WCS may be either examined or changed. The user specifies which control store and the word number. The page is obtained through the previous P directive.

The form of the E directive is **Exmmm** where \mathbf{x} is either C, DA, DB or I for central, decoder, and I/O control stores respectively, and **mmm** is the address of the control store word in hexadecimal notation.



The utility will type out the contents of the location followed by a carriage return. The change value format is the same as the microsimulator format. Refer to section 6.3.7 for details.

For example

.....

Action Caused

Selects page 1
Examine I/O control store location 29
Computer types contents
User changes contents to zero
Computer types location 2A
User changes its contents to zero
Utility accepts another directive

7.3.4 Dump Control Store (D)

The dump directive provides a listing of the control store contents. The page is determined by the prior P directive. The user specifies the locations and control store type in the parameters.

The general format for the dump directive is:

Dxmmm,nnn

where x is C, DA, DB or I for the specific control store (as above), mmm is the hexadecimal location where the dump is to start, and nnn is last location to be dumped. If the final location is missing, the last location of the page is assumed. If the first address is omitted, it is assumed to be zero.

Dump directive example:

MU** **P2** MU** DC

Provides listing of central control

store page 2

MU** D130,5A

Provides listing of the I/O control store, locations 30 through 5A

MU**

DI,5A MU** List from location zero through 5A

Section 7.8 shows a sample printout of the microprogram utility directive D.

7.3.5 Return to Operating System (R)

This directive causes exit from the utility. If running under MOS or VORTEX, control is returned to the operating system. If the utility is running in a stand-alone environment, the R directive causes a halt. There are no parameters, merely the letter R.

7.3.6 Media Set and Reset (M)

This directive allows the selection of an alternate device for input of utility directives. 'MS' selects the 'PI' unit for input. 'MR' returns the utility to the SI unit for input.

Note that receiving an illegal command will cause the media to be automatically reset to SI.

The following directives are designed to operate in the special hardware configuration described in section 7.5.

7.3.7 Enable Control Store (N)

This directive allows the user to enable the specified control stores. The page number used in the one specified by the last P directive.

The general form of the N directive is:

Nx

where x is D or I, which specifies enabling of the decoder or I/O control store, respectively.

For example:

MU** Ρ1

MU** ND

Enables decoder control store, WCS page 1 MU**

7.3.8 Trace Execution (T)

The purpose of this directive is to provide the user with a means of following micro execution while it is in progress. To accomplish this, the address of each microinstruction is typed before it is executed.

The general form of the T directive is:

Ta

where a is one of the following: S for setting or enabling trace mode, or R for resetting or disabling trace mode.

varian data machines



MICROPROGRAM UTILITY PROGRAM, MIUTIL

Before the first T directive is given, the trace mode is reset, i.e., turned off.

The general form of the trace output is:

p-nnn

where ${\bf p}$ is the page number and ${\bf nnn}$ is the word number of the next instruction to be executed.

7.3.9 Set Micro Execution Address (G)

This directive allows the user to choose a location for starting microprogram execution.

This routine will do the following:

- Step the WCS to stop any execution that might be in progress.
- Load the micro address register with the specified address.
- Step the WCS to load the first microword into the control buffer.
- If trace mode, the next control store address to be executed will be read from the WCS and output to the user.

This directive does not begin execution. It serves only as the setup for an X directive.

The format of the G directive is as follows:

Gn

where **n** is from one to three hex digits specifying a word number in central control store.

The page is obtained from the last P directive.

7.3.10 Execute Microinstruction (X)

This directive is used after the G directive to begin actual micro execution. It can be used to specify free-running execution or execution of a fixed number of micro's followed by a halt. By requesting execution of a single micro, followed by a halt, it can be used to stop free-running execution.

If free-running execution without trace is requested, the fine clock will simply be enabled to run free. There are two ways of interrupting this. An X directive specifying execution of one microinstruction will step the WCS. It can then be restarted by another X directive. The G directive will also stop free-running execution. It sets a starting address, however, and thus it should not be used if the interrupted execution is to be restarted where it left off.

If free-running execution is requested in trace mode, then the WCS is simply single stepped an indefinite number of times. This allows reading of the WCS address before each single step.

If execution of a fixed number of microinstructions is requested, the WCS will simply be stepped the appropriate number of times. If trace mode, then the address will be accessed from the WCS and returned to the user before each micro is executed.

The following is the format of the X directive:

Xn

Where n is zero for free-running execution or non-zero to request execution of n microinstructions.

The default value for n is 1.

For example:

MU**

X7 Execute seven microinstructions

MU**

Enable free-running execution

MU** X

Execute one microinstruction (note: this

would halt the previous free run)

MU**

7.3.11 Initialize WCS (I)

The purpose of this directive is to execute an EXC 07X command. This will deselect all WCS control stores, terminate any DMA operations in progress and enable free run of the fine clock. The result is that control will return to the ROM with all WCS activity suspended.

This command should only be used when a meaningful ROM location will receive control. Thus, it should not be used for such things as halting a free-running microprogram.

7.3.12 Branch to CCS (B)

This directive simply executes an I/O branch to the specified address in central control store. Such a branch causes free run execution to begin at that location. The B command thus produces a similar effect to a Gn, X0 directive sequence. The B directive never steps the WCS though, and thus cannot respond to the trace flag.

The general form of the B directive is:

Bn

Where \mathbf{n} is from one to three hex digits specifying a word number in central control store.

The page number is obtained from the last P directive.

7.3.13 Set Halt Address (H)

This directive may be used with the X directive to singlestep microprogram execution to a certain address in WCS.

The format of the H directive is:

Hn

where n is from one to three hexadecimal digits specifying a word in control store. The page number is specified in the last P directive.

Single stepping as a result of an X directive will be terminated when the specified location is the next one to be executed. A message in the trace format will be output to signal this.

The halt can be removed by entering H0. Only one halt address may be set at a time.

7.4 OPERATING INSTRUCTIONS

7.4.1 Program Loading

Under VORTEX, load VORTEX as described in the VORTEX Reference Manual, 98 A 9952 10x. The utility should be in the foreground library. It can be put there at system generation time or added later using the load module generator.

To load the utility and begin execution, an OPCOM schedule directive is necessary. For example:

; SCHED, MIUTIL, 3, FL, F

schedules the utility at priority three.

Under MOS, load MOS as described in the MOS Reference Manual, 98 A 9952 09x. Then, the MOS loader may be used to load the utility program. Execution will begin on successful completion of the load.

For example:

/JOB, UTIL /LOAD Utility program binary object EOF (2-7-8-9 multi-punch)

In a stand-alone environment, load the Varian 620 stand-alone FORTRAN IV system. loader as described in VDM document number 89A0226. Instruct the loader to change its logical unit numbers by entering appropriate values. Next, load the utility binary object, followed by the FORTRAN IV stand-alone system runtime I/O tape, followed by the runtime utility tape. On completion of loading, the machine will go into step. Press RUN to start execution.

7.4.2 Program Execution

After successful loading, the utility program is entered automatically. The program will first type VARIAN 73 MICRO UTILITY to identify itself. Next, the configuration will be determined by the following request:

DEBUG CONFIG? (Y or N)

The user should then type Y followed by a carriage return, if his system is in the special two-processor debugging configuration described in section 7.5. Otherwise, if his system is simply the standard configuration, the user should type N, followed by a carriage return.

Under the stand-alone and MOS environments, the micro utility will then type

EVEN WCS DEV ADDR?

The user should then type either 70, 72, or 74, depending on the hardware configuration, followed by a carriage return. This request is not made under VORTEX because the device address is specified at SYSGEN time.

The utility will then type:

MU**

to indicate that it is ready to accept a directive. Whenever an illegal directive is given, an error message is typed. Description of the various messages can be found in section 7.7. Note that a directive may be in error either due to bad syntax or due to context. An example of the latter case is giving a debugging directive in a non-debugging configuration.

During execution of the D and X directives, SENSE switch 3 may be set to terminate their execution prematurely.

SENSE switch 1 may be set during tracing to suppress listing of page zero addresses.

7.5 DEBUGGING CONFIGURATION

The additional debugging directives of the utility cannot operate on the WCS of the processor on which the utility itself is running. For this reason, a special hardware configuration is needed to use these directives.

The special configuration must have two computer systems: one with a WCS and the other actually operating the utility.

The system which runs the utility program must have the hardware appropriate for the type of operating system or for stand-alone operations. The processor need not have any WCS and the processor itself can be either a 70-series, 620/f, or 620/L. Operating system requirements prevail, since VORTEX does not run on a 620/L.

The Writable Control Store Reference Manual (Varian document number 98 A 9906 08x) describes the physical properties of this two-processor system for debugging.



7.6 UT	ILITY ERROR MESSAGES	Message	Reason
Message	Reason	CS Loadi	ng
General		MU07	Read error on BI device.
MU01	Input could not be interpreted as a valid command.	MU08	EOF encountered before load complete.
MU02	A non-hex character was encountered when hex	MU09	EOD/BOD encountered before load complete.
	expected.		Sequence error on BI.
MU03	EOF detected on SI. Return mode to operating system.	MU11	Invalid loader code.
MU04	The selected page number was not valid.	MU12	Checksum error.
	WCS Access	Field Selec	ction
MU05	Unable to access WCS: WCS is busy.	MU16	Invalid field name.
MU06	Unable to access WCS: BIC load in progress.	MU17	Invalid field value.

7.7 EXAMPLES

The following is a sample of microutility output:

PAGE 0000 09/07/73

VORTEX MIUTIL

VARIAN 73 MICRO UTILITY

DEBUG CONFIG ? (Y OR N)

900000000000000

, 0027 00000000000000000 8A, 0028 00000000000000000

MU** UDAR,B

PAGE 0001 09/07/73

VORTEX MIUTIL

DCS A , PAGE 01

0008 0000 0000 0000 0000

MU**

PAGE 0002 09/07/73

VORTEX MIUTIL

DCS B , PAGE 01

0000 0000 0000 0000 0000 0000 0000 0000 0000 8000 0000 0000 0000 0000 0000 0000 0000 0000 MU**

UC5,7



PAGE	000	23	09/0	7/73				VOR	TEX	MI	JTIL	
ccs	LOC	00	05	PAGE	01							
TS	AF	MS	MT	FS	TF	SF	GF	MR	AB	IM	LB	ĻA
00	00	00	00	0.0	00	00	00	00	00	00	00	00
RF	FF	MF	CF	WR	\$C	٧F	WF	ΧF	SH	88	AA	
00	00	00	00	00	00	00	00	00	00	00	00	
CCS L	.0 C	000)6	PAGE	01							
TS	AF	MS	MT	FS	TF	3F	GF	MR	AB	IM	LB	ĻA
00	00	00	00	00	00	00	00	00	00	00	00	ÕÕ
RF	FF	MF	CF	wR	SC	٧F	WF	XF	SH	88	AA	
00	00	00	00	00	00	00	00	00	00	00	00	
CCS L	OC	900	7	PAGE	01							
TS	AF	MS	мТ	FS	TF	SF	GF	MR	AB	IM	LB	LA
00	00	00	00	00	00	00	00	00	00	00	00	00
RF	FF	MF	CF	WR	sc	٧F	WF	XF	SH	68	AA	
00	00	00	00	00	00	00	00	00	00	00	00	

MU**
LC
LDAD COMPLETE
MU**
LI
LOAD COMPLETE
MU**



SECTION 8

DECODER CONTROL STORE, I/O CONTROL AND ADDITIONAL TOPICS

These topics are not of interest to all microprogrammers. Both decoder and 1/O control stores are options and also less trivial to program. Not all applications require an understanding of the item treated as additional topic which is multiple environment applications.

8.1 DECODER CONTROL STORE

Preliminary decoding of instructions in the instruction buffer is performed by the instruction decoder control store and the instruction decoding logic. These elements translate the 16-bit instruction into a 9-bit control-store address according to the contents of the instruction decoder control store.

The instruction decoder control store consists of two 16-word by 16-bit memory arrays. The processor implements this with programmable read-only memory (PROMS). An option of the WCS permits selection of read/write arrays to permit alternate decoding strategies.

The decoder B control store array uses instruction buffer bits 12 through 15 as an address. The decoder A control store array uses instruction bits 08 through 11 as an address. The formats for these two control store arrays are in figure 8-1.

The decoders are identified as A and B. Bits within them numbered right to left starting with zero, so that bit 10 of decoder B is identified as B10. A and B designations are accepted by microprogram simulator and utility programs.

The decoder address is enabled by the TF and SF fields both equal to 00 and the GF field equal to X1XX. If an interrupt is present, decoding is inhibited and interrupt addressing is used.

Decoder addressing will be inhibited if the IM field equals 11X0. If decoder addressing is so inhibited and no interrupts are present, field-selection addressing is used.

The possible components of a decoded address are shown in figure 8-1 and 8-2. The nine low-order bits obtained from the decoder B are always used in decoder addressing.

The five most significant bits (4-8) in decoder A are included in the control store address bits 4 through 8 by an

inclusive OR, if either of the following bit combinations exist in the first decoder output:

B12 equals zero

or

B15 equals zero

The four least significant bits of decoder A are included in the control store address bits 0 through 3 by an inclusive OR if either of the following bit combinations exist in the first decoder output.

B12 equals zero and B10 equals one

Or

B15 equals zero and B10 equals one

The contents of instruction buffer bits 04 through 07 are included in the control store address bits 0 through 3 by an inclusive OR, if either of the following bit combinations exist:

B14 equals zero

or

B15 equals zero and A13 equals one

The contents of instruction buffer bits 00 through 03 are included in the control store address bits 0 through 3 by an inclusive OR, if either of the following bit combinations exist:

B13 equals zero

or

B15 equals zero and A13 equals one

One exception to this is the contribution of instruction buffer bits 04 through 07. The contribution to control store address bit 2 will be the contents of instruction buffer bit 03 instead of bit 06, if the decoder B bit 00 equals one and the decoder A9 equals one.

Decoder addressing is used to perform a preliminary instruction decoding function. It permits instruction classes to be discriminated with the detailed decoding performed later by field-selection addressing after the instruction buffer is transferred to the instruction register.

The meaning of other bits in the two decoder control store words is shown in figures 8-1 and 8-2. These signals are available at a processor connector and are used by Varian 70 series options to detect certain instruction classes.






Figure 8-1. Decoder Control Store Format





B15=0 OR B12=0

B12 = 0 AND B10 = 1, OR B15 = 0 AND B10 = 1

INSTRUCTION BUFFER BITS 00-03

B13 = 0 OR (B15 = 0 AND A13 = 1)

INSTRUCTION BUFFER BITS 04-07 B14 = 0 OR (B15 = 0 AND A14 = 1)

ENABLED COMPONENTS ARE LOGICALLY OR'ed.

ALL DECODER COMPONENTS ARE INHIBITED UNLESS THE SF FIELD EQUALS 00 AND THE GF FIELD EQUALS XIXX AND NO ENABLED INTERRUPT REQUESTS ARE ACTIVE.

IN ADDITION, DECODING MAY BE INHIBITED BY THE IM FIELD EQUAL TO 11X0.

> * THIS BIT IS FORCED TO STATE OF INSTRUCTION BUFFER BIT 03 IF DECODER B BIT 10 IS ON AND DECODER A BIT 9 IS ON.

VTI1-1937 A

Figure 8-2. Decoder Address Components

8.2 I/O CONTROL STORE

8.2.1 Microprogram Initiation

The microinstruction can initiate I/O activity by signaling an I/O request while forming a starting address for the independent I/O control store. An I/O request is made by setting the SF field equal to 00 and the IM field equal to 111X. (If the IM field equals 1110, decode addressing is inhibited).

The I/O control-store starting address is specfied by the MT, MR and TS fields.

7	6	5	4	3	2	1	0	İ
МТ	MR		TS			AB1*	0	

1/O request I/O Control SF = 00Store Starting IM = 111XAddress

*AB1 is most significant bit of the AB field

The microinstruction can wait for completion of I/O activity by specifying a wait for I/O done. This is coded by setting

the SF field equal to 00 and the IM field equal to 0010. Execution of this and subsequent microinstruction will be inhibited until the I/O sequence is completed. If the I/O is busy performing a sequence and an I/O request is issued execution of the microinstruction specifying new I/O activity will be inhibited until the I/O completes its current sequence.

Standard I/O page zero starting addresses for processorinitiated I/O are:

Hexadecimal	
Address	Action
04	Sense, EXC or EXCA I/O sequences
OC	Data Input
1C	Data Output

I/O operations can be initiated by external events such as DMA traps. Standard I/O page zero addresses are:

Hexadecimal	
Address	Action
40	DMA trap out
50	DMA trap in
70	High-speed DMA trap out
80	High-speed DMA trap in
DC	Interrupt

8.2.2 I/O Microprogramming

The I/O control section performs I/O sequences initiated from either the Varian processor microprograms or external DMA trap requests or interrupts.

I/O microprogramming must be undertaken only with a full knowledge of the hardware function of the processor's I/O control section and the WCS's I/O control store. This is described in the Varian 73 Processor and WCS maintenance manuals (document numbers 98 A 9906 02x and 98 A 9906 08x).

No simulator program exists to aid in debugging I/O microprograms.

All special I/O microprogramming must be considered an engineering design more than a programming task.

I/O control performs the following functions in accordance with the sequence I/O microinstructions stored in the I/O control store:

- Control the source of data applied to the I/O register input bus.
- · I/O register input bus.
- · Control loading on byte shifting of the I/O register.
- Initiate memory cycle requests to the Varian 73 memory control section.
- · Initiate I/O bus control signals.
- Wait for completion of external events such as memory cycles, new processor microprogrammed requests, external control signals, etc.
- Signal completion of I/O activity to the processor's central control section.

I/O control store formats are shown in figure 8-3.

The I/O address counter is automatically incremented at completion of each microinstruction unless a "WAIT" or "IDLE" state is entered. This counter is cleared to zero by system reset.

 $\rm I/O$ microinstructions are executed from sequential addresses until the end of the sequence whereupon the $\rm I/O$ becomes idle and ready to accept new requests.

As the address counter is loaded with its starting address, the I/O control buffer is loaded with the contents of I/O control store location corresponding to the last contents of the address register. Following a system reset this will be the contents of I/O control store address zero. At all other times—it will be the ending address of the previous I/O sequence. In either case, the standard data will cause bits IDLE and DN to become true.

IDLE true indicates the I/O control is not idle and further requests are to be ignored as long as IDLE is true, the I/O address counter and I/O control buffer are enabled.

At each succeeding microinstruction time the address counter is incremented and the I/O control buffer is loaded with the contents of the address designated by the address counter. The 16 bits of the I/O control buffer control all I/O functions. Their use is described below:

CD0 Control the processor's

CD1 I/O data loop multiplexor (IOMXX+)

ÇD

1 0 I/O Register Input

0.0 ALU

0 1 Memory I/O register

1 0 I/O bus byte swapped

1 1 I/O bus

CD2 Control the processor's

CD3 1/0 register

CD

32

0 0 No action

0 1 Shift right (left byte to right byte)

1 0 Shift left (right byte to left byte)

1 1 Load from ALU

These bits do not directly control the I/O register. The I/O register may also be controlled by IDLE (when the I/O is idle, the register is continuously loaded from the ALU).

CD4 Enables the processor's I/O register onto

the E-bus.

FRY Initiates an I/O function ready (FRYX-I) signal. RYX-I is terminated 247.5 nano-

seconds later by signal IIIT-.

Spare Not used.

DRY Initiates an I/O bus data ready (DRYX-I)

signal. DRYX-I is terminated 247,5 nanoseconds later by signal IEDRYN+ derived

from IIIT-.

IDLE Determines idle/busy status of I/O control.

While busy the I/O can accept no new re-

quests.







Figure 8-3. I/O Microinstruction Format



VT11-1934

Figure 8-4. I/O Control Simplified Block Diagram

WAIT Places the I/O control in a "wait" state by inhibiting address counter and ROM buffer clocks until receipt of a designated signal. The I/O may wait for any of the following:

- · new processor request
- · processor interrupt flag reset
- · data memory cycle complete
- external wait signal

Selection of the specific condition is determined by the function bits EF2, EF1 and EF0 of the I/O control buffer.

RQM Requests a DMA memory cycle from the processor's memory control.

CRY Channel request. Reserved for future option.

Results in an I/O done signal (IDNC-low) to signal the processor of completion of the I/O sequence.

F2 Function bits which control:

DN

- selection of "wait" condition
- · advance of interrupt clock counters
- steering of DRY
- acknowledge interrupt requests
- · loading of new sequence addresses

Any I/O sequence continues through successive ROM addresses until address counter and ROM buffer clocks are inhibited by either of two conditions:

IDLE becomes false signifying end of sequence or WAIT becomes true signaling that the current sequence must stop to wait for some external event such as:

- · memory cycle
- · new processor request
- new processor request
- interrupt flag set
- external wait line active

For programmed I/O sequences signal DN will become active and at the next microinstruction time IDLE will become active also. IDLE causes I/O sequencing to stop.

The I/O sequence is thus completed leaving the address counter loaded with an address whose contents IDLE and DN. This will be the first data loaded into the ROM buffer when clocks are reenabled.

8.2.3 Example of I/O Microprogram: Clear and Input to A

The flowchart and code sheet following describe the standard programmed I/O sequence for V73 input data transfers. The corresponding flowchart for the processor microprogram to initiate the I/O transfer may be found in the second volume of the System Maintenance Manual.

Referring to the processor microprogram flowchart for the sequence required to start the I/O operation, the first central control address is 1A0. This was obtained with decode addressing. The entire sequence will now be traced

IABM1 (1A0)

This microinstruction causes the operand register to be loaded with a mask word containing only bit 13 true. Normal addressing specifies the next address.

IABM2 (1C3)

This microinstruction specifies an I/O request with an I/O starting address of OC. If the I/O was idle (the I/O control store buffer IDLE bit was a zero) the I/O control accepts the starting address and simultaneously loads its control buffer with a standard code of 0088. This places the I/O in its "busy" state and signals the processor that the I/O operation was accepted.

EF			
2	1	0	
0	0	0	Select wait on external signal IEXW +
0	0	1	Load new sequence address from CPU if CRQIO+
0	1	0	Advance IUCX and IUCF clock counters
0	1	1	Select wait for memory cycle complete
1	0	0	Select wait on CPU request
1	0	1	Steer DRY to DRYX-I
1	1	0	Acknowledge interrupt sequence request
			from CPU
1	1	1	Not used

During this microinstruction the processor transfers the operand register to register E (this register has been designated S1).

IABM3 (1F3)

This microinstruction logically OR's the contents of register E with the masked (bits 0.8) contents of the instruction register. This places the device address, function code and bit 13 (specifying an input transfer) at the ALU output.

In the I/O control the I/O microprogram is executing the microinstruction at location OC which loads the I/O register with ALU output data.

The processor microprogram specifies a "Wait for I/O Done" which causes further processor operations to be suspended until the I/O control signals completion. The remainder of the I/O sequence will now be traced. Addresses are sequential.

I/O address OC is "NOP". It performs no function.

Table 8-1. I/O Microprogram Example Code

I/O address of continues to enable the I/O register to the I/O bus and generates the IFRYX-I control signal to signal I/O devices that a new address and function code may be sampled.

I/O address 10 performs the same function as OF. This allows for I/O bus settling time.

I/O address 11 selects the I/O bus as an input to the I/O register. The selected I/O device may place its data on the I/O bus.

I/O address 12 continues to select the I/O bus as an input to the I/O register and generates control signal IDRYX-I.

I/O address 13 continues to select the I/O bus as an input to the I/O register, continues to generate IDRYX-I and causes the I/O register to be loaded with the data placed on the I/O bus. I/O control buffer bit "DN" becomes false permitting microinstruction execution to proceed.

I/O address 14 returns the I/O control to an idle condition. Simultaneously the next central control microinstruction is executed.

CIA (09D)

This microinstruction transfers the I/O register contents to register 0 (the A register). The program counter is incremented and a new instruction fetch is initiated. The microprogram branches to SS3M (02D) where the instruction buffer is decoded to branch to the start of the next instruction.

Note that I/O address 15 will be executed when the next I/O operation is started. This microinstruction contains the standard code of 0088 which will place the I/O in its "busy" state.

8.3 MULTIPLE ENVIRONMENT APPLICATIONS

This section describes using the Varian 70 series WCS for extended instruction execution and dual/multi environment applications.

This section discusses the application of WCS to extend the standard V70 series emulation of a Varian 620/f to perform additional instructions and functions. It also discussed a dual environment implementation, which can be extended to multi-environment machine.

Application of the WCS to Extend Execution Capabilities

Using the macro BCS, it is possible to define entry points in extended micro store for a large number of special functions. These extended functions can be defined to use V70 series hardware not explicit in the 620/f emulation such as 16 general purpose accumulator registers and more explicit status testing. Examples of application of this capability would be implementation of floating point arithmetic, stack organizations and so on. Characteristic of extended operations is that no primary decodes would occur during the operation (exceptions are possible of course). It is possible to enable interrupts while disabling primary decode so it would be possible to allow interrupts during very long microsequences. However, the point of interruptability and its ramifications would have to be carefully considered.

Application of the WCS to Dual/Multi Environment Operation

Emulation of instruction architectures other than that of the host machine is achieved by performing primary control store address decoding in the WCS extended control store. It is possible to have unique architecture in each 512 word block of control store. Some possible examples of this would be:

- Hardware emulation of a VXX machine under control of WCS in the V70 series systems.
- 2. Implementation of a higher level language processor operating under control in the V70 series systems.







Figure 8-5. Flowchart of I/O Microprogramming Example

VTII-1812



VTII-1815

Figure 8-5. Flowchart of I/O Microprogramming Example (continued)

An Example of a Second Environment Architecture and Call Sequence

For our example, we will define a second environment E2 (as distinguished from the V70 series system environment E1) which can use general registers of the V70 series systems as stack pointers, general purpose accumulators and so forth. The question arises as to interruptability of this second environment and what registers are available to E2.

A macro sequence to call E2 from the V70 series systems could be:

P BCS (105000) page jump to E2 entrance micro


(P) + 1 xxxxx LOC of first instruction of E2 in main memory

(P) + 2 BCS (105001) page jump to E2 interrupt return entrance

E2 Entrance and Interrupt Micro Code

The normal entrance micro code saves (P) + 2 at register E for reference in case of an interrupt. Also, it can be used to return jump to the next V70 series system instruction when environment 2 is completed.

Upon receiving an E1 interrupt while in E2, the microsequence (simplified) is as follows:



The content of E is the return instruction location as required by control word 0D1. Only registers 3,4,5, E and F may be subsequently modified by 620 code and it is only necessary to save 3,4,5 as the return path will supply restoration of E.

The interrupt return is implemented via the BCS at the V70 series interrupt return reference. The interrupt return entry code restores registers 3, 4, 5 from A, B, and C respectively and stores the location of the interrupt return BCS in E. The code then restarts the instruction pipeline at the reference stored in D. Note that the 70 series interrupt routine is responsible for maintaining A, B, and X registers (0,1,2).

E2 Register File Usage

We can now see that the second environment has 10 registers (0.9) available for general purpose use, while E is allocated for the interrupt return page jump instruction address. Registers A, B, C, D and F are also available for intermediate usage between interruptable states.

Considerations of Saving and Storing Status

The above example does not define how status is to be saved and restored. This should be considered when defining the interruptability of the second environment. In any event, register and overflow status will be maintained by the V70 series environment interrupt routines but the equal, less than and greater than status is more difficult. This may involve saving the status in the interrupt return micro code.

Further Discussion of Multi-Environment Systems

The above example of interrupt handling in multi-environment machine is presented as an exploration of a mechanism which solves the problem given a particular set of system restraints (interrupt service routines are in the host V70 series environment and do not use other than normal 620/f instructions, i.e., instructions only use registers 0, 1, 2, 3, 4, 5, E, F).

Each different set of environments may require different mechanisms of interrupt handling. Some will require saving registers in main memory, possibly at locations relative to the location of the interrupt return page jump. An alternate environment might utilize its own I/O drivers,

which would involve locking out interrupts and swapping out interrupt entrance code and possibly also the interrupt processing routines. In this situation the second environment might offer system executive control as well as its optimized functions. When environment, register save/restore will probably have to be comprehensive and in main memory.

Other Multi-Environment Considerations for the V70 Series System Reset

The system reset function will normally be wired to return control to the host module (normally zero).

Power Fail/Restart

The system executive is expected to contain the necessary job restart information in case of a power fail. Therefore, the host environment is not required to save facilities of an alternate environment (some of which are unknown to the host machine). The E2 environment could be saved if desired by using a special instruction such as a 620/f extension macro which saves and restores the file.

Step Mode

If it is desirable to single step computer operation in alternate environments, it is necessary to micro code a halt loop in that environment. The alternate environment has the option of enabling or disabling the step function in its micro code.

Conclusion

This section described two basic applications for the Varian 70 series WCS. Its use for extending the instruction set of the standard 620 emulator is quite straight forward. Its application to produce a dual or multi environment machine was also seen to be practical and feasible with the system problem of interrupt handling examined in some detail. In fact, a second environment which offered 10 general purpose registers and 5 scratch registers for implementing stack/queue pointers, floating point registers or whatever, was demonstrated.

Because of the ability to add new instructions to the 620 emulation in the V70 and the flexibility of micro coding, the example is really only one of many possibilities. The mechanism generally will be designed to meet requirements of the system definition.



SECTION 9 GLOSSARY

text. These defir	descriptions of terms appearing in the nitions reflect the usage preferred for minimum of terms. Whenever two words		source on the B bus or a part of mask literal
have been used p	reviously for the same item a choice was he most meaningful and unambiguous.	BCS	mnemonic for Branch to Control Store, a 16-bit MACRO instruction which initiates execution of microprograms
AA	microinstruction field of bits 0 - 3 to select an ALU source on bus A	BIC	in WCS Buffer Interlace Controller
	and/or destination	5.0	butter interface controller
AB	microinstruction bit 35, which is used in field-selection addressing and I/O requests	binary	numbering system in which only two states are represented, one and zero
addressing	determination of next instruction to be executed	BYTA	flag which indicates left or right byte of word
AF	microinstruction field which contri- butes to address generation	byte	8-bit unit
ALU	Arithmetic and Logical Unit, the logical and storage providing data transfer and basic arithmetic and logical operations in the processor	. CF	microinstruction field which varies the type of carry action on ALU actions
ALUC	flag for ALU carry, bit 11 of proc- essor status word	control buffer	contains current microinstruction being executed; separate for central control logic (64 bits) and I/O control logic (16-bits)
ALUO	flag for ALU output all ones, bit 9 of processor status word	control	memory in which microinstructions
ALUS	flag for ALU sign, bit 10 of proc- essor status word	store	are stored
ALUZ	flag for ALU output all zeros, bit 2 of processor status word	cycle	time required to execute one micro- instruction
application software	program oriented to solving problems rather than managing systems resources	cycle, memory	time required to access and restore storage in main memory
ASCII	American Standard Code for Infor- mation Interchange codes for char- acter representation	cyclic redundancy check	technique for validating storage or transmission reliability
assembler	computer program which translates symbolic statements into machine executable instructions, see MIDAS	data path	transfer media for data within processor
ВВ	microinstruction field of bits 4 through 7, which specify the ALU (continued)	DCS	Decoder Control Store, optional programmable control store for instruction decoding

GLOSSARY OF MICROPROGRAMMING

DMA	Direct Memory Access	LA	microinstruction field which in conjunction with AA specifies the
direct addressing	instructions contain actual effective memory address to be used, in con- trast with relative or indirect ad- dressing	LB	ALU input on bus A microinstruction field which in conjunction with BB specifies the ALU input on bus B
DSB	shift flag; SHFT		
emulation, 620	standard microprogram that resides in control store	MAD	Memory Address Register
	page 0, and directs execution of Varian 620 instructions	mask	literal constant ANDed with instruction register
FF	microinstruction field which specifies ALU action	memory map	hardware option to allow addressing memory to 256K
field select	technique of addressing which uses the bits of the instruction re-	microinstruc- tion	64-bit word from WCS specifying the actions to occur during one cycle
	gister to determine a microprogram branch address	microprogram	vehicle for implementing control function of a computer
GF	microinstruction field, which specifies condition to be tested	MIR	Memory Input Register
CDD		MIRS	flag for memory input register sign
GPR	general-purpose register, one of 16 16-bit registers	MK	16-bit mask field (assembler mnemonic)
GPRS hexadecimal	general-purpose register 0 bit 15 (sign) numbering system using base 16, re-	MR	microinstruction bit 37 used to specify I/O address bit 6 or to control AB field use
or hex	presenting numbers with digits and letters A through F	MS	microinstruction addressing field
IF	Instruction Fetch	MT	bit 50 of microinstruction which specifies bit 7 of an I/O address
· :	interrupt address supplied by option board to indicate type of interrupt	MULS	Multiply Sign flag
IM	microinstruction field designating type of memory control	NORM	Normalize flag
instruction buffer	storage for instruction immediately after fetched from memory	OF	Operand fetch
instruction register	storage for instruction for an instruction to be executed	OP	microinstruction fields combined to specify ALU action (bits 23 - 17)
IOCS	I/O Control Store, optional	OPR	operand register
	unit of programmable storage for varying I/O rates and disciplines	overflow	ALU action indicated by OVFL flag; condition caused by attempt to push too many addresses into micro-
IOR	I/O Register		program stack
key register	four-bit register which supplies	Р	program counter
	signals for memory operations used by memory-map option	page	unit of writable control store of 512 words, 64 bits each



GLOSSARY OF MICROPROGRAMMING

page jump	a branch with a microprogram beyond the extent of the page currently being executed	stack, microprogram	linked storage locations (16) used in microprogram subroutine call and return
рор	to remove an address from top of microprogram stack	STAT	processor status word
processor	unit that performs and controls execution of instruction	STEP	mode of computer execution one instruction at a time
program		ssw	SENSE switch 1 - 3 on control panel
counter	register for memory address; usually used for keeping track of MACRO level execution	SUPR	supervisor mode flag, bit 1 of processor status word
push	to add an address to top		
•	of stack	TF	microinstruction field of bits 45
pipelining	technique which allows next instruc- tion to be fetched during an other- wise unused memory cycle		and 46 which specify whether testing occurs and whether it is for true or false condition
Quos	flag for quotient	TS	microinstruction field of bits 60 through 63, which selects a field from the instruction register,
RF	microinstruction field of bits 24 through 26 used to specify transfer and increment of some special registers		specifies a page number for a page jump, contributes a portion of an I/O address, or enables selected interrupts
ROM	Read Only Memory: such as page 0 of V70 series control stores; contains the microinstructions to emulate Varian 620 system	underflow	condition upon attempting to remove or pop more addresses than are in a microprogram stack
SC	bit 15 of microinstruction; specifies shift of operand register or is part of mask literal	VF	microinstruction bit 14, which specifies moving bit 15 of R0 to divide-sign bit (DSB), or a part of mask
SF	bits 42 and 43 of microinstruction;		
	specify interpretation of the IM field	wcs	Writable Control Store; which is read and loaded over the I/O bus
SH	microinstruction field which specifies some special ALU actions or shift operations	WR	microinstruction field of bit 16 that specifies whether or not the general-purpose registers
SHFT	flag for shift		are being loaded
SHTC	flag for overflow of the shift counter	WF	single bit (13) in microinstruction to designate transfer of the ALU