INTRODUCTION

<u>A Programmer's Guide to the X-6 Assembly System</u> is concerned with the preparation of a data processing program for the X-6 assembly on a USS 80 or 90 Tape System. For the most part, this consists of the coding of the object program according to X-6 symbolic and relative coding conventions and the preparation of the punched card input deck to be processed by the X-6 Assembly System program. Such preassembly preparations are covered in detail. An understanding of the reasons for these preparations, however, is only possible through a general knowledge of the processing steps during the actual assembly by the X-6 system. For this purpose, a general description of the X-6 processing has been included. The details of the processing can be found in the flow charts of the X-6 Assembly System.

Most of the examples used are applicable to both the USS 80, 80 Tape, and 90 Tape computers. Some, however, are inimical to one computer (for example, three part alphabetics and interlaces).

Much of the description and terminology used in this manual presupposes that the reader has a general knowledge of machine coding and operation of the USS 90/80 computers.

TABLE OF CONTENTS

INTRODU	CTION
GENERAL	DESCRIPTION
X-6 INS	TRUCTION CODES
ADDRESS	ING
I. In	struction Addressing
Α.	Space Addressing
В.	Tag Addressing
	1. Permanent Tags
	2. Temporary Tags
С.	Overflow Addressing
D.	Absolute Addressing
E.	Register Addressing
II. Da	ta Addressing
Α.	Working Storage and Constant Addressing 19
В.	Table Entry Addressing 23
С.	Interlace Addressing
LATENCY	MINIMIZATION
CLOCK M	ODIFICATION
LIBRARY	ROUTINES
ASSEMBL	Y INPUT CARDS
I. Syn	nbolic Deck Organization
II. In	put Card Format
Α.	Label Card, Card Type 1
В.	Restrict Card, Card Type 2
C.	Tag Equals Card, Card Type 3
D.	Interlace Card, Card Type 4
E.	Tables Card, Card Type 5
F.	Specifications Card, Card Type 6
	Operation Header Card, Card Type 7
	Detail Card, Card Type 8
	Operation Sentinel Card, Card Type 9
	End-of-Run Sentinel Card, Card Type 10


3

OUTPU	T CARD	FORMAT	•	• •	•	•	•	•	•	٠	•	•	•	•	•	•	•	•	•	•	•	•	•	57
PROGR	AMMING	PROCED	URES	5.	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	58
I.	Flow-(Chartin	ng ,	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	58
II.	Coding	g • • •	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	59
PREPA	RATION	FOR TH	E X-	-6	ASS	SEM	BL	Ϋ́	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	60
OPERA	TING I	NSTRUCI	IONS	5 F	OR	ΤH	E	X-	6	AS	SE	ME	3L Y	<u>r</u>	•	•	•	•	•	•	•	•	•	61
I.	Loadi	ng and	Asse	emb	ly	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	٠	•	61
II.	Error	Codes	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	62
III.	Stop (Codes .	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	63
IV.	X-6 S	torage	Layo	out	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	64
APPEN	лт хта	- OPERA	יסדייע	18	A NT	5	SUF	RO	TTT	ידא	E.S	5					`							
WITH	IN THE	X-6 AS	SEMI	ЗLY	S	YSI	'EM	P	RO	GR	AM	[•	•	•	•	•	•	•	•	•	•	•	67
APPEN	DIX II	- X - 6	FLOU	v-C	HAF	RTS		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	71

GENERAL DESCRIPTION


When the X-6 coding of a data processing program or operation has been completed, this coding, and any further information required by the X-6 Assembly System for the processing of the coding, is punched on appropriate input card types. These input cards are then placed in a specific order in the input deck and the actual assembly is begun.

Each card type will be processed in a specific way:




U 1774.1


1



Detail cards contain the instruction lines and constants of a program. Only Detail card processing will produce output punching. The four basic steps in Detail card processing are:

- 1. Handle the a address.
- 2. Analyze the instruction code and separate instructions from constants. For instructions, obtain a code word to control further processing by the use of the necessary increment needed between the a, m, and c addresses and substitute the computer code equivalent of the mnemonic code. Determine if one or both of the m and c addresses are significant.
- 3. Handle the m address if necessary.





End input card signals the last card of the program being assembled. It contains the instruction to be used by the loading routine to start execution of the assembled program.

X-6 INSTRUCTION CODES

X Mnem Co			Computer Code	Minimum Word Times	Function
Arit	hmet	ic			
ADD	m	с	70	5	Add (m) to (rA). If over- flow, next instruction is c+1.
SUB	m	с	75	5	Subtract (m) from (rA). If overflow, next instruc- tion is c+1.
MUL	m	с	85	105	Multiply (rL) by (m).
DIV	m	с	55	115	Divide (m) by (rL). If overflow, next instruction is c+1.
Tran	sfer				· · ·
LDA	m	С	25	24	Load rA: (m)——rA.
LDX	m	с	05	4	Load rX: (m)——rX.
LDL	m	с	30	4	Load rL: (m)rL.
STA	m	с	60	4	Store rA: (rA) m] connet
STX	m	с	65	24	Store rX: $(rX) \longrightarrow m$ m cannot Store rX: $(rX) \longrightarrow m$ be regis-
STL	m	с	50	չ ₊	Store rL: $(rL) \longrightarrow m$ ter ad- dress.
ATL	-	с	77	3	$(rA) \longrightarrow rL.$
CTA	m	-	23	3	$(rC) \longrightarrow rA.$
CAA	m	-	36	3	Clear rA to zeros: Ø→→rA. Original sign remains.
CLA	m	-	26	3	Clear rA to zeros: ∅→rA. Sign +.
CLX	m	-	06	3	Clear rX to zeros: ∅→→rX. Sign +.
CLL	m	-	31	3	Clear rL to zeros: ∅→rL. Sign +.
CAX	m	-	86	14	Clear rA and rX to zeroes. Sign of rL goes to rA and rX.

U 1774.1

Mner Cc	-6 Ionic de		Computer Code	Minimum Word Times	Function		
Tran	ıslat	е					
CTM	-	с	12	3	Translate card to machine (computer) code: 80CC (rA, rL, rX)> MC-6 (rA, rX); Ø> rL.		
MTC	-	С	17	3	Translate machine (com- puter) to card code: MC-6 (rA, rX)→80CC (rA, rL, rX).		
TXM	-	С	C3	3	Translate XS-3 code to machine (computer) code: XS-3 (rA)→→MC(rA).		
TMX	-	с	C1	3	Translate machine (com- puter) code to XS-3 code: MC(rA) ──→XS-3 (rA).		
Index Registers							
LIR Abs	m solut	c e	02	3	Load index register: m portion of instruction word —>rBi.		
Add	ress				word — rBI.		
IIR	m	с	07	չ ₊	Increment Index Register: m portion of instruction word +(rBi) \longrightarrow rBi and to m portion of rA; $\emptyset \longrightarrow$ balance of rA.		
Note dres	: Wł s poj	nen ei stion	ther an L <u>must</u> be a	IR or IIR ins n absolute add	truction is used, the m ad- dress.		
Comp	ariso	on					
TEQ	m	с	82	3	Test (rA) and (rL) for equality: If =, next in- struction at m. If ≠, next instruction at c.		
TGR	m	с	87	3	Test (rA) and (rL) for magnitude: If (rA) > (rL), next in- struction at m. If (rA) \leq (rL), next in- struction at c.		

Mneg	K-6 nonic ode		Computer Code	Minimum Word Times	Function
Logi	ical				
BUF	m	с	20	λ ι	Superimpose (m) on (rA) → rA.
ERS	m	с	35	<u></u> γ+	Extract (m) from (rA)→rA.
SHR	∆∆∆nn	с	32	3+nn	Shift right nn places: $(rA) \longrightarrow (rX) \longrightarrow rA$. nn is number of places to be shifted within range OO through 10.
SHL	ΔΔΔnn	с	37	3+nn	Shift left nn places: (rA) — Ø. nn is number of places to be shifted within range OO through 10.
ZUP	-	с	62	դ	Zero suppress commas and zeros. MC-6 in rA, rX.
JMP	m	-	00	2	Jump to m.
STP	m	с	67	-	Stop. m or c is alternative. next instruction (re- quires manual interven- tion).
High	n-Speed	i Pr	inter		
PBT	m	с	27	3 if c. 4 if m.	Printer test. If printer free, next instruction at m. If printer is not free, next instruction at c.
PFD	∆∆∆nn	с	16	λ ι	Advance nn lines. nn is within the range OO through 79. If abnormal operation of HSP, next instruction is c+1.
PRN	PyOnn	С	11	592	Advance and print. y=Print interlace (0 through 9). nn=number of lines to ad- vance (∆0 through 79). If abnormal operation of HSP, next instruction at c+1.

X-6 Mnemonic Code	Computer Code	Minimum Word Times	Function
High-Speed	l Card Reader	2	
HBT m	c 42	3 if c. 4 if m.	HSR buffer test: if buffer loaded, next in- struction at m; if buffer not loaded, next instruc- tion at c.
HBU HnOOd	c 96	203 if d=0. 215 if d=1.	
HCC m	c 72	3 if c. 4 if m.	HSR card cycle. If HSR interlock, next instruc- tion at m. If HSR not interlocked, next instruction at c. If abnormal operation of HSR, next instruction is c+1.
HSS ∆∆n00	c 47	3	HSR stacker selection. n=stacker 0, 1, or 2.
Read-Puncl	n Unit		
RBT m	c 22	3 if c. 4 if m.	RPU buffer test. If buffer loaded, next instruction at m. If buffer not loaded, next instruction at c.
RBU RnOOd	с 46	203 if d=0. 215 if d=1.	<pre>RPU buffer unload. n=RPU input interlace (0 through 9). d=0 if no automatic translation. 1 if automatic transla- tion.</pre>
RCC OnOOd	c 81	203 if d=0. 215 if d=1.	

Mnemonic Code	Computer Code	Minimum Word Times	Function
			If abnormal operation of RPU, next instruction is c+1.
RSS – c	57	3	RPU select Stacker 1.
Magnetic Tape			
TST m c	C2	3 if c. 4 if m.	Test servo availability. If servo free, next in- struction at m. If servo not free, next instruc- tion at c.
TBL xn000 c	C6	205	Tape buffer load. x=T or Z. n=Tape interlace (O through 9).
TBT m c	C7	3 if c. 4 if m.	Test tape buffer. If buffer not available, next instruction at c. If available, next instruction at m.
TRW ∆∆xyO c	F2	600 ms.	Rewind tape to first block condition. x=servo number (0 through 9). y=0 if rewind without in- terlock. 2 if rewind with inter- lock.
TBU xn000 c	F6	205	Tape buffer unload. x=T or Z. n=Tape interlace (O through 9). If abnormal operation of tape, next instruction is c+1.
TRD ∆∆xyz c	G2	17	Read one block from servo x into tape buffer band. x=servo number (0 through 9). y=0 if USS mode. 5 if UNIVAC mode.

X-6 Mnemonic Code		Computer Code	Minimum Word Times	Function
				z=direction and gain:
				O=forward normal. 1=forward low. 2=forward high. 5=backward normal. 6=backward low. 7=backward high.
TWR xyO	с	Η2	17	Write one block from the tape buffer band onto the tape. x=servo number (0 through 9). y=mode and density. 0=USS 250 cpi. 5=UNIVAC 250 cpi. 6=UNIVAC 125 cpi.

PRINTED EQUIVALENTS FOR ALPHA-NUMERIC COMPUTER CODES

X-6 Mnemonic Code	Computer Code	Printed Equivalents
TST	C2)2
$\mathbb{T}\mathrm{BL}$	C6)6
$ extsf{TBT}$	C7)7
TRW	F2	(2
TBU	F6	(6
TRD	G2	;2
TWR	H2	'2
TXM	C3)3
TMX	C1)1

9

ADDRESSING

The X-6 Assembly System will generate absolute a, m, and c addresses with optimal latency address development. In the assembly of a program, however, it may be necessary to establish certain relationships between data being assembled and data that has already been assembled or that will be assembled. The program is coded in small segments, termed "operations", with each of the operations coded by one or more programmers. To assemble these operations, X-6 instructions must be coded in such a way that the relation of each operation to any other is taken into account. It may also be that certain routines such as 90/80 HSR and RPU routines which already occupy fixed locations will be used with the program. Such routines must be referenced in absolute notation only and the assembly system must be restricted from assigning any of the fixed locations.

Various methods of addressing that relate lines and operations or that restrict the generation of addresses may be used. In a general sense, these methods come under the headings of Instruction Addressing and Data Addressing.

- I. INSTRUCTION ADDRESSING
 - A. Space Addressing

Space addressing relates two successive lines of coding. It cannot relate one line of coding with another line separated from it by any intervening coded lines.

When the a, m, or c address of an X-6 instruction is filled with spaces, these spaces will have one of several meanings:

 Following any instruction code that requires an m and c address, spaces in these portions will be interpreted:

Portion

Meaning

- c The next instruction to be executed is in the next line of coding. Therefore, the address generated for and assigned to this c will be identical to the a address assigned to the next line.
- M A computer operation is to be performed on the word in the next line of coding; or, the next instruction to be executed is in the next line of coding. Therefore, this m will be identical to the a address assigned to the next line.

2. When an instruction code requires only an m or only a c address, the portion not used may be filled with spaces or any other characters without affecting the program.

When using space addressing, certain restrictions must be observed:

- Spaces cannot be used in both the m and c addresses of an instruction unless the instruction requires only an m or c address. If spaces are used when the instruction requires both an m and c address, the spaces in the m portion will be assumed to be in error and an error code will appear when the X-6 listing is printed out during assembly.
- 2. When an m or c address necessary to the instruction is space filled, the next line must contain spaces in the a address. If the a address in such a case does not contain spaces, it will be processed correctly but the line with spaces in the m or c address will not. When the X-6 listing is printed during assembly, an error code will be printed with the line containing the a address to indicate that the previous line must be recoded.

Examples of Space Addressing:

a Op	o m	с	Remarks
$\Delta\Delta 553$ LDA	∆4211		This c and the next a ad- dress will be the same.
ΔΔΔΔΔ LDY	∆4216		This c and the next a ad- dress will be the same.
AAAA CTN	ΩΔΔΔΔ		This m is ignored; this c and the next a address will be the same.
ΔΔΛΛΔΔ LDA		∆4211	This m and the next a ad-
	00000	∆0001	dress will be the same; the contents of the mext coded line will be loaded in rA. The next instruc- tion is in the coded line with 4211 in the a address.
∆42 11 STA	∆42 1 5		The contents of rA will be stored in 4215. This c and the next a address will be the same.

а	Op	m	с	Remarks
	JMP			This c is ignored; this m and the next a address will be the same.
	TEQ		∆4630	This m and the next a ad- dress will be the same. When the assembled program is used, if the result of the test is equality, the next instruction will be at the address generated for the m address; if in- equality, the next instruc- tion will be at location 4630.

B. Tag Addressing

A tag is a symbolic address that relates one non-successive line of coding with another and may be either a temporary or permanent tag. It may be used for an entrance to or an exit from common subroutines, to transfer control to a common line at the end of a branching chain of instructions, to transfer from one operation to another, or to reference lines that may be modified.

A temporary tag refers only to lines within the same operation in which it occurs. When a tag is referenced by more than one operation (that is, when it is referenced by lines within other operations than the one in which it occurs) it is a permanent tag.

To conserve the memory space used during an X-6 assembly, a table is kept of each type of tag. The tag identifier and the address assigned to it are entered in the appropriate table. When an operation has been processed, the temporary tag table is erased so that the temporary tags of the next operation to be assembled may be stored in those same table locations. The permanent tag table is not erased (thus permitting communication between operations).

1. Permanent Tags

A permanent tag is coded by using all five digits of the X-6 symbolic address:

Digits

12345

Symbolic Address PPPPm

- PPPP (Digits 1-4) identifies a permanent tag and may be composed of alphabetic and/or numeric characters. Since identification depends on the use of these digits (plus m), the first digit cannot be Δ or 0.
 - m (Digit 5) specifies the memory area the tagged line is to be assigned, or it may refer to an overflow or c+1 condition (see Overflow Addressing, below).

In either case, m must be one of the follow-ing:

- N for Normal Access memory assignment.
- F for Fast Access memory assignment.
- <u>O</u> or 'P for overflow condition.

When assigning permanent tags, the following should be observed:

- a. No more than 300 permanent tags can be used in each program.
- b. Permanent tags may be assigned to a specific memory location by the use of a Tag Equals Card, Card Type 3 (see Input Card Section, below).
- c. The identifier of the tag (digits 1-4) is arbitrary. It is recommended that a meaningful tag coding scheme be developed for each program. This may be found useful after assembling the X-6 Instruction Deck in checking the X-6 listings.
- d. An overflow line should be given a permanent tag if the overflow subroutines referenced are used by more than one operation.

Examples of Permanent Tag Coding:

Coding	Remarks
AAAAA LDA ASINF AAAAA	Loal rA with the line whose a address is ASINF.
AAAAA ADD KOO15 STINF	The constant in KOO15 is added to the contents of ASINF. Control is sent to the line whose a address is STINF.

Remarks

STINF STA ASINF A124F Restor

Restore ASINF; transfer to line A124F.

2. Temporary Tags

A Temporary Tag is coded by using three of the five digits of the X-6 symbolic address:

Digits		12345
Symbolic	Address	∆∆ttm

- tt (Digits 3-4) identifies a temporary tag and may be composed of alphabetic and/or numeric characters. Digit 2 may also be used as part of the tag identifier; however, only digits 3-4 will be processed.
 - m (Digit 5) specifies the memory area the tagged line is to be assigned, or it may refer to an overflow condition (see Overflow Addressing, below). In either case, m must be one of the following:
 - N for Normal Access memory assignment.
 - F for Fast Access memory assignment.
 - O or P for overflow conditions.

When assigning temporary tags, the following should be observed:

- a. No more than 50 temporary tags can be used in each operation.
- b. It is not possible to assign absolute locations to temporary tags.
- c. The identifier of the tag (digits 3-4) is arbitrary. However, to make certain that no more than 50 temporary tags are assigned in any operation, it is recommended that such tags be coded by numbers 01 through 50.
- d. Temporary tags cannot be referenced within any operation except the one in which they occur.

Example of Temporary Tag Coding:

CodingRemarksAA11N LDA WOOO5 AAAAPage/Line counter to rA.AAAAA LDL KOO12 AAAAAConstant: 00 0000 0030AAAAA TEQ AA12N AAA8NAre they equal?AA12N CLA AAA8N AAAAAZeros into rA.AAA8N STA WOOO5 AAA1NZeros into Page/line
counter; transfer to
the beginning of this
operation.

C. Overflow Addressing

Overflow, a c+1 condition, can result from either an arithmetic operation or an abnormal condition in an input or output unit. In an arithmetic operation, it is caused by the generation of a quantity beyond the capacity of the register which is to receive it. In an input or output unit, it may be due to any of a number of mechanical conditions (HSP out of paper, RPU card jam, for example). In either case, the instruction to be executed in the program is determined by the addition of 1 to the c portion of the instruction in which the overflow condition occurred.

There are eight X-6 instruction codes that can result in overflow conditions: ADD, SUB, DIV, RCC, HCC, PRN, PFD, TBU. Whenever one of these codes is used, a subroutine should be coded that will handle the possible overflow condition. In X-6 coding, this is accomplished by the use of temporary or permanent tags with an <u>O</u> or P in the fifth digit position. The tag with the <u>O</u> is placed in the c address of the instruction in which overflow may occur. If there is no overflow, control will be sent to the line with the <u>O</u> tag in the a address portion. If overflow does occur, control will be sent to the line with the P tag in the a address portion. Thus, when the following instruction is assembled:

Coding

Remarks

Digits 12345 12345 12345 a Op m c $\Delta\Delta\Delta\Delta\Delta$ DIV K Δ 295 $\Delta\Delta$ 180 If overflow does not occur, control is to go to tag $\Delta\Delta$ 180.

If overflow does occur, control is to go to tag $\Delta\Delta 1.8P$.

The address assigned to tag $\Delta\Delta 1\,8P$ will be equal to the address assigned to tag $\Delta\Delta 1\,8\underline{O}$ plus 1.

When coding for overflow conditions, it should be observed:

- 1. Neither the <u>O</u> nor the P line has to follow the line from which the overflow may result.
- 2. If the subroutine coded to handle the overflow condition is common to more than one operation, a permanent tag must be used. If the subroutine is only entered from one operation, a temporary tag may be used. In either case, the tag must follow the correct format for its type (see Tag Addressing, above).
- 3. Overflow lines must be counted as part of the tag limits.

The $\underline{0}$ and the P lines must each be counted once.

Coding	Remarks
AAAAA LDA WOOO2 AAAAA	Counter (original setting 99 9999 9975) to rA.
ΔΔΔΔΔ ADD K0109 ΔΔ42 <u>0</u>	Update counter; if overflow, go to a address 42P; if no overflow, go to a address 42 <u>0</u> .
$\triangle 19$ N LDA KOOO6 $\triangle 20$ N	
$\triangle 20$ N STA $\triangle \Delta 2$ 7N $\triangle \Delta 2$ 8N	
∆∆42 <u>0</u> STA W0002 ∆∆19N	No overflow, store updated counter in WOOO2; go to a address $\Delta\Delta$ 19N.
ΔΔ42P LDA KO212 ΔΛΔΔΔ	Reset counter (99 9999 9975 to rA).
$\Delta\Delta\Delta\Delta\Delta$ STA WOOO2 $\Delta\Delta$ 22N	Store reset counter in WOOO2; go to a address $\Delta\Delta$ 22N.

D. Absolute Addressing

When it is necessary in an operation to reference a fixed computer location or absolute address, it is coded by placing the specific numeric characters that designate that location in the X-6 symbolic address, digit positions 2-5. To refer to Fast Access memory location 4318, for example, the numbers 4318 would be placed in digit positions 2-5 of the appropriate X-6 symbolic address. Digit position 1 may be coded as a Δ or 0. Thus, digit positions 2-5 when used for absolute

addressing must be in the range $\Delta\Delta\Delta0$ (or 0000) through $\Delta4999.^{1}$

An address coded in this manner will not be modified in any way. For example, if RPU04-8C01 is to be used with an X-6 coded program and it is necessary to enter the RPU04 Punch Section. The X-6 coded line that transfers control that section will contain the absolute address of the Punch Section entrance:

Coding Remarks 0p а m С 12345 12345 12345 $\triangle \triangle \triangle \triangle$ LDA $\triangle \triangle 1$ N $\triangle 3072$ Bring the contents of tagged line 1N to rA, and go to location 3072 for the next instruction to be executed. (3072 is the entrance to the Punch Section of RPU04-8C01. Control will be returned to the X-6 assembled program at the line placed in rA.) The c address could also have

been coded as 03072.

References to absolute addresses may be placed in the a, m, and c portions of an X-6 instruction.

To determine whether an address is absolute or not, during an X-6 assembly, a test is made to determine if the character in digit position 5 is alphabetic. If it is not, digit position 1 is checked. If this character is also not an alphabetic, the address is classed as an absolute address and is not modified in any way. If absolute addressing is to be used in a program, the specific locations must be restricted from assignment during the X-6 program assembly. This is done by specifying such locations, or even specific groups of locations (portions of the computer memory) on Restrict Cards, Card Type 2 (see Input Card Section, below).

E. Register Addressing

When it is necessary in an operation to address the contents of a register, the address is coded by using two of the five digits of the X-6 symbolic address:

¹If the absolute address OOOO is to be assigned, it should be noted that at least one digit must be a zero. The other digits positions may be coded as spaces.

Digit 12345 Symbolic Address △△ARi

R should be placed in digit position 4 though only digit 5 is processed.

i (Digit 5) must be:

A for register A. X for register X. L for register L.

The register contents should be added to the symbolic deck by use of a card with the register in the a address portion. This will allow the latency counter or Clock to be updated for correct address assignment of the next line to be assembled. For example:

Instruction Line

а	Оp	m	С	Remarks
$\Delta\Delta\Delta\Delta\Delta\Delta$	LDA	кооо5		Contains JMP ASINF
	ADD	K0012	$\Delta\Delta\Delta RA$	Add 00 0000 0010 to the con- tents of rA and go to rA for the next instruction. The next instruction is in line ASINF.

AAARA JMP ASINF AAA10

The card with rA in the a address portion will cause a print out on the listing. No corresponding output card will be produced.

II. DATA ADDRESSING

X-6 coding provides four basic types of data addressing:

Working Storage Constants Table Entry Interlace

Working Storage and Constant addressing refer to data (or instructions treated as data). These are stored in locations related to the lines of the operations in which they are referenced but not to themselves. Table Entry and Interlace Addressing reference data stored in locations relative to themselves, the relation to their program references being of secondary importance.

.-5.+

A. Working Storage and Constant Addressing

Both constant and working storage data may be coded with spaces in the a symbolic addresses each time they are required by the program. Such coding would assure the best possible latency positions being assigned during an X-6 assembly. However, the data would have to be placed in a specific location for each reference and could not be referenced by any line of coding other than the line directly preceding it. When time alone is the prime consideration, this method can be used to advantage. The disadvantage, of course, is that more than one location is occupied by the same data word.

To conserve memory and assure at least minimal relative latency between a working storage or constant location and the lines of the operations that reference it, such data are assigned to pools. Working Storage data would be placed in the W-Storage pool and constant data in the K-Constant pool. When assigned to a pool, the addresses generated for a W-Storage or K-Constant by the X-6 Assembly System will depend upon the address assigned to the line in which it is first referenced. During the subsequent assembly process, the same address will be assigned whenever a particular W-Storage or K-Constant occurs.

To assure minimal relative latency to all the lines in which they are referenced, W-Storages and K-Constants will be assigned by the X-6 assembly system to the Fast Access memory until all such locations are exhausted. After that, they will be assigned to the normal access bands.

The most appropriate method of addressing W-Storages or K-Constants will depend upon the program to be assembled. Final determination will be made by considerations of program memory space and running time. Whatever the method, the decision must be made before the program is coded. For example, if the program flowchart indicates that the coding will take about a thousand lines, and computer running time is critical, space addressing would be the most logical method of coding. If the flowchart indicates that storage space may be critical, working storages and constants would be pooled, or a portion pooled (those most often referenced by various operations) and others space coded.

When data is placed in a pool, consideration should be given to when the first reference is to be made to it during the X-6 Assembly. For example, if an operation is to be executed repeatedly for each input item in a program, and working storage and/or constant data used in that operation is also referenced by other operations, the first references to the W-Storage and K-Constant data during the X-6 assembly should be made in the repeated operation. Thus, minimum latency would be obtained for the references in the repeated operation and minimal relative latency would be obtained for references in other operations by Fast Access memory assignment of the W-Storage and K-Constant data.

A maximum of 300 W-storages and 300 K-Constants are allowed in a program. Both W-Storage and K-Constant entries are addressed in X-6 coding by tags conforming to a particular format.

1. W-Storage and K-Constant Addressing

The W-Storage or K-Constant tag will most often occur in the m symbolic address portion of an X-6 instruction. When the contents of the W-Storage or K-Constant is given, the tag will occur in the a portion. If the contents should be an instruction to be performed, reference may be made in a c portion.


> Coding Digits 12345 Symbolic Address yOxxx

- y (Digit 1) Either W or K must be used in this location. W=W-Storage pool. K=K-Constant pool.
- O (Digit 2) This position is ignored during X-6 Assembly. It is usually coded with \triangle or O but may be any character.
- xxx (Digits 3-5) These must be a numeric in the range 000 to 299. Leading zeros may be coded as spaces (KAAA1=KAOO1). During X-6 assembly, these digits are extracted and used to form a table look up instruction when W and K tags are converted to absolute addresses.

When coding W-Storage or K-Constant addresses, the following should be observed:

- a. The order of addressing is not important. For example, $\Delta 299$ may be referenced before $\Delta 050$.
- b. All 300 numbers for each type of tag do not have to be used in a program.

- c. An absolute address may be assigned to W-Storage or K-Constants by using a Tag Equals Card, Card Type 3 (see Input Card Section, below).
- 2. When the X-6 Symbolic deck is keypunched from the X-6 coding, for every W-Storage or K-Constant referenced in m or c addresses, there must be a card containing the W-Storage or K-Constant in the a address. For example, if in the coding there are m and/or c address references to W∆OOO through W∆OO3 and K∆O15 through K∆O17, the following cards must be part of the symbolic deck:



The contents of the constant addressed by the K-Constant tag will appear in the Op, m, and c address positions of the card. When W-Storage locations must be set to initial conditions, as with counters or limits, these initial conditions will be keypunched in the same manner as K-Constant contents. Whether the contents are for K-Constants or for W-Storages, they may be coded to be treated as absolutes, not to be modified in any way, or coded symbolically to be translated during the X-6 assembly.

3. If absolute coding is used, AAA must be placed in the Op portion. The ten digits that are placed in the m and c portions may be alphabetic, numeric, or any combination of the two. For example, the contents of the following would be treated as absolute:

a Op m c WAO74 AAA 99999 99975 KA284 AAA 00000 00000

In the case of data not to be translated into machine code, a Key of the card would also be punched. If, for example, the following K-Constants were to be used for punching and/or printing, the Key would be punched:

а	Key	Op	m	с	
K∆025	U	$\Delta\Delta\Delta$	RUN01	EDIT	2 part alphabetic, USS 90 Card code. (U=Unprimed)
к∆026	Ρ	$\Delta\Delta\Delta$	RUNO1	EDIT	(P=Primed)
K0015	U	$\Delta\Delta\Delta$	RUNO1	EDIT	3 part alphabetic, USS 80 Card code.
к∆016	Ρ	ΔΔΔ	RUNO1	EDITA	(U=Unprimed) (P=Primed)
к∆017	D	$\Delta\Delta\Delta$	RUNO1	$EDIT\Delta$	(D=Duoprimed)
к∆050	N	$\Delta\Delta\Delta$	RUNO1	EDITA	2 part alphabetic, USS 80/90 machine code. (N=Numeric)
K0051	Z	$\Delta\Delta\Delta$	RUN01	$EDIT\Delta$	(Z=Zone)

When X-6 symbolic coding is used, translation of the W-Storage or K-Constant data will be made during the X-6 assembly. The thirteen digit positions comprising the Op, m, c address portions must be used. For example, the contents of the following would be translated during assembly:

a Op m c KAOO8 LDA KAOO4 ASINF

The processing of W-Storage and K-Constant data is determine by the presence or absence of spaces ($\Delta\Delta\Delta$) in the Op portion of the coding.

4. There are six non-numeric computer coded characters. The alphabetic designations for these are:

01 01	Α
0110	В
0111	С
1101	F
1110	G
1111	Н

- 5. A \triangle or a 2 in the control column will indicate a positive or negative value (see INPUT CARD FORMAT, Card Type 8).
- 6. During the assembly of the symbolic deck, it is advantageous to group the cards containing W-Storage data together under the same operation name and the cards containing K-Constant data under another operation name (usually, WWW and KKK are the operation names used). By using such an assembly, desk checking and program testing of an X-6 assembled program is simplified: When it is necessary to check the contents of a referenced W-Storage or K-Constant, it is easier to find if the location in the deck is a known relative position.

B. Table Entry Addressing

Digit

1. A table consists of data stored at regularly spaced intervals. The contents of any particular storage location in a table may be designated as an entry. Provision has been made in the X-6 Assembly System for as many as thirty tables of up to 1,000 words each in a program. A table entry reference will usually occur in the m symbolic address portion but may occur in the a or c portion. It is coded in the following manner:

Coding

12345

Symbolic Address tnxxx

- tn (Digits 1-2) is the identifier of the table referenced: t (Digit 1) must be either S, U, or V. Thus allowing 30 possible table names.
 - n (Digit 2) must be a numeric in the range O through 9.
- xxx (Digits 3-5) is the identifier of the table entry and must be a numeric in the range OOO through 999.

Thus, S3000 would reference the first entry of table S3, V4898 would reference the 899th entry of table V4.

The order in which tables are referenced is not important (the first table might be V8, the second S1, the third U9, etc.).

2. When the number of tables that will be used in a program has been determined, each table must be described on a Type 5 Card (see Input Card Section, below). The coding on the Type 5 Card will define the location of the first table entry, the number of entries (000-999) in the table, and the desired interval between entries. When this card is processed by the X-6 Assembly System, all locations required by the table will be restricted from other assignment.

Care must be taken during the X-6 coding of a program not to reference an entry that is not in a particular table. That is, if the number of entries in a particular table was defined as 25 on the Type 5 Card, only 25 locations were restricted to that table. Should a reference be made to an entry greater than 25 for that table, it will not be detected as a logical error during the X-6 assembly.

U 1774.1

- C. Interlace Addressing
 - Positions on the Input and Output Interlaces may be referenced as absolute addresses or in X-6 symbolic coding. When referenced symbolically, the coding, which may appear in the a, m, and c symbolic addresses, is:

Coding

Digits		12345
Symbolic	address	inxyz

- in (Digits 1-2) is the identifier of the interlace.
 - i (Digit 1) specifies the I/O device and must be one of the following:
 - H the read interlace of the HSR.
 - R the read interlace of the RPU.
 - $\underline{0}$ the punch interlace of the RPU.
 - P the HSP interlace.
 - $\frac{T}{Z}$ tape interlace.
- n (Digit 2) specifies the number of the interlace and must be a numeric in the range 0 through 9.

Thus, the combination of the alphabetic specifying and I/O device and the numeric of O through 9 allows ten possible identifiers for each I/O device. Since two alphabetics may be used to specify a tape interlace, 20 tape interlace identifiers are possible. A program requiring the use of alternate input bands could be coded throughout with symbolic addresses. Alternate Cards, Type 4 (see Input Card Section, below) would be used to redefine each band.

- xyz (Digits 3-5) depends upon the action desired by the reference.
- 2. To refer to an entire hand:
 - a. xy (Digits 3-4) must be OO when reference is made to an entire band of the HSR or RPU.
 - z (Digit 5) must be 0 if the contents of the band are not to be automatically translated; 1 if the contents of the band are to be automatically translated.

(For example, HBU H1000 would dump the HSR buffer into the first and second read interlace positions without automatic translation. For automatic translation, the instruction HBU H1001 would be used.) b. When a reference is made to a complete HSP interlace band:

x (Digit 3) must be 0.

yz (Digits 4-5) will specify a number of lines and must be a numeric in the range OO through 79.

(Thus, PRN POOOO would advance the paper zero lines before printing.

PRN PO030 would advance the paper thirty lines before printing.)

- c. When an entire tape interlace is referenced, as in read and write instructions:
 - x (Digit 3) refers to the Uniservo number and must be a numeric in the range 0-9.
 - y (Digit 4) refers to mode and density and must be:
 - O for USS, 250 cpi.
 - 5 for UNIVAC, 250 cpi.
 - 6 for UNIVAC, 125 cpi (used only with write instructions).
 - z (Digit 5), used only with read instructions, refers to direction and gain and must be:
 - O forward normal.
 - 1 forward low.
 - 2 forward high.
 - 5 backward normal.
 - 6 backward low.
 - 7 backward high.

When reference is to be made to a particular word of an interlace band, the above coding cannot be used.

- 3. To refer to a particular word of an interlace band:
 - a.x (Digit 3) relates to the translation mode and must be one of the following:
 - (1) For untranslated (Card Code) words of a band:

U=Unprimed. P=Primed. D=Duoprimed (applicable USS 80 only.) (2) For the HSP Interlace and for translated (Machine Code) words:

- b. yz (Digits 4-5) relate to the word in the interlace band. The coding varies for each I/O device:
 - (1) HSR and RPU Read Stations:
 - y (Digit 4) means the read station and must be 1 or 2.
 - z (Digit 5) means one of the eight words and must be a numeric in the range 0 through 7.
 - Thus, N11 specifies the numeric portion of the second word at the first read station.
 - Z20 would specify the zone portion of the first word at the second read station.
 - U25 would specify the unprimed portion of the sixth word at the second read station.
 - (2) RPU Punch Interlace:

y (Digit 4) must be 1.

- z (Digit 5) indicates the word and must be a numeric in the range of 0 through 7.
- Thus, U13 specifies the unprimed portion of the fourth word of the punch interlace.
 - Z10 would specify the zone portion of the first word of the punch interlace.
- (3) HSP Interlace:
 - yz (Digits 4-5) must be a numeric in the range O1 through 13.
 - Thus, N12 would specify the numeric portion of the twelfth word of the HSP interlace.
- (4) Tape Interlace:

 $\mathbf{x} = \mathbf{N} \text{ or } \mathbf{Z}$

yz (Digits 4-5) when referring to a word of a tape interlace must be a numeric: in the range 00-71 of an interlace in XS-3 Code, in the range 00-99 of an interlace in USS Code.

N=Numeric Z=zone.

- 4. As examples of interlace addressing from the foregoing:
 - H1Z10 HSR interlace #1, the zone portion of word zero at the first read station. H1Z20 would be the same word at the second read station.
 - P1N13 Printer interlace #1, numeric portion of word 13. P1Z13 would be the same word, zone portion.
 - T9Z11 The ninth tape interlace, zone portion of word 11. (TRD∆∆800 would be, read one block from tape buffer band using Servo 8, USS mode, forward normal).

LATENCY MINIMIZATION

Latency minimization during a program or an operation assembly is achieved through use of a working storage location called a "Clock" in which the X-6 Assembly System stores the relative band level location. The value or setting of the clock is initially 00 0000 0000. At any subsequent time, the setting will always lie within the range 00 0000 0000 through 00 0000 0199. When an instruction line is analyzed by the X-6 Assembly System, the clock reading is used to obtain the tentative best address (TBA) for the next address to be assigned. The TBA is generated and assigned by using the value of the clock setting, incrementing the setting by the specific word increments associated with each instruction code, or by assigning a new setting to the clock and then incrementing the value of the new setting (these increments can be found in the Instruction Code Information Words Table, below). After the TBA is obtained, the available memory locations are searched. If a band location equivalent to the relative band level of the TBA is found, it is assigned. If no such band location is found, the TBA is incremented and another search is made. This process continues until an assignment is possible. When it is not possible to make an assignment because the memory is full, an arbitrary assignment to 9999 is made and the assembly continues. A printout indicating such an assignment is made in the listing. After an address assignment has been made, the absolute address is reduced to a relative band level value and is stored in the Clock.

INSTRUCTION CODE INFORMATION WORDS TABLE

If control column indicates Index Register modification, add one more word time before m.

	Digits 1-2	Digit 3 Action Code	Digits 5-7 Before m	Digits 8-10 Before	с
ADD BUF DIV ERS LDA LDL LDX MUL STA STL STX SUB LIR IIR	700555055005527 208656700 005527	000000000000000000000000000000000000000	002 002 002 002 002 002 002 002 002 002	003 002 113 002 002 002 103 002 002 002 002 002 003 003 004	
TRD TWR TRW TMX TXM ATL CTM MTC ZUP HSS RSS	G2 H2 C1 C3 77 12 17 627 57	1 1 1 1 1 1 1 1 1	000 000 000 000 000 000 000 000 000 00	017 017 150 003 003 003 003 003 004 003 003	
CLA CLL JMP CAA CAX CTA PFD SHL SHR	26 31 06 00 36 86 23 16 37 32	222222	003 003 002 003 014 002 003 222 111 111	000 000 000 000 000 000 000 000 000 00	222 is a code not affect- ting timing; 111 means use amount of shift.

	Digits 1-2	Digit 3 Action Code	Digits 5-7 Before m	Digits 8-10 Before c
HBU PRN RBU TBU TBL HBT HCC PBT RBT STP TEQ TGR TBT TST	96 11 46 F6 42 727 27 27 27 27 27 27 27 27 27 27 27 2	<u> </u>	198 197 098 098 048 198 004 004 004 004 003 003 003 003 005 004	203 592 203 203 103 205 003 003 003 003 003 003 003 003 003 0

CLOCK MODIFICATION

The purpose of the clock modification instructions is to allow relationships to be established between addresses when these relationships cannot be detected by the X-6 Assembly System. This is necessary because the X-6 Assembly System is a one pass program. Once an address has been assigned, therefore, it cannot be changed at any subsequent assembly point. Certain conditions may arise when the process by which the X-6 system assigns addresses will not result in the best latency from an overall program point of view. One example of this would be:

X-6 Coded Lines

X-6 Assembled Coding

Remarks

a	Op	m	с	
	ΤEQ	$\Delta\Delta\Delta$ 1 N	ΔΔΔΔΔ	The address for temporary tag 1N
	TGR	∆∆∆1 N		would be assigned during the assem- bly of the TEQ line. This address would then be placed in the TGR line.

2145 82 2148 2348 2348 87 2148 2351	Thus, if control is sent to 2348 by the equality test and then sent to 2148 by the magnitude test, a drum revolution would be lost.
--	--

In this case, it would be desirable to have the address assigned to 1N increased by the increment between the first reference to it in the TEQ line and the second reference to it in the TGR line so that the coding generated would be:

X-6 Assembled	Coding	Remarks
2145 82 2151 2348 87 2151		The process by which this is accom- plished will be found in the Examples of Clock Modification at the end of this section.

The clock setting may be modified by any arbitrary increment, or the clock may be set to any arbitrary band relative reading. Such modification is programmed by the use of any of seven clock modification instructions. Each such instruction used is keypunched on a detail Card, Card Type 8 (see Input Card Section, below), and filed in the symbolic deck immediately preceding the instruction the new clock reading is to affect.¹ Each of the seven

¹Clock modification cards do not require a card number in columns 6-8. Thus, they may be inserted at any time without breaking the detail card sequence and causing an entire operation to be renumbered.

clock modification instructions must have CLOCK in the a symbolic address portion of the coding.

The clock modifications may be divided into two basic types:

- SE (Set) in which a new setting of the Clock is made before incrementation by a specified number of word times. An SE in-struction may only directly modify one address in the suceeding instruction.
- AD (Add) in which a specified increment is added to the normal band relative address which the X-6 Assembly System would normally assign. An AD instruction may directly modify two addresses in the succeeding instruction.

The clock modifications and their format are as follows:

A. $\Delta \Delta \Delta$ Instruction:

Remarks

а	qO	m	с	remarks	
CLOCK		SSSSS	00xxx	The succeeding a address will	be
				modified:	

- sssss must be a legitimate X-6 symbolic address or an absolute memory location. This address will be converted to a band relative reading and placed in the clock.2
 - xxx must be a numeric increment to be added to the new clock setting in addition to the normal incrementation. The result of this addition will be the TBA for the assignment of the succeeding a address.³

²If sssss is an X-6 symbolic address that has not already been processed, it will be assigned a permanent address when the clock modification instruction line is processed. Thus, it would be assigned in minimal latency to the line just preceding the clock modification in the assembly process. If this happens, it could result in a loss of word times when the object program instruction line that first references sssss is assembled.

³The word time increment of the clock modification instructions is always added to the clock setting. Since the clock setting will always lie within the range 000-199, the setting may, in effect, be decremented by subtracting the desired decrement from 200 and using the result as the specified increment.

This is the only clock modification that does not contain a mnemonic code in the Op portion of the instruction. The same modification may be accomplished by use of the SEA instruction (see below). It is also the only clock modification instruction that does not allow the clock to be reset to its premodification setting after the succeeding desired address portion has been assigned according to the modified clock setting.

B. SE Instructions:

For each of the succeeding SE instructions, the format of the a, m, and c address is the same:

1. The a address portion must always be:

a CLOCK

2. The m address must always contain:

m

xxx0z

- xxx = The numeric increment to be added to the new clock reading that will be specified in the c portion of this instruction in addition to the normal incrementation. The new clock reading plus the increment will result in the TBA for the address to be assigned. (Spaces, Δ, cannot be used in place of zeros.)
 - z = 0 if the clock setting is <u>not</u> to be restored to its premodification setting before obtaining the TBA for the address succeeding the address to be modified.
 - z = 1 if the clock setting is to be reset to the premodification setting before obtaining the TBA for the address succeeding the address specified to be modified.

4.	The mnemonic SE inst	tructions and their format are:
	CLOCK SEA xxxOz sss	The succeeding a address TBA will be arrived at by using the band relative equivalent of sssss plus the increment xxx. The presence of O or 1 in the z digit position will determine whether the clock will be re- stored to its original setting when this modification has been accomplished or if the clock setting that results from this modification will be retained.
	CLOCK SEM xxxOz sss	ss The succeeding m address TBA will be arrived at by the above process.
	CLOCK SEC xxxOz sss	The succeeding c address TBA will be arrived at by the above process.

- C. AD Instructions:
 - 1. The a address portion must always be:

a CLOCK

- 2. The m and c address portions must always contain: m c
 - xxx0 00yyy yy = The numeric increment to be added to the present clock reading, in addition to the normal incrementation, to arrive at the TBA to be assigned to the next address specified in the operation code of the AD instruction.
 - xxx = The numeric increment to be added to the clock reading according to the numeral in the z digit. This addition is used to obtain the TBA for the address to be assigned after the address called for in the operation code of the AD instruction. If xxx=000, the address generated will be derived normally from the clock reading determined by the z digit.

(Space, Δ , cannot be used in place of zeros in the xxx and yyy portions.)

- z = 0 if the clock setting is not to be restored to its pre yyy reading before incrementing by xxx.
- z = 1 if the clock setting is to be restored to its pre yyy mo- dification before incrementing by xxx.
- 3. The AD instruction Codes, and their format, are: CLOCK ADA xxxOz OOyyy address will be arrived at by adding yyy to the clock reading. The succeeding m address will be arrived at by incrementing the new clock reading, if z=0; or, if z=1, by restoring the pre yyy incrementation clock reading before incrementing by xxx. The succeeding a address will be assigned normally.
 - CLOCK ADM xxxOz OOyyy The succeeding m and c addresses will be arrived at by the above process.
 - CLOCK ADC xxxOz OOyyy The succeeding a and m addresses will be assigned normally. The succeeding c and the a address following it will be arrived at by the above process.
- 4. When an absolute address on the Fast Access bands is specified in a clock modification instruction, the Fast Access address is reduced to a number in the range OO through 49. This is placed in the clock in the form OOO through 049. Thus, if no further incrementation is specified, the absolute address derived from this reading will have to be on an even band level on the Normal Access bands. An odd numbered band assignment on the Normal Access bands is only possible when the clock seting, plus increment if called for, is in the range 100 through 199.
- D. Examples of Clock Modification

The following examples of the use of the clock modification instruction are not intended to illustrate every possible condition that may arise. The application of these instructions will depend entirely on the nature of the object program to be assembled.

U 1774.1

1. In the beginning of this section, the following example was given:

X- 6	Symbol	ic C	oding	X-6 Assembled Coding
a	Op TEQ TGR	$1 \mathrm{N}$	C	a Op m c 2145 82 2148 2348 2348 87 2148 2351

It was noted that the address of temporary tag 1N was generated and assigned during the processing of the TEQ line. Thus, the same address was assigned when 1N was referenced in the TGR line. The result was that if during the object program execution control was sent to 2348 after the equality test and then to 2148 after the magnitude test a drum revolution would be lost. In such a case, a clock modification instruction should be used so that the address generated for tag 1N will be incremented by the word time interval between its first reference in the TEQ line and its second reference in the TGR line:

X-6 Symbolic Coo	ling	X-6 Assembled Coding
a Op m CLOCK ADM 00001		a Op m c
TEQ 1N TGR 1N		2145 82 2151 2148 2148 87 2151 2351

Thus, the address generated for 1N in the TEQ line would be incremented by 3 word times before assignment. The clock reading existing before the 1N address assignment would be used to obtain the c address in the TEQ line.

2. The X-6 Assembly System automatically increments the clock by 105 word times for every multiplication instruction: 2 word times between the a and m addresses and 103 between the m and c addresses. In those cases where the number of digits in the multiplier is known, this increment can be changed by use of a clock modification and insertion of a sentinel to the left of the most significant digit of the multiplier:⁴

⁴When the computer receives a multiplication order, the multiplier is placed in rX and a sentinel is automatically generated and placed in the least significant digit position of rA. As the multiplication process is carried out, this machine sentinel is shifted one position at a time toward the least significant digit position of rX, followed by the least significant digits of the product as they are developed. When the machine sentinel is shifted out of the least significant digit position of rX, the multiplication process stops. The product of the multiplication is in rA and rX with the least significant digits in rX. When a programmed sentinel is placed in rX with the multiplier, the machine sentinel is still placed in rA. When the programmed sentinel is shifted out of rX, the multiplication process stops. The machine sentinel is left in rX to the right of the least significant digits of the product. X-6 Symbolic Coding

a	Op		с
	${ m LD}{ m ar{L}}$	WO012	
CLOCK		03000	00000
	MUL	K0001	

Remarks

It is assumed that the sentinel has been positioned in the multiplier contained in KOOO1 and that thirty word times, plus the 2 word times between the a and m addresses, has been determined as the length of time needed for the multiplication to be completed.

Thus, the clock would be incremented by OOO before assignment of the address for KOOO1. The c address following would be generated and assigned with an incrementation of 30 word times instead of the usual 103.

3. An object program may contain a constant that is a variable instruction. This could be, AAAAA SHR AOOOO AAA7N with the amount of shift ranging from OOOO to OOO9. When assembling a shift instruction line, the X-6 Assembly System increments by the amount of shift specified by the m address plus three word times to obtain the c address. If the above line were assembled with the minimum shift value, the c address would be assigned three word times from the a address. As the instruction was executed during the object program, any incrementation of the shift value would result in the loss of a drum revolution. This can be corrected by the use of a clock modification instruction during assembly:

X-6 Symbolic Coding

a	Op	m	с	Remarks
atoar	LDA	00000	6N	Load rA with constant.
CTOCK	ADC	00000	00009	Adjust c address of constant for maximum shift value.
	SHR	00000	7N	Constant.
6N	BUF	W 3	ŔĂ	Buff in amount of shift (al- ready generated and stored in W-Storage 3) and go to rA for next instruction.

It is assumed that the constant line in this case is only referenced in this operation and only at this point in the operation. Thus, it is not necessary to assign a K-Constant tag to it.

4. The principle used in example 3, above, can apply to any variable instruction line of a program to be assembled. For another example of this, an instruction line is to be modified by an index register before execution:

U 1774.1

X-6 Symbolic Coding

а	Op	m	с	IR	Remarks
42N	STA	∆ 1 000	ASINN	2	For this example, assume the range for m to be 1000 through 1150 due to index register mo- dification before execution.

Thus, the address to be assigned to ASINN should be relative to 1150 rather than 1000 which is the first executable value. To do this, the line could be preceded by:

00000 00150 ∆1000 ASINN 2	The address generated for the m portion will be incremented by 150 (the upper limit of its range) before assignment. The c address will be derived normally from the resultant
	clock setting.

- 5. When an object program contains a subroutine which consists of operations of various word time lengths but with the same exit, it is usual practice to assemble the longest of these operations first. If this is not done, the first operation to be assembled should have its exit line preceded by a clock modification instruction which will increment the common exit address by the word time differential between the length of the operation being assembled and the length of the longest operation in the subroutine. For example, a subroutine contains the following three operations:
 - a. Enter with tag 1N, process data (approximately 50 word times), and exit to tag ASINF.
 - b. Enter with tag 2N, process data (approximately 100 word times), and exit to tag ASINF.
 - c. Enter with tag 3N, process data (approximately 200 word times), and exit to tag ASINF.

If operation a. is assembled first the exit line to tag ASINF would be preceded by:

X-6 Symbolic Coding

a Op m c

CLOCK ADC 00000 00150 STA W 19 ASINF The address generated for tag ASINF would be incremented by 150 word times, the difference between the length of the operation assembled and the length of the longest operation of the subroutine.

U 1774.1

6. The same principle as in example 5 would be applied if the length of an operation is variable. For example, if the entrance to an operation were to be made from instructions entered in a table, the overall operation length set during assembly should allow for the longest possible length of the operation:

Given a table of five entries stored at intervals of twenty word times between each entry, the word time difference betweeen the first and the fifth entry would be 80.

X-6 Coding	Assigned Location		X-6 Co Conter	
S1000 S1001 S1002 S1003 S1004	2300 2320 2340 2360 2380	LDA LDA LDA	W0001 W0002 W0003 W0004 W0005	ASINF ASINF ASINF

If the first assembled line is to be S1000 LDA WO001 ASINF, and this is the first assembly reference to ASINF, a clock modification instruction should be used to set the address assigned to ASINF so that when the last table entry line is assembled, minimal latency between addresses will result:

CLOCK ADC 00000 00080 S1000 LDA W0001 ASINF

In this way, the address generated for ASINF would be incremented by 80 word times before assignment. When, later in the assembly, S1004 LDA WO005 ASINF is assembled, the addresses would be in minimal latency. The amount of incrementation would depend on which table entry line is first assembled.

7. When a connector is to be set in an object program, it may be desirable to use a clock modification to relate the m address of the instruction to be placed in the connector with the address assigned to the connector. For example, the instruction lines that load the connector are:

X-6 Symbolic Coding

Remarks

a	QО	m	с	
	LDĀ		5N	Load rA with connector set-
				ting.
	LDA	7N	9N	The connector setting.
5N	STA	ABC2N		Store setting in connector.

The clock modification used could be:

X-6 Symbolic Coding

a	Op	m	с	Remarks
			· · ·	The address assigned to 7N will
CLOCK		00200 7N	ABC2N 9N	be equal to the band relative address assigned to ABC2N plus
5N		ABC 2N	/1.	an increment of 2 word times.

It is assumed, in this example that ABC2N has already been assigned an address during a previous portion of the assembly. If it has not and the ABC2N address is assigned during the assembly of the above lines, it may be necessary to use a clock modification during the assembly of the operation in which ABC2N is executed. This would insure minimal latency of the address generated for that operation in relation to the ABC2N address.

X-6 LIBRARY ROUTINES

Certain functions recur frequently as elements of an installation's programs. Such function are typically isolated and coded in the best possible manner for inclusion in an X-6 Library.

When an object program is to be assembled by the X-6 Assembly System, any X-6 library subroutine decks necessary are included with the main program deck. This allows the assembly system to generate the absolute addresses occupied by the subroutines.

When a subroutine is coded for inclusion in an X-6 library, input and output locations are characteristically assigned to registers in order to simplify access to the subroutine by the user. Provision is made, wherever possible, for the insertion of parameters which can tailor the subroutine to the needs of any object program. References to constants, working storages, interlaces, and tables which are used by such a subroutine but not contained within it are generalized by placing special tags to indicate parameters in the a, m, or c address portions where these references occur.

Twenty tags to indicate parameters are allowed in each operation within an X-6 library subroutine. The coding of this tag is in the form:

	Digit	12345					
	Symbolic Address	X∆∆nn					
	(Digit 1) must be X. (Digits 2-3) may be $\Delta\Delta$	or 00.					
nn	(Digits 4-5) must be a 01) throu		in	the	range	∆1	(or

(Note: Should it ever happen that more than 20 parameters are necessary within a subroutine, all parameters beyond the $X\Delta\Delta 20$ upper limit would be coded as permanent tags.)

When the X-6 library subroutine is assembled as part of an object program by the X-6 Assembly System, the parameters addressed within each operation of the subroutine are assigned specific locations related to the object program, by the insertion of Specifications Cards, Card Type 6 (see Input Card Format, below), before the operation to which they apply. The format of the entries on the Specification Card is:

Digits1 2 3 4 5 6 7 8 9 10Symbolic CodingX △ △ n n e e e e e

XAAnn (Digits 1-5) is the parameter to be redefined in relation to the program being assembled. eeeee (Digits 6-10) is a legitimate X-6 address to be placed in the parameter designated by digits 1-5. This may be an absolute address or an X-6 Symbolic Address (that is, a permanent tag, an interlace or table reference, a K or W-Storage address, a register address, etc.).

The redefinitions contained on the Specifications cards are filed in a table and erased at the end of the assembly of the operation which they precede. This allows the table to be used again by any succeeding operation in which $X\Delta\Delta$ nn parameters must be redefined.

The most advantageous method of building a library of X-6 subroutines is to file each subroutine under an operation name unique to itself with the cards in correct sequence. In some cases a library subroutine may contain a number of operations each of which has its own unique name. For library convenience, an overall operation name should be given to the subroutine. To avoid renumbering of the subroutine cards, before assembly, a library subroutine should be assembled as a separate object program operation, not as a part of an operation within the object program.

ASSEMBLY INPUT CARDS

After an object program has been coded according to the X-6 coding conventions, the symbolic deck used as input for an X-6 program assembly must be prepared. Besides those cards that will contain the coded lines, other cards must be prepared to set the limits within which the assembly is to take place and to signal the beginning or ending of certain assembly processing. That is, the beginning and the end of an object program must be signalled as must the beginning and end of operations within the program. Certain portions of computer memory must be restricted from assembly assignment: those locations that are used as absolute addresses in the coding and the locations that will be used by tables and interlaces, for example.

I. Symbolic Deck Organization

These are ten possible card types that may be keypunched for an X-6 program. Of these ten, there are five card types that must be used in any program to be assembled by the X-6 Assembly System:

Card Type	Title
1	Label Card
7	Operation Header Card
8	Symbolic Detail Card
9	Operation Sentinel Card
10	End of Run Sentinel Card

Every program must have only one Type 1 (Label Card) and only one Type 10 (End of Run Sentinel).

Each operation must have only one Type 7 and only one Type 9. The number of Type 8 cards must correspond to the number of lines of coding in the operation and the number of constants unique to that operation.

The other card types that may be used, depending on the needs of the program are:

Card	Type	Title
2 34 56		Restrict Card Tag Equals Card Interlace Card Tables Card Specifications Card

Card Types 2 through 5 cause particular memory locations to be restricted from use by the X-6 Assembly System. Card Type 6 modifies coding within a library routine before it is assembled, thus allowing a redefinition of the library routine variables just before each operation is processed.

The Card Type number (in the form $\triangle 1$, $\triangle 2$, through 10) is keypunched in card columns 1-2.

When organizing the symbolic deck for a program, Card Type 1 must be the first card for input. All Types 2, 3, 4 and 5 cards must follow in numerical sequence. That is, all Type 2 cards must precede all Type 3 cards, etc. the grouping within the card type is unimportant. After Types 1 through 5, Card Types 6 through 9 are arranged by operation. That is, for each operation, the cards of that operation are grouped in sequential order: all type 6 cards for an operation will precede the Type 7 card. The type 7 card will be followed by all the Type 8 cards arranged in ascending sequence. The last card of each operation will be a Type 9. Usually, operations are grouped according to their relative importance in the program since the first assembled operation will receive the best possible X-6 latency minimization. The last card of the assembled deck must be the type 10 card.

II. Input Card Format

A. Label Card, Card Type 1

Function: To provide run identification for the edited listing. The information contained in this card will be printed as a header for each page of the listing.

80 Card Columns	90 Card Columns	Format	Name of Field
1-2 3-10 11-15 16-20 21-26 27-30	1-2 3-10 11-15 16-20 21-26 27-30 31-45	Δ1 ΔΔΔΔΔΔ ppppp ΔΔΔΔΔ ddddd ΔΔΔΔΔ ΔΔΔΔΔΔΔΔ	Card Type Spaces Program Identification Spaces Date Spaces Spaces
31-80	46-85 86-90	ZZZZZZZZ AAAAA	Descriptive Comments Spaces

Technical Notes:

- 1. Each run being assembled must have a Label Card as the first card of the symbolic deck. If the label card is missing, the computer will stop and display 67 0003 cccc.
- 2. Column 2 must contain a 1 punch.
- 3. Columns 3-10 are not examined by the system and can be used, if desired, to record additional descriptive information. This information is not printed in the output listing.
- 4. The program identification field is not altered by an X-6 assembly and can contain any combination of characters. However, the identification should be meaningful to the installation (for example, RUNO1).
- 5. Columns 16-20 are never punched.
- 6. An X-6 assembly does not alter the date field; therefore, it may appear in any format desired.
- 7. Since the comments are not altered by an X-6 assembly, the comments field may contain any descriptive information.
- B. Restrict Card, Card Type 2
 - Function: Specifies the absolute locations that will be used for some specific purpose and removes them from the Table of Availability before the Detail Cards, Card Type 8, are processed.

80 Card Columns	90 Card Columns	Format	Name of Field
1-2	1-2	∆2	Card Type
3-10	3-10	ΔΔΔΔΔΔΔ	Spaces
11-20	11-20	iirrrraaaa	Entry 1
21-30	21-30	iirrrraaaa	Entry 2
31-40	31-40	iirrrraaaa	Entry 3
	41-45		Spaces
41-50	46-55	iirrrraaaa	Entry 4
51-60	56-65	iirrrraaaa	Entry 5
61-70	66-75	iirrrraaaa	Entry 6
71-80	76-85	iirrrraaaa	Entry 7
	86-90		Spaces

Technical Notes:

- 1. Column 2 must contain a 2 punch.
- 2. Columns 3-10 are not punched.
- 3. Entry contains ten digits in the following format:

iirrrraaaa

ii is the increment between elements.
rrrr is the total number of locations to be
 restricted.
aaaa is the beginning absolute address.

- 4. There is no limit to the number of Restrict Cards that may be used.
- 5. There is no limit upon the total number of addresses to be restricted by a single entry.
- 6. A particular restrict card may contain from one to seven entries. If there are less than seven entries the first invalid entry field must contain a sentinel word of nines (99 9999 9999).
- 7. The sentinel word stops the processing of a particular card, it does not signal the end of Type 2 Cards. That is, if the last Type 2 Card contains all seven entries, it is not necessary to prepare another card containing only the sentinel word. The end of Type 2 Cards will be detected by the punch in Column 2 of the next card.
- 8. During the actual assembly of the symbolic deck the interval of time during which the restrict card information is processed may be great enough to give the impression that the system has entered a closed loop. Actually, the length of time required is a function of the total number of locations to be restricted. In some cases, this might require up to seven or eight minutes.
- 9. All absolute addresses used in the X-6 coding of an object program that will not be specified on:
 - a. A Tag Equals Card, Card Type 3
 - b. An Interlace Card, Card Type 4
 - c. A Tables Card, Card Type 5

must be restricted from X-6 assembly assignment by an entry on a Restrict Card.

10. Usually the memory area required by a PTA routine (0000-0199) is restricted.

C. Tag Equals Card, Card Type 3

Function: Assigns a specific memory location to a permanent tag, K-Constant, or W-Storage.

80 Card Columns	90 Card Columns	Format	Name of Field
1-2 3-10 11-20 21-30 31-40 41-50 51-60 61-70 71-80	1-2 3-10 11-20 21-30 31-40 41-45 46-55 56-65 66-75 76-85 86-90	∆3 <u>∧∧∧∧∧∧∧</u> ttttt∆aaaa ttttt∆aaaa ttttt∆aaaa <u>∧∧∧∧∧</u> ttttt∆aaaa ttttt∆aaaa ttttt∆aaaa ttttt∆aaaa ttttt∆aaaa	Card Type Spaces Entry 1 Entry 2 Entry 3 Spaces Entry 4 Entry 5 Entry 6 Entry 7 Spaces
	00 /0		2P4002

Technical Notes:

- 1. Column 2 must contain a 3 punch.
- 2. Each entry must contain ten digits coded in the following format:

ttttt∆aaaa

- ttttt is the name of the permanent tag, K-Constant, or W-Storage.
- aaaa is the absolute location to which ttttt is assigned.
- 3. There is no limit to the number of Tag Equals Cards that may be used.
- 4. Each Tag Equals Card may contain up to seven entries. Any Tag Equals Card containing less than seven entries must have a sentinel word (99 9999 9999) in the first invalid field to stop processing of the card.

47

D. Interlace Card, Card Type 4

Function: Provides automatic restriction of the input and output interlace positions. A single entry on this card restricts all interlace positions in the specified band for the unit desired. Information on the Interlace Card also permits the addressing of elements symbolically rather than in absolute notation.

80 Card Columns	90 Card Columns	Format	Name of Field
1-2 3-10 11-20 21-30 31-40 41-50 51-60 61-70 71-80	1-2 3-10 11-20 21-30 31-40 41-45 46-55 56-65 56-75 76-85 86-90	Δ4 ΔΔΔΔΔΔΔ inΔΔΔxaa00 inΔΔΔxaa00 inΔΔΔxaa00 ΔΔΔΔ inΔΔΔxaa00 inΔΔΔxaa00 inΔΔΔxaa00 inΔΔΔxaa00 inΔΔΔxaa00 ΔΔΔΔΔ	Card Type Spaces Entry 1 Entry 2 Entry 3 Spaces Entry 4 Entry 5 Entry 6 Entry 7 Spaces

Technical Notes:

- 1. Column 2 must contain a 4 punch.
- 2. Columns 3-10 are not punched.
- 3. Each entry must contain ten digits coded in the following format:

in∆∆∆xaaO

- i is the type of interlace and must be:
 - H for the HSR
 - R for the RPU read station
 - \underline{O} for the RPU punch station
 - P for the HSP
 - T or Z for tape
- n is the interlace number (0-9).
- x is the kind of interlace to be restricted:
 - O for untranslated interlace For HSR and RPU
 - 1 for translated interlace { interlaces
 - 2 for both
 - O for HSP and Tape interlaces. Will always produce a two part interlace.
- aa is the absolute address of the band and must be an even number.
- 00 is always coded as 00.

- 4. There is no limit to the number of Interlace Cards that may be used.
- 5. Each Interlace Card may contain up to seven entries. Any card containing less than seven entries must have a sentinel word (99 9999 9999) in the first invalid field to stop card processing.
- 6. The X-6 Assembly System does not distinguish between tape notations T and Z. The functions of these two symbols is to allow the use of up to twenty Tape interlaces by the use of T and Z plus digit n which ranges from O through 9.

E. Tables Card, Card Type 5

Function: Specifies the absolute locations to be used by a table or tables.

80 Card Columns	90 Card Columns	Forma t	Name of Field
1-2	1-2	۵5	Card Type
3-10 11-20	3-10 11-20	<u>AAAAAAA</u> tn <u>AAAA</u> aaaa	Spaces Word 1, Entry 1
21-30	21-30	iii∆∆∆eeee	Word 2, Entry 1
31–40	31-40	tn∆∆∆aaaa	Word 1, Entry 2
	41-45		Spaces
41-50	46-55	iii∆∆∆eeee	Word 2, Entry 2
51-60	56-65	tn∆∆∆aaaa	Word 1, Entry 3
61-70	66-75	iii∆∆∆eeee	Word 2, Entry 3
7 1- 80	76-90	$\Delta \Delta \Delta \Delta \bullet_{\bullet} \bullet \Delta \Delta \Delta \Delta$	Spaces

Technical Notes:

- 1. Column 2 must contain a 5 punch.
- 2. Each entry must contain twenty digits coded in the following format:

Word 1	Word 2
tn∆∆∆aaaa	iii∆∆∆eeee

- t is the table identification (S, U, or V).
- n is the table number (0-9).
- aaaa is the absolute location of the first table element.

iii is the interval (or increment) between elements.

- eeee is the total number of elements in the table.
- 3. There is no limit to the total number of Table Cards.
- 4. A particular Table Card may contain from one to three two-word entries. If it contains less than three entries, word 1 of the next invalid entry must contain a sentinel word (99 9999 9999).
- Columns 71-80, on the 80 column card, and 76-90, on the 90 column card, are ignored by the X-6 Assembly System.

- F. Specifications Card, Card Type 6
 - Function: Indicates that the next operation to be assembled contains parameters that will lie in the range X O1 through X 20 and specifies the X-6 symbolic address or the absolute address to be substituted for each parameter.

80 Card Columns	90 Card Columns	Format	Name of Field
1-2	1-2	∆6	Card Type
3-5	3-5	www	Operation No. (or Name)
6-8	6-8	yyy	Card Number
9-10	9-10	∆∆	Spaces
11-20	11-20	x∆∆nnsssss	Entry 1
21-30	21-30	x∆∆nnsssss	Entry 2
31-40	31–40	xAAnnsssss	Entry 3
	41–45	AAAAA	Spaces
41–50	46 - 55	x∆∆nnsssss	Entry 4
51–60	56-65	x∆∧nnsssss	Entry 5
61 – 70 71 – 80	66-75 76-85 86-90	xAAnnsssss xAAnnsssss AAAAA	Entry 6 Entry 7 Spaces

Technical Notes:

- 1. Column 2 must contain a 6 punch.
- 2. Each entry must contain ten digits coded in the following format:

$x \Delta \Delta nnsssss$

 $x \Delta nn$ is the generalized parameter.

sssss is the address (symbolic or absolute) to be substituted.

- 3. Necessarily, sssss must be some kind of tag line or absolute memory address.
- 4. The total number of parameters allowed in the subroutine is twenty. However, there is no restriction upon how many Specifications Cards are used. For example, twenty cards with one entry each might be used or four cards with five entries each.
- 5. Each card may contain from one to seven entries. Any card containing less than seven, however, must contain a sentinel (99 9999 9999) in the first invalid entry field.
- 6. A new specifications card may be introduced only at the beginning of a new operation and must precede the Header Card.
- 7. Information provided on the Specifications Card is retained until the next operation begins.

G. Operation Header Card, Card Type 7

Function: Specifies the number or name of the operation to be assembled. Serves to set counter for processing of Type 8 Cards which will follow:

80 Card Columns	90 Card Columns	Format	Name of Field
1-2 3-5 6-8 9-30 31-80	1-2 3-5 6-8 9-45 46-85 86-90	ууу Аааа Аааа	Card Type Operation No. (or Name) Card Number Spaces Descriptive Comments Spaces

Technical Notes:

- 1. Column 2 must contain a 7 punch.
- 2. The card number is stored and becomes the base for the counter used when processing Type 8 Cards. Thus, the card number may be any three digit number; however, for the most flexibility as a counter base, it is usually 000 or 001.
- 3. The Descriptive Comments are printed without alteration.
- 4. An output card will not be produced by the Operation Header Card.
- 5. An Operation Header Card must precede each operation to be assembled.

H. Detail Card, Card Type 8

Function: Contains the object program coding that will be assembled by the X-6 Assembly System Program.

80 Card Columns	90 Card Columns	Format	Name of Field
1-2 3-5 6-8 9-10 11-15 16 17-19 20 21-25 26-30 31-80	1-2 3-5 6-8 9-10 11-15 16 17-19 20 21-25 26-30 31-45 46-85 86-90	Δ8 www yyy ΔΔ aaaaa X 000 Δ mmmmm ccccc ΔΔΔΔ zzzzzzzz ΔΔΔΔ	Card Type Operation Number (or Name) Card Number within Operation Spaces Symbolic a Address Control Code Symbolic Operation Code Space Symbolic m Address Symbolic a Address Spaces Descriptive Comments Spaces

Technical Notes:

- 1. Column 2 must contain an 8 punch.
- 2. The Detail Cards must be numbered in sequence beginning one number higher than the card number appearing on the Header Card for the operation.
- 3. Only Columns 6-8 are extracted for the card number. Therefore, columns 9 and 10 should not be used as part of the card number, even though no other use is made of them.
- 4. The Control Code, column 16, signals that conditions are associated with the instruction. These conditions are of three categories: Index Registers, negative constants, and alphabetic constants.

The code used may be one of the following:

- a. Δ if the instruction requires no specific control information.
- b. 2 for a negative constant.
- c. 1,2, or 3 if an Index Register is to be specified.
- d. U for the Unprimed portion of a two part alphabetic 90 column Card.
 - P for the Primed portion of a two part alphabetic for 90 Column Card.
- e. U for the Unprimed portion of three part alphabetic for 80 Column Card.

- P for the Primed portion of a three part alphabetic for 80 Column Card.
- D for the Duoprimed portion of a three part alphabetic for 80 Column Card.
- f. N for the Numeric portion of a two part alphabetic for 80 or 90 Column Card (machine code).
 - Z for the Zone portion of a two part alphabetic for 80 or 90 Column Card (machine code).
- 5. An alphabetic constant, to be properly entered, should be on two or three cards, depending on whether it is to be two or three part image. These cards would contain identical information, but the part of the image that was loaded would depend upon the control code in column 16. Each card would be numbered in ascending sequence.
- 6. Column 20 is not used.
- 7. Refer to the section on Coding for a discussion of the a, m, and c address possibilities.
- 8. The Descriptive Comments are printed without alteration.
- Since the function of the X-6 Assembly System is to process Detail Cards, these cards must occur in any symbolic deck to be assembled.

I. Operation Sentinel Card, Card Type 9

Function: To advance the paper to the beginning of the next page so that the record of each operation is distinctly separated on the output listing, and to clear the storage tables containing temporary tags and specifications information.

80 Card Columns	90 Card Columns	Format	Name of Field
1-2 3-5 6-8 9-30 31-80	1-2 3-5 6-8 9-45 46-85 86-90	A9 www yyy AAAAAAAA zzzzzzzz AAAAA	Card Type Operation Number (or Name). Card Number within Operation Spaces Descriptive Comments Spaces

Technical Notes:

- 1. Column 2 must contain a 9 punch.
- 2. The Operation Number or name must be the same as that given to the Type 8 cards of the operation.
- 3. The card number must be one more than the card number of the last Type 8 Card.
- 4. The Descriptive Comments are printed without alteration.
- 5. An Operation Sentinel Card must succeed the last Type 8 Card of each operation to be assembled.

J. End of Run Sentinel Card, Card Type 10

Function: Signals that all of an object program has been processed. The computer will be brought to an orderly halt.⁵

80 Card Columns	90 Card Columns	Format	Name of Field
1-2	1-2	10	Card Type
3-15	3-15	$\Delta\Delta\Delta\Delta$ $\Delta\Delta\Delta\Delta$	Spaces
16	16	x	Control Code
17-19	17-19	000	Symbolic Operation Code
20	20	Δ	Space
21-25	21-25	mmmmm	Symbolic m Address
26-30	26-30	ccccc	Symbolic c Address
_	31-45	$\Delta\Delta\Delta\Delta$ $\Delta\Delta\Delta\Delta$	Spaces
31-80	46-85	ZZZZZZZZ	Descriptive Comments
_	86-90		Spaces

Technical Notes:

- 1. Columns 1 and 2 must contain a 1 and 0 punch respectively.
- 2. All entries on the card from column 16 through the last column follow the same rules as the Detail Card, Card Type 8.
- 3. The symbolic instruction contained on the End of Run Sentinel Card will be translated and punched on an output sentinel card (it is assumed that the program deck produced by an X-6 assembly will be loaded by a PTA routine. These routines require the sentinel card to contain the first instruction of the object program).
- 4. The Descriptive Comments are printed without alteration.
- 5. Every object program assembled must contain an End of Run Sentinel Card.

⁵The final stop is 67 8888 cccc (cccc being the first a address of the X-6 Assembly System Program).

OUTPUT CARD FORMAT

The cards produced by the X-6 Assembly System are the machine code equivalent of the X-6 Symbolic input cards. This output format is acceptable to the loading routine. The differences between the X-6 produced card format and the exact PTAO1 format are:

Card Columns	X-6 Produced Output Card Contents	Load Routine Input Card Contents
1-5	Five digit program identi- fication from columns 11-15 of the X-6 Label Card, Type 1.	Program Name.
11-16	Operation and card number from columns 3-8 of the X-6 input card.	Page number, line number and suffix.
47-50	Card number in X-6 produced deck.	The PTA routines require a card count on the last card of the input deck only.


PROGRAMMING PROCEDURES

I. Flow-Charting

The only modifications to standard flow-charting procedures are:


A. Operations should be kept short and well defined.

B. Designations for an operation are shown as:




Permanent tags should be assigned to these triangles representing operation (or subroutine) entrances and exits.

C. Communications links within operations are shown as:



D. Execution of one operation within another operation is shown by:



E. X-6 symbology should be used in the flow chart. Table and interlace symbols and working storage addresses should be assigned during flow-charting.

II. Coding

When coding, it must be kept in mind that buffer tests are not inserted by the X-6 Assembly System but must be inserted where required during the coding or after the object program is assembled. Accurate estimates for buffer test insertions can be made by consulting the Latency Minimization Section, above. Aside from this, the general rules for X-6 coding are:

- A. Start each operation with a "Header" line (see Card Type 7 in Input Card Section, above) on a new sheet of coding paper.
- B. Code the main chain of the object program first and then the lesser used branch paths. Since each address is assigned in order of reference during assembly, this technique will produce better minimization.
- C. The comments columns should be used liberally since the X-6 produced edited listing will be more valuable for desk checking if full comments are appended. Comments should be limited to numeric and alphabetic characters.
- D. A cross reference to the card number on which the instruction line is to be punched should be maintained in the box on the flow chart.
- E. Each operation should end with an Operation Sentinel Card (see Input Card Format, above).
- F. Initial conditions of all working storages should be coded.

The memory is usually filled with stop orders using PTAO1.

PREPARATION FOR THE X-6 ASSEMBLY

- 1. Have all operations keypunched and verified.
- 2. Obtain any needed X-6 library routines and prepare specification cards.
- 3. Prepare card types 1, 2, 3, 4, 5, and 10 if this has not already been done. Be sure to restrict the area used by the standard loading routine.
- 4. Arrange the input deck in the desired order. If the program is very large, place the most important operations first; they will get better minimization.
- 5. Sight check the separate operations to make certain that card types 7, 8, and 9 within each operation are identically punched in columns 3-5 (operation number).
- 6. Either manually or by machine, check that card numbers are ascending within operations with <u>no omissions</u>.

OPERATING INSTRUCTIONS FOR THE X-6 ASSEMBLY

- I. Loading and Assembling
 - Load X-6 Program Deck.¹ If the deck is in the three instruction per card format use a PLD routine. If it is in the one instruction per card format use a PTA routine.
 - 2. After X-6 is loaded, or earlier:
 - a. Feed blank cards through to all stations of the RPU.
 - b. Advance paper in HSP so six free holes show above the paper holding clamps.
 - c. Put X-6 input program deck in the HSR.
 - 3. To assemble a program:
 - a. Set on continuous, depress general clear, and depress Run button.
 - b. Successful stop is 67 8888 cccc.
 - c. Error stops are listed on the following pages along with error indications which do not stop the computer.
 - 4. After assembly, the output program deck is complete in Stacker zero of the Read-Punch Unit. Any cards in Stacker one should be destroyed.
 - 5. Check the edited listing carefully, all detected input data errors are coded and tabulated in print word 01 on the listing. These errors must be corrected before desk checking can begin.
 - 6. Print the contents of the memory to preserve the information accumulated during the assembly which will be useful for desk checking.

The X-6 Memory Layout, see below, can be used to interpret the contents of the memory.

- 7. The following routines might also be used, after one X-6 assembly, and prior to the next.
 - a. An X6LNU routine produces a list of all storage locations not used by the assembled program. This routine should be used after printing the contents of the memory.

¹See X6TLD for instructions to load X-6 instruction tape.

b. An X6LUR routine produces a listing of all storage locations with operation and card number of the program's contents.

II. Error Codes (These appear on listing)

Code	Originates In	Means
A	Permanent Tag Search Routine.	More than 300 permanent tags. Address 9999 has been assigned.
В	Temporary Tag Search Routine.	More than 50 temporary tags. Address 9999 has been assigned.
С	K/W Search Routine.	Address higher than K 299 or W 299 has been requested. 9999 has been assigned.
D	Memory Availability Routine.	No more storage. Have assigned 9999.
E	Memory Availability Routine.	No two consecutive addresses free. Have assigned 9999.
F	Specifications Table Search Routine.	Nothing in specifications table matches this "X" symbolic address. Absolute 9999 has been assigned.
G	Address Analysis Rou- tine.	An incorrect "a" address. Pre- vious instruction had blanks in m or c part. This a should have been blank. This a has been processed properly - the previous line must be fixed.
Н	Process Action Code Routine.	Spaces in m and c. Spaces in m will be assumed to be in error.
I	Instruction Code Analysis Routine.	Invalid instruction code. The c address will be incremented by 3, a 67 instruction will be punched in the Op portion of the output card.
J	Interlace Availability Routine	Reference has been made to a word part in an interlace which was not properly restricted in summary card type 4. Address of 9999 has been assigned.

III. Stop Codes (in m part of STP order)

Code	Originates In	Means
0001	Get Next Card Routine.	The card being diverted to HSR Stacker 2 has failed to pass read check. Reposition cards and depress Run button to try again.
0002	Get Next Card Routine.	Malfunction in HSR has caused overflow. Fix trouble. Depress Run button to try again.
0003	Main Chain Routine.	No label card (Type 1). Prepare label card. Reposition input deck. Depress Run button to be- gin again.
0004	Process Specifications Entry.	Too many specifications for cur- rent library routine. Depress Run button to proceed. Error code F will appear later.
0005	Print Routine.	Malfunction in printer has caused overflow. Fix trouble. Depress Run button to print cur- rent line. (It was PRN order that caused it).
0006	Punch Routine	Malfunction in RPU. Fix trouble. Depress Run button to execute punch order.
0007	Main Chain Routine	Card type sequence error. Check last card read. If it is a type 7 card, depress Run button to get to next stop order. Go to c to process card. If it is type 8, go to m of next stop order.
8000	Process Detail Card Routine.	Operation number on detail card is incorrect. Depress Run button and machine will stop on 67 order. Go to m to process card. Go to c to get next card.
0009	Process Detail Card Routine.	Card number on detail card incor- rect. Same action as 0008 Stop.
8888	Main Chain Routine.	Final successful stop. Reload last 100 cards of X-6 deck and follow normal operating instruc- tion before depressing Run button if new assembly is wanted.

U 1774.1

63

III. Stop Codes (in m part of STP order cont.)

Code Originates In

Means

0010 Main Chain Routine. Previous card was type 9, card now being processed is not a type 7 or 10 card. Depress Run button. If card last read is to be processed as type 10 card go to the c address of this order. If it is to be processed as a type 7 or 8 card, go to the m address. This will transfer control to another stop order. Now if the card to be processed is a type 7, go to the c address of this stop order. If it is to be processed as a type 8 card, to m address.

IV. X-6 Storage Layout

A listing of the memory at the end of a successful assembly is desirable for desk checking and patching of object program.

Location	Name	Use
0800	Table S8	Valid mnemonic codes stored 20 words apart.
0816	Table S9	Information words for each mnemonic code stored 20 words apart.
2110-2117	Table V3	Two or three part interlace word position for <u>O</u> .
2118-2130	Table V4	Two part interlace word position for P.
2100-2109	Table S5	Interlace origins (from card type 4).
2200 Band	02 Interlace	Repunching of output cards which fail read check.
3250 -32 99	Table S3	Temporary tags with absolute ad- dresses. Cleared after every op- eration. No value after complete assembly.

Location	Name	Use
2450-2465	Table V2	Two and three part interlace word positions for H and R.
2470-2479	Table S6	Interlace origins (from card type 4).
2480-2509	Table S7	Table origins and increments (from card type 5).
2520-2539	Table V1	X-6 equivalents for last set of specifications.
2540-2559	Table VO	Specifications. Cleared after every operation. No value after complete assembly.
2800-3099	Table S4	K and W addresses and absolute addresses are stored as follows: 2800 KO and WO as OKKKKOWWWW 2801 K1 and W1 as OKKKKOWWWW
3100-3249	Table S2	Address of permanent tags in same order as Table S1, stored as: OaaaaOaaaa. Left half-words used for first 150 tag-addresses, then right half-words are filled.
3300-3599	Table S1	Permanent tags. The 5 character alpha-numeric tag is stored as zzzznnnnn. One tag per word.
3600-3799	Table SO	Storage availability. Each word of table represents a band rela- tive address, 0-199. The 20 bits in the left half-word are zero for unused or 1 for used repre- senting the 20 standard access bands. The 20 bits in the right half of words 3600-3649 repre- sent high-speed access storage. Addresses 4000, 4050, 4100 and 4150 are included in first digit of right half-word. Right half of words 3650-3799 are unused.
3800 Band	PO Interlace	Header for X-6 listing.
4000 Band	HO Interlace	High-Speed Reader read-in area.
4200 Band	01 Interlace	Output punching area.

Location	Name	Use
4200 Band	RO Interlace	Read-Punch Unit read in area.
4400 Band	P1 Interlace	Detail lines for X-6 listing.
0000-0199	Restricted	Used to load X-6 and later filled with memory print rou- tine.

)---800

APPENDIX I

Operations and Subroutines within the X-6 Assembly System Program.

- AAR Address Analysis Routine Analyzes the five character address in the a, m, or c portion of an instruction to determine which lower level subroutine should be used for processing.
- ACO Action Code Routine After the PDC path has been completed, ACO continues the processing of instructions containing operation codes belonging to the Action Code O group.

Same as ACO except that processing is done for a different Ac-

tion Code group in each case.

- AC1 Action Code 1 Routine
- AC2 Action Code 2 Routine
- AC3 Action Code 3 Routine
- AC4 Action Code 4 Routine
- AC5 Action Code 5 Routine
- CAR Clock Adjustment Routine Updates the clock to the new relative band level after an address assignment.
- CEP Edit c for Print Routine Edits the c address for printing.
- CON Process Constants Routine Converts the mnemonic control indicators into computer code keys.
- CPI Clear Print Interlace Routine Clears print interlace 1.
- EDS Edit a, m, or c routine Edits the a, m, or c address prior to processing. EDS includes the subroutines: EDA, EDM, EDC.
- EMP Edit m for Print Routine Edits the m address for printing.
- EDX Edit X routine Establishes the Tentative Next Best Band Relative Address for clock option.
- FIE Further Input Edit Routine Provides additional input editing for card types 2 through 6.
- GNC Get Next Card Routine Obtains next card image from HSR.
- GNE Get Next Entry Routine Provides next entry from card types 2 through 6.

- IA1 IA2 IA2 IA3 IA4
 Interlace Routines - Used by Input/Output interlace routines to determine interlace locations.
- IAH RPU Interlace Routine Converts a symbolic reference to an HSR interlace address to its real address equivalent.
- IAO RPU Output Interlace Routine Converts a symbolic reference to an RPU punch interlace address to its real address equivalent.
- IAP Printer Interlace Routine Converts a symbolic reference to a printer interlace address to its real address equivalent.
- IAR Reader Interlace Routine Converts a symbolic reference to an HSP interlace address to its real address equivalent.
- IAT Converts a symbolic reference to a tape word address to its interlace position equivalent.
- ICA Instruction Code Analysis Routine Examines symbolic instruction codes for validity and obtains the corresponding computer code information word for processing.
- IFT Initial Fill Tables Routine Initially fills the internal X-6 Assembly tables with proper bit configurations.
- KWS K-Constant Working Storage Routine Assigns initial location to symbolic Working Storage or K-Constants and obtains this address at time of later symbolic reference.
- MAR Memory Availability Routine Keeps a record of assigned locations through use of a single bit position-one location table scheme. Also differentiates between Fast and Normal access areas and ensures consecutive location assignments for c+1 conditions.
- MC Main Chain Routines Provides the main line of logic flow for the X-6 Assembly System. Consists of subroutines: MC1, MC2, MC3, MC4, MC5, MC6, MC7, MC8, MC9, MCX, and MCK.
- MLC Modify Latency Counter Routine Modifies the Latency Counter when a clock option is detected.
- PAP Print and Punch Routine Provides additional editing prior to printing and/or punching.

IA5

- PDC Process Detail Card Routine Provides the processing of the X-6 symbolic instructions contained on the Detail Card, Card Type 8.
- PIE Process Interlace Entry Sets up restricted input/output interlaces as defined on the Interlace Card, Card Type 4.
- PRE Prepare Restrict Entry Routine Edits restrict entry prior to processing as specified on the Restrict Card, Card Type 2.
- PRN Print Routine Controls the printer listing of the initial specifications and the parallel listing of symbolic input and computer code instruction output.
- PSE Process Specifications Entry Routine Processes the specification entries on the Specifications Card, Card Type 6.
- PTE Process Tag Equals Routine Processes the tag equals entries as defined on the Tag Equals Card, Card Type 3.
- PTR Process Table Restrict Routine Coordinates the restriction of locations defined in restrict and Table specification entries.
- PTS Permanent Tag Search Assigns an address when initial reference is made to a permanent tag and locates this address at time of later references. Includes subroutine PTT for filing permanent tag entry in table.
- PUN Punch Routine Controls punching of X-6 machine coded output instructions.
- RES Restrict Routine Restricts memory table as entries on Card Types 2 through 5 are processed and as locations are assigned during assembly.
- STS Specifications Table Search Routine Searches specifications table for an identity when symbolic reference is made to an X-entry.
- 200 Band Relative Address Routine Creates a hand relative address from a four digit absolute address.
- TAB Prepare Table Entry Routine Processes table entry as defined on Table Card, Card Type 5.
- TAS Table Address Routine Calculates a specific table address when a symbolic table reference is encountered.


- TTS Temporary Tag Search Assigns an address when initial reference is made to a temporary tag and locates this address at time of later reference. Includes subroutine TTT for filing temporary tag entry in table.
- UO2 Undigit Two Routine Eliminates space bit configuration when necessary.
- UDC Update Clock Routine Updates latency clock according to information contained in clock option.
- UIE Universal Input Edit Routine Edits input card and transfers fields to working storage.

APPENDIX II


X-6 Assembly System Flow charts

	Index	To Routines	
	Flow-Chart		Flow-Chart
Routine	Page	Routine	Page
AAR ACO AC1 AC2 AC3 AC4 AC5 CAR CON EDA EDD CON EDA EDD EDDX FIC GNE IA2 IA3 IA4 IA5 IA4 IA0 IAP IAR	79-80 74 74 755 755 755 755 755 755 755 755 7	IAT ICA IFT KWS MAR MC MLC PAP PDC PIE PRE PTE PTE PTE PTT PUN RES STS 200 TAB TAS TTS TTT UO2 UDC UIE	86 74 87 76 87 72 87 77 87 73 85 74 85 84 87 80 85 55 84 85 78 87 87 88 78 87 87 87 87 87 87 87 87


MAIN CHAIN ROUTINES




U 1774.1



. .





U 1774.1




ENTRANCE FOR AC2 AND AC4 EDIT "m" ADD. OF W.S. 24 AND W.S. 25 AC0 3 AC1 IN ACO 3 AC1 3N 000010-0 ЕМР 4 EMP 3 ENTRANCE FOR AC3 AC1 2N 00010-0 ₩.S. 4 NORMAL ACTION CODE 2 ROUTINE W.S. 43 + W.S. 6 \odot CAR EDM AAR EDIT "e" AC2 CEI 3 ONLY IF SEC OR ADC CLOCK OPTION AND ACS SET W.S. 6 AAR 'ı ' EDM NORMAL ၈ PAP TEST FOR Δ's ЕМР 2 SET 2a AND 3a SET 15 IN AAR Ŀ 4 NORMAL ₩.5. 4 ₩.5. 9 Ω 4 ERROR CODE H 2Ь ECP ര

ACTION CODE 1 ROUTINE








YES

SET EXIT


I AP

CEP

SYMBOLIC REFERENCE OF BAND ?



ACTION CODE 5 ROUTINE



W.S. 43 : 197



AC4

₩. S. 43 → ₩.S. 6








TABLE ADDRESS ROUTINE

 $Z_1 Z_1 Z_3 Z_4 Z_5 N_1 N_2 N_3 N_4 N_{15}$ w.s. 0







PROCESS CONSTANTS ROUTINE





K-CONSTANT WORKING STORAGE ROUTINE


Z₁ Z₂ Z₃ Z₄ Z₅ N₁ N₂ N₃ N₄ N₅ W.S. 0


















PRINT AND PUNCH ROUTINE









в



PUNCH ROUTINE




U 1774.1



78

J 1774.1

ADDRESS ANALYSIS ROUTINE



79

q


1774.1


.













ALL LOWER LEVEL ROUTINES RETURN HERE. THIS IS ALWAYS SET TO RETURN TO PROPER PLACE IN MAIN CHAIN



AAR



T.Z. INTERLACES

16

16

(16)

ĸws

IAR

R INTERLACES

IAP


P INTERLACES


SET SWITCH TO SEARCH LEFT HALF OF TABLE


8)

(10

(12









MAR 6N


q 1774.1


MEMORY AVAILABILITY ROUTINE - PART ONE







TEMPORARY TAG SEARCH












PERMANENT TAG SEARCH






8

.









INCREMENT

COUNTER

3

PSE

1

INITIAL FILL TABLES ROUTINE



d 1774.1

RESTRICT UNPRIMED, PRIMED, AND DUOPRIMED FOR R.H. AND <u>O</u> INTERLACES P11 PI RESTRICT NUMERIC AND ZONE LOCATIONS FOR R.H. AND O INTERLACES P 12 P12

.6a


5

6 a



 \odot

₽



К. ₩ ABSOLUTE ADDRESS W.S. 4 SET EXIT TO 16 IN AAR SET KWS TO SKIP MAR TAG→ W.S. 0 ZZZZZNNNNN TEST Z 5 FOR NUMERIC TEST FOR рт ¥ ¥ PERM. TAG RESET PTS 2F TO 6 SET PTS2F TOo (3) (PTS) PTT SET K SWITCHES IN KWS ĸws SET W SWITCHES IN KWS PTE KWS RES 3 BAND RELATIVE ADDRESS ROUTINE ADD (A TO ITSELF SL 2 (X SUBTRACT rX FROM ORIGINAL OPERAND RESULT TO rX→ rL MULTIPLY BY .005 200 200 EDIT A, M OR C ROUTINE ₩.S. 23 W.S. 22 SR 5 _____,× SR 5 EDA SR. W.S. 25 ₩.S. 24 ₩.S. 0 EDM EDS SET FOR • EDX EDS Tb. W.S. 24 ₩.S. 25 SL 5 EDC SET FOR •

ED)

PROCESS TAG EQUALS ROUTINE


TAG

LOCATION


t t t t t n n n n NUMERIC - W.S. 28 ZONE - W.S. 29

Ъ

ŝ




RPU OUTPUT INTERLACE ROUTINE




READER INTERLACE ROUTINE




RPU INPUT INTERLACE ROUTINE





USE N4 N5 TO FORM ADDEND HA2 NORMAL EXIT




INTERLACE ROUTINE 3





C'


1774.1



INTERLACE ROUTINE 5









3

SR₂


MODIFY LATENCY COUNTER ROUTINE



EDIT X ROUTINE



UPDATE CLOCK ROUTINE



*

 $\frac{\omega}{\omega}$