UNISYS

BT 3200 Series 324X/326X/328X Magnetic Tape Unit

Theory of Operation Manual

Class B Document Customer Services Engineering Restricted/Proprietary Data

September 1988 CE Dist. Code DQ Library Binder Number 17/4 5024599

Customer Services Engineering Restricted and Proprietary Data

The information contained in this document is restricted and proprietary to Unisys Corporation. Neither the information nor this document is to be reproduced, shown, or disclosed outside Unisys Corporation without prior written permission of the Law department, Unisys Corporation.

The information or this document is furnished solely for use by Unisys Customer Services Engineering personnel in servicing customer's equipment and is left at the customer's site for their convenience.


This document is the property of and shall be returned to Unisys Corporation, One Unisys Place, Detroit, Michigan, 48232, US America

Correspondence regarding this publication should be forwarded to Unisys Corporation either by using the Business Reply Mail form at the back of this manual or by addressing remarks directly to Commercial Product Information, P.O. Box 500, Blue Bell, PA 19424 U.S.A.

Reproduced with the permission of FUJITSU LIMITED Copyright[©] 1982, 1984, 1986, 1988 All Rights Reserved.

Fujitsu Document Code No.: 44FH3019E-04

EDITION RECORD						
Edition Date Revised Contents						
04	Mar., 1987	All pages are revised				



Model Number Cross Reference Table

UNISYS Model No.

(

 \bigcirc

Description Model No.

3241	F617A1
3242	F617A2
3244	F617B
3243	F617E
3261	F618A1
3262	F618A2
3266	F618B
3265	F618E
3281	M2436-1
3282	M2436-2
3288	M2436-8



CONTENTS

		р	age
CHAPTER	1	GENERAL DESCRIPTION OF THE MAGNETIC TAPE UNIT	-
ond Lak	1.1	Introduction	
	1.2	Operational Performance	
	1.3	External Features	
	1.4	Service Clearances	
	1.5	Interconnectors	1-7
	1.6	MTU Shorting Pluges	1-8
CHAPTER	2	MECHANICAL OPERATION	
	2.1	Mechanical Features	
	2.1.1	Tape path	
	2.1.2	Autoload mechanism	
	2.1.3	Auto hub	
	2.1.4	Head assembly	
	2.1.5	Capstan	
	2.1.6	File protection mechanism	
	2.1.7	Photo sense block	
	2.1.8	Low-tape sensor	
	2.1.9	Autocleaner	
		Error marker	
	2.2	Air Supply System	2-24
CHAPTER	2	CIRCUIT OPERATION	2 1
CHAPIER	3.1	Overall Circuit Configuration	
	3.2	Operator Panel	
	3.3	MTC Interface	
	3.3.1	Connecting cable	
	3.3.2	Interface signal lines	
	3.3.3	Tag line control	
	3.4	Control Circuit of the MTU	
	3.4.1	Introduction	
	3.4.2	Logical Operation of the Control Circuit	
	3.4.3	Microcommands	
	3.4.4	Register files and test signals	3-53
	3.4.5	The executing microprogram	
	3.5	Maintenance Functions	3-83
	3.5.1	The maintenance panel structure	
	3.5.2	Device maintenance function	
	3.6	Capstan Control Circuit	
	3.6.1	Introduction	
	3.6.2	Capstan motor assembly	
	3.6.3	Logical circuit	
	3.6.4	Operation of the servo system	3-105
	3.6.5	Capstan drive circuit	3-115
	3.7	Reel Control Circuit	
	3.7.1 3.7.2	Reel motor and tape-loop detection	
	3.7.2	Operation of the reel motor drive circuit Write/Read circuit	
	3.8.1	Write/Read operation	
	3.8.2	Interface circuit	
	3.8.3	Write circuit for the 6250/1600 BPI MTU	
	3.8.4	Write circuit for the 1600/800 BPI MTU	
	3.8.5	Read circuit for the 6250/1600 BPI MTU	
	3.8.6	Read circuit for the 1600/800 BPI MTU	

	3.9 3.01	Circuits for Mechanical Parts and Stabilizing Introduction	3-156
	2.2.1		3-156
	3.9.2	Components	3-156
	3.9.3	Circuit operation	3–158
CHAPTER	•	POWER SUPPLY	4-1
	4.1	Introduction	4-1
	4.2	Functions	4-1
	4.3	Power Supply Front Panel	4-4

APPENDIX A LIST OF SIGNALS USED IN LOGICAL CIRCUITS

1.1 Introduction

The 324X/326X/328T magnetic tape unit (MTU) is connected to the host controller via the magnetic tape controller (MTC). Data is recorded and read back using magnetic tape as the storage medium.

The MTU consists of the magnetic tape feeding mechanism, autoload mechanism, record/read-back mechanism, and control circuits. Because the tape-drive mechanism uses a single capstan system driven by a DC motor, the oxide coating surface of the magnetic tape loaded in the tape feeding mechanism touches only the read/write head, the cleaning ribbon, and the tape cleaner blades, thereby achieving high reliability. The auto-hub mechanism makes it easy to mount and remove tape reels; the power window automates the window opening and closing, and the autocleaner reduces operator tasks.

The magnetic head uses a two-gap head to perform instantaneous read-in of written data and to check data. The system uses 9 tracks. Available recording densities are 6250 BPI, 1600 BPI, and 800 BPI, in recording modes of group coded recording (GCR), phase encoded recording (PE), and nonreturn to zero change at "1" (NRZI).

The normal tape speed of the equipment is 75 ips for 324X, and is 125 ips for 326X. These speeds can be increased to 125 ips and 200 ips, respectively, by a streaming function command. The tape speed of 328T is 200 ips.

1.2 Operational Performance

Table 1.1 lists the operational performance of each model.

					-			
Model Items			3241 3242 3244	3243	3261 3262 3266	3265	3281 3282 3288	
Density (BP)	I)		6250/1600	1600/800	6250/1600	1600/800	6250/1600	
Recording method			GCR/PE	PE/NRZI	GCR/PE	PE/NRZI	GCR/PE	
Data transfer rate	Normal (start/stop)		469/120	120/60	781/200	200/100	1250/320	
(Kb/sec)	Streaming		781/200	2001 –	1250/320	320/ -	_	
Access time (ms)	Read	Normal	2.6/4.0	4.0/4.0	1.6/2.6	2.6/2.6	1.7/2.3	
		Stream- ing	6.9/6.9	6.9/ -	4.5/4.5	4.5/ -		
	Write	Normal	2.3/3.0	3.0/3.0	1.5/2.0	2.0/2.0	1.6/1.9	
		Stream- ing	5.7/5.7	5.7/	3.7/3.7	3.7/ -	_	
Positioning time (ms)	Read		12.3		9.5		-	
	Write		22.9		17.3			
Inter-block gap (IBG) length (inches)		0.3/0.6	0.6/0.6	03./0.6	0.6/0.6	0.4(W) 0.3(R)/0.6		
Tape speed	Normal		75		125		200	
(IPS)	Streaming		125		200		-	
Number of tracks			9					
Rewind time reel nomina			55				69	
Rewind/unload time (2400 feet reel, nominal) (sec)			65				79	
Autoloading time (sec)			12 12				12	

Table 1.1 MTU specifications

1.3 External Features

This magnetic tape subsystem (MTS) master unit consists of an MTU and either one or two MTCs housed in a single cabinet. Figure 1.1 is a front view of the master unit, showing the MTU on the left and the MTC on the right. Figure 1.2 is a rear view of the master unit, showing the location of the MTU and MTC power supply units and the MTU logic gate. Figure 1.3 shows the rear view of the MTU slave unit. A slave unit contains no MTC.




Figure 1.1 Master unit (front view)





Figure 1.2 Master unit (rear view)



 \bigcirc

()

Ŷ

Figure 1.3 Slave unit (rear view)

1.4 Service Clearances

Clearances required for servicing the magnetic tape unit are shown in Figure 1.4.




Figure 1.4 Service clearances

1.5 Interconnectors

The MTUs are connected to the host/controller via the MTC, as shown in Figure 1.5. The interface between the MTC and the MTU is the distribution PCA. One MTC can control up to 8 MTUs.

The master unit is available in two models, one MTC model (3241, 3242, and 3261) and two MTC model (3242, 3242, and 3262). Two MTC model is applicable for device crosscall.




Figure 1.5 MTU interconnections

1.6 MTU Shorting Plugs

Shorting plug settings for the MTU are shown below. Refer to the Maintenance Manual when checking or setting the short circuits.

PCA package	Specification	Strap mounting position	Pins to be strapped		Remarks	
		postcion	"0"	"1"		
C16B-5121- 0820#U	Tape unit unique ID	AG4	12-13	13-14	TID12	(2 ¹²)
(512182U) or C16B-5126- 0490#U (512649U)	(manufacture number)	AG6	02-03 05-06 09-10 12-13	03-04 06-07 10-11 13-14	TID11 TID10 TID9 TID8	(2^{11}) (2^{10}) (2^{9}) (2^{8}) (2^{8})
(3120490)		AG5	02-03 05-06 09-10 12-13	03-04 06-07 10-11 13-14	TID7 TID6 TID5 TID4	(2^{7}) (2^{5}) (2^{4}) (2^{4})
		AG7	02-03 05-06 09-10 12-13	03-04 06-07 10-11 13-14	TID3 TID2 TID1 TID0	(2^3) (2^1) (2^1) (2^0) (2^0)
	EC level	AF4	02-03 05-06 09-10 12-13		EC3 EC2 EC1 EC0	
	Function	AG4	09-10	0304 0607	NEWF SKIPF ENITR	
C16B-5121- 0810#U (512181U) or C16B-5126- 0480#U (512648U) or C16B-5325- 0210#U (532521U)	Options	BG7	02-03 05-06 09-10 12-13		OPTNO OPTN1 OPTN2 OPTN3	
C16B-5126- 0490#U (512649U)	Function	AJ6	02-03 05-06 09-10*	10-11 13-14	Not Use AGC Step Streamin Function Dual Density	g

Table 1.2 MTU shorting plugs

*Note This pin must be set "0" (09-10) in the case of 200 ips MTU.

1 - 8

2.1 Mechanical Features

Front and rear views of the MTU mechanism are shown in Figures 2.1 and 2.2, respectively.




Figure 2.1 MTU front view




Figure 2.2 MTU rear view

2.1.1 Tape path

The MTU tape path, shown in Figure 2.3, is designed to minimize scratches on the coated surface of the tape and to increase system reliability. The tape coating surface touches only the magnetic head, tape cleaner, and cleaning ribbon. The base surface of the tape is guided by roller guides, shown in Figure 2.4, which reduce friction.




Figure 2.3 Tape path

2 - 3





Figure 2.4 MTU components related to the tape path


(1) Tape guide

The upper and lower guides are located above and below the magnetic head. As shown in Figure 2.5, the fixed flanges are attached to both the front and rear sides of the upper guide, respectively. Both the fixed flanges are precisely positioned, and the tape runs between the flanges. The flange on the rear side of the lower guide is movable. The tape runs while being pressed by the movable flange in the front direction such that the standard edge of the tape always touches the fixed flange on the front side. Thus, the information track is protected from movement relative to the magnetic head.



Lower guide (Movable flange)

Upper guide (Movable flange)



(2) Roller guide

Two kinds of large and small roller tape guides are used. The large roller tape guide, shown in Figure 2.6, is designed to reduce the friction of tape passing the file reel, the machine reel, and the entry to the column, and to reduce uneven winding.




Figure 2.6 Roller guide

(3) Tape column

This is a buffer mechanism installed between the capstan and the machine and file reels. The capstan activates abrupt starts and stops repeatedly. The reel drive cannot follow the capstans action due to their large inertia. An electrostatic capacitive sensor and air pressure are used to maintain and detect the position of the tape loop in the tape column.

2.1.2 Autoload mechanism

The autoload mechanism, shown in Figure 2.7, feeds the tape on the manually locked file reel to the machine reel via the upper and lower channels. The tape is wound five to six times on the machine reel and is then loaded into the tape columns.

The autoload mechanism consists of four main elements:

- o Restraint member
- o Cartridge opener
- o Cartridge sensor
- o Threading shute.




Figure 2.7 Autoload mechanism

(1) Restraint member

The restraint member, shown in Figure 2.8, is used during the autoload operation with a cartridge. It supports the cartridge and blows air inside the cartridge to cause the tape to more easily exit.




Figure 2.8 Restraint member

(2) Cartridge opener

 \bigcirc

The cartridge opener, shown in Figure 2.9, causes the tape cartridge to open and close. When a cartridge mounted tape is loaded, a pin is inserted into a hole in the cartridge open and close mechanism. The pin rotates causing the cartridge to open or close. The angle of opening and closing the cartridge is detected and determined by a cam and microswitch.




Figure 2.9 Cartridge opener

(3) Cartridge sensor

Because the autoload sequence depends on the presence or absence of a cartridge, a cartridge sensor, shown in Figure 2.10, is used. When a cartridge mounted reel is loaded, a push bar is depressed, and the microswitch is activated.




Figure 2.10 Cartridge sensor

(4) Threading chute

In the autoload mode using a reel installed in a cartridge, the threading chute in conjunction with the restraint member supports the cartridge. When no cartridge is used, the tape entry must be inserted in a grooved pad for threading to start autoloading. The air blown from the opening between the two plates of the threading chute and air blown from a channel (for peeling off the tape) make it possible to thread the tape smoothly.




Figure 2.11 Threading chute

(5) Upper channel

The upper channel, shown in Figure 2.12, has three inclined slits to produce a stable air stream along the channel and to feed the tape. A mirror is attached to the bottom end of the upper channel through which the photosense block detects whether or not tape is present by the presence or absence of the light reflected from the mirror.




Figure 2.12 Upper channel

(6) Lower channel

Similar to the upper channel, the lower channel shown in Figure 2.13 blows air to feed the tape to the machine reel.





Figure 2.13 Lower channel

(7) Machine reel

The machine reel air inlets, shown in Figure 2.14, provides suction to assist in winding the tape onto the machine reel during autoloading. The air inlets are most effective from the bottom right position so that the inlet can effectively apply suction to the tape. A reflective marker is attached to the front plate of the machine reel. The low-tape sensor detects the rotation speed of the machine reel and the amount of tape remaining on the reel.





2.1.3 Auto hub

The auto hub, shown in Figures 2.15 and 2.16, consists of three main sections:

- (1) A section to convert pneumatic pressure into mechanical power. This section contains the diaphragm, piston, and front cover.
- (2) A section to retain the reel that contains the reel boss, cam, roller, claw, and rubber tip.
- (3) A wheel that holds the reel in its position and provides safety in case of a malfunction.

The diaphragm has a double-wall configuration. When air pressure is applied between the diaphragm and the front cover, the retainer ring moves, and the roller rises. As the roller rises, the claw enlarges; the reel is held in place by the friction of the rubber tip.

If the wheel is mounted, the reel is positioned properly when the reel is pressed inside. The wheel prevents the reel from being pushed out accidentally.






Figure 2.15 Auto hub



 \bigcirc

C

 \bigcirc



2.1.4 Head assembly

The head assembly, shown in Figure 2.17, consists of a magnetic read/write head, erase head, tape cleaner, and azimuth adjusting mechanism.




Figure 2.17 Head assembly

(1) Magnetic head

The magnetic head contacts the coating surface of the tape to perform data recording and regeneration.

(2) Erase head

The erase head is located close to the coating surface of the tape (but does not touch the tape surface) to perform erase operations.

(3) Tape cleaner

The tape cleaner is provided with a sharp edge to remove dust, foreign substances, and purple oxide adhering to the coating surface of the tape. All such materials are likely to cause the tape to drop data. The removed substances are blown off by the air stream from the cleaner edge.

(4) Azimuth adjusting mechanism

The azimuth adjusting mechanism is shown in Figure 2.18. When rotating the azimuth adjusting screw, the deformation part shown in the figure deforms, and the magnetic head is inclined. This mechanism is used to adjust azimuth while observing tape skew.




Figure 2.18 Azimuth adjusting mechanism

2.1.5 Capstan

(1) Capstan motor

Tape is fed by rotation of the capstan roller, shown in Figure 2.19. The roller is connected directly to the capstan motor and operates in forward or backward direction.

The capstan motor starts and stops abruptly since it uses a DC servo motor with low inertia. The surface of the capstan roller is lined with material having a high coefficient of friction to protect against tape slippage. The lining is extremely thin. Exercise care when servicing the capstan to avoid scratching or deforming the surface of the capstan roller.




Figure 2.19 Capstan motor

(2) Detection of capstan rotation speed

An optical tachometer detects the capstan motor's speed of rotation. The 500 optical tachometer is provided with the code plate on which 500 slits are printed between an LED and a phototransistor, which has a mask for detection. The code plate is mounted on the capstan motor shaft.

The mask is concentric with the code plate and is mounted on the capstan motor. The rotating direction of the capstan motor is detected by the slits with a phase shift of 90° .

2.1.6 File protection mechanism

A tape file is protected such that when the file reel has a write enable ring installed, the ring pin is inserted and pulled in by the air cylinder. The ring pin is separated from the enable ring. When the microswitch shown in Figure 2.20 detects the separation of the pin from the ring, a write-enable signal is issued.





Figure 2.20 File-protection mechanism

2.1.7 Photo sense block


The photo sense block shown in Figure 2.21 detects the beginning-of-tape (BOT) marker, the end-of-tape (EOT) marker, and the presence or absence of the reflection from the mirror mounted on the upper channel. The presence or absence of tape, the current tape position, the sequence of events, and the BOT and EOT are all detected by the photo sense block.





2.1.8 Low-tape sensor

Abrupt stoppage of tape being rewound at high speed is difficult even when the BOT is detected. Thus, the low-tape sensor shown in Figure 2.22 detects the amount of tape wound on the machine reel in advance. The tape speed is reduced when low tape is detected. The amount of tape wound on the machine reel is detected by reflected light from the reflective marker attached to the front plate of the machine reel. During autoloading, the detected frequency of reflected light from the reflective marker makes up the number of machine reel rotations. This allows timing for the column in action.





2.1.9 Autocleaner

The autocleaner shown in Figure 2.23 cleans dust adhering to the tape and protects the magnetic head from wear. The autocleaner cleans the tape coating surface by inserting a cleaning ribbon between the magnetic head and the magnetic tape during rewinding in normal speed. In addition, manual cleaning of the magnetic head, erase head, and tape cleaner can be performed by manually inserting the autocleaner.

(1) Slide assembly

The slide assembly that guides the cleaning ribbon is located below the right side of the magnetic head. It is activated by the solenoid and causes the cleaning ribbon to move under the write/read gap as shown in Figure 2.24. This cleaning ribbon cleans the magnetic head while preventing the magnetic tape from touching the magnetic head. When the solenoid is turned off, it is returned to its original position by releasing the spring.

(2) Cleaning ribbon

The cleaning ribbon is activated when the slide assembly is in operation. Delivery rate is 2 to 5 mm/min. The cleaning ribbon is 50 m long.







Figure 2.23 Autocleaner



(a) Cleaning ribbon in the state when the solenoid is not in operation








Figure 2.25 Autocleaner structure

2.1.10 Error marker

The error marker shown in Figure 2.26 places a mark on tape reels that produce frequent errors. The magnetic channel counts errors occurring during the write operation. If many errors occur, an appropriate signal is issued to the MTU. When receiving the signal, the MTU stamps a mark on the reel during unloading. The mark is made by a rubber stamp embedded in the solenoid axle when the solenoid operates.




Figure 2.26 Error marker

2.2 Air Supply System

The air supply system, shown in Figures 2.27 and 2.28, performs air pressure and vacuum operations for each section. Air pressure and vacuum are generated by suction and blowing of air by the motor driven blower. The locations to which air pressure and vacuum are supplied vary as a function of conditions of operation. Switching is executed by an electromagnetic valve.




Figure 2.27 Air supply system during autoload operation






Figure 2.28 Air supply system during normal tape run



3.1 Overall Circuit Configuration

Figure 3.1 shows the overall circuit configuration of the MTU. Power supply lines are omitted in this illustration because power is supplied to every section of the MTU.



---- Control line

Figure 3.1 Circuit configuration of the MTU

The overall system circuit consists of 11 main elements.

- (1) The microprogram controller consists of the read-only memory (ROM), arithmetic logic unit (ALU), resistors, and bus control circuit.
- (2) The interface controller is the interface circuit to the MTC that receives instructions from the MTC and sends and receives control signals to and from the microprogram controller.
- (3) The write circuit is the circuit for writing data from the MTC on the tape with the write head. This circuit also supplies current to the erase head and to the automatic degauss of the write head.
- (4) The read circuit amplifies the read signal from the read head, digitizes, and transmits the signal to the MTC. In the 6250 BPI mode, the circuit that automatically adjusts the gain of the read amplifiers is included in the read circuit.
- (5) The motor driving circuit consists of a current amplifying circuit to drive the capstan motor, the servo system circuit for the reel motor, a drive circuit for the window motor, and the cartridge motor.
- (6) The mechanism controller consists of a driving circuit network for air supply, solenoid, and valve operations.
- (7) The head assembly consists of the write head, read head, and erase head.
- (8) The operator panel contains pushbutton switches and indication lamps (LED). This panel is described in more detail in Section 3.2.
- (9) The motor section consists of the capstan motor, reel motor, window motor, and cartridge motor.
- (10) The mechanism section consists of air supply units, a sensor mechanism, and the autoload mechanism.
- (11) The power supply section includes the power supply for PCA operation, the power supply for mechanisms, and all remaining units requiring power.

3 – 2

3.2 Operator Panel

The operator panel consists of various switches necessary for MTU operation. Indication lamps (LED) show the condition of each operation. Figure 3.2 is an exterior view of the operator panel.




Figure 3.2 Exterior view of the operator panel

(1) READY (LED)

When the MTU is in the ready state under control of the MTC, the green light of the Ready lamp goes on. During the rewind operation, data security erase (DSE) operation, space file and back space file operations, or tape load operation, this lamp will not be ON until the operation is completed.

(2) UNIT CHECK (LED)

When tape loading fails, the red Unit Check lamp flashes. If an abnormal state occurs at other times, this red lamp remains ON. When the RESET switch is depressed, this lamp turns off.

(3) ALARM (LED)

The Alarm lamp lights (red) when a fuse blows, when a circuit breaker shuts off, a power supply fails, or when an abnormal temperature rise is detected.

(4) LOAD/REWIND switch

This switch is effective only in the offline state. To use the LOAD/REWIND switch, place the reel on the hub and install the tape on the file reel. Place the point of tape on the threading chute and depress this LOAD/REWIND switch. The tape reel is automatically locked, auto threading and tape loading are executed, and the tape runs until the BOT marker is detected (the window also automatically closes). When this switch is depressed while tape is in the loaded state, the tape is rewound at high speed until the BOT marker is detected.

To reload (also referred to as mid-load) tape that is only partly in the column due to some problem, such as electric stoppage, gently rotate the file reel to extract the stacked part of the tape until the tape becomes tense between the machine reel and the file reel. Press the LOAD/REWIND switch. The tape is automatically fed into the column and rewound until the BOT marker is detected.

(5) ONLINE switch

Use the ONLINE switch to turn the MTU to the online state. Press the ONLINE switch to make the MTU available with the MTC.

(6) UNLOAD switch

This switch is effective only when the MTU is in the offline state. Use the UNLOAD switch to rewind loaded tape at high speed to BOT, to unlock the auto hub, and to open the window. when this switch is depressed and tape is completely rewound on the file reel, the window opens.

(7) RESET switch

Depress the RESET switch to turn the MTU to the offline state and to reset the control line. The window is also closed by this switch. When the MTU fails in tape loading (the UNIT CHECK lamp flashes), depressing this switch releases the reel brake, thereby enabling the tape to be rewound manually. If the MTU fails during tape loading, the window opens automatically. If an abnormal state (with the UNIT CHECK lamp continuing to light), depressing this switch opens the window.

(8) FILE PROTECT LED and switch

This lamp lights (amber) when the write-enable ring is removed from the file reel. When the switch is depressed, the file is protected from writing.

(9) Two-digit indicator LED


This lamp indicates a two-digit code representing the condition of the power supply and an abnormal (error) condition of the MTU.

- 00 Represents no MTU errors (if the Unit Check lamp is off).
- 01 Indicates that an erroneous operation is occurring in the relevant unit, or displays the contents of an error. When either of these codes is indicated, the UNIT CHECK lamp flashes or remains ON.

3.3 MTC Interface

3.3.1 Connecting cable

Each MTU is connected to the MTC through a single, flat cable. The address of each MTU is determined by the connection on the MTC distribution PCA. All 28 pairs of signals between the MTC and the MTU are digital. The signals between the MTC and the MTU are shown in Figure 3.3.



Note: The Reserved signals are not used in the MTU. However, the MTU should be provided with a terminal resistance.

Figure 3.3 Signals between MTC and MTU

3.3.2 Interface signal lines

(1) Data lines

These lines are used to transmit data from the MTC to the MTU. Data represents the status control command, encoded write data, and sense data. Data is discriminated by the tag signal.

Bus In through 8

These lines transmit data from the MTU to the MTC. The data represents status byte data, control byte data, command byte data, read data from the tape, loop write-to-read return data, and the sense data. Data is discriminated by the tag line.

(2) Tag line

Tag control is shown in Tables 3.1 and 3.2.

Table 3.1 Contents of tag control

 \bigcirc

()

				~	<u>س</u>	4	<u>ل</u>		~	m
	GO	RDO	RD1	RD2	RD3	RD4	RD5	RD6	RD7	RD8
	COMMAND (Status Control "1")		See the following table							TAG IN
BUS IN	CONTROL	Level Test 0	-1 :	:	Test Mode	EMK	DSE	REW	UNI.	TAG IN
	STATUS	ERS	FWD	BWD	Write Status	TU Check	SAGC ON	1600	LWR TUIF	TAG IN
r .	CO	WD0/RDL0	WD1/RDL1	WD2/RDL2	WD3/RDL3	WD4/RD4	WD5/RDL5	WD6/RDL6	WD7/RDL7	WD8/RDL8
	COMMAND (Status Control "1")		See the following table							Parity
BUS OUT	CONTROL	Level Test 0	L :	:	Set Test Mode	Set Error Marker	Set Data Security Erase	Set Rewind	Set Unload	Parity
	STATUS	Set Erase	Set Read Forward	Set Read Backward	Set Write Status	Reset	Set 6250 & SAGC or Set NRZI	Set 1600	Set LWR	Parity
	TAG BUS OUT/IN BIT	0	7	2	ຕ	4	Ś	9	7	8

Bus	0ut	Command		Content of BUS IN
0123	4567	Command	BUS OUT	0 Character "X" may be any digit
0	0		BUS IN	0 1 2 3 4 5 6 7
0	1			
0	2	Set Streaming Mode	0	STRMF (Streaming Feature)
0	3	Reset Streaming Mode	· · · · · ·	
0	4	Space File	1	SKIPF (Skip File Feature)
0	5	Back Space File		
0	6	-	2	
0	7			
0	8	Set LWR RW	3	LWSL (Low Slice)
0	9	Reset LWR RW		
0	A	Set Low Slice	4	STRMD (Streaming Mode)
0	В	Reset Low Slice		
0	C		5	LWR RW
0	D			
0	E		6	HACT (Action)
0	F			
L		<u></u>	7	RDY (Ready)
			8	TAG IN
			Ŭ,	

Table 3.2 Contents of the command tag	Table	3.2	Contents	of	the	command	tag
---------------------------------------	-------	-----	----------	----	-----	---------	-----

Bus	Out	
Address 0 1 2 3	Contents of 4 5 6 7	Communication Registers
1000	0 through F	Reg. 0 Upper 4 bits
1001	0 through F	Reg. 0 Lower 4 bits
1010	0 through F	Reg. 1 Upper 4 bits
1011	0 through F	Reg. 1 Lower 4 bits
1100	0 through F	Reg. 2 Upper 4 bits
1101	0 through F	Reg. 2 Lower 4 bits
1110	0 through F	Reg. 3 Upper 4 bits
1111	0 through F	Reg. 3 Lower 4 bits

BUS OUT BUS IN	0 to 3 4 to 7 8 or 9 "X"	0 to 3 4 to 7 0 to 3 4 to 7 A or B "X" C or D "X"	0 to 3 4 to 7 E or F "X"		
0 1 2 3 4 5 6 7	Reg. O	Reg. 1 Reg. 2	Reg. 3		
8	TAG IN				

Status Tag

- a. This signal causes the MTC to call the status information from the MTU or sets the status operation.
- b. To implement status call, set Status Tag to "1". The Write Clock must not be set to "1".
- c. To implement status set to the MTU, the MTC sets a predetermined control item to "1" on the Bus Out line and sets both the Status Tag and the Write Clock to "1".
- d. When GO Tag is "1", the Tape Unit (TU) Sense Byte 8 is issued to Bus In when Status Tag is set to "1".
- e. When Status Tag, in conjunction with Control Tag, is set to "1", it acts as a Command Tag.

Control Tag

- a. This signal causes the MTC to call the control information from the MTU or to set control operation.
- b. To call the control information, set Control Tag to "1", but do not set Write Clock to "1".
- c. To set Control to the MTU, the MTC sets a predetermined control item to "1" on the Bus Out line and sets both the Control Tag and the Write Clock to "1".
- d. When the Control Tag, in conjunction with the Status Tag, is set to "1", it acts as a Command Tag.

Command Tag

- a. When both the Status Tag and the Command Tag are "1", the MTU regards them as a Command Tag.
- b. This signal causes the MTC to call the command information from the MTU or to set command operation.
- c. To call the command information, set the Command Tag to "1". The Write Clock must not be set to "1".
- d. To issue a command to the MTU, the MTC sets a predetermined control item to "1" on the Bus Out line and sets both the Command Tag and the Write Clock to "1".

- a. This signal causes the MTC to direct the MTU to set the tape drive for the read or write operation.
- b. If the MTU is already in the Write Status when this signal is "1", the Bus Out line provides the write information to the tape, and the "Write Clock" is used together.
- c. If the MTU is already in the Read Status when this signal is "1", this signal becomes control information to switch the threshold level of the read circuit in the MTU to zero.
- d. If the MTU is already in the Read Status when the Go Tag signal is "1", the Bus In line becomes data from the tape.
- (3) Write Clock
 - a. When the Status Tag, the Control Tag, or the Command Tag, in conjunction with the Write Clock, is set to "1", the contents of the Bus Out are stored.
 - b. To call the Status information, the command information, the Sense information, and the Write Clock are not needed.
 - c. When the MTU is in the Write Status and the Go Tag is "1" the MTU implements sampling of the data on the Bus Out line at the rise of Write Clock.
- (4) Interrupt

This signal is set to "1" when the MTU causes the following conditions in offline operation:

- a. When file protect occurs during the forward action in the write or erase operation.
- b. When the condition that causes the Unit Check to be "1" occurs within the MTU.
- c. When the Ready or the Online is set to "O" during the write or read operation (Go Tag "1").
- d. When ONLINE is set to "O" during Rewind or DSE operation.
- e. When the BOT is detected during the Read backward operation (when the Go Tag is issued from the MTU).
- f. When the Test Mode FF in the MTU is "1" and the EOT is detected during Write or Read operation.
- g. When the Self-Adjust Gain Control (SAGC) Check occurs during the SAGC operation.
- h. When BOT is detected in the back-space file.
- i. When the 20-m check is detected in the space file.

- (5) Capstan pulse A/B
 - a. This signal provides information about tape-drive speed detected optically from the code disk connected directly to the capstan.
 - b. When the capstan rotates in the forward direction, pulse A is in a phase delay relative to pulse B. When rotating in the backward direction, the phase relation between pulse A and pulse B is reversed.
- (6) Gap Control
 - a. This is the block-access start signal that the MTC receives from the MTU after the MTC sets the Go Tag to "1" during the read/write operation.
 - b. The MTU starts counting capstan pulses when the Go Tag is set to "O" in the immediately preceding read/write operation. The number of capstan pulses are counted since the beginning of the present operation when the Go Tag was set to "1". The MTU sets the Gap Control signal to "1" at the time that the amount of tape length fed by capstan rotation reaches a predetermined length of Inter-Block Gap (IBG).

3.3.3 Tag line control

()

- (1) The meaning of the Bus Out bit in the Status Tag is as follows:
 - a. Bit 0 Set Erase

When this bit is "1", the MTU is set to the erase status.

b. Bit 1 Set Read Forward

When this bit is "1" and both bits 2 and 3 are "0", the MTU sets the write status to "0" (Read Status) and changes to the FWD status.

c. Bit 2 Set Read Backward

When this bit is "1" and both bits 2 and 3 are "0", the MTU sets the write status to "0" (Read Status) and changes to the BWD status.

d. Bit 3 Set Write Status

When this bit is "1" and both bits 2 and 3 are "0", the MTU is set to the write status.

e. Bit 4 Reset

When this bit is "1", the following signal in the MTU is set to "0".

- TU check (Status Tag bit 4)
 Interrupt
 Ready hold (TU Sense Byte 3 bit 2)
 Overrun (TU Sense Byte 8 bit 5)
 Tape Mark (TU Sense Byte 8 bit 7)
 Test Mode (Control Tag bit 3)
 LWR (Status Tag bit 7)
 LWR2 (Command Tag bit 5)
- TU Sense Byte 2
- f. Bit 5 Set 6250 and SAGC or Set NRZI
 - . For the MTU in the GCR/PE mode. This means that the MTU is set in the 6250 BPI and SAGC mode.
 - . For the MTU in the PE/NRZI mode. This means that the MTU is set in the 800 BPI NRZI mode.
- g. Bit 6 Set 1600

When this bit is "1" and bit 5 is "0", the MTU is operated in the 1600 BPI mode.

h. Bit 7 Set LWR TUIF (Loop-Write-to-Read TU interface)

This bit sets the MTU in the LWR TUIF mode. The MTU is set in the loop mode, and the output on the BO line is input to the BI line without changing the wave shape, where the MTU is set in the loop mode when the GO Tag signal is "1".

- (2) The meaning of the Bus Out bits in the Control Tag is as follows:
 - a. Bits 0 through 2 Level Test 0 through 2

The combination of bits 0 through 2 determines the slice level as shown in Table 3.3.

b. Bit 3 Set Test Mode

When this bit is "1", the MTU is set in the Test Mode.

c. Bit 4 Set Error Marker (EMK)

This bit specifies the action to print character E on the back of a file reel.

Table 3.3 Slice level of each mode	Table	3.3	Slice	level	of	each	mode
------------------------------------	-------	-----	-------	-------	----	------	------

Application	Lev	el	Test		READ	WRITE	
Application	0	1	2	FWD	BWD	FWD	Mođe
(1	1	1		125 ± 12%	·	
	1	1	0		100 ± 12%		
Diagnosis {	1	0	1		80 ± 8%		GCR/PE
	1	0	0		64 ± 8%		
	0	1	1		51 ± 5%		
	0	1	0		41 ± 5%		
Marginal	0	0	1	15±2%	10±1% 15±2%	37±4%	
					(AGC step is	(AGC step is	
					greater than C)	greater than C)	
Normal	0	0	0	10±1%	7±1%	20±2%	
					10±1%	25±2%	
					(AGC step is greater	(AGC step is greater	
					than C)	than C)	
Marginal	x	x	1	26	5±4%	50±5%	
Normal	x	x	0	17	±2%	40±5%	NRZI

d. Bit 5 Set Data Security Erase (DSE)

When the MTU is in the write status, this bit initiates the data security erase action of the MTU. The MTU carries out the erase action until the EOT marker is detected. During the erase action, READY (Sense byte 0 bit 7) is in the "O" state. When the EOT marker is detected and the erase action is completed, the DSE status is set to OFF and READY returns to "1".

e. Bit 6 Set Rewind (REW)

This bit specifies high-speed rewinding until the BOT marker is detected. After the rewind action starts, the MTC need not intervene until the rewind action is completed. During the rewind action, the Ready state is "0", the Online status is kept as "1", and the MTU is in the busy condition. At the completion of the rewind action, the Ready state is recovered. f. Bit 7 Set Unload (UNL)

This bit specifies the unload action. When the unload action starts, both the Online status and the READY are set to "O". These are not automatically returned to "1" even when the unload action is completed. When the unload action is completed, the tape is wound entirely on the file reel, resulting in servo-off, reel lock release, and window open.

- (3) The meaning of Bus Out in the Command Tag (both the Status Tag and the Control Tag are "1") is as follows:
 - a. Code 02 Set Streaming Mode

This command sets the MTU in the streaming mode.

b. Code 03 Reset Streaming Mode

This command resets the streaming mode.

c. Code 04 Space File

This command makes the MTU set the READY signal to "O" and moves the loaded tape in the forward direction until the Tape Mark (TM) block is detected.

d. Code 05 Backspace File

This command makes the MTU set the READY signal to "0" and moves the loaded tape in the backward direction until the TM block is detected.

e. Code 08 Set Loop-Write-to Read RW

This command causes the MTU to loop the write data onto the read data lines. The LWR RW is made to return. The write data is returned via the analog circuit following the pre-amplifier circuit. The LWR is the same shape as the write data, while the wave shape of the LWR RW is similar to that of the data read by the read head.

f. Code 09 Reset Loop-Write-to Read RW

This command resets the LWR RW mode.

g. Code OA Set Low Slice

This command sets the slice level to the MTU to the low level (7%). This command is effective only for the erase instruction.

h. Code OB Reset Low Slice

This command returns the slice level to the normal level.

i. Set Communication Registers

This command sets or resets the registers by using 4 lower bits of the Bus Out and specifying greater than 8 for its upper bits. A 4-byte register can be set or reset in units of 4 bits.

- (4) The definition of the Bus in bit in the Status Tag is as follows:
 - a. Bit O ERS

When the MTU is in the erase status, this bit is "1".

b. Bit 1 FWD

When the forward status is determined, this bit is set to "1".

c. Bit 2 BWD

When the backward status is determined, this bit is set to "1".

d. Bit 3 Write Status

When the MTU is in the write status, this bit is set to "1".

e. Bit 4 Tape Unit (TU) Check

When this bit is "1", it indicates that an abnormal condition is occurring in the MTU.

f. Bit 5 Self-Adjust Gain Control (SAGC)

This bit is set to "1" when Set 6250 and SAGC or Set NRZI is specified while the MTU in the 6250/1600 BPI mode does not detect the BOT.

g. Bit 6 1600

When the MTU is operated in the 1600 BPI mode this bit is "1".

h. Bit 7 LWR TUIF

When this bit is "1", the MTU is set in the Loop-to-Read Through the TU Interface mode.

i. Bit 8 TAG IN

When the contents of the Bus Out bits 0 through 8 represent an odd number, this bit is set to "1".

- (5) The meaning of the Bus In bit in the Control Tag is as follows:
 - a. Bit 0 through 2 Level Test 0 through 2

These bits indicate that the MTU is set to the slice level.

b. Bit 3 Test mode

The MTU is in the Test mode when this bit is "1".

c. Bit 4 EMK

This signal is set to "1" by the Set EMK signal from the MTU.

d. Bit 5 Data Security Erase (DSE)

When the MTU operates in the forward direction and in the write status, it executes the data security erase using the Set DSE from the MTC. The MTU carries out the erase action until the EOT marker is detected. When the erase action is completed, the DSE status is set to "0", and the ready signal is returned to "1". During the erase operation, the MTU is busy.

e. Bit 6 REW

This bit is set to "1" by the Set REW from the MTC when the ready signal is set to "0". During the rewind operation, the ready signal is "0" and the MTU is busy.

f. Bit 7 UNL

This bit is set to "1" by Set UNL; Online and Ready are set to "0". This bit is reset when the unload operation is completed or suspended.

g. Bit 8 TAG IN

This bit is set to "1" when the contents of Bus Out 0 through 8 represent an odd number.

- (6) The meaning of the Bus Out in the Command Tag (both the Status Tag and the Control Tag are "1") is as follows:
 - a. Bit 0 (when the upper digit of the Bus Out is "0".) STRMF (Streaming Feature)

If the relevant MTU has the streaming function, this bit is "1".

b. Bit 1 (when the upper bit of Bus Out is "0".) SKIPF (Skip File Feature)

If the relevant MTU has the space file and backspace file functions, this bit is "1".

c. Bit 2 (when the upper bit of Bus Out is "O".)

This bit is always "0".

d. Bit 3 (when the upper bit of Bus Out is "O".) LWSL (Low Slice)

When the Low Slice is specified for the relevant MTU, this bit is "1".

e. Bit 4 (when the upper bit of Bus Out is "O".) STRMD (Streaming mode)

When the MTU is set in the streaming mode, this bit is "1".

f. Bit 5 (when the upper bit of Bus Out is "0".) LWR RW (Loop-Write-to-Read Through Read/Write Circuit)

When the LWR RW is specified for the relevant MTU, this bit is "1".

g. Bit 6 (when the upper bit of Bus Out is "O".) HACT (Action)

This bit is "1" during actual functioning of the MTU.

h. Bit 7 (when the upper bit of Bus Out is "0".) RDY (Ready)

This bit indicates that the MTU is ready to execute the instruction from the MTC for carrying out tape action.

i. Register 0 through 3 (when the upper digits of the Bus Out are 8 through F.)

This bit represents the contents of the communication register set by the MTC.

j. Bit 8 TAG IN

This bit is "1" when contents of the Bus Out O through 8 is an odd number.

(7) The Bus Out/ Bus In line in the Go Tag

When the Go Tag is set to "1", the Bus Out line has the following meanings:

- a. If the MTU is in the READ status and is to carry out the read action in a recording mode other than the NRZI mode, the read threshold level is specified without the presence of the write clock. The MTU if effective for both the FWD and the BWD operations.
- b. If the MTU is in the Write status and neither LWR TUIF nor LWR RW is set, the MTU outputs the write data on magnetic tape with the presence of the write clock.
- c. When the MTU is set in the LWR (Loop Write-to-Read) TUIF or LWR RW, the MTU outputs the turnaround data to the Bus In line.
- d. When the Go Tag is "1", the TU Sense Byte 8 is output to the Bus In line if the status is set to "1".
- e. In case of items (a) and (b) above, the data output on to the Bus In line is the read data from the loaded magnetic tape. In case of item (c) above, the Bus Out loop data of LWR TUIF or LWR RW, and the content of the TU Sense Byte 8 is output.
- (8) Sense Byte

When all Tag lines are "O" or both Go Tag and the Status Tag are "1", the Bus In line indicates the particular sense information. Table 3.4 shows the contents of the sense information.

œ	*3&5 or GO & STS TAG	UERS (Unit Erase (Current ON)	UACT (Unit Action)	UBWD (Unit Backward)	UWCON (Unit Write Current ON)	u64S (Unit 64% Slice)	UOVRN (Unit Over Run 20 m Check)	UPE (Unit PE Mode)	TM (Tape Mark)	TAG IN
7	0	Error Code O		" 2	ຕ ະ	4	÷	. 6		TAG IN
9	-	Read Data O	1	" 2	ۍ ۴	4	1 2			
S	2	sAGC Count 0	:	:	:	EC Level 2	:	7 :	:	TAG IN
4	æ	Tape Unit Unique ID Low Order 2	. 2	7 :	:	. 2	:	2 1	5 ÷	TAG IN
e	4	MTU Model	MTU Model	Ready Holđ	Tape Unit Unique ID High Order 2	: 2	: 2	:	2	TAG IN
2	Ś	MISC Error	Tape Loop Alarm Left	Tape Loop Alarm Right	ROM parity Error	Write Circuit Alarm	Not Use	Air Alarm	Load Failure	TAG IN
-1	ور	EXT IF	Reset Key	DSE	7 Track	Test Mode	Dual Density	High Density	6250	TAG IN
0	7, 8 all "0"	BWD	Not FP	TWA	BOT	Write Status	Online	TU Check	Ready	TAG IN
TU Sense Byte	Bus Out Bit Bus In Bit	0	7	2	ę	4	Ś	ę	7	ø

Table 3.4 Contents of the MTU Sense Byte Bus In

 \bigcirc

 \bigcirc

O

- a. Sense Byte 0
 - Bit 0 Backward (BWD) This bit is "1" when the MTU is in the backward status.
 - Bit 1 No File Protect (FP) This bit is "1" when the MTU is not file protected.
 - 3) Bit 2 Tape Warning Area (TWA) When the current tape position is in the Tape Warning Area (that is, when the EOT is detected in the forward direction), this bit is set to "1". When EOT is detected in the backward direction, this bit is set to "0".
 - 4) Bit 3 Beginning of Tape (BOT) This bit is "1" when the BOT marker has been detected.
 - 5) Bit 4 Write Status This bit is "1" when the MTU is in the Write Status.
 - 6) Bit 5 Online This bit is set to "1" when the MTU meets online requirements and the Online switch is depressed.
 - 7) Bit 6 Tape Unit Check This bit is "1" when a malfunction of the MTU occurs.
 - 8) Bit 7 Ready This bit indicates that the MTU is ready to execute the instruction for tape operation.
 - 9) Bit 8 TAG IN Of the Bus Out bits 0 through 8, only bits 7 or 8 indicate "1".
- b. Sense Byte 1
 - 1) Bit 0 Extended Interface (EXTIF) This bit indicates "1" if the MTU is provided with the streaming function or the skip-file function.
 - 2) Bit 1 Reset Key This bit is "O" when the reset key on the operator panel is depressed or the door is manually opened.
 - 3) Bit 2 Data Security Erase (DSE) This bit is "1" while the MTU is executing the data security erase.
 - Bit 3 Not Used. This bit is always "0".
 - 5) Bit 4 Test Mode This bit is "1" when the MTC specifies the Online and Set Test mode for the MTU.

- 6) Bit 5 Dual Density Feature This bit is "1" if the MTU is of two different recording density types: either 6250/1600 BPI or 1600/800 BPI.
- 7) Bit 6 High Density Mode This bit is "1" when the MTU is set in the high recording density mode.
- 8) Bit 7 6250 Feature This bit is "1" when the MTU is set in the 6250/1600 BPI mode.
- 9) Bit 8 TAG IN Of the Bus Out bits 0 through 8, only bit 6 is "1".
- c. Sense Byte 2
 - Bit 0 MISC Error (miscellaneous Error) This bit is set to "1" when the MTU detects an error occurring somewhere other than the bits in Sense Byte 2.
 - 2) Bit 1 Tape Loop Alarm Left This bit is set to "1" when the running tape enters the warning area in the left column.
 - 3) Bit 2 Tape Loops Alarm Right This bit is set to "1" when the running tape enters the warning area in the right column.
 - 4) Bit 3 ROM Parity Error This bit is set to "1" when a parity error takes place in the PROM of the MTU.
 - 5) Bit 4 Write Circuit Alarm This bit is set to "1" when an abnormal condition occurs in the write circuit system.
 - 6) Bit 5 Not Used This bit is always "0".
 - 7) Bit 6 Air Bearing Alarm This bit is set to "1" when abnormal pressure is detected.
 - Bit 7 Load Failure This bit is set to "1" when the MTU fails in autoloading.
 - 9) Bit 8 TAG IN Of the Bus Out bits 0 through 8, bit 5 indicates "1".

- d. Sense Byte 3
 - Bits 0, 1 MTU Models 0, 1 The bits 0 and 1 specify the following models:

Bit O	Bit 1	Model
0	0	125 ips
0	1	50 ips
1	0	200 ips
1	1	75 ips
1	1	

- 2) Bit 2 Ready Hold This bit is set to "1" when the MTU changes its status from Not Ready to Ready.
- Bit 3 (2¹²) through bit 7 (2⁸) This bit indicates the Tape Unit Unique ID High Order.
- 4) Bit 8 TAG IN Of the Bus Out bits 0 through 8, only bit 4 indicates "1".
- e. Sense Byte 4
 - 1) Bits 0 (2⁷) through 7 (2^o) indicate the Tape Unit Unique ID Low Order.
 - 2) Bit 8 TAG IN Of the Bus Out bits 0 through 8, only bit 3 indicates "1".
- f. Sense Byte 5
 - 1) The bits 0 through 3 indicate the maximum value of the SAGC count.
 - 2) The bits 4 (2 ³) through 7 (2 ⁹) indicate an EC level.
 - Bit 8 TAG IN
 Of the Bus Out bit 0 through 8, only bit 2 indicates "1".
- g. Sense Byte 6

When the Bus Out bit 1 is set to "1" after the Go Tag is reset, the MTU sends out the Read data to the Bus In. bits 0 through 8 of the Bus In represent the Read data.

- h. Sense Byte 7
 - Bits 0 through 7 indicate an error code Error code 00 indicates that the power supply condition and the MTU condition are normal. Error codes 01 through 99 indicate the contents of an erroneous operation and a unit failure.

- 2) Bit 8 TAG IN Of the Bus Out bits 0 through 8, only bit 0 indicates "1".
- i. Sense Byte 8

This byte is effective when all bits of the Go, Control, and the Status Tag, are zeros and both BO3 and BO5 are "1"s. This byte is also effective when both the Go Tag and the Status Tag are "1".

- Bit 0 UERS (Unit Erase Current ON) This bit indicates the state of the current flow in the erase head of the MTU.
- 2) Bit 1 UACT (Unit Action) This bit is "1" while the MTU is in a range of operation from the actual start of the MTU operation to the end of its operation. (The turn-around time is not included. However, it is included during positioning of the MTU.)
- 3) Bit 2 UBWD (Unit Backward Status) This bit indicates that the MTU is in the Backward status. The signal varies with the advancement of the MTU operation during the Forward operation or stop position.
- 4) Bit 3 UWCON (Unit Write Current ON) This bit indicates that the current is flowing in the write head of the MTU.
- 5) Bit 4 U64S (Unit 64% Slice) This bit indicates that in the 6250 BPI read/write operation, the slice level is cut down to 64% after counting up the Self-Adjust Gain Control.
- 6) Bit 5 UOVRN (Unit Overrun) This bit indicates that the length of data block (TMBOB) did not exceed 20 m while the MTU executed the Space file operation.
- 7) Bit 6 UPE (Unit PE Mode) This bit indicates that the operation mode in which the MTU is actually carrying out the processing is the Phase Encoded (PE) mode.
- 8) Bit 7 TM (Tape Mark) This bit is set to "1" when the MTU normally detects a TM block using the SPF or BSPF command.
- 9) Bit 8 TAG IN If the Bus Out bits 0 through 8 are an odd number, this bit is "1".

Table 3.5 Error codes list

Item	Error code	Content	Cause
Abnormal states of arithmetic	00	Parity error of the ROM occurring before executing the microprogram (when unit check lamp light)	Hardware error
circuits, registers, timers,	01	Faculty arithmetic operation of the ALU	**
counter, and sense signals	02	Faculty arithmetic operation of the microprogram	11
	03	Malfunction of the register LSI for file address \$00 ~ \$03.	**
	04	Malfunctioning of the register LSI for file address \$04 ~ \$07.	••
an a	05	Malfunctioning of the register LSI for file address \$08 ~ \$0B	
	06	Malfuncitoning of the general register for file address \$0C ~ \$0F	••
	07	Malfunctioning of timer 0 for file address \$10	"
	08	Malfuncitoning of timer 1 for file address \$11	11
	09		
	10	Malfuncitoning of the counter for file address \$12	Hardware error
	11	Malfuncitoning of the register for file address \$13	**
	12	One to more faulty bits from bits 0, 4, and 5 for file address \$14	**
	13	One or more faulty bits from bits 0, 1, and 4 for file address \$15	**
	14		
	15	One or more faulty bits from bits 6 and 7 for file address \$17	Hardware error
	16	Malfunctioning of the register for file address \$18	**

 \bigcirc

 \bigcirc

 \bigcirc

Item	Error code	Content	Cause
Abnormal states of arithmetic circuits,	17	One or more faulty bits from bits 0, 1, 2, 3, 4, and 5 for file address \$19	Hardware error
registers, timers, counter, and sense signals	18	One or more faulty bits from bits 0, 1, 2, 3, 4, and 5 for file address \$1A	••
Selise SIGUAIS	19	One or more faulty bits from bits 3, 4, and 7 for file address \$1B	**
	20	Malfunctioning of bit 0 for file address \$1C	**
	21	One or more faulty bit from bits 1, 2, 5, 6, and 7 for file address \$1D	**
	22	One or more bits of the TMSR bits 0 ~ 7 of the read data detecting signal remain set in "1" state.	**
	23	One or more of the TMSR bits 0 ~7 of the read data detecting signal remain set in "0" state.	
	24	One or more of bits 0, 1, 2, 3, 4, 6, and 7 for file address \$1F remain set in "1" state or bit 5 remains set on "0" state.	**
	25	One or more of bits 2, 3, and 4 of file address \$1F remain set in "O" state or bit 5 remains set in "1" state.	**
	26		
	27		
Faulty interior	28	A parity error of ROM	Hardware error
components	29	Parity error of a register LSI	"

Item	Error code	Content	Cause
Malfunctioning of various sensors oc-	30	Faulty operation for error marker	Hardware error
curring under	31	Malfunctioning of window	**
the state that no servo	32	The hub lock signal remains ON.	**
locking is applied	33		
	34		
	35	The door opened during unloading	Misoperation
	36	The File Column In signal is not turned off during unloading	Hardware error
	37	The Machine Column IN signal is not turned off during unloading	**
	38	The Tape Present signal remains ON.	
	39		
Malfunctioning	40	The door opened during anto loading	Misoperation
of various sensors during auto	41	The cartridge did not open	Hardware error
loading	42	Faculty detection of the low tape sensor	
	43	The auto hub has not been locked	**
	44		
	45	The window was not closed	Hardware error
	46	Malfunctioning of the right column sensor	
	47	Malfuncitoning of the left column sensor	
	48	The Tape present signal is left under detection	
	49	The Tape does not move forward beyond the BOT/EOT	

 \bigcirc

 η

Item	Error code	Content	Cause
Malfunctioning of various	50	The reel loaded signal remains ON.	Hardware error
sensors during auto	51	The reel loaded signal is not detected.	**
loading	52	Too short distance between the tip of tape and the BOT	Misoperation
	53	The BOT cannot be detected	Misoperation Hardware error
	54	The Left Column In signal is not detected	Hardware error
	55	The Right Column In signal is not detected	20
	56	The warning signal for the left column is detected	**
	57	The warning signal for the right column is detected	**
	58		
	59		
Errors oc- curring under the state that	60	The loop sensor alarm for the right column is turned on. (Down to the bottom)	Hardware error
the servo locking is applied	61	" (Out of the column)	**
	62	The loop sensor alarm for the left column is turned on. (Out of the column)	
	63	" (Down to the bottom)	
	64	The auto hub fails to lock	**
	65	The door is opened	Misoperatio
	66		

Table 3.5 Error codes list -	Continued
------------------------------	-----------

Item	Error cođe	Content	Cause
Error oc-	67		
curring under the state that the servo	68		
locking is applied	69		
Abnormal state of the capstan	70	No signal is output from the capstan tachometer	Hardware error
system	71	The capstan tachometer is wrong in phase	
	72	The capstan reverse signal OD remains "1"	
	73	The capstan reverse signal OD remains "O"	
	74	The distribution of the capstan's stop position is great	
	75	Excessive movement of the capstan during servo locking of the capstan	
	76		
	77		
	78		
	79		
Malfunctioning of the read/	80	The power to write circuit does not turn off	Hardware error
	81	The power to write circuit does not turn on	"
	82	The erase current continues to flow	
	83	No erase current follows	11
	84	+12 V alarm	11
	85	The power to write circuit is not applied even when the gap control is set during the write operation	

 \bigcirc

 \bigcirc

 \bigcirc

Item	Error code	Content	Cause
Malufuncitoning of the read/	86	The file protect signal is de- tected during the write operation	Misoperation
write system	87	The file protect signal is detected during the DSE operation	**
	88	The PE Read Level signal Step is not set	Hardware error
	89		
	90		
	91		
	92		
	93		
	94		
	95		
	96		
	97		,
	98		
	99	Error mark printing (The unit check light is in the off state.)	Hardware error storage medium
Faculty conditions caused white per-	Note (F) O	The capstan tachometer A signal indicates "O"	Harđware error
forming maintenance diagnosis	1	The capstan tachometer A signal indicates "1"	"
	2	The capstan tachometer A signal indicates "O"	**
	3	The capstan tachometer B signal indicates "1"	**

Table 3.5 Error codes list - Contir	nued
-------------------------------------	------

Error code 4 5	Content The duty of the capstan tachometer A is less than 40% Faulty operation of the error marker The duty of the capstan tachometer A is greater than 60%. Faulty operation of the cartridge The duty of the capstan tachometer B is less than 40%	Cause Hardware error " " "
5	A is less than 40% Faulty operation of the error marker The duty of the capstan tachometer A is greater than 60%. Faulty operation of the cartridge The duty of the capstan tachometer	error " "
	The duty of the capstan tachometer A is greater than 60%. Faulty operation of the cartridge The duty of the capstan tachometer	
	A is greater than 60%. Faulty operation of the cartridge The duty of the capstan tachometer	
6	The duty of the capstan tachometer	
6		**
	Faulty operation of the window	**
7	The duty of the capstan tachometer B is greater than 60%	**
	The tape overrun is detected during the execution of the space file	Misoperation
8	The phase difference between the capstan tachometer A and the capstan tachometer B is less than 16%.	Hardware error
	The BOT is detected during the execution of back file.	Misoperation
9	The phase difference between the capstan tachometer A and the capstan tachometer B is greater than 34%	Hardware error
		 capstan tachometer A and the capstan tachometer B is less than 16%. The BOT is detected during the execution of back file. 9 The phase difference between the capstan tachometer A and the capstan tachometer B is greater

3.4 Control Circuit of the MTU

3.4.1 Introduction

The control circuit is implemented by TTL circuit ICs, which are mounted on two logical circuit packages. The primary functions of the control circuit are to:

- (1) Control the sending and receiving of interface signals between the MTC and the MTU.
- (2) Determine the timing for driving the motors and solenoids in the mechanism section of the MTU and control automatic tape feeding.
- (3) Carry out the servo control on the capstan motor.
- (4) Carry out the servo control on the reel motor.
- (5) Receive commands from the operator through the operator panel and the maintenance operating panel to execute various tape handling operations (autoloading, rewinding, unloading, and resetting).

Most of these functions are controlled by the memory circuit using the Programmable Read Only Memory (PROM) having 32K bits (Microprogram system).

One word consists of 24 bits, whose uppermost bit is the parity bit. Since the control circuit is provided with 3 PROM units, each consisting of 32K bits, the memory capacity is 4K words.

The microprogram for the present MTU is written using 26 kinds of microcommands. Execution of one microcommand takes 1 μ s.

3.4.2 Logical Operation of the Control Circuit


Block diagrams of the control circuit are shown in figures 3.4 and 3.5.

(1) Interface control section

Figure 3.4 shows the circuit that carries out the interface control. First, a signal from the MTC is received by the receiver circuit and is converted into a signal with standard logic level. This converted signal is divided into two; the Tag signal and the Bus Out signal, as described for the interface in the preceding Section 3.3. The Tag signal and the Bus Out signal enter the check circuit, and they are checked as to whether they meet the given interface rules. After checking, the composite Tag signal and the composite Bus Out signal enter the test signal selecting circuit shown in Figure 3.5 and are used for the interface control with the aid of the PROM. The other signals, which are not subjected to the microprogram, are processed in the interface control logical section. The circuit in this section primarily controls the communication registers and generates reset signals for various errors.

The Bus Out signals are output as written data to the write amplifier as follows:

- The Read signal
- The Bus Out signal (at the time of the LWR)
- The register output
- The Sense signal
- The Communication Register signal
- Physical unit number setting.



C

 \bigcirc

 \bigcirc

Figure 3.4 Block diagram of control circuit (1/2)




Figure 3.5 Block diagram of control circuit (2/2)

 \bigcirc

C

3 - 34

×109

(2) Microprogram control section

Figure 3.5 shows a block diagram of the microprogram control section. The clock generating circuit generates a clock by dividing a standard frequency of 8 MHz. The main clock signals, CL1MA and DSPCL, are two-phase clocks (with a phase difference of 500 ns) having a pulse width of 62 ns and a repetitive frequency of 1MHz.

The microprogram is stored in three 32K-bit PROMs. One word consists of 24 bits, and each microcommand has a one-word or two-word structure. The address for the microprogram is indicated by the address counter. There are 4096 addresses from 0 to 4095 in decimal notation (or from 0000 to OFFF in hexadecimal). The address counter counts the address by +1 for a normal microcommand. In a branch, the address of the destination is preset on the address counter if the JUNP signal indicates "1". When only a specified test signal in the test and jump instruction satisfies the requirements, the JUMP signal indicates "1".

One word (24 bits) of the microprogram used in the MTU has even parity, which is checked by the detected circuit. When a parity error is detected, the error detecting circuit for monitoring the failure of the MTU interrupts the microprogram and issues a TUCK (Tape Unit Check) signal. This error detecting circuit also monitors the mechanical section (including the air system, capstan system, and tape reel system). When the MTU fails, the error detecting circuit issues an interrupt signal to the microprogram.


The register file consists of 20 registers, three counters, and test signals. One register has an 8-bit structure; one counter has a 12-bit structure. Each bit can be set and reset by a microcommand. The test signals are the read-only signals, which are considered to be the same as other physical registers from the program standpoint. Each bit of the registers/ counters and each test signal that constitutes the register file is described in sub-section 3.4.4. The output of this register file is selected by the Y Bus selecting circuit and only the one byte (8 bit) signal specified by the microcommand is indicated on the Y Bus. The output of the PROM and the output of the work register (WKO) are selected by the X Bus selecting circuit. Only the one-byte signal from either output is indicated on the X bus. The arithmetic operation is executed between the X bus and the Y bus, and the result is sent out to the Z bus. The Z bus is connected to the write input for the register file. The data loaded on the Z bus is written in the register/counter specified by the microcommand. A particular bit of the one-byte signal on the Y bus is extracted by the bit selecting circuit to be used as a test condition for a test and jump instruction. The bit to be selected is determined according to the specification of the microcommand.

The register section of the register file comprises the register to determine the operation of the air system, the register to indicate the current value for the capstan, the register related to the reel control, and so forth. The outputs of these individual registers are sent to special packages to control the operations of the mechanical section. On the other hand, the outputs of various detectors that check operations of the mechanical section are converted into the

(2) ANDI/AND instruction


This instruction is intended to take the product of the contents of a register in the file and the constant (or the contents, of general register 0) in bit-to-bit correspondence, and to store the results in another register.

 \bigcirc



(3) EORI/EOR instruction

Replacing the term for the kind of operation "logical summation" with "exclusive OR", this instruction is intended to carry out the same as the instruction in (1).



The corresponding machine languages are as follows.

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

		ST	СТ	\$B6
Example	0 0 0 0 1 0	0 0 0 0 1	0 0 0 1 0	1 0 1 1 0 1 1 0
1'	Even parity	Operand register No.	Operational result storing register No.	Operational constant
		ST	СТ	
Example 2'	0 0 1 0 1 0	0 0 0 0 1	0 0 0 1 0	0 0 0 0 0 0 0 0
L	Even parity	Operand register No.	Operational result storing register	

No.

(4) SUB I/SUB instruction

This instruction is intended to subtract a constant (or the contents of the general register) from the content of a register in the file, and to store the results in another register.

Example 1	SUB I	ST ,	\$14	,	СТ	ST - \$14 → CT
Example 2	SUB	ST,	СТ			ST - WKO → CT General register
						(General register)

The corresponding machine languages are as follows.


0 1 2 3 4 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20 21 22 23
	ST	CT	\$14
Example 1' 0 0 0 1 1 0	0 0 0 0 1	0 0 0 1 0	0 0 0 1 0 1 0 0
Even parity	Operand register No.	Operational result storing register No.	Operational constant

	ST	СТ								
Example 2' 1 0 1 1 1 0	00001	0 0 0 1	0	0	0 0	0	0	0	0	0
Even parity	Operand register No.	Operation result storing register No.	al							

(5) ADDI/ADD instruction

This instruction is intended to add a constant (or the constants of the general register) to the contents of a register in the file, and to store the results in another register.

When the add result overflows, the signal (CARRY) is turned to "O".




The corresponding machine languages are as follows.

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

	ST	СТ	\$14
Example 1' 1 0 0 1 1 1	00001	0 0 0 1 0	0 0 0 1 0 1 0 0
Even parity	Operand register No.	Operational result storing register No.	Operational constant
Example 2' 0 0 1 1 1 1	00001	0 0 0 1 0	0 0 0 0 0 0 0 0
Even parity	Operand register No.	Operational result storing register No.	

(6) SET instruction

This instruction is intended to set a specified bit in the file to "1". The operand represents the name of the signal for the specified bit. One or more bits may be set to "1" if they are contained in the same register in a file.



The corresponding machine languages are as follows.

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 Bit 0 ----- Bit 7 0 0 0 0 0 0 0 0 0 1 1 Example 1 0 0 0 0 1 0 0 1 0 0 1 0 1' Register No. containing Only the bits to Even the bit(s) to be set to be set are set to parity "1". "1".

Here, SERS stands for register No. \$01, bit 0 SERS stands for register No. \$01, bit 3 1600 stands for register No. \$01, bit 6

(7) RESET instruction

This instruction is intended to set a specified bit in the file to "O". The other functions of this instruction are the same as those of the preceding instruction in (6).

Example 1


RESET SERS, SWRS, 1600

The corresponding machine languages are as follows.


0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 Bit 0---------Bit 7 0 0 0 0 0 1 0 0 0 0 1 Example 0 0 0 0 1 0 1 1 1 0 1 1 0 1' Even Only the bits to be reset are set to "0". parity Register No. containing the bit(s) to be reset 3 - 42

(8) MOVE instruction

This instruction is intended to move the contents of a specified register to another register. The first operand indicates the name of the register of which the contents are to be sent. The second operand indicates the name of the register for receiving the contents sent.




The corresponding machine languages are as follows.




(9) LOAD instruction

This instruction is intended to load a content on a specified register in the file. The first operand indicates a two-digit hexadecimal constant. The second operand indicates the name of the specified register.



The corresponding machine languages are as follows.



Here, the register No. in the RL is written as \$19 in hexadecimal.

(10) TIME instruction

This instruction is intended to cause the timer to overflow when the timer steps up as many as the number of steps specified in the operand. The register No. in a file of the time is specified as \$11. The operand indicates the decimal or hexadecimal number of steps which causes the timer to overflow. When the number of steps reaches 256 the timer overflows.

							-							01	pera	and	_								
Example	1		Γ	ΤI	ME	Ξ									100)									
			•													Dec	cima	1							
Example	2				Γ	TI	ME				1				\$63	3									
					L										Ι)eci	imal	L]						
The cor	res	ро	nđ	lir	ıg	ma	acl	nit	ne	14	ang	ua	ge	S	are	as	fo	110	ws.						
	0	1	2	3	4	5	6	7	8	9	10	11		12	13	14	15	16	17	18	19	20	21	22	23

	•							
Example	1 0 0 1 0 0 0 0 0 0 1 0 0 0 1 1	0	0	1	1	1	0	0
							,	
Example	0 0 0 1 0 0 0 0 0 0 1 0 0 0 1 1	0	0	1	1	1	0	1
2'	Even	f th	ne o	per	and	l is	5	
	parity for h	orme exad	ed t leci	o b mal	e \$. th	FF ne v	in valu	
		f \$1 n th					bade	ed

register.

(11) COUNT instruction

This instruction is intended to cause the counter to overflow when counting steps up as many as the number of steps specified in the operand. The register No. in a file of the counter is \$12. The remaining functions of this instruction are the same as those of the instruction in (10).

Example 1				Γ	CO	UN'	Г							10	0						
				-							÷				Dec	ima	1				
Example 2				[COI	UN'	Г							\$6	3						
				L]	Dec	ima	1				
The corre	sp	on	di	ng	m	ac	hi	ne	1	an	gua	ges	ar	e a	s f	o11	.ows	•			
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Example	1	0	0	1	0	0	0	0	0	0	0	1	0	0	1	0	1	0	0	1	1
Ĩ																					

Example 2'	0 0 0 1	0 0	0 0	0 0	0	1	0	0	1	0	1	0	0	1	1	1	0	1
	Even parity										th		ame nst					

21 22 23

1 0 0

(12) SHIFT instruction

This instruction is intended to shift each bit of the content of a specified register in a file to the next higher weight position and to store it in another register.

Data <u>1 1 0 1 0 1 1 0</u> Result <u>1 0 1 0 1 1 0 0</u>

The first operand represents the name of the signal for the register on the read side.

The second operand represents the name of the signal for the register in which the result is loaded.

			lst	operand		2nd opera	and
Example	1	SHIFT		ST	,	CT	

The corresponding machine languages are as follows.

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

0 0

	_								SI	Ľ				СТ								
Example	C	0	0	1	0	1	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0
I.	Eve		y									. o de	n		<u> </u>	ter						

(13) COMPARE (COMP) instruction

This instruction is intended to compare the contents of a specified register in a file with a given constant (or the contents of the general register). The first operand represents the name of the signal for the specified register. The second operand represents the hexadecimal constant or the name of the signal for the general register. The compared results can be seen from the signal (EQUAL) or (CARRY).

		lst	operand		2nd	operand
Example 1	COMPARE		ST	,		\$4B

			lst	operand		2nd operand
Example	2	COMPARE		ST	,	WK0
						(0,

(General register)


The corresponding machine languages are as follows.

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 \$4B STExample $0 \ 0 \ 0 \ 1 \ 1$ 0 0 0 0 1 1 1 1 1 1 0 1 0 0 1 0 0 1 1 1' Constant Register No. Even parity ST 0 1 0 1 1 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 Example 1 2' Register No. Even parity

(14) JUMP instruction

This instruction is intended to make an unconditional jump to the address specified by the operand. There are three ways of specifying the address in the operand:

- o Using a label to indicate the destination
- o Using an asterisk * for the original address from which the forward or backward jump is made as shown in examples 2 and 3.
- o Using an absolute address to indicate the destination




The following shows the machine language into which example 4 is converted.


0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 \$175 0 0 0 Example 0 $1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1$ 0 0 1 1 1 1 0 1 0 1 4 ' Even The address for the parity destination

(15) JUMP=1/JUMP=0 instruction

The JUMP=1 instruction is intended to make a jump when it finds a bit in a specified file to indicate "1". The JUMP=0 instruction is intended to make a jump when it finds a bit in a specified file to indicate "0". When no jump is made the execution moves to the next address. The first operand indicates a jump address. There are three ways of specifying the jump address in the first operand, similar to the preceding instruction in (14). The second operand indicates the name of the test bit signal in the specified file.



The corresponding machine languages are as follows.



Here, SVOK represents register No. \$03, bit No. \$14.


(16) CALL instruction

This instruction is the CALL instruction for a subroutine. Its machine language consists of two words. The first operand specifies the name of a specified subroutine. The second operand specifies one from general registers 1 to 4 for storing the return addresses.

Here, the register No. for WKI is defined as \$0C, the address of this instruction is defined as \$615 and the address of SUBR is defined as \$823.

		lst operand	2nd	operand
Example 1	CALL	SUBR	,	WK1

The corresponding machine languages are as follows.



Here, the register No. for WK1 is defined as \$0C, the address of this instruction is defined as \$615 and the address of SUBR is defined as \$823.

(17) RETURN instruction

This instruction is the RETURN instruction to be issued from a specified subroutine. The operand specifies one from among general registers 1 to 4 storing the return address.

This instruction carries out no operation and has no operand. All the bits of the machine language of the NOP instruction are converted into zeros. All the bits of the machine language of the HOP instruction are converted into "1"s.

			Operand	
Example	1	RETURN	WK1	

The corresponding machine languages are as follows.

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 WK1 0 0 0 0 0 0 0 0 0 1000001100 0 0 0 Example 1 1' Even No. of the specified parity general register


(18) NOP/HOP instruction

This instruction carries out no operation and has no operand. All the bits of the machine language of the NOP instruction are converted into zeros. All the bits of the machine language of the HOP instruction are converted into "1"s.

Example 1	NOP
Example 2	НОР

(19) The **\$** instruction

This instruction is intended to represent the operand in machine language without conversion.



3.4.4 Register files and test signals

A register file is set or reset by an instruction in the microprogram (see the preceding Subsection 3.4.3) to drive the motors or solenoid installed in the mechanical section of the MTU. When a jump instruction is applied to a register file, a bit in the register file is detected, and the execution jumps to the specified destination. The jump condition comprising various detecting signals from the mechanical section or the signals from the control circuit is used to change the flow of the microprogram during execution.

The contents of register files and jump conditions are described in the following items (1) to (36). In the following tables, an address product is a hexadecimal address assigned to the relevant register. Numbers in the bit column represent ordinal bit numbers. Symbols in the name column are used signal names used in a circuit or flowchart.

(1) Work 0 register (WKO, WORK 0)

Regist Address		Signal name	Description of the signal name	Function
00	0 7	WK00 WK07	Work 0 Bit 0 Work 0 Bit 7	A number of bits together play the role of temporary register supplementary to another register

(2) Status register (ST. STATUS)

Regist	er	Signal	Description of	Function
Address	Bit	name	the signal name	Function
	0	SERS	Set Erase Status	This bit is set to "1" by the erase instruction from the MTC or the maintenance panel, and is set to "0" by the read instruction.
	1	BWD	Backward Status	This bit indicates "1" when the MTU is in the backward status.
•	2	ALUOK	ALU-OK	When the ALU check routine is executed after the power is supplied and the operation of the MTU is normal, this bit is set to "1".
01	3	SWRS	Set Write Status	This bit is set to "1" by the write instruction from the MTC or the maintenance panel and set to "0" by the read instruction.
	4	ERRST	Error Reset	The error reset signal
	5	STRMD	Streaming Mode	This bit is set to "1" when the MTU is operated in the streaming mode.
	6	1600	1600 BP1	This bit is set to "1" by the Set 1600 instruction from the MTC or the maintenance panel and is set to "0" by the Set 6250 or NRZI signal.
	7	PE	PE Mode	This bit is the same as the 1600 signal, and always indicates 1 when the tape comes to the BOT.

(3) Control register (CT, CONTROL)

 \bigcirc

 \bigcirc

Regist Address	er Bit	Signal name	Description of the signal name	Function
	0 1 2	LVLTO LVLT1 LVLT2	Level Test 0 to 2	This signal specifies the slice level according to the signal from the MTC or the maintenance panel.
	3	PLACT	Reel Action	The reel action signal to be sent to the reel control circuit.
02	4	SEMK	Set Error Mark	This bit is set to "1" by the print error mark instruction from the MTC.
	5	DSE	Data Security Erase	This bit is set to "1" during the execution of the DSE operation.
	6	RWD	Rewind	This bit is set to "1" during the execution of rewinding.
	7	UNL	Unload	This bit is set to "1" during the execution of unloading.
			Reset Online (RSONL)	Also, this signal is used for the signal for on-line resetting.

(4) Servo register (SV, SERVO)

Regist Address	er Bit	Signal name	Description of the signal name	Function
	0	HSRUN	High Speed Run	This bit is set to "1" when the reel/capstan motor is operated at a high speed during a rewind or unload operation.
03	1	CAPGO	Capstan Go	This bit is set to "1" when receiving the GO signal from the MTC.
	2	LTPAS	Low Tape Pass	This bit is set to "1" when detecting the low tape during the rewind operation.

Regist	er	Signal	Description of	
Address	Bit	name	the signal name	Function
	3	RVSL	Reversal	This is the signal set when a certain time passes after the capstan motor stops.
			Mid Load (MIDLD)	This bit is set to "1" when the LOAD REWIND switch is depressed and the MTU is in the mid load status.
	4	SVOK	Servo OK	If no failure occurs in the servo system after setting the Servo ON, this bit is set to "1".
03	5	SVON	Servo ON	This signal activates the servo circuit for the capstan and reel motor.
	6	RLSTP	Reel Stop	This bit is set to "1" when one second elapses after the capstan stops. When the capstan starts this bit indicates "0".
	7	RSVSW	Reel Servo Switch	The same as the reel stop signal. However, this bit always indicates "1" when the 326X MTU is operated in the high speed mode.

(5) Mechanism register (ME, MECHA)

Regist Address	er Bit	Signal name	Description of the signal name	Function
	0	UCKLP	Unit Check Lamp	The signal for lighting the UNIT CHECK lamp on the operating panel.
	1.	EMKDV	Error Market Drive	The signal for activating the error marker solenoid.
04	2	CTGCL	Cartridge Close	The signal for closing the cartridge
	3	WNDCL	Window Close	The signal for closing the window
	4	CLNDV	Cleaner Drive	The signal for activating the autocleaner

Regist Address	er Bit	Signal name	Description of the signal name	Function
	.5	AIRDV	Air Drive	The motor drive signal for generating air pressure and vacuum.
04	6	SOLVL	Solenoid Valve Drive	The signal for switching the solenoid valve. This bit indicates "O" during autoloading and "1" while the tape is running and pressure is on.
	7	PRSVL	Pressure Valve Drive	The signal for switching the pressure valve. When this signal indicates "1" the pressure valve operates during autoloading, and it is in the "0" state while the tape is running.

(6) Spare register (SPR, SPARE)

 \bigcirc

Regist			Description of	Function
Address	Bit	name	the signal name	
	0			
	1			
	2			
05	3			Not used at present
	4			
	5			
	6			
	7			

(7) Capstan register (CP, CAPSTAN)

Regist	er	Signal	Description of	
Address	Bit	name	the signal name	Function
	0	LOCK	Capstan Lock	The signal to activate the servo locking when the capstan motor stops.
	1	ACT	Capstan Action	The signal driving the capstan motor.
06	2	*SIGN	Sign Bit	When this signal indicates "O" the capstan motor rotates in the forward direction and when this signal indicates "1" the capstan motor rotates in the backward direction.
	3	DAC16	D/A Converter 16 to 1	This signal indicates the value of the drive current to the
	4	DAC8		capstan motor.
	5	DAC4		
	6	DAC2		
	7	DAC1		

(8) Error/Key register (ER, KEY)

Regist Address	·····	Signal name	Description of the signal name	Function
07	0 7	ECDO	Error Code O to 7	This signal represents the contents of error with error code 0 to 7 occurring when the Unit Check status is generated.
	0 7	K0 	Key O to 7	This signal is usually used as the Key register. It is the index bit signal for the micro- porgram and can be used in various ways by various routines.

(9) Sense register (SN, SENSE)

 \bigcirc

 \bigcirc

.

 \bigcirc

Regist Address	er Bit	Signal name	Description of the signal name	Function
	0	INSTI.	Installed	After the power supply is turned on, this signal checks a signal from each printed circuit board, and if the checking results prove to be correct this bit is set to ON.
	1	DIAG	Diagnosis Mode	The signal for checking the photosensor.
	2	GAPEN	Gap Control Enable	The control signal for the gap control.
08	3	READY	Device Ready	The bit is set to "1" when the MTU gets in a status that can be controlled by the MTC.
	4	BOTS	BOT Sensed	The signal to hold the status that the BOT is detected during backward tape running.
			TWA Sensed (TWAS)	The signal to hold the TWA.
•	5	SHBOT	Search BOT	The signal to execute tape feeding as far as the BOT during autoload, rewind, or unload operation.
			Load Retry (RETRY)	The retry signal for auto loading the tape with cartridge.
	6	LOAD	Auto Load	This signal is set to "1" when the LOAD REWIND button is depressed and auto loading starts; it is set to "0" when
				the auto load operation is completed.
	7	FILE	Space/Backspace File	The signal indicating that the tape mark search is being executed.

(10) Flag register (FL, FLAG)

Regist	.er	Signal	Description of	
Address	Bit	name	the signal name	Function
	0	TSL10	Timer 1 Selection 0, 1	Signal for switching the input condition of the timer.
	1	TSL11		TSL10=0, TSL11=0 : 1 μs TSL10=0, TSL11=1 : 200 μs TSL10=1, TSL11=0 : 3.2ms TSL10=1, TSL11=1 : 51.2ms
	2	CSL0	Count Select 0, 1	Signal for switching the input condition of the counter.
	3	CSL1		CSLO=0, CSL1=0 : 1 µs CSLO=0, CSL1=1 : QTP CSLO=1, CSL1=0 : LTP CSLO=1, CSL1=1 : 16QTP
09	4	TSLOO	Timer O Select O	Signal for switching the input condition of the timer. TSLOO=0 : 200 μs TSLOO=0 : 1 μs
	5	WKSLO	Work 5 to 8 Select 0, 1	Select signal for work 5 to 8 registers.
	6	WKSL1		
				WKSLO=0, WKSL1=0 : Work 5 WKSLO=0, WKSL1=1 : Work 6 WKSLO=1, WKSL1=0 : Work 7 WKSLO=1, WKSL1=1 : Work 8
	7	MASK	Mask	This is the interrupt control signal that accepts an interrupt signal when this signal indicates "0"; it does not accept an interrupt signal when this signal indicates "1".

(11) Preset Register (SPR2)

(For 512181U, 512648U and 532521U)

Regist	er	Signal	Description of	Function
Address	Bit	name	the signal name	Function
	0	PDTO	Preset Data 0 ~ 7	This signal sets the preset
OA				value of Timer O.
	7	PDT7		

(For 512648U and 532521U)

Regist	.er	Signal	Description of	Function
Address	Bit	name	the signal name	Function
	0			
	1.	ACADV	Accelerate Air Drive	When air motor is started, this bit is set to "1" during the acceleration.
	2			
OA	3	BFBOT	Before BOT	This indicates the BOT is before the load point under unloading up to column out.
	4	RETENS	Tape Retension	This indicates doing Tape Retension from BOT to EOT.
	5			
	6	CMTDV	Cartridge Drive	This activates the cartridge motor drive circuit.
	7			

(12) Motion register (MC, MOTION)

Regist	er	Signal	Description of	
Address	Bit	name	the signal name	Function
	0	LWSL	Low Slice	The signal to set the slice level to 7% when erasing.
OB	1.	WTRC	Write Control	Signal to flow the write current.
	2	ERSC	Erase Control	Signal to flow the erase current.
	3	HSC	High Speed Control	Signal for indicating that the tape rewind or unload operation is being executed at greater than 200 ips.
	4	SPOS	Set Positioning	Signal for indicating that the set positioning at the time of switching normal to streaming and while streaming is being executed.
	5	WPOS	Write positioning	The signal is kept at the set position until the write current is turned on during the write operation in the streaming mode.
	6	HSMD	High Speed Mode	Signal for indicating that the tape is running at streaming mode (125 ips or 200 ips).
	7	MTU	MTU	This signal indicates "O" when the 324X MTU is operating; it indicates "1" when the 326X is operating.

(13) Work 1 register (WK1, WORK 1)

Regist	er	Signal	Description of	Function
Address	Bit	name	the signal name	Function
OC	U-0 	WK10U WK13U	Work 1. Upper bit 0 to 3	A number of bits together play the role of temporary register supplementary to another register (bits 0 to 7 are used).
	0 7	WK10	Work 1. bit 0 - 7	A number of bits of this register are also intended to set return address for the subroutine in use (Upper bits 0 to 3 and bits 0 to 7 are used).

(14) Work 2 register (WK2, WORK 2)

(

 \bigcirc

Regist Address		Signal name	Description of the signal name	Function
OD	U-0 U-3	WK20U	Work 2 Upper bit 0 to 3	A number of bits together play the role of temporary register supplementary to another register (bits 0 to 7 are used).
	0 7	WK20	Work 2 bit 0 - 7	A number of bits of this register together are also intended to set the return address for the sub- routine in use (Upper bits 0 to 3 and bits 0 to 7 are used).

(15) Work 3 register (WK3, WORK 3)

Regist Address		Signal name	Description of the signal name	Function
OE	U0 	WK3OU	Work 3 Upper bit 0 to 3	A number of bits together play the role of temporary register supplementary to another register (bits 0 to 7 are used).
	0 7	WK30	Work 3 bit 0 - 7	A number of bits of this register together are also intended to set the return address for the sub- routine in use (Upper bits 0 to 3 and bits 0 to 7 are used).

(16) Work 4 register (WK4, WORK 4)

	Register ddress Bit		Description of the signal name	Function
OF	U-0 U-3	WK4OU	Work 4 Upper bit 0 to 3	A number of bits together play the role of temporary register supplementary to another register (bits 0 to 7 are used).
	0 7	WK40 WK47	Work 4 bit 0 - 7	A number of bits of this register together are also intended to set the return address for the sub- routine in use (Upper bits 0 to 3 and bits 0 to 7 are used).

(17) Time 0 register (TMO, TIME 0)

Regist Address		Signal name	Description of the signal name	Function
10	0 	тмоо тмо 7	Timer O bit O to 7	This register carries out time counting according to the indication of bit 4 (TSLOO) of the flag register.

Jump cond Address	lition Bit	Signal name	Description of the signal name	Function
	0			
	1			
	2			
11.	3			Not used at present
	4			
	5			
	6			
	7	*MARGN	Margin Test	This bit directs the MTU to increase the capstan speed by approximately 20% and to carry out testing.

(19) Time 1 register (TM1, TIME 1)

 \bigcirc

÷

Regist Address		Signal name	Description of the signal name	Function
11	0	TM10	Timer 1 Bit 0 to 7	This register carries out time counting according to the indication of bits 0 and 1 (TSL10 and TSL11) of the flag register.

(20) Count register (CN, COUNTER)

Regist Address	er Bit	Signal name	Description of the signal name	Function
	U0	C2048	Count 2048	This register is a 12-bit up/ down counter to carry out
	U1	C1024	" 1024	counting according to the indication of bits 2 and 3 (CSL0
12	U-2	C512	" 512	and CSL1) of the flag register.
	U-3	C256	** 256	
	0 7	CNO 	Counter bit 0 to 7	

(21) Work 58 register (WK5, WK6, WK7, WK8, WK58)

Regist Address		Signal name	Description of the signal name	Function
13	0 7	WK580	Work 5 to 8 bit 0 to 7	This register is selected by bits 5 and 6 (WKSLO and WKSL1) of the flag register to be used as a temporary register supplementary to another register.
	0 7	HS0 	High Speed 0 to 7	These bits are used as flag bit in a high speed rewinding routine.

(22) Jump condition (PH)

 \bigcirc

()

()

Jump condition Address Bit		-	Description of	Function
Address	BIL	name	the signal name	· · · · · · · · · · · · · · · · · · ·
14	0	TP	Tape Present	This bit indicates "1" while the tape is passing the BOT/EOT sensor and it indicates "0" when the tape is completely wound on the file reel.
	1	LWTP	Low Tape	While the low tape sensor is continuously detecting the reflective marker this bit indicates "1".
	2 3	СТРА СТРВ	Capstan Tacho Pulse A, B	Capstan tachometer pulses A and B
	4	SBOT	Sense BOT	This bit is set to "1" when the BOT marker is detected.
	5	SEOT	Sense EOT	This bit is set to "1" when the EOT Marker is detected.
	6	FTPA	Full Tacho Pulse A	This signal has a cycle of capstan tachometer 4QTP.
	7			

(23) Set/Reset pulse signal (SETP)

Pulse signal 1		Signal	Description of	Function
Address	Bit	name	the signal name	
	U0			
	U-1			
	U2			
14	U-3			
	0	RNOIS	Reset Noise	The DNOIS reset signal.
	1	RUCHL	Reset Unit Check Hold	The Unit Check Hold reset signal.
	2			

(27) Interface register (IF)

Regist	er	Signal	Description of	
Address	Bit	name	the signal name	Function
	0	MISCE	Miscellaneous Error	The error signal to be set when the microprogram detects an error.
	1	ТМ	Tape Mark Detected	When a tape mark is detected by the skip file instruction this bit is set to "1".
	2	TOVRN	Tape Over Run	If a block or tape mark is not detected within 20 m when the space file instruction is executed this bit is set to "1".
18	3	AGCON	Self Adjust Gain Control ON	The signal indicating that the SAGC operation is being executed.
	4	RDYHL	Ready Hold	The signal to be set by the rise of the READY status.
	5	TMOD	Test Mode	This signal is set to "1" by the set test mode signal from the MTC and the MTU is set in the online mode.
	6	LWR	Loop Write to Read	This bit is set to "1" by the Loop Write to Read signal from the MTC, by which the Bus Out and Bus In are logically connected.
	7	LWR2	Loop Write to Read 2	This bit is set to "1" by the Loop Write to Read 2 signal from the MTC, by which the Bus Out and Bus In are connected through the write/read PCA.

(28) Jump condition (ITR)

÷

4

()

3

 \bigcirc

Jump con Address	dition Bit	Signal name	Description of the signal name	Function			
	0	*ONL	Online	This bit indicates "1" when the MTU is in the online status, and is reset by the RESET button or the UNLOAD instruc- tion.			
	1.	INTRP	Interruption	The interrupt signal to the MTC			
	2	UCHLD	Unit Check Hold	The signal for holding the state in which a hardware error occurs. This bit is reset by the RESET button.			
19	3	TUCHK	Tape Unit Check	eck This bit is set to "1" when a hardware error occurs while th servo is operating.			
	4	GAPCT	Gap Control	The signal to direct the MTU to set an IBG. When the quarter tach pulse signal (QTP) is counted as many times as a prescribed number this bit is set to "1" and the signal is sent to the MTC.			
	5	TWA	Tape Warning Area	When the EOT marker is detected during a backward run this bit is set to "1", and it is reset when the EOT is detected during a backward run.			
	6	BOT	Beginning of Tape	When the BOT marker is detected this bit is set to "1".			
	7	OD	Opposite Direction	This bit indicates "1" when the rotational direction of the capstan motor is opposite to the status of the MTU.			

3 - 71

.

(29) Reel register (RL)

Jump condition Address Bit		Signal name	Description of the signal name	Function					
	U0	кт	Start Time	The signal for measuring the start time of the capstan motor.					
	U-1	STPCK	Stop Lock Check	The check signal for the stop control at the time the capstan motor is stopped.					
	U2	SP-KT	Stop Time	The signal for measuring the stop time of the capstan motor.					
	U-3								
	0								
	1								
19	2	FRF	File Reel Forward	The signal to rotate the file reel in the forward direction during the auto load or unload operation.					
	3	FRB	File Reel Backward	The signal to rotate the file reel in the backward direction during the auto load or unload operation.					
	4	MRF	Machine Reel Forward	The signal to rotate the machine reel in the forward direction during the auto load or unload operation.					
	5	MRB	Machine Reel Backward	The signal to rotate the machine reel in the forward direction during the auto load or unload operation.					
	6	RPWR	Reel Power	This signal is for supplying the reel motor with the drive current. When this signal indicates "0" the dynamic brake is applied to the reel motor.					
	7	SLOW	Reel Slow	The signal to reduce the reel rotation speed during the auto load or unload operation.					

3 - 72

(30) Jump condition (AL)

Regist	Register		Description of						
Address	Bit	name	the signal name	Function					
	0	RTLAL	Right Tape Loop Alarm	The LOOP ALARM signal for the right tape column.					
	1	LTLAL	Left Tape Loop Alarm	The LOOP ALARM signal for the left tape column.					
	2 HUBAL		Hub Lock Alarm	The hub lock error signal during the servo on operation.					
1A	3	ECER Erase Circuit Error		An error signal for the erase circuit					
	4	WCER	Write Circuit Erro	An error signal for the write circuit					
	5	*WRIST	Write/Read PCA Installed	The signal for indicating that the connection of the write/read PCA is completed.					
	6	HSCM	High Speed Control Machine	The speed up/down control signal from the machine reel circuit.					
	7	HSCF	High Speed Control File	The speed up/down control signal from the file reel circuit.					

(31) AGC register (AGC)

()

1

÷.

 \bigcirc

Regist Address	er Bit	Signal name	Description of the signal name	Function						
•	U0									
	U-1									
	U2									
	U3									
1A	0									
	1	SAGC	Self Adjust Gain Control	The SAGC signal to the READ circuit.						
	2	RDINH	Inhibit Read Data	The signal to suppress the read data during the GSD (Gain Step Down) operation.						

Regist Address	er Bit	Signal	Description of	Function					
Address	DIC	name	the signal name						
3		SSTEP	SAGC Step Pulse	The clock signal for the DGC amplifier control counter.					
1.A	1A4LVL64Slice Level 64%5LVL90Slice Level 90%6SETSet		Slice Level 64%	The signal to set up the slice level of the read amplifer to 64%.					
			Slice Level 90%	The signal to set up the slice level of the read amplifier to 90%.					
			Set	The suppression signal for the DGC amplifier control counter.					
	7	PRESET	Counter Reset	The clear signal for the DGC amplifier control counter					

(32) Jump conditions (MSW)

Jump con	Jump condition		Description of					
Address	Bit	name	the signal name	Function				
	0	*WDCLS	Window Closed Switch	The signal for indicating that the window is closed.				
	1	CTGON	Cartridge ON	This signal is set to "1" when the cartridge is detected by the cartridge switch				
1.B	2	*CGOPN	Cartridge Opened	The signal for indicating that the cartridge is open.				
	3	*CLINF	Column In File	The signal for indicating that the tape is in the right tape column.				
	4	*CLINM	Column In Machine	The signal for indicating that the tape is in the left tape column.				
	5	BVLM	Backward Voltage Limit Machine	The signal for indicating that the machine reel is being pulled by the file reel when the reels rotate in the backward direc- tion under the auto load or unload operation.				

Register Address Bit		Signal name	Description of the signal name	Function
1.B	6	FVLF	Forward Voltage Limit File	The signal for indicating that the file reel is being pulled by the machine reel when the reels rotate in the forward direction under the auto load operation.
	7	*EMMVD	Error Marker Moved	The signal for checking an erroneous operation of an error marker.

(33) Jump conditions (F)

()

()

Jump con Address	dition Bit	Signal name	Description of the signal name	Function					
	0	STEP6	Step 6 All	The step signal for the DGC amplifier indicating that all the tracks have 6 or 7 steps.					
	1	CGO	Go Tag	Go Tag is ON.					
	2			Not used at present					
	3								
10	4	STRMF	Streaming Feature	This signal indicates the MTU has the streaming function.					
	5	ENITR	Enable Interrupt	The signal for controlling an interrupt signal.					
· · · ·	6	NEWF	New Function	This signal indicates the MTU has the streaming function or the skip file function.					
	7	SKIPF	Skip File Feature	This signal indicates the MTU has the space file function or the back space file function.					

(34) Jump conditions (WR)

Jump con Address	dition Bit	Signal name	Description of the signal name	Function				
	0	FP	File Protect	This signal indicates that the MTU is in the file protect status. In this status the MTU does not accept the write instruction or the erase instruction.				
	1	WVON	Write Voltage ON	This signal indicates that the power for write has been set up.				
1D	2	ECON	Erase Current ON	This signal indicates that the current flows through the erase head.				
	3	6250F	6250 Feature	This signal indicates the MTU can be operated in the 6250 (GCR) mode.				
	4	DDF	Dual Density Feature	This signal indicates the MTU has the two-record mode.				
	5	AGCOK	SAGC OK	This signal indicates that all the track amplifications have been set up during the SAGC operations.				
	6 7	VELO VEL1	Velocity Mode 0, 1	This signal defines the tape speed of the MTU.				

(35) Jump conditions (BO, TMSR)

Jump con Address	The second se	Signal name	Description of the signal name	Function		
	0 7	B00 	Bus Out 0 to 7	The Bus Out signal from the MTC		
1E	0	TMSRO	Time Sensor O to 7	The signal for detecting the amplitude of the read data (This signal is outputted when operating the field tester or when taking the initial diagnosis.)		

3 - 76

(36) Jump conditions (TG)

Connel

¢.

 \bigcirc

¢

-

Jump con Address	dition Bit	Signal name	Description of the signal name	Function					
	0	GOB	GO Tag B	This signal is set to "1" when TAG signal from the MTC is decoded and the GO TAC signal is sent out precisely. This signal carries out the speed control on the capstan motor.					
	1 2	STS CTL	Status Tag Control Tag	The Status TAG signal and the Control TAG signal from the MTC;					
				STS = 1, CTL = 0 Status Tag STS = 1, CTL = 0 Status Tag STS = 0, CTL = 1 Control Tag STS = 1, CTL = 1 Command Tag					
1F	2	TMSR8	Time Sensor 8	The signal for detecting the amplitude of the read data (This signal is output when operating the field tester or taking the initial diagnosis.)					
	3	DNOIS	Detected Noise	This bit is set to "1" when the noise data is detected.					
	4	DBOB	Detected Begin- ning of Block	This bit is set to "1" when the block data is detected.					
	5	DIBG	Detected Inter Block Gap	This bit is set to "1" when an IBG is detected.					
	6	DTM	Detected Tape Mark	This bit is set to "1" when a tape mark is detected.					
	7	0	Logical "O"	This bit always indicates "0".					

3 - 77

3.4.5 The executing microprogram

The executing microprogram to control the MTU is functionally partitioned into 13 routines. Figure 3.6 shows the general relationship among routines. A description of each routine is shown in Figure 3.6 as follows.

Unload Control Rewind Control TU-Check Routine Auto Thread Mid Load, Column In Offline Stop Routine Reset Key Routine Auto Load DSE Control Zero Trap Routine Put On Initial Start Idle Routine Interface Check Capstan Control Start Control Gap Control Speed Control Stop Control High Speed Control Status Tag Control Tag Command Tag Go Tag Micro Program Interruption ALU Check ALU Check Register Check Timer/Counter Check Self Diagnosis External Reg. Check Initial Check

C

 \bigcirc

 \bigcirc

Figure 3.6 General flowchart of the microprogram

(1) ZERO TRAP routine

The start address of this routine is 0. When the power supply of the MTU is turned on, the microprogram starts execution from this address 0. When the microprogram is interrupted, the execution address is forcibly set at address 0 to execute the main routine. An interrupt is caused by one of the following three conditions:

- (a) MTU failure,
- (b) RESET button on the operator panel is depressed, or
- (c) Front door open.

The main routine checks the cause of the interrupt. To carry out error recovery processing, the execution jumps to the TU-CHECK routine if condition (a) is the cause of interrupt, to the RESET KEY routine if condition (b) is the cause of interrupt, and to the TU-CHECK if the interrupt is caused by condition (c).

In addition, when the microprogram is interrupted immediately after the power supply is turned on and the execution of microprogram has just started, the execution jumps to the INITIAL CHECK routine to carry out self checking of the hardware for the microprogram. When the cause of interrupt is released, the execution jumps to the IDLE routine, resulting in the waiting status of the MTU.

(2) INITIAL CHECK routine

First this routine carries out self-checking of the Arithmetic Logic Unit (ALU). When the ALU is found to be erroneous through the self-check, this routine reads out the command indicating the parity error. The ROM parity error is set, and the TUCHK (Tape Unit Check) status is set. If the ALU is normal, this routine executes the checkup of each register, timer, and counter, and further carries out the initial condition of each signal subject to jump conditions. If all the above items are normal, the routine issues the ALUOK signal.

This routine also initializes the cartridge opener (to be opened if the tape-present signal is detected and to be closed if no-tape-present signal is detected) and initializes the window.

(3) TAPE UNIT CHECK routine

This is the processing routine for the occurrence of MTU failure. This routine sets various error data and then causes the execution to jump to the IDLE routine.

(4) RESET KEY routine

This routine is started by depressing the RESET button. When started, the routine resets a predetermined signal and then causes the execution to jump to the OFFLINE STOP routine to stop the operation of the MTU. If the MTU is already in the halt status, the execution jumps to the IDLE routine.

3 - 80

(5) IDLE routine

When the MTU is in the wait status and carries out no action, this routine is executed repeatedly. When the MTU is in offline status, this routine monitors the buttons on the operator panel. When a button on the operator panel is pressed manually, this routine causes the execution to jump to the UNLOAD REWIND or the AUTO LOAD routine to start the specified operation. When operating the field tester, this routine causes the execution to jump to the SELF DIAGNOSIS routine. When the MTU is in the ONLINE READY status, the execution jumps to the INTERFACE CHECK routine.

(6) INTERFACE CHECK routine

This routine is executed when the MTU is in the READY status. The MTU sets or resets a required status by the Status Tag, Control Tag, or Go Tag signal.

(7) OFFLINE STOP routine

This routine stops the action of the capstan regardless of the presence of Inter-block gap (IBG). This routine is executed by depressing the RESET button during the tape run. It is also executed when the MTU in the ONLINE status receives a REWIND, UNLOAD, or Data Security Erase (DSE) command before the tape stops.

(8) AUTO LOAD routine

This routine causes the closing of the window and the action of the air motor and valve when depressing the LOAD REWIND button on the operator panel. If the cartridge is on, it is opened.

After the rise time of air passes, this routine rotates both reels clockwise, detects a tape-present signal, and again rotates the reels a few times when the tape is wound on the machine reel to switch the valve.

The reels are continuously rotated until BOT is detected, and the tape is fed into the tape column. When the tape is fed in the tape column, the capstan motor is driven in the forward direction. When the BOT passes the BOT sensor or when a certain time passes after drive in the forward direction, the capstan motor is driven in the backward direction until BOT is detected. When BOT is detected, the motor stops and tape loading is completed.

During mid-load operation, the COLUMN IN and remaining actions are the same as those in the auto load operation.

(9) UNLOAD routine

When the MTU is in the servo on status, this routine is executed by depressing the UNLOAD button in offline or when the MTU receives an UNLOAD command.

This routine resets the READY state, checks if BOT is detected, and if BOT is not detected, the execution is jumped to the REWIND routine. If BOT is detected, the routine causes the tape to feed in the backward direction as far as a certain predetermined distance, to set the servo off, and to wind up the tape from the tape column. After winding the tape, it is wound on the file reel until no tape present signal is detected. The UNLOAD operation is then completed.

When the MTU is in the servo off status and the tape is placed within the cartridge, the cartridge is closed and the window is opened by this routine.

(10) REWIND routine

To carry out the rewind operation this routine performs the necessary processing and causes the execution to jump to the CAPSTAN CONTROL routine. This routine primarily resets the write/erase status to operate the tape cleaner.

(11) DSE routine

When the MTU receives a Data Security Erase (DSE) instruction, this routine carries out the erase status check and causes the execution to jump to the CAPSTAN CONTROL routine.

(12) CAPSTAN CONTROL routine

This routine carries out control on the capstan motor. Control is differentiated into the following five items:

- (a) A predetermined drive current is applied to the capstan motor to start tape feeding. Capstan tachometer check is carried out.
- (b) Since the Gap Control signal must be issued to the MTC at an appropriate timing to carry out the IBG control in execution of the usual write/read command, the length of IBG is set up so that the Gap Control signal is set according to a predetermined value.
- (c) The current value to the capstan motor is determined according to the quantity of deflection from the reference speed.
- (d) The capstan rotation is controlled so that, after the Go signal is reset, the tape runs through a predetermined distance (called the Stop Delay) at a constant speed. The written data is checked and the tape stops at the specified position within an IBG. The decelerating current is controlled to stop the tape within a certain distance.
- (e) Control for high-speed tape rewinding.
- (13) SELF DIAGNOSIS routine

This routine executes various actions done through manual operation of the field tester.

3.5 Maintenance Functions

Connecting the maintenance panel with a printed-circuit board package (ICO5) makes it easy to carry out the maintenance inspection and alignment work.

3.5.1 The maintenance panel structure

The maintenance panel is provided with 12 indication LEDs and 11 switches.




Figure 3.7 Maintenance panel

Switch [CNT] is used to set the Register File Address and switch [SSS] is used to set the start/stop of various action.

3.5.2 Device maintenance function

This function is provided with the display mode for displaying the internal statuses of devices and the command mode for making devices carry out various actions.

(1) The display mode

Various signals for devices are displayed on the LED 0 \sim 11 by the following procedure.

- (1) The status of each register and that of each test signal in a file.
 - . Set the relevant register's address on switches 3 ~ 7. (Switches 0 ~ 2 are in the off state.)

. Move the lever of toggle switch [CNT] upward.

- (2) Display of the current address of the microprogram in execution.
 - . Turn the switch 0 on and set switches 1 and 2.

. Move toggle switch [CNT] upward.

Through the above actions various signals are displayed on the LED 0 \sim 11 as shown in Table 3.6. In addition, when the toggle switch OFL/ONL is laid on the ONL side, the operation of switch [CNT] is not required.

	11					KLP					(Lou bit:	ver		
	10					Space UCKLP Card Pin	. 5				bit	3)		
													cur)	
	6					38 TST					-			cus oc
	∞	-				TMSR8					rograi			K stał
	2					(Lower bits) ↓					nicrop			e TUCH
LED	6										the 1	р)		(Stop when the TUCHK status occur)
	5					r each					dress of	(Non stop)	(do:	top wh
	4					Jump condition or each register (8 bit each)					Ъ,		" (Stop)	" (St
	3					Jump conditi register (8 bit each)					The current a			
	2					Jump cond register (8 bit ed					The c			
	1													
	0					(Upper bits)					(Up) bit:	per s)		
	7		NO		NO			NO		NO				
	و			NO	NO		2		NO	NO				
	2				-		NO	NO	NO	NO			,	
Switch	4						NO	NO	NO	NO				
Ň	m						NO	NO	NO	NO				
	7												NO	
														NO
	0	NO										NO	NO	NO
	address	00	10	02	03		IC	đI	IE	lF		1	1	I

Table 3.6 Various singnals displayed on maintenance panel

 \bigcirc

 \bigcirc

 \bigcirc

3 - 85

- * The TMSR 8 of LED 8 lights when bit 8 of the read data is detected.
- * The TST of LED 9 indicates that the maintenance work is being taken.
- ² LED 10 is reserved for the maintenance work, thereby enabling the checkup of the signal desired to be observed by connecting the LED 10 to card pin 1A05 BBV. However, the LED 10 lights at the Low level.
- * The UCKLP of LED 11 is the same as the UNIT CHECK lamp on the operator panel.
- (2) The command mode

This mode is applicable only when the relevant device is the Offline status. The following shows the maintenance procedure in the command mode.

- (1) Set the MTU in the Offline status.
- (2) Turn the lever of toggle switch OFL/ONL on the maintenance board to the OFL position.
- (3) Set an appropriate command on switches 0 ~ 7. Here, the commands listed in Table 3.7 are effective when the MTU is in the Servo On status, and the commands listed in Table 3.8 are effective when the MTU is in the Servo Off status.
- (4) When pushing the level of the SSS switch upward the command operation is started and the LED 9 lights.
- (5) When pushing the lever of the SSS switch upward again while the LED 9 is on, the command operation is stopped.
- (6) After the use of the maintenance panel is finished the OFL/ONL switch must always be turned to the ONL position.

In addition, when switches $0 \sim 7$ are set to FF (All the switches are on), it acts the same as RESET button on the operator panel.

Table 3.7	A List of commands (1/2) in case when
	the MTU is in the Servo On status

 \bigcirc

40

 \bigcirc

\$.

 \bigcirc

SWO ~ 3 (Hexa- decimal)	Command	SW4 ~ 7			
0	Forward Single Motion	Forward Single Motion is specified in detail.			
1	Turn (SHort Time) Automatic turn at BOT/EOT	The Go time is sepcified.			
2 3	Forward Start/Stop (Short Time) " (Long Time) Automatic rewind at EOT	The Go/Stop time is specified.			
4	Backward Single Motion	Backward Single Motion is specified in detail.			
5	Turn (Long Time) Automatic turn at BOT/EOT	The Go time is specified.			
6 7	Backward Start/Stop (Short Time) " (Long Time) Automatic high speed rewind at BOT	The Go/stop time is specified.			
8	Write operation	The recording density is specified.			
9	Photo Sensor Check	Photo Sensor Check is specified in detail.			
A	Skip File operation	Specified in detail			
В	AGC/GSD operation	11			
С	DGC amplifier operation (Forward) " (Backward)	The gain of DGC amplifier is set up.			
Е	Mode set	The mode is specified in detail.			
F	Slice Level Set	The slice level is specified in detail.			

SWO ~ 3 (Hexa- decimal)	Command	SW4 ~ 7		
0	Auto load operation	Specified in detail		
9	Photo Sensor Check			
A	Air System operation			
В	Mechanism operation			
С	Capstam Circuit Check			
D	Reel Drive			

Table 3.8A List of commands (2.2) .. in case when
the MTU is in the Servo Off status

SWO ~ 7 (Hexa- decimal)	Content
01	The tape continuously runs in the normal mode in the forward direction as far as the EOT.
02	The tape continuously runs in the streaming mode in the forward direction as far as the EOT.
07	The tape continuously runs at about 200 ips in the forward direction as far as the EOT.
08	Repetitive operation of auto loading and unloading.
09	The tape continuously runs in the normal mode in the forward direction as far as the EOT and is then rewound.
0A.	The tape continuously runs in the streaming mode in the forward direction as for as the EOT and is then rewound.
OF	Auto loading
41	The tape continuously runs in the normal mode in the bachward direction as far as the BOT.
42	The tape continuously runs in the streaming mode in the backward direction as far as the BOT.
47	Rewinding
49	The tape continuously runs in the normal mode in the backward direction as far as the BOT and is then fed in the forward direction at a high speed.
4 A	The tape continuously runs in the streaming mode in the backward direction as far as the BOT and is then fed in the forward directionn at a high speed.
4 F	Unload

a. Forward/Backward Single Motion (\$0X, \$4X)

 \bigcirc

C

b. Turn (\$1X, \$5X)

This command carries out a periodical start/stop of tape run in both directions from the forward to the backward or vise versa. The forward and backward operating times are set by switches 4 and 5 and switches 6 and 7, respectively, and further when switch 1 is ON (or OFF) the operating time is set in the long (or short) mode, where the time specified is counted from the time when the GAPCT signal is set to "1".

0	1	2	SW 3	4	5	6	7
0	1: Long 0: Short	0	1	Forwa runn time		ru	ckwarđ nning me

SW4, 5 6, 7 Mode	00	01	10	11
Short Long	0 ms 50 ms	3 ms	8 ms	20 ms
LOUR		150 ms	400 ms	1000 ms

c. Start/Stop (\$2X, \$3X, \$6X, \$7X)

This command carries out a periodical start/stop of tape run in the direction of the forward or the backward. Switch 3 switches the start/stop cycle from the short mode to the long mode or vise versa. Switches 4 and 5 set up the Go time and switches 6 and 7 the Stop time.

The set times are the same as the case of the preceding command "Turn".

0	1	2	SW 3	4	5	6	7
0	1: Bachward 0: Forward	1	1: Long 0: Short	Go t	ime	Stop	time

d. Write operation (\$8X)

This command directs the MTU to carry out the write or erase operation while continously feeding the tape as far as the EOT. Switch 4 is used to set the write/erase operation. Switch 5 directs the MTU to set SAGC during the GCR write operation. Switch 6 is used to set the high density/low density mode. Switch 7 is used to set the write density for the high density or the low density mode.

0	1	2	3	SW 4	5	6	7
				1: Write	1: SAGC ON	1: High Density	1: High
1	0	0	0	0: Erase	0: SAGC OFF	0: Low Density	0: Low

Recording density SW7	6520	1600	800
0: Low	3014 fci	1600 fci	200 fci
1: High	9042 fci	3200 fci	800 fci

e. Skip File/Feed Through Check operation (\$AX)

Thid command directs the MTU to carry out the space file/back space file operation and the feed through check.

Switch 4 sets the forward/backward run. Switch 5 sets the streaming/normal mode. Switch 6 sets the high density/low density mode. Switch 7 switches the operation from the skip file operation to the feed through check or vise versa. In case the feed through check is set, switch 4 is invalid.

	SW								
0	1	2	3	4	5	6	7		
				1: Backward	1: Streaming	1: High Density	1: Feed Through		
1	0	1	0	0: Forward	0: Normal	0: Low Density	0: Skip File		

f. AGC/GSD operation (\$BX)

This command directs the MTU to carry out SAGC (Self Adjust Gain Control) and GSD (Gain Step Down after one Block Read or Write) operations at an appropriate cycle on the magnetic tape running in the forward direction on which data is written solid in the 9042 fci mode.

Switch 4 specifies the stop action in case when an error occurs. Switch 5 switches the operation mode from Single to Repeat or vise versa. Switch 6 sets the SAGC/GSD operation. Switch 7 sets the operating time for one step.

(Short: a few microseconds, Long: a few hundred microseconds).

	SW									
0	1	2	3	4	5	6	7			
			1 1	1: Error Stop	1: Single	1: GSD	1: Long			
1	0	1		0: Non Stop	0: Repeat	0: SAGC	0: Short			

g. DGC Amplifier operation (\$CX, \$DX)

This command directs the MTU to carry out arbitrary setting of the count value of the DGC Amplifier in case GCR mode is set.

Switch 3 switches the direction of tape run from the forward to the backward or vise versa. Switches 4 ~ 7 carries out the count specification in hexadecimal.

	SW										
0	1	2	3	4	5	6	7				
			1:	Backward	Count	Count	Count	Count			
1	1 1 0	0:	Forward	8	4	2	L				

h. Mode Set (\$EX)

This command directs the MTU to set the following modes. Switch 4 sets the write/read mode, switch 5 the streaming/normal mode, switch 6 the high density/low density, and switch 7 the Loop Write to Read mode.

	SW								
0	1	2	3	4	5	6	7		
1	0	1	1	1: Write	1: Streaming	1: High Density	1: Set LWR2		
				0: Read	0: Normal	0: Low Density	0: Reset LWR2		

i. Slice Level Set (\$FX)

This command directs the MTU to carry out arbitrary setting of the slice level. Refer to Section 3 Item "Interface with the MTC", for the slice level.

There are three slice levels of 90%, 100%, and 110% provided for the read amplifier adjustment. The adjustment can be done by observing the TMSR 0 ~ 8 signal at each slice level.

	SW								
0	1	2	3	4	5	6	7		
1	1.	1	1	0	LVLTO	LVLT1	LVLT2		

SWO ~ 7 (Hexa- decimal)	Content							
F9	The slice level is set to 90% for the level adjustment							
FA	The slice level is set to 100% for the level adjustment.							
FB	The slice level is set to 110% for the level adjustment.							

j. Photo Sensor Check (\$9X)

This command indicats the MTU to carry out checking on the BOT, EOT, error code indicator, and capstan tachometer signals A/B.

If switch 5 is set to the on state for the capstan check, the capstan can be rotated properly even when a tachometer error is detected.

SWO ~ 7 (Hexa- decimal)	Content			
95	Checking on the BOT, EOT, and error code indicator: The BOT and EOT signals are outputted in bits 4 and 5 of the jump condition (PH) address \$14. The error code indication is used to observe the code variation as $00 \rightarrow 11 \dots 99 \rightarrow blank \rightarrow 00$.			
98 (9C)	This directs the MTU to check the duty and phase of the capstan tachometer signals A/B. If there is an error it is represented by an error code. 9C indicates that the capstan rotates at a fixed voltage.			
99 (9D)	This directs the MTU to check the capstan tachometer signals. If there is an error, it is represented by an error code. 9D indicates that the capstan rotates at a fixed voltage.			

k. Air Sytem operation (\$AX)

This command directs the MTU to operate the air supply motor valve to carry out inspection and adjustment of the air and the capacitive sensor.

0	1	2	3	4	SW 5	6	7
1	0	1	0	0	1: Air Drive	1: solenoid Value Drive	1: Pressure Value Drive
					0: Off	0: Off	0: Off

	SW							
0	1	2	3	4	5	6	7	
1	0	1	0	1	0	1: Capstan Drive 0: Coast	1: Backward 0: Forward	

Care should be taken for the capacitive sensor inspection and adjustment:

- First, set switches 0 ~ 7 at \$A8, stop tape loop at the center of each column sensor, and fix the reels.
- (2) Next, set switches 0 ~ 7 at \$AA or \$AB and move the tape loop to check the capacitive sensor.

1. Mechanism operation (\$BX)

This command handles cartridge opener, auto cleaner, error marker, and window operations. The mechanism operation can be executed once (SW4 off) or repeatedly (SW4 on).

SWO ~ 7 (Hexadecimal)	Content
B1.	The cartridge is opened.
B9	Repetition of the open/close of the cartridge
В2	Auto cleaner driving
BA	Repetition of the on/off operation of the cleaner
В4	Error marker driving
BC	Repetition of the on/off operation of the error marker
B6	Window closing
BE	Repetition of the operation open/close operation of the window.
В7	The cartridge is opened the auto cleaner and error marker are driven, and the window is closed.
BE	Repetition of the above open/close operation or the on/off operation.

m. Capstan Circuit Check (\$CX)

This command is used to ensure the capstan drive circuit operation to carry out checking of the DAC (D/A converter). Switches 0 ~ 7 are set at C0to check the DAC. If the DAC signal has a stepped wave shape the operation is normal.

n. Reel Drive (\$DX)

This command is used to ensure the reel motor drive circuit operation to carry out rotation of the reel motor in the servo off status clocwise/counterclockwise. Switch 4 switches the rotation speed from slow to fast or vise versa. Switch 5 sets the direction.

Switch 6 directs the MTU to drive the machine reel and switch 7 to drive the file reel.

	SW								
0	1	2	3	4	5	6	7		
1	1	0	1	1: Slow	1: Counter Clockwise	1: Machine Reel Drive	1: File Reel Drive		
				0: Fast	0: Clockwise	0: Stop	0: Stop		

3.6 Capstan Control Circuit

3.6.1 Introduction

Figure 3.8 shows the capstan control circuit. Each section of the circuit is described in the following subsections.




Figure 3.8 Capstan control circuit network

3.6.2 Capstan motor assembly

The capstan motor assembly contains a DC motor with low inertia capable of generating a high-output torque into which a tachometer and a capstan are united. Figure 3.9 shows a scheme of the capstan motor assembly.




Figure 3.9 Capstan motor assembly

The capstan surface is coated with the special material to increase the friction with tape. Avoid touching the surface of the capstan.

The tachometer section consists of a disk fixed to the motor axle and a photo emitting and sensing device fixed to an external structure. The disk is provided with 500 radial slits. This slit-engraved disk is rotated with the motor axle to allow the motor rotation to be converted into an electric signal. When the DC motor runs at a speed of V1 m/s, the pulse forming circuit generates repetitive pulses of V2 KHz.

	Running speed Vl (m/s)	Pulse Frequency V2 (KHz)	Pulse Period Tl (ms)	
75 ips	1.905	7.958	125.66	
125 ips	3.175	13.263	75.40	
200 ips	5.08	21.222	47.12	

To detect the rotational direction of the motor, a photo detecting device is placed at the position where the phase differs by 90° from the rotational direction. The pulses output from this photo detecting device are signals Capstan Tachometer Pulse A and B (CTPA and CTPB) (Refer to Figure 3.10). When the tape runs in the forward direction, the phase of signal CTPB leads that of signal CTPA by 90°, while the former lags the latter by 90° when the tape runs in the backward direction. Signal CTPA is used to measure the tape speed. Signal Quarter Tachometer Pulse (QTP), generated at every changing edge of signals CTPA and CTPB, is used to measure the length of the running tape. Since the diameter of the capstan is 1.5 inches long and the number of slits engraved on the disk is 500.




Figure 3.10 Tachometer pulse signals

3.6.3 Logical circuit

The capstan logical circuit receives an external command signal, and the tachometer pulse as input signals, issues the drive signal to the capstan drive section to send the operational status of the capstan as status information to another logical circuit.

The operation of the capstan logical circuit is described for each block in the following items. The relationship among the blocks is illustrated in Figure 3.11.

		Preset	Cor	unted
		value	va	lue
70	ips	(8 +	126) ÷	1 = 134
125	ips	(56 +	75) ÷	1 = 131
200	ips	(85 +	47) ÷	1 = 132

 $(1.0 \mu s \text{ for one clock})$

Speed	Running Speed A (m/s)	FTP Period Β (μs)
75 ips	1.905	125.66
125 ips	3.175	75.40
200 ips	5.080	47.12

The WK register holds the final count value on the TM counter. The value held in the WK-register is sent to the control circuit where the speed comparison is carried out. The value of the current for the capstan motor is set in the CP register and sent to the capstan drive assembly. The output of the DA converter installed in the tape drive circuit provides the value of the current and that of the voltage necessary to make the capstan motor rotate at constant speed A. If the capstan motor speed is lowered, the final count value increases, thereby producing a greater output voltage to increase the motor speed.

(2) Position control

The normal length of IBG in the 6250 BPI mode is 7.62 mm (0.3 inches), and 10.16 mm (0.4 inches) in 200 ips MTU write mode. Accordingly, the start and stop operations of the capstan motor must be completed within this length. The length of IBG can be represented by the number of pulses of QTP, as follows:

7.62 mm = 127, or $\begin{array}{c} 10.16 \text{ mm} \\ 0.06 \text{ mm} \end{array}$ = 170 in the case of 200 ips MTU

The above value will be denoted as 127 QTP (170 QTP) hereinafter. I QTP corresponds to 0.06 mm. The usual start and stop lengths are set at 32 QTP and 36 QTP (59 QTP and 48 QTP) respectively.

The method of preparing IBG when the write operation is carried out in the 6250 BPI mode is as follows (refer to Figure 3.13):

Step (1) When writing terminates, the capstan drive signal GO is reset. Then, the CN-counter is preset at 207 (204). The motor speed remains constant for checking the written data, and the CN counter counts the number of pulses QTP. That period is called Stop Delay. Step (2) When the CN-counter counts 256, the process enters the deceleration. The CN-counter is again preset at 92 (80) after the motor runs as far as 1 QTP to make after the motor runs as far as 1 QTP to make synchronization. Since the motor is turned to stop while conducting the speed control, the speed reaches zero when the CN-counter counts 36 QTP (48 (TTP). When the capstan makes the complete stop the CN-counter counts 92 + 36 = 128, (80 + 48 = 128).

- Step (3) Since the position control on the capstan operation is carried out so that once the capstan stops, the CN counter can hold value 128 even if the external force is applied to the capstan, the tape will be locked
- Step (4) When signal GO is set, the capstan Lotor starts rotating at normal speed. Speed control starts, and the CN counter is added by 96 (69).
- Step (5) When the CN counter counts 32 QTP (59 QTP) (= counter value of 256), a GAP Control signal (GAPC) is sent out to the MTC. At about the time this signal is set, the capstan reaches normal speed.
- Step (6) When the MTC receives the gap control signal, the MTC monitors the capstan speed. When the MTC ascertains the speed is correct, the write operation starts after approximately 10 QTP.

Writing is carried out such that the length of IBG is given in terms of QTP units, as follows:

(256 - 208) + 1 + (128 - 92) + 32 + 10 = 127[(256 - 204) + 1 + (128 - 80) + 9 + 10 = 170]Stop Delay Stop Start Check

· ·




Figure 3.13 Preparing the IBG (6250 BPI mode)

In the 1600 BPI mode, writing is carried out in the same manner as in the 6250 BPI mode. A distance of 64 QTP between the write head and the read head is added to the length of IBG set up for the 6250 BPI mode because the signal GO is reset after checking the written data terminates.

In the 1600 BPI mode, the start/stop distances are different from those in the 6250 BPI mode. The length of IBG is 15.3 mm where the stop delay is 90 QTP.

(256 - 167) + 1 + (128 - 92) + 28 + 64 + 37 = 255QTP = 15.3 mmStop Delay Stop Transient Write free definition of the start W-R after 37 QTP to Head definition of the start W-R after 37 QTP to Head definition of the start W-R after 37 = 255QTP = 15.3 mm)

3 - 108

When signal GO is set for chaining, the status at step (1) or step (2) is moved step (4). When the forward hitch is performed, the CN counter subtracts while feeding the tape in the forward direction. The term "forward hitch" refers to the operation to feed the tape by some small distance in the forward direction when starting the capstan motor in the backward direction. This forward hitch is performed when the stop time before starting the capstan motor in the backward direction is long.

The term "chain" means to carry out the next start transient operation before the motor completely stops. Here, the chain is used when the start operation is made in the same running direction. The chain is not used when the start operation is made in the opposite direction, that is, from the forward to the backward, or vice versa. In such cases, the chain is made after the capstan motor stops. The tape speed variation appearing when the chain is applied is shown in Figure 3.14.




Figure 3.14 The chain

(3) Operation in the high-speed mode

In conventional MTUs or in the normal-speed mode, the sum of the length of tape for the start transient operation and the length of tape for the stop transient operation is shorter than the length of the IBG. The start/stop operations must be done within IBG. To achieve high-speed performance, more advanced structure is required for the motor drive circuit, the drive system mechanism, and so forth.


In the MTU, high-speed operation is based on the 75/125 ips mechanism. This mechanism is capable of achieving the 125/200 ips high-speed performance.


In the high-speed mode, the tape continues running at a constant speed for a certain time, assuming that the same command will be issued immediately after the data block processing is completed. When a command is issued within this time, the MTU keeps executing the processing on the next block without changing the 125/200 ips mode. If the MTU fails to issue the command within the time in which the tape continues running at constant speed, positioning control is applied, as shown in Figure 3.15. The capstan motor returns to the position where the motor can reach a normal speed so that the MTU can access data when the next command is issued.

	MTU	32	324X		26 X	
	Item		READ	WRITE	READ	WRITE
Normal mode	Access Time	6250 BPI	2.6	2.3	1.6	1.5
	1 Inte	1600/800 BPI	4.0	3.0	2.6	2.0
	Reinstruc- tion Time	6250 BPI	2.2	1.0	1.3	0.55
		1600 BPI	4.6	3.4	2.8	2.05
Streaming mode	Positioning	12.3	22.9	9.5	17.3	
	Access Time	6.9	5.7	4.5	3.7	
	Repositioni	ng Time	19.2	28.6	14.0	21.0

Table	3.9	Timing	of	access

(Unit: ms)





3 - 110

Refer to Figure 3.15 for the following terms.

Reinstruction Time, $(A) \rightarrow (B)$

Streaming continues after the command operation is completed if the next command is issued within this time range. If the next command is issued after the reinstruction time, 0-positioning is applied. The MTC requires 0.2 ms for command end processing.

Positioning Time, $(\mathbb{B} \to \mathbb{C} \to \mathbb{T}c \to \mathbb{D} \to \mathbb{E})$

When reinstruction time overrun occurs, the tape moves to the waiting point (E).

Auto Degauss Time, Tc

In the write positioning, the auto degauss is carried out on the write head for 3 ms at point (C).

Turnaround Time, Te

Refers to point (E) in Figure 3.15. For 125/200 ips MTU, if the command that directs the reverse operation to maintain the stable tape loop, servo operation, and backward commands is issued, and if the halting time is excessive, 400 ms is set and the tape starts.

Access Time, $(E) \rightarrow (F)$

The access time begins from the time at which the MTU receives a command in the waiting status at point (E), reaching point (F), to the time at which data transfer starts.

Repositioning Time, $(B) \rightarrow (C) \rightarrow (D) \rightarrow (E) \rightarrow Te \rightarrow (F)$ (TC)

Positioning Time + Access Time = Repositioning Time.


When a command overrun takes place in the high-speed mode, a certain amount of processing time (for repositioning) may be lost, as indicated in Table 3.9 even though a read/write command is issued immediately after the reinstruction times. The efficiency of the high-speed operation depends on the number of blocks to which the command chain can be applied, the length of one block, and the recording density of tape. The efficiency of the high-speed mode is sometimes lower than that of the normal-speed mode.


(4) High-speed control

High-speed control is carried out in connection with the reel control circuit operation. In general, the capstan motor is superior to the reel motor in terms of its ability to follow at high speed. Accordingly, the high-speed control is designed to control the speed of the capstan motor by using the signal from the reel control circuit. When the reel motor drive section has adequate capability of accelerating the reel motor, the capstan speed is increased. The capstan speed is decelerated if the reel motor drive section does not have adequate capability of accelerating the reel motor or when a low tape signal (LTP) is detected near the end of a rewind operation.

During high-speed control, the TM counter is reset and the capstan motor speed is controlled by measuring the time interval of the FTP signal two or more times, so that the total cycle time reaches 236 μ s. For example, if the control is carried out so that 5 cycles of FTP signal takes 236 μ s, the tape speed reaches 5.08 m/sec (200 ips). If the control is carried out so that 15 cycles of FTP signal takes 236 μ s, the tape speed reaches the maximum speed of 15.24 m/sec (600 ips). 12.7 m/sec (500 ips) are required for the 200 ips MTU. Figure 3.16 is a time diagram of FTP signal pulses.

Acceleration and deceleration of the capstan motor is controlled by a signal from the reel control circuit. If the reel motor drive section has adequate capability of accelerating the reel motor, the capstan motor is accelerated from 5.08 m/sec to 15.24 m/sec (12.7 m/sec) at a step of 1.016 m/sec. Otherwise, the capstan motor is decelerated.





3.6.5 Capstan drive circuit

The capstan drive assembly consists of two special printed-circuit assembly (PCA) packages. One of the two packages is called "tape drive circuit B or H," which is also referred to as PCA 1A04. This package includes the file and machine reel drive control sections.

The second package is called "transistor circuit A" or tape drive A PCA. This PCA encompasses the power amplifier and is fixed to the lower part of the side board of the MTU. Tape drive A PCA is the circuit for converting a digital signal into an analog voltage and applies power amplification to the analog voltage to drive the capstan motor.

Figure 3.17 is a block diagram of the capstan drive circuit.




Figure 3.17 Block diagram of the capstan drive circuit

The motor current digital signals DAC1 through 16, and SIGN are converted by a digital-to-analog (DA) converter into an analog voltage, which then passes through a filter. This filter receives signal CPLOK when the capstan motor stops and its frequency characteristic changes. When the analog voltage passes through this filter, it is amplified and applied to the capstan motor. The current that flows into the motor is converted into a voltage by the current detecting circuit and fed back to the feedback amplifier. As a result, the motor current is determined completely by the signal from the logical circuit.

The relay used in the capstan drive circuit protects the capstan motor from causing a faulty operation at the time of power on and off.

The transistor circuit comprises a power amplifier for driving the capstan motor. A schematic of the power amplifier is shown in Figure 3.18. A logical signal sent from the capstan logical section is converted by the tape drive circuit B into an analog voltage (DA converter) and applied to the power amplifier input IN1 and IN2. Signals IN1 and IN2 have opposite polarities.




Figure 3.18 Schematic of the power amplifier

3.7 Reel Control Circuit

3.7.1 Reel motor and tape-loop detection

The reel motor uses a permanent magnet exciting DC servo motor. Driving, coasting, or braking is applied clockwise or counterclockwise to keep the tape in an appropriate state inside the vacuum tape columns.

As the position detector for the tape loops inside the vacuum tape columns, a capacitive sensor is used to convert the variation of pressure distribution along the tape loop into the variation of electrostatic capacity. The structure of the capacitive sensor is shown in Figure 3.19.




Figure 3.19 Capacitive sensor and its equivalent circuit

The front plate of the capacitive sensor contains arrays of holes in the long direction. A fixed electrode (1) with many holes is located on the inner side of the sensor. The rear surface of the sensor is provided with an air inlet opening. Another electrode (3), similar to electrode (1), is located on the inside rear surface.

The middle part inside the sensor contains a movable foil electrode 2, which divides the inside of the sensor into the front part and the rear part. The movable electrode (2) and the fixed electrode (1) together form a variable capacitor C_f . The movable electrode (2) and the fixed electrode (2) and the fixed electrode (3) together form another variable capacitor C_b .

On the back surface of the vacuum column a long, narrow groove is engraved in the long direction. The groove contains small holes prepared so that holes on the front plate of the capacitive sensor can open into the inside of the vacuum column through the holes in the groove. The pressure distribution in the front part of the inside of the sensor becomes the same as that inside the column.

The low negative pressure (which is called the pre-pressure) is lower than the vacuum pressure inside the vacuum column. The pre-pressure is supplied to the rear half of the inside of the sensor from the air inlet passing through the rear wall of the sensor. If the pressure inside the column is equal to atmospheric pressure, the pressure in the front part of the inside of the sensor is equal to atmospheric pressure. As a result, the movable foil electrode (2) is attracted by the pre-pressure in the rear part of the inside space of the sensor and moved backward. The movable electrode (2) is moved forward toward the column when the pressure inside the column is vacuum pressure because vacuum pressure is lower than the pre-pressure. As the electrode (2) moves toward the column, the space between the electrode (2) and the fixed electrode (1) becomes narrow and the electrostatic capacity between these electrodes The distance between the fixed electrode (3) and the increases. movable electrode (2) becomes wider and the electrostatic capacity between these electrodes (3) and (2) decreases. However, because this increment and decrement of electrostatic capacity are the same in absolute value, their sum is always constant.

Consider the case where the tape loop is located in the middle of the The pressure above the tape loop in the column (on vacuum column. the side of column entry) equals atmospheric pressure, so that the upper half of movable electrode (2) moves in the direction opposite to the column. On the other hand, the pressure below the tape loop (on the bottom side of column) equals the vacuum pressure, and the lower half of movable electrode (2) moves toward the column. Since the area of the upper half of the movable electrode (2) is equal to that of the lower half, the electrostatic capacity C_{f} between electrodes (2) and (1) equals the electrostatic capacity C_b between electrodes (2) and (3). If the tape loop is located above the middle of the column, the space of vacuum pressure below the tape loop in the column becomes wider, and the movable area of the lower half of movable electrode (2) toward the column becomes large. The electrostatic capacity of the capacitor increases as the distance between electrodes is reduced and the areas of the surfaces of electrodes are large. Accordingly, the electrostatic capacity Cf between two electrodes (2) and (1) increases. As a consequence, the area the movable electrode (2) moves in the direction opposite to the column decreases, so that electrostatic capacity Cb between two electrodes (2) and (3) becomes small. If the tape loop is located below the middle of the column, the situation is opposite to the above, resulting in the decrease of C_f and the increase of C_b .

3 - 116

Thus, change of location of the tape loop inside the vacuum column causes a change in pressure distribution inside the column. The area of movement of the movable electrode is changed, and the electrostatic capacity changes in proportion to the change of the moved area. In the reverse direction, the location of the tape loop can be detected by measuring the variation in this electrostatic capacity. However, to reduce an error caused by the variation in electrostatic capacity of the sensor, the difference between two electrostatic capacities C_f and C_b is measured.

Loop position detecting holes are provided at the entry and bottom of the vacuum column. One hole at the entry is connected to the high-pressure terminal of the vacuum switch; the other to the low-pressure terminal of the same vacuum switch. The difference in pressure between these two high and low pressure terminals is used to set the mechanical point switch to on and off to detect the tape loop position. When the tape loop is located above the detecting hole at the entry portion of the column the vacuum pressure is applied to both pressure terminals. Since there is no pressure difference between the terminals, the mechanical switch is off while when the tape loop is located below the detecting hole at the entry portion of the column. The atmospheric pressure is applied to the high pressure terminal connected to the detecting hole at the entry portion, which causes a pressure difference between both pressure terminals, and the mechanical switch is set to on. When the tape loop is located below the loop position detecting hole at the bottom part of the column, the atmospheric pressure is applied to both pressure terminals, causing no pressure difference and resetting the mechanical switch to off.

(1) Capacitive sensor circuit

This circuit converts the difference in electrostatic capacity between the two capacitive sensors into the DC voltage proportional to the difference. A pair of capacitive sensor receiving circuits (unit F and M) is provided for each reel motor drive circuit. Figure 3.20 shows this circuit. Figure 3.21 shows the relationship in operational wave form between currents and voltages.





Figure 3.20 Capacitive sensor circuit

The left part of Figure 3.20 represents a generator for driving the capactive sensor. This generator is an oscillator (by means of a comparator) having the resistor R5 and the compound electrostatic C_b) of the capacitive sensor. D1 is а capacity (Cf + constant-voltage diode to make the output voltage of comparator M1. The circuit on the right is a current-voltage converting circuit. The output current of the capacitive sensor is rectified by diodes D2 through D5. The positive half cycle of the output current on the sensor Cf side flows into amplifier M2, and the negative half cycle of the output current on the sensor Cb side flows out from amplifier M2. This negative cycle of current that flows out from amplfier M2 is smoothed by capacitor C1, and the DC voltage proportional to the smoothed mean current becomes the output voltage of amplifier M2.



C

Figure 3.21 Relationship in operational wave form between currents and voltages in the capacitive sensor receiving circuit

When the tape loop is located in the vacuum column corresponding to the middle position in the operational range of the capacitive sensor and electrostatic capacities, C_f and C_b are equal. The absolute value of the input current to amplifier M2 is equal to that of the output current from M2. Their mean value becomes zero, and the output voltage at M2 becomes zero volts.

When the tape loop moves and electrostatic capacity C_f becomes greater than electrostatic capacity C_b , the current that flows into amplifier M2 increases and the output voltage at M2 becomes negative. When C_f is smaller than C_b the output voltage becomes positive. Thus, a DC voltage is obtained that is proportional to the difference between two electrostatic capacities of the capacitive sensor. Semi-fixed resistor RV2 is used for balance adjustment. When the tape loop is located at the position in column corresponding to the middle position in the operational range of the capacitive sensor, the balance adjustment is carried out so that the output voltage of the capacitive sensor circuit becomes zero volts. In addition, semi-fixed resistor RV1 is used for adjusting the sensitivity of the capacitive sensor.

(2) Reel motor drive signal

The circuit shown in Figure 3.22 generates the reel motor drive signal. It uses the position of tape loop obtained from the capacitive sensor circuit and the tape run signal from the device control circuit.




Figure 3.22 Reel control circuit

M1 represents a summing amplifier used for amplifying output signal Vcs from the capacitive sensor. This amplifier is also used for summing the rate of movement of the tape loop by differentiating tape loop position signal Vcs with the differentiating circuit (C1, R1, C2, R2), thereby upgrading the transient response of the reel motor. Switch SW1 is used to switch the differential gain by the normal/streaming mode, thereby optimizing the transient response of the reel motor.

The balanced position adjustment of tape loop is carried out by apply the bias voltage appropriate to various operations such as FWD/BWD, STREAMING FWD/BWD Status, STREAMING FWD11/BWD RUN, and High Speed BWD. This adjustment uses DA converter M2 in accordance with the running condition of tape. Diodes D1 through D4 lower the sensitivity of the sensor for the positional component of tape loop by reducing the gain of M1 when the input voltage approaches zero. (This occurs when the tape loop is located at the position in column corresponding to the middle position in the operational range of the capacitive sensor.) The gain of M1 becomes small near zero input voltage while the TURN operation with a short cycle is executed. Switch SW2 suppresses the dead zone of diodes D1 through D4 to protect the position of tape loop from being dislocated greatly from the bias position in the direction opposite to the current direction in which the bias position is used.

Diodes D5 and D6 and resistors R5 through R8 keep the output voltage of the motor drive circuit below a predetermined value. Thus, they prevent overcurrent from flowing into this circuit.

Resistors R9 through R11 apply a constant voltage to the amplification circuit. These resistors produce a constant torque in the tape-winding direction. This torque is required due to the prepressure inside the vacuum column, which attracts the tape loop.

While the capstan motor and the tape loop inside the vacuum column are halted, switch SW3 changes the feedback of M1. It also, reduces the sensitivity of the sensor for the dislocation of tape loop position to keep the capstan motor and the tape loop in a stable halt condition.

(3) Reel motor drive circuit

The circuit shown in Figure 3.23, drives the reel motor. It uses the motor drive signal obtained from the reel motor drive signal generating circuit. This circuit supplies a constant current proportional to the drive signal voltage and drives the reel motor at a constant rotational frequency during autoloading or unloading. The power amplifier is associated with tape drive B PCA.

The remainder is associated PCA 1A04.




Figure 3.23 Reel motor drive circuit

The components of the reel motor drive circuit are as follows:

a. Current detecting circuit

This circuit converts the current flowing through the armature of the reel motor into the voltage proportional to the current by the amplifying the voltage generated between both ends of resistor Rs. This resistor is connected in series with the reel motor circuit.

b. Voltage detecting circuit

This circuit integrates and amplifies the inductive voltage generated between the terminals of the reel motor when it is rotated. It converts the rotating speed of the reel motor into the voltage proportional to its rotating speed. The gain of this circuit is changed during auto threading, column out, or when detecting that tape has been removed from the vacuum column and rewound.

3 - 123

c. Constant current comparator

This circuit compares the reel motor drive signal Vsv obtained from the reel motor drive signal generating circuit and the reel motor current signal obtained from the current detecting circuit with respect to magnitude and polarity. If the reel motor drive signal and the reel motor current signal are the same in polarity and the former is greater in absolute value than the latter, the power amplifier is driven. Otherwise, the power amplifier drive is halted. If those signals are opposite in polarity, the power amplifier is driven to have the same polarity.

d. Constant voltage comparator

This circuit compares the magnitude of the reel motor voltage signal with the reference voltage corresponding to a predetermined rotational frequency of the reel motor. The circuit drives the power amplifier if the reel motor voltage is smaller than the reference voltage. It halts the power amplifier if the reel motor voltage is greater than the reference voltage.

Thus, the reel motor can be regulated to rotate at a predetermined constant frequency. In addition, because the frequency of the reel motor varies at the file reel, machine reel, and during clockwise counterclockwise rotation, the reference voltage of the constant voltage comparator is supplied individually for each situation.

e. Overcurrent comparator

This circuit compares the amount of reel motor current signal with the reference voltage determined to correspond to a predetermined current value. If the reel motor current signal is smaller than the reference voltage, the current drive status of the power amplifier is maintained. Otherwise, the power amplifier is shut off so as not to increase the reel motor current to a value greater than the current amount. Thus, the maximum reel motor current is suppressed and does not exceed the rated current of the transistors in the power amplifier during motor driving or braking, thereby preventing the transistors of the power amplifier from being destroyed.

f. Reel motor drive mode and direction control circuit

This circuit is loaded in the logic PCA. When the tape loop is placed inside the vacuum column (Column In), this circuit selects the input signal from the constant current comparator and carries out the constant current drive control. When the tape loop is not inside the column, this circuit carries out the constant voltage (constant rotation) drive control using logical signal (FWDD and SWDD) from the device control circuit and the input a signal from the constant voltage comparator. At the same time, this circuit determines the driving direction of the power amplifier and controls the rotational direction of the reel motor. When the driving direction of the power amplifier suddenly changes, the power amplifier is suppressed for a prescribed time to prevent the power amplifier's transistors from being destroyed by the large spike-shaped current. This control circuit is made effective by the logical signal (Reel Power) and ineffective when the overcurrent signal is input from the overcurrent comparator.

g. Reel motor drive power amplifier

Figure 3.24 is a schematic of the power amplifier assembly. A drive signal form the reel motor drive mode and direction control circuit is applied to the power amplifier inputs CWD/*CWD or CCWD/*CCWD. When inputs CWD/*CWD are effective, Q1 and Q4 are set to on and the reel motor rotates clockwise. When inputs CCWD/*CCWD are effective, Q3 and Q2 are set on and the reel motor rotates counterclockwise.




Figure 3.24 Schematic of the power amplifier

During normal operation, short-circuit protection is obtained because Q1 and Q2 versus Q3 and Q4 are not set to on at the same time. If a short-circuit current flows into the power amplifier due to faulty operation of the control circuit or destruction of the power amplifier transistors, the current detecting resistor RE detects the faulty current. An alarm signal is output from the overcurrent detecting circuit to the logic circuit, and this alarm signal shuts off the current to the power amplifier.

Diodes D1 and D2 perform the switching operation. These diodes protect the system from applying voltage to Q2 and Q4 in opposite directions when either Q1 or Q3 is reset.

3.7.2 Operation of the reel motor drive circuit

(1) Reel motor drive method

This method detects the position and speed of the tape loop inside the vacuum column. The motor torque correspond to the difference in position and speed between the actual current position and speed of the tape loop, and the predetermined loop's balanced position and reel speed. Thus, the position of tape loop falls within a predetermined range. To control the motor torque, the reel motor drive circuit performs the switching operation to flow the constant current specified by the input signal into the reel motor. Figure 3.25 shows the signals, used in the power amplifier during constant current operation.




Figure 3.25 Time diagram of correlated signals during constant current

When motor drive signal Vsv is positive, the constant current comparator and the drive mode and direction control circuit set the power amplifier transistors Q1 and Q4 to on. The power supply voltage is applied to the reel motor, and current flows from power supply terminal $+V \rightarrow$ transistor Q1 \rightarrow reel motor \rightarrow transistor Q4 \rightarrow power supply terminal -V. Since the armature of the reel motor has considerable inductance, the reel motor current does not reach the saturation value determined by the amount of DC resistance in the circuit, but rather, increases gradually.

When the reel motor current reaches 12, the output of the constant current comparator resets transistor Q1. Although no power supply is applied to the reel motor, the current does not voltage instantaneously become zero. Due to the large inductance of the armature, the current decreases gradually from reel motor transistor Q4 \rightarrow diode D1 \rightarrow reel motor. When the reel motor current decreases to I1, the constant current comparator turns The power supply voltage is applied to the reel motor, and again. the reel motor current increases once again. Thus, when the on/off operation of the power amplifier transistors is repeated, the reel motor current varies between two current values, I1 and I2, determined by the motor drive signal. The mean current value becomes constant.

When the reel motor drive signal Vsv is negative, power amplifier transistors Q3 and Q2 performs the same operation as when signal Vsv is positive. The reel motor current flows into the motor in the direction opposite that when the signal Vsv is positive.

To allow the reel motor to perform low-speed rotation for autoloading or unloading, constant voltage is applied between both terminals of the reel motor. A predetermined rotation frequency is then obtained. In this case, the power amplifier transistors are turned on and off. Similar to the case of constant current operation, the mean voltage applied to the motor is constant and the reel motor performs a low, constant-speed rotation.

(2) High-speed rewind operation

The operation of the capstan drive system during high-speed rewinding is described in Section 3.6. However, high-speed rewinding is not handled independently by the capstan drive system. Rather, it is restricted by the response from the reel motor. Figure 3.26 shows the timing during high-speed rewinding.

If the reel speed cannot reach the capstan speed while the capstan is accelerating or in high-speed, the tape loop inside the both columns moves downward. The rewind speed control circuit detects the mismatch between reel speed and capstan speed. The reel motor reaches full drive status and issues the high-speed control signal to forcibly reduce the capstan speed.






Figure 3.26 Time diagram during high-speed rewinding

3.8 Write/Read Circuit

3.8.1 Write/Read operation

Figure 3.27 is a schematic representation of the write/read circuit. This circuit is divided into three main sections: the interface circuit, the write circuit, and the read circuit. The interface circuit sends and receives information necessary for the write/read operation to and from the MTC through the interface control section installed in the MTU. The write circuit records write information on the loaded magnetic tape through the magnetic head. The read circuit reads the information recorded on magnetic tape.




Figure 3.27 Write/Read circuit

When the MTU is in the write status, the Bus Out information (write data) is sent to the write circuit through the interface control circuit. The write circuit records data on tape by magnetizing inversion of the write head. The erase head generates a strong DC magnetic field to erase old data recorded on the magnetic tape when the MTU is in the write and erase status. The magnetized inversion recorded on the tape generates a signal in the read head when the tape passes through the read head. The read signal voltage is converted by the read circuit into the pulse signal that can be demodulated and sent to MTC through the interface control circuit and Bus In.

3 - 129

Figure 3.28 shows the pulse forming process for a read signal in the (PE) Phase Encoded/(GCR) Group Coded Recording read circuit. (Figure 3.29 shows the process in the NRZI mode.




Figure 3.28 Pulse Regeneration in PE/GCR




Figure 3.29 Pulse regeneration in NRZI mode


The write/read circuit shown in Figure 3.27 is implemented on one PCA. Table 3.10 lists model, function, and the PCA.

Unit Name	Function		Write/Read PCA
	Speed (ips)	Density (bpi)	Part Number
3241, 3242, 3244,	125/200	6250/1600	B16B-7230-0030A#U
3281, 3282, 3288	200		
3265	125/200	1600/800	B16B-7250-0020A#U
3261, 3262, 3266	75/125	6250/1600	B16B- 72400030A#U
3243	**	1600/800	B16B-7260-0020A#U

Table 3.10 Write/read circuit of each model

3.8.2 Interface circuit

The interface circuit sends and receives the information required by the write/read circuit to and from the MTC with the aid of the interface control circuit installed in the MTU. Figure 3.30 shows the structure of the interface circuit.



Note: Inputs STEP6AL, AGCOK, and SAGCO through 3 are ineffective when the 1600/800 BPI modes are used (clamped to zero volts).

Figure 3.30 Interface circuit

The serial input circuit converts 12 serial signals sent by the SIN signal into parallel signals. This circuit uses the CLOCK and SCONT signals and loads the converted signals into the register.

The parallel output circuit converts 15 input signals into serial signal SOUT with the aid of the CLOCK and SCONT signals.

Input/Output signal lines of the interface circuit

a. SIN

The SIN signal can serially receive up to 15 signals in synchrony with the CLOCK and SCONT signals. The present MTUs of these use 12 signals.

b. Output signals by the SIN signal

The signals obtained from the SIN signal are as follows:

- o PE Indicates that the MTU in use operates in the PE (1600 BPI) mode.
- o BWD Indicates that the MTU in use operates in the BWD (BACKWARD) mode.
- o ESLVO Controls the slice level in the read circuit. through
 - 6
- o INSTL (Install signal) becomes the INSTL signal of the SOUT input signal to check the connection of the interface cable.
- o STRMD Indicates that the MTU in use operates in the streaming mode.
- c. CLOCK and SCONT signals

These two signals execute the serial to parallel conversion between interfaces. Operation of these is shown in Figure 3.31.




Figure 3.31 Operation of the CLOCK and SCONT signals

d. SOUT signal

This signal can send up to 15 signals in synchrony with the CLOCK and SCONT signals.

e. Input signals to the SOUT signal

Input signals that the SOUT signal can send are listed below.

- o STEP6AL Is effective only when the MTU operates in the 6250/1600 BPI mode. This signal indicates that SAGC count of all tracks has 6 or 7 steps.
- o INSTL Is the signal received from the signal INSTL output from the SIN signal. It is used to check an interface cable.
- o 12VOV Is set to "1" when the voltage of the 12V power supply used in the write circuit rises higher than the required value. The detecting voltage is set up at about 16 volts.
- o WVON Is set to "1" when the write voltage is supplied to the write head.
- o AGCOK Is effective for the 6250/1600 BPI modes. This signal is set to '1" when the read circuit completes level setting to all the tracks during the (SAGC) Self-Adjust Gain Control operation.
- o SAGCO Are effective only for the 6250/1600 BPI modes. These through signals specify the setting level in the read circuit.
 5
- o STRMF Is "1" when the MTU in use can be operated in the streaming mode.
- o VELO,] Represent the operating speed of the MTU. The correspondence between these signals and operating speed of the MTU is shown in table below, where the operating speed means the normal speeds.

	VEL signal	
Speed	0	1
75 ips	1	1
125 ips	0	0
200 ips	1	0

- o DDF 1s "1" when the write/read circuit can operate in the 2-density mode (6250/1600 BPI or 1600/800 BPI)
- o 6250F ls "1" when the write/read circuit is ready to operate in the 6250 BPI mode.

3.8.3 Write circuit for the 6250/1600 BP1 MTU

The write circuit shown in Figure 3.32 consists primarily of the write current control circuit, the write voltage generating circuit, the erase circuit, the write control circuit, and the file protect circuit. The write current control circuit is provided individually for each track; other circuits are used in common.





Figure 3.32 Write circuit

(1) Constitution

a. Write current control circuit

This circuit controls the current flowing in the write head. The write current has a rectangular wave form for the PE mode. The compound waveform (AC bias is overlapped to a stepped wave for the GCR mode) is shown in Figure 3.33. The current used for PE is higher than that of GCR. The current supply is based on the constant current system. Current is supplied by the voltage from the voltage generating circuit.

3 - 135



 ${\rm I}_{W\!A}$ and ${\rm I}_{W\!B}$ are the currents which flow to one side of the write head.

Figure 3.33 Write current wave shapes

b. Write control circuit

This circuit carries out the write current control circuit (such as selecting the PE or GCR mode) upon receiving the status signal in the interface circuit. This circuit consists of a generating circuit for AC bias, the write clock setting circuit to carry out pulse-width conversion on the write clock signal (WTCLK) sent from the MTC for stepped wave-form control, and the current control circuit for GCR/PE degauss operation.

c. Write voltage generating circuit and erase circuit

These circuits generate the write voltage and initiates the erase circuit upon receiving two signals WTON and ERON from the interface control circuit. These circuits send four signals FP, 12VOV, WVON, and ECON as response signals to the instructions from the MTC.

d. File protect circuit

The file protect circuit protects information on the tape from being erroneously erased or rewritten. Figure 3.34 shows the schematic diagram of the file protect circuit.




Figure 3.34 File protect circuit

This circuit is applied by file protection when one of the following conditions occurs:

o When no write enable ring is mounted to the file reel.

o When the PROTECT switch on the operating board is depressed again, the MTU is set in the write enable status.

When the MTU is set in the file protect status by either one of the above actions, the PROTECT lamp on the operating board lights.

(2) Input and output signals of the write circuit

Input and output signals shown in Figure 3.30 are as follows:

a. Input signals

WTON turns on the write voltage

ERON turns on the erase circuit

WTCLK is the clock signal to synchronize with write data

WTOK indicates that the write operation is ready

PE indicates the PE mode

WDTO the write data 0 through 8 through 8

- b. Output signals
 - FP indicates the presence or absence of the 12VFP voltage when the 12VFP voltage is absent, this signal is "1"


12VOV informs of an abnormal rise of 12VFP


- WVON indicates that the write voltage has been supplied to the write head
- ERON indicates that current flows in the erase head
- (3) Write data cycle

Figure 3.35 shows the write data cycle. The erase status (ERSTS) instruction from the MTC is issued prior to or during the write status (WTSTS) instruction. The ERSTS instruction is converted into the ERON signal, which activates the erase circuit to apply current to the erase head. When the rise of current is sufficient the ECON signal is set on.

When the WTST instruction is issued, it is converted into the WTON signal, which activates the write voltage generating circuit to supply write voltage to the write head. When voltage has sufficiently risen, the WVON signal is set on. When the WVON signal is set on, the WTOK signal is issued, and the write circuit is ready to operate. 9-bit write data WDTO through 8 is written on the tape in synchrony with the write clock (WTCLK) sent from the MTC.

The write head current wave-form for writing data is rectangular in the PE mode. In the GCR mode, the write head current has a stepped wave compounded by AC bias. When WTST instruction is released, the write circuit enters the degauss operation. The write voltage then decreases gradually, and the write current control circuit uses the pulse for the degauss operation to change the direction of the write head current at a certain cycle. Upon completion of degaussing, the write voltage is lowered, the WVON signal is reset, and the write data cycle terminates.





3.8.4 Write circuit for the 1600/800 BPI MTU

The write circuit network consists of the write amplification circuit, the write deskew circuit, the write voltage generating circuit, the erase circuit, the write control circuit, and the file protect circuit. Figure 3.36 shows the write circuit. Write amplification and deskew are provided individually for each track; others are provided in common.




Figure 3.36 Write circuit

(1) Constitution

a. Write amplification circuit

This circuit converts write data (WDT) sent from the MTC into the write head current.

b. Write deskew circuit

This circuit corrects static skew of the write head. Write data is synchronized with the write clock (WTCLK) sent from the MTC. This deskew is carried out by independently providing the write clock to each track with delay time. c. Write control circuit

This circuit controls the write amplification circuit and the write deskew circuit such as selection of PE and NRZ1 modes upon receiving the status signal.

d. Write voltage generating circuit

Same as the write voltage generating circuit, explained in Subsection 3.8.3.

e. File protect circuit

Same as the file protect circuit explained in Subsection 3.8.3.

(2) Input and output signals of the write circuit

Most of the input and output signal lines shown Figure 3.26 are the same as those explained in Subsection 3.8.3. Only the input signal *HIC differs. This signal indicates write head current in the NRZI mode. This signal is effective when the write mode is NRZI or the high current erase operation is carried out in the PE mode.

(3) Write data cycle

Figure 3.37 shows the write data cycle. The erase status (ERSTS) instruction is issued from the MTC prior to or during the write status (WTSTS) instruction. The ERSTS instruction is converted into the *ERON signal, which activates the erase circuit current. When current has risen sufficiently, the ECON signal is turned on.

When the WTSTS instruction is issued, it is converted into the WTON signal, which activates the write voltage generating circuit to supply the write head with write voltage. When the voltage has risen sufficiently, the WVON signal is turned on. When the WVON signal has risen sufficiently, the *WTOK signal is issued and the write circuit is ready to operate. 9-bit write data WDT 0 through 8 signals are synchronized with the write clock (WTCLK) and written on the tape.

To carry out the deskew operation in the NRZT mode, the write clock *WTCLK for each track from 1 to 9 is provided independently with delay time.

When the WTSTS instruction is released, the write circuit enters the degauss operation. The write voltage gradually decreases, and the write current control circuit uses the pulses for degaussing to change the direction of write head current. Upon completion of degaussing and when the write voltage has sufficiently decreased, the WVON signal is reset, and the write data cycle terminates.




Figure 3.37 Write data cycle 3 - 142

3.8.5 Read circuit for the 6250/1600 BPI MTU

The read circuit amplifies the magnetic head output, detects the write data PEAK, converts it into a pulse signal, and sends the converted pulse signal to the MTC.

Figure 3.38 shows the read circuit. This circuit consists of a preamplifier, loop write/read wave generating circuit, gain switching circuit, differentiation amplification circuit, filter amplification circuit, PEAK detecting circuit, amplitude checkup circuit A, demodulation circuit, counter register circuit, amplitude checkup circuit B for automatic gain control, read amplification control circuit, level control voltage generating circuit and reference voltage generating circuit. The read amplification control circuit, level control voltage generating circuit, level control voltage generating circuit, level control voltage generating circuit, and reference voltage generating circuit are used in common; others are provided individually for each track.

(1) Constitution

a. Preamplifier

This circuit amplifies the output signal from the read head. This preamplifier consists of three differential amplifiers having a gain of 40 and housed in one package.

b. Loop write/read wave generating circuit

This circuit converts write data (WDT) into the pseudo head waveform when the MTU operates in the loop write/read (LWR) mode. The converted waveform is added to the preamplifier output to execute the loop write/read operation.

c. Gain switching circuit and differentiation amplification circuit.

These two circuits are contained in the same IC. The gain switching circuit switches gain within a range of 4 bits. The gain changes digitally by 4 bits over 16 steps. The ratio between two adjacent steps is always 1.2.

The differentiation amplification circuit differentiates an amplified signal from the read head for detecting the PEAK position and amplifies the differentiated signal again.

The control output voltage is 2 Vp-p (relative to the ground) for the PE mode and 1.8% 2.2 Vp-p (relative to the ground) for GCR mode after the SAGC operation.




Figure 3.38 Read circuit (6250/1600 BP1)

 \bigcirc

 \bigcirc

 \bigcirc

d. Counter register circuit

This counter register circuit is a 4-bit binary counter and can be used as the register for holding a counted value. This counter register circuit also returns a 4-bit value as 5-bit information of 6.7/8.9/10.11/12.13/14.15 to the read amplifier control circuit.

e. Filter amplification circuit


This circuit is contained in a single IC comprising a low speed active filter, high speed active filter, select circuit, and gain control circuit. It accompanies an external R.C of which the characteristics of the two active filters can further be switched for the PE/GCR modes.


f. PEAK detecting circuit

As differentiated read signals indicate the PEAK positions at zero volts, this circuit carries out zero cross detecting on read signals with opposite phases to produce a PEAK pulse output.

g. Amplitude checkup circuit A

This circuit inspects whether the input signal has a greater than normal amplitude. The inspection is carried out to protect an erroneous operation of the read circuit network caused by signal dropout or noise of the input signal. If the input signal voltage exceeds the reference voltage by a few bits, this circuit generates an output. If the input voltage is lower by a few bits than the reference voltage, this circuit resets the output. Figure 3.39 shows the relationship between input and output signals. The signal is AND-gated with the preceding PEAK pulse in the interface control circuit of the MTU to produce the read pulse.





- b. Output signals
 - AGCOK indicates that level setting for all the tracks in the SAGC operation has been completed normally.
 - STEP6AL indicates that step values in the counter-register is 6 or 7 for all the tracks. In the PE mode, all the tracks have 6 steps.
 - SAGCO indicates that more than one track has 8 or 9 steps.
 - SAGC1 indicates that more than one track has 10 or 11 steps.
 - SAGC2 indicates that more than one track has 12 or 13 steps.
 - SAGC3 indicates that more than one track has 14 or 15 steps.
 - RDT represents a turning point of the information recorded on the magnetic tape. This signal is provided for each of 9 tracks.
 - TMSR provides the output of the amplitude checkup circuit A. This signal is provided for each of 9 tracks.

(3) SAGC and GSD operation

Both the Self-Adjust Gain Control (SAGC) and the Gain Step Down (GSD) operation are automatic gain controls. They are performed when the MTU is in the GCR mode.

a. SAGC operation

Immediately following the BOT mark, after which data is recorded in the GCR mode, the amplitude reference signal Automatic Read Amplification (ARA) is written. The read circuit network carries out gain control using the ARA signal at the beginning of processing.

The SAGC operation, shown in Figure 3.40, is started by the SAGC Start (Set SAGC) instruction from the MTC. When SAGC operation starts, the gain of all tracks is minimized (step 0). After a prescribed time, the read circuit network raises the gain to about 1.2 times the preceding value. When the output (CHA) of the filter amplification circuit reaches 90% of the reference amplitude (2 Vp-p), the content of the counter-register circuit is fixed. When the output voltage of all the tracks reaches the reference amplitude, the signal AGCOK is set on. The microprogram ascertains that the signal AGCOK has been set on, resets the SAGCON signal, and terminates the SAGC operation.

The operation described above is called SAGC operation 1. When the amplitude of one track is not settled within the maximum number of steps, the slice level is lowered from 90% to 64%. The microprogram ascertains that the signal AGCOK has been set on. If the AGCOK signal is on, the microprogram considers that this SAGC operation is completed normally, as for the SAGC operation 1, resets the SAGCON signal, and terminates the SAGC operation. This operation, following SAGC operation 1, is called SAGC operation 2.

If the AGCOK has not been set on in SAGC operation 2, the MTC is informed that the SAGCON signal has not been reset due to failure of the SAGC operation.




Figure 3.40 SAGC operation

 \bigcirc

 \bigcirc

3 - 150

b. GSD operation

This operation lowers by one step, the step gain of the counter-register circuit (after reading a data block is terminated) if the amplitude of the data block is higher than required. The GSD functions independently for each track and upgrades the quality of the writing voltage level.

3.8.6 Read circuit for the 1600/800 BPI MTU

The read circuit amplifies the output of the magnetic head, detects the PEAK write data, converts the PEAK into a pulse signal, and issues it to the MTC.

Figure 3.41 shows the read circuit. This circuit consists of a write/read circuit, filter preamplifier, loop wave generating amplification circuit, NRZI differentiation amplification circuit, demodulating circuit, skew control circuit, PEAK detecting circuit, amplitude checkup circuit, read amplifier control circuit, level control voltage generating circuit, and reference voltage generating circuit. The read amplifier control circuit, level control voltage generating circuit, The other and reference voltage generating circuit are used in common. circuits are provided independently for each track.

(1) Constitution

a. Preamplifier

This circuit amplifies the output signal from the read head. The preamplifier contains three differential amplifiers with a gain of 40 times and is housed in one integrated circuit.

b. Loop write/read wave generating circuit


This circuit converts write data (WDT) into the pseudo waveform when the MTU is operated in the loop write/read mode. The converted waveform is applied to the output of the preamplifier to execute the loop write/read operation (LWR).

c. Filter amplification circuit

This circuit consists of a filter to remove the noise contained in a signal and an amplifier to control the amplitude the output voltage read out in the NRZI mode. The filter band is switched according to tape speed. CHA is 2.0 Vp-p (relative to ground) for the NRZI 800 BPI mode.

d. Differentiation amplification circuit

Since the PEAK position of a signal from the read head is at a magnetic inversion point on the tape, this circuit differentiates and amplifies the read head signal. This circuit and the filter amplification circuit accompanying an external R.C are contained on one IC. The filter is switched according to tape speed. CHB is controlled to 2 Vp-p (relative to ground) in the PE mode 3200 fci (all "0" or all "1").



e. NRZI demodulating circuit

This circuit demodulates the NRZI mode signals into a pulse signal with the aid of amplitude information and PEAK position signal.

f. Skew control signal

This circuit is made effective when the MTU operates in the NRZI mode. It compensates for the time lag caused by skew of the read head. Skews in both forward and reverse directions are controlled individually. The CHC signal pulse is shown in Figure 3.42. The rise represents the position of the read head output PEAK; the fall represents the skew-controlled PEAK position for demodulating the MTC. The actual CHC signal is a logical negative output.




Figure 3.42 CHC pulses

g. PEAK detecting circuit

The differentiated read signal has the PEAK position at zero volts. This circuit carries out the zero detection on read signals with opposite phases to produce a PEAK pulse output.

h. Amplitude checkup circuit

This circuit inspects whether the input signal has greater than normal amplitude. To protect against faulty operation of the read circuit network due to dropout or input signal noise, the inspection is carried out to generate an output signal when the input signal exceeds the reference voltage by a few bits. The time sense output is reset when the input signal is lower by a few bits than the reference voltage. Figure 3.43 shows the relationship between the input and output of this circuit. The time sense signal and the preceding PEAK pulse are applied to the AND gate in the interface control circuit and become a read pulse. 3.9 Circuits for Mechanical Parts and Stabilizing Power Supply Circuit


3.9.1 Introduction


This circuit receives signals from the microprogram control circuit and drives each mechanical MTU. The circuit network also sends signals from switches and sensors in the mechanical part to the microprogram control circuit.

3.9.2 Components

Figure 3.44 is a block diagram of this circuit. The tape drive circuit, transistor circuit, and stabilizing power supply circuit packages are comprised of the following components:

- (1) Cartridge motor drive circuit
- (2) Window motor drive circuit
- (3) Error marker drive circuit
- (4) Moving meter drive circuit
- (5) Low tape detecting circuit
- (6) BOT/EOT marker detecting circuit
- (7) Capstan tachometer signal transmitting circuit
- (8) Switch receiving circuit
- (9) Stabilizing power supply circuit





(5) Low-tape detecting circuit

This circuit outputs the signal to detect that the amount of tape remaining on the machine reel during high-speed rewinding is insufficient. It also detects the amount of rotation of the machine reel during autoloading. Figure 3.48 shows the low-tape detecting circuit. The beam emitted from the photo emitting diode is reflected by the low-tape marker when the machine reel rotates and enters the photo transistor. The output of this transistor is amplified by amplifier M1 and sent to capacitor C1. This output is compared with a predetermined slice voltage at comparator M2, which then outputs a low-tape pulse signal. Figure 3.49 shows the waveform of each section of the low-tape detecting circuit.






Figure 3.48 Low-tape detecting circuit





3 - 160

(6) BOT/EOT marker detecting circuit

This circuit detects the two reflective markers BOT/EOT attached at the beginning and end of the tape. This data indicates the range of tape usable for recording. Figure 3.50 shows the BOT detecting circuit. The same circuit applies to the EOT detecting circuit.

Variable resistor RV1 detects sensitivity control. The output voltage of the photo transistor is compared with the slice voltage at comparator M1. when the former voltage is greater than the latter, a marker detecting signal is output. During execution of the marker detecting sensitivity control, when the BOT/EOT marker detecting circuit receives signal DIAG1 from the device control circuit and is set in the self-diagnosis mode, the slice voltage of comparator M1 is switched to the voltage level for marker detecting sensitivity control. Sensitivity control is achieved by adjusting variable resistor RV1 to the lighting boundary points of LED bits 4 (SBOT) and 5 (SEOT) using the field tester.




Figure 3.50 BOT/EOT marker detecting circuit

(7) Capstan tachometer signal transmitting circuit

To detect rotation speed, rotational distance, and rotational direction of the capstan motor, a 2-phase digital tachometer circuit is incorporated into the capstan motor. This circuit supplies the tachometer circuit with power and then relays the output 2-phase tachometer signal to the microprogram control circuit.

(8) Switch signal receiving circuit

This circuit receives vacuum switch (right-column switch and left-column switch) signals, the door switch signal, and the reel hub lock signal and sends information to the microprogram control circuit. Inputs of the receiving circuit reflect chattering of switches. Figure 3.51 shows the structure of the switch signal receiving circuit.

3 - 161




Figure 3.51 Block diagram of the switch signal receiving circuit

(9) Stabilizing power supply circuit

This circuit stabilizes the output voltage of the device drive power supply, and supplies the tape drive circuit, microprogram control circuit, and write/read circuit networks with an output voltage of +5V. The write/read circuit networks are also supplied with output voltages of +12 V and -6 V. The structure of this circuit is shown in Figure 3.52.






Figure 3.52 Block diagram of the stabilized power supply circuit

a. Reference voltage circuit

This circuit supplies two stabilizing power supply circuits with a reference voltage. The reference voltage can be varied by variable resistor RV1. When the output voltage of the +5 V stabilizing circuit is adjusted by variable resistor RV1 to +5 V, the output voltage of the -6 V stabilizing circuit (which uses the same +5 V reference voltage) reaches a predetermined voltage. b. Error amplification circuit

This circuit compares the reference voltage and the output voltage, amplifies the difference, and drives the control transistor to compensate for voltage variation.

c. Control transistor

The control transistor stabilizes the voltages +5 V, +12 V, and -6 V of the stabilizing circuit obtained from the error amplification circuit and the stabilizing circuit. The stabilized voltage is amplified and supplied to a load circuit.

d. Overcurrent detecting circuit

When an overcurrent flows into the stabilized power supply circuit due to a short circuit, this circuit detects the overcurrent, controls the output of the amplification circuit, and reduces the load current to protect the control transistor from being destroyed. When an overcurrent is detected, this circuit outputs the corresponding alarm signal to the power supply section and shuts off the power supply to the MTU.


e. Overvoltage detecting circuit

when the stabilizing power supply circuit fails to control the output voltage and the voltage exceeds a specified upper limit, this circuit detects the over voltage and activates the short circuit (thyrister) to fuse the device drive power supply. The power supply is shut off to protect the load circuit from being destroyed. After an overcurrent, the stabilizing power supply circuit does not recover normal operation.

f. PCA cable detecting circuits

These circuits generate the signal ISTL to ascertain whether cables between PCAs are normally connected. If connections are in error, the power supply unit is turned off and an alarm is activated.

3 - 164



In case connection between cables of the drive system and PCAs is not perfect, the power supply is shut off and alarm is indicated.

Figure 3.53 Install check circuit

 \bigcirc e \bigcirc e.

4.1 Introduction

The power supply receives 200 V AC to 240 V AC single-phase power and supplies the magnetic tape units with necessary AC or DC voltage.

4.2 Functions

The power supply of the MTU is functionally divided into four circuits. Figure 4.1 shows a block diagram of the power supply. The power supply units are regulated by PCA 1A02.




Figure 4.1 Block diagram of the power supply

(1) AC input circuit

This circuit consists of a noise filter, circuit braker, power source, and an ON/OFF relay. AC input is turned on and off by the signal from the power control division of the MTC.

(2) Rectifying and smoothing circuit

This circuit consists of a transformer, rectifier, and a large capacitor. The DC output of the division has four levels shown in Table 4.1.

Output name	Voltage range	Fuse capacity	Application
+11V	+8.8 V - +13.75 V	15 A	Electronic circuit
+24 V	+18.0 V - +28.8 V	30 A	Motor drive
-24 V	-18.0 V - +28.8 V	30 A	Motor drive
-48 V	40.32 V58.6 V	1.3 A	Power supply control

Table 4.1 Output voltages

(3) AC ON/OFF circuit

This circuit consists primarily of a relay and a magnetic contact device, and is used to drive the air system (air supply motor, etc.). It performs ON/OFF operation of the air system, control devices and turns on/off the AC drive devices, such as the solenoid of the autocleaner.

(4) Power supply control circuit

This circuit consists of a PCA with two primary functions. The first function is to receive the remote mode power on/off signal from the MTC power supply control circuit and the local mode power on/off signal from the power supply front panel to control power on/off timing for the MTU. In power on operation in the remote mode, the magnetic tape units power on sequentially with a time lag from one unit to the other to protect against rush current.

The second function is to monitor for the occurrence of an abnormal status of the MTU. A faulty status turns on the "ALARM" LED (red) indicator and informs the MTC of the abnormal status. When the power supply circuit fails, only the "ALARM" LED (red) indicator on the operating board of the MTU is lit. When a failure occurs in a circuit other than the power supply, the "ALARM" LED (red) indicator on the operating board at the MTU and the "ALARM" LED (red) indicator on the power supply operating board are both lit. The "ALARM" LED indicator on the power supply operating board is coded in four bits. Table 4.2 shows the content of failure for each code.

4 - 2

Alarm code	•	'ALM'	' LEI	>	
(hexa- decimal)	0	1	2 3 Content of failure	Content of failure	
1	off	off	off	on	+12 V system short circuit or overvoltage
2	off	off	on	off	+5 V system short circuit
3	off	off	on	on	Not used
4	off	on	off	off	Not used
5	off	on	off	on	Not used
6	off	on	on	off	Alarm for abnormal temperature rise at capstan power amplifier (higher than 90°C)
7	off	on	on	on	Alarm for abnormal temperature rise in +5 V stabilizing power supply circuit (higher than 90°C)
8	on	off	off	off	Overcurrent and overvoltage are detected in -6 V stabilizing power supply circuit network.
9	on	off	off	on	Overcurrent is detected in +12 V stabilizing power supply circuit network.
A	on	off	on	off	Overcurrent is detected in +5 V stabilizing power supply circuit network.
В	on	off	on	on	Overcurrent is detected in capstan power amplifier.
С	on	on	off	off	Not used
D	on	on	off	on	Overcurrent is detected in machine reel power amplifier.
Е	on	on	on	off	Overcurrent is detected in file reel power amplifier.
F	on	on	on	on	Connection is not yet completed between the drive system PCA and the cable. Cable connection is not yet completed between the logic PCA and the PCA 1A04.

Table 4.2 Power alarm codes

ĺ

8

Ψ

 \bigcirc

ę

.

4 - 3

4.3 Power Supply Front Panel

The power supply front panel is provided with a two-position alternate switch for LOCAL/REMOTE operation and a three-position momentary switch for power on/off operation. The LOCAL/REMOTE switch determines the type of power on/off operation, either manual or remote. When the LOCAL/REMOTE switch is at the LOCAL position, the power on/off to the MTU can be performed manually by the power on/off switch. The power on/off switch is ineffective when the LOCAL/REMOTE switch is set at the REMOTE position.

APPENDIX

()

A LIST OF SIGNALS USED IN LOGICAL CIRUCITS

÷

NICKNAME	PIN-INDEX
+13V	(VQ1A64)
+13V	(VQ1A54)
+13V	(VQ1A44)
+13V	(TK2A94)
+13V	(TK2A84)
+15TST	(VQ1NY3)
+5V	(TK2G65)
+5V	(TK2H54)
+5V	(CB1C94)
-13V	(TK2Q84)
-13V	(TK2Q94)
-13V	(VQ1Q65)
-13V	(VQ1Q54)
-13V	(VQ1Q44)

e

÷

+13 V

+5₩

--13V

and the second the second s

NICKNAME	PIN-INDEX	
ABOT	(TK2P26)	BOT detecting signal
ACEN	(RM3Q74)	
ACEN	(RM3N44)	Counting conditions for address counters
*ACEN	(RM2G64)	
ACT	(RGIJ65)	Indicating that capstan motor is rotating.
ADB00	(RG2B24)	
ADB01	(RG2B25)	Each indicating the content of one from the
ADBO2	(RG2B26)	upper 4 bits of the return address register of a sub-routine
ADBO3	(RG2B27)	
ADCRY	(RM1L54)	Indicating the carry bit of address counter
ADR00	(RM1K57)	
ADR01	(RM1K56)	
ADR02	(RM1K55)	
ADR03	(RM1K54)	
ADR04	(RM1F57)	To disching the content of the cost bit from
ADR05	(RM1F56)	Indicating the content of the each bit from O to 11 address counter
ADR06	(RM1F55)	
ADR07	(RM1F54)	
ADR08	(RM1B57)	
ADR09	(RM1B56)	
ADR10	(RM1B55)	
ADR11	(RM1B54)	
*ADSET	(RM1N44)	Address preset signal
AEOT	(TK2P24)	Indicating that the EOT is detected
AGCOK	(RM2G66)	SAGC OK signal from read amplifier
AGCON	(RG5E45)	Indicating that the AGC operation is being carried out
*AGCON	(RM5M24)	carried out
AGC8F	(RW4J94)	Indicating that the content of SAGC counter is greater than 8.
AIRDV	(RG1F65)	
*AIRDV	(CB1D34)	Directing the drive of air-supply motor
*AIR2	(CB1F34)	
ALAMO	(TK2C23)	
ALAM1	(TK2C24)	Alarm signal

 \bigcirc

A - 2

NICKNAME	PIN-INDEX	
ALAM2	(TK2C25)	
ALAM3	(TK2C26)	
*ALMO	(CB1K34)	
*ALM1	(CB1J34)	
*ALM1	(VQ1C26)	
*ALM2	(VQ1D24)	A
*ALM2	(CB1H34)	
*ALM3	(CB1G34)	
*ALM3	(VQ1D25)	
*ALM4	(VQ1D26)	
*ALM5	(VQ1E23)	
ALUOK	(RG1Q44)	_
ALUOK	(RG1G26)	I
*ALUOK	(RG1Q34)	
ALUP	(AL1CY4)	
ALUP	(AL1BX6)	
ALUP	(AL1BX4)	
ALU0	(AL1G74)	
ALUO	(AL1B63)	
ALU1	(AL1B64)	
ALU1	(AL1H74)	
ALU2	(AL1J74)	I
ALU2	(AL1B65)	p
ALU3	(AL1K74)	
ALU3	(AL1B66)	
ALU4	(AL1G44)	
ALU4	(AL1B33)	
ALU5	(AL1B34)	
ALU5	(AL1H44)	
ALU6	(AL1J44)	
ALU6	(AL1B35)	
ALU7	(AL1B36)	
ALU7	(AL1K44)	
ALWT	(TK2P25)	I

larm signal

Indicating that the ALU operation is normal

Indicating ALU output Bus Bit 0 ~ 7 and parity

Indicating that the low tape is detected.

A – 3

LORMINI	I IN-INDEA
BGO	(SN1N24)
ВК	(SN1C94)
вк	(B15C94)
*BKRUN	(TK1E24)
BMD07	(MX1K44)
BMD08	(RM2B34)
*BMD08	(RM2B24)
BMD09	(RM2D34)
*BMD09	(RM2D24)
BMD10	(RM2F34)
*BMD10	(RM2F24)
BMD14	(RM2H34)
*BMD14	(RM2H24)
BMD15	(RM2K34)
*BMD15	(RM2K24)
BOEVN	(BI1LY4)
BOT	(TK2A26)
BOT	(SN1J44)
BOTS	(BI1A54)
BOO	(B03B44)
*B00	(BO3B34)
B01	(BO3E44)
*B01	(BO3E34)
B02	(BO3H44)
*B02	(BO3H34)
BO3	(BO3L44)
*B03	(BO3L34)
BO4	(BO3B94)
*B04	(BO3B84)
B05	(BO3E94)
*B05	(BO3E84)
B06	(BO3H94)
*B06	(BO3H84)

NICKNAME

PIN-INDEX

Backward GO signal

Indicating that capstan motor is rotating backward

Indicating ROM Data Bit 7 ~ 10, 14 and 15

Indicating that Bus Out signal is even

Indicating that the BOT is detected

Indicating individual contents of 8 bits from 0 to 7 of Bus Out signal from the MTC

NICKNAME	PIN-INDEX	
B07	(BO3L94)	Indicating individual contents of 8 bits
*B07	(BO3L84)	from 0 to 7 of Bus Out signalfrom the MTC
BRUN	(SN1G34)	Indicating that capstan motor is rotating backward
BUSEN	(BI3Q34)	Indicating that Bus In and Bus Out are enable
*BUSEN	(BI3P24) ∫	
BUS00	(RG1B24)	
BUS01	(RG1B25)	
BUS02	(RG1B26)	
BUS03	(RG1B27)	
BUS04	(RG1C24)	
BUS05	(RG1C25)	
BUS06	(RG1C26)	
BUS07	(RG1C27)	
BUS10	(RG1B64)	
BUS11	(RG1B65)	
BUS12	(RG1B66)	
BUS13	(RG1B67)	
BUS14	(RG1C64)	
BUS15	(RG1C65)	Indicating individual contents of bus bits
BUS16	(RG1C66)	of a register file
BUS17	(RG1C67)	
BUS20	(RG1BX4)	
BUS21	(RG1BX5)	
BUS22	(RG1BX6)	
BUS23	(RG1BX7)	
BUS24	(RG1CX4)	
BUS25	(RG1CX5)	
BUS26	(RG1CX6)	
BUS27	(RG1CX7)	
BUS30	(RG2D24)	
BUS31	(RG2D25)	
BUS32	(RG2D26)	
BUS33	(RG2D27)	

¢

ŧ

 \bigcirc

1

 \bigcirc

A – 5

NICKNAME	PIN-INDEX	
BUS34	(RG2F24)	
BUS35	(RG2F25)	Indicating individual contents of bus bits
BUS36	(RG2F26)	of a register file
BUS37	(RG2F27)	
BVLF	(TK2BX4)	Directing the drive of power amplifier for file reel
BVLM	(TK2CX6)	Directing the drive of power amplifier for machine reel
BWD	(RG1G25)	Indicating that the MTU is in the backward status

NICKNAME	PIN-INDEX	
CAPGO	(RG1L25)	Go signal used in the MTU
CARY	(AL1GY2)	Indicating the content of carry bit of the calculated result in the ALU
CBIO	(B12B54)	
CBI1	(BI2F54)	
CB12	(BI2H54)	
CBI3	(BI2M54)	Indicating individual contents of 8 bits
CBI4	(B12BX4)	of Bus In signal to the MTC
CB15	(BI2FX4)	
CB16	(B12HX4)	
CB17	(BI2MX4)	
*CB00	(BOIB24)	
*CB01	(BO1C24)	
*CB02	(BOID24)	
*CB03	(BO1H24)	
*CB04	(BOIJ24)	
*CB05	(B01K24)	Indicating individual contents of 9 bits of Bug Out gignel from the MTG
*CB06	(BO1B64)	Bus Out signal from the MTC
*CB07	(BO1C64)	
CB08	(BO1D74)	
*CB08	(BOID64)	
CCS	(TK2N26)	Indicating the magnitude of capstan motor current
CCTL	(B01J74)	
*CCTL	(B01J64)	Control tag signals from the MTC
CEN	(RW1N74)	Directing the drive of address counter
*CEON	(CE1J54)	Indicating that maintenance panel has con- nected to the MTU
CERST	(BO2P64)	Error Reset signal from the MTC
CGO	(BO1K74)	
*CGO	(B01K64)	Go Tag signal from the MTC
*CGOPN	(VQ1A24)	Cartridge Open signal
CGOPN	(TK2A64)	Directing the drive of cartridge drive relay
*CLINF	(TK2D24)	Column In signal (File reel, machine
*CLINM	(TK2D25)	reel)

é

P

 \mathbf{O}

1

γ.

 \bigcirc

.

NICKNAME PIN-INDEX

CLNDV	(RG1F64)	
*CLNDV	(CB1E34) ∫	Auto Cleaner Drive signal
CLOCK	(RW5F24)	1 MHz clock
*CLR	(RM3N45)	Directing the MTU to clear its entire logical circuit network
CL1M	(RM3N34)	
CL1MA	(CL1F84)	
CL1MA	(CL1C84)	
CLIMA	(CL1H74)	1 MHz clock
*CL1MA	(CL1C94)	
*CL1MA	(AL1EX4)	
CL1MR	(CL1E94)	
CL2US	(CL1A94)	2 μs clock
CL8M	(CL1D44)	
CL8M	(CL1C44)	
CL8M	(TK2Q25)	8 MHz clock
*CL8M	(CL1C54)	
СМ	(RW4D54)	Directing shift operation of shift register
CMBIO	(BI5D74)	
CMB11	(BI5D76)	
CMB12	(BI5E74)	
CMB13	(BI5E76)	Indicating individual contents of 8 bits of Bus In signal obtained when the MTU
CMB14	(BI5H74)	receives Command Tag signal
CMB15	(B15H76)	
CMB16	(BI5J74)	
CMB17	(B15J76)	
*CMND	(B02F54)	Indicating that both the status signal and the Control Tag signal are "O"
*CMTEN	(TK1J24)	
CMTPW	(TK2A63) ∫	Cartridge motor drive signal
CN	(AL1C67)	
CN	(AL1H22) }	Directing the control of the ALU
CNOIS	(RW3J64)	Indicating that a noise block is detected
CNOVO	(RG3G94)	
CNOV1	(RG3LX4)	Indicating that counter overflows

NICKNAME	PIN-INDEX	
CNTMD	(RG3H24)	Count mode signal
CNT1	(RW4B34)	Indicating the content of control counter
CNT2	(RW4B35)	specifying either serial or parallel control
CNO	(RG3N47)	
CN1	(RG3N46)	
CN2	(RG3N45)	
CN3	(RG3N44)	Indicating individual contents of 8 bits
CN4	(RG3K47)	of a counter
CN5	(RG3K46)	
CN6	(RG3K45)	
CN7	(RG3K44)	
CPA	(SN1C34)	
СРВ	(SN1D34)	Specifying either capstan tachometer A or B
*CPLOK	(TK1C24)	Directing filter switching
CSF	(TK2PX4)	Indicating the magnitude of file reel motor current
CSLO	(RG1GX6)	Specifying the number of steps for
CSL1	(RG1GX7)	counter
CSM	(TK2NX4)	Indicating the magnitude of machine reel motor current
CSTS	(BO1H74)	
*CSTS	(B01H64) ∫	Status Tag signal from the MTC
CSVON	(TK1B34)	Making servo control of capstan motor
*CSVON	(TK1B24) ∫	effective
CTA	(SN1C52)	Capstan Tach signal synchronized with
CTB	(SN1D56))	clock signal
CTGCL	(TK1H34)	
CTGCL	(RG1E66) Ĵ	Cartridge Close signal
CTGON	(VQ1A23)	Cartridge On signal
CTL	(BO3P84)	
CTLTG	(B02C54)	Control Tag signal from the MTC
CTPA	(TK2A23)	Constan Marka size la tra
CTPB	(TK2A24) ∫	Capstan Tacho signals A/B
C1024	(RG3N76)	Indicating that the contents of the upper bit of counter is 1024

ĺ

¢

\$

 \bigcirc

A

τ

A - 9

C200U	(CL1J74)	Clock having a cycle of 200 µs
C2048	(RG3N77)	
C256	(RG3N74)	Indicating that individual contents of t upper bits of counter are 256, 512, 2048
C4095	(RG3P74)	and 4095, respectively
C512	(RG3N75)	

NICKNAME

PIN-INDEX

NICKNAME	PIN-INDEX	
DAC	(TK2N25)	Indicating the magnitude of output voltage of DA converter
DAC1	(RG1K67)	
DAC16	(RG1J67)	
DAC2	(RG1K66)	Indicating individual contents of 5 bits to D/A converter
DAC4	(RG1K65)	
DAC8	(RG1K64)	
DBOB	(RWSF34)	Indicating that a data block is detected
DBUSO	(MX3B32)	
DBUS1	(MX3B34)	
DBUS2	(MX3B36)	Indicating individual contents of Data Bus
DBUS3	(MX3C32)	signals to the ALU
DBUS4	(MX3C34)	
DBUS5	(MX3C36)	
DBUS6	(MX3E32)	
DBUS7	(MX3E34)	
DDF	(RW4M64)	Indicating that the MTU is a dual density unit
DEGUS	(RW1G84)	Degauss signal
DGO	(RW2L94)	Go signal
DIAG	(RG1EX5)	Indicating that the MTU is in diagnostic
*DIAG1	(TK1M24) ∫	mode
DIBG	(RW3F33)	Indicating that IBG is detected
DNOIS	(RW3F35)	Indicating that a noise block is detected
*DOPEN	(CB1P66)	
DOPN	(CB1Q84) ∫	Indicating that door open is detected
*DRCLS	(TK2E26)	Indicating that the door is closed
DSE	(RG1K25)	Indicating that the data security erase operation is being carried out
*DSPCL	(CL1G94)	
*DSPCL	(CL1GX4)	1 MHz clock
DTM	(RW3F32)	Indicating that tape mark block is detected
*DTUCK	(AA1C66)	Tape Unit Check signal

6

.

(

é

ε

 \bigcirc

A - 11

NICKNAME PIN-INDEX

*ECDCL	(MX3L64)	
ECDSP	(MX3N64)	Directing the MTU to indicate an error code
ECDO	(RG1L64)	
ECD1	(RG1L65)	
ECD2	(RG1L66)	
ECD3	(RG1L67)	
		Indicating individual contents of 8 bits
ECD4	(RG1M64)	of an error code
ECD5	(RG1M65)	
ECD6	(RG1M66)	
ECD7	(RG1M67)	
ECER	(RW1E64)	Indicating that the erase circuit fails
*ECHCL	(RW1CY4)	Clock for checking the earse circuit
ECON	(RW4G64)	Directing the MTU to put on the erase current
ECO	(BI4F94)	
EC1	(BI4E94)	Indicating individual contents of 4 bits
EC2	(BI4D94)	of EC level signal
EC3	(BI4C94))	
EMKDV	(RG1E65)	
*EMKDV	(TK1F34)	Error Marker Drive signal
EMKPW	(TK2A66)	
*EMMVD	(VQ1B23)	Directing the MTU to check the error marker operation
ENITR	(BI4K94)	Indicating that interrupt is enable
*ENLVL	(RW6D44)	Directing the MTU to set a slice level from an external unit
EOT	(SNIL44)	
EOT	(tk2b23) ∫	Indicating that the EOT marker is detected
EQL1	(AL1D37)	Indicating that values compared through the
EQL2	(AL1D67)	execution of a compare instruction at the
EQUAL	(AL1GY5)	ALU are equal to each other
*ERON	(RW5E24)	Directing the MTU to set the erase current
ERRST	(RG1H24)	
*ERRST	(AA1L34)	Directing the MTU to reset an error
*errst	(AA1J24)	

NICKNAME	PIN-INDEX	
ERSC	(RG1LX6)	Directing the MTU to set the erase current
*ERSP	(BI2P64)	Gate condition for sense information
*ESLVO	(RW6B74)	
*ESLV1	(RW6C74)	
*ESLV2	(RW6D74)	
*ESLV3	(RW6E74)	Indicating individual contents of 8 bits of a slice level signal from an external
*ESLV4	(RW6F74)	unit
*ESLV5	(RW6G74)	
*ESLV6	(RW6H74)	
*ESLV7	(RW4D85)	
*ESTDL	(RG4Q34)	Capstan Tacho signal synchronized with clock signal
EVEN	(AL1M94)	Indicating the content resulting from parity checking for ROM data

a

NICKNAME PIN-INDEX

*FCCWN	(TD1EX4)	Driving the file reel motor counter- clockwise
FCCWP	(TD1FX4)	
*FCWN	(TD1CX4)	Driving the file reel motor clockwise
FCWP	(TD1BX4)	
*FDRUN	(TK1D24)	Indicating that capstan motor is rotating in the forward direction
*FFRST	(AA1P94)	Directing the MTU to reset the unit check
FGO	(AA2F34)	Forward Go signal
FILE	(RG1FX7)	Indicating that the skip file operation is being executed
FP	(BI1E34)	
FP	(RW5F55) ∫	File Protect signal
FPK	(CB1N84)	Indicating the state of [PROTECT] switch on the operating panel
*FPK	(CB1DX6)	
FPLP	(CB1F84)	Turning on [PROTECT] LED
FRBWD	(RG5G94)	Indicating that the file reel is rotating backward when the MTU is in the servo off status
FRFWD	(RG5G92)	Indicating that the file reel is rotating in the forward direction
FRUN	(SN1F34)	Indicating that capstan motor is rotating in the forward direction
FTP-A	(RG2MY6)	
*FTPA	(SN1GY4)	Indicating that one cycle of this signal is
*FTPB	(SN1HY4)	equal to 4 QTP of capstan tachometer pulse
FVLF	(TK2BX3)	Directing the MTU to drive the power ampli- fier for file reel
FVLM	(TK2CX5)	Directing the MTU to drive the power ampli- fier for machine reel
FW	(SN1C96)	Indicating that capstan motor is rotating in the forward direction
FWD	(SN1F24)	
FWD	(BI2G24)	Forward Status signal
F618	(RG1MX7)	Indicating that F618 MTU is used

.

NICHNAME	PIN-INDEX	
GAPCT	(RG3J94)	Gap Control signal
GAPEN	(RG1EX6)	The signal to control the gap control
GCR	(RW3E54)	Specifying the Group Coded Recording mode
GND	(RM3B24)	ov
GO	(RW5H24)	
GO	(BI2N24)	
GO	(BO2D54)	Go signal
GO	(BO2E64)	
GOB	(RW3C94)	
*HDER	(RW1K74)	Indicating that parity error occurs in the
		ROM or in the register file LSI
*HIC	(RW3B74)	Directing the MTU to put on the high
*HIC	(RB3B64) ∫	current
HID	(BI1E74)	Indicating that the MTU is in the high density mode
HRDER	(RW1K84)	Indicating that parity error occurs in the ROM or in LSI
*HSBRK	(TK2LX3)	Indicating that file reel motor brake is applied during high speed operation
HSC	(RG1LX7)	Indicating that the tape is running at a speed greater than 200 ips
HSCF	(TK2DX4)	Specifying the upper limit of capstan speed
HSCM	(TK2DX5) ∫	in response to the reel during the high speed rewinding
HSMD	(RG1MX6)	Indicating that the tape is running in the high speed mode
*HSP	(TD1A84)	This signal is kept in the on stage until
HSRUN	(RG1L24) ∫	the low tape is detected during rewinding
HUBAL	(AA1G64)	Indicating that the suite but has been lested
*HUBLK	(TK2D26) ∫	Indicating that the auto hub has been locked

ĺ

ς;

0

 \bigcirc

4

z

 \bigcirc

A - 15

*INHCK	(AA1FX4)	Gate signal for the Alarm signals
INRST	(TK1C74)	
*INRST	(TK1CX4)	Put on initial reset
INSTL	(PG1EX4)	PCA Installed signal
INTRP	(AA2B74)	An interrupt signal to the MTC
*ISTL P	(VQ1C25)	Indicating that the PCA has been connected

NICHNAME

PIN-INDEX

*JMPOK *JUMP	(MX3E36) (MX1KY4)	Conditional jump signal
KCNT	(CE1D56)	
*KCNT	(CE1C56) ∫	[CNT] switch on the maintenance panel
KOFL	(CE1B56)	
*KOFL	(CE1B54)	[OFL] switch on the maintenance panel
KSSS	(CE1D54)	
*KSSS	(CE1C54) ∫	[SSS] switch on the maintenance panel
KT	(RG5D92)	Capstan start signal

A - 16

NICKNAME	PIN-INDEX	
*LDCLK	(RW4B54)	Clock for setting the sense information sent from the read circuit network
LDCMD	(AL1H23)	LOAD instruction
LDFL	(BI1J74)	The signal to in form the MTU that tape loading fails
LDRK	(CB1J84)	Indicating the state of [LOAD REWIND] switch
*LDRK	(CB1FX6)	on the operating panel
LEDO	(MX3BY4)	
LED1	(MX3BY6)	
LED10	(MX3LY4)	
LED11	(MX3LY6)	
LED2	(MX3CY4)	Driving individual luminescent diodes for
LED3	(MX3CY6)	indicating the states of the corresponding
LED4	(MX3FY4)	switches on the maintenance panel
LED5	(MX3FY6)	
LED6	(MX3GY4)	
LED7	(MX3GY6)	
LED8	(MX3KY4)	
LED9	(MX3KY6)	
LINEL	(VQ1G24)	
LINE2	(VQ1F26)	
LINE3	(VQ1G25)	
LINE4	(VQ1P25)	Not used at present
LINE5	(VQ1P26)	
LINE6	(VQ1Q23)	
LINE7	(VQ1Q25)	
LOAD	(RG1FX6)	Indicating that auto loading is being executed
LOCK	(RG1J64)	The signal to control the stop position of capstan
LSF	(TK2PX5)	Indicating the magnitude of capacitive sensor output voltage for the column on the file reel side
LSM	(TK2NX6)	Indicating the magnitude of capacitive sensor ouput voltage for the column on the machine reel side
LTLAL	(AA1H64)	Alarm signal for left column

(

2

÷

 \bigcirc

4

 \bigcirc

LTP	(AA1D74)	
LTPAS	(RG1L26)	<pre>Low tape detecting signal</pre>
LVLTO	(RG1J24))
LVLT1	(RG1J25)	
LVLT2	(RG1J26)	
*LVL1	(RW2B82)	
*LVL16	(RW4D82)	
*LVL2	(RW4B83)	Specifying slice levels
*LVL32	(RW4D83)	
*LVL4	(RW4B84)	
*LVL64	(RW4D84)	
LVL65	(RG5P96)	
*LVL8	(RW4B85)	
LVL90	(RG5Q92)	J
LWR	(RG5H42)	
*LWR	(RO2E44)	Loop Write to Read signal
LWRGO	(BO2M64)	
LWR2	(RG5H45)	
LWSL	(RG1LX4)	Low Slice signal to direct the MTU to set
*LWSL	(RW4C54)	the slice level to 7%
LWTP	(TK2B24)	Indicating that low tape is detected

PIN-INDEX

*MARGN	(VQ1NY4)	
MASK	(RG1HX7)	
*MCCWN	(TD1MX4)	l
MCCWP	(TD1NX4)	ſ
*MCWN	(TD1KX4))
MCWP	(TD1JX4)	ſ
MDO0	(RM3NX4))
MDO1	(RM3MX4)	
MDO2	(RM3LX4)	
MDO3	(RM3KX4)	
MDO4	(RM3JX4)	
MDO5	(RM3HX4)	
MDO6	(RM3GX4)	
MDO 7	(RM3FX4)	
MDO8	(RM3EX4)	
MDO9	(RM3DX4)	
MDO10	(RM3CX4)	
MD011	(RM3BX4)	
MDO12	(RM3N74)	}
MD013	(RM3M74)	
MDO14	(RM3L74)	
MD015	(RM3K74)	
MD016	(RM3J74)	
MDO17	(RM3H74)	
MD018	(RM3G74)	
MD019	(RM3F74)	
MDO20	(RM3E74)	
MD021	(RM3D74)	
MD022	(RM3C74)	
MD023	(RM3B74)	J
MISCE	(RG5B54)	

8.

PIN-INDEX

Direction the MTU to execute the margin test Directing the MTU to inhibit interrupt to the microprogram Directing the MTU to drive machine reel counterclockwise

Directing the MTU to drive machine reel clockwise

Indicating individual contents of 24 bits of memory data

Miscellaneous Error signal to be set by the microprogram

NICKNAME PIN-INDEX

MMET	(TK2B64)	
*mmet	(TK2B65)	Driving the moving meter
*MMTDV	(TK1N24)	
MOD	(AL1G26)	The control signal for the ALU
MPXA	(BO2K64)	Specifying sense information for
MPXB	(BO2L64)	Bus In
MPX06	(RM2C84)	
MPX07	(RM2B86)	Specifying the jump condition of register file
MPX08	(RM2B84)	TILE
MPX09	(RM2C86)	
MPX1	(BI1KX2)	Specifying sense byte
MPX10	(RM2M34)	Specifying the jump condition of register file
MPX2	(BI1KX3)	
MPX4	(BI1KX4)	Specifying sense byte
MRBWD	(RG5H92)	The signal to be issued when the MTU is in the servo off status in order to direct the MTU to rotate the machine reel in the backward direction
MRFWD	(RG5G96)	The signal to be issued when the MTU is in the servo off status in order to direct the MTU to drive machine reel in the forward direction
*MRSLW	(TK2K94)	Directing the MTU to drive machine reel motor at low speed
*M6ALM	(VQ1C23)	Alarm signal for the -6V stabilizing circuit

NICKNAME	PIN-INDEX	
NCLF	(TK2AX4)	Directing the MTU to drive the power ampli- fier for file reel
NCLM	(TK2CX3)	Directing the MTU to drive the power ampli- fier for machine reel
NEWF	(BI4H94)	Specifying the MTU having the streaming function or the skip file function
MRZI	(BO2J54)	Setting the MTU is the Non Return to Zero Change on One mode
OD	(SN1CX4)	Indicating that casptan runs in the direction opposite to the Status signal
ODD	(AL1M96)	Indicating the content resulting from parity checking for ROM data
ONL	(AA1C62)	
*ONL	(AA1C63)	Indicating that the MTU is in the online status
ONLK	(CB1K84)	Indicating the state of [ONLINE] switch on
*ONLK	(CB1EX5) ∫	the operating panel
OPTNO	(MX2M34)	
OPTN1	(MX2N34)	Indicating the content of the option specified
OPTN2	(MX2P34)	
OPTN3	(MX2Q34)	
OVCF	(TK2AX6)	Specifying the upper limit of the maximum current to file reel motor
OVCM	(TK2CX4)	Specifying the upper limit of the maximum current to machine reel motor

ĺ

£.

\$

NICKNAME	PIN-INDEX	
PCLF	(TK2KX5)	Directing the MTU to drive the power ampli- fier for file reel
PCLM	(TK2BX5)	Directing the MTU to drive the power ampli- fier for machine reel
PDTO	(RG1JX4)	
PDT1	(TG1JX5)	
PDT2	(RG1JX6)	
PDT3	(RG1JX7)	Preset data signals for Timer O.
PDT4	(RG1JX4)	reset data signais for fimer v.
PDT5	(RG1JX5)	
PDT6	(RG1KX6)	
PDT7	(RG1KX7)	
PE	(RG1H27)	Setting the MTU in the Phase Encode mode
POWAL	(CB1B54)	Turning on [ALARM] lamp on the operation board
PRSET	(RG5Q96)	Directing the MTU to reset the counter for DGC amplifier control
PRSVL	(RG1F66)	Driving the pressure valve
PTYCL	(CL1B94)	1 MHz clock
PWRDY	(TK2B25)	
PWRDY	(TK1C64) ∫	Indicating that power supply is ready
Plus	(CL1C66)	
P250N	(CL1C64) ∫	Clock to divide a frequency of 8 MHz
*P5ALM	(VQ1B24)	Alarm signal for +5V stablizing circuit
P500N	(CL1C65)	Clock to divide a frequency of 8 MHz

QTP

(SN1F74)

Quater Tacho Pulse signal

NICKNAME	PIN-INDEX	
RAMON	(RM1Q74)	Indicating that the RAM is connected to an
*RAMON	(RM3E47) ∫	exeternal device
RD	(SN1H24)	Read Status signal
RDINH	(RG5P92)	Directing the MTU to inhibit sending the readdata
RDST	(RW1E24)	Indicating that the MTU is in the read status
RDTO	(RW5M54)	
RDT1	(RW5L56)	
RDT2	(RW5L54)	
RDT3	(RW5K56)	
RDT4	(RW5K54)	Indicating individual contents of 9 bits
RDT5	(RW5J56)	of read data
RDT6	(RW5J54)	
RDT7	(RW5H56)	
RDT8	(RW5H54)	
RDYHL	(RG5G42)	Indicating that ready signal is set
RDYLP	(CB1B84)	Directing the MTU to turn on [READY] lamp on the operating panel
READ	(BI2P34)	The subsult sate sizes I for read data
READ	(BI2N34)	The output gate signal for read data
READY	(RG1EX7)	Indicating that the MTU is in the ready status
*RESET	(RW5L24)	Directing the MTU to reset the counter for the DGC amplifier control
RGB0	(MX1E84)	
RGB1	(MX1F84)	
RGB2	(MX2E24)	
RGB3	(MX2F24)	Indicating individual contents of 8 bits of
RGB4	(MX2E64)	output bus of register file LSI
RGB5	(MX2F64)	
RGB6	(MX2EX4)	
RGB7	(MX2FX4)	J
RGPE	(RW1L64)	
RGPEO	(RG1N24)	Indicating individual contents of parity
RGPE1	(RG1N64)	errors in register file LSI
RGPE2	(RG1NX4)	J

 $(\bigcirc$

€

 \bigcirc

4

\$

(

NICKNAME	PIN-INDEX	
*RGW	(RG2K34)	Directing the MTU to write the content of general register
RLACT	(RG1J27)	Indicating that capstan is in operation
*RLPWR	(TK1Q74)	Direction the MTU to make the reel motor drive machanism effect
*RLSLW	(TK1P74)	Directing the MTU to drive file reel motor drive mechanism effect
RLSTP	(RG1M26)	Indicating that reel motor is in halt
*RLSTP	(TK1K24) ∫	
*RNOIS	(RG4G34)	Directing the MTU to reset the Noise Block Detect signal
ROMCK	(RW1N64)	Parity error signal for the ROM
ROMOK	(RW1Q64)	
*ROMOK	(RW1Q66)	Parity OK signal for the ROM
ROMPE	(RW1K64)	Parity error signal for the ROM

	I IM INDIA
ROMOO	(RM1N85)
ROM01	(RM1N84)
ROM02	(RM1N83)
*ROM02	(RM1P94)
ROM03	(RM1N82)
ROM03	(RM1NY4)
ROM04	(RM1MY4)
ROM04	(RM1M85)
ROM05	(RM1M84)
ROM05	(RM1LY4)
ROM06	(RM1M83)
ROM07	(RM1M82)
ROM08	(RM1H85)
ROM09	(RM1H84)
ROM10	(RM1H83)
ROM11	(RM1H82)
ROM12	(RM1G85)
ROM13	(RM1G84)
ROM14	(RM1G83)
ROM15	(RM1G82)
ROM16	(RM1C85)
ROM17	(RM1C84)
ROM 18	(RM1C83)
ROM19	(RM1C82)
ROM20	(RM1B85)
ROM21	(RM1B84)
ROM22	(RM1B83)
ROM23	(RM1B82)
RPWR	(RG5H94)
RSPB	(AA1N94)
RSTK	(CB1M84)
*RSTK	(CB1EX6)
RSTKS	(AA1M82)

PIN-INDEX

Indicating individual contents of 24 bits of ROM data

Direction the MTU to make the reel motor drive mechanism effective

Indicating the state of [RESET] switch on the operating panel

NICKNAME	PIN-INDEX	
*TAGIN	(BI3F84)	Indicating that Tag signals from the MTC are normal
TEST	(CE1QX4)	Indicating the content of [SSS] switch on the maintenance panel
TGPE	(BO2B34)	Indicating the content resulting from parity
*TGPE	(BO2B36) ∫	check for Tag and Bus out
*THALM	(VQ1C24)	Temperature alarm signal for power supply circuit
TIDO	(BI4K64)	
TID1	(BI4J64)	
TID10	(BI4H34)	
TID11	(BI4G34)	
TID12	(BI4F34)	
TID2	(BI4H64)	
TID3	(BI4G64)	Indicating individual contents of 13 bits for unit number setting
TID4	(BI4F64)	for ante number secting
TID5	(BI4E64)	
TID6	(BI4D64)	
TID7	(BI4C64)	
TID8	(BI4K34)	
TID9	(BI4J34)	
*TLV1	(RW6B34)	
*TLV16	(RW6C35)	
*TLV2	(RW6B36)	
*TLV32	(RW6C36)	Indicating individual contents of 7 bits for slice level setting from an external
*TLV4	(RW6B37)	device
*TLV64	(RW6C37)	
*TLV8	(RW6C34)	
TM	(RG5D45)	Indicating that a tape mark block is detected
TMOD	(RG5G45)	Indicating that the MTU is in the test mode
TMOVO	(RG2MY4)	
TMOV1	(RG3E94) ∫	Indicating that timer overflows
TMSRO	(RW5M57)	
TMSR1	(RW5M55)	Indicating that the amplitude of the read
TMSR2	(RW5L57)	data reaches a predetermined value

O

0

0

¢

\$

TMSR3	(RW5K57)
TMSR4	(RW5K55)
TMSR5	(RW5J57)
TMSR6	(RW5J55)
TMSR7	(RW5H57)
TMSR8	(RW5G57)
TMOO	(RG2KY6)
TM01	(RG2KY4)
TM02	(RG2JY6)
TM0 3	(RG2JY4)
TM04	(RG2DY6)
TM05	(RG2DY4)
TM 06	(RG2CY6)
TM 0 7	(RG2CY4)
TM10	(RG3G47)
TM 11	(RG3G46)
TM12	(RG3G45)
TM 13	(RG3G44)
TM 14	(RG3D47)
TM15	(RG3D46)
TM16	(RG3D45)
TM1 7	(RG3D44)
TOVRN	(RG5E42)
TP	(SN1K34)
TSBO	(MX4B34)
TSB1	(MX4F34)
TSB2	(MS4K34)
TSB3	(MX4B74)
TSB4	(MS4F74)
TSB5	(MX4K74)
TSB6	(MS4BY4)
TSB7	(MX4FY4)

Indicating that the amplitude of the read data reaches a predetermined value

Indicating individual contents of 8 bits of timer 0

Indicating individual contents of 8 bits of timer 1

Indicating that no block is detected within a certain predetermined distance

Indicating that the tape is present in the tape transmission mechanism

Indicating individual contents of 8 bits of register files or test signals

NICKNAME	PIN-INDEX	
*TSCL	(RW2B74)	Clock for write data composition
TSFL	(CE1M95)	Indicating that the maintenance panel is in use
TSL00	(RG1HX4)	
TSL10	(RG1GX4)	Specifying the number of steps for timer O and 1
TSL11	(RG1GX5)	
TST	(CE1M92)	Indicating that the state of [SSS] switch
*TST	(CE1M93) ∫	on the maintenance panel
TUCHK	(AA1F84)	
TUCK	(B15G94)	Indicating that the failure of MTU is
TUERR	(AA1E64)	detected
TWA	(SN1L64)	Indicating that the EOT is detected when the tape runs in the forward direction
TWRCL	(RW2GY4)	The write clock and write data from the
TWRDT	(RW2F94) ∫	maintenance panel
TIUS	(CL1D74)	Pulse signal with a cycle of 1 μ s
T16US	(RW4C34)	Pulse signal with a cycle of 16 µs

U	J-SPO	(RG4C34)		
τ	J-SP1	(RG4D34)		Indicating individual contents of the uppe
ι	J–SP2	(RG4E34)	4 bits of the Set Pulse signal	4 bits of the Set Pulse signal
j*	JSP3	(RG4F34)	J	
τ	JCHLD	(AA1DX4)	$\left\{ \right.$	Directing the MTU to set the unit check
j*	JCHLD	(AA1DX6)) \int signal in the holding s	signal in the holding state
ι	JCK	(AA1B94)		Indicating that the failure of the MTU is
τ	UCK	(AA1E84)	ſ	detected
τ	UCKLP	(CB1D84)		Directing the MTU to turn on [UNIT CHECK]
τ	UCKLP	(RG1E64)	ſ	lamp
I	UNL	(RG1K27)		Indicating that the unloading is in execution
I	UNLK	(CB1L84)	Ì	Indicating the state of [UNLOAD] switch on
*1	UNLK	(CB1FX4)	ſ	the operating board

1

ę

 \bigcirc

4

÷Ę

PIN-INDEX

NICKNAME	PIN-INDEX
*VALVA	(CB1B34)
*VALV B	(CB1C34)
VELO	(RW4K66)
VEL1	(RW4M62)
VSF	(TK2NX5)
VSM	(TK2MX5)
vo	(RM3F44)
V1	(RM3F45)
V 10	(RM3H47)
V 11	(RM3J44)
V12	(RM3J45)
V 13	(RM3J46)
V 14	(RM3J47)
V 15	(RM3K44)
V 16	(RM3K45)
V17	(RM3K46)
V 18	(RM3K47)
V19	(RM3L44)
V2	(RM3F46)
V 20	(RM3L46)
V21	(RM3L47)
V22	(RM3M44)
V23	(RM3M45)
V 3	(RM3F47)
V4	(RM3G44)
V 5	(RM3G45)
V 6	(RM3G46)
V 7	(RM3G47)
V 8	(RM3H44)
V 9	(RM3H46)

Directing the MTU to drive the value

Specifying the unit speed

Indicating the magnitude of the file reel motor voltage detected

t

Indicating the magnitude of the machine reel motor voltage detected

Indicating individual contents of 24 data bits issued when the RAM is connected with an external device

NICKNAME	PIN-INDEX	
WCER	(RW1D64)	Indicating that there occurs failure in the write circuit
*WCHCL	(RW1BY4)	Clock signal for checking the write operation
*WDCLS	(RK2K65)	Indicating that the window has been closed
WDTO	(RW2K34)	
WDT1	(RM2K36)	
WDT2	(RW2L34)	
WDT3	(RM2L36)	
WDT4	(RW2K64)	Indicating individual contents of 9 bits
WDT5	(RM2K66)	of write data
WDT6	(RW2L64)	
WDT7	(RM2L66)	
WDT8	(RW2K94)	
WKSLO	(RG1HX5)	
WKSL1	(RG1HX6) ∫	Specifying a work register
WKO0	(RG1E24)	
WKO1	(RG1E25)	
WKO2	(RG1E26)	
WKO3	(RG1E27)	Outling individual hits of the unduposition
WKO4	(RG1F24)	Setting individual bits of the work register O
WKO5	(RG1F25)	
WKO6	(RG1F26)	
WKO7	(RG1F27)	
WK580	(RG4C84)	
WK581	(RG4C85)	
WK582	(RG4C86)	
WK583	(RG4C87)	
WK584	(RG4F84)	Setting individual bits of the work register 5 - 8
WK585	(RG4F85)	legister J – o
WK586	(RG4F86)	
WK587	(RG4F87)	
WNDCL	(RG1E67)	Directing the MTU to close the window
*WNDCL	(TK1P24)	-
WPOS	(RG1MX5)	Directing the MTU to carry out positioning control on the write operation

 \bigcirc

 \bigcirc

 \bigcirc

PIN-INDEX

YINT	(BI3J74)	An interrupt signal to the MTC
YRSV	(BO2HX4)	The Reserve and Reserved signals from the
YRSVD	(BO2HX6)	MTC
YSTS	(BO2MX6)	Status Tag signal from the MTC
YWCL	(BO2NX6)	The Write Clock signal from the MTC
YO	(RG2G64)	
Yl	(RG2G66)	
¥2	(RG2H64)	
¥3	(RG2H66)	Indicating individual contents of 8 bits
¥4	(RG2L64)	of ROM data or general register O
¥5	(RG2L66)	
¥6	(RG2M64)	
¥7	(RG2M66)	
ZTH	(BO2H64)	Directing the MTU to set the slice level of read amplifier to "0"
ZTRP	(AA1JY4)	An interrupt signal to the microprogram
Z00 D	(BO2M84)	
Z00 D	(BO1QY4)	
Z00 D	(BI4QX4)	Indicating that the MTU is in the status
Z00 D	(AL1QY4)	of logical "O" all the time
Z00 D	(RG1QX4)	
ZOOD	(RG5QY4)	
Z01 D	(RG5PY4)	
Z01 D	(AL1PY4)	
Z01 D	(BI4PX4)	
Z01 D	(BI3QX4)	Indicating that the MTU is in the status of logical "1" all the time
Z01 D	(BO1PY4)	
ZO1F	(AA1NY4)	
ZO1F	(RW4PX4)	

1

A – 38

NICKNAME	PIN-INDEX	
0	(RW4NX4)	
0	(RW5Q24)	
0	(RW2NY4)	
0	(RG3QY4)	
0	(RG2QY4)	
0	(RM1QY4)	Indicating that the MTU is in the status
0	(AA1QY4)	of logical "O" all the time
0	(BO2Q84)	
0	(BIlQY4)	
0	(MX2PY4)	
0	(MX1QY4)	
0	(MX3PY4)	
ov	(CB1E94)	
ov	(CB1MY4)	ov
ov	(PW6Q24)	
1	(RW2QY4)	
1	(RW4MX4)	
1	(SN1QY4)	Indicating that the MTU is in the status
1	(RG3PY4)	of logical "1" all the time
1	(CL1PY4)	
1	(MX2QY4)	
*12ALM	(VQ1B25)	Alarm signal for +12V stablilizing circuit
12000	(RW4F66)	Indicating that +12V overcurrent is detected
16QTP	(SN1H94)	Capstan Tacho signal
1600	(RG1H26)	Indicating that the MTU is in the 1600 bpi mode
200US	(CL1L64)	mode
200US	(CL1K64)	Pulse signal with a cycle of 200 µs
200US	(CL1L54)	
3.2MS	(CL1P44)	
3.2MS	(CL1P34) ∫	Pulse signal with a cycle of 3.2 ms
4US	(RW4A44)	Pulse signal with a cycle of 4 μ s
500K	(CL1D64)	Pulse signal with a cycle of 500 KHz
51MS	(CL1P64)	
51MS	(CL1P54)	Pulse signal with a cycle of 51 ms

0

¢

Ţ

 \bigcirc

Ĺ

F

 \bigcirc

NICKNAME PIN-INDEX

6250F	(RW4M84)	Indicating that the MTU is provided with the
6250F	(RW4M66)	function of 6250 bpi mode
*751PS	(TK1Q24)	Indicating that the MTU is running at 75 ips

81

COMMENTS FORM

324X/326X/328X Magnetic Tape Unit Theory of Operation Manual-5024599

Please send us your comments; they will help us produce better publications. For our reference, please include publication number, revision level, and page number. When applicable, reference specific paragraph numbers. Possible areas to comment on: accuracy, clarity, organization, audience suitability, and illustrations.

The U.S. Postal Service Requires That This Area Be Removed Prior To Mailing

DATE	PUBLICATIONS DEPARTMENT USE ONLY
NAME	TECHNICAL REVIEWER
MAILING ADDRESS	DATE
	DISPOSITION
TELEPHONE	RESPONSE SENT
TELEX	DATE

.

BUSINESS REPLY MAIL

FIRST CLASS PERMIT NO. 1889 SANTA CLARA, CA


fold

fold

POSTAGE WILL BE PAID BY ADDRESSEE

UNISYS

ATTN: Publications Department M/S 14-32 2300 Central Expressway P.O. Box 58080 Santa Clara, CA 95052-9949



That This Area

Postal Service Requires

The U.S.

cut

Hehreldellundsladelleledeledelleledel

