HARDWARE TECHNICAL REFERENCE



BUSINESS-PRO™ Professional Computer

2241092-000 April 1986

TEXAS INSTRUMENTS

© 1986, Texas Instruments Incorporated. All Rights Reserved.

No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Texas Instruments Incorporated.

MANUAL REVISION HISTORY

The total number of pages in this publication is 532.

The computers offered in this agreement, as well as the programs that TI has created to use with them, are tools that can help people better manage the information used in their business; but tools—including TI computers—cannot replace sound judgment nor make the manager's business decisions.

Consequently, TI cannot warrant that its systems are suitable for any specific customer application. The manager must rely on personal judgment of what is best for his or her business.

Contents

| Paragrap: | h Title | Page |
|--|---|---|
| | Preface | xiii |
| | l Introduction | |
| 1.1.1 1.1.2 1.1.3 1.2 1.2.1 1.2.1.1 1.2.1.2 1.2.1.3 1.2.1.4 1.2.1.5 1.2.2 1.2.3 1.2.4 1.2.5 1.2.6 1.3 1.3.1 1.3.2 1.3.3 1.3.3 | Workstation Applications Local Area Networks Multiuser Environments BUSINESS-PRO Hardware System Unit Central Processing Unit System Memory Serial and Parallel Ports Mass Storage System Expansion Slots Keyboard Display Units Optical Mouse Communications Graphics | 1-2 1-2 1-2 1-2 1-3 1-3 1-3 1-3 1-4 1-4 1-5 1-5 1-5 1-6 1-6 |
| 2.1 | 2 Main Logic Board General | 2-1 2-8 |
| 2.2.1 2.2.2 2.2.3 2.2.3.1 2.2.3.2 2.2.4 2.2.5 2.2.5.1 2.2.5.2 2.2.6 | Microprocessor Unit Optional Numeric Coprocessor CPU Bus Buffering Address and Control Bus Buffering Data Bus Buffering CPU Clock Generation and Bus Control Reset Circuit Software Reset and Shutdown Cycles System Reset Control Signals | 2-8 2-8 2-8 2-9 2-11 2-11 2-11 |

| Paragrap | oh Title | Page |
|----------|--|-------|
| | | 0.75 |
| 2.3 | Wait-State Control Logic | 2-12 |
| 2.3.1 | Zero-Wait-State Memory Cycles | |
| 2.3.2 | One-Wait-State Memory Cycles | 2-14 |
| 2.3.3 | One-Wait-State I/O Cycles | 2-15 |
| 2.3.4 | Four-Wait-State Cycles | 2-15 |
| 2.3.5 | Ten-Wait-State Cycles | 2-16 |
| 2.4 | System Memory | 2-18 |
| 2.4.1 | Main Memory | 2-18 |
| 2.4.2 | System ROMs | 2-19 |
| 2.5 | Memory Control Logic | 2-20 |
| 2.5.1 | DMA Controller and Memory Page Register | |
| 2.5.1.1 | DMA/Refresh Arbiter and Refresh Controller | |
| 2.5.1.2 | Memory Degode Logic | 2-22 |
| 2.5.1.3 | Memory Decode Logic | 2-22 |
| 2.5.1.4 | Danity Ennon Logic | 2 44 |
| | Parity Error Logic | 2 23 |
| 2.6 | I/O Subsystem | 2-23 |
| 2.6.1 | I/O Decode Logic | |
| 2.6.2 | Real-Time Clock (RTC) and Nonvolatile RAM | |
| 2.6.2.1 | Battery Circuit | |
| 2.6.2.2 | | |
| 2.6.2.3 | Real-Time Clock | 2-25 |
| 2.6.3 | Keyboard Interface | 2-34 |
| 2.6.3.1 | Receiving Data From the Keyboard | |
| 2.6.3.2 | Sending Data to the Keyboard | |
| 2.6.3.3 | Keyboard Commands | |
| 2.6.3.4 | Keyboard Interface I/O Ports | |
| 2.6.4 | Darallel Drinter Dort | 2-30 |
| 2.6.5 | Parallel Printer Port | 2 22 |
| 2.6.5.1 | Clear to Cond Cianal | 2 4 4 |
| | Clear-to-Send Signal | |
| 2.6.5.2 | Data-Set Ready Signal | 2-44 |
| 2.6.5.3 | Data-Carrier Detect Signal | 2-44 |
| 2.6.5.4 | Ring Indicator Signal | 2-45 |
| 2.6.5.5 | Data Terminal Ready Signal | 2-45 |
| 2.6.5.6 | Request-to-Send Signal | 2-45 |
| 2.6.6 | Timing Services | 2-45 |
| 2.6.6.1 | TI Compatible Timer | 2-45 |
| 2.6.6.2 | PC-AT Compatible Timer | |
| 2.6.6.3 | - | |
| 2.6.7 | Interrupt System | |
| 2.6.7.1 | Interrupt Levels 0 Through 15 | |
| 2.6.7.1 | | 2-49 |
| | | |
| 2.7 | Expansion Bus Interface | 2-49 |
| | | |
| | 3 Power Supply | |
| | o louci puppin | |
| 3.1 | Power Supply Output Voltages | . 3-1 |
| 3.2 | BUSINESS-PRO Power Consumption | . 3-1 |

| Paragrap | h Title | Page |
|---|---|---|
| | 4 Keyboard | |
| 4.1.1 4.1.2 4.1.3 4.1.4 4.1.5 | General Typamatic Transmission N-Key Rollover Key Click Mode Indicators Keyboard Buffer Keyboard Operations Keyboard Self-Tests Basic Assurance Self-Test Periodic Self-Test Periodic Self-Test Power-Up Sequence Keyboard Connector Specifications Clock Line Data Line Hardware Handshaking Protocols Keyboard Transmission Transmission Process Aborted Keyboard Transmission Inhibited Keyboard Transmission System Unit Transmission System Unit Transmission System-to-Keyboard Commands Set Key Click Volume Command Turn Mode Indicator LEDS On/Off Command Enable Command No Operation Command Set Typamatic Rate and Delay Command Enable Command Besend Command Resend Command Reset Command Reset Command Reset Command Self-Test OK Command Break Code Prefix Command Break Code Prefix Command Resend Command Resend Command Resend Command Failure Command Resend Command Break Code Prefix Command Resend Command Resend Command Resend Command Resend Command Resend Command | 4-12 4-22 4-23 4-33 4-34 4-34 4-34 4-16 4-16 4-11 4-11 4-11 4-11 4-11 4-1 |
| 4.7 | Keyboard Configurations | 4-19 |
| 5.1 | 5 Floppy Disk Drive Controller General | 5-1 |
| 5.1.1 | Floppy Disk Controller | 5-1 |

| Paragrap | h Title | Page |
|---|--|----------------------|
| | | |
| 5.1.1.2 5.1.2 5.1.2.1 5.1.2.2 5.1.2.3 | Host I/O Interface and Control Logic Floppy Disk Controller Programming Information Floppy Disk Controller IC Internal Registers Controller Commands | 5-15 5-15 5-19 |
| | 6 Hardware Options | |
| 6.1 | General | 6-1 |
| | RAM Expansion | 6-3 |
| 6.2.1 | | 6-3 |
| 6.2.1.1 | | 6-3 |
| 6.2.1.2 | 128-Kilobyte RAM Expansion Kit Specifications . | |
| 6.2.2 | 512-Kilobyte RAM Expansion Kit | |
| 6.2.2.1 | 512-Kilobyte RAM Expansion Kit Interface Signals | |
| 6.2.2.2 | 512 Kilobyte RAM Expansion Kit Intellace Signals 512-Kilobyte RAM Expansion Kit Specifications . | |
| 6.3 | BUSINESS-PRO Mass Storage Options | |
| 6.3.1 | 1.2-Megabyte Floppy Disk Drive | |
| 6.3.1.1 | 1.2 Megabyte Floppy Disk Drive | |
| 6.3.1.2 | | |
| | | 0 10 |
| 6.3.1.3 | 1.2-Megabyte Floppy Disk Drive Tabulated | 6-10 |
| 6.3.2 | Information | 6-16 |
| | 360-Kilobyte Floppy Disk Drive | 0_T2 |
| 6.3.2.1 | 360-Kilobyte Floppy Disk Drive Kit | 0-13 |
| 6.3.2.2 | 360-Kilobyte Floppy Disk Drive Tabulated | c 10 |
| 6.3.3 | Information | |
| 6.3.3.1 | Winchester Disk Controller | |
| 6.3.3.2 | Winchester Disk Controller Kit | 6-10 |
| 6.3.3.3 | Winchester Disk Controller Diagrams | |
| 6.3.3.4 | Winchester Disk Controller Tabulated Information | |
| 6.3.4 | External Activity Indicator | |
| | Winchester Disk Controller System Addresses | |
| 6.3.4.1 | I/O Port Descriptions | 6-32 |
| 6.3.4.2 | Controller Command Functions | |
| 6.3.5 | Winchester Disk Drives | 6-43 |
| 6.3.5.1 | Types of Winchester Disk Drives | |
| 6.3.6 | 21-Megabyte Winchester Disk Drive | 6-45 |
| 6.3.6.1 | 21-Megabyte Winchester Drive Kit | |
| 6.3.6.2 | 21-Megabyte Disk Drive Tabulated Information | |
| 6.3.6.3 | Configuring a 21-Megabyte Disk Drive | |
| 6.3.7.1 | 40-Megabyte Winchester Disk Drive | 0-53 |
| 6.3.7.1 | 40-Megabyte Winchester Disk Drive Kit | 6-53 |
| 6.3.7.3 | 40-Megabyte Disk Drive Tabulated Information | |
| 6.3.8 | Configuring a 40-Megabyte Disk Drive | |
| 6.3.8.1 | 72-Megabyte Winchester Disk Drive | 662 |
| 6.3.8.2 | 72-Megabyte Winchester Disk Drive Kit | |
| 6.3.8.3 | 72-Megabyte Disk Drive Tabulated Information | |
| 6.3.9 | Configuring a 72-Megabyte Disk Drive | |
| \cup . \cup . \supset | TAU MEGADY LE WINCHESTEL DISK DITVE | 0-09 |

| Paragraph | Title | Page |
|---|--|---|
| 6.4.1 6.4.1.2 6.4.1.3 6.4.1.4 6.4.1.5 6.4.1.6 6.4.1.7 6.4.1.8 6.4.2.1 6.4.2.2 6.4.2.3 6.4.2.3 6.4.2.4 6.4.3.3 6.4.3.1 6.4.3.2 6.4.3.3 6.4.3.3 6.4.3.4 6.5.5.1 6.5.2 | 120-Megabyte Winchester Disk Drive Kit 120-Megabyte Disk Drive Tabulated Information Configuring a 120-Megabyte Disk Drive Tape System Tape Drive Kit Tape Drive Kit Tape Drive Tideo Options Video Controllers TI Mode CRT Controller Board Diagnostic Loopback Graphics Controller Board TIPC Compatibility PC-AT Mode CRT Controller PC-AT CRT Controller Operational Modes CRT Timing Parameters Color Display Unit Color Display Unit Kit Color Display Unit Tabulated Information Displayed Colors Keyboard/Mouse Cable Connector J4 Monochrome Display Unit Kit Monochrome Display Unit Tabulated Information Displayed Intensities Keyboard/Mouse Cable Connector J4 Timode RS-232 Serial Interface TI Mode RS-232 Serial Interface TI Mode RS-232 Serial Interface Kit TI Mode RS-232 Serial Interface Tabulated Information Baud Rate Generation Optical Mouse Optical Mouse Tabulated Information Books Numeric Coprocessor | . 6-70 . 6-75 . 6-79 . 6-79 . 6-95 . 6-95 . 6-109 . 6-109 . 6-117 . 6-124 . 6-135 . 6-135 . 6-143 . 6-143 . 6-145 . 6-155 . 6-155 |
| | Appendixes | _ |
| Appendix | Title | Page |
| B C F C F C C | | . A-1 . B-1 . C-1 . D-1 . E-1 . F-1 |

Index

Illustrations

| Figure | Title | Рa | .ge |
|--------|--|----|------|
| 2-1 | Main Logic Board Block Diagram | • | 2-3 |
| 2-2 | Main Logic Board, TI Part No. 2240843-0001, Key Components | | 2-6 |
| 2-3 | Main Logic Board, TI Part No. 2240843-0001, Key Components | | 2-7 |
| 2-4 | Required Input Timing for a Processor-Driven Cycle | • | 2-13 |
| 2-5 | One-Wait-State MPU-Driven Memory Cycles | • | 2-14 |
| 2-6 | One-Wait-State MPU-Driven I/O Cycles | | |
| 2-7 | Four-Wait-State MPU-Driven Memory or I/O Cycle | • | 2-16 |
| 2-8 | Ten-Wait-State MPU-Driven Memory or I/O Cycle | • | 2-17 |
| 3-1 | Main Logic Board Power Connector | | |
| 3-2 | Expansion Bus Board Power Connector | | |
| 3-3 | Disk Drives 1 Through 4 Power Connector | | |
| 3-4 | Disk Drives 5 and 6 Power Connector | • | 3-6 |
| 4-1 | Keyboard Connector Pin Arrangement | | 4-4 |
| 4-2 | Keyboard Data Frame Format | | 4-6 |
| 4-3 | <pre>Key Station/Code Map</pre> | | 4-7 |
| 4-4 | Keyboard Transmission Timing Completed | | |
| 4-5 | Transmission | • | 4-10 |
| 4-6 | System Unit Transmission Timing | 1 | 4-12 |
| 4-7 | Set Key Click Volume Command Data Byte | • | 4-14 |
| 4-8 | Second Byte of the Indicator LED Command | | |
| 4-9 | Second Byte of the Set Typamatic Rate Command | | 4-16 |
| 4-10 | Keycap Configuration Domestic | | |
| 4-11 | Keycap Configuration Germany | • | 4-20 |
| 4-12 | Keycap Configuration France | • | 4-21 |
| 4-13 | Keycap Configuration Italy | | |
| 4-14 | Keycap Configuration Norway | • | 4-22 |
| 4-15 | Keycap Configuration Spain | • | 4-22 |
| 4-16 | Keycap Configuration Sweden | | |
| 4-17 | Keycap Configuration Switzerland | | 4-23 |
| 4-18 | Keycap Configuration United Kingdom | • | 4-24 |
| 5-1 | Functional Block Diagram of Floppy Disk Controller | | 5-3 |
| 5-2 | Simplified Block Diagram of Disk Drive Interfaces . | • | 5-4 |
| 6-1 | Winchester Controller Functional Block Diagram | | 6-20 |
| 6-2 | Controller Connected in a Two-Drive Configuration . | | 6-21 |
| 6-3 | Controller Connected in a Two-Drive XENIX System . | | 6-22 |
| 6-4 | Controller Connected in a Three-Drive Configuration | • | |
| 6-5 | Error Register Bit Definitions | • | 6-33 |
| 6-6 | , , , | | 6-35 |
| 6-7 | | | 6-36 |
| 6-8 | Fixed Disk Control Register | • | 6-39 |

| Figure | Title | Page | |
|--|---|--|-------------------------------------|
| 6-9 6-10 6-11 | Diagnostic Register Bit Definitions | | |
| 6-12 | and Terminator | . 6- . 6- | 59 75 |
| | Tables | | |
| Table | Title | Рa | ge |
| 1-1 | BUSINESS-PRO System Specifications | . 1- | 7 |
| 2-1 2-2 2-3 2-4 2-5 2-6 | Address and Control Bus Buffering Buffer States of the Data Bus | . 2- . 2- . 2- . 2- | 10 19 25 41 |
| 2-7 2-8 2-9 | Serial Port Pin Assignments | . 2- | 44 |
| 3-1 3-2 3-3 3-4 3-5 3-6 | Power Supply Nominal Output Voltages | . 3- . 3- . 3- | 2 3 4 5 |
| 4-1 4-2 4-3 5-1 5-2 5-3 5-4 5-5 5-6 5-7 5-8 5-9 | Initial Keyboard Default Conditions | . 4- . 4- . 5- . 5- . 5- . 5- . 5- | -5 -17 -6 -7 -15 -17 |
| 6-1 6-2 6-3 6-4 6-5 | 128-Kilobyte RAM Interface Signals | . 6- . 6- | -5 -11 -13 |

| Table | | Title | Page |
|--------|----------------------|------------------------------------|------|
| 6-6 | 1.2-Megabyte Floppy | Disk Drive Performance | |
| | Specifications | Disk Drive Power Requirements | 6-14 |
| 6-7 | 1.2-Megabyte Floppy | Disk Drive Power Requirements | 6-15 |
| 6-8 | 360-Kilobyte Floppy | Disk Drive Power Connector P2 | 0-T0 |
| 6-9 | 360-Kilobyte Floppy | Disk Drive Jumper Settings | 6-17 |
| 6-10 | 360-Kilobyte Floppy | Disk Drive Specifications | 6-17 |
| 6-11 | | Disk Drive Power Requirements | |
| 6-12 | | croller Control Connector J3 | |
| 6-13 | | troller Control Connector J4 | |
| 6-14 | Winchester Disk Cont | troller Data Connector J5 | |
| 6-15 | Winchester Disk Cont | troller Data Connector J6 | 6-29 |
| 6-16 | Winchester Disk Cont | troller Data Connector J8 | 6-30 |
| 6-17 | Winchester Disk Cont | troller Data Connector J9 | 6-30 |
| 6-18 | Winchester Disk Cont | troller Switches SWl Through SW4 . | 6-31 |
| 6-19 | | troller Performance Specifications | |
| 6-20 | | er I/O Port Addresses | |
| 6-21 | | initions | |
| 6-22 | Winchester Controlle | er Commands | 6-37 |
| 6-23 | Controller-Supported | d Stepping Rates | 6-38 |
| 6-24 | BUSINESS-PRO Drive | Types | 6-43 |
| 6-25 | Comparison of Winche | ester Disk Drive Types | 6-44 |
| 6-26 | | ive Control Connector Jl | |
| 6-27 | | ive Data Connector J2 | |
| 6-28 | | ive Power Connector J3 | |
| 6-29 | | ive Performance Specifications | |
| 6-30 | 21-Megabyte Disk Dr: | ive Power Requirements | 6-52 |
| 6-31 | 40-Megabyte Disk Dr: | ive Control Connector J3 | 6-54 |
| 6-32 | 40-Megabyte Disk Dr: | ive Data Connector J3 | 6-57 |
| 6-33 | | ive Power Connector J2 | |
| 6-34 | | ive Performance Specifications | |
| 6-35 | | ive DC Power Requirements | |
| 6-36 | | ive Control Connector J3 | |
| 6-37 | | ive Data Connector J3 | |
| 6-38 | | ive Power Connector J2 | |
| 6-39 | | ive Performance Specifications | |
| 6-40 | | ive DC Power Requirements | |
| 6-41 | | rive Control Connector Jl | |
| 6-42 | | rive Data Connector J2 | |
| 6-43 | | rive Power Connector J3 | |
| 6 - 44 | | rive Performance Specifications . | |
| 6-45 | | rive DC Power Requirements | |
| 6-46 | Tape Drive Interfac | e Signals Connector Jl | 6-80 |
| 6-47 | Tape Position Codes | nnector J2 | 6-83 |
| 6-48 | Tape Drive Power Co | nnector J2 | 6-83 |
| 6-49 | Tape Drive Performa | nce Specifications | 6-84 |
| 6-50 | Tape Drive Power Re | quirements | 6-85 |
| 6-51 | | ansion Bus Interface Signals | |
| 6-52 | Tape Controller Jum | per Settings | 6-89 |
| 6-53 | | gnostic Indicators | |
| 6-54 | Tape Controller Reg | isters | 6-90 |

| Table | Title | Page |
|--------------|---|-------|
| C == | Mana Cantuallan Danfarmanaa Chasifiastiona | 6 02 |
| 6-55 | Tape Controller Performance Specifications | |
| 6-56 | Tape Controller Power Requirements | |
| 6-57 | TI Mode CRT Controller/Monitor Interface Connector J3 | |
| 6-58 | TI Mode/PC-AT Mode Controller Interface Connector J4 | |
| 6-59 | TI Mode CRT Controller Expansion Interface Signals . | |
| 6-60 | TI Mode CRT Controller Performance Specifications | |
| 6-61 | Video AC Parameters | |
| 6-62 | CRT System Memory Map | |
| 6-63 | CRTC Programming Values | 6-107 |
| 6-64 | Color Map | |
| 6-65 | Organization of Graphics Screen Memory Into Pixels . | |
| 6-66 | Color Combinations | |
| 6-67 | Bit Correlations | |
| 6-68 | Color Latch Byte | 6-113 |
| 6-69 | Default Values of Color Latches | |
| 6-70 | TIPC vs BUSINESS-PRO Monochrome Compatibility | 6-116 |
| 6-71 | PC-AT Mode CRT Controller/Monitor Interface | |
| 6 70 | Connector J3 | |
| 6-72 | Interface Connector J4 | |
| 6-73 | PC-AT Mode CRT Controller Expansion Interface Signals | |
| 6-74 | Light Pen Enable Connector J5 | 6-T22 |
| 6-75 | PC-AT CRT Controller Specifications | |
| 6-76 | SWI Selectable Options | 6-125 |
| 6-77 | PC-AT Controller Monochrome I/O Addresses | |
| 6-78 | PC-AT CRTC Color Graphics I/O Addresses | |
| 6-79 | Bit Functions of Control Port 3D8H | |
| 6-80 | Valid Color/Graphics Mode 3D8H | 0-T3(|
| 6-81 6-82 | PC-AT CRT Controller Color Select Register | 6-13(|
| 6-83 | Bit Functions of Status Port 3DAH | |
| 6-84 | CRT Timing Parameters | |
| 6-85 | | |
| 6-86 | Color Display Unit Color Map | 6-130 |
| 6-87 | Color Display Unit Video AC Parameters | |
| 6-88 | Color Display Unit Performance Specifications | 6-141 |
| 6-89 | Color Display Unit AC Power Requirements | |
| 6-90 | Monochrome Display Unit/Controller Interface | 0 11. |
| 0 00 | Connector II | 6-144 |
| 6-91 | Connector J2 | 6-146 |
| 6-92 | Monochrome Display Unit Video AC Parameters | 6-14 |
| 6-93 | Keyboard/Mouse Connector J4 | |
| 6-94 | Monochrome Display Unit Performance Specifications . | 6-149 |
| 6-95 | Monochrome Display Unit AC Power Requirements | |
| 6-96 | TI Mode RS-232 Serial Interface Connector J1 | 6-153 |
| 6-97 | Port-Selection Switches SWI-1 Through SWI-4 | 6-15 |
| 6-98 | TI Mode RS-232 Serial Interface Port Addresses | 6-15 |
| 6-99 | TI Mode RS-232 Interface Programmable Baud Rate | 0 10. |
| | Values | 6-154 |
| 6-100 | Optical Mouse Interface Signals | 6-15 |
| 6-101 | Mouse Data Format | 6-156 |
| 6-102 | Ontigal Mouga Porformance Charling | 6-154 |

Preface

This document provides technical information about the standard and optional hardware devices of the Texas Instruments (TI) BUSINESS-PRO(TM) Computer, TI Part No. 2240803-0001. The information in this document is intended to be used by system designers, value added retailers (VARs), maintenance personnel, and system users. This manual is divided into the following six sections and seven appendixes:

Section

- Introduction -- Provides general information about the BUSINESS-PRO computer, a general system overview, and system specifications.
- Main Logic Board -- Provides detailed information about the operation and the capabilities of the BUSINESS-PRO main logic board. This section includes information about the system central processing unit, the system memory and memory control logic, the direct-memory access logic, the input/output (I/O) control logic, and various system interfaces.
- Power Supply -- Provides tabulated information about the BUSINESS-PRO system power supply.
- Keyboard -- Provides descriptive information about BUSINESS-PRO keyboard, its interface to the system, and the commands used for communication and data transfer between the system and the keyboard.
- Floppy Disk Drive Controller -- Provides information about the controller and the floppy disk drive interface.
- 6 Hardware Options -- Provides information about the various optional hardware devices and subsystems that are available for the BUSINESS-PRO computer.

Appendixes

G

Α Memory and I/O Maps -- Provides a list of the system memory addresses and their allocations, and a general list of the system I/O address allocations. TI Mode I/O Maps -- Provides categorized lists of В the TI mode I/O address allocations. PC-AT Mode I/O Maps -- Provides categorized lists C of the PC-AT mode I/O address allocations. D PAL(R) Programming Information -- Provides tables of the main logic board programmable array logic (PAL) functions, based on the PAL programming equations. \mathbf{E} Logic Diagrams -- Provides system logic diagrams. F Option Board Outline -- Gives outline dimensions for full- and half-size boards.

Switch and Jumper Settings -- Gives a summary of

the switch and jumper option settings.

PAL is a registered trademark of Monolithic Memories, Incorporated.

Section 1

Introduction

1.1 GENERAL

The Texas Instruments (TI) BUSINESS-PRO(TM) Computer, a member of the TI Professional Computer line, can be configured for a variety of computer applications. The BUSINESS-PRO offers most of the features of the Texas Instruments Professional Computer (TIPC) plus greater memory and mass storage capacity, greater expandability, and greater speed.

The BUSINESS-PRO can be configured to be compatible with most of the software designed for the TIPC as well as that designed for the IBM(R) Personal Computer AT(TM) (PC-AT). The computer supports a wide variety of operating systems, including MS(R)-DOS and XENIX(R). While using MS-DOS, the user can switch back and forth between the TI mode and the PC-AT mode with the appropriate hardware.

The BUSINESS-PRO computer's unique turbo operating mode increases the speed of the computer by deleting memory wait states. This enhancement allows both 16-bit and 8-bit memory transfer operations with minimum delay.

The BUSINESS-PRO system consists of a high-resolution, bit-mapped display (either color or monochrome), a combined TIPC and PC-AT keyboard, and a system unit that includes a floor stand. The computer and its floor stand fit easily under a desk top. A variety of mass storage devices can be installed in the system unit. The system can be used as a high-performance, single-user workstation; a local area network (LAN) server; an artificial intelligence (AI) workstation; or as a clustered, multiuser system running in the XENIX software environment.

BUSINESS-PRO is a trademark of Texas Instruments Incorporated.

IBM is a registered trademark and Personal Computer AT is a trademark of International Business Machines Corporation.

MS and XENIX are registered trademarks of Microsoft Corporation.

1.1.1 Workstation Applications

The single-user capability is ideal for users who require a faster computer for processing large quantities of data. Also, it is appropriate for running memory intensive, AI-based software that includes integrated window environments and large expert systems. The BUSINESS-PRO is also well-suited for users who require access to large databases with natural language interfaces or for engineering applications.

1.1.2 Local Area Networks

The LAN server capability of the BUSINESS-PRO provides high-performance and security capabilities to work groups who require resource sharing and teamwork among different workstations. A LAN allows users to share databases and peripheral devices, and to distribute their processing needs.

1.1.3 Multiuser Environments

The multiuser cabability of the BUSINESS-PRO allows multiple users to share a single processor. A typical multiuser configuration consists of the BUSINESS-PRO system unit with TI Model 931 or TI Model 924 Video Terminals connected to it. The system unit can provide the mass storage and a printer.

1.2 BUSINESS-PRO Hardware

The BUSINESS-PRO computer hardware is characterized by its high-performance capabilities and configuration flexibility. The following paragraphs provide an overview of the BUSINESS-PRO hardware.

1.2.1 System Unit

The system unit houses the main logic board, the system power supply, the mass storage devices, and various controllers and interface boards. The main logic board contains the central processing unit (CPU), direct memory access (DMA) logic, input/output (I/O) logic, and various supporting circuits.

1.2.1.1 Central Processing Unit. The CPU is based on the Intel(R) 80286, 16-bit microprocessor. An optional 80287 numeric coprocessor can be added to the CPU to provide enhanced operations for those applications involving a large number of floating point mathematic operations.

Intel is a registered trademark of Intel Corporation.

- 1.2.1.2 System Memory. The main logic board contains 512K bytes of 150-nanosecond RAM that can be expanded to 3.64 megabytes without using any of the systems 14 expansion slots. The expansion slots can be used to expand the main memory up to a total of 14.64 megabytes.
- 1.2.1.3 Serial and Parallel Ports. The main logic board provides a parallel port and a serial port. The parallel port can support a printer or other options requiring parallel data. The serial port is a programmable, PC-AT compatible port that provides asynchronous communication between the system and various options that require serial data transfers.
- 1.2.1.4 Mass Storage System. The system unit provides mounting rails that can accommodate up to six half-height mass storage devices. For maximum flexibility, the user can choose a combination of half-height and full-height peripherals (with appropriate controller required). The following mass storage devices are available from Texas Instruments:
 - * Half-height, 21-megabyte Winchester disk drive
 - * Full-height, 40-megabyte Winchester disk drive
 - * Full-height, 72-megabyte Winchester disk drive
 - * Full-height, 120-megabyte Winchester disk drive
 - * Half-height, 1.2-megabyte floppy disk drive
 - * Half-height, 360-kilobyte floppy disk drive
 - * Half-height, tape backup drive
- 1.2.1.5 Expansion Slots. The BUSINESS-PRO system unit contains 8 full-size, and 6 half-size expansion slots. Three of these slots are 8-bit slots that allow the installation of PC-XT compatible options. As an example of the degree of flexibility the slots can provide, a system with a 3.64-megabyte main memory, a floppy controller, a Winchester disk controller with one or more Winchester disk drives, a video controller, and a tape backup system still has 10 slots available for other options.
- 1.2.2 Keyboard

The BUSINESS-PRO keyboard provides both TI and PC-AT operations with a standard typewriter layout, plus some special keys and keypads. These include dedicated function keys, cursor control keys, and a numeric keypad. The keyboard also features tactile typing response and a variable tilt adjustment. The standard configuration provides 100 keys, many of which can be relocated using special software. Also, spaces are provided for additional keys, which can increase the total key count to 144.

1.2.3 Display Units

The BUSINESS-PRO provides optional dual-resolution display units in either a color version or a monochrome version. Both versions support software designed for the TIPC as well as software designed for the IBM color/graphics monitor adapter. The display units feature tilt/swivel bases that provide two identical connectors to accommodate a keyboard and/or an optical mouse. The use of identical connectors permits the keyboard and the mouse to connect to either side of the monitor base. The units also provide an internal speaker with volume control.

1.2.4 Optical Mouse

The optical mouse and its associated pad provide fast and easy cursor control on the display screen. The mouse features three buttons whose functions depend upon the software. The mouse is especially useful for graphics applications.

1.2.5 Communications

The communications hardware options include the TI mode RS-232 serial interface and the EtherLink(TM) hardware kit.

The RS-232 provides a serial port for communicating with external devices such as modems, serial printers, and other computers. Although the RS-232 is provided for TI mode applications, specially designed hardware allows its use in the PC-AT mode to provide a third or fourth communications port.

The EtherLink hardware kit provides a means of connecting the BUSINESS-PRO to a local area network.

1.2.6 Graphics

The TI mode CRT controller provides high-resolution, bit-mapped, three-plane graphics in eight colors with the color display unit or in eight levels of intensity with the monochrome display. The PC-AT mode CRT controller provides IBM CGA-compatible graphics and IBM monochrome/printer adapter compatible text (excluding the printer functions). Both controllers are specially-designed for use with an 80286-based computer system. They can be installed simultaneously to allow dual-mode operation.

EtherLink is a trademark of 3Com Corporation.

1.3 BUSINESS-PRO COMPUTER STANDARD CONFIGURATIONS

The BUSINESS-PRO computer system is available in two standard hardware configurations: the single-drive floppy system and the Winchester system. To allow the user maximum flexibility when configuring the system, neither of these basic configurations contains the video controllers or the display units.

- 1.3.1 Single-Drive Floppy System
 The single-drive floppy system includes the following components:
 - * System unit with a main logic board
 - * Bus interface board that provides 14 expansion slots
 - * Keyboard
 - * 1.2-megabyte floppy disk drive and controller
 - * Keylock
- 1.3.2 Winchester System
 The Winchester system includes the following components:
 - * System unit with a main logic board
 - * Bus interface board that provides 14 expansion slots
 - * Keyboard
 - * 1.2-megabyte floppy disk drive and controller
 - * 21-megabyte, half-height Winchester disk drive and controller
 - * Keylock
- 1.3.3 System Unit Enclosure

The system unit enclosure is 19.8 centimeters (7.75 inches) wide 47.7 centimeters (18.8 inches) high, and 47.0 centimeters (18.5 inches) deep. The system enclosure houses the bus interface board, the main logic board, and a system power supply with an integral ventilation fan. An optional RAM expansion board can be attached to an edge connector on the main logic board to provide up to 3 megabytes of additional RAM without using an expansion slot. Appendix E contains the system interconnect diagram.

- 1.3.3.1 Main Logic Board. The main logic board contains the CPU, the memory-control logic, and I/O control devices. The board provides connectors for the 25-pin parallel printer port, the 25-pin asynchronous serial port, and an 8-conductor keyboard cable. It also provides a 100-pin interface connector to the bus interface board.
- 1.3.3.2 Bus Interface Board. The bus interface board provides the system bus connections between the main logic board and the option boards. The board provides eight full-size and six half-size option slots. Each option board contains a bulkhead mounting plate to secure the board in the chassis and to provide a mount for any required external-access connectors. The bus interface board mounts above the main logic board. A small interface board connects the two boards together.
- 1.3.3.3 System Power Supply. The system power supply is self-contained within a box, which mounts inside the system enclosure. The power supply contains a dc fan that obtains its operating voltage from the 12-volt secondary of the power transformer. The power supply provides 225 watts ouput power to operate a fully configured system.

The power switch is located on the front panel of the computer. A cable connects the switch to the rear of the power supply. The switch also controls power to a switched power-access connector to which a display unit can be connected. This arrangement allows the user to control power to both the system unit and the display unit with a single switch.

1.3.3.4 Mass Storage Device Mounting. The system enclosure accepts mounting slides for the mass storage devices. The slides allow the devices to be installed or removed from the front of the system unit. A typical configuration includes one or two 1.2-megabyte floppy disk drives and one or two full-size Winchester disk drives. A wiring harness from the system power supply provides power for the devices.

A 34-pin ribbon cable connects between the floppy disk controller and the floppy drive compartment; it handles data and control signal transfers between the controller and the first two floppy drives. The Winchester disk drives also use a 34-pin ribbon cable for control of multiple drives, however, each drive requires a separate data interface to the controller.

NOTE

The addresses in this manual are in hexadecimal notation, as stated in column headings and by a trailing H after the hexadecimal number.

1.4 BUSINESS-PRO SPECIFICATIONS

Table 1-1 lists the environmental, electrical, and physical specifications for the BUSINESS-PRO computer system.

Table 1-1 BUSINESS-PRO System Specifications

Characteristic Specification

naracteristic Specification

Environmental requirements:

Temperature:

Operating +10 to +35 degrees C (+50 to +95

degrees F) with a temperature
gradient of less than 10 degrees

C (50 degrees F) per hour

Nonoperating -40 to +65 degrees C (-40 to +149

degrees F)

Relative humidity (noncondensing):

Operating 15 to 80 percent

Nonoperating 5 to 95 percent

Altitude -300 to 12 000 meters (-984.24 to

39 369.50 feet)

Power Requirements:

Voltage:

Domestic 90 to 140 volts ac

International 180 to 264 volts ac

Frequency:

Domestic 57 to 63 Hertz

International 47 to 53 Hertz

| Table 1-1 BUSINESS-PRO Sys | stem Specifications (Continued) |
|------------------------------------|---------------------------------|
| Characteristic | Specification |
| Physical dimensions: System Unit: | |
| Width | 19.8 cm (7.8 in) |
| Depth | 47.0 cm (18.5 in) |
| Height | 47.2 cm (18.6 in) |
| Weight | 26.1 kg (58.0 lbs) |
| Color monitor: | |
| Width | 38.1 cm (15.0 in) |
| Depth | 38.9 cm (15.3 in) |
| Height | 41.9 cm (16.5 in) |
| Weight | 11.7 kg (26.0 lbs) |
| Monochrome monitor: | |
| Width | 33.8 cm (13.3 in) |
| Depth | 32.3 cm (12.7 in) |
| Height | 36.6 cm (14.4 in) |
| Weight | 6.8 kg (15.0 lbs) |
| Keyboard: | |
| Width | 54.1 cm (21.3 in) |
| Depth | 19.3 cm (7.6 in) |
| Height | 4.5 cm (1.8 in) |
| Weight | 2.1 kg (4.8 lbs) |

Section 2

Main Logic Board

2.1 GENERAL

Figure 2-1 shows a block diagram of the BUSINESS-PRO computer's main logic board. This board contains the system's central processing unit (CPU) and its supporting logic, the system memory and memory control logic, direct-memory access (DMA) logic, and various other devices and circuits that generate and control system operations.

Appendix E contains the main logic board's logic diagrams and an index to its various circuits.





Figure 2-1 Main Logic Board Block Diagram

Figures 2-2 and 2-3 show the locations of the connectors, jumpers, switches, and the coprocessor on the two versions of the main logic board. The two boards, TI Part No. 2240843-0001 and 2535670-0001, can be distinguished by the presence or absence of the coprocessor option jumpers. The original board, TI Part No. 2240843-0001 does not have these jumpers; the later version does. The following is a list of the reference designators and their functions:


- * J2 -- Expansion bus connector.
- * J3 -- Expansion RAM interface connector.
- * J4 and J5 -- Coprocessor option jumpers.
- * J8 -- Serial port interface connector.
- * J9 -- Parallel port connector.
- * J10 -- Connector for the 6-volt battery.
- * Jll -- Keyboard/mouse interface connector.
- * J12 and J13 -- Interface connectors for on-board expansion RAM board 1.
- * J14 and J15 -- Interface connectors for on-board expansion RAM board 2.
- * J16 and J17 -- Interface connectors for on-board expansion RAM board 3.
- * J18 and J19 -- Interface connectors for on-board expansion RAM board 4.
- * J20 -- Power connector for the main logic board.
- * E1, E2, and E3 -- Speaker terminals for systems that do not have a speaker in the monitor.
- * SWl -- Five-section, dual-inline-package (DIP) switch that provides all required manual switching for the main logic board. The following table shows the use and setting for each section of the switch.

| Section | Use | Setting | |
|----------|---|----------------|---------------|
| Switch 1 | CRT switch Parallel port Serial port 128K-byte DRAM Base DRAM | Off=mono | On=color |
| Switch 2 | | Off=port 1 | On=port 2 |
| Switch 3 | | Off=port 1 | On=port 2 |
| Switch 4 | | Off=disable | On=enable |
| Switch 5 | | Off=512K bytes | On=256K bytes |



2287490

Figure 2-2 Main Logic Board, TI Part No. 2240843-0001, Key Components



2287491

Figure 2-3 Main Logic Board, TI Part No. 2535670-0001, Key Components

The following paragraphs describe the circuits of the main logic board.

2.2 SYSTEM CENTRAL PROCESSING UNIT

The system central processing unit (CPU) consists of an 80286 microprocessor unit and an optional 80287 numeric coprocessor. The microprocessor unit (MPU) and the coprocessor operate in parallel so that they appear to associated components as a single chip. If both devices are installed, the term CPU refers to both the 80286 and the 80287. The system CPU also includes the system clocks, the CPU bus buffers and latches, and the CPU status decoding and control line generation logic. The following paragraphs describe the circuits.

2.2.1 Microprocessor Unit

The MPU can operate in either the real address mode or the protected virtual address mode. A reset operation places the MPU in the real address mode, which provides up to 1 megabyte of real address space. The MPU can then be placed in the protected virtual address mode, in which 1 gigabyte of virtual addresses can be mapped into a 16-megabyte real address space. This mode also provides memory protection to isolate the operating system and to ensure privacy for the programs and data of each task. The only way to return to the real address mode from the protected virtual address mode is to reset the MPU.

- 2.2.2 Optional Numeric Coprocessor An additional socket is available for the installation of an 80287 IC optional numeric coprocessor. For additional information, refer to the paragraphs entitled Numeric Coprocessor in Section 6.
- 2.2.3 CPU Bus Buffering
 A set of address and control latches and various bus buffers
 (data, address, and control) are provided as part of the CPU.
 The following paragraphs describe these circuits.
- 2.2.3.1 Address and Control Bus Buffering. The CPU controls the address and control bus buffers, transceivers, and latches via the address latch enable (ALE) and hold acknowledge (HOLDA) signal, and a set of control lines labeled P/MD, D/PM, and PM/D, where P, D, and M represent processor-driven cycles, DMA-driven cycles, and master-driven cycles, respectively.

These control lines assume the following levels for the indicated type of cycle:

- * P/DM -- High for a processor-driven cycle and low for a master- or DMA-driven cycle.
- * D/PM -- High for a DMA-driven cycle and low for a processor- or master-driven cycle.
- * PM/D -- High for a processor- or master-driven cycle and low for a DMA-driven cycle.

Table 2-1 lists the various devices and their states for the various types of cycles.

MPU Driven Cycles DMA orRefresh On-Board Master Devices Cycle Memory Other Cycle U3 and U5 | On On Off Off114 | Fall Thru | Off Off Latched U34, U35 Fall Thru Fall Thru Latched Latched A --> B B --> A and U36 A --> B B --> A | A --> B | A --> B | B --> A U38, U39 A --> B A --> B A --> B $B \longrightarrow A$ and U40 U41 Off Off Off On U42 l On On Off Off

Table 2-1 Address and Control Bus Buffering

2.2.3.2 Data Bus Buffering. The data bus buffers, transceivers, and latches are, for the most part, under PAL(R) control. To provide for correct data transfer during 8-bit operations, the active byte of data is written or read on the low byte of the system data bus during byte wide cycles. Data bus transceiver U21 creates this byte switch. Table 2-2 shows the different buffer states for various operations. Refer to the device programming tables in Appendix D for more information.

Table 2-2 Buffer States of the Data Bus

| ODII Dadies | | | | | |
|--|-------------------------------------|---------------------------|------------------|------------------------|------------------------|
| CPU Driven Cycles | U19 | U20 | U21 | U22 | U93 |
| R/W 80287 | Off | Off | Off *1 | a->b | Off |
| R/W on-board memory | a->b | a->b | Off | a->b | Off |
| 8-bit device low-byte transfer | b->a R a->b W | Off | Off | b->a R a->b W *2 | b->a R a->b W *2 |
| 8-bit device high-byte transfer | Off | b->a R a->b W | a->b R b->a W | b->a R a->b W *2 | b->a R a->b W *2 |
| | lo-byte lst latch b R a->b W | b->a R a->b W | Off | b->a R a->b W | b->a R a->b W |
| | hi-byte 2nd stored->a R Off W | a >D W | a->b R b->a W | *2 | *2 |
| l6-bit device transfer | b->a R a->b W *1 | b->a R a->b W *3 | Off | b->a R a->b W *2 | b->a R a->b W *2 |
| MASTER CYCLE | a->b R b->a W *1,*4 | a->b R b->a W *3,*4 | Off *1 | b->a R a->b W *2 | b->a R a->b W *2 |
| DMA CYCLE | a->b R b->a W *1 | a->b R b->a W *3 | Off *1 | Off | Off |
| ++ REFRESH | Off | Off | Off | Off | Off |

^{*}l - Condition true for word or low-byte transfers.

^{*2 -} Condition true if the device accessed is on the specified bus. If not, U93 is off, and U22 is driven a->b.*3 - Condition true for word or high-byte transfers.

^{*4 -} Condition true for transfers involving on-board memory.

2.2.4 CPU Clock Generation and Bus Control
The CPU clock generator consists of a 24-megahertz can
oscillator, a divide-by-two flip-flop, and a divide-by-four flipflop. These flip-flops provide the 12-megahertz and 6-megahertz
system clocks, each of which has a duty cycle of 50 percent.
These clocks are buffered by an inverting buffer.

A programmable array logic (PAL) device contains synchronizing logic for the ARDY-, JRDY-, and OWS- lines from the wait-state control logic and the RES- line from the power-good circuit. Refer to the device programming tables in Appendix D for more information.

- 2.2.5 Reset Circuit
 The main logic board provides the following reset conditions:
 - * System reset -- Power-up and dropout conditions initiate this reset.
 - * MPU software reset -- A software instruction initiates this reset to return the MPU to the real address mode from the protected virtual address mode.
 - * Coprocessor software reset -- A software instruction initiates this reset to return the coprocessor to the real address mode from the protected virtual address mode.
 - * Shutdown reset -- A shutdown cycle initiates this reset.

The following paragraphs describe the reset conditions.

2.2.5.1 Software Reset and Shutdown Cycles. A programmer can reset the MPU by writing the appropriate command to the keyboard microprocessor. Writing to I/O address 64H with the pulse output port bit 0 command (FEH) on the data bus causes the keyboard microprocessor to pulse the software reset (SFTRST-) signal low for approximately 6 microseconds, thus initiating a software reset to the MPU. The paragraph in Section 6 entitled Numeric Coprocessor describes the method of initiating a coprocessor software reset.

Multiple protection exceptions, while attempting to execute a single instruction, initiate a shutdown cycle. When this occurs, the CPU performs a unique bus operation to indicate to the hardware that a shutdown cycle is in progress and that an MPU reset should be initiated.

When either a software reset or a shutdown cycle is executing, a flip-flop and counter hold the MPU software reset (SOFRES) signal

true for at least 16 processor clock cycles to ensure that reset occurs. SOFRES affects only the MPU and not the coprocessor or the rest of the system.

2.2.5.2 System Reset. The power-good or reset detection circuit detects insufficient power conditions if the power on the main logic board is not sufficient to provide reliable operation. A TL7705A supply voltage supervisor monitors the +5-volt supply. This configuration provides automatic restart in the event of a voltage decrease large enough to affect the power supply but not enough to completely shut it down. A timing capacitor ensures that any power-up or dropout activates the reset (RES-) line for at least 5 milliseconds. This reset condition affects the entire system.

2.2.6 Control Signals

The 80288 bus controller receives status information from the MPU and converts it to the following control signals:

- * Memory-read control -- BCMRDC-
- * Memory-write control -- BCMWTC-
- * I/O-read control -- BCIORC-
- * I/O-write control -- BCIOWC-
- * Interrupt acknowledge -- INTA-

These signals, except INTA-, are further qualified before being passed to the expansion bus. This qualifying eliminates the possibility of contention on the data bus. BCMRDC- and BCMWTC- are transferred to the expansion bus only when the expansion memory is enabled (I/O port 68, bit 3). BCIOWC- and BCIORC- are transferred to the bus when the ongoing I/O transfer operation is not an access to the 2-kilobyte nonvolatile RAM.

2.3 WAIT-STATE CONTROL LOGIC

Figure 2-4 shows a processor-driven cycle with two wait states (Twl and Tw2). A PAL device controls the bus controller outputs and the number of wait states that are inserted into an MPU cycle. This logic supplies five basic MPU cycles whose lengths can be varied by the expansion bus option boards via the WAIT-signal and the zero-wait-state (OWS-) signal. The following paragraphs describe these wait-state cycles.




Figure 2-4 Required Input Timing for a Processor-Driven Cycle

2.3.1 Zero-Wait-State Memory Cycles

These cycles are performed whenever the CPU attempts to access the on-board system memory or the memory expansion board with an active TURBO (high) signal (I/O port address 68H, bit 0). An active TURBO signal turns on a light-emitting diode (LED) on the front panel of the system unit. No wait states are inserted for these memory cycles. Therefore, the cycle time is 335 nanoseconds. The bus controller outputs are not delayed. These cycles allow both 16-bit and 8-bit memory transfer operations.

- 2.3.2 One-Wait-State Memory Cycles
 MPU-driven memory cycles for standard, 16-bit memory peripherals
 have one wait state as shown in Figure 2-5. These cycles last
 500 nanoseconds from start to completion, and the bus controller
 outputs are not delayed. The following types of transfer
 operations use this type of memory cycle:
 - * An access to the on-board memory or the 3 megabyte memory expansion board with the TURBO signal inactive.
 - * An access to the system ROMs.
 - * An access to the TI compatible video board.
 - * A memory cycle with an active (low) expansion bus signal (MEM16-).

One-wait-state memory cycles allow both 16-bit and 8-bit memory transfer operations.




Figure 2-5 One-Wait-State MPU-Driven Memory Cycles

2.3.3 One-Wait-State I/O Cycles

Figure 2-6 shows an MPU-driven I/O read cycle and an MPU-driven I/O write cycle; each of which has one wait state. These cycles are performed for MPU-controlled I/O operations with an active (low) I/O expansion bus signal (IO16-). The bus controller outputs are delayed by 83 nanoseconds so that they do not become active until the middle of the Tc state. However, they still become inactive at the normal (end-of-cycle) time. These cycles require 500 nanoseconds for completion, and they support both 16-bit and 8-bit I/O transfer operations.




Figure 2-6 One-Wait-State MPU-Driven I/O Cycles

2.3.4 Four-Wait-State Cycles

Figure 2-7 shows an MPU-driven cycle with four wait states. MPU-controlled transfer operations are given four wait states if all of the following conditions are true:

- * Both MEM16- and IO16- are inactive (high) for an 8-bit data transfer operation.
- * The cycle is not an access to on-board memory or the 3 megabyte memory expansion board.
- * The cycle is not an access to the system ROMs.
- * The cycle is not a memory access to the TI compatible video board.

For four-wait-state cycles, the bus controller outputs are delayed by 83 nanoseconds so that they do not become active until the middle of the Tc state. However, they still become inactive at the normal (end-of-cycle) time. These cycles support only 8-bit transfer operations to either memory or the I/O space, and they require 1 microsecond for completion.




Figure 2-7 Four-Wait-State MPU-Driven Memory or I/O Cycle

2.3.5 Ten-Wait-State Cycles

Figure 2-8 shows an MPU-driven cycle with ten wait states. MPU-controlled access operations are issued ten wait states if all of the following conditions are true:

- * Both MEM16- and IO16- are inactive for a 16-bit data transfer operation.
- * The cycle is not an access to on-board memory or the 3 megabyte memory expansion board.
- * The cycle is not an access to the system ROMs.
- * The cycle is not a memory access to the TI compatible video board.

The ten-wait-state transfer mode allows the 16-bit MPU to handle word communications with 8-bit peripheral devices. The operation begins as a normal four-wait-state transfer operation, in which the 80288 outputs are delayed by 83 nanoseconds and the low data byte is transferred as normal.

At the end of the fourth wait state, the bus controller outputs are forced to their inactive states. This signals any device that is being written to that the current transfer operation is complete. If the MPU is attempting to read data, the data latch is clocked at this time. This causes the low-order data byte to be saved so that it can be read by the MPU at cycle completion. During the fifth wait state, the MPU forces address line ALTAO high and latches it, thus causing the high-order data byte to be transferred.

During the sixth wait state, the bus controller reactivates its output signals, and the cycle ends after the tenth wait state. The total cycle time for this type of cycle is two microseconds.

To an option board on the expansion bus, the ten-wait-state cycle appears to be two consecutive four-wait-state transfer operations except that the expansion bus signal (BALE) is not activated during the second (high-byte) transfer.




Figure 2-8 Ten-Wait-State MPU-Driven Memory or I/O Cycle

2.4 SYSTEM MEMORY

The BUSINESS-PRO system memory consists of the system ROMs, the on-board dynamic random-access memory (DRAM), and optional expansion DRAM. The following paragraphs describe the system memory.

2.4.1 Main Memory

The main logic board memory consists of 256 kilobytes of DRAM (bank 0) when SWl position 5 (between pins 5 and 6) is in the ON position. When SWl position 5 is in the OFF position, 512 kilobytes of main logic board memory are available. The address range for this memory space is 000000H through 07FFFFH. If the switch has four sections, the main logic board memory is automatically 512 kilobytes. When SWl position 4 (between pins 4-7) is in the ON position and the 128-kilobyte RAM option boards are installed (bank 1), the main logic board memory consists of 640 kilobytes. The address range is 080000H through 09FFFFH. for bank 1.

The 3 megabyte memory expansion board can accomodate up to 12 memory expansion modules, each pair with a capacity of 512 kilobytes. Thus, the on-board memory can be expanded by a total of 3 megabytes for a total memory size of 3.64 megabytes. The address range for this 3-megabyte expansion memory space is 100000H through 3FFFFFH.

The expansion RAM interface connector (header J3) on the main logic board provides power, address, data, and control lines for the 3 megabyte memory expansion board. Table 2-3 lists the header pin assignments.

NOTE

Switch l is a five-section, dual-inline-package (DIP) switch that provides all required manual switching for the main logic board. All references to the <u>closed</u> switch position in this section relate to the schematic representation of the switch. The <u>closed</u> position is equivalent to the position marked ON.

Table 2-3 RAM Expansion Signal Pin Assignments

| | | | | |
|--------|------------|----------|-----------------|--|
| Pin | Signal | Pin | Signal | |
| Number | Name | Number | Name | |
| | | | | |
| 01 | +5V | 02 | +5V | |
| 03 | +5V | 04 | +5V | |
| | | 06 | | |
| 05 | +5V | | GND | |
| 07 | GND | 08 | GND | |
| 09 | GND | 10 | WE- | |
| 11 | LBHE- | 12 | LA0 | |
| 13 | GND | 14 | LA19 | |
| 15 | LA20 | 16 | LA21 | |
| 17 | MDH- | 18 | $\mathtt{MDL}-$ | |
| 19 | RAS | 20 | GND | |
| 21 | XRAO | 22 | XRAl | |
| 23 | XRA2 | 24 | XRA3 | |
| 25 | XRA4 | 26 | XRA5 | |
| 27 | XRA6 | 28 | XRA7 | |
| 29 | XRA8 | 30 | CAS- | |
| 31 | MDIR | 32 | POH | |
| 33 | POL | 34 | SPE1- | |
| 35 | SPE2- | 36 | D0 | |
| 37 | Dl | 38 | D2 | |
| 39 | D3 | 40 | D4 | |
| 41 | D5 | 42 | D6 | |
| 43 | D7 | 44 | D8 | |
| 45 | D9 | 46 | D10 | |
| 47 | Dll | 48 | D10 | |
| 49 | D11 | 50 | D12 D14 | |
| 51 | D13 D15 | 50 52 | +5V | |
| | | | | |
| 53 | +5V | 54 | +5V | |
| 55 | +5V | 56 | GND | |
| 57 | GND | 58 | GND | |
| 59 | GND | 60 | GND | |

2.4.2 System ROMs

The system ROMs are two TMS47128 16-kilobit by 8-bit memory chips with a 250-nanosecond access time. The system memory can also accommodate 32-kilobit ROMs.

The system ROMs contain the system device service routines (DSRs), which are discussed in the <u>BUSINESS-PRO Software Technical Reference Manual</u>. The ROMs are accessed simultaneously at addresses 0F0000H through 0FFFFFH and FF0000H through FFFFFFH, where the eight most-significant bits are used to create the ROM chip select (ROMCS-) signal. Each of the ROMs holds one byte of a 16-bit word.

The ROM data buffers are controlled by the MPU via the memory read (BCMRDC-) command. Therefore, only the CPU can read the system ROMs, and they cannot be read by any bus masters or DMA devices.

2.5 MEMORY CONTROL LOGIC

The memory control logic provides the memory strobes and control signals, as well as address multiplexing for the on-board and expansion memory. The following paragraphs describe the subsystems of the memory control logic.

2.5.1 DMA Controller and Memory Page Register
The system uses two 8237A DMA controller chips and an LS612 memory mapper chip (memory page register) to provide a DMA interface that is compatible with the IBM Personal Computer AT (PC-AT). These three chips implement four 8-bit channels and three 16-bit channels, all of which can access up to 16 megabytes of the system memory. These channels can operate as full bus masters, or they can use a fly-by transfer cycle to operate in the slave mode. In either case, a peripheral device generates the DMA request.

In the slave mode, the DMA controller generates the device acknowledge, the I/O strobe, and a system memory address in response to the DMA request. The 8237A chips generate the lower 16 address bits and the LS612 chip generates the upper 8 bits. The only function of the LS612 chip is to hold the current upper address bits; it cannot increment these bits across the 16-bit address boundaries. Therefore, all slave-mode transfer operations are limited to 64 kilobytes or 64 kilowords, depending on which transfer mode (byte or word) is selected.

During slave-mode operations, system memory access is limited to word boundaries (even addresses) for the 16-bit channels, whereas the 8-bit channels can access memory on either byte or word boundaries. The channel arbitration can be changed by reprogramming the 8237A chips, but the system is configured with the 16-bit channels on top of the 8-bit channels. Once an access is granted to a particular channel, that channel has control of the bus until it is ready to relinquish it to another channel.

In the master mode, the DMA controller provides only the device acknowledge signal in response to a DMA request, and the peripheral device then gains control of the bus by activating the MASTER- bus line to the DMA controller and generating the system address and the I/O or memory strobe. In this mode, the master device can use the refresh signal to perform its own memory refresh operations.

Memory refresh cycles can occur at 15-microsecond intervals (see paragraph 2.5.1.1 entitled DMA/Refresh Arbiter and Refresh Controller). Therefore, to prevent possible loss of memory refresh, data transfer operations (either slave or master) are limited to durations of 15 microseconds.

2.5.1.1 DMA/Refresh Arbiter and Refresh Controller. During normal system operations, the MPU has control of the system bus. However, on receiving a request from either the DMA controller or the refresh controller, the DMA/refresh arbiter removes bus control from the MPU and grants it to the requesting controller.

When either the DMA controller or the refresh sequence controller generates a request (DMARQ or LRFQ-, respectively), the refresh arbiter responds by generating the HOLD signal to the MPU and an acknowledge (DAK or RAK-) signal to the requesting controller after the MPU has activated HOLDA. This places the MPU in a hold condition and grants control of the system bus to the requesting controller. After completing its system bus cycles, the requesting controller relinquishes bus control by releasing the request. This signals the arbiter to release the MPU from its hold state.

To eliminate conflicts between simultaneous DMA and refresh requests, the refresh arbiter samples DMARQ and LRFQ- on alternate rising edges of the 24-megahertz system clock. Thus, the next rising clock edge following activation of the requests determines which of the requests is granted. Following power-up or after each bus-grant cycle, the first rising edge of the 24-megahertz system clock samples the LRFQ-.

During execution of certain instructions, which must not be interrupted by pending hold requests, the MPU chip can prevent the DMA controller or the refresh controller from gaining control of the bus by activating LOCK- to the refresh sequence controller. When active, this signal prevents the refresh arbiter from generating HOLD or either of the acknowledge signals.

The dual mode refresh generator generates special bus cycles to refresh the system dynamic random-access memory (DRAM). In response to an active RAK- from the refresh arbiter, the generator activates the REFRESH- control line and generates a memory read cycle. The active REFRESH- line enables an 8-bit refresh address onto the lower part of the system bus and enables the refresh portion of the LS612 page register. On completion of the memory cycle, the refresh address is incremented and saved for the next refresh cycle while the page register value remains constant.

Refresh cycles can occur at 15-microsecond intervals or as 8-cycle bursts at 120-microsecond intervals. The system software selects this optional burst-refresh operation by writing a 1 to ID1 at I/O port address 68H.

2.5.1.2 Memory Decode Logic. The memory decode logic generates control signals for the memory banks and some other miscellaneous control signals.

The memory bank decode logic generates eight sets of memory control signals from a decode of address bits MA19 through MA21. These signals include the column address strobe (CAS-), the high and low write enable (WEH- and WEL-) signals, and the high and low data buffer enable (MDH- and MDL-) signals. The decodes for memory banks zero and one reside on the main logic board, while those for memory banks two through seven are located on the 3-megabyte memory expansion board.

The miscellaneous decodes are as follows:

- * GlA- -- This line indicates that the current cycle is an access to the TI memory space and that the memory controller should generate a row/column address cycle.
- * TIVID- -- TI compatible video. This line enables 16-bit cycles for the alphagraphics video (AGV) board.
- * PCVDET- -- PC-AT video detect. This line detects accesses to the AGV memory space.
- * YL -- This line indicates that address lines MA17 and MA18 should be inverted to interchange the PC-AT and TI video memory spaces.
- * 64KSEL- -- 64K select. This line switches the DRAM address multiplexer to the 8-bit addressing mode for the 64K DRAMs in bank 1.
- * lMB- and lMB+ -- These lines become active for memory accesses below the l-megabyte address range.
- 2.5.1.3 Memory Cycle Generation Logic. The memory cycle generation logic provides the undecoded DRAM control strobes, the DRAM bank address, and the DRAM row/column address. The logic contains the following circuits:
 - * Input signal chopper
 - * Shift register pulse combiner
 - * Row address strobe (RAS) forming gate
 - * Bank address latch
 - * DRAM address multiplexer

The first three circuits function as a synchronous delay line and pulse forming network that generates the following signals:

- * Row address strobe (RAS)
- * Column address strobe (CAS-)
- * Multiplexer select (MUX)
- * Data buffer enable (MDH- and MDL-)
- * Write enable (WE-)
- * Address latch enable (373EN)

The input signal chopper uses the 12-megahertz system clock (12MHZ) to convert the MPU bus cycle status signals (S0 and S1) to short pulses during the beginning of a memory cycle. The resulting signals (RDOUT1-, RDOUT2-, WROUT1-, and WROUT2-) are then directed to the RAS forming gate, which uses them to generate RAS. RDOUT1- and WROUT1- are also directed to a PAL shift register, which uses them to generate other strobes.

The other circuits latch the DRAM bank address and bus buffer direction signals and handle the DRAM row and column address multiplexing. During refresh cycles, the DRAM address multiplexer shifts the 8-bit refresh address to allow refreshing of the 3-megabyte expansion memory board.

2.5.1.4 Parity Error Logic. This logic processes parity errors during CPU and DMA accesses to the 3-megabyte expansion memory board. During memory write operations, the logic generates a parity syndrome bit, and for memory read operations, it detects odd parity errors. This parity-error detection is disabled during DRAM refresh operations and can be triggered artificially by the diagnostic software.

High-byte and low-byte parity generation and error-detection functions are independent of each other. Parity-error detection causes the bank address and the high/low bank enable bits to be clocked into a register for subsequent reading by error-recovery software. The parity-error generator then produces a nonmaskable interrupt (NMI) to the MPU. The system software can subsequently clear the NMI.

2.6 I/O SUBSYSTEM

The I/O subsystem decodes ten I/O address lines for the I/O devices on the main logic board. To ensure correct transfer of data to 8-bit I/O devices during byte-wide I/O transfer operations, the CPU data buffers place the active data byte on the low byte of the system data bus. The I/O subsystem also

includes various output latches and the input buffer bit assignments and their uses.

- 2.6.1 I/O Decode Logic
 The I/O decode logic consists of an ALS138 decode/multiplexer,
 three I/O decode PALs, and the serial/parallel port decode PAL.
 Refer to Appendix D for the PAL device programming tables.
- 2.6.2 Real-Time Clock (RTC) and Nonvolatile RAM
 The nonvolatile RAM and the RTC store the system configuration information described in the <u>BUSINESS-PRO Software Technical Reference Manual</u>. In addition, the RTC provides normal RTC services for the system. A 6-volt battery pack supplies backup voltage to these chips to ensure that they remain operational in the absence of system power. The following paragraphs describe these circuits.
- 2.6.2.1 Battery Circuit. The 6-volt battery pack (between terminals 1 and 4 of the battery connector) is connected in parallel with the +5 volt supply. The series diodes (CR3 and CR5) drop the battery voltage to +4.8 volts for application to the nonvolatile RAM and the RTC.

Under normal operating conditions, the nonvolatile RAM, the RTC, and the CD4069 inverter receive their Vcc from the +5 volt power supply line via transistor Q3. Under these conditions, the inverter holds the nonvolatile RAM and RTC enable (NVENAB-) signal active (low).

In the event of a power loss or power shutdown, the 6-volt battery pack assumes the role of Vcc supply for the nonvolatile RAM and the RTC. During this transition period, RES- becomes active, and the inverter drives NVENAB- high to disable the nonvolatile RAM and the RTC outputs. Once the shutdown is complete, RES- deactivates, and the battery pack holds NVENAB-inactive via pullup resistor R45.

A second function of inverter U51 is to act as a buffer during the power-loss transition period to prevent glitches on the RES-line from momentarily activating NVENAB-.

2.6.2.2 Nonvolatile RAM. The HM6l16-LP supplies 2 kilobytes of nonvolatile memory for storing system configuration information. The MPU uses 2048 I/O port addresses to access this nonvolatile RAM, which cannot be accessed by any other device, including a bus master. The 2048 I/O port addresses do not appear on the expansion bus. That is, the I/O strobes are inhibited when this memory space is recognized. Therefore, devices that ignore the upper I/O port addresses are not activated. The 2 kilobytes of CMOS RAM may also be disabled by software (I/O port 68H, bit 2). The BUSINESS-PRO Software Technical Reference Manual defines the nonvolatile RAM I/O port addresses.

- 2.6.2.3 Real-Time Clock. The MC146818 chip contains the RTC and 64 bytes of CMOS RAM. The RTC uses 14 bytes of this RAM for its internal operations, while the remaining 50 bytes are reserved for system configuration information. The RTC uses the same port for both addresses and data. Therefore, an access to the internal RAM requires that two steps be performed in the following order:
 - 1. The RAM address to be accessed is placed on the data bus (JD bus) and an OUT instruction is sent to port 70H.
 - 2. For a write access, the data is placed on the JD bus, and a second OUT instruction is sent to port 71H. For a read access, an IN instruction is sent to port 71H. This returns the data from the selected RAM address to the arithmetic-logic (AL) register of the MPU.

Table 2-4 lists the RTC's internal RAM addresses and the data stored at each address. Addresses 00H through 09H contain ten bytes of date and time information. The remaining bytes contain diagnostic status and system configuration information.

Table 2-4 Real-Time Clock's Internal RAM Addresses

| Address | Description |
|--|---|
| 00H 01H 02H 03H 04H 05H 06H 07H | Byte 0 Seconds. Byte 1 Seconds alarm. Byte 2 Minutes. Byte 3 Minutes alarm. Byte 4 Hours. Byte 5 Hours alarm. Byte 6 Day of week. Byte 7 Date of month. Byte 8 Month. |
| 09Н 0АН | Byte 9 Year. Byte 10 Status register A: |

Bits 0 through 3:

Rate selection bits (RSO through RS3). These bits select a divider output frequency. The system initializes these bits to 0110, which selects a 1.024-kilohertz square-wave output frequency and a 976.562-microsecond periodic interrupt rate.

Table 2-4. Real-Time Clock's Internal RAM Addresses (Continued)

Address

Description

OAH

Bits 4 through 6:

The 22-stage divider bits (DV0 through DV2). These bits identify which time-base frequency is being used. The system initializes the divider to a 32.768-kilohertz time base.

Bit 7:

Update in progress bit (UIP). When high, this bit indicates that the time update cycle is in progress. When low, it indicates that the current date and time are available to be read.

OBH

Byte 11 -- Status register B:

Bit 0:

Daylight savings enabled bit (DSE). When high, this bit enables daylight savings time. When low, it enables standard time. The system initializes this bit to 0.

Bit 1:

The 24-hour/12-hour bit. When high, this bit indicates that the hours byte (byte 4) is in the 24-hour mode. When low, it indicates that the hours byte is in the 12-hour mode. The system initializes this bit to 1.

Bit 2:

Date mode bit (DM). When high, this bit indicates the binary format for the time and date calendar. When low, it indicates the binary coded decimal (BCD) format. The system initializes this bit to 0.

Bit 3:

Square-wave enabled bit (SQWE). When high, this bit sets the square-wave frequency as set by the rate-selection bits in register A. When low, it disables the square wave. The system initializes this bit to 0.

Table 2-4. Real-Time Clock's Internal RAM Addresses (Continued)

Address

Description

0BH

Bit 4:

Update-ended interrupt enabled bit (UIE). When high, this bit enables the update-ended interrupt. When low, it disables the interrupt. The system initializes this bit to 0.

Bit 5:

Alarm interrupt enable bit (AIE). When high, this bit enables the alarm interrupt. When low, it disables the interrupt. The system initializes this bit to 0.

Bit 6:

Periodic interrupt enable bit (PIE). When high, this bit enables the periodic interrupt. When low, it disables the interrupt. The rate bits and divider bits of register A specify the rate at which these interrupts occur. The system initializes this bit to 0.

Bit 7:

Set bit. When high, this bit sets the time update cycle to advance the counts at a rate of one per second. When low, it aborts any update cycle in progress, and the program can initialize the 14 time bytes without any further updates occurring until a 0 is written to this bit.

0CH

Byte 12 -- Status register C:

Bits 0 through 3:

Reserved bits.

Bits 4 through 7:

Flag bits (IRQF, PF, AF, and UF). These are read-only bits that are affected when the AIE, PIE, and UIE interrupts are enabled in register B.

Table 2-4. Real-Time Clock's Internal RAM Addresses (Continued)

Address

Address

Description

ODH

Byte 13 -- Status register D:

Bits 0 through 6:

Reserved bits.

Bit 7:

Valid RAM bit (VRB). This is a read-only bit that indicates the condition of the RTC's contents through the power sense pin. A low state of the power-sense pin indicates that the RTC has lost its power (dead battery). When high, the VRB indicates power on the RTC. When low, it indicates loss of RTC power.

OEH

Byte 14 -- Diagnostic status byte:

Bits 0 and 1:

Reserved bits.

Bit 2:

Time status indicator. When low, this bit indicates that the time is valid. When high, it indicates that the time is invalid.

Bit 3:

Fixed disk formatter/drive C initialization status bit. When low, this bit indicates that the formatter and disk drive are functioning properly and that the system can attempt an initial program load (IPL) operation. When high, it indicates that the formatter and/or drive C has failed initialization, thus preventing the system from attempting an IPL.

Bit 4:

Memory size miscompare bit. When low, this bit indicates that a power-up check has determined that the memory size is the same as that listed in the configuration register. When high, it indicates that the memory size is different.

Table 2-4. Real-Time Clock's Internal RAM Addresses (Continued)

Address

Description

OEH

Bit 5:

Incorrect configuration information bit. When low, this bit indicates that the equipment byte (byte 20) contains valid configuration information. When high, it indicates that the information is invalid.

Bit 6:

Configuration record checksum status indicator bit. When low, this bit indicates that the configuration record checksum is valid. When high, it indicates that the checksum is invalid.

Bit 7:

RTC power bit. When low, this bit indicates that the RTC has sufficient power. When high, it indicates that the RTC has lost its power.

OFH

Byte 15 -- Shutdown status byte:

The power-up diagnostics define the individual bits of this byte.

10H

Byte 16 -- Floppy disk drive type byte:

Bits 0 through 3:

Second disk drive type. These bits form a 4-bit binary code that defines the type of floppy disk drive that is installed as a second disk. The code definitions are as follows:

0000 -- No disk drive present.

0001 -- Double-sided floppy disk.

0010 -- High-capacity floppy disk.

0011 through 1111 -- Reserved.

Table 2-4. Real-Time Clock's Internal RAM Addresses (Continued)

Address Description

10H

Bits 4 through 7:

First disk drive type. These bits form a 4-bit binary code that defines the type of floppy disk drive installed as the first disk. The code definitions are as follows:

- 0000 -- No disk drive present.
- 0001 -- Double-sided floppy disk.
- 0010 -- High-capacity floppy disk.
- 0011 through 1111 -- Reserved.
- 11H Byte 17 -- Reserved byte.
- 12H Byte 18 -- Fixed disk drive type byte:

Bits 0 through 3:

Second disk drive type. These bits form a 4-bit binary code that defines the type of fixed disk drive installed as a second disk. The code definitions are as follows:

- 0000 -- No disk drive present.
- 0001 -- 306 cylinders, 4 heads, landing zone cylinder 305, write precompensation start cylinder 128.
- 0010 -- 615 cylinders, 4 heads, landing zone cylinder 615, write precompensation start cylinder 300.
- 0011 -- 615 cylinders, 6 heads, landing zone cylinder 615, write precompensation start cylinder 300.
- 0100 -- 940 cylinders, 8 heads, landing zone cylinder 940, write precompensation start cylinder 512.
- 0101 -- 940 cylinders, 6 heads, landing zone cylinder 940, write precompensation start cylinder 512.

Table 2-4. Real-Time Clock's Internal RAM Addresses (Continued)

| Address | Description |
|---------|--|
| 12н | 0110 615 cylinders, 4 heads, landing zone cylinder 615, no write precompensation. |
| | 0111 462 cylinders, 8 heads, landing zone cylinder 511, write precompensation start cylinder 256. |
| | 1000 733 cylinders, 5 heads, landing zone cylinder 733, no write precompensation. |
| | 1001 900 cylinders, 15 heads, landing zone cylinder 901, no write precompensation. |
| | 1010 820 cylinders, 3 heads, landing zone cylinder 820, no write precompensation. |
| | 1011 855 cylinders, 5 heads, landing zone cylinder 855, no write precompensation. |
| | 1100 855 cylinders, 7 heads, landing zone cylinder 855, no write precompensation. |
| | <pre>1101 306 cylinders, 8 heads, landing zone cylinder 319, write precompensation start cylinder 128.</pre> |
| | 1110 733 cylinders, 7 heads, landing zone cylinder 733, no write precompensation. |

1111 -- Reserved.

Bits 4 through 7:

First disk drive type. These bits form a 4-bit binary code that defines the type of fixed disk drive installed as a first disk. The code definitions are the same as those for the second disk drive (bits 0 through 3 above).

13H Byte 19 -- Reserved byte.

Table 2-4. Real-Time Clock's Internal RAM Addresses (Continued)

Address Description

14H Byte 20 -- Equipment byte:

Bit 0:

Floppy disk status bit. When high, this bit indicates that a floppy disk drive is installed. When low, it indicates that no floppy disk drives are present.

Bit 1:

Math coprocessor presence bit. When high, this bit indicates that a coprocessor is installed in the CPU. When low, it indicates that no coprocessor is present.

Bits 2 and 3:

Unused bits.

Bits 4 and 5:

Primary display bits. This 2-bit binary code indicates the type of display unit installed as a primary display. The code definitions are as follows:

- 00 -- Reserved.
- 01 -- The primary display is connected to the color graphics monitor interface in the 40-column mode.
- 10 -- The primary display is connected to the color graphics monitor interface in the 80-column mode.
- 11 -- The primary display is connected to the monochrome display and the printer interface.

Bits 6 and 7:

Floppy disk drive quantity bit. This 2-bit binary code indicates the number of floppy disk drives installed in the system. The code definitions are as follows:

00 -- One floppy disk drive installed.

Table 2-4. Real-Time Clock's Internal RAM Addresses (Continued)

Address

Description

01 -- Two floppy disk drives installed.

10 and 11 -- Reserved.

15H-16H

Bytes 21 and 22 -- Low and high base memory bytes. These two bytes indicate the total memory installed and available to the system. Valid sizes are as follows:

0100H -- 256 kilobytes of on-board RAM.

0200H-- 512 kilobytes of on-board RAM.

0280H -- 640 kilobytes total system memory consisting of 512 kilobytes of on-board RAM and 128 kilobytes of expansion board RAM.

17H-18H

Bytes 23 and 24 -- Low and high memory expansion bytes. These bytes indicate the total expansion memory installed and available to the system. Valid sizes are as follows:

0200H -- 512 kilobytes.

0400H -- 1024 kilobytes.

0600H -- 1536 kilobytes.

19H-2DH Bytes 25 through 45 -- Reserved bytes.

2EH-2FH Bytes 46 and 47 -- High and low checksum address bytes.

30H-31H Bytes 48 and 49 -- Low and high memory expansion bytes. These bytes indicate the total expansion memory installed and available to the system.

Valid sizes are as follows:

0200H -- 512 kilobytes.

0400H -- 1024 kilobytes.

0600H -- 1536 kilobytes.

| Table 2-4. Real-Time Clock's Internal RAM Addresses (Continued | Table | 2-4. | Real-Time | Clock's | Internal | RAM | Addresses | (Continued |
|--|-------|------|-----------|---------|----------|-----|-----------|------------|
|--|-------|------|-----------|---------|----------|-----|-----------|------------|

| Address | Description |
|---------|--|
| | Description |
| 32Н | Byte 50 Date century byte. This byte contains the BCD value for the current century. |
| 33Н | Byte 51 Information flag byte: |
| | Bits 0 through 5: |
| | Reserved bits. |
| | Bit 6: |
| | First user message. The setup utility uses this bit to generate a first user message following initial system setup. |
| | Bit 7: |
| | Memory expansion option bit. When high, this bit indicates that a memory expansion board is installed. |
| 34H-3FH | Bytes 52 through 63 Reserved for RTC operations |

2.6.3 Keyboard Interface

The keyboard interface receives serial data from the keyboard and converts it to parallel data for the system. It then generates an interrupt to signal the system that it has a data byte ready for transfer. The keyboard interface also allows a limited number of commands to be sent to the keyboard for diagnostic purposes.

The keyboard controller is an Intel 8042 microprocessor that performs all necessary scan code conversions and data serialization. A switch (SWI, pins 1 to 10) in the keyboard interface logic indicates to the keyboard controller whether the system monitor is monochrome or color. Placing this switch in its closed (ON) position activates the COLOR- signal to the keyboard controller. This signals the controller that a color monitor is installed.

The keyboard connector (J11) provides the following interface signals:

- * Pin 1 -- Keyboard clock (KBD CLK) to the keyboard
- * Pin 2 -- Serial data (KBD DATA) to and from the keyboard
- * Pin 3 -- Not used
- * Pin 4 -- Signal ground
- * Pin 5 -- Fused +5 volts
- * Pin 6 -- MOUSEDATA input from the mouse
- * Pin 7 -- Audio output (MONAUD) to the monitor
- * Pin 8 -- Signal ground

TI monitors provide convenience connectors that allow the keyboard to be connected to the system via the monitor base. Other monitor manufacturers may not provide this convenience connector, in which case the keyboard must be connected directly to J11 on the main logic board.

- 2.6.3.1 Receiving Data From the Keyboard. The keyboard sends 11-bit serial frames and a synchronizing clock to the keyboard interface. These frames contain the following bits:
 - * A start bit
 - * Eight data bits (one byte)
 - * An odd parity bit
 - * A stop bit

On receiving the stop bit, the keyboard controller disables the interface until the system accepts the data byte. If the parity bit is set, the controller automatically sends a RESEND command to the keyboard. If the controller is unable to receive the data correctly, it sets its output buffer contents to FFH and sets its status register parity bit to indicate a receive parity error.

If a keyboard frame transfer takes more than 2 milliseconds, the controller sets its output buffer contents to FFH and sets its status register receive time-out bit to indicate a time-out error. No retries are attempted for this type of error.

2.6.3.2 Sending Data to the Keyboard. The keyboard uses the same 11-bit serial frame format to send data to the keyboard as that used to receive keyboard data.

When a send data byte is available in the keyboard controller, the keyboard must begin clocking the frame within 15 milliseconds, and it must complete its clocking within 2 milliseconds. If the keyboard fails to meet the requirements, the controller sets its output buffer contents to FEH and sets its status register transmit time-out bit to indicate a time-out error.

- If a keyboard response to a data transmission contains a parity error, the controller sets its output buffer contents to FEH and activates both the transmit time-out bit and the parity error bit in its status register. No retries are attempted for any transmission error.
- 2.6.3.3 Keyboard Commands. The keyboard controller responds as indicated to the following valid commands at I/O port 64H:
 - * Command code 20H -- Read Keyboard Controller Command Byte. The controller places the current command byte in its output buffer.
 - * Command code 60H -- Write Keyboard Controller Command Byte. The controller places the next data byte to be written to I/O port address 60H in its command byte. The command byte contains the following bits:
 - Bit 0: Enable output-buffer-full interrupt. Setting this bit high causes the controller to generate an interrupt when placing data into its output buffer.
 - Bit 1: Reserved bit (set to 0).
 - Bit 2: System flag. The controller places the value written to this bit in its status register system flag bit.
 - Bit 3: Inhibit override. Setting this bit high disables the inhibit function of the keyboard.
 - Bit 4: Disable keyboard. Setting this bit high drives the keyboard clock low. This disables the keyboard interface and prevents data from being sent or received.
 - Bit 5: PC-AT mode. Setting this bit high programs the keyboard to support the PC-AT interface.
 - Bit 6: PC-AT mode.
 - Bit 7: Reserved bit (set to 0).

- * Command code AAH -- Self-Test. This command causes the controller to perform its internal diagnostic tests. If no errors are detected, the controller sets its output buffer contents to 55H.
- * Command code ABH -- Interface Test. This command causes the controller to test its keyboard clock and keyboard data lines. The controller then places one of the following test-result codes in its output buffer:
 - 00H: No error detected.
 - 01H: Keyboard clock line stuck low.
 - 02H: Keyboard clock line stuck high.
 - 03H: Keyboard data line stuck low.
 - 04H: Keyboard data line stuck high.
- * Command code ACH -- Diagnostic Dump. This command causes the controller to send the following to the system:
 - 16 bytes of controller RAM
 - Current state of input port
 - Current state of output port
 - Controller status word
- * Command code ADH -- Disable Keyboard Interface. This command activates bit 4 of the controller's command byte. Activating this bit drives the clock line low so that data cannot be sent or received.
- * Command code AEH -- Enable Keyboard Interface. This command clears bit 4 of the controller's command byte to re-enable sending and receiving.
- * Command code COH -- Read Input Port. This command causes the controller to place the data at its input port in its output buffer. This command should be used only when the controller output buffer is empty.
- * Command code DOH -- Read Output Port. This command causes the controller to place the data at its output port in its output buffer. This command should be used only when the controller output buffer is empty.

CAUTION

Bit 0 of the controller output port is connected to the system reset line. Writing a 0 to this bit can cause an accidental system reset when executing either the Write Output Port command or the Pulse Output Port command. Therefore, do not write a 0 to this bit.

- * Command code DlH -- Write Output Port. This command causes the controller to place in its output port the next byte of data written to I/O port 60.
- * Command code EOH -- Read Test Inputs. This command causes the controller to read the keyboard clock and the keyboard data inputs and to place the data in bits 0 and 1, respectively, of the controller output buffer.
- * Command codes FOH through FFH -- Pulse Output Port. This command causes the controller to pulse 1 or more of bits 0 through 3 of its output ports low for approximately 6 microseconds. Setting any one of command bits 0 through 3 low, indicates that its corresponding output port bit should be pulsed.
- 2.6.3.4 Keyboard Interface I/O Ports. The keyboard controller contains an 8-bit input port (PlO through Pl7), an 8-bit output port (P20 through P27), and a 2-bit test input port (TESTO and TESTI). The port bit definitions are as follows:
 - * Inputs P10 through P15 -- Not used.
 - * Input P16 -- COLOR-. When high, this bit indicates that the primary display is connected to a monochrome interface. When low, it indicates that the primary display is attached to a color graphics interface.
 - * Input P17 -- Keyboard inhibit. When low, this bit indicates that keyboard operations are inhibited. When high, it indicates that keyboard operations are not inhibited.
 - * Output P20 -- System reset. When low, this bit initiates a system software reset.
 - * Output P21 -- Gate A20.
 - * Outputs P22 and P23 -- Not used.

- * Output P24 -- Keyboard interrupt. When high, this bit indicates that the controller output buffer has a data byte ready for transfer.
- * Output P25 -- Not used.
- * Output P26 -- Keyboard clock output.
- * Output P27 -- OUTDATA. Data output to the keyboard.
- * Test input TEST0 -- Keyboard clock input.
- * Test input TEST1 -- Keyboard data input.

2.6.4 Parallel Printer Port

The printer port (J9) connects 8-bit, parallel data to the printer and control signals between the printer and the printer interface logic.

The STROBE- signal strobes the parallel data bytes (DATAO through DATA7) into the printer. The printer then activates the BUSY signal to indicate to the CPU that it is busy and cannot accept another character. Upon completion of the current printing operation (printing the received character), the printer deactivates BUSY and momentarily activates the acknowledge (ACK-) signal. The rising edge of ACK- generates an interrupt to the CPU if the interrupt enable (INTREN) line is active.

When operating in the PC-AT mode (TI/IBM set low), switch 2 (SW1, pins 2 to 9) sets the parallel port as either port 1 (SW1 open) or port 2 (SW1 closed). In TI mode this parallel port is at I/O address 01H, 02H, and 03H.

To allow normal data flow to the printer after reset, the printer data latch at address 02H for the TI mode or address 378H (or 278H if configured as port 2) for the PC-AT mode is enabled. PAL device U85 decodes these addresses to generate PARDAT-. I/O write signal YIOW- and I/O read signal BIOR- enable PARDAT-through two sections of OR gate U91 to generate PDATW- and PDATR-, respectively. PDATW- strobes data from the ID bus onto the DATA bus during a write operation, and PDATR- enables data from the DATA bus onto the ID bus during a read operation. This loopback arrangement allows the software to read the last byte of data sent to the printer.

Unique data can be read from the printer by disabling the output of data latch U86 while it is reading from the DATA bus. This is done by setting bit 7 of I/O port 68 high, thus deactivating printer data enable signal PTRDATEN-. The source of any data read during this time is the option device connected to the parallel port.

Some control and status signals for the TI mode and the PC-AT mode are of different polarities and/or bit assignments. Appendixes B and C contain the I/O maps for the TI and PC-AT modes, respectively.

Table 2-5 lists and describes the printer port input and output signals and shows the pin assignments for the 25-pin main logic connector (J9) and the 36-pin connector at the other end of the printer cable. The table also describes the functions of each signal.

Table 2-5 Parallel Printer Port Pin Assignments

| Signal Name | Function | Source | Port Connector Pin Number | |
|---------------------------|---|---------|--|--|
| STROBE- | Strobes data into the printer on its falling edge. | System | 1 | 1 |
| DATA0 through DATA7 | Data bit | System | 2 through 9 | 2 through 9 |
| ACK- | Indicates that another character can be accepted | Printer | 10 | 10 |
| BUSY | Indicates that another data byte cannot be accepted | Printer | 11 | 11 |
| PAPOUT | Indicates that the printer is out of paper | Printer | 12 | 12 |
| SLOT | Indicates that the printer is on line | Printer | 13 | 13 |
| AUTOFD- | Indicates that the printer is to line feed on carriage return | System | 14 | 14 |
| ERROR- | Indicates a printer error | Printer | 15 | 32 |
| INIT- | Resets printer | System | 16 | 31 |
| SLCTIN- | Always low | System | 17 | 36 |
| | Return | | 18 19 20 21 22 23 24 25 | 33 21 20 23 25 27 29 30 |

2.6.5 Serial Port

The serial interface is a fully programmable, PC-AT compatible port that provides asynchronous communications between the system and various serial devices such as serial printers, dumb terminals, and mouses. The port can be programmed to add or remove either a start bit, a stop bit, or a parity bit. A programmable baud-rate generator provides operations in the range of 50 through 56 000 bauds (Table 2-6).

The principal elements of the port are an NS16450 communications controller and some line buffers and receivers. Switch 3 (SW1, pins 3 to 8) configures the port as either port 1 (switch 3 open) or port 2 (switch 3 closed). The CPU handles all communications with the serial port options by addressing the appropriate port and setting bits in the modem control register of the controller or reading bits of the modem status register.

CAUTION

Since the mouse (which is plugged into the system monitor) also uses this port, <u>do not</u> plug any other device into the serial port connector when the mouse is present.

The serial port interface uses a 25-pin, male, D-type connector (J8) located on the BUSINESS-PRO main circuit board. Table 2-6 lists and defines the individual pins of the serial port connector. Pins 9 through 19, 21, and 23 through 25 are not connected.

Table 2-6 RS-232 Serial Interface Divisors Using 1.8432 MHZ Crystal

| Desire | d Divisor | Used to | Error Pero | centage |
|----------|-------------|-------------|--------------|---------------|
| Baud Rat | te Generate | e 16X Clock | Between Desi | ired & Actual |
| | | | | |
| 56 000 | (NOTE 1) 2 | | 2.86 | |
| | (NOTE 1) 3 | | - | |
| | (NOTE 1) 6 | | | |
| 9 600 | 12 | | <u></u> | |
| 7 200 | 16 | | | |
| 4 800 | 24 | | | |
| 3 600 | 32 | | | |
| 2 400 | 48 | | · | |
| 2 000 | 58 | | 0.69 | |
| 1 800 | 64 | | | |
| 1 200 | 96 | | | |
| 600 | 192 | | | |
| 300 | 384 | | | |
| 150 | 768 | | | |
| 134. | . 5 857 | | 0.058 | |
| 110 | 1047 | | 0.026 | |
| 75 | 1536 | | | |
| 50 | 2304 | | | |
| | | | | |
| NOTE: | | | | |

1. Not supported by ROM.

| | Pin | Source | Definition |
|-----------|-----|--------|-----------------------------|
| - 180 | | | |
| | 1 . | System | Chassis ground |
| | 2 | System | Transmit data (TXDAT) |
| | 3 | Option | Receive data (RXDAT) |
| | 4 | System | Request-to-send (RTS) |
| | 5 | Option | Clear-to-send (CLTSD) |
| | 6 | Option | Data-set ready (DSRD) |
| | 7 | System | Logic ground |
| | 8 | Option | Data carrier detect (CARDT) |
| | 20 | System | Data terminal ready (DTR) |
| | 22 | Option | Ring indicator (RI) |

Table 2-7 Serial Port Pin Assignments

The following paragraphs describe the various serial port controller input and output signals.

- 2.6.5.1 Clear-to-Send Signal. The clear-to-send (CLTSD) signal is an input signal that indicates that the option connected to the serial port is ready to accept data from the system. The CPU can test the condition of this signal by reading bit 4 of the modem status register. Bit 0 of this register indicates whether the condition of CLTSD has changed since the last reading.
- 2.6.5.2 Data-Set Ready Signal. The data-set ready (DSRD) signal is an input signal indicates that the option is ready to establish a communication link for the purpose of exchanging data with the system. The CPU can test the condition of this signal by reading bit 5 of the modem status register. Bit 1 of this register indicates whether the condition of DSRD has changed since the last reading.
- 2.6.5.3 Data Carrier Detect Signal. The data carrier detect (CARDT) signal is an input signal that indicates that the option has detected a data carrier. The CPU can test the condition of this signal by reading bit 7 of the modem status register. Bit 3 of this register indicates whether the condition of CARDT has changed since the last reading.

- 2.6.5.4 Ring Indicator Signal. The ring indicator (RI) signal is an input signal that indicates that the option has detected a telephone ringing signal. The CPU can test the condition of this signal by reading bit 6 of the modem status register. Bit 2 of this register indicates whether RI has changed from its active state to its inactive state since the last reading.
- 2.6.5.5 Data Terminal Ready Signal. The data terminal ready (DTR) signal is an output signal that indicates to the option that the system is ready to communicate. The CPU activate DTR by programming bit 0 of the modem control register to its active condition. A system reset operation sets this bit to its inactive state.
- 2.6.5.6 Request-to-Send Signal. The request-to-send (RTS) signal is an output signal that informs the option that the system is ready to send data. The CPU can activate RTS by programming bit 1 of the modem control register to its active condition. A system reset operation sets this bit to its inactive state.
- 2.6.6 Timing Services
 The BUSINESS-PRO main logic board provides separate timers for TI and PC-AT operations. These timers are identical except that the PC-AT compatible timer has a readable status register and is accessible in both modes, whereas the TI compatible timer can only be accessed in the TI mode. The following paragraphs describe these timers.
- 2.6.6.1 TI Compatible Timer. This timer uses an Intel 8253-5 counter/timer to provide a programmable speaker oscillator and two programmable interval timers (A and B). The speaker oscillator output and the interrupts generated by timers A and B are masked out for PC-AT operations. Therefore, these signals are valid only for TI operations.

The speaker oscillator clock input is a 1.19-megahertz square wave signal (1.19MHZ). Internal division of this high-frequency input clock provides a range of audio outputs (SPKOUT) to the speaker that can be as low as 18 Hertz. This arrangement (division of the high-frequency input) enhances the quality of the musical tones provided by the oscillator. Another feature of the oscillator is its ability to allow interruption of output tones without the need for reprogramming. This is done by internally gating the input clock with the speaker enable (SPKEN) signal (I/O port address 00H bit 0).

The second timer (timer A) is designed for system applications. Timer A uses a 600-kilohertz clock input to generate the output signal called 530UTl. The rising edge of 530UTl generates an interrupt (INTTl) if in TI mode and the timer A enable (TIMAEN)

signal (I/O port address 00H bit 1) is high. Toggling TIMAEN low resets the interrupt and holding it low completely disables the interrupt. INTTl generates a level-3 (IRO3) interrupt to interrupt controller U31. The expansion bus can also generate this level-3 interrupt via expansion bus interrupt signal XIR3.

The third timer (timer B) is for special purpose timing applications. Timer B uses the 600-kilohertz clock input to generate the output signal called 530UT2. The rising edge of 530UT2 generates an interrupt (INTT2) if in TI mode and the timer B enable (TIMBEN) signal (I/O port address 00H bit 2) is high. Toggling TIMBEN low resets the interrupt, and holding it low completely disables the interrupt. INTT2 generates a level-2 (IRO2) interrupt to interrupt controller U31. The expansion bus can also generate this level-3 interrupt via expansion bus interrupt signal XIR9.

- 2.6.6.2 PC-AT Compatible Timer. The PC-AT compatible timer uses an Intel 8254-2 counter/timer, which is functionally identical to the 8253-5 device except for its extra read-only status register. All three timing units are clocked by the 1.19-megahertz square wave and their outputs are as follows:
 - * First timer -- Interrupt IR00. This interrupt is valid for PC-AT operation but is masked out for the TI mode.
 - * Second timer -- 540UTl. This output provides timing service for the refresh circuitry.
 - * Third timer -- 540UT2. This output provides an audio input to the speaker amplifier for the PC-AT mode. Interruption of output tones may be accomplished without reprogramming the timer. This is done by writing to I/O port address 61H bit 0 (low disabled) GATESPIC signal. This signal (540UT2) is also masked out for TI operations.
- 2.6.6.3 Speaker Amplifier. The speaker amplifer is an LM386 operational amplifier that provides an audio output (MONAUD) to the 8-ohm monitor speaker. The amplifier also allows mixing of audio signals from external devices (option expansion boards). These external audio signals are available at expansion bus connector J6 and are applied to the amplifier's summing input. An attenuator network (resistors R40 and R41) ensure that the audio inputs (SKDTB and SPEAKER) do not overdrive the amplifier whose normal gain is 20.

TI monitors provide an internal speaker and some volume-control circuits. If a TI monitor is used, a jumper between terminals El and E2 provides a path from the amplifier output to the monitor speaker via keyboard connector Jll and a connector on the monitor base. If a TI monitor is not used, an external speaker cable can be connected between terminals El and E3 to provide a path for the amplifier output. In this case, the speaker may be located

within the system unit, and some additional circuitry may be required to obtain the desired volume.

2.6.7 Interrupt System
The BUSINESS-PRO interrupt logic can encode 15 separate interrupts to activate any one of the CPU's 15 interrupt routines. A nonmaskable interrupt (NMI) is also available to provide very high-priority interrupts. Table 2-8 lists the interrupt levels and defines their uses in the TI and/or the PC-AT mode. The paragraphs that follow Table 2-8 describe the interrupt system.

Table 2-8 BUSINESS-PRO Interrupt Levels

| Interrupt | | -AT Mode | Bus | TI Mode |
|-----------|-----|----------------------------------|-------------|----------------------------------|
| | | Use | Pin | Use |
| NMI | A01 | Parity error | A01 | Parity error or vertical retrace |
| IR00 | N/A | Timer 0 | D03 | Comm port 1 |
| IR01 | N/A | Keyboard | D04 | Comm port 2 |
| IR02 | N/A | Cascade for IR08 through IR15 | B04 | XIRQ9 or timer 2 |
| IR08 | N/A | RTC | N/A | Not used |
| IR09 | B04 | Reserved | See IR02 | Not used |
| IR10 | D03 | Communication port 1 | See IR00 | Not used |
| IR11 | D04 | Communication port 2 | See IR01 | Not used |
| IR12 | D05 | Reserved | N/A | Not used |
| IR13 | N/A | Math coprocessor | See IR07 | Not used |
| IR14 | D07 | Winchester drive | See IR06 | Not used |
| IR15 | D06 | Reserved | N/A | Not used |

Table 2-8 BUSINESS-PRO Interrupt Levels (Continued)

| Interrupt Level | PC- Bus Pin | AT Mode Use | | Bus Pin | TI Mode Use |
|--------------------|-------------------|-------------------------------|----------|------------|--|
| IRO3 | B25 | Serial port 2 o tape drive | or | B25 | Serial port 2, tape drive, or timer 1 |
| IRO4 | B24 | Serial port 1 | | B23 | Parallel port 2 or Ethernet |
| IR05 | B23 | Ethernet or parallel port 2 | } | B24 | Serial port 1 or parallel printer |
| IR06 | B22 | Floppy disk | | B22 D07 | Floppy disk Winchester drive |
| IR07 | B21 | Parallel port l | - | B21 | Parallel port 1, keyboard, or math coprocessor |

NOTE:

The interrupt levels in this table are listed in their order of priority. That is, the NMI has the highest priority and IR07 has the lowest priority.

2.6.7.1 Interrupt Levels 0 Through 15. The principal elements of the interrupt logic are two 8259A programmable interrupt controllers, which are cascaded in IBM PC-AT compatible mode and are programmed for edge-sensitive interrupt detection. These devices prioritize the incoming interrupts, provide interrupt masking, and generate an interrupt vector to the CPU during an interrupt acknowledge cycle (INTA- active). A set of OR gates allow some of the interrupt levels to be shared. A set of multiplexers allow switching between TI and PC-AT compatible interrupts.

During the interrupt acknowledge cycle, the interrupt controller's internal decoding logic array enables the contents of the I/O data bus onto the system data bus. This data (which is expected to be the vector from the programmable interrupt controller) cannot be disabled. Therefore, the system can have no other interrupt controllers.

All expansion interrupt signals are terminated by either a pulldown resistor pack to ground or a pullup resistor pack to +5

volts. Generally, the expansion interrupts shared by other interrupts in the TI mode are pulled down, while all others are pulled up.

2.6.7.2 Nonmaskable Interrupt. The main function of the NMI is to detect parity errors in the memory system, but the TI compatible video option board can also use it to indicate the vertical synchronization function if it has been enabled by software. During a nonmaskable interrupt condition, the NMI input to the MPU must remain active (high) for a minimum of 350 nanoseconds to be recognized by the MPU. Also, to ensure proper recognition, the NMI line must remain inactive for a minimum of 350 nanoseconds between consecutive NMIs. In the case of simultaneously occurring NMIs, it is possible that only one will be recognized.

NMIs can be masked out to allow testing of the memory system without possible interruption by parity errors. This can be done by performing an I/O write operation to port address 61H with either bit 2 high (on-board NMIs) or bit 3 high (expansion board NMIs). An I/O write operation to port address 70H with bit 7 high masks out all NMIs.

2.7 EXPANSION BUS INTERFACE

The expansion bus interface board contains the I/O expansion bus interface logic, including all necessary bus connectors and passive termination. The board mounts above the main logic board in the system enclosure and connects to the main logic via a small board called the vertical board. A common wiring harness connects voltages from the power supply to both the bus interface board and the main logic board.

The expansion bus interface provides the capability of adding memory-mapped and I/O-mapped devices to the system. The interface provides seven DMA channels and an interrupt system for devices that require interrupts for efficient operation. It provides 14 slots with fourteen 62-pin connectors and eleven 38-pin connectors. These slots can accommodate any or all of the following option boards:

- * Six full-length, PC-AT compatible boards with 16-bit DMA channels.
- * Two full-length, PC-AT compatible boards with 8-bit DMA channels.
- * Five half-size boards with 16-bit DMA channels.
- * One half-size board with an 8-bit DMA channel.

Logic sheet 26 (see Appendix E) shows the expansion bus connectors. Table 2-9 lists the connector pin numbers and their corresponding signals. These signals are defined as follows:

- * 6BUS -- Expansion bus clock. This 6-megahertz, 50 percent duty cycle clock provides synchronization for the expansion bus option boards.
- * XDO through XD15 -- Expansion data bus. These bidirectional data lines carry data between the expansion interface and the CPU, the system memory, and the I/O interface.
- * WAIT- -- Devices on the expansion bus generate this signal to indicate to the MPU or the DMA controller that the current memory cycle or I/O cycle needs to be extended.
- * AEN -- Address enable. The DMA controller activates this line to indicate that it has acquired control of the address bus, the data bus, and the read/write control signals from the MPU.
- * XAO through XA19 -- Expansion address bus. These lines are driven by either the CPU, the DMA controller, or a bus master to address memory and I/O devices within the system. These lines are latched by the falling edge of BALE during CPU driven cycles.
- * DRST -- Device reset. A system power-up operation generates this signal to initialize the logic on the expansion bus option boards.
- * SPEAKER -- This line carries audio from the expansion bus option boards to the system speaker amplifier. This signal does not appear on the edge connectors but may be jumpered to via connector J6 on the expansion bus interface board.
- * OWS- -- Zero wait states. An option board generates this signal to indicate to the system that it needs no additional wait states to complete the cycle. The minimum default for any device on the I/O bus is one wait state.
- * MWTC- and LMWTC- -- Memory write control and lower memory write control. When active (low), these lines indicate that a memory write operation is in progress. MWTC- is active for all memory write cycles, while LMWTC- is active only for write cycles to the lower l-megabyte memory space. These signals can be masked by software.

- * MRDC- and LMRDC- -- Memory read control and lower memory read control. When active (low), these lines indicate that a memory read operation is in progress. MRDC- is active for all memory read cycles, while LMRDC- is active only for read cycles to the lower l-megabyte memory space. These signals can be masked by software.
- * IOWC- -- I/O write control. When active, this line indicates that an I/O write operation is in progress.
- * IORC- -- I/O read control. When active, this line indicates that an I/O read operation is in progress.
- * 14.3MHZ -- This 14.318-megahertz (70-nanosecond period, 50 percent duty cycle) clock is provided to accommodate any PC-AT compatible option boards that may require it.
- * BA17 through BA23 -- Upper address lines. These lines extend the addressing capability of the expansion address bus to 16 megabytes. These lines are not latched during MPU cycles, and the active (high) state of BALE can be used to guarantee their validity. I/O options latch these lines on the falling edge of either BALE or address enable (AEN) during DMA cycles.
- * BALE -- The CPU uses this line to indicate that it is placing a valid address on the address bus. When used in conjunction with AEN, this signal indicates that the address is valid. BALE is forced high during DMA and refresh cycles.
- * NMI- -- Nonmaskable interrupt. The nonmaskable interrupt signal logic uses this signal to generate an NMI input to the MPU. This signal normally indicates a system parity error condition.
- * IRQ3 through IRQ7 and IRQ9 through IRQ15 -- An I/O device uses these lines to indicate to the CPU that the device requires attention. In the event that more than one device requires service at the same time, IRQ9 through IRQ15 are cascaded from a slave interrupt controller at level 2. Thus, these devices have a higher priority than the direct input devices at interrupt levels IRQ3 through IRQ7.
- * DRQ0 through DRQ3 and DRQ5 through DRQ7 -- DMA request. When active (high), these lines indicate to the DMA controller that a peripheral device requires attention. Each of these lines is associated with 1 of 7 DMA channels. Channels 0 through 3 provide 8-bit data transfers; channels 5 through 7 provide 16-bit data transfers.

- * DACKO- through DACK3- and DACK5- through DACK7- -- DMA acknowledge. The DMA controller uses these lines to acknowledge requests from peripheral devices. Each of these lines is associated with one of the 7 DMA channels.
- * T/C -- Terminal count. The DMA controller activates this line during a DMA data transfer operation to indicate that the last data byte has been sent.
- * REFRESH- -- The DMA controller or bus master activates this line to indicate that a memory refresh cycle has been requested or is in progress.
- * XBHE- -- Expansion bus high enable. The falling edge of BALE latches this signal to indicate that an upper data bus (XD8 through XD15) transfer operation is in progress.
- * MASTER- -- An external bus master that desires to gain control of the system, activates this line after activating its associated DRQ line and receiving the appropriate DACK-. If the bus master requires more than 15 microseconds to complete its operation, it must also gain control of the system memory refresh to prevent possible corruption of system memory. The presence of a coprocessor in the CPU limits DMA (master) cycles to 500 microseconds.
- * MEM16- -- An option board generates this signal to indicate to the system that it is capable of performing 16-bit memory data transfer operations.
- * IO16- -- An option board generates this signal to indicate to the system that it is capable of performing 16-bit I/O data transfer operations.

Table 2-9 Expansion Bus Pin Assignments

| Number Name Name | | | | | | | | |
|---|--|--|--|---|--|---|---|--|
| A02 XD7 B02 DRST C02 BA23 D02 IO A03 XD6 B03 +5V C03 BA22 D03 IR A04 XD5 B04 IRQ9 C04 BA21 D04 IR A05 XD4 B05 -5V C05 BA20 D05 IR A06 XD3 B06 DRQ2 C06 BA19 D06 IR A07 XD2 B07 -12V C07 BA18 D07 IR A08 XD1 B08 OWS- C08 BA17 D08 DA A09 XD0 B09 +12V C09 MRDC- D09 DR A10 WAIT- B10 GND C10 MWTC- D10 DA A11 AEN B11 LMWTC- C11 XD8 D11 DR A12 XA19 B12 LMRDC- C12 XD9 D12 DA A13 XA18 B13 IOWC- C13 XD10 D13 DR A14 XA17 B14 IORC- C14 XD11 D14 DA A15 XA16 B15 DACK3- C15 XD12 D15 DR A16 XA15 B16 DRQ3 C16 XD13 D16 +5 A17 XA14 B17 DACK1- C17 XD14 D17 MA A18 XA18 B13 IRQ7 A22 XA9 B22 IRQ6 A23 XA8 B23 IRQ5 A24 XA7 B24 IRQ4 A25 XA6 B25 IRQ3 | | | | | | | | Signal Name |
| A27 XA4 B27 T/C A28 XA3 B28 BALE A29 XA2 B29 +5V A30 XA1 B30 14.3MHZ A31 XA0 B31 GND | A01 A02 A03 A04 A05 A06 A07 A08 A09 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 A22 A23 A24 A25 A26 A27 A28 A29 A30 | NMI- XD7 XD6 XD5 XD4 XD3 XD2 XD1 XD0 WAIT- AEN XA19 XA18 XA17 XA16 XA15 XA14 XA13 XA12 XA11 XA10 XA9 XA8 XA7 XA8 XA7 XA6 XA5 XA4 XA3 XA2 | B01 B02 B03 B04 B05 B06 B07 B08 B10 B11 B12 B13 B14 B15 B16 B17 B18 B19 B20 B21 B22 B23 B24 B25 B26 B27 B28 B29 | GND DRST +5V IRQ9 -5V DRQ2 -12V OWS- +12V GND LMWTC- IOWC- IORC- DACK3- DRQ3 DACK1- DRQ1 REFRES 6BUS IRQ7 IRQ6 IRQ5 IRQ4 IRQ3 DACK2- T/C BALE +5V | C01 C02 C03 C04 C05 C06 C07 C08 C09 C10 C11 C12 C13 C14 C15 C16 C17 C18 | XBHE- BA23 BA22 BA21 BA20 BA19 BA18 BA17 MRDC- MWTC- XD8 XD9 XD10 XD11 XD12 XD13 XD14 | D01 D02 D03 D04 D05 D06 D07 D08 D09 D10 D11 D12 D13 D14 D15 D16 D17 | MEM16- IO16- IRQ10 IRQ11 IRQ12 IRQ15 IRQ14 DACK0- DRQ0 DACK5- DRQ5 DACK6- DRQ6 DACK7- DRQ7 +5V MASTER- GND |

Section 3

Power Supply

3.1 POWER SUPPLY OUTPUT VOLTAGES

This section contains tabulated information about the BUSINESS-PRO computer's power supply output voltages. The nominal output voltages of the power supply are listed in Table 3-1.

3.2 BUSINESS-PRO POWER CONSUMPTION

Table 3-2 is a list of the basic electrical components that make up the BUSINESS-PRO, along with the amount of power consumed by each item.

| Nominal Output Voltage | Average Maximum Current | Maximum Surge Current | Tolerance (Percent) | Peak-to-Peak Ripple |
|---------------------------|-------------------------------|-----------------------------|------------------------|------------------------|
| +5.1 Vdc (Reg) | 25.0 Amperes | | +3, -2 | 50 millivolts |
| +12.0 Vdc (Reg) | 7.5 Amperes | 10.8 Amperes | +/- 5 | 100 millivolts |
| -12.0 Vdc | 0.8 Amperes | | +/- 8 | 100 millivolts |

Table 3-1 Power Supply Nominal Output Voltages

Table 3-2 Power Configuration Table

| Device | | | Amperes | | |
|-----------------------|-------|------|---------|-------|-------|
| | | | | | |
| Main Logic Board | 5.50 | 0.05 | 0.05 | 18.7 | |
| Fan | | 0.30 | | 3.6 | |
| 3 Megabyte RAM | 1.50 | | | 7.5 | |
| Mouse | 0.25 | | | 2.0 | |
| Keyboard | 0.40 | | | 2.0 | |
| PC-AT CRT Controller | 1.50 | | | 7.5 | Fl |
| TI CRT Controller | 1.50 | | | 7.5 | F2 |
| Speech | 1.50 | 0.20 | 0.10 | 11.1 | F3 |
| LAN | 1.70 | | | 8.5 | F4 |
| Tape Controller | 1.50 | | | 7.5 | F6 |
| Winchester Controller | 1.00 | | | 5.0 | Hl |
| Floppy Controller | 0.75 | | | 3.8 | Н2 |
| TI Communication | 0.31 | 0.05 | 0.05 | 2.8 | H4 |
| TI Communication | 0.31 | 0.05 | 0.05 | 2.8 | н5 |
| Winchester Drive | 1.00 | 1.50 | | 23.0 | P1/P2 |
| Winchester Drive | 1.00 | 1.50 | | 23.0 | P3/P4 |
| Cartridge Tape | 1.00 | 2.00 | | 29.0 | P5 |
| Floppy Disk | 0.50 | 1.00 | | 14.5 | P6 |
| Totals | 21.37 | 6.65 | 0.25 | 179.8 | |




Figure 3-1 Main Logic Board Power Connector

Table 3-3 Main Logic Board Power Connector Pinouts

| Pin Number | Output | Wire Color |
|---------------|---------|---------------|
| 1 | +5 Vdc | Red |
| 2 | +5 Vdc | Red |
| 3 | +5 Vdc | Red |
| 5 | +12 Vdc | Yellow |
| 6 | Ground | Black |
| 7 | +5 Vdc | Red |
| 8 | Ground | Black |
| 9 | Ground | Black |
| 10 | Ground | Black |




Figure 3-2 Expansion Bus Board Power Connector

Table 3-4 Expansion Bus Board Power Connector Pinouts

| Pin Number | Output | Wire Color |
|---------------|---------|---------------|
| 1 | +12 Vdc | Yellow |
| 3 | +5 Vdc | Red |
| 4 | Ground | Black |
| 5 | -12 Vdc | Green |
| 6 | +5 Vdc | Red |
| 7 | Ground | Black |




Figure 3-3 Disk Drives 1 Through 4 Power Connector

Table 3-5 Disk Drives 1 Through 4 Power Connector Pinouts

| Pin Number | Output | Wire Color |
|---------------|---------|---------------|
| 1 | +12 Vdc | Yellow |
| 2 | Ground | Black |
| 3 | Ground | Black |
| 4 | +5 Vdc | Red |




Figure 3-4 Disk Drives 5 and 6 Power Connector

Table 3-6 Disk Drives 5 and 6 Power Connector Pinouts

| Pin Number | Output | Wire Color |
|---------------|---------|---------------|
| 1 | +12 Vdc | Yellow |
| 2 | Ground | Black |
| - 3 | Ground | Black |
| 4 | +5 Vdc | Red |

Section 4

Keyboard

4.1 GENERAL

The BUSINESS-PRO keyboard provides both TI Professional Computer (TIPC) and IBM Personal Computer AT (PC-AT) capabilities. This easy-to-use keyboard includes the following advanced design features:

- * Typamatic transmission
- * N-key rollover
- * Programmable key click
- * Improved tactile response
- * Standard typewriter layout
- * Dedicated function keys
- * Separate cursor-control keypad
- * Numeric keypad
- * Variable tilt adjustment

The keyboard also features a total of 100 keys. These can be expanded to a total of 144 by removing dummy keycaps from the unit and replacing them with normal keycaps. Special software can be used to program these additional keys.

The following paragraphs describe some of the keyboard features.

4.1.1 Typamatic Transmission

Typamatic transmission is the ability of the keyboard to repeat keycode transmissions continuously when a key is depressed and held down. The frequency at which this occurs depends on the typamatic rate, which can be set by a command from the system (paragraph 4.5.5). The typamatic delay is also programmable, and its purpose is to provide sufficient delay between the time that a key is depressed and the time that typamatic transmission actually begins. This prevents the accidental repetition of characters.

If you hold down more than one key at a time, only the last key depressed repeats at the typamatic rate. When this key is released, the typamatic action stops even if the other keys are still held down.

4.1.2 N-Key Rollover

N-key rollover is the ability of the keyboard to recognize and correctly decode the key depressed most recently regardless of the number of keys currently depressed.

4.1.3 Key Click

The keyboard features an electronic clicker to provide a simulated key click sound. This key click feature is controlled by system commands (paragraph 4.5.1), which can turn the clicker on or off or adjust its volume.

4.1.4 Mode Indicators

The mode indicators are three light-emitting diodes (LEDs) located at the upper right corner of the keyboard. These LEDs indicate the state of the capitals lock (Caps Lock), the numbers lock (Num Lock), and the Scroll Lock keys. Commands from the system turn the LEDs on or off.

4.1.5 Keyboard Buffer

The keyboard buffer is a 16-character, first-in, first-out (FIFO) memory that stores data generated by the keyboard until the keyboard interface is ready to receive it. In anticipation of a Resend command from the system, the keyboard buffer retains a previously transmitted character until the next one is transmitted. If the buffer becomes full, it substitutes an Overrun command (command code 00H) for the seventeenth character. All keystrokes following the overrun condition are lost.

The following commands are transmitted directly (without buffering) as soon as they are generated:

- * Command code AAH -- Self-Test OK command
- * Command code EEH -- Echo Response command
- * Command code FAH -- Acknowledge command
- * Command code FDH -- Diagnostic Failure command
- * Command code FEH -- Resend command

4.2 KEYBOARD OPERATIONS

After performing a self-test at power-up the keyboard scans the key-switches and sends the scan codes of pressed keys to the keyboard interface in the proper sequence. To ensure proper, fault-free operation, the keyboard also tests its sense amplifier periodically during normal operation. The following paragraphs describe the keyboard operations.

- 4.2.1 Keyboard Self-Tests
- The keyboard performs a self-test at power-up and another one periodically to determine the operational status of the keyboard. Upon self-test completion, the keyboard sends a status command to the system.
- 4.2.1.1 Basic Assurance Self-Test. The keyboard performs the basic assurance self-test within one second after power-up or upon receiving a Reset command from the system. The basic assurance self-test performs a checksum test on the keyboard read-only memory (ROM) and an addressing test on its random-access memory (RAM). The test also performs an operational check on the keyboard sense amplifier and turns on all three mode-indicator LEDs for 300 milliseconds. Upon self-test completion, the keyboard sends either a Self-Test OK command or a Diagnostic Failure command to the system.
- 4.2.1.2 Periodic Self-Test. The periodic self-test checks the sense amplifier's response to a known input. If the test fails, the keyboard sends a Diagnostic Failure command to the system. If the test passes, the keyboard sends no command.
- 4.2.2 Power-Up Sequence

At power-up, the keyboard logic generates a power-on reset, during which the mode-indicator LEDs are turned on for a period of two to three seconds. Immediately after this power-on reset operation, the keyboard begins its basic assurance self-test. During this time, keyboard transmission is inhibited for a period of 300 milliseconds to 9 seconds, after which the keyboard sends a status command to the system. Upon passing the self-test, the keyboard assumes the initial default state and begins its normal key-switch scanning operation. Table 4-1 lists the initial default conditions.

Table 4-1 Initial Keyboard Default Conditions

| Function | Default State |
|---------------------|--------------------------------|
| Typamatic rate | 15 +3 keycodes per second - |
| Typamatic delay | 500 +10 milliseconds |
| Operation | Scanning key switches |
| Key click volume | Off |
| Mode-indicator LEDs | Off |

4.3 KEYBOARD CONNECTOR SPECIFICATIONS

Figure 4-1 shows the keyboard connector pin arrangement. The keyboard connector is a 5-pin DIN connector that provides the required interface signals between the keyboard and the system. A connector at the base of the BUSINESS-PRO monitor provides a convenient connection for the keyboard. Table 4-2 lists the keyboard connector pin assignments.




Figure 4-1 Keyboard Connector Pin Arrangement

Table 4-2 Keyboard Connector Pin Assignments

| Pin | Number | Function |
|------|-----------------|---|
| | 1 | Clock |
| | 2 | Data |
| | 3 | Reserved |
| | 4 | Signal ground |
| | 5 | 5.1 +0.51 volts dc |
| NOTE | S: | |
| 1 | | the data and clock - 2.4 to 5.25 volts; volt. |
| 2. T | he cable shield | is connected to chassis. |

The following paragraphs describe the keyboard interface lines.

4.3.1 Clock Line

The clock line is a bidirectional line that transfers timing and control information from the system to the keyboard and status information from the keyboard to the system. Open-collector drivers at each end of the clock line enable either the system or the keyboard to control the state of the line.

In its idle condition, the clock line is normally high. When clocking data or commands, the clock has a period of 60 (± 5) microseconds with a 50 percent duty cycle. A clock cycle consists of a 30 microsecond period in which the signal is low followed by a 30 microsecond period in which it is high.

4.3.2 Data Line


The data line is a bidirectional line that transfers data from the keyboard to the system and transfers commands from the system to the keyboard. All information transfers (data or commands) are performed in bit-serial fashion. Open-collector drivers at each end of the data line control the direction and state of the line.

4.4 HARDWARE HANDSHAKING PROTOCOLS

The following paragraphs describe the hardware handshaking protocols for keyboard-to-system and system-to-keyboard transmissions.

4.4.1 Keyboard Transmission

Each keyboard transmission consists of an 11-bit frame of serial data that begins with a single-bit, logical-low start element (bit 0) and ends with a single-bit, logical-high stop element (bit 10). The other nine bits (1 through 9) are the 8-bit data byte (DATAO through DATAO) followed by a single, odd parity bit. Figure 4-2 shows the data frame format.



2287417

Figure 4-2 Keyboard Data Frame Format

Each key station has a unique make code, which is a two-digit (single-byte) hexadecimal number. The break code for a given key station is identical to its make code, except that it is always preceded by FOH which identifies the code as a a break code. Thus, a break code transmission requires two data frames, whereas a make code transmission requires only one. Figure 4-3 shows the key station numbers and their respective make codes.

| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 |
|--------------|--------------|-----|------|------|---------|--------------|----------------------------|----------------|--------------|---------|----------------|---------------|--------|------------------|--------------|-------|--------------|-----|-----|-----|-----|------|-------|-------|-------|
| СЗН | C2H | в9Н | B8H | В7Н | в6Н | В5Н | в4Н | взн | B2H | в1Н | DFH | DEH | DDH | DCH | DBH | D9H | D8H | D4H | 9CH | 96H | 89H | 88H | 87H | 86H | 85H |
| 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 |
| 05H≭ | 06H * | ВАН | оен* | 16H* | IEH* | 26H * | 25H * | 42EH * | 36H ≭ | 3DH* | 3EH* | 46H* | 45H * | 4EH ³ | 55H × | 5DH * | 66H* | D3H | 9BH | 95H | ВАН | 76H* | 77H* | 7EH* | 84H* |
| 53 | 54 | 55 | 56 | 57 | 58 | 59 | 6 | 0 61 | 62 | 63 | 64 | 65 | 66 | 6 | 7 6 | 8 | | 69 | 70 | 71 | 72 | 73 | 74 | 75 | 76 |
| 04H* | 0CH ≭ | ввн | 0DH* | 151 | H * IDI | H 🗱 24 | H * 21 | OH ≭ 2C | H* 351 | н 🗱 зс | H * 43F | 1 * 441 | 1 * 4I | DH * 5 | 4H 🗱 5 | внж . | 5AH * | D2H | 9AH | 94H | 8BH | 6СНЖ | 75H * | 7DH * | 7CH* |
| 77 | 78 | 79 | 80 | 8 | 1 8 | 32 | 83 84 85 86 87 88 89 90 91 | | | | | | | | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | 100 | 101 |
| 03H ≭ | 0BH* | всн | 14H* | 10 | CH*1 | BH * 2 | 23H * | 2ВНЖ 3 | 4H * 3 | зн 🗱 з | BH * 4 | 2H * 4 | вн* | 4CH* | 52H* | D7H | | D1H | 99H | 93H | 8СН | 6BH* | 73H* | 74H * | 7BH * |
| 102 | 103 | 104 | 105 | 106 | 107 | 108 | 109 | 110 | 111 | 112 | 113 | 114 | 115 | 116 | 117 | | 118 | 119 | 120 | 121 | 122 | 123 | 124 | 125 | 126 |
| 02H* | 0AH∦ | BDH | 12H* | BFH | 1AH | ≮ 22H | * 21H | * 2AH | k 32H X | k 31H > | KHAE N | 41H X | 49H | * 4AH | ≭ 51H | * | 59H * | 9EH | 98H | 92H | 8DH | 69H* | 72H* | 7AH* | 79H* |
| 127 | 128 | 129 | 130 | 131 | 132 | | | | 1 | 133 | | | | | 134 | 135 | 136 | 137 | 138 | 139 | 140 | 141 | 142 | 143 | 144 |
| 01H* | 09H 🛪 | BEH | 11H* | C1H | 19H * | | | | 2 | 9H * | | | | | D5H | D6H | 58H* | 9DH | 97H | 91H | вен | вон | 70H* | 71H* | 81H |

* PC-AT COMPATIBLE KEY SCAN CODS

Figure

Key Station/Code Map

The keyboard transmits under either of the following conditions:

- * Detection of a valid key depression (make code) or a valid key release (break code)
- * Recognition of a valid system command

The keyboard supplies the clock that synchronizes the data sent by the keyboard. Each keyboard transmission requires a maximum of 2 milliseconds, and the keyboard samples the clock line at least once every 60 microseconds during the keyboard transmission.

The keyboard responds to each system command or data transmission within 20 milliseconds unless the system prevents a keyboard output. If the keyboard response is invalid or contains a parity error, the system sends the command or data again. In this case, the system does not issue a Resend command.

- 4.4.1.1 Transmission Process. Figure 4-4 shows a timing diagram for a complete data frame transmission. Simultaneous detection of a high clock line and a high data line signals the keyboard that it can begin a data transmission. Each data transmission requires the following steps:
 - 1. The keyboard places the start element on the data line (sets the data line low).
 - 2. The keyboard pulses the clock low for one half clock period, then changes the clock to its high state to clock in the start element. The clock remains high for one half clock period, thus completing the clock cycle.
 - 3. While the clock is high, the keyboard places the first data bit (DATAO) on the data line.
 - 4. The keyboard performs another clock cycle (as in step 2) to clock in DATAO.
 - 5. The keyboard repeats steps 3 and 4 for each of the remaining data bits (DATA1 through DATA7) and for the parity bit.
 - 6. The keyboard places the stop element on the data line (sets the data line high).
 - 7. The eleventh falling edge of the clock clocks in the stop element, and the system holds the clock line low to indicate that it has received and is processing data.
 - 8. Upon completion of the data processing, the system relinquishes control of the clock line, allowing it to return to its high state. This indicates that the

operation is complete and that another keyboard transmission can begin.





Figure 4-4 Keyboard Transmission Timing -- Completed Transmission

4.4.1.2 Aborted Keyboard Transmission. Figure 4-5 shows a timing diagram for a typical aborted keyboard transmission.

The system can interrupt a keyboard transmission at any time by driving the clock line low and holding it in this state. Between each data bit, the keyboard samples the clock line for a high condition. Detection of a low clock at this time indicates a clock line contention.

If the keyboard detects a clock line contention prior to the rising edge of the tenth clock cycle, the keyboard aborts the transmission by turning off the output device of both its clock line and data line drivers. The aborted data byte then remains in the keyboard buffer from which it can be resent if the system requires.



.

Figure 4-5 Keyboard Transmission Timing -- Aborted Transmission

4.4.1.3 Inhibited Keyboard Transmission. Detection of a low clock line during normal sampling inhibits keyboard transmission. In this case, the keyboard retains any data that is ready to be transmitted in its buffer and relinquishes control of the data and clock lines.

Detection of a high clock line and a low data line also causes any data that is ready to be transmitted to remain stored in the keyboard buffer. In this case, after storing the data, the keyboard prepares to receive a transmission from the system.

4.4.2 System Unit Transmission

Figure 4-6 shows a timing diagram for a typical system unit transmission. A system unit transmission uses the same data frame format as does a keyboard transmission. The keyboard begins clocking the data out of the system unit within 15 milliseconds after initiation of a transmission. Each data frame transmission requires a maximum of 2 milliseconds.

A system unit transmission can occur under either of the following conditions:

- * There is no keyboard transmission in progress. This is indicated by the data and clock lines remaining in a high state for longer than one clock period.
- * The keyboard is transmitting but has not reached the tenth clock cycle. In this case, the system unit can force an abortion of the keyboard transmission, after which the system transmission can begin.

A system transmission requires the following sequence of events:

- 1. The system unit sets the clock line low for more than the clock period. The keyboard aborts any transmission that has not reached the rising edge of its tenth clock cycle and inhibits any transmission not already started.
- 2. The system unit places the start element on the data line (sets the data line low) and holds it in this state while allowing the clock line to go high.
- 3. After recognizing the start element, the keyboard waits a minimum of one half clock cycle, then sets the clock line low.
- 4. During the low state of the clock, the system unit places the first data bit on the data line and holds it there until after the next falling edge of the clock. The keyboard samples the data while the clock line is high.
- 5. Step 4 is repeated until all eight data bits and the parity bit have been transmitted.
- 6. The system unit places the stop element on the data line (sets the data line high).
- 7. The keyboard sets the clock line high. Then, while the clock line is high, the keyboard sets and holds the data line low until after the next rising edge of the clock.
- 8. After generating one more clock period, the keyboard turns off the output device of the clock line driver. This relinquishes control of the clock line.
- 9. The system unit sets the clock line low and holds it low for more than one clock cycle to inhibit further transmission.




Figure 4-6 System Unit Transmission Timing

4.5 SYSTEM-TO-KEYBOARD COMMANDS

system-to-keyboard commands are of two general single-byte commands and dual-byte commands. The single-byte commands consist of a command code that causes the keyboard to required function. The dual-byte commands perform are commands, such as the Set Typamatic Rate and Delay command, for system must provide an additional which the byte. This additional byte contains the required data.

The system-to-keyboard command set contains the following commands:


- * Command code ECH -- Set Key click Volume
- * Command code EDH -- Turn Mode Indicator LEDs On/Off
- * Command code EEH -- Echo
- * Command code EFH -- No Operation
- * Command code FOH -- No Operation
- * Command code FlH -- No Operation
- * Command code F2H -- No Operation
- * Command code F3H -- Set Typamatic Rate and Delay
- * Command code F4H -- Enable
- * Command code F5H -- Default Disable
- * Command code F6H -- Set Default
- * Command code F7H -- No Operation
- * Command code F8H -- No Operation
- * Command code F9H -- No Operation
- * Command code FAH -- No Operation
- * Command code FBH -- No Operation
- * Command code FCH -- No Operation
- * Command code FDH -- No Operation
- * Command code FEH -- Resend
- * Command code FFH -- Reset

The following paragraphs describe the system-to-keyboard commands.

4.5.1 Set Key Click Volume Command When the keyboard receives the command byte (ECH) of this dual-byte command, it responds by sending an Acknowledge command, then waits for the data byte (Figure 4-7).

The data byte contains one of the following key click volume codes:

- * 00 -- Key click off
- * 01 -- Low key click volume
- * 10 -- Medium key click volume
- * 11 -- High key click volume



2287422

Figure 4-7 Set Key Click Volume Command Data Byte

4.5.2 Turn Mode Indicator LEDs On/Off Command When the keyboard receives the command byte (EDH) of this dual-byte command, it responds by sending an Acknowledge command, then waits for the data byte (Figure 4-8). The data byte contains three data bits, each of which turns one of the three indicator LEDs either on or off, depending on the state of the bit. A high-level bit turns the associated LED on; a low-level bit turns it off. After receiving the data byte, the keyboard responds by sending an Acknowledge command and setting the indicator LEDs as required by the data bits.




Figure 4-8 Second Byte of the Indicator LED Command

4.5.3 Echo Command

When the keyboard receives the Echo command (EEH), it responds by transmitting the Echo Response command (EEH) back to the system.

4.5.4 No Operation Command

When the keyboard receives one of the eleven No Operation commands, it returns an Acknowledge command to the system and performs no operation other than normal key detection.

4.5.5 Set Typamatic Rate and Delay Command When the keyboard receives the command byte (F3H) of this dual-byte command, it responds by sending an Acknowledge command, then stops decoding switch closures while waiting for the data byte. The data byte (Figure 4-9) provides the typamatic rate and delay information. Upon receiving the data byte, the keyboard returns a second Acknowledge command then sets the typamatic delay and rate as indicated by the data byte. The delay is 250 milliseconds ±20 percent, times the binary value of bits 5 and 6. The rate can be in the range of 2.0 to 30.0 characters per second, as shown in Table 4-3.




Figure 4-9 Second Byte of the Set Typamatic Rate Command

Table 4-3 Typamatic Rates

| Rate Bits | Rate (Changes/Second) | Rate Bits | Rate (Changes/Second) |
|-----------|--------------------------|-----------|--------------------------|
| 00000 | 30.0 | 10000 | 7.5 |
| 00001 | 26.6 | 10001 | 6.7 |
| 00010 | 24.0 | 10010 | 6.0 |
| 00011 | 21.8 | 10011 | 5.5 |
| 00100 | 20.0 | 10100 | 5.0 |
| 00101 | 18.4 | 10101 | 4.6 |
| 00110 | 17.1 | 10110 | 4.3 |
| 00111 | 16.0 | 10111 | 4.0 |
| 01000 | 15.0 | 11000 | 3.7 |
| 01001 | 13.3 | 11001 | 3.3 |
| 01010 | 12.0 | 11010 | 3.0 |
| 01011 | 10.9 | 11011 | 2.7 |
| 01100 | 10.0 | 11100 | 2.5 |
| 01101 | 9.2 | 11101 | 2.3 |
| 01110 | 8.6 | 11110 | 2.1 |
| 01111 | 8.0 | 11111 | 2.0 |

4.5.6 Enable Command

When the keyboard receives an Enable command (F4H), it responds by sending an Acknowledge command, then it begins normal operation (scanning the keycodes).

4.5.7 Default Disable Command

When the keyboard receives the Default Disable command (F5H), it responds by sending an Acknowledge command. The keyboard then clears the keyboard buffer, sets all conditions to their initial default states, stops scanning keycodes, and awaits further instructions.

4.5.8 Set Default Command

When the keyboard receives a Set Default command (F6H), it responds by sending an Acknowledge command. The keyboard then sets all conditions to their initial default states and continues to scan keycodes.

4.5.9 Resend Command

The system issues the Resend command (FEH) in response to a defective data frame from the keyboard. The Resend command must be sent after a keyboard transmission is completed and before the next transmission begins. When the keyboard receives a Resend command, it resends the last byte transmitted unless the last byte was a keyboard-to-system Resend command. In this case, the keyboard sends the byte that was sent immediately prior to the keyboard-to-system Resend command.

4.5.10 Reset Command

When the keyboard receives a Reset command (FFH), it responds by sending an Acknowledge command and waits for the clock and data lines to indicate that the system has accepted the Acknowledge command. The keyboard then performs the basic assurance selftest, sets all conditions to their initial default states, and clears the keyboard buffer.

4.6 KEYBOARD-TO-SYSTEM COMMANDS

The keyboard can send a limited number of commands to the system to indicate certain status information. The keyboard-to-system command set contains the following commands:

- * Command code 00H -- Overrun
- * Command code AAH -- Self-Test OK
- * Command code EEH -- Echo Response
- * Command code FOH -- Break Code Prefix
- * Command code FAH -- Acknowledge
- * Command code FDH -- Diagnostic Failure
- * Command code FEH -- Resend

The following paragraphs describe the keyboard-to-system commands.

4.6.1 Overrun Command

The keyboard sends an Overrun command (00H) to indicate to the system that the keyboard buffer is full.

4.6.2 Self-Test OK Command

The keyboard sends the Self-Test OK command (AAH) to indicate successful completion of the basic assurance self-test. The system interprets any other command received while expecting a Self-Test OK command as a keyboard failure.

4.6.3 Echo Response Command

The keyboard sends the Echo Response commmand (EEH) in response to an Echo command (EEH) from the system.

4.6.4 Break Code Prefix Command

The Break Code Prefix command (FOH) is the first byte of a dualbyte sequence. This command-code byte precedes a make-code byte to indicate that the associated key has been released.

4.6.5 Acknowledge Command

The keyboard sends an Acknowledge command (FAH) in response to any valid command except for Echo or Resend. The Acknowledge command indicates that the keyboard has received a command and performed the required function. If the keyboard is interrupted while sending an Acknowledge command, it discontinues the command transmission and accepts the new command.

4.6.6 Diagnostic Failure Command

The keyboard sends the Diagnostic Failure command (FDH) to indicate that either the basic assurance self-test or the periodic self-test has failed.

4.6.7 Resend Command

The keyboard sends the Resend command (FEH) in response to an invalid input or an input containing incorrect parity.

4.7 KEYBOARD CONFIGURATIONS

Figures 4-10 through 4-18 show the keycap configurations that are available for the BUSINESS-PRO keyboard.




Figure 4-10 Keycap Configuration -- Domestic




Figure 4-11 Keycap Configuration -- Germany




Figure 4-12 Keycap Configuration -- France

| | | | | | | | | | | | | | | | | | | | | | Groß | Num | Abbr | | | |
|---|----|-----|---------------|--------------|-------------|-----|---|-----|--------|--------|--------|--------|---|--------|--|----|-------------|-----|-----------|--------|--------|-----|---------------|----------|----------------|--------------|
| ſ | | | | | | | | | | | | | | | | | | | | F11 | F12 | | Ins | Del | Break Pause | Print |
| ſ | F1 | F2 | > \ | ! 1 | " 2 @ | - § | 4 | . 1 | % 5 | & 6 | / 7 | (8 | 9 | = 0 | ? ß | 1: | * | | | Bild # | Bild 🛊 | End | Eing Lösch | Num † | Abbr | Syst Anfr |
| ſ | F3 | F4 | - | O | 1 | W | E | R | T | Z | U | ı | C | F | ֓֞֞֝֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓ | | * +] | Γ | | | + | | 7 Pos1 | 8 | 9 Bild ‡ | Druck * |
| | F5 | F6 | Strg | 4 | A | S | D | F | G | Н | J | I | < | L | Ö | Ä | | - | ا ل | - | Pos1 | - | 4 - | 5 | 6 | - |
| Ī | F7 | F8 | 仑 | | Y | | X | С | V | В | N | M | ; | T | = | | 仑 | | | | + | | 1 End | 2 + | 3 Bild I | |
| | F9 | F10 | Alt | Line Feed | | ľ | | | | | | | | | | | S | end | Groß ♦ | | | | 0 Einfg | | Lösch | |

Figure 4-13 Keycap Configuration -- Italy




Figure 4-14 Keycap Configuration -- Norway

| Bloc | Bloc | Scorr | Scorr

Figure 4-15 Keycap Configuration -- Spain

| | | | | | | | | | | | | | | | | | Ca Lo | ck L | ock l | Scroll Lock | | | |
|----|-----|----------------|-----|---|-----|---|--------|----------|----------|----------|----------|-----------|-------|-----|--------|---------------|----------|----------|-------|----------------|-----------------------|-------------------------|------------|
| | | | | | | | | | | | | | | | | | F11 | F12 | | Ins | Del | Break Pause | Print |
| F1 | F2 | > !!! | " 2 | 1 | £ # | 1 | % 5 | & ^ 6 | / & 7 | (* 8 |) (9 | 0 | ? - | \ | * ~ | Back Space | PgUp | PgDn | End | Esc | Num Lock | Scroll Lock Break | Sys Req |
| F3 | F4 | Tab Q | | W | E | R | T | Y | U | I | 0 |) I | Å | | } | ı | | 4 | | 7 Home | ⁸ ♠ | 9 PgUp | PrtSc * |
| F5 | F6 | Ctrl | Α | S | | F | C | G I | H | J | K | L | Ø ; / | E " | nter 🔫 | ا ل | * | Home | * | 4 | 5 | 6 → | - |
| F7 | F8 | ☆ Shift | Z | 2 | X | С | ٧ | В | N | М | ; | < : - | > _ 3 | ♪s | hift | | | † | | 1 End | 2 | 3 PgDn | |
| F9 | F10 | Alt Lin | | | | | | | | | | | | | Send | Caps Lock | | | | 0 Ins | | - Del | |

Figure 4-16 Keycap Configuration -- Sweden

| | | | | | | | | | | | | | | | | Ca Lo | ck L | ock | Scroll Lock | | | |
|----|-----|----------------|--------|-----|----------|-----|--------------|-----|-----------------|----------|----------|----------|----------|---------|---------------|----------|----------|-----|----------------|-----------------------|-------------------------|------------|
| | | | | | | | | | | | | | | | | F11 | F12 | | ins | Del | Break Pause | Print |
| F1 | F2 | > !! < \ 1 | " 2 | £ 3 | # S 4 | | & ^ / 6 7 | 7 & | (* 8 |) (9 | =) 0 | ? + - | \ | * ~ | Back Space | PgUp | PgDn | End | Esc | Num Lock | Scroll Lock Break | Req |
| F3 | F4 | Tab | Q | W | E R | T | Y | U | Ī | O | F | Å | <u>(</u> | 3 | 1 | | A | | 7 Home | ⁸ ♠ | 9 PgUp | PrtSc * |
| F5 | F6 | Ctrl | Α | S | D | F G | H | I J | Ti | K | L | ö ; | ; ; | Enter 🔫 | | 4 | Home | - | 4 | 5 | 6 - | - |
| F7 | F8 | ☆ Shift | Z | X | С | V | В | N | М | ; < | 1 | > - | <u>}</u> | Shift | | | † | | 1 End | 2 | 3 PgDn | |
| F9 | F10 | Alt Line | | | | | | | | | | | | Send | Caps Lock | | | | 0 Ins | | Del | |

Figure 4-17 Keycap Configuration -- Switzerland




Figure 4-18 Keycap Configuration -- United Kingdom

Section 5

Floppy Disk Drive Controller

5.1 GENERAL

The standard BUSINESS-PRO floppy disk drive subsystem consists of a four-drive floppy disk controller and a 1.2-megabyte floppy This section describes the floppy disk drive disk drive. subsystem.

NOTE

The 1.2-megabyte and 360-kilobyte disk drives are options that can be used with the floppy disk controller. These drives are described in Section 6 of this manual.


- 5.1.1 Floppy Disk Controller The floppy disk controller is an 8-bit peripheral controller board that can control both high-capacity (1.2 megabyte) and lowcapacity (360-kilobyte) floppy disk drives. The controller contains the logic devices required for generating control handling data, control, and status transfer signals and operations between the floppy disk drive subsystem and the host. These logic devices comprise the following controller circuits:
 - Floppy disk drive interface
 - Host I/O interface and control logic
 - Host DMA interface and control logic
 - Floppy disk controller logic
 - Write precompensation logic
 - High-density and low-density data separators

Appendix E contains a logic diagram (Drawing No. 2240921) for the floppy disk controller. The following paragraphs describe the floppy disk controller functions.


- 5.1.1.1 Floppy Disk Drive Interface. The floppy disk controller can interface from one to four 1.2-megabyte or 360-kilobyte disk drives via I/O connectors on the controller board. controller connectors and their interfaces are as follows:
 - J3 (standard usage) -- internal disk drives A and B
 - J4 (optional usage) -- internal disk drives C and D (SW1-3 ON)
 - * J5 (optional usage) -- external disk drives C and D (SW1-3 OFF)

Figure 5-1 is a functional block diagram of the floppy disk controller. Figure 5-2 is a simplified block diagram of the interface of the controller connectors to the disk drives.

8. 1



5-3



Low-impedance ribbon cables connect interface signals between the three I/O connectors on the controller board and the disk drives via a series of buffers and receivers on the controller. signals for connectors J4 and J5 are controlled through a common set of drivers, but connector J3 uses a separate set of drivers. All three connectors have separate receivers and terminating resistors.

Connectors J3 (standard internal interface) and J4 (optional internal interface) use 34-pin ribbon cables to connect from one to four disk drives, mounted internally in the system unit. ribbon cable from connector J3 connects to the first two drives, which are designated A and B. Drive A is mounted in the top of the chassis with its drive select 0 jumper installed and its terminating resistors installed. If drive B is installed, it is mounted below drive A with its drive select 1 jumper installed and its terminating resistors disabled.

Connector J4 is identical to connector J3 except for the drive select signals which are configured for drive select 2 and drive select 3 jumpers on the disk drives. These drives are designated C and D. Drive C is mounted just below drive B with the drive select 2 jumper installed and the terminating resistors enabled. The second drive connected to connector J4 is designated drive D its drive select 3 jumper installed and terminating resistors disabled.

Connector J5 (if used) mates with a 37-pin, D-type connector which is compatible with the PC-XT expansion floppy disk drive connector. Two optional external disk drives, designated C and D, or a PRO-LITE computer expansion cable can be connected to J5.

NOTE

Any time connector J5 is used for external configurations, SWI-3 must be set to OFF.

The pinouts for connectors J3 and J4 of the floppy disk controller are shown in Tables 5-1 and 5-2, respectively. pinouts for connector J5 are shown in Table 5-3. The J5 connector is a 37-pin, D-type connector accessible from the back panel of the system unit.

Table 5-1 Internal Floppy Disk Controller Connectors J3

| Signal Pins | Return Pins | Signal Name | Source | Function |
|----------------|----------------|----------------|--------|--|
| 2 | 1 | LOW1- | System | High density=1, low density=0. |
| 4 | 3 | | | Not used. |
| 8 | 7 | INDX1- | Floppy | Indicates index hole. |
| 10 | 9 | DS1- | System | Drive select 1. |
| 12 | 11 | DS2- | System | Drive select 2 062 Do |
| 16 | 15 | MOEN1 | System | Drive motors on. |
| 18 | 17 | DIR1- | System | Step in/out direction. |
| 20 | 19 | STEP1- | System | Step in/out command. |
| 22 | 21 | WDATAl- | System | Serial data to drive. |
| 24 | 23 | WEl- | System | Low enables writing to floppy disk. |
| 26 | 25 | TK001- | Floppy | Low indicates head is over track 00. |
| 28 | 27 | WPl- | Floppy | Indicates disk is write-protected. |
| 30 | 29 | RDATA1- | Floppy | Serial data from drive. |
| 32 | 31 | HSL1- | System | Side select; high=0, low=1. |
| 34 | 33 | DCHG1- | Floppy | Indicates media change for high-density drive. |

Table 5-2 Internal Floppy Disk Controller Connectors J4

| Signal Pins | Return Pins | Signal Name | Source | Function |
|----------------|----------------|----------------|--------|--|
| 2 | 1 | LOW2- | System | High density=1, low density=0. |
| 4 | 3 | | | Not used. |
| 6 | 5 | DS4- | System | Drive select 4. |
| 8 | 7 | INDX2- | Floppy | Indicates index hole. |
| 14 | 13 | DS3- | System | Drive select 3. |
| 16 | 15 | MOEN2 | System | Drive motors on. |
| 18 | 17 | DIR2- | System | Step in/out direction. |
| 20 | 19 | STEP2- | System | Step in/out command. |
| 22 | 21 | WDATA1- | System | Serial data to drive. |
| 24 | 23 | WE2- | System | Low enables writing to floppy disk. |
| 26 | 25 | TK002- | Floppy | Low indicates head is over track 00. |
| 28 | 27 | WP2- | Floppy | Indicates disk is write-protected. |
| 30 | 29 | RDATA2- | Floppy | Serial data from drive. |
| 32 | 31 | HSL2- | System | <pre>Side select; high=0, low=1.</pre> |

Table 5-3/ External Interface for Floppy Disk Controller, J5

| | Sign Pin | | Return Pins | Signal Name | Source | Function | |
|-----|------------------|-----|----------------|----------------|--------|--|----------|
| | <u></u> | FO | 20 | · / / | | Not used. | • |
| | 2 | | 21 | | | Not used. | |
| | 3 | | 22 | LOM3- | System | Low speed mode=0, high speed mode=1. | |
| | 4 | | 23 | | | Not used. | |
| | 5 | | 24 | | | Not used. | |
| | 6 | -8 | 25 | INDX3- | Floppy | Indicates index hole. | |
| 16 | 7 | -16 | 26 | MOEN3- MY | System | Enables drive motor 3. | _ |
| 2 | 8 | -6 | 27 | DS4- 03 (| System | Enables drive select 4. | <u>(</u> |
| 14/ | 9 | -14 | 28 | DS3- 04 | System | Enables drive select 3. | |
| v.C | 10 | (16 | 20 | MOEN4- m | System | Enables drive motor 4. | |
| | $\widetilde{11}$ | 18 | 30 | DIR3- | System | Step in/out direction. | |
| | (12 | 20 | 31 | STEP3- | System | Step in/out command. | |
| | <u>1</u> 3 | ಌ | 32 | WDATA3- | System | Serial data to drive. | |
| | 14 | 24 | 33 | WE3- | System | Low enables writing to floppy disk drive. | |
| (| 13 | 26 | 34 | TK003- | Floppy | Low indicates head is over track 00. | |
| | 16) | 28 | 35 | WP3- | Floppy | Indicates drive is write-protected. | |
| | 1 7 | 40 | 36 | RDATA3- | Floppy | Serial data from drive. | |
| | 18 | 32 | 37 | HSL3- | System | <pre>Side select; high=0, low=1.</pre> | |
| | 2/9 | | 37 | DCHG3- | Floppy | Indicates media change for high-density drive. | |

Floppy Disk Controller Interface to PRO-LITE Computer. Connector J5 on the floppy disk controller can also be connected to an external cable for use with the PRO-LITE computer. In this configuration the PRO-LITE disk drive is used as the third drive of the BUSINESS-PRO computer. The diskette used with the PRO-LITE must be formatted for 40 tracks on the PRO-LITE computer. (The BUSINESS-PRO computer does not support the 720-kilobyte microfloppy disk drive.)

To use the PRO-LITE with the BUSINESS-PRO computer, perform the following steps:

- 1. Connect a modified cable (TI Part Number 2227210-0001) between J5 on the floppy disk controller and the PRO-LITE computer. (Be sure to use the grey-colored cable because the ground lines are twisted to eliminate noise.)
- 2. On the floppy disk controller, set switch SWl-3 to OFF to enable the external drive connector (J5).
- 3. Reboot the PRO-LITE computer. The message SYSTEM ERROR - 0030 is displayed on the PRO-LITE screen to indicate the external drive cable is detected and the PRO-LITE is configured as the third drive of the BUSINESS-PRO computer.
- 4. Reboot the BUSINESS-PRO with MS-DOS 3.05 or greater. The PRO-LITE drive indicator should flash on and then off during boot.
- 5. If you have not already done so, run the BUSINESS-PRO setup program to select the PRO-LITE as drive C and/or Make sure you do not receive any configuration errors during power-up tests.
- 6. Format a diskette for 40 tracks, as follows:

To format the diskette on the PRO-LITE, use MS-DOS 2.12 (or greater) commands.

2,40 (Configures drive A as a 40-track, CONFIG A: double-sided drive.)

FORMAT A: (Formats the diskette in drive A as a 40track diskette.)

Host I/O Interface and Control Logic. Connector Pl on 5.1.1.2 the floppy disk controller board carries the interface signals between the host and the controller. The host I/O interface contains the following circuits and devices:

- Address decode logic
- DMA interface and control logic
- Floppy disk controller IC
- Floppy disk write precompensation
- Data separators

Address Decode Logic. The address decode logic decodes expansion bus address lines XAO through XAO to provide one of two unique I/O base addresses for the controller board. These I/O base addresses are in the range of 03F2H through 03F7H (primary), or 0372H through 0377H (alternate). SW2 selects between the primary address range (SW2 OFF) and the alternate address range (SW2 ON). The PAL device decodes the individual read/write ports within the base address and either enables or disables the expansion data bus transceiver. A buffer provides buffering the following expansion bus lines:

- Address line XAO
- * I/O write line IOWC-
- I/O read line IORD-

The digital output register is selected via primary I/O base address 03F2H or alternate I/O base address 0372H as shown in Table 5-5. A power-up operation clears the register output lines. All of these lines are active high except bit 2 (FRST). power-up operation sets this line low to reset the floppy controller IC. This line must be set high before the floppy controller IC can be accessed. Bits 0 and 1 (DRL and DRH) select of up to 4 floppy disk drives, depending upon the system configuration. Bit 3 (DMAEN) enables buffer Ul2 to gate the floppy interrupt (FINT) and the device request (LDRQ) onto the expansion bus level 6 interrupt (IR06) and device request lines, respectively. Bits 4 through 7 (MOEN1 through MOEN4) are the motor enable lines for floppy disk drives 1 through 4, respectively. Each of these lines turns on the motor of its associated drive.

Primary ports 03F4H and 03F5H and alternate ports 0374H and 0375H reside in the floppy disk controller IC. Port 03F4H or 0374H is read-only register that provides controller/drive status information to the host. The host can access this register at any time. Port 03F5H or 0375H is the controller data register. This register stores data and command information, as well as parameter and status information, for the floppy disk drives. Access to this register provides programming for the subsystem and allows determination of the result of any issued command.

Writing a binary value of 00 to bits 0 and 1 of port 03F7H or 0377H selects the high-capacity operating mode. This operating mode results in the following conditions:

- Floppy disk drive motor speed -- 360 revolutions per minute (rpm)
- * Data separation rate -- 500 kilobits per second
- * Floppy disk controller IC clock frequency -- 8 megahertz
- Write clock frequency -- 1 megahertz

Writing a binary value of either 01, 10, or 11 to bits 0 and 1 of port 03F7 or 0377 selects the low-density operating mode. operating mode results in the following conditions:

- Floppy disk drive motor speed -- 300 rpm
- * Data separation rate -- 250 kilobits per second
- * Floppy disk controller IC clock frequency -- 4 megahertz
- * Write clock frequency -- 500 kilohertz

The host can read bit 7 of primary port 03F7 or alternate port 0377 to determine if a disk change has occurred in the selected floppy disk drive. The remaining bits (0 through 6) are used by the Winchester controller.

This sharing of the port between the floppy disk controller and the Winchester controller requires that this port be handled differently from the other controller ports. When the host reads this port, the floppy disk controller IC disables the expansion bus data transceiver, latches the media-change signal (DCHG) at latch U8 at the beginning of the read cycle, then gates the signal onto bit 7 of the expansion data bus via U7. When the host reads other ports on the controller board, U7 is placed in its tristate condition, and the expansion data bus transceiver is enabled.

Host DMA Interface and Control Logic. The host DMA interface and control logic PAL provide the DMA interface signals, signals for selecting internal or external floppy disk drives 3 and 4, and other signals for selecting either the high-density or the lowdensity operating modes.

During DMA operations to the floppy disk drive, the PAL device generates the floppy disk acknowledge (FDACK-) signal in response to the DMAEN signal from the floppy disk controller and the DACK2- signal from the host DMA controller. FDACK- enables the expansion bus data transceiver and provides the device-request enable signal to the floppy disk controller IC. The terminal count signal is gated with DACK2- to generate the FTC signal. This signifies the end of the DMA data transfer operation.

An active EN3/4- signal enables either the external drive connector (J5) or the internal drive connector (J4), depending upon the position of SW1-3. Its OFF position enables J5; its ON position enables J4.

CAUTION

Changing the position of SW1-3 switches the input signals from the drive. It does not switch the output signals, making it possible to inadvertently write data to the wrong disk. To avoid this possibility, drives should never be connected to connectors J4 and J5 at the same time.

The mode-select signals (MDSEL and MDSEL-) select either the high-density or low-density operating mode. The conditions of these signals are determined by writing to bits 0 and 1 at I/O port address 03F7H. A binary value of 00 written to this address sets MDSEL low and MDSEL- high, thus selecting the high-density Writing any other value to this address sets MDSEL high and MDSEL- low (low-density mode).

Floppy Disk Controller IC. The floppy disk controller handles data transfer and control operations between the host and the floppy disk drive. It provides such high-level functions as serial/parallel data conversion, sector location, seek operations, and disk formatting.

The floppy disk controller's internal clock frequency controlled by software and can be changed by writing to I/O port address 03F7H. During high-density operations, the controller operates at a clock frequency of 8 megahertz to provide a data transfer rate of 500-kilobits per second. For standard minifloppy drives with a data transfer rate of 250-kilobits per second, the clock frequency is set to 4 megahertz.

Floppy Disk Write Precompensation. An inherent characteristic of double-density recording is a condition called bit shift, which results when certain data patterns are written to a disk. This bit shift condition tends to move the read data transitions outside the normal range of the read circuitry, and the condition

grows progressively worse as the heads move inward toward the shorter track lengths near the center of the disk.

Optimized write precompensation is provided by shifting the write data to the disk by a value of 125 nanoseconds. The direction of the shift is determined by PSO and PSI signal lines of the NEC The write precompensation logic uses these lines from the floppy disk controller IC to shift the data as follows:

| Direction of Shift | PS0 | PSl | Comments |
|--------------------|-----|-----|-----------------------|
| Normal | 0 | 0 | No shift |
| Late | 0 | 1 | 125 nanosecond delay |
| Early | 1 | 0 | -125 nanosecond delay |
| Invalid | 1 | 11 | Invalid |

The floppy disk controller has two Data Separators. separators: one used for high-density transfer rates (500K bits per second) and one used for low-density transfer rates bits per second). These data separators, which work identically, synchronize the read clock with the read data pulses during data recovery operations by providing a continuous clock locked phase relationship with the read data.

The circuitry for the data separators is shown on sheets 9 and 10 of the logic diagram located in Appendix E. The data separators consist of components U23, U26, U27, U28, and U30. U23 is a oneshot multivibrator, with one-half used for high and one-half used for low data densities. This one-shot multivibrator is used to shorten and stabilize the pulse width of the incoming read pulses that the phase-locked loop (PLL) and data recovery operations perform properly during the lockup interval. For the highdensity mode, the one-shot multivibrator fixes the the incoming read data pulses at 189 nanoseconds, plus or minus 10 percent. the low-density mode the incoming read data pulses are fixed at 392 nanoseconds, plus or minus 10 percent.

The WD1691 at locations U27 (high density) and U28 (low density) is used to implement a phase-locked loop with U30 (shown on sheet 10 of the logic diagram located in Appendix E), which is the voltage controlled oscillator (VCO). Other external components provide the loop filter. The phase-locked loop provides a continuous clock that is locked in a specific phase relationship with transitions in the incoming data. For this system, the falling edge of the RDDATA- signal should be nearly centered on the high or low pulse of the RDCLK signal. Data is valid in

either half of the RCLK signal, but data pulses in adjacent half cycles of the RCLK signal are not allowed.

U30 is a dual voltage controlled oscillator with separate enable signals for each half, ensuring that the two VCOs do not interfere with one another. While the VCO is operating in the high-density mode, the half of the VCO for the low-density mode is disabled, and vice versa. To provide the best capture range and lock stability, the free-running frequency of the VCO (with the FC input at pins 1 and 2 of U30 at 1.3 volts, RDDATA- high) is 4.0 megahertz for high density and 2.0 megahertz for low density at the FO output pins. These frequencies are preset at the factory by adjusting trim pots at R20 (high density) and R19 (low density). If it is necessary to change the adjustments, perform the following steps:

- 1. Ensure RDDATA- is high. This forces the PU and PD signal lines from U27 and U28 to a tristate condition.
- 2. Measure the voltage on the FC signal lines with a device having greater than a 5-megohm input impedance. This should be 1.3 volts, plus or minus 5 percent.
- 3. Measure and/or adjust the VCO frequency on the FO signal lines of U30 (if necessary) as follows:
 - a. For high density. Measure the frequency at pin 10 of U30 and adjust R20 (if necessary) to obtain 4.0 megahertz, plus or minus 5 percent. When the adjustments are made correctly, the PLL should be able to lock up to an incoming pulse train with the frequency between 425 kilohertz and 575 kilohertz (plus or minus 15 percent) within 150 microseconds. The pulses should be low-going, microseconds maximum, applied to the RDDATAinput (pin 30 of J3 or J4, or pin 17 of J5).
 - b. For low density. Measure the frequency at pin 7 of U30 and adjust R19 (if necessary) to obtain 2.0 megahertz, plus or minus 5 percent. When the adjustments are made correctly, the PLL should be able to lock up to an incoming pulse train with the frequency between 212 kilohertz and 287 kilohertz (plus or minus 15 percent) within 150 microseconds. The pulses should be low-going, 2 microseconds maximum, applied to the RDDATAinput (pin 30 of J3 or J4, or pin 17 of J5).

The output generated by the PLL is the read data clock on pins 12 of U28 and U30. These clock lines, one for high density and one for low density, are fed to a multiplexer where either one can be selected by MDSEL as the read data clock (RCLK) and supplied to the NEC765A floppy disk controller IC (pin 22 of Ull on sheet 5 of the logic diagram). Signal line RD765 from the

multiplexer is read data, containing clock and data bits supplied to pin 23 of Ull as RDATA.

Both the high-density and low-density separators are capable of working with either single-density (FM) or double-density (MFM) data. The choice is controlled by the MFM line (logic 0 for single density and logic 1 for double density) from the NEC765A floppy disk controller IC, which is the data density (DDEN) input, to pin 15 of U27 and U28.

- Floppy Disk Controller Programming Information The main system processor has access to several internal data and status registers in the floppy disk controller IC.
- 5.1.2.1 Floppy Disk Controller IC Internal Registers. The uPD765A floppy disk controller IC, located on the floppy disk controller board, has several internal registers consisting of data registers, status registers, control registers, and input/output registers. The functions and I/O port address of these registers are described in the following paragraphs.

Data Registers and I/O Port Addresses. The 8-bit data register (which actually consists of several registers in a stack with only one register presented to the data bus at one time) stores data, commands, and parameters and provides floppy disk drive information. Data bytes are written into and read out of status the data register in order to obtain the results after a particular command.

I/O address map of the floppy disk controller, along with the register functions at each address, is shown in Table 5-4. Functions of the bit positions in the registers at each I/O port address are listed in Tables 5-5 through 5-8.

Table 5-4 Floppy Disk Controller I/O Port Address Map

| I/O Port Primary (Hexade | Secondary | Read Registers | Write Registers | |
|---|-----------|------------------|---------------------|--|
| 3F2 | 372 | | Digital output | |
| 3F4 | 374 | Main status | Main status | |
| 3F5 | 375 | Floppy disk data | Floppy disk data | |
| 3F7 | 377 | Digital input | Floppy disk control | |
| <pre>Interrupt request level = 6; DMA request level = 2</pre> | | | | |

Table 5-5 3F2 Digital Output Register Bits

| D-1 | 01 1 | | |
|-----|--------|------------------------------|--|
| Bit | Signal | Function | |
| 0 | DRL | Drive select (low bit) | |
| 1 | DRH | Drive select (high bit) | |
| 2 | FRST | Function reset | |
| 3 | DMAEN | Enables interrupts and DMA | |
| 4 | MOEN1 | Enables drive A motor | |
| 5 | MOEN2 | Enables drive B motor | |
| 6 | MOEN3 | Enables drive C motor | |
| 7 | MOEN4 | Enables drive D motor | |
| | | | |
| | | DRH DRL Drive Selected 0 0 0 | |
| | | 0 1 1 | |
| | | 1 0 2 | |
| | | 1 1 3 | |

5-16

Table 5-6 3F4H Main Status Register

| Bit | Function |
|-----|---|
| _ | |
| 0 | Drive A busy/seeking |
| 1 | Drive B busy/seeking |
| 2 | Drive C busy/seeking |
| 3 | Drive D busy/seeking |
| 4 | Floppy busy command in progress |
| 5 | Non-DMA mode |
| 6 | Data transfer direction (high=floppy to host) |
| 7 | Master-data-register ready request |

Table 5-7 3F7H Floppy Disk Diagnostic Register

| Bits | Function |
|-------------|--|
| 0 6 | Apply to currently selected Winchester drive |
| 7 | Diskette change |

Table 5-8 3F7H Floppy Disk Register

| Bit | Function |
|-----|--------------------------|
| 0 | LDO Mode select low bit |
| 1 | LDl Mode select high bit |
| 2 | Not used |
| 3 | Not used |
| 4 | Not used |
| 5 | Not used |
| 6 | Not used |
| 7 | Not used |

NOTE:

The mode select bits are used to select between high-capacity disk drive mode and low-capacity mode, as follows:

| LDl | LD0 | Mode |
|-----|-----|--------------------------|
| 0 | 0 | High-capacity (500K bps) |
| 0 | 1 | Low-capacity (250K bps) |
| 1 | 0 | Low-capacity (250K bps) |
| 1 | 1 | Low-capacity (250K bps) |
| | | |

- 5.1.2.2 Controller Commands. The uPD765A floppy disk controller IC performs 15 different commands, as follows:
 - * Read Data
 - * Read Deleted Data
 - * Write Data
 - * Write Deleted Data
 - * Read a Track
 - * Read ID
 - * Format a Track
 - * Scan Equal
 - * Scan Low or Equal
 - * Scan High or Equal
 - * Recalibrate
 - * Sense Interrupt Status
 - * Specify
 - * Sense Drive Status
 - * Seek
 - * Invalid Command

Each command is initiated by a multibyte transfer from the processor. The results after execution of the command can also be a multibyte transfer back to the processor. Because of this interchange between the processor and the floppy controller, each command consists of three phases, as follows:

- * Command phase -- The processor writes a sequence of commands to the floppy controller directing the controller to perform a specific operation.
- * Execution phase -- The floppy controller performs the specified operation.
- * Result phase -- When the operation completes, status and other information are available to the processor through a sequence of read commands.

Listed below are the codes required to execute each command. symbols used in the command phase and result phase are defined in 5-9, which follows the command descriptions. indicates a don't-care condition.

Read Data.

Command Phase: TMMF SK 0 0 7 7 Х X HD US1 US0 Х Х Х

(C,H,R,N,EOT,GPL,DTL)

Result Phase: (STO,ST1,ST2,C,H,R,N)

Comment: The host outputs the nine command phase bytes. floppy disk controller selects the drive, loads the drive heads (if previously unloaded), and begins reading ID address marks and ID data fields to locate the selected sector. When the sector is found, data is transferred (via DMA) to host memory. Multisector and multitrack operation is allowed. Completion of the command the result phase registers, interrupts the updates processor (if interrupt is enabled), and unloads the heads following the head unload interval.

Read Deleted Data.

Command Phase: TMMFSK 0 1 1 0

Х Х X X X HD US1 US0

(C,H,R,N,EOT,GPL,DTL)

Result Phase: (STO,ST1,ST2,C,H,R,N)

The Read Deleted Data command and the Read a Track command are the same except for the command opcode. The Read Deleted Data transfers sectors that contain the deleted data address mark.

Write Data.

Command Phase: $\mathbf{T}\mathbf{M}$ 0 0 1 MFX X HD US1 US0

(C,H,R,N,EOT,GPL,DTL)

Result Phase: (ST0, ST1, ST2, C, H, R, N)

Comment: The host outputs the nine command phase bytes and the floppy disk controller selects the drive, loads the heads, and searches the sector ID fields. When the C,H,R, and N sector fields match the command register data, the controller transfers byte data via DMA to the drive. Command completion updates the result registers and interrupts the host processor.

Write Deleted Data.

Command Phase: MF1 TM0 0 0 0

Х Х X X X HD US1 US0

(C,H,R,N,EOT,GPL,DTL)

Result Phase: (ST0,ST1,ST2,C,H,R,N)

Comment: The Write Deleted Data command is the same as a normal write operation, except that a deleted data address mark is written as the beginning of the data field in place of a normal data address mark.

Read a Track.

Command Phase: 0 MFSK 0 0 1 X Х X X X HD US1 US0

(C,H,R,N,EOT,GPL,DTL)

Result Phase: (STO,ST1,ST2,C,H,R,N)

The Read a Track command and the Read Deleted Data command are the same except the Read a Track command transfers all sectors from the index mark through the end of track sector.

Read ID.

Command Phase: 0 MF 0 0 1 0 X X HD US1 US0 X X

Result Phase: (STO,ST1,ST2,C,H,R,N)

Comment: The first correct ID information on the cylinder is stored in the data register. Sector ID information is read from the floppy disk during the execution phase.

Format a Track.

Command Phase: 0 MF0 0 1 1 X X HD US1 US0 X Х

(N,SC,GPL,D)

Result Phase: (STO, ST1, ST2, C, H, R, N)

Comment: The selected track is formatted from the index mark through the last track sector with address marks, ID fields, data fields, and field gaps for either the standard single-density or double-density format. The ID field (4 bytes) is furnished by the host for each sector. The data field is filled with the data defined in the command register (DTF).

Scan Equal.

Command Phase: $_{
m TM}$ MF SK 1 0 0

X Х Х X X HD US1 US0

(C,H,R,N,EOT,GPL,STP)

Result Phase: (STO,ST1,ST2,C,H,R,N)

The selected sector is compared on a byte basis between the drive information and the host data. If the scan condition is satisfied, the SH (Scan Equal Hit) bit is set in status register 2.

Scan Low or Equal.

Command Phase: MT MF SK 1 1 0 0 1 X X X X X HD US1 US0

(C,H,R,N,EOT,GPL,STP)

Result Phase:

(STO,ST1,ST2,C,H,R,N)

Comment: The Scan Low or Equal command is similar to the Scan High or Equal command, except for the logical compare condition. If the condition is not satisfied, the SN (Scan Not Hit) bit is set in result register ST2.

Scan High or Equal.

Command Phase: MT MF SK 1 1 1 0 1

X X X X X HD US1 US0

(C,H,R,N,EOT,GPL,STP)

Result Phase: (STO,ST1,ST2,C,H,R,N)

Comment: The Scan High or Equal command is simliar to the Scan Low or Equal command, except for the logical compare condition. If the scan condition is not satisfied, the SN (Scan Not Hit) bit is set in result register ST2.

Recalibrate.

Command Phase: 0 0 0 0 0 1 1 1 1 X X X X X X 0 US1 US0

Comment: The heads of the selected drive are retracted to track position 0. The track 0 position flag is available as a separate signal from the selected drive and in the ST3 status byte.

Sense Interrupt Status.

0 0 0 0 1 0 0 0 Command Phase:

Result Phase: (STO, PCN)

Controller status register 0 and the current cylinder are available in the result registers following this command. The command clears the floppy section interrupt level.

Specify.

Command Phase: 0 0 0 0 0 0 1 1

(SRT, HUT, HLT, ND)

Comment: The Specify command sets the head load and unload rates, the drive step rate, and the DMA data transfer mode.

Sense Drive Status.

Command Phase: 0 0 0 0 1

X X X X X HD US1 US0

Result Phase: (ST3)

Comment: This command returns selected drives status ST3 during the result phase.

Seek.

Command Phase: 0 0 0 0 1 1 1 1

X X X X X HD US1 US0

(NCN)

This command positions the read/write head over the proper cylinder on the diskette. The controller compares the current head position with NCN and if there is a difference, issues step pulses in the proper direction to reach NCN. the present cylinder number (PCN) is equal to NCN, the controller sets the Seek End flag to STO and terminates the command.

Invalid Command.

Command Phase: <----Invalid Codes--->

Result Phase: (STO)

Comment: An invalid command causes bits 7 and 6 of STO to be set and the controller enters the standby state.

Symbol Descriptions. Table 5-9 defines the symbols used in the above commands.

Table 5-9 Definition of Symbols

| Symbol | Name | Definition |
|--------|------------------|---|
| A0 | Address line 0 | Controls selection of main status register (A = 0) or data register (A = 1). |
| C | Cylinder number | Stands for the currently selected cylinder numbers 0 through 76 of the disk drive. |
| D: | Data | Stands for the data pattern to be written into a sector. |
| D(0-7) | Data bus | 8-bit data bus: D7=MSB, D0=LSB. |
| DTL | Data length | Stands for the data length to be read out of or written into a sector. |
| EOT | End-of-track | Final sector number on a cylinder. After EOT, the controller stops data transfer. |
| GPL | Gap length | During format commands, GPL specifies length of Gap 3. During read/write commands, GPL is the number of bytes that VCOs stay low after CRC. |
| Н | Head address | Head number 0 or 1 specified in ID field. |
| HD | Head | Selected head number 0 or 1. |
| HLT | Head load time | Head load time in the disk drive is 2 to 254 milliseconds in 2 millisecond increments. |
| HUT | Head unload time | Head unload time after a read or write is 16 to 254 milliseconds in 16 millisecond increments. |
| MF | FM or MFM mode | FM is selected when MF=0; MFM is selected when MF=1. |

Table 5-9 Definition of Symbols (Continued)

| Symbol | Name | Definition |
|--------------------------|--|--|
| | | |
| МТ | Multitrack | If MT is high after a read/write operation on side 0, the controller automatically starts searching for sector 1, side 1. |
| N | Number | Number of data bytes written in a sector. |
| NCN | New cylinder number | New cylinder that will be reached after seek operation. NCN is the desired position of the head. |
| ND | Non-DMA mode | Non-DMA operation. |
| PCN | Present cylinder number | Cylinder number at end of Sense Interrupt Status command. |
| R | Record | Sector number that will be read or written. |
| R/W | Read/write | Read or write signal. |
| SC | Sector | Number of sectors per cylinder. |
| SK | Skip | Skip deleted data address mark. |
| SRT | Step rate time | Stepping rate for all disk drives. F=1 millisecond, E=2 milliseconds, and so forth. |
| STO ST1 ST2 ST3 | Status 0 Status 1 Status 2 Status 3 | ST(0-3) represents one to four status registers. Status information is available after command execution. Not to be confused with the main status register, which is selected by A0=0. |
| STP | | Scan Test. If STP=1, the data in contiguous sectors is compared with data sent during a scan operation. If STP=2, alternate sectors are read and compared. |
| USO USl | Unit select | Selected drive number 0 or 1. |

5.1.2.3 Status Registers. Four internal status registers, STO through ST3, contain information about the floppy controller. These registers are used to facilitate the transfer of data between the controller and the processor. Values of the bit positions of these registers are noted above in the execution of the various controller commands. The following paragraphs describe the status registers.

Status Register 0 (ST0).

Bits Description

7 & 6 Interrupt code (IC)

- 00 = Normal termination (NT) of the command. The command was completed and properly executed.
- 01 = Abnormal termination (AT) of the command. The execution of the command was started but was not successfully completed.
- 10 = Invalid command (IC). The issued command was never started.
- 11 = Abnormal completion because the ready signal from the disk drive changed states.
- Seek end (SE). Set to 1 when the controller 5 completes the Seek command.
- 4 Equipment check (EC). Set to 1 if a fault signal is received from the disk drive or if the track 0 signal fails to occur after 77 step pulses.
- 3 Not ready (NR). Set to 1 when the disk drive is in the not ready state and a Read or Write command is issued to side 1 of a singlesided diskette.
- Indicates the state of the 2 Head address(HD). head at interrupt.
- Unit select 1 and 2 (US1 and US2). Indicates 1 & 0 the unit number of the disk drive at interrupt.

Status Register 1 (ST1).

Bit Description

- 7 End of cylinder (EN). Set when the controller tries to gain access to a sector beyond the final sector of a cylinder.
- 6 Not used, always 0.
- Data error (DE). Set when the controller detects a CRC (Cyclic Redundancy Check) error in either the ID field or the data field.
- 4 Overrun (OR). Set if the controller is not serviced by the main system within a certain time limit during data transfers.
- 3 Not used, always 0.
- No data (ND). Set if the controller cannot find the sector specified in the ID register during the execution of a Read Data, Write Deleted Data, or scan command. This flag is also set if the controller cannot read the ID field without an error during the execution of a Read ID command or if the starting sector cannot be found during the execution of a Read Cylinder command
- Not writable (NW). Set if the controller detects a write-protect signal from the disk drive during execution of a Write Data, Write Deleted Data, or Format Cylinder command.
- Missing address mark (MA). Set if the controller cannot detect the ID register mark. At the same time, the MD of status register 2 is set.

Status Register 2 (ST2).

Bit Description

- 7 Not used, always 0.
- 6 Command mark (CM). This flag is set if the controller encounters a sector that has a deleted data address mark during execution of a Read Data or scan command.
- 5 Data error in data field (DD). Set if the controller detects an error in the data.
- Wrong cylinder (WC). Related to no data (ND). Set when the contents of cylinder C on the media are different from those stored in the ID register.
- 3 Scan equal hit (SH). Set if the contiguous sector data equals the processor data during the execution of a scan command.
- 2 Scan not satisfied (SN). Set if the controller cannot find a sector on the cylinder that meets the condition during a scan command.
- Bad cylinder (BC). Related to ND. When the contents of cylinder C on the medium are different from the contents stored in the IDR (internal drive register) and the contents of cylinder C are FF, then this flag is set.
- Missing address mark in data field (MD). Set if the controller cannot find a data address mark or a deleted data address mark when data is read from the medium.

Status Register 3 (ST3).

| Bit | Description |
|-----|--|
| 7 | Fault (FT). Status of the fault signal from the disk drive. |
| 6 | Write protect (WP). Status of the write-protect signal from the disk drive. |
| 5 | Ready (RY). Status of the ready signal from the disk drive. |
| 4 | Track 0 (T0). Status of the track 0 signal from the disk drive. |
| 3 | Two side (TS). Status of the two-side signal from the disk drive. |
| 2 | Head address (HD). Status of the side select signal from the disk drive. |
| 1 | Unit select 1 (US1). Status of the unit select 1 signal from the disk drive. |
| 0 | Unit select 0 (USO). Status of the unit select 0 signal from the disk drive. |

Section 6

Hardware Options

6.1 GENERAL

This section provides information about the optional devices that are available for the BUSINESS-PRO computer system. These options are as follows:

- * Random-access memory (RAM) expansion kits (128 kilobytes or 512 kilobytes)
- * Floppy disk drives (360 kilobytes or 1.2 megabytes)
- * Winchester disk controller
- * Winchester disk drives (21 megabytes, 40 megabytes, 72 megabytes, or 120 megabytes)
- * Tape drive and tape controller
- * TI mode CRT controller
- * PC-AT mode CRT controller
- * Color display unit
- * Monochrome display unit
- * RS-232 communications interface
- * Optical mouse
- * Numerical coprocessor

| and the second s | |
|--|--|
| | |

6.2 RAM EXPANSION

The main logic board contains 512 kilobytes of on-board RAM consisting of two 256-kilobyte dynamic RAM boards. Two special 64-kilobyte RAM expansion boards (128-kilobyte RAM expansion kit) allow expansion of this on-board RAM to a total capacity of 640 kilobytes. In addition, a special memory area allows installation of as many as six 512-kilobyte RAM expansion boards to increase the on-board memory size to 3.64 megabytes. The following paragraphs describe the 128-kilobyte and the 512-kilobyte RAM expansion kits.

6.2.1 128-Kilobyte RAM Expansion Kit
The 128-kilobyte RAM expansion kit increases the available system
memory capacity from 512 kilobytes to 640 kilobytes. The kit
consists of two 64-kilobyte memory boards each of which contains
nine 64-kilobyte by 1-bit DRAM devices. These boards occupy
memory addresses 080000H through 09FFFFH.

The 64-kilobyte RAM expansion boards mount directly on the main logic board via two interface connectors (Pl and P2). Pl and P2 of the first RAM expansion board connect to J16 and J17 on the main circuit board. Pl and P2 of the second RAM expansion board connect to J18 and J19. When these boards are installed on the main circuit board, switch 4 (SW1, pins 4 and 7) must be set to the ON position. The 128-kilobyte RAM expansion kit contains the following items:

- * Two 64-kilobyte RAM expansion boards, TI Part No. 2227053-0001
- * 128 Kb RAM Expansion manual, TI Part No. 2536082-0001
- 6.2.1.1 128-Kilobyte RAM Expansion Kit Interface Signals. Two connectors (Pl and P2) provide the data and control paths between the 64-kilobyte RAM expansion boards and the main logic board. Table 6-l lists and describes the interface signals and shows their connector and pin assignments.
- 6.2.1.2 128-Kilobyte RAM Expansion Kit Specifications. The 128-kilobyte RAM expansion kit specifications are as follows:
 - * RAM cycle time (nonturbo mode) -- 500 nanoseconds
 - * RAM cycle time (turbo mode) -- 333 nanoseconds
 - * Average supply current -- 300 milliamperes
 - * Type of error checking -- odd parity

Table 6-1 128-Kilobyte RAM Interface Signals

| Signal | Connector and Pin Number | Description |
|--|--|--|
| MD0 MD1 MD2 MD3 MD4 MD5 MD6 MD7 | P2-3 P2-2 P2-1 P1-1 P1-2 P1-3 P1-10 P1-7 | Memory data lines 0 through 7. These lines carry data directly to or from the expansion board DRAMs with no on-board buffering. |
| +5 Vdc | P1-4 | Volts dc for the DRAMs. |
| PE PO | P1-5 P1-6 | Even and odd parity. These lines provide I/O data to the parity DRAM to reflect the odd parity that is generated and detected by the main logic board. |
| CAS- | P2-6 | Column address strobe. The falling edge of CAS- latches column addresses into the DRAMs at the beginning of a memory cycle; a later falling edge latches data in during a memory write cycle. |
| RAS- | P1-8 | Row address strobe. The falling edge of RAS- latches row addresses into the DRAMs at the beginning of a memory cycle; the signal goes high at the completion of the cycle. |
| W2- | P2-4 | Memory write strobe. Memory write cycles activate W2- to allow the falling edge of CAS- to latch data into the DRAMs; the signal remains high during a memory read cycle. |
| GND GND | P1-9 P2-14 | Ground. Ground. |
| A8 A7 A6 A5 A4 A3 A2 A1 | P1-11 P2-12 P2-9 P2-11 P2-13 P2-5 P2-10 P2-7 P2-8 P1-12 | Address line 0 through 8. These multiplexed address lines provide the DRAM addresses. These addresses change from row to column addresses at the beginning of a memory cycle; they return to row addresses at cycle completion. Not used. |

6.2.2 512-Kilobyte RAM Expansion Kit
An optional 3-megabyte RAM expansion board allows use of as many
as six 512-kilobyte RAM expansion kits to increase the total main
logic board capacity to 3.64 megabytes. The 3-megabyte RAM
expansion board plugs into a connector (J3) on the edge of the
main logic board.

Each 512-kilobyte RAM expansion kit consists of two 256-kilobyte RAM expansion boards. Each expansion board quontains nine 256-kilobyte by 1-bit DRAM devices. These boards mount directly on the 3-megabyte RAM expansion board via an interface connector (P1). The boards occupy memory locations in the range of 010000H through 03FFFFH. The 512-kilobyte RAM expansion kit contains the following items:

- * Two 256-kilobyte RAM expansion boards, TI Part No. 2240931-0001
- * 512 Kb RAM Expansion manual, TI Part No. 2536071-0001

6.2.2.1 512-Kilobyte RAM Expansion Kit Interface Signals. Connector Pl provides the data and control paths between the 256-kilobyte RAM expansion boards and the 3-megabyte RAM expansion board. Table 6-2 lists and describes the interface signals and shows their pin assignments on connector Pl.

Table 6-2 512-Kilobyte RAM Expansion Kit Interface Signals

| Signal | Pin Number | Description |
|---|--|---|
| +5 Vdc +5 Vdc +5 Vdc | 1 2 3 | These lines provide the operating voltages for the 256-kilobyte RAM expansion board's active devices. |
| RAO RA1 RA2 RA3 RA4 RA5 RA6 RA7 RA8 | 4 5 6 7 8 9 10 11 | RAM address lines 0 through 8. These multiplexed address lines provide the addresses for the DRAM devices. These addresses change from row to column addresses at the beginning of a memory cycle. They return to row addresses at cycle completion. Each line is triple buffered on the 3-megabyte RAM expansion board; each buffer drives up to four 256-kilobyte RAM expansion boards. |
| RAS- | 13 | Row address strobe. The falling edge of this signal latches row addresses into the DRAMs at the beginning of a memory cycle; the signal goes high at the completion of the cycle. |

Table 6-2 512-Kilobyte RAM Expansion Kit Interface Signals (Continued)

| Signal | Pin Number | Description |
|---|--|--|
| CAS- | 14 | Column address strobe. The falling edge of this signal latches column addresses into the DRAMs at the beginning of a memory cycle; it latches write data for write cycles if W- is already low. CAS- remains inactive (high) during refresh cycles. |
| W- | 15 | Memory write strobe. This signal's high state selects the read mode, and its low (active) state selects the write mode. W- must be active prior to the activation of CAS- to place the DRAM data outputs (Qs) in their high-impedance states for the entire cycle. This is necessary for common I/O operation. |
| PE- PO | 16 17 | Parity data write to the RAM board and parity data read from the RAM board. Odd parity is generated and detected by the main logic board. |
| MDIR | 18 | Memory direction. The state of this signal determines the data transfer direction. Setting the signal high enables data through the octal bus transceiver from the 3-megabyte RAM expansion board to the 256-kilobyte DRAMs. Setting the signal low enables data transfers in the opposite direction. |
| MD0 MD1 MD2 MD3 MD4 MD5 MD6 MD7 MDEN- | 19 20 21 22 23 24 25 26 27 | Memory data lines 0 through 7. These lines carry data to and from the RAM expansion board DRAMs via an on-board octal bus transceiver. Memory data enable. Activation of this signal enables data through the octal bus transceiver in the direction selected by the state of MDIR. |
| GND GND GND | 28 29 30 | Ground. Ground. Ground. |

- 6.2.2.2 512-Kilobyte RAM Expansion Kit Specifications. The important specifications of the 512-kilobyte RAM expansion kit are as follows:
 - * DRAM cycle time (nonturbo operation) -- 500 nanoseconds
 - * DRAM cycle time (turbo operation) -- 333 nanoseconds
 - * DRAM access time -- 150 nanoseconds
 - * RAS refresh rate -- 64 rows per millisecond
 - * Average power consumption -- 5 amperes
 - * Type of error checking -- Odd parity

6.3 BUSINESS-PRO MASS STORAGE OPTIONS

The mass storage configuration for the BUSINESS-PRO is user-selected and can include as many as six half-height mass storage devices connected to the system in daisy-chain fashion. The configuration can include any combination of as many as four floppy disk drives or four Winchester disk drives. The following optional mass storage devices are available for use with the BUSINESS-PRO computer:

- * 1.2-megabyte floppy disk drive
- * 360-kilobyte floppy disk drive
- * 21-megabyte, half-height Winchester disk drive
- * 40-megabyte, full-height Winchester disk drive
- * 72-megabyte, full-height Winchester disk drive
- * 120-megabyte, full-height Winchester disk drive
- * 60-megabyte cartridge tape drive

The following paragraphs describe the optional mass storage devices.

6.3.1 1.2-Megabyte Floppy Disk Drive
The 1.2-megabyte floppy disk drive is a dual-mode disk drive that
records on a 5 1/4-inch, floppy diskette. The dual-mode feature
provides the capability of either high-density (96 tracks per
inch) or low-density (48 tracks per inch) recording.

The 1.2-megabyte floppy disk drive circuits use open-collector NAND gate buffers as line drivers and Schmitt trigger inverters as line receivers. (Use of these Schmitt trigger devices provides noise immunity for the signal lines.) All input signals are terminated by 150-ohm resistors and are pulled up to Vcc in the last disk drive in the daisy-chain configuration.

- 6.3.1.1 1.2-Megabyte Floppy Disk Drive Features. The following features characterize the 1.2-megabyte floppy disk drive:
 - * Stores and retrieves information on 5 1/4-inch floppy diskettes (either high-density or low-density)
 - * Operates at two speeds:
 - 360 revolutions per minute (rpm) for high-density media
 - 300 rpm for low-density media
 - * Reads from or writes to high-density diskettes that provide 1.2 megabytes of storage per diskette.
 - * Reads from or writes to double-density diskettes. However, diskettes written by the 1.2-megabyte drive are reliable only in 1.2-megabyte drives thereafter.
- 6.3.1.2 1.2-Megabyte Floppy Disk Drive Kit. The 1.2-megabyte floppy disk drive kit, TI Part No. 2240952-0001 consists of the following components:
 - * 1.2-megabyte, half-height floppy disk drive, TI Part No. 2240884-0001
 - * <u>1.2 Mb Half-Height Floppy Drives</u> manual, TI Part No. 2240891-0001
 - * Daisy-chain cable, TI Part No. 2240837-0001
- 6.3.1.3 1.2-Megabyte Floppy Disk Drive Tabulated Information. Tables 6-3 through 6-7 provide tabulated information about the 1.2-megabyte floppy disk drive.

NOTE

The 1.2-megabyte floppy disk drive contains a set of eight dual-inline-package (DIP) switches that can be used to insert (switch ON) or remove (switch OFF) the terminator resistors from the circuit. These switches are all set to their ON positions at the factory. When installing the drives in a daisy-chain configuration, you should ensure that all terminator switches are turned OFF on all drives except the last one in the daisy chain.

Table 6-3 1.2-Megabyte Floppy Drive Interface Connector Pl

| Signal | Pin Number | Description |
|---|----------------|--|
| | | Description |
| LOW SPEED | 2 | When active, this input signal enables low-speed (360-rpm) operation. Correct read/write operations are not guaranteed until at least 400 milliseconds after a speed change has occurred. The disk drive uses the DRIVE SELECT signal to latch this input line. |
| HEAD LOAD | 4 | Not used. |
| DRIVE SELECT 0 DRIVE SELECT 1 DRIVE SELECT 2 DRIVE SELECT 3 | 12 14 | These input signals activate the in-use light for a selected disk drive. They also enable all other disk drive signals except MOTOR ON. |
| INDEX | 8 | This output signal notifies the disk controller that an index hole has been detected (once per disk revolution). With the drive motor at full speed, the leading edge of this signal occurs approximately every 200 milliseconds for low-speed or approximately every 166.7 milliseconds for high-speed operation. |
| MOTOR ON | 16 | This input signal activates the drive motor. |
| DIRECTION SELECT | 18 | This input signal determines the travel direction of the read/write heads. Its high state causes the heads to move outward toward track 0. Its low state causes the heads to move inward toward track 39. |
| STEP | 20 | This input signal causes a single-track movement of the read/write heads in the direction specified by the DIRECTION SELECT signal. |
| WRITE DATA | 22 | This input signal provides data when enabled by an active WRITE GATE signal. |

Table 6-3 1.2-Megabyte Floppy Drive Interface Connector Pl (Continued)

| Signal | Pin Number | Description |
|--------------------|---------------|---|
| WRITE GATE | 24 | This input signal enables the WRITE DATA signal and disables the STEP and the READ DATA signals. |
| TRACK 00 | 26 | This output signal notifies the controller that the read/write heads are positioned at track 0. |
| WRITE PROTECT | 28 | This output signal notifies the controller that the diskette is protected against any write operations and cannot, therefore, be written to. |
| READ DATA | 30 | This output signal notifies the controller that the drive has detected a clock or a data bit under its read/write heads. |
| SIDE SELECT | 32 | This input signal determines which side of the diskette is to be read from or written to. Its high state selects side 0 (bottom side). Its low state selects side 1 (top side). |
| DISKETTE CHANGE | 34 | This output signal notifies the controller that the diskette has been changed since the last access operation. Opening the diskette access door activates DISKETTE CHANGE. Either of the following conditions deactivates the signal: |
| | | Power is applied to the drive. |
| | | A diskette is installed, the door is closed, and a step pulse is issued to the drive. |

All odd-numbered pins are connected to ground.

Table 6-4 1.2-Megabyte Floppy Disk Drive Power Connector P2

| Pin Number | Voltage |
|----------------|---------------------------|
| 1 | +12 <u>+</u> 0.6 volts dc |
| 2 | +12 volts dc return |
| 3 | +5 <u>+</u> 0.25 volts dc |
| 4 | +5 volts dc return |

Table 6-5 1.2-Megabyte Floppy Disk Drive Jumper Settings

| Jumper | Factory Setting | Function |
|--------------------------|-------------------------|---|
| DS0 DS1 DS2 DS3 | In Out Out Out | This jumper configuration designates the disk drive to be drive 1. |
| HS | Out | This position of jumper HS prevents head loading upon activation of the DRIVE SELECT signal. |
| НМ | In | This position of jumper HM causes the heads to load upon activation of the MOTOR ON signal. |
| MR | In | This position of jumper MR disables the READY signal. |
| TD | In | This position of jumper TD prevents the drive from being connected in a daisy-chain configuration with 8-inch floppy disk drives. |
| HL LB | In In | This configuration defines pin 4 of data connector Pl as the HEAD LOAD signal. |
| INU LA | Out Out | This configuration defines pin 4 of data connector Pl as in use. |

Table 6-6 1.2-Megabyte Floppy Disk Drive Performance Specifications

| Characteristic | Specifi High Speed | cation Low Speed |
|-------------------------|-------------------------------------|-------------------------------------|
| Capacity: | | |
| Formatted | 1228.8 kilobytes | 368.6 kilobytes |
| Unformatted | 1604 kilobytes | 500.0 kilobytes |
| Recording density | 9646 bits per inch | 5876 bits per inch |
| Track density | 96 tracks per inch | 48 tracks per inch |
| Rotational speed | 360 <u>+</u> 5.4 rpm | 300 <u>+</u> 4.5 rpm |
| Tracks per side | 80 | 40 |
| Sector size | 512 bytes | 512 bytes |
| Sectors per track | 15 | 8 or 9 |
| Access time: | | |
| Average | 91 milliseconds | 95 milliseconds |
| Track-to-track | 3 milliseconds | 3 milliseconds |
| Settling time | 15 milliseconds | 15 milliseconds |
| Motor start time | 1.2 seconds (maximun) | |
| Head load time | 50 milliseconds (maximum) | 50 milliseconds (maximum) |
| Encoding method | Modified frequency modulation (MFM) | Modified frequency modulation (MFM) |
| Data transfer rate rate | 500 kilobits per second | 250 kilobits per second |
| Error rate: | • | |
| Soft read errors | 1/10(9) bits read | 1/10(9) bits read |
| Hard read errors | 1/10(12) bits read | 1/10(12) bits read |
| Seek errors | 1/10(6) seek operations | 1/10(6) seek operations |

Table 6-7 1.2-Megabyte Floppy Disk Drive Power Requirements

| Item | Value |
|---|---|
| Operating current: | |
| +5 volts dc line | <pre>0.4 ampere (typical) 0.5 ampere (maximum)</pre> |
| +12 volts dc line | <pre>0.3 ampere (typical) 1.2 amperes (maximum)</pre> |
| <pre>Maximum ripple content (peak-to-peak):</pre> | |
| +5 volts dc line | 100 millivolts |
| +12 volts dc line | 200 millivolts |
| Voltage tolerance | <u>+</u> 5% |
| Power dissipation | 5.6 watts (typical) |

6.3.2 360-Kilobyte Floppy Disk Drive

The 360-kilobyte floppy disk drive can store and retrieve up to 360 kilobytes of information on a 5 1/4-inch, floppy diskette. The drive uses a direct-drive method of rotation, thus avoiding the problems inherent to a belt-driven system. The drive can be mounted in any of the top four drive positions in the BUSINESS-PRO system enclosure.

The 360-kilobyte floppy disk drive circuits use open-collector NAND gate buffers as line drivers and Schmitt trigger inverters as line receivers. (Use of these Schmitt trigger devices provides noise immunity for the signal lines.) All input signals are terminated by 150-ohm resistors and are pulled up to Vcc in the last disk drive in the daisy-chain configuration.

- 6.3.2.1 360-Kilobyte Floppy Disk Drive Kit. The 360-kilobyte floppy disk drive kit, TI Part No. 2240972-0001 includes the following items:
 - * 360-kilobyte, half-height floppy disk drive, TI Part No. 2234298-0002
 - * 360 Kb Half-Height Floppy Drives manual, TI Part No. 2240978-0001
 - * Daisy-chain cable, TI Part No. 2240837-0001

6.3.2.2 360-Kilobyte Floppy Disk Drive Tabulated Information. Tables 6-8 through 6-11 provide tabulated information about the 360-kilobyte floppy disk drive.

NOTE

The 360-kilobyte floppy disk drive contains a set of seven DIP switches that can be used to insert (switch ON) or remove (switch OFF) the terminator resistors from the circuit. These switches are all set to their ON positions at the factory. When installing the drives in a daisy-chain configuration, you should ensure that all terminator switches are turned OFF on all drives except the last one in the daisy chain.

Pins 2 and 34 of the 360-kilobyte floppy disk drive interface connector Pl are reserved. All other pin descriptions are the same as those listed in Table 6-3.

Table 6-8, 360-Kilobyte Floppy Disk Drive Power Connector P2

| Pin Number | Voltage |
|----------------|---------------------------|
| 1 | +12 <u>+</u> 0.6 volts dc |
| 2 | +12 volts dc return |
| 3 | +5 <u>+</u> 0.25 volts dc |
| 4 | +5 volts dc return |

Table 6-9 360-Kilobyte Floppy Disk Drive Jumper Settings

| Jumper | Factory Setting | g Function |
|--------------------------|-------------------------|--|
| DS0 DS1 DS2 DS3 | In Out Out Out | This jumper configuration designates the disk drive to be drive 1. |
| нѕ | Out | This position of jumper HS prevents head loading upon activation of the DRIVE SELECT signal. |
| НМ | In | This position of jumper HM causes head loading upon activation of the MOTOR ON signal. |
| MX | Out | Not defined. |

Table 6-10 360-Kilobyte Floppy Disk Drive Specifications


| Characteristic | Specification |
|---|---|
| Capacity: | |
| Formatted Unformatted | 368.6 kilobytes 500.0 kilobytes |
| Recording density | 5876 bits per inch |
| Track density | 48 tracks per inch |
| Rotational speed | 300 <u>+</u> 6 rpm |
| Tracks per side | 40 |
| Sector size | 512 bytes |
| Sectors per track | 8 or 9 |
| Read/write heads | 2 |
| Access time: Average Track-to-track Settling time | 148 milliseconds 5 milliseconds 15 milliseconds |
| Motor start time | l second (maximum) |

Table 6-10 360-Kilobyte Floppy Disk Drive Specifications (Continued)

| Characteristic | Specification |
|---|---|
| Head settle time | 15 milliseconds (maximum) |
| Encoding method | Modified frequency modulation (MFM) |
| Data transfer rate | 250 kilobits per second |
| Error rate: | |
| Soft read errors | 1/10(9) bits read |
| Hard read errors | 1/10(12) bits read |
| Seek errors | 1/10(6) seek |
| ble 6-11 360-Kilobyte Flopp | y Disk Drive Power Requirem |
| Item | y Disk Drive Power Requirem Value |
| V. | y Disk Drive Power Requirem Value |
| Item | y Disk Drive Power Requirem Value |
| Item Operating current: | y Disk Drive Power Requirement Value 0.9 ampere (typical) |
| Item Operating current: +5 volts dc line | Oy Disk Drive Power Requirem Value 0.9 ampere (typical) 1.2 amperes (maximum) 0.5 ampere (typical) |
| Item Operating current: +5 volts dc line +12 volts dc line Maximum ripple content | Oy Disk Drive Power Requirem Value 0.9 ampere (typical) 1.2 amperes (maximum) 0.5 ampere (typical) |
| Item Operating current: +5 volts dc line +12 volts dc line Maximum ripple content (peak-to-peak): | Value O.9 ampere (typical) 1.2 amperes (maximum) O.5 ampere (typical) 1.3 amperes (maximum) |
| Item Operating current: +5 volts dc line +12 volts dc line Maximum ripple content (peak-to-peak): +5 volts dc line | Value O.9 ampere (typical) 1.2 amperes (maximum) O.5 ampere (typical) 1.3 amperes (maximum) |


- 6.3.3 Winchester Disk Controller
 The optional Winchester disk controller is a full-sized, l6-bit
 board that controls the operations of as many as four Winchester
 disk drives via the industry-standard ST-506 interface. The disk
 drives connect to the controller in a daisy-chain configuration.
- 6.3.3.1 Winchester Disk Controller Kit. The Winchester disk controller kit, TI Part No. 2241059-0001 includes the following items:
 - * Winchester disk controller, TI Part No. 2240925-0001
 - * Winchester Controller manual, TI Part No. 2241056-0001
- 6.3.3.2 Winchester Disk Controller Diagrams. Figure 6-1 is a functional block diagram of the Winchester controller. Figures 6-2 through 6-4 are cabling diagrams of the Winchester controller connected in two-drive and three-drive configurations. Figure 6-3 shows the controller connected in a two-drive XENIX system.

Figure σ \vdash Winchester Controller Functional Block Diagram




2287497

Figure 6-2 Controller Connected in a Two-Drive Configuration



2287498

Figure 6-3 Controller Connected in a Two-Drive XENIX System



2287499

Figure 6-4 Controller Connected in a Three-Drive Configuration

- 6.3.3.3 Winchester Disk Controller Tabulated Information. Tables 6-12 through 6-20 provide tabulated information about the Winchester disk controller. The controller connectors and their functions are as follows:
 - * Control connector J3 -- control interface for disk drives 1 and 2
 - * Control connector J4 -- control interface for disk drives 3 and 4
 - * Data connector J5 -- handles data transfers between the controller and disk drive 1
 - * Data connector J6 -- handles data transfers between the controller and disk drive 2
 - * Drive-in-use connector J7 -- allows the user to attach the controller to the drive-in-use indicator on the front of the system enclosure
 - * Data connector J8 -- handles data transfers between the controller and disk drive 3
 - * Data connector J9 -- handles data transfers between the controller and disk drive 4

Table 6-12 Winchester Disk Controller Control Connector J3

| Signal | Pin Number | Description |
|------------------------------|--------------------|---|
| DSO- DS1- | 26 28 | Select signals for drives 1 and 2. The controller generates these signals to select the active drive as determined by the positions of the drive-select jumpers on the disk drives. |
| | | DS0- enables the drive on J5 (drive 1). |
| | | DS1- selects the drive on J6 (drive 2). |
| HSO- HS1- HS2- HS3- | 14 18 4 2 | Head-select signals 0 through 3. The controller sets these signals to select 1 of 15 read/write heads. HSO- through HS3- form a 4-bit binary code in the range of 1111 through 0000, where 1111 selects head 0. |
| PWG- | 6 | Write gate. This controller output signal enables the write driver to allow the selected read/write head to record data on the disk. This signal must remain inactive during read operations or during the transmission of step pulses to the disk drive. |
| PSC- | 8 | Seek complete. The disk drive activates this signal to indicate that the drive is selected and that the read/write heads are in the correct position. PSC- must be active before attempting any read or write operations. |
| PTK000- | 10 | Track 0. The disk drive activates this signal to indicate that the drive is selected and that the read/write heads are positioned at track 0. |
| PWF- | 12 | Write fault. The disk drive activates this signal to indicate that PWG- is active and that one or more of the following conditions is true: |

Write current is absent.

Table 6-12 Winchester Disk Controller Control Connector J3 (Cont)

| s - | ignal | Pin Number | Description |
|--------|-----------|---------------|---|
| | PWF- (Cor | ntinued) | |
| | | | Write data is absent. |
| | | | The drive is not ready. |
| | | | An invalid read/write head has been selected. |
| | | | Incorrect dc voltage levels. |
| | | | PSC- is inactive. |
| | | | PWF- can also indicate that PWG- is inactive while write current is present. An active PWF- disables all write operations. |
| | PINDEX- | 20 | Index. The disk drive activates this signal to indicate that it has detected the physical beginning of a track. |
| | PDRDY- | 22 | Ready. The disk drive activates this signal to indicate that the drive is receiving power, that the disk rotation is within the prescribed tolerance, and that the read/write heads are over the recording zone. Neither the selection of a new head nor a normal seek operation deactivates this signal. |
| | STEP- | 24 | Step pulse. The controller generates the step pulse to cause the read/write head to move a distance of one cylinder in the direction specified by the state of DIR |
| | DIR- | 34 | Direction. The controller generates this signal to define the direction of read/write head movement for stepping operations. Its low state causes head movement toward the center of the disk, its high condition causes head movement toward track 0. |

All odd-numbered pins, except pin 3, are connected to ground. Pin 3 has been removed for connector keying. Pin 16 is reserved.

Table 6-13 Winchester Disk Controller Control Connector J4

| Signal | Pin Number | Description |
|----------------------------------|--------------------|---|
| DS2- DS3- | 30 32 | Select signals for drives 3 and 4. The controller generates these signals to select the active drive as determined by the positions of the drive-select jumpers on the disk drives. |
| | | DS2- selects the drive on J8. |
| | | DS3- selects the drive on J9. |
| SHDO- SHD1- SHD2- SHD3- | 14 18 4 2 | Head select signals 0 through 3. The controller sets these signals to select 1 of 15 read/write heads. HSO- through HS3- form a 4-bit binary code in the range of 1111 through 0000, where 1111 selects head 0. |
| SWG- | 6 | Write gate. This controller output signal enables the write driver to allow the selected read/write head to record data on the disk. This signal must remain inactive during read operations or during the transmission of step pulses to the disk drive. |
| ssc- | 8 | Seek complete. The disk drive activates this signal to indicate that the drive is selected and that the read/write heads are in the correct position. SSC- must be active before attempting any read or write operations. |
| STK000- | 10 | Track 0. The disk drive activates this signal to indicate that the drive is selected and that the read/write heads are positioned at track 0. |
| SWF- | 12 | Write fault. The disk drive activates this signal to indicate that SWG- is active and that one or more of the following conditions is true: |

Write current is absent.

Write data is absent.

The drive is not ready.

Table 6-13 Winchester Disk Controller Control Connector J4 (Cont)

| | Signal | Pin Number | Description |
|------------------|---------|---------------|---|
| SWF- (Continued) | | tinued) | |
| | | | An invalid read/write head has been selected. |
| | | | Incorrect dc voltage levels. |
| | | | SSC- is inactive. |
| | | | SWF- can also indicate that SWG- is inactive while write current is present. An active SWF- disables all write operations. |
| | SINDEX- | 20 | Index. The disk drive activates this signal to indicate that it has detected the physical beginning of a track. |
| | SDRDY- | 22 | Ready. The disk drive activates this signal to indicate that the drive is receiving power, that the disk rotation is within the prescribed tolerance, and that the read/write heads are over the recording zone. Neither the selection of a new head nor a normal seek operation deactivates this signal. |
| | SSTEP- | 24 | Step pulse. The controller generates the step pulse to cause the read/write head to move a distance of one cylinder in the direction specified by the state of SDIR |
| | SDIR- | 34 | Direction. The controller generates this signal to define the direction of read/write head movement for stepping operations. Its low state causes head movement toward the center of the disk; its high condition causes head movement toward track 0. |

All odd-numbered pins, except pin 3, are connected to ground. Pin 3 has been removed for connector keying. Pin 16 is reserved.

Table 6-14 Winchester Disk Controller Data Connector J5

| Signal | Pin Number | Description |
|--------------------|---------------|---|
| lMFMWR+ lMFMWR- | 13 14 | Write-data plus and write-data minus (differential signal pair) |
| lMFMRD+ lMFMRD- | 17 18 | Read-data plus and read-data minus (differential signal pair) |

Pins 1, 3, 5, 7, 9, and 10 are reserved. All other pins, except pin 6, are connected to ground. Pin 6 has been removed for connector keying.

Table 6-15 Winchester Disk Controller Data Connector J6

| Signal | Pin Number | Description |
|--------------------|---------------|---|
| 2MFMWR+ 2MFMWR- | 13 14 | Write-data plus and write-data minus (differential signal pair) |
| 2MFMRD+ 2MFMRD- | 17 18 | Read-data plus and read-data minus (differential signal pair) |

NOTE:

Pins 1, 3, 5, 7, 9, and 10 are reserved. All other pins, except pin 6, are connected to ground. Pin 6 has been removed for connector keying.

Table 6-16 Winchester Disk Controller Data Connector J8

| Signal | Pin Number | Description |
|--------------------|---------------|---|
| 3MFMWR+ 3MFMWR- | 13 14 | Write-data plus and write-data minus (differential signal pair) |
| 3MFMRD+ 3MFMRD- | 17 18 | Read-data plus and read-data minus (differential signal pair) |

Pins 1, 3, 5, 7, 9, and 10 are reserved. All other pins, except pin 6, are connected to ground. Pin 6 has been removed for connector keying.

Table 6-17 Winchester Disk Controller Data Connector J9

| Signal | Pin Number | Description |
|--------------------|---------------|---|
| 4MFMWR+ 4MFMWR- | 13 14 | Write-data plus and write-data minus (differential signal pair) |
| 4MFMRD+ 4MFMRD- | 17 18 | Read-data plus and read-data minus (differential signal pair) |

NOTE:

Pins 1, 3, 5, 7, 9, and 10 are reserved. All other pins, except pin 6 are connected to ground. Pin 6 has been removed for connector keying.

Table 6-18 Winchester Disk Controller Switches SWl Through SW4

| Switch | Factory Setting | Function |
|-----------|--------------------|---|
| SWl | OFF | Sets the controller I/O port address range to 1FOH through 1F7H |
| SW2 | OFF | Sets the controller I/O port address range to 3F6H through 3F7H |
| SW3 | OFF | Not used |
| SW4 | OFF | Not used |
| NOTE: | | |
| Both rang | es may be activ | vated at the same time. |

Table 6-19 Winchester Disk Controller Performance Specifications

| Characteristic | Specification |
|-----------------------------|------------------------|
| Possible number of drives | 1 through 4 |
| Number of cylinders | 2048 (maximum) |
| Number of sectors | 1 to 256 |
| Bytes per sector | 256, 512, and 1024 |
| Data encoding | MFM |
| Number of heads | 16 (maximum) |
| Drive selects | 4 (maximum) |
| Data transfer rate | 5 megabytes per second |
| Error correction capability | 5-bit correction span |

- 6.3.3.4 External Activity Indicator.
 The Winchester disk controller external activity indicator follows the state of the status register. The activity LED connector is a 4-pin, single-row, straight header. Pins 1 and 4 of this connector are tied together as the LED+ signal. Pins 2 and 3 are tied together as the LED- signal. The LED- signal is driven by an open collector device capable of sinking 40 milliamperes when at a transistor-to-transitor (TTL) level. The LED+ signal is pulled up to Vcc through a current-limiting resistor that limits the LED current to approximately 20 milliamperes.
- 6.3.4 Winchester Disk Controller System Addresses
 The Winchester controller is accessed as an I/O device on the system unit bus and has two base addresses available to the programmer. The primary base address of the Winchester controller is 1FXH/3FXH and the secondary base address is 17XH/37XH. The base address is selected by DIP switches on the controller board, as described later in this section. The I/O ports used by the Winchester controller and the function of each port is shown in Table 6-20.

Table 6-20 Winchester Controller I/O Port Addresses

| • | Address Secondar | ry Name/Funct | ion |
|---------|---------------------|---------------------|-----------------------|
| (Hexade | ecimal) | Read | Write |
| | | | |
| 1F0 | 170 | Sector buffer | Sector buffer |
| 1F1 | 171 | Error register | Write precompensation |
| 1F2 | 172 | Sector count | Sector count |
| 1F3 | 173 | Sector number | Sector number |
| lF4 | 174 | Cylinder low | Cylinder low |
| lF5 | 175 | Cylinder high | Cylinder high |
| 1F6 | 176 | Size/drive/head | Size/drive/head |
| 1F7 | 177 | Status register | Command register |
| 3F6 | 376 | Reserved | Fixed disk register |
| 3F7 | 377 | Diagnostic register | Fixed disk register |

6.3.4.1 I/O Port Descriptions. The following sections describe the operation of each of the I/O ports listed in the table above.

<u>Sector Buffer</u>. This is a RAM area used to hold data to be transferred to or from the hard disk. The system has access to this sector buffer when Busy is cleared and BDRQ is active; the Winchester controller has access to the sector buffer in other cases. Data is accessed in the buffer serially; the buffer address automatically increments with each read or write operation. The data register provides a 16-bit path to the system for sector buffer transfers to and from the system. When a Read or Write Long command is performed, the four error detection and correction (ECC) bytes are transferred, one byte at a time, on XD(0-7) using the system processor byte I/O mode. (See Table 6-22 for a definition of the long mode flag.) This sector buffer contains enough storage capacity to buffer one sector of data for the hard disk, plus the four ECC bytes for read/write long commands. Sector sizes of 256, 512, and 1024 bytes are supported.

Error Register. The Winchester controller writes to this register to specify errors or diagnostic codes to the system. The error register is an 8-bit, read-only register containing error information that pertains to the previous command executed. The system has access to the error register whenever the Busy bit is not set. Data in the error register is valid only if the error bit is set in the status register or if internal diagnostics have been executed. Diagnostics are executed at power-up and by execution of the diagnostics command. In operational mode, each bit of the register indicates a different error as shown in Figure 6-5.




Figure 6-5 Error Register Bit Definitions

At the completion of an internal diagnostic test, the error register contains one of the following codes, indicating the status of the hardware. The diagnostic codes are shown in Table 6-21.

Table 6-21 Diagnostic Code Definitions

| Code | Status |
|------|--------------------------------|
| | |
| 01н | Pass |
| 02H | Controller fault |
| 03Н | Sector buffer fault |
| 04H | Not used |
| 05н | Microcontroller fault |
| OAH | Size/drive/head register fault |


<u>Write Precompensation Register</u>. The write precompensation register is an 8-bit, write-only register specifying the cylinder number divided by four at which write precompensation is to start. Loading this register with a value of FF disables write precompensation.

<u>Sector Count Register</u>. This register specifies the number of sectors to transfer (0=256) for Read, Verify, or Write commands. For the Format Track or Set Parameters command, this register specifies the number of sectors per track. For multiple sector commands, this register is decremented, and the sector number register is incremented. This register is a read/write register, which can be accessed by the system when the Busy bit is cleared.

<u>Sector Number Register</u>. This read/write register specifies the sector number of the starting sector for Read, Verify, and Write commands. This register is incremented for multiple sector commands. The system has access to this register whenever the Busy bit in the status register is cleared.

Cylinder High and Low Registers. The cylinder high and low registers are read/write registers that specify the cylinder number of the starting sector in Read, Verify, Write, or Format Track commands. The controller supports multiple sector operations across track and cylinder boundaries. The cylinder low register is an 8-bit register containing the low-order byte of the cylinder to be accessed. The cylinder high register is an 8-bit register with bits 0, 1, and 2 specifying the high order bits of the cylinder to be accessed. The controller supports a maximum of 2047 cylinders.

<u>Size/Drive/Head Register</u>. The size/drive/head register is an 8-bit, read/write register that directly controls the drive and head selects for the Winchester disk drive, as well as the sector size bits used in the Read, Verify, Write, and Format commands. This register is loaded with the maximum number of heads for each drive before a Set Parameters command is issued. The system has access to this register when Busy is cleared; otherwise, the controller has access to the register. Figure 6-6 shows the bit definitions for this register.



Sector size bit mapping:

00 - 256 byte sector

01 - 512

10 - 1024

ll - undefined

Figure 6-6 Size/Drive/Head Register Bit Definitions

<u>Status Register</u>. The status register is an 8-bit, read-only register that contains status information from the controller. The system has access to this register at any time, but data in this register is valid only when the Busy bit is cleared. This register must be read to determine the result of any operation. Reading this register clears the interrupt request on the system bus. A description of the bits in the status register is given in Figure 6-7.




Figure 6-7 Status Register Bit Definitions

Command Register. This 8-bit, write-only register is used to load commands for the Winchester controller board when the Busy bit in the status register is cleared. Before writing to the command register the sector count, sector number, cylinder low, cylinder high, and size/drive/head registers must be loaded. Writing to the command register clears the interrupt request to the system. Writing any bit pattern to this register that is not defined below results in a aborted command error. Valid command bit patterns are shown in Table 6-22. Stepping rates are given in Table 6-23.

Table 6-22 Winchester Controller Commands

| Bit Positions 7 6 5 4 3 2 1 0 | Command |
|--|---|
| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 | Scan ID Get Software Version |
| 0 0 0 1 <r> 0 0 1 0 0 0 L T</r> | Restore Read |
| 0 0 1 1 0 0 L T 0 1 0 0 0 0 0 T 0 1 0 1 0 0 0 0 | Write Verify Format Track |
| 0 1 0 1 0 0 0 0 0 1 1 1 <r> 1 0 0 0 0 0 0 B</r> | Seek Select Drive Bank |
| 1 0 0 1 0 0 0 0 1 0 0 0 1 | Perform Internal Diagnostic Set Parameters |

- R Stepping rate. The stepping rate field of a command maps to real values as indicated in the next table.
- L Long mode flag (0=normal mode, normal ECC functions, 1=long mode, no ECC bytes developed or error checking takes place). When set to 1, the controller does not perform ECC checking on the data field. Instead, the data field is extended by four bytes to include what would normally be the ECC bytes for a read or write operation.
- T Retry flag (0=enable retry, 1=disable retry). When the retry flag is set to 1, the controller does not perform retries on data transfers that generate errors.
- B Bank select (0=set to bank 0, l=set to bank 1). When the bank select is set to 1, the controller enables selection of drives 3 and 4. When the bank select is set to 0, the controller enables selection of drives 1 and 2.

Table 6-23 Controller-Supported Stepping Rates

| R | Rate | |
|---------|-------------------|--|
| | , | |
| 0 0 0 0 | 35us | |
| 0 0 0 1 | $0.5 \mathrm{ms}$ | |
| 0 0 1 0 | 1.0ms | |
| 0 0 1 1 | 1.5ms | |
| 0 1 0 0 | 2.0ms | |
| 0 1 0 1 | 2.5ms | |
| 0 1 1 0 | 3.0ms | |
| 0 1 1 1 | 3.5ms | |
| 1 0 0 0 | 4.0ms | |
| 1001 | 4.5ms | |
| 1 0 1 0 | 5.0ms | |
| 1 0 1 1 | 5.5ms | |
| 1 1 0 0 | 6.0ms | |
| 1 1 0 1 | 6.5ms* | |
| 1 1 1 0 | 3.2us | |
| 1 1 1 1 | 16.0us | |
| * * * * | 10.045 | |

* This rate is used for all subsequent operations that do not specify a stepping rate.

Fixed Disk Control Register.

This register is an 8-bit, write-only register used to control the operation of the Winchester controller card. This register is decoded in the floppy controller I/O address block, and the address of this register follows the address of the floppy controller card. Only bits 1, 2, and 3 of this register are used; bits 0, 4, 5, 6, and 7 are reserved. A description of the bits in this register is given in Figure 6-8.

The /Inten bit is used to enable/disable the Winchester interrupt onto the system interrupt bus. The interrupt is enabled by the power-up reset.

The /Hdr bit is used to generate a software-controlled reset. When set, the software-controlled reset maintains the fixed disk section logic reset as long as the bit is on. This bit is set to a logic 1 for a minimum of 10 microseconds and then reset to a logic 0 to complete the reset function. The HS3 bit is used to enable the head select 3 output for accessing heads 8 through 15.




Figure 6-8 Fixed Disk Control Register

<u>Diagnostic Register</u>. This register is an 8-bit, read-only register used for diagnostics. Bits 0 through 6 refer to the currently selected hard disk drive. Bit 7 is used for the diskette change line for the floppy disk controller logic. The bit definitions for this register are given in Figure 6-9.




Figure 6-9 Diagnostic Register Bit Definitions

6.3.4.2 Controller Command Functions.

 $\underline{\text{Scan ID}} - \underline{\text{00H}}$. Immediately upon receiving the Scan ID command, peripheral controller hardware raises the Busy flag in the host status register. At the same time, the Command Ready bit goes active, activating the 8049 microprocessor IC. The processor then executes code to update the head, sector size, and cylinder registers. Busy is cleared and an interrupt is sent to the host at the completion of this command.

Get Software Version - 01H. Upon receiving this command, the Busy bit is set in the status register. The controller loads the

software major version number into the cylinder high register and the revision number into the cylinder low register. Busy is cleared, and an interrupt is sent to the system at the completion of this command.

Restore - 10H. The Restore command sets the Busy bit, and the controller then executes code to position the heads of the drive specified by the size/drive/head register and the current bank to cylinder 0. If track 0 is not detected after 2047 step pulses have been issued, a track 0 not found error is placed into the error register, and the error bit is set in the status register. The stepping rate field of the command is not used for the restore operation itself but is stored in the controller to be used as the stepping rate value for operations requiring implied seek operations, such as read and write commands. The restore operation waits until a seek complete is detected before issuing another step pulse. Busy is cleared, and an interrupt is sent to the system at the completion of this command.

The Busy bit is set upon receipt of this command. Read - 20H. If the disk drive heads are not already at the specified starting address, an implied Seek is performed using the stepping rate previously specified by a Restore or Seek command. If no stepping rate has been specified, the default rate of 6.5 The sector is then read into the sector milliseconds is used. buffer, ECC (error detection/correction) is applied if specified, and the corrected data bit is activated if required. If the long bit is set in the command, ECC is not performed on the input data. Instead, four extra bytes of data are read from the disk into the sector buffer. If an uncorrectable error occurs during the read operation, the appropriate error code is loaded into the error register, and the error bit is set in the status register. The controller then sets the data request bit in the status register, clears Busy, and sends an interrupt to the system. The Read command terminates after the system empties the data register.

For multiple sector read operations, the above sequence repeats until all sectors are transferred. If an uncorrectable error occurs, the command terminates. Note that even if an uncorrectable error does occur, the command does not terminate until the system empties the data register.

Write - 30H. Upon receiving the Write command, the controller sets the Data Request bit in the status register and waits until the system fills the sector buffer. When the data register is full, the Busy bit is set. If the heads are not at the specified starting address, an implied Seek is performed using the stepping rate previously specified by a Restore or Seek command. If no stepping rate has been specified, the default rate of 6.5 milliseconds is used. The sector data is then written to the disk. If an error occurs during the write operation, the appropriate error code is loaded into the error register, and the error flag is set. The Write command is terminated by the

controller clearing Busy and sending an interrupt to the system.

For multiple sector write operations, the data request bit is set each time the controller is ready to receive the next sector until all sectors are transferred or an uncorrectable error occurs. If an uncorrectable error occurs, the command is terminated as described above.

<u>Verify - 40H</u>. The Verify command operates in the same manner as the Read command, with the exception that the long bit is not valid for this command.

Format Track - 50H. The Format Track command causes the controller to raise the data request bit and wait until the system has filled the sector buffer. Sector buffer full activates the Busy bit in the status register. If the heads are not at the specified starting address, an implied Seek is performed, using the stepping rate previously specified by a Restore or Seek command. If no stepping rate was specified, the default rate of 6.5 milliseconds is used.

The track is then formatted according to the data that was loaded into the sector buffer. The command is terminated by the controller clearing the Busy bit and sending an interrupt to the system. No error checking is done by this command.

<u>Seek - 70H</u>. The Seek command sets the Busy flag in the status register and then steps the heads to the sector address specified by the system. The stepping rate field of the command is used for the seek operation and is also stored in the controller to be used as the stepping rate for operations requiring implied seek operations, such as read and write commands. The Seek command is terminated by the controller clearing Busy and sending an interrupt to the system. The controller does not wait for the drive to complete the seek operation before terminating the command.

<u>Select Drive Bank - 80H</u>. Immediately upon receiving the Select Drive Bank command, peripheral controller hardware raises the Busy flag in the system status register. At the same time, the Command Ready bit goes active, activating the 8049 microprocessor IC. The Bank bit of the command is then stored away for use on all subsequent commands. Busy is cleared, and an interrupt is sent to the system at the completion of this command.

<u>Perform Internal Diagnostic - 90H</u>. The Busy bit is set in the status register. The internal processor, the Winchester controller IC, the sector buffer, and the size/drive/head register are tested for correct operation. The error register is loaded to reflect the status of the hardware. Busy is cleared and an interrupt is sent to the system at the completion of this command. Upon completion of the command, the error register is read to determine the results of the diagnostics command.

Set Parameters - 91H. The Busy bit is set in the status register, and the drive parameters are stored by the controller for use in track and cylinder boundary crossing for multiple sector operations. Before loading this command into the command register, the sector count register must be loaded with the number of sectors per track and the size/drive/head register must be loaded with the drive and the number of heads. Busy is cleared, and an interrupt is generated and sent to the system upon completion of this command.

- 6.3.5 Winchester Disk Drives
 The optional Winchester disk drives that can be used with the
 Winchester controller on the BUSINESS-PRO are as follows:
 - * 21-megabyte disk drive
 - * 40-megabyte disk drive
 - * 72-megabyte disk drive
 - * 120-megabyte disk drive

The features of these are described in the following paragraphs.

6.3.5.1 Types of Winchester Disk Drives. The label on each Winchester disk drive specifies the drive type. Table 6-24 lists the types of Winchester disk drives currently available from Texas Instruments that can be used with the BUSINESS-PRO. TI part numbers and parameters for each type are also provided.

Table 6-24 BUSINESS-PRO Drive Types

| | Drive Types | | | | | |
|---|---|--|---|--|--|--|
| Characteristics | 16 | 18 | 20 | 25 | 26 | 28 |
| TI part number Formatted capacity Cylinders Heads Drive tracks Reduced write cur. Write precomp cyl. Control byte Landing zone Sectors/track Bytes/sector Avg. access time Unformatted cap. | 2243928-2 21MB 615 4 2460 N/R 128 00 656 17 512 85ms 25498368 1046 | 2245231-1 40MB 925 9 4625 N/R 0 00 Auto 17 512 30ms 48174000 | 2245231-3 72MB 925 9 8325 N/R 0 00 Auto 17 512 30 ms 86713200 | 2243928-1 10MB 612 2 1224 N/R 128 00 656 17 512 85 ms 12749184 | 2235275-1 18MB 697 3 2091 N/R 128 00 Head Lock 17 512 40 ms 21779856 | 2238028-1 120MB 918 15 13770 N/R None 08 Auto 17 512 30 ms 143.43MB 10416 |
| Capacity/track Comments | Rack&Pin | 9634800 Rotary VC | 9634800 Rotary VC | 10416 Rotary VC | Rotary VC | Rotary VC |

Upon system start-up, the program automatically installs the disk drives in the system. The program also installs the pertinent parameters for each drive. Table 6-25 provides a list of all the drive types that can be used on the BUSINESS-PRO with a comparison of the Texas Instruments and IBM types of Winchester disk drives.

Table 6-25 Comparison of Winchester Disk Drive Types

| TI Type | IBM Type | cylinder | Heads Pr | Write ecompensation | Landing Zone | Formatted Capacity (Megabytes) |
|------------|-------------|----------|----------|------------------------|-----------------|--------------------------------|
| | | | | | | |
| | | | | | | |
| 1 | 1 | 306 | 4 | 128 | 305 | 10 |
| 2 | 2 | 615 | 4 | 300 | 615 | 21 |
| 3 | 3 | 615 | 6 | 300 | 615 | 32 |
| 4 | 4 | 940 | 8 | 512 | 940 | 65 |
| 5 | 5 | 940 | 6 | 512 | 940 | 49 |
| 6 | 6 | 615 | 4 | No | 615 | 21 |
| 7 | 7 | 462 | 8 | 256 | 511 | 32 |
| 8 | 8 | 733 | 5 | No | 733 | 31 |
| 9 | 9 | 900 | 15 | No | 901 | 117 |
| :10 | 10 | 820 | 3 | No | 820 | 21 |
| 11 | 11 | 855 | 5 | No | 855 | 37 |
| 12 | 12 | 855 | 7 | No | 855 | 52 |
| 13 | 13 | 306 | 8 | 128 | 319 | 21 |
| 14 | 14 | 733 | 7 | No | 733 | 44 |
| 15 | 15 | | Reserved | - set to zero | os | |
| 16 | 2 | 615 | 4 | 0 | Auto | 21 |
| 17 | 10 | 925 | 3 | 0 | Auto | 24 |
| 18 | 11 | 925 | 5 | 0 | Auto | 40 |
| 19 | 12 | 925 | 7 | 0 | Auto | 56 |
| 20 | NA | 925 | 9 | 0 | Auto | 72 |
| 21 | NA | 925 | 3 | 512 | Auto | 26 |
| 22 | NA | 1024 | 5 | 512 | Auto | 44 |
| 23 | NA | 1024 | 7 | 512 | Auto | 62 |
| 24 | 4 | 1024 | 8 | 512 | Auto | 71 |
| 25 | NA | 612 | 2 | 128 | 656 | 10 |
| 26 | NA | 697 | 3 | 128 | Hd lock | 18 |
| 27 | NA | 612 | 2 | 400 | None | 10 |
| 28 | NA | 918 | 15 | None | Auto | 119 |
| 29 | NA | 640 | 4 | 256 | Auto | 22 |

- 6.3.6 21-Megabyte Winchester Disk Drive
 The optional 21-megabyte Winchester disk drive is a microprocessor-controlled disk drive that can handle data at a rate of 5 megabits per second. The disk drive features open-loop stepper head positioning and rack-pinion head actuators. The interface between the disk drive and the Winchester disk controller is the industry-standard ST-506.
- 6.3.6.1 21-Megabyte Winchester Drive Kit. The 21-megabyte Winchester disk drive kit, TI Part No. 2240994-0001 includes the following items:
 - * 21-megabyte, half-height Winchester disk drive, TI Part No. 2243928-0002
 - * Daisy-chain cable, TI Part No. 2240837-0001
 - * Data cable, TI Part No. 2240835-0001
 - * Half-Height Winchester Drives manual, TI Part No. 2241055-0001

Installation of the half-height Winchester disk drive in drive positions 1 through 4 requires an optional Winchester cable kit, TI Part No. 2536057-0001. Installation as a second drive in XENIX systems requires optional Winchester cable kit, TI Part No. 2536057-0002.

6.3.6.2 21-Megabyte Disk Drive Tabulated Information. Tables 6-26 through 6-28 provide tabulated information about the 21-megabyte Winchester disk drive.

Table 6-26 21-Megabyte Disk Drive Control Connector Jl

| Signal | Pin Number | Description |
|--|---------------|--|
| | 2 | Reserved. |
| HEAD SELECT 0- HEAD SELECT 1- HEAD SELECT 2- | 14 18 4 | The host controller sets these signals to select one of the four read/write heads. These signals form a 3-bit binary code in the range of 000 (head 0) through 100 (head 4). |
| WRITE GATE- | 6 | The host controller generates this signal to enable the write driver. This allows data to be recorded on the disk via a selected read/write head. During read operations, or when step pulses are transmitted to the drive, this signal must be inactive. |
| SEEK COMPLETE- | 8 | The disk drive generates this signal to indicate to the host controller that the drive is selected and that the read/write heads are in position. SEEK COMPLETE- must be active before a read or write operation is attempted. Any one of the following conditions deactivates the signal: |
| | | The last leading edge of a step pulse or series of step pulses plus a 500-nanosecond delay has occurred. |
| | | A seek operation is in progress. |
| | | A recalibration sequence is in progress. |
| TRACK 0- | 10 | The disk drive generates this signal to indicate to the host controller that the read/write heads are positioned at track 0. |

Table 6-26 21-Megabyte Disk Drive Control Connector Jl (Continued)

| Signal | Pin Number | Description |
|--------------|---------------|---|
| WRITE FAULT- | 12 | The disk drive generates this signal to indicate to the host controller that WRITE GATE- is active and that one of the following conditions is true: |
| | | Write current is absent. |
| | | Write data is absent. |
| | | The drive is not ready. |
| | | An invalid read/write head has been selected. |
| | | Incorrect dc voltage levels. |
| | | SEEK COMPLETE- is inactive. |
| | | WRITE FAULT- can also indicate that WRITE GATE- is inactive while write current is present. |
| | | An active WRITE FAULT- signal disables all write operations. The controller latches this signal on its leading edge, thus ensuring the detection of any transient condition. |
| | 16 | Reserved. |
| INDEX- | 20 | The disk drive generates this signal to indicate to the host controller that it has detected the beginning of a track. |
| READY- | 22 | The disk drive generates this signal to indicate to the host controller that the drive is receiving power, has reached its proper operating speed, and that the read/write heads are over the recording zone. |

Table 6-26 21-Megabyte Disk Drive Control Connector Jl (Continued)

| Signal | Pin Number | Description |
|--|----------------------|--|
| STEP- | 24 | The host controller generates this signal to cause the read/write heads to move one cylinder in the direction specified by the state of DIRECTION IN Pulse duration can vary between 2 and 200 microseconds with a minimum interval of 5 microseconds between pulses. If the direction of head movement is toward track 0 and the number of step pulses exceeds the number of cylinders, the drive recalibrates the head to track 0. |
| DRIVE SELECT 1- DRIVE SELECT 2- DRIVE SELECT 3- DRIVE SELECT 4- | 26 28 30 32 | The host controller generates these signals to select the active drive as defined by the position of the drive-select switches on the disk drives. Since all control signals are gated with DRIVE SELECT-, one of these signals must be active to enable communication with the controller. |
| DIRECTION IN- | 34 | The host controller generates this signal to specify the direction of read/write head movement. A high condition of DIRECTION IN- causes head movement toward track 0; a low condition causes inward movement of the heads. |

Table 6-27 21-Megabyte Disk Drive Data Connector J2

| Signal | Pin Number | Description |
|------------------------------------|---------------|---|
| DRIVE SELECTED- | 1 | The disk drive activates this signal 1 microsecond after detecting the leading edge of DRIVE SELECT- and deactivates it 1 microsecond after the trailing edge. This signal acknowledges to the host that the drive is selected. |
| | 3 | Reserved. |
| | .5 | Reserved. |
| | 7 | Reserved. |
| | 9 | Reserved. |
| SIGNAL GROUND | 11 | Signal ground. |
| +MFM WRITE DATA -MFM WRITE DATA | 13 14 | This differential signal pair carries the MFM-encoded data to the disk drive during a write-to-disk operation. All disk tracks greater than 128 are write precompensated. |
| SIGNAL GROUND | 15 | Signal ground. |
| +MFM READ DATA -MFM READ DATA | 17 18 | This differential signal pair carries data to the host during read-from-disk operations. |
| SIGNAL GROUND | 20 | Signal ground. |
| NOTE. | | |

All other pins are connected to ground.

| Pin | Number | Voltage |
|-----|------------------|--|
| | 1 2 3 4 | +12 volts dc +12 volts dc return +5 volts dc return +5 volts dc |

6.3.6.3 Configuring a 21-Megabyte Disk Drive. A DIP switch determines the drive number for any given drive (Figure 6-10). Switches 5 through 8 specify drive numbers 4 through 1, respectively. All drives are shipped from the factory with the switches configured as drive 1 (SW8 is ON). A plug-in, terminating resistor pack must be installed in the last drive of a daisy-chain configuration and must be removed for all others. All drives are shipped from the factory with the terminating resistor pack installed.




Figure 6-10 21-Megabyte Disk Drive Select Switches and Terminator

Table 6-29 21-Megabyte Disk Drive Performance Specifications

| Characteristic | Specification |
|-------------------------------------|--------------------------------------|
| Unformatted data capacity: | |
| Bytes per track | 10 416 |
| Bytes per surface | 6 374 592 |
| Bytes per drive | 25 498 368 |
| Media configuration: | |
| Platters per drive | 2 |
| Cylinders per drive | 612 |
| Tracks per cylinder | 4 |
| Sectoring method | Soft |
| Recording method | MFM-encoded data |
| Data transfer rate | 5 megabits per second (nominal) |
| Rotational speed | 3 600 <u>+</u> 36 rpm |
| Average rotational latency | 8.33 milliseconds |
| Drive start time | 25 seconds |
| Drive stop time | 20 seconds |
| Minimum step pulse rate | 2 microseconds |
| Maximum step pulse period | 200 microseconds |
| Typical seek time: (NOTE 1) | |
| Track-to-track | 15 milliseconds |
| Buffered settling | 85 milliseconds (avg) |
| Maximum buffered including settling | 190 milliseconds |
| Window margin | <pre>±18 nanoseconds (minimum)</pre> |

Table 6-29 21-Megabyte Disk Drive Performance Specifications (Cont)

| Characteristic | Specification |
|-------------------------------------|---------------|
| Defective tracks per drive (NOTE 2) | 30 (maximum) |
| Defect-free media location | Cylinder 0 |
| Index pulses per revolution | 1 |

- 1. Seek time for any given seek operation is measured from the last step pulse issued. Average seek time is defined as the quotient of the sum of the time required for all possible movements divided by the total number of movements.
- 2. A defective track is defined as a track that contains one or more media defects.

Table 6-30 21-Megabyte Disk Drive Power Requirements

| Item | Value |
|--|---|
| | |
| Voltage tolerance | +5 percent |
| Typical operating current: +5 volts dc line +12 volts dc line | 0.75 ampere 0.75 ampere |
| Maximum starting current: +5 volts dc line +12 volts dc line | 1.3 amperes 4.5 amperes |
| Ripple (equivalent resistive load): +5 volts dc line +12 volts dc line | <pre>2 percent 1 percent (peak-to-peak)</pre> |
| Power consumption: Typical Maximum | 13.0 watts 15.3 watts |

- 6.3.7 40-Megabyte Winchester Disk Drive The optional 40-megabyte Winchester disk drive is a full-height disk drive that features a rotary voice-coil positioner that is controlled by a closed-loop servo system. To protect its disk surfaces, the drive positions and locks its read/write heads over a dedicated landing zone whenever power is removed. The disk drive interface to the host controller is the industry-standard ST506.
- 6.3.7.1 40-Megabyte Winchester Disk Drive Kit. The 40-megabyte Winchester disk drive kit, TI Part No. 2241087-0001 includes the following items:
 - * 40-megabyte, full-height Winchester disk drive, TI Part No. 2245231-0001
 - * Internal peripheral cable assembly, TI Part No. 2240835-0001
 - * <u>Full-Height Winchester Drives</u> manual, TI Part No. 2536072-0001

Installation of the 40-megabyte Winchester disk drive in drive positions 1 through 4 requires the use of an optional Winchester cable kit, TI Part No. 2536057-0001. Installation as a second drive in XENIX systems requires optional Winchester cable kit, TI Part No. 2536057-0002.

6.3.7.2 40-Megabyte Disk Drive Tabulated Information. Tables 6-31 through 6-35 provide tabulated information about the 40-megabyte Winchester disk drive.

NOTE

The 40-megabyte disk drive control connector and data connector are both designated as J3. Both connectors are edge connectors located on two different printed wiring boards inside the unit. The control connector has 34-pins; the data connector has 20 pins.

Table 6-31 40-Megabyte Disk Drive Control Connector J3

| Signal | Pin Number | Signal Description |
|--|--------------------|--|
| HEAD SELECT 0- HEAD SELECT 1- HEAD SELECT 2- HEAD SELECT 3- | 14 18 4 2 | The host controller sets these signals to select one of the nine read/write heads. These signals form a 4-bit binary code in the range of 0000 (head 0) through 1000 (head 8). |
| WRITE GATE- | 6 | The host controller generates this signal to enable the write driver. This allows data to be recorded on the disk via the selected read/write head. For read operations, or when step pulses are transmitted to the drive, this signal must be active. |
| SEEK COMPLETE- | 8 | The disk drive generates this signal to indicate to the host controller that the drive is selected and that the read/write heads are in position. SEEK COMPLETE- must be active before a read or write operation is completed. Any one of the following conditions deactivates SEEK COMPLETE-: |
| | | The last leading edge of a step pulse or series of step pulses plus a 500 nanosecond delay. |
| | | A seek operation is in progress. |
| | | A recalibration sequence is in progress. |
| TRACK 0- | 10 | The disk drive generates this signal to indicate to the host controller that the read/write heads are positioned at track 0. |
| | | |

Table 6-31 40-Megabyte Disk Drive Control Connector J3 (Continued)

| Signal | Pin Number | Description |
|--------------|---------------|--|
| WRITE FAULT- | 12 | The disk drive generates this signal to indicate to the host controller that WRITE GATE- is active and that one of the following conditions is true: |
| | | Write current is absent. |
| | | Write data is absent. |
| | | The drive is not ready. |
| | | An invalid read/write head has been selected. |
| | | Incorrect dc voltage levels. |
| | | SEEK COMPLETE- is inactive. |
| | | WRITE FAULT- can also indicate that WRITE GATE- is inactive while write current is present. |
| | | An active WRITE FAULT- signal disables all write operations. The controller latches this signal on its leading edge, thus ensuring the detection of any transient condition. |
| | 16 | Reserved. |
| INDEX- | 20 | The disk drive generates this signal to indicate to the host controller that the drive has detected the beginning of a track. |
| READY- | 22 | The disk drive generates this signal to indicate to the host controller that the drive is receiving power, has reached its proper operating speed, and the read/write heads are over the recording zone. |

Table 6-31 40-Megabyte Disk Drive Control Connector J3 (Continued)

| | Signal | Pin Number | Description |
|---|--|----------------------|---|
| • | STEP- | 24 | This controller-generated signal causes the read/write heads to move one cylinder in the direction specified by the state of DIRECTION IN Pulse length can vary between 2 and 200 microseconds with a minimum interval of 8 microseconds between pulses. If the direction of head movement is toward track 0 and the number of step pulses exceeds the number of cylinders, the drive recalibrates the head to track 0. |
| | DRIVE SELECT 1- DRIVE SELECT 2- DRIVE SELECT 3- DRIVE SELECT 4- | 26 28 30 32 | These controller-generated signals select the active drive as defined by the position of the drive-select switches on the disk drives. Since all control signals are gated with DRIVE SELECT-, one of these signals must be active to enable communication with the controller. |
| | DIRECTION IN- | 34 | This controller-generated signal specifies the direction of head movement. High causes head movement toward track 0; low causes inward head movement. |
| | NOTE: | | |

Table 6-32 40-Megabyte Disk Drive Data Connector J3

| Signal | Pin Number | Description |
|------------------------------------|---------------|---|
| DRIVE SELECTED- | 1 . | The disk drive activates this signal l microsecond after detecting the leading edge of DRIVE SELECT- and deactivates it l microsecond after the trailing edge. This signal acknowledges to the host that the drive is selected. |
| +MFM WRITE DATA -MFM WRITE DATA | 13 14 | This differential signal pair carries the MFM-encoded data to the disk drive during a write-to-disk operation. All disk tracks greater than 128 are write precompensated. |
| +MFM READ DATA -MFM READ DATA | 17 18 | This differential signal pair carries data to the host during read-from-disk operations. |

Pins 3, 5, 7, and 9 are reserved. Pins 11, 15, and 20 are connected to signal ground. All other pins are connected to chassis ground.

Table 6-33 40-Megabyte Disk Drive Power Connector J2

| Pin Number | Voltage | |
|------------|---------------------|--|
| 1 | +12 volts dc | |
| 2 | +12 volts dc return | |
| 3 | +5 volts dc return | |
| 4 | +5 volts dc | |

6.3.7.3 Configuring 40-Megabyte Disk Drive. An 8-pin, double-row (4-position) header and a jumper plug determine the drive number for any given drive (Figure 6-11). Jumper positions 1 through 4 specify drive numbers 1 through 4, respectively. All drives are shipped from the factory with the jumper configured as drive 1 (jumper plugged into position 1).

A plug-in, terminating resistor pack must be installed in the last drive of a daisy-chain configuration and must be removed for all others. All drives are shipped from the factory with the terminating resistor pack installed.

The radial-select option jumper allows the user to select a radial-cabling configuration in which each drive in the system requires a separate control and data cable. Drives are shipped from the factory with this jumper removed to allow the drive to be connected in a daisy-chain configuration.




Figure 6-11 40- and 72-Megabyte Disk Drive Select Switches and Terminator

Table 6-34 40-Megabyte Disk Drive Performance Specifications

| Characteristic | Specification |
|----------------------------|---------------------------------|
| Unformatted data capacity: | |
| Bytes per track | 10 416 |
| Bytes per surface | 9 634 800 |
| Bytes per drive | 48 174 000 |
| Media configuration: | |
| Platters per drive | 3 |
| Servo surfaces | 1 |
| Data surfaces | 5 |
| Cylinders per drive | 925 |
| Tracks per cylinder | 5 |
| Sectoring method | Soft |
| Recording method | MFM-encoded data |
| Data transfer rate | 5 megabits per second (nominal) |
| Rotational speed | 3 600 <u>+</u> 18 rpm |
| Rotational latency | 8.33 milliseconds (average) |
| Drive start time | 35 seconds |
| Drive stop time | 30 seconds |
| Step pulse period: | |
| Minimum | 8 microseconds |
| Maximum | 200 microseconds |

Table 6-34 40-Megabyte Disk Drive Performance Specifications (Cont)

| Characteristic | Specification | |
|-----------------------------|---------------------------|--|
| Seek times (typical): | | |
| Track-to-track | 7 milliseconds | |
| Average | 35 milliseconds | |
| 925 tracks | 85 milliseconds | |
| Maximum bit shift | <u>+</u> 31 nanoseconds | |
| Media defects per drive | 44 | |
| Defect-free cylinders | 0, 1, and 2 | |
| Index pulses per revolution | 1 | |
| Write-to-read recovery time | 10 microseconds (maximum) | |

Table 6-35 40-Megabyte Disk Drive DC Power Requirements

| Item | Value |
|---|---------------------------------|
| Voltage tolerance | +5 percent |
| Typical operating current: +5 volts dc line +12 volts dc line | 0.75 ampere 2.00 amperes |
| Maximum operating current: +5 volts dc line +12 volts dc line | 0.9 ampere 2.4 amperes |
| Maximum starting current: +5 volts dc line +12 volts dc line | 1.3 amperes 4.5 amperes |
| Ripple (peak-to-peak): +5 volts dc line +12 volts dc line | 50 millivolts 100 millivolts |

- 6.3.8 72-Megabyte Winchester Disk Drive The optional 72-megabyte Winchester disk drive is a full-height disk drive that features a rotary voice-coil positioner that is controlled by a closed-loop servo system. To protect its disk surfaces, the drive positions and locks its read/write heads over a dedicated landing zone whenever power is removed. The disk drive interface to the host controller is the industry-standard ST506.
- 6.3.8.1 72-Megabyte Winchester Disk Drive Kit. The 72-megabyte Winchester disk drive kit, TI Part No. 2241087-0002 includes the following items:
 - * 72-megabyte, full-height Winchester disk drive, TI Part No. 2245231-0003
 - * Internal peripheral cable assembly, TI Part No. 2240835-0001
 - * <u>Full-Height Winchester Drives</u> manual, TI Part No. 2536072-0001

Installation of the 72-megabyte Winchester disk drive in drive positions 1 through 4 requires an optional Winchester cable kit, TI Part No. 2536057-0001. Installation as a second drive in XENIX systems requires optional Winchester cable kit, TI Part No. 2536057-0002.

6.3.8.2 72-Megabyte Disk Drive Tabulated Information. Tables 6-36 through 6-40 provide tabulated information about the 72-megabyte Winchester disk drive.

NOTE

The 72-megabyte disk drive control connector and data connector are both designated as J3. Both connectors are edge connectors located on two different printed wiring boards inside the unit. The control connector has 34-pins; the data connector has 20 pins.

Table 6-36 72-Megabyte Disk Drive Control Connector J3

| Signal | Pin Number | Signal Description |
|--|--------------------|--|
| HEAD SELECT 0- HEAD SELECT 1- HEAD SELECT 2- HEAD SELECT 3- | 14 18 4 2 | The host controller sets these signals to select one of the nine read/write heads. These signals form a 4-bit binary code in the range of 0000 (head 0) through 1000 (head 8). |
| WRITE GATE- | 6 | The host controller generates this signal to enable the write driver. This allows data to be recorded on the disk via the selected read/write head. During read operations, or when step pulses are transmitted to the drive, this signal must be inactive. |
| SEEK COMPLETE- | 8 | The disk drive generates this signal to indicate to the host controller that the drive is selected and that the read/write heads are in position. SEEK COMPLETE- must be active before a read or write operation is attempted. Any one of the following conditions deactivates the signal: |
| | | The last leading edge of a step pulse or series of step pulses plus a 500-nanosecond delay. |
| | | A seek operation is in progress. |
| | | A recalibration sequence is in progress. |
| TRACK 0- | 10 | The disk drive generates this signal to indicate to the host controller that the read/write heads are positioned at track 0. |

Table 6-36 72-Megabyte Disk Drive Control Connector J3 (Continued)

| Signal | Pin Number | Description |
|--------------|---------------|--|
| WRITE FAULT- | 12 | The disk drive generates this signal to indicate to the host controller that WRITE GATE- is active and that one of the following conditions is true: |
| | | Write current is absent. |
| | | Write data is absent. |
| | | The drive is not ready. |
| | | An invalid read/write head has been selected. |
| | | Incorrect dc voltage levels. |
| | | SEEK COMPLETE- is inactive. |
| | | WRITE FAULT- can also indicate that WRITE GATE- is inactive while write current is present. |
| | | An active WRITE FAULT- signal disables all write operations. The controller latches this signal on its leading edge, thus ensuring the detection of any transient condition. |
| | 16 | Reserved. |
| INDEX- | 20 | The disk drive generates this signal to indicate to the host controller that it has detected the beginning of a track. |
| READY- | 22 | The disk drive generates this signal to indicate to the host controller that the drive is receiving power, has reached its proper operating speed, and the read/write heads are over the recording zone. |

Table 6-36 72-Megabyte Disk Drive Control Connector J3 (Continued)

| Signal | Pin Number | Description |
|--|----------------------|--|
| STEP- | 24 | The host controller generates this signal to cause the read/write heads to move one cylinder in the direction specified by the state of DIRECTION IN Pulse duration can vary between 2 and 200 microseconds with a minimum interval of 8 microseconds between pulses. If the direction of head movement is toward track 0 and the number of step pulses exceeds the number of cylinders, the drive recalibrates the head to track 0. |
| DRIVE SELECT 1- DRIVE SELECT 2- DRIVE SELECT 3- DRIVE SELECT 4- | 26 28 30 32 | The host controller generates these signals to select the active drive as defined by the position of the drive-select switches on the disk drives. Since all control signals are gated with DRIVE SELECT-, one of these signals must be active to enable communication with the controller. |
| DIRECTION IN- | 34 | The host controller generates this signal to specify the direction of read/write head movement. A high condition of DIRECTION IN- causes head movement toward track 0; a low condition causes inward movement of the heads. |

Table 6-37 72-Megabyte Disk Drive Data Connector J3

| Signal | Pin Number | Description |
|------------------------------------|---------------|---|
| DRIVE SELECTED- | 1 | The disk drive activates this signal 1 microsecond after detecting the leading edge of DRIVE SELECT- and deactivates it 1 microsecond after the trailing edge. This signal acknowledges to the host that the drive is selected. |
| +MFM WRITE DATA -MFM WRITE DATA | 13 14 | This differential signal pair carries the MFM-encoded data to the disk drive during a write-to-disk operation. All disk tracks greater than 128 are write precompensated. |
| +MFM READ DATA -MFM READ DATA | 17 18 | This differential signal pair carries data to the host during read-from-disk operations. |

Pins 3, 5, 7, and 9 are reserved. Pins 11, 15, and 20 are connected to signal ground. All other pins are connected to chassis ground.

Table 6-38 72-Megabyte Disk Drive Power Connector J2

| Pin Number | Voltage |
|------------|---------------------|
| 1 | +12 volts dc |
| 2 | +12 volts dc return |
| 3 | +5 volts dc return |
| 4 | +5 volts dc |

6.3.8.3 Configuring 72-Megabyte Disk Drive. An 8-pin, double-row (4-position) header and a jumper plug determine the drive number for any given drive. Jumper positions 1 through 4 specify drive numbers 1 through 4, respectively. All drives are shipped from the factory with the jumper configured as drive 1 (jumper plugged into position 1). Refer to Figure 6-11.

A plug-in, terminating resistor pack must be installed in the last drive of a daisy-chain configuration and removed for all others. All drives are shipped from the factory with the terminating resistor pack installed.

The radial-select option jumper allows the user to select a radial-cabling configuration in which each drive in the system requires a separate control and data cable. Drives are shipped from the factory with this jumper removed to allow the drive to be connected in a daisy-chain configuration.

Table 6-39 72-Megabyte Disk Drive Performance Specifications

| Characteristic | Specification |
|----------------------------|---------------------------------|
| Unformatted data capacity: | |
| Bytes per track | 10 416 |
| Bytes per surface | 9 634 800 |
| Bytes per drive | 86 713 200 |
| Media configuration: | |
| Platters per drive | 5 |
| Servo surfaces | 1 . |
| Data surfaces | 9 |
| Cylinders per drive | 925 |
| Tracks per cylinder | 9 |
| Sectoring method | Soft |
| Recording method | MFM-encoded data |
| Data transfer rate | 5 megabits per second (nominal) |

Table 6-39 72-Megabyte Disk Drive Performance Specifications (Cont)

| Characteristic | Specification |
|-----------------------------|--------------------------------------|
| Rotational speed | 3 600 <u>+</u> 18 rpm |
| Rotational latency | 8.33 milliseconds (average) |
| Drive start time | 35 seconds |
| Drive stop time | 30 seconds |
| Step pulse period: | |
| Minimum | 8 microseconds |
| Maximum | 200 microseconds |
| Seek times (typical): | |
| Track-to-track | 7 milliseconds |
| Average | 35 milliseconds |
| 925 tracks | 85 milliseconds |
| Maximum bit shift | <u>+</u> 31 nanoseconds |
| Media defects per drive | 44 |
| Defect-free cylinders | 0 and 1 |
| Index pulses per revolution | |
| Write-to-read recovery time | <pre>10 microseconds (maximum)</pre> |

Table 6-40 72-Megabyte Disk Drive DC Power Requirements

| Item | Value |
|---|---------------------------------|
| Voltage tolerance | <u>+</u> 5 percent |
| Typical operating current: +5 volts dc line +12 volts dc line | 0.75 ampere 2.00 amperes |
| Maximum operating current: +5 volts dc line +12 volts dc line | 0.9 ampere 2.4 amperes |
| Maximum starting current: +5 volts dc line +12 volts dc line | 1.3 amperes 4.5 amperes |
| Ripple (peak-to-peak): +5 volts dc line +12 volts dc line | 50 millivolts 100 millivolts |

- 6.3.9 120-Megabyte Winchester Disk Drive The optional 120-megabyte Winchester disk drive is a full-height disk drive that features a rotary voice-coil positioner that is controlled by a closed-loop servo system. To protect its disk surfaces, the drive positions and locks its read/write heads over a dedicated landing zone whenever power is removed. The disk drive interface to the host controller is the industry-standard ST506.
- 6.3.9.1 120-Megabyte Winchester Disk Drive Kit. The 120-megabyte Winchester disk drive kit, TI Part No. 2541087-0001 includes the following items:
 - * 120-megabyte, full-height Winchester disk drive, TI Part No. 2238028-0001
 - * Internal peripheral cable assembly, TI Part No. 2240991-0001
 - * <u>Full-Height Winchester Drives</u> manual, TI Part No. 2536072-0001

Installation of the 120-megabyte Winchester disk drive in drive positions 3 or 4 requires an optional Winchester cable kit, TI Part No. 2240835-0001. Installation as a second drive in XENIX systems requires an optional Winchester cable kit, TI Part No. 2536057-0002.

6.3.9.2 120-Megabyte Disk Drive Tabulated Information. Tables 6-41 through 6-44 provide tabulated information about the 120-megabyte Winchester disk drive.

NOTE

The 120-megabyte disk drive control connector (J1) and data connector (J2) are edge connectors located on two different printed wiring boards inside the unit. The control connector has 34-pins; the data connector has 20 pins.

Table 6-41 120-Megabyte Disk Drive Control Connector Jl

| Signal | Pin Number | Signal Description |
|--|--------------------|---|
| HEAD SELECT 0- HEAD SELECT 1- HEAD SELECT 2- HEAD SELECT 3- | 14 18 4 2 | The host controller sets these signals to select one of the nine read/write heads. These signals form a 4-bit binary code in the range of 0000 (head 0) through 1000 (head 8). |
| WRITE GATE- | 6 | The host controller generates this signal to enable the write driver. This allows data to be recorded on the disk via the selected read/write head. During read operations, or when step pulses are transmitted to the drive, this signal must be inactive. |
| SEEK COMPLETE- | 8 | The disk drive generates this signal to indicate to the host controller that the drive is selected and that the read/write heads are in position. SEEK COMPLETE- must be active before a read or write operation is attempted Any one of the following conditions deactivates the signal: |
| | | The last leading edge of a step pulse or series of step pulses plus a 500-nanosecond delay. |
| | | A seek operation is in progress. |
| | | A recalibration sequence is in progress. |
| TRACK 0- | 10 | The disk drive generates this signal to indicate to the host controller that the read/write heads are positioned at track 0. |

Table 6-41 120-Megabyte Disk Drive Control Connector Jl (Continued)

| Signal | Pin Number | Description |
|--------------|---------------|--|
| WRITE FAULT- | 12 | The disk drive generates this signal to indicate to the host controller that WRITE GATE- is active and that one of the following conditions is true: |
| | | Write current is absent. |
| | | Write data is absent. |
| | | The drive is not ready. |
| | | An invalid read/write head has been selected. |
| | | Incorrect dc voltage levels. |
| | | SEEK COMPLETE- is inactive. |
| | | WRITE FAULT- can also indicate that WRITE GATE- is inactive while write current is present. |
| | | An active WRITE FAULT- signal disables all write operations. The controller latches this signal on its leading edge, thus ensuring the detection of any transient condition. |
| | 16 | Reserved. |
| INDEX- | 20 | The disk drive generates this signal to indicate to the host controller that it has detected the beginning of a track. |
| READY- | 22 | The disk drive generates this signal to indicate to the host controller that the drive is receiving power, has reached its proper operating speed, and the read/write heads are over the recording zone. |

Table 6-41 120-Megabyte Disk Drive Control Connector Jl (Continued)

| Signal | Pin Number | Description |
|--|----------------------|--|
| STEP- | 24 | The host controller generates this signal to cause the read/write heads to move one cylinder in the direction specified by the state of DIRECTION IN Pulse duration can vary between 2 and 200 microseconds with a minimum interval of 8 microseconds between pulses. If the direction of head movement is toward track 0 and the number of step pulses exceeds the number of cylinders, the drive recalibrates the head to track 0. |
| DRIVE SELECT 1- DRIVE SELECT 2- DRIVE SELECT 3- DRIVE SELECT 4- | 26 28 30 32 | The host controller generates these signals to select the active drive as defined by the position of the drive-select switches on the disk drives. Since all control signals are gated with DRIVE SELECT-, one of these signals must be active to enable communication with the controller. |
| DIRECTION IN- | 34 | The host controller generates this signal to specify the direction of read/write head movement. A high condition of DIRECTION IN- causes head movement toward track 0; a low condition causes inward movement of the heads. |

Table 6-42 120-Megabyte Disk Drive Data Connector J2

| Signal | Pin Number | Description |
|------------------------------------|---------------|---|
| DRIVE SELECTED- | 1 | The disk drive activates this signal 1 microsecond after detecting the leading edge of DRIVE SELECT- and deactivates it 1 microsecond after the trailing edge. This signal acknowledges to the host that the drive is selected. |
| +MFM WRITE DATA -MFM WRITE DATA | 13 14 | This differential signal pair carries the MFM-encoded data to the disk drive during a write-to-disk operation. All disk tracks greater than 128 are write precompensated. |
| +MFM READ DATA -MFM READ DATA | 17 18 | This differential signal pair carries data to the host during read-from-disk operations. |

Pins 3, 5, 7, and 9 are reserved. Pins 2, 4, 6, 8, 11, 12, 15, 16, and 20 are connected to signal ground.

Table 6-43 120-Megabyte Disk Drive Power Connector J3

| Pin Number | Voltage | |
|------------|---------------------|--|
| 1 | +12 volts dc | |
| 2 | +12 volts dc return | |
| 3 | +5 volts dc return | |
| 4 | +5 volts dc | |

6.3.9.3 Configuring 120-Megabyte Disk Drive. A 6-pin, single-row (4-position) header and a jumper plug (refer to Figure 6-12) determine the drive number for any given drive, as follows:

| Jumper Pins | Drive Select | |
|--|------------------|--|
| 5 and 6 4 and 5 2 and 3 1 and 2 | 1 2 3 4 | |

All drives are shipped from the factory with the jumper configured as drive 1 (jumper on pins 5 and 6). A plug-in, terminating resistor pack must be installed in the last drive of a daisy-chain configuration and removed for all others. All drives are shipped from the factory with the terminating resistor pack installed.




Figure 6-12 120-Megabyte Disk Drive Select Pins and Terminator

Table 6-44 120-Megabyte Disk Drive Performance Specifications

| Characteristic | Specification |
|----------------------------|---------------------------------|
| Unformatted data capacity: | |
| Bytes per track | 10 416 |
| Bytes per surface | 9 560 000 |
| Bytes per drive | 143 430 200 |
| Formatted data capacity: | |
| Bytes per track | 8 704 |
| Bytes per surface | 7 990 000 |
| Bytes per drive | 120 000 000 |
| Media configuration: | |
| Platters per drive | 8 |
| Servo surfaces | 1 |
| Data surfaces | 9 |
| Cylinders per drive | 918 |
| Tracks per cylinder | 15 |
| Sectoring method | Soft |
| Recording method | MFM-encoded data |
| Data transfer rate | 5 megabits per second (nominal) |
| Rotational speed | 3 600 +0 rpm, -7.2 rpm |
| Rotational latency | 8.33 milliseconds (average) |
| Drive start time | 20 seconds, maximum |
| Drive stop time | 10 seconds, maximum |

Table 6-44 120-Megabyte Disk Drive Performance Specifications (Cont)

| Characteristic | Specification |
|-----------------------------|-------------------------|
| Step pulse period: | |
| Minimum | 2 microseconds |
| Maximum | 200 microseconds |
| Seek times (maximum): | |
| Track-to-track | 5 milliseconds |
| Average | 30 milliseconds |
| 925 tracks | 48 milliseconds |
| Maximum bit shift | <u>+</u> 31 nanoseconds |
| Media defects per drive | 44 |
| Defect-free cylinders | 0 and 1 |
| Index pulses per revolution | 1 |
| Write-to-read recovery time | 8 microseconds, maximum |

Table 6-45 120-Megabyte Disk Drive DC Power Requirements

| Item | Value |
|--|----------------------------------|
| Voltage tolerance | <u>+</u> 5 percent |
| Typical operating current +5 volts dc line +12 volts dc line | : 1.70 ampere 1.60 amperes |
| Maximum operating current +5 volts dc line +12 volts dc line | : 1.9 ampere 2.5 amperes |
| Maximum starting current: +5 volts dc line +12 volts dc line | 1.9 amperes 4.5 amperes |
| Ripple (peak-to-peak): +5 volts dc line +12 volts dc line | 50 millivolts 120 millivolts |

- 6.3.10 Tape System
 The optional BUSINESS-PRO tape system consists of a streaming tape drive and a tape controller. The tape system provides low-cost backup for the Winchester disk drive and data transportation from one system to another. The following paragraphs describe the optional tape drive and the tape controller.
- 6.3.10.1 Tape Drive Kit. The tape drive kit, TI Part No. 2240836-0001, contains the following items:
 - * 60-megabyte tape drive, TI Part No. 2536125-0001
 - * Tape controller, TI Part No. 2536126-0001
 - * Tape controller cable assembly, TI Part No. 2240996-0001
 - * Tape Backup Hardware manual, TI Part No. 2241043-0001
 - * CT600 tape cartridge, TI Part No. 2249438-0001 (or equivalent)
 - * Streaming tape utility, TI Part No. 2534765-0001
- 6.3.10.2 Tape Drive. The tape drive is a 1/4-inch streaming, cartridge tape drive that mounts in the same space as a 5 1/4-inch floppy disk drive.

<u>Tape Drive Features</u>. The following features characterize the cartridge tape drive:

- * Uses a nine-track, moving-head drive to read and/or write data in either direction in a serpentine pattern
- * Uses the industry-standard QIC-24 data format
- * Has a built-in tape controller that uses a subset of the OIC-02 command set
- * Uses either a 60-megabyte (DC600A) or a 45-megabyte (DC300XL) tape cartridge.

<u>Tape Drive Tabulated Information</u>. Tables 6-46 through 6-50 provide tabulated information about the tape drive.

Table 6-46 Tape Drive Interface Signals Connector Jl

| | Pin | |
|------------------------------|--------------------|--|
| Signal | | Description |
| GO- | 2 | Go control for the capstan servo system. This input signal causes the tape drive to begin tape motion in the direction specified by the reverse (REV-) signal. |
| REV- | 4 | Direction control for the capstan servo system. When active, this input signal causes the tape drive to move the tape in reverse upon activation of GO |
| TR3- TR2- TR1- TR0- | 6 8 10 12 | Track select bits. These input signals form a binary code that causes the tape drive to select one of nine tracks. The codes are as follows: |
| | | Track 0 TR3- through TR0- equal 0000 |
| | | Track 1 TR3- through TR0- equal 0001 |
| | | Track 2 TR3- through TR0- equal 0010 |
| | | Track 3 TR3- through TR0- equal 0011 |
| | | Track 4 TR3- through TR0- equal 0100 |
| | | Track 5 TR3- through TR0- equal 0101 |
| | | Track 6 TR3- through TR0- equal 0110 |
| | | Track 7 TR3- through TR0- equal 0111 |
| | | Track 8 TR3- through TR0- equal 1000 |
| RST- | 14 | Reset. Activation of this signal for a period of 70 microseconds or longer causes the drive to reset its head assembly to track 0. |
| | 16 | Reserved. |
| | 18 | Reserved. |
| | 20 | Reserved. |

Table 6-46 Tape Drive Interface Signals -- Connector Jl (Cont)

| Signal | Pin Number | Description |
|--------------|---------------|--|
| DSO- | 22 | Drive O select. This input signal enables output interface signals, write current, and erase current. The tape drive responds to DSO-by generating a drive-selected signal to the controller. |
| нс- | 24 | High-current select. The tape controller activates this input to the tape drive when it detects that a 60-megabyte tape has been installed in the tape drive. This signal causes the tape drive to increase its write current. |
| RDP- | 26 | Read-data pulses. This output signal sends serial data to the controller when recorded data passes under the read head. |
| UTH- LTH- | 28 30 | Upper and lower tape hole position codes. These output signals indicate to the controller the specific position of the tape based on the position of the tape holes with respect to the drive's tape hole sensors. |
| SLD- | 32 | Selected response from tape drive. This output signal indicates to the controller that the tape drive has recognized and responded to a DSO-signal. |
| CIN- | 34 | Cartridge in place. This output signal indicates to the controller that a tape cartridge has been inserted in the tape drive. |
| USF- | 36 | Unsafe. The tape drive activates this output signal to notify the tape controller that it has detected a write-protected tape cartridge. When active, this signal prevents any write or erase operations to the tape. |

Table 6-46 Tape Drive Interface Signals -- Connector Jl (Cont)

| Signal | Pin Number | Description |
|--------------|---------------|---|
| тсн- | 38 | Capstan tachometer pulse. The controller generates eight of these pulses for each capstan revolution to control the capstan speed. Each occurrence of TCH- represents a tape movement of 0.145 ±0.003 inch since the last occurrence. |
| WDA- WDA+ | 40 42 | Write-data. This differential signal pair is sent to the standard interface during the time of an active write-enable signal. The tape drive records data at a nominal rate of 10 000 flux transitions per inch or a data density of 8 000 bits per inch. |
| THD- | 44 | Read threshold. This input signal causes the tape drive read threshold to invoke a 35-percent qualifying amplitude threshold. Not used. |
| WEN- | 48 | Write-enable control. This input signal allows write data to be gated to the tape drive write head. |
| EEN- | 50 | Erase-enable control. Activation of this input signal and selecting track 0 causes the tape drive to erase the entire tape. |

NOTE:

All odd-numbered pins are connected to ground.

6-82

Table 6-47 Tape Position Codes

| UTH- | LTH- | Tape Location |
|------|------|---|
| 1 | 1 | Beginning-of-tape (BOT). The BOT holes are located nearest the recording area just to the right of the tape hole sensor. |
| 0 | 1 | End-of-tape (EOT). The EOT holes are located nearest the recording area just to the left of the tape hole sensor. |
| 1 | 0 | Warning zone. The tape hole sensor is located between the BOT hole and the load-point hole. |
| 0 | 0 | Recording zone. If a BOT or an EOT position has occurred since the last tape cartridge insertion, this code indicates that the tape sensor is located between the load-point hole and the early-warning hole. Otherwise, this code indicates that the tape position is unknown. |

Table 6-48 Tape Drive Power Connector J2

| | Pin | Voltage |
|---------------------------------------|-----|---------------------|
| | 1 | +12 volts dc |
| | 2 | +12 volts dc return |
| | 3 | +5 volts dc |
| · · · · · · · · · · · · · · · · · · · | 4 | +5 volts dc return |

Table 6-49 Tape Drive Performance Specifications

| Characteristic | Specification |
|--------------------------------|--|
| Number of tracks | 9 |
| Number of write head gaps | 2 |
| Number of read head gaps | 2 |
| Capacity: | |
| DC600A cartridge | 60 megabytes |
| DC300XL cartridge | 45 megabytes |
| Tape Speed | 90 ±0.27 inches per second (ips) long term (greater than 180 inches) |
| | 90 \pm 0.63 ips short term (less than 180 inches) |
| Backup time at 90 ips nonstop: | |
| DC600A cartridge | 12 minutes |
| DC300XL cartridge | 9 minutes |
| Track capacity: | |
| DC600A cartridge | 6.67 megabytes |
| DC300XL cartridge | 5.0 megabytes |
| Recording mode | Nonreturn-to-zero change on ones (NRZI) |
| Recording data density | 8 000 bits per inch |
| Encoding method | 4 to 5 run-length limited (RLL) |
| Flux density | 10 000 flux transitions per inch |
| Data transfer rate | 90 bytes per second |
| Start/stop time | 300 milliseconds (maximum) |

Table 6-50 Tape Drive Power Requirements

| Item | Value |
|--------------------------------|---|
| Operating current: | |
| +5 volts dc line | 0.6 ampere (maximum) |
| +12 volts dc line | 1.6 \pm 0.8 amperes (cartridge dependent) |
| Tape start/stop surge current: | |
| +5 volts dc line | 0.6 ampere (maximum) |
| +12 volts dc line | 4.4 amperes for 300 milliseconds (maximum) |
| Power consumption: | |
| Continuous streaming | 32 watts (total) |
| Start/stop power surges | 59 watts (total) |

6.3.10.3 Tape Controller. The tape controller plugs into one of the BUSINESS-PRO computer's option slots and serves as an interface between the host expansion bus and the tape drive. Tables 6-51 through 6-56 provide tabulated information about the tape controller.

Table 6-51 Tape Controller/Expansion Bus Interface Signals

| Signal Name | Pin Number | Description |
|--|--|---|
| | A01 | Not used by the tape system. |
| XD7 XD6 XD5 XD4 XD3 XD2 XD1 XD0 | A02 A03 A04 A05 A06 A07 A08 A09 A10 | Data 0 through 7. These bidirectional data lines handle all data transfers between the host and the tape system. XDO is the least-significant bit; XD7 is the most-significant. These lines are placed in their tristate condition when not in use. Not used by the tape system. |
| AEN | All | Address enable. This active high signal prevents both writing to and reading from the I/O base address through I/O base address plus seven. This allows data transfers under DMA control. |
| XA19 XA18 XA17 XA16 XA15 XA14 XA13 XA12 XA11 XA10 XA9 XA8 | A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 A22 A23 | Address 0 through 19. These lines carry the low 20 bits of the system address. Address 0 is the least-significant bit; Address 19 is the most-significant bit. The I/O address is established by comparing XA3 through XA9 with jumper settings on the controller. (The default setting is 220H.) The addresses of the status, control, and I/O data registers are offset from the base address as follows: |
| XA7 XA6 XA5 XA4 | A24 A25 A26 A27 | Base address+0=data register. Base address+1=control and status register. |
| XA3 XA2 XA1 | A28 A29 A30 | Base address+2=DMA start address. |
| XA0 | A31 | Base address+4=reserved. |
| | | Base address+5=reserved. |
| | | Base address+6=reserved. |
| | | Base address+7=reserved. |
| | | Base address+8=reserved. |

Table 6-51 Controller/Expansion Bus Interface Signals (Continued)

| Signal | Pin | · |
|----------------------|-------------------|--|
| Name | Number | Description |
| GND | B01 | Ground. |
| DRST | в02 | Drive reset. This active high signal resets the tape drive by causing the controller to write to the DMA stop register. |
| | в03 | Not used by the tape system. |
| | B04 | Not used by the tape system. |
| | в05 | Not used by the tape system. |
| DRQ3 DRQ2 DRQ1 | B16 B06 B18 | DMA request lines. These controller output signals generate DMA requests to the host. Jumper settings on the controller determine which DMA request line is used. DRQl has the highest priority. These lines are placed in their tristate conditions when not being used by the controller to allow other expansion bus devices to use them. |
| | в07 | Not used by the tape system. |
| | B08 | Not used by the tape system. |
| +12V | B09 | +12 volts dc from the host power supply. |
| GND | B10 | Ground. |
| | Bll | Not used by the tape system. |
| | B12 | Not used by the tape system. |
| IOWC- | B13 | I/O write. The rising edge of this active low signal latches commands and data into the controller's I/O registers during an I/O cycle. |
| IORC- | B14 | I/O read. This active low signal causes the controller to place data or status information on the data lines during an I/O cycle. |

Table 6-51 Controller/Expansion Bus Interface Signals (Continued)

| Signal Name | Pin Number | Description |
|--|---------------|--|
| DACK3- DACK2- DACK1- | | DMA acknowledge. These active low signals indicate to the controller that the host is ready to proceed with a pending DMA cycle. A set of jumpers on the controller establishes which DMA acknowledge line is used. The acknowledge and request lines must be set to the same priority. |
| | B19 | Not used by the tape system. |
| | B20 | Not used by the tape system. |
| CXIR7 CXIR6 XIR5 CXIR4 CXIR3 | B24 | Interrupt requests. These signals generate interrupt requests to the host. Jumper settings on the controller determine which one of the interrupts is being used. These lines are placed in their tristate conditions to allow other expansion bus devices to use them when they are not being used by the controller. |
| T/C | В27 | Terminal count. This active high input to the controller indicates the end of a DMA cycle. |
| BALE | B28 | Buffered address latch enable. |
| +5V | B29 | +5 volts dc supply line. |
| 14.3MHZ | В30 | Oscillator. The controller generates its own oscillator signal from an on-board 3.579545-megahertz, crystal-controlled oscillator. Therefore, the controller does not use this host-generated oscillator signal. |
| GND | B31 | Ground. |

Table 6-52 Tape Controller Jumper Settings

| Jumper | Position | Function |
|--|---|--|
| CC | In | Tape format. When installed, this jumper configures the controller for the QIC-24 tape format. |
| DD | Out | Tape speed. When not installed, this jumper configures the controller for a tape speed of 90 ips. |
| Y | In | Number of tracks. When installed, this jumper configures the controller for 9-track operation. |
| KK | In | Power-on confidence test. When installed, this jumper enables the power-on confidence test. |
| A9 A8 A7 A6 A5 A4 A3 | In Out Out Out In Out Out | I/O register base address. This configuration of jumpers A3 through A9 sets the base register address to 220H. |
| DRQ1 DRQ2 DRQ3 | Out Out In | DMA channel. This configuration of jumpers DRQl through DRQ3 selects channel 3. |
| DAK1 DAK2 DAK3 | Out Out In | DMA acknowledge. This must match the DRQ selection. |
| IRQ2 IRQ3 IRQ4 IRQ5 IRQ6 IRQ7 | Out In Out Out Out | Interrupt priority. This configuration of jumpers IRQ2 through selects IRQ3 as the interrupt level. |
| FF | Out | Loop on error. This jumper is for factory use only. |
| нн | Out | Test configuration. This jumper is for factory use only. |
| NN | Out | Not used. |

Table 6-53 Tape Controller Diagnostic Indicators

| LED Number | Definition |
|---------------|----------------------------|
| DSl | Controller chip error |
| DS2 | RAM buffer chip error |
| DS3 | Data separator logic error |
| DS4 | Not used |
| DS5 | Not used |

Table 6-54 Tape Controller Registers

| Register | Description |
|----------|--|
| Data | The data register is an 8-bit register that can be either written to or read from. The data register is located at the I/O register base address with offset zero. |
| Control | The control register is an 8-bit register with individual bits that provide control information for the tape system. The control register is located at the I/O register base address plus one. Its individual bits provide the following control functions: |
| | Bit 0 Not used. |
| | Bit 1 Not used. |
| | Bit 2 Not used. |
| | Bit 3 Not used. |
| | Bit 4 Done interrupt enable (DNIEN). Activation of this bit while the IEN bit is high gates the operation-completed condition onto the selected interrupt line (IRQ5-). |

Table 6-54 Tape Controller Registers (Continued)

Register

Description

Control (Continued)

- Bit 5 -- Interrupt enable (IEN). Activation of this bit gates an interrupt condition onto the selected interrupt request line (DRQ3-).
- Bit 6 -- Request (REQ). Activation of this bit indicates that the host has written command information to or has read status information from the data register.
- Bit 7 -- Reset controller microprocessor. Activation of this bit for a period of at least 25 microseconds resets the controller microprocessor and initiates a power-on confidence test.

Status

The status register is an 8-bit register that provides certain status information to the host. The status register is located at the I/O register base address plus one. The individual bits provide the following status information:

Bit 0 -- Not used.

Bit 1 -- Not used.

Bit 2 -- Not used.

- Bit 3 -- Direction (DIRC). This bit controls the data-transfer direction between the controller and the host. Its high state indicates that the transfer direction is from the host to the controller.
- Bit 4 -- Done (DONE). When active, this bit indicates that a data transfer between the controller and the data bus is complete.
- Bit 5 -- Exception (EXC). When low, this bit indicates to the host that an exception condition exists. The host must issue a status command to determine the cause of the condition.

Table 6-54 Tape Controller Registers (Continued)

Description

Status (Continued)

Bit 6 -- Ready (RDY). When low, this bit indicates one of the following conditions:

Command data has been taken from the data bus.

Status data has been gated to the data bus.

Either a BOT command, an Erase command, or a Cartridge Initialization command has been completed.

A Write File Mark command has been completed.

The tape system is ready to receive a block of data, a Write command, or a Write File Mark command.

The tape system is ready to transmit the next block of data or is ready to receive a Read command or a Read File Mark command.

The controller is ready to receive a command.

Bit 7 -- Interrupt request flag (IRQF). When low, this bit indicates an active interrupt request.

Start DMA Writing to this 8-bit register initiates a DMA request. The start DMA register is located at the I/O register base address

plus two.

Stop DMA Writing to this 8-bit register turns the DMA bit off. The start DMA register is

located at the I/O register base address

plus three.

Table 6-55 Tape Controller Performance Specifications

| Characteristic | Specification |
|---------------------------|------------------------|
| | |
| Host bus size | 8 bits |
| Tape drive interface | Compatible with QIC-36 |
| Tape format | QIC-24 |
| Command set | Subset of QIC-02 |
| Tape speed | 90 inches per second |
| Number of tracks | 9 |
| Block size | 512 bytes |
| Shipping configuration: | |
| I/O register base address | 220Н |
| DMA request channel | DRQ3 |
| DMA acknowledge | DAK3 |
| Interrupt request | IRQ3 |

Maximum

Table 6-56 Tape Controller Power Requirements

Item Value Regulation: +12 volts dc line ± 5 percent Ripple content (peak-to-peak): +5 volts dc line 100 millivolts +12 volts dc line 50 millivolts Operating current: +5 volts dc line 0.85 ampere (typical) 1.25 amperes (maximum) 85 milliamperes (typical) +12 volts dc line 100 milliamperes (maximum) Power consumption: Total 5.27 watts

7.82 watts

6.4 VIDEO OPTIONS

The video options provide a variety of monitor configurations with convenient connectors for the mouse and keyboard. The following video options are available:

- * TI mode video controller
- * PC-AT mode video controller
- * Color display unit
- * Monochrome display unit

The following paragraphs describe the video options.

6.4.1 Video Controllers

Two optional video controllers allow the user to choose between TI mode or PC-AT mode video operations. The following paragraphs provide information about the two controllers: the TI mode CRT controller and the PC-AT mode CRT controller.

- 6.4.1.1 TI Mode CRT Controller. The optional TI mode CRT (cathode ray tube) controller is a full-sized, 16-bit board that supports TIPC alphanumeric and 3-plane graphics. The controller can display 256 different characters with the following attributes:
 - * Eight colors/levels of intensity
 - * Reverse video
 - * Underline
 - * Nondisplay (blank)
 - * Blink

NOTE

The TI mode CRT controller does not support either an external character font or the second set of character codes available on the TIPC. TI Mode CRT Controller Kit. The TI mode CRT controller kit, TI Part No. 2240967-0001 includes the following items:

- * TI mode CRT controller, TI Part No. 2240937-0001
- * <u>TI Mode CRT Controller</u> manual, TI Part No. 2241034-0001

Tables 6-57 through 6-60 provide tabulated information about the TI mode CRT controller.

NOTE

This controller provides interfaces to the attached monitor and to the PC-AT controller (if present). The monitor interface is via connector J3; the PC-AT interface is via connector J4. Tables 6-57 and 6-58 describe the signals at connectors J3 and J4, respectively.

Table 6-57 TI Mode CRT Controller/Monitor Interface Connector J3

| Signal | Pin Number | Description |
|-----------------------------------|-------------------|---|
| MODE SELECT | 1 | Mode select. The controller generates this signal to select either the TI mode or the PC-AT mode of operation. The low state of the signal places the video monitor in the TI mode; the high state places it in the PC-AT mode. |
| H SYNC | 2 | Horizontal synchronization for the attached video monitor. |
| V SYNC | 3 | Vertical synchronization for the attached video monitor (active low). |
| RED GREEN BLUE INTENSITY | 4 6 8 10 | Red video, green video, blue video, and video intensity. These signals form a 4-bit code that determines the color to be displayed on the video monitor. See the Color Display Unit section. |

NOTES:

The cable shield connects to chassis ground.

Pins 5, 7, 9, 11, 12, and 13 are ground connections.

Pins 14 and 15 are not connected.

2241092-0001

Table 6-58 TI Mode/PC-AT Mode Controller Interface Connector J4

| Signal | Pin Number | Description |
|----------------------------------|------------------|---|
| V RED V GRN V BLU INTEN | 1 3 5 7 | Red video, green video, blue video, and video intensity. These signals are buffered versions of the red, green, blue, and intensity signals described in Table 6-57. |
| H DRIVE | 9 | Horizontal synchronization. This signal is a buffered version of H SYNC described in Table 6-57. |
| V DRIVE | 11 | Vertical synchronization. This signal is a buffered version of V SYNC described in Table 6-57. |
| J5 | 13 | U38 enable. When low, this signal enables buffer U38. This device buffers the color, intensity, and horizontal/vertical drive signals for the CRT controller. |
| TIPC- | 15 | Mode select. The controller generates this signal to select either the TI mode or the PC-AT mode of operation. The low state of the signal places the video monitor in the TI mode. |

NOTE:

Pins 17 and 19 and all even-numbered pins are grounded.

Table 6-59 TI Mode CRT Controller Expansion Interface Signals

| Signal | Connector and Pin Number | Description |
|--|--|--|
| NMI- | P1-1 | Nonmaskable interrupt. This signal is activated by vertical-retrace when enabled by software. |
| GND | P1-2 | Ground. |
| RESET | P1-4 | Reset. Initializes the CRT controller board at power-up. |
| XD15 XD14 XD13 XD12 XD11 XD10 XD9 XD8 XD7 XD6 XD5 XD4 XD3 XD2 XD1 XD0 | P2-35 P2-33 P2-31 P2-29 P2-27 P2-25 P2-23 P2-21 P1-3 P1-5 P1-7 P1-9 P1-11 P1-13 P1-15 P1-17 | Expansion data bus. These bidirectional data lines carry data between the CRT controller and the CPU. |
| +5V | P1-6 | +5 volts dc for the CRT controller board. |
| WAIT- | P1-19 | Wait. The CRT controller generates this signal to indicate to the MPU that the current memory cycle needs to be extended. |
| GND | P1-20 | Ground. |
| AEN | P1-21 | Address enable. The DMA controller on the main logic board generates this signal to indicate that it has acquired control of the system buses in order to perform a DMA cycle. |

Table 6-59 TI Mode CRT Controller Expansion Interface Signals (Cont)

| Signal | Connector and Pin Number | Description |
|--|---|--|
| IOWC- | P1-26 | I/O write control. This signal indicates that an I/O write cycle |
| | | to the CRT is in progress. |
| XA16 | P1-29 | Expansion address bus. |
| XA15 | P1-31 | |
| XAl4 | P1-33 | |
| XA13 | P1-35 | |
| XAl2 | P1-37 | |
| XAll | P1-39 | |
| XA10 | P1-41 | |
| XA9 | P1-43 | |
| XA8 | P1-45 | |
| XA7 | P1-47 | |
| XA6 | P1-49 | |
| XA5 | P1-51 | |
| XA4 | P1-53 | |
| XA3 | P1-55 | |
| XA2 | P1-57 | |
| XAl | P1-59 | |
| XA0 | P1-61 | |
| BALE | P1-56 | Buffered address latch. The CPU uses this signal to indicate to the CRT controller that it is placing a valid address on the expansion address bus. |
| +5V | P1-58 | +5 volts dc for the CRT controller board. |
| хвне- | P2-1 | Expansion bus high byte enable. The falling edge of BALE latches this signal to indicate that data is being transferred via the upper eight data lines (XD8 through XD15). |
| BA23 BA22 BA21 BA20 BA19 BA18 BA17 | P2-3 P2-5 P2-7 P2-9 P2-11 P2-13 P2-15 | Extended address lines. These lines extend the addressing capability of the expansion address bus to 16 megabytes. |
| | | |

Table 6-59 TI Mode CRT Controller Expansion Interface Signals (Cont)

| Signal | Connector and Pin Number | Description |
|---------|-----------------------------|---|
| MRDC- | P2-17 | Memory-read control. This signal indicates that a memory-read operation is in progress. |
| MWTC- | P2-19 | Memory-write control. This signal indicates that a memory-write operation is in progress. |
| +5V | P2-32 | +5 volts dc for the CRT controller. |
| MASTER- | P2-34 | Master. The CRT controller monitors this line to detect DMA access. |
| GND | P2-36 | Ground. |

Table 6-60 TI Mode CRT Controller Performance Specifications

| Characteristic | Specification |
|----------------------------|---|
| Graphics resolution | 720 pixels (horizontal) by 300 pixels (vertical) |
| Character resolution | 80 characters (horizontal) by 25 characters (vertical) |
| Total available characters | 256 |
| Size of character block | 9 pixels (horizontal) by 12 pixels (vertical) |
| Character attributes | Nondisplay (blank), underline, reverse video, blink, and colors/levels of intensity |
| Colors/levels of intensity | 8 |
| Horizontal scan rate | 19 200 Hertz |
| Video bandwidth | 18 megahertz |

6.4.1.2 TI Mode CRT Controller Board. The CRT controller board supports either a monochrome or a color TTL (transistor-to-transistor logic) display and makes the BUSINESS-PRO computer a complete alphanumeric and raster graphics system.

The controller board provides one page of high-resolution (80 columns x 25 lines) alphanumeric display and 8 color graphics with a resolution of 720 x 300. The system makes no physical distinction between color and monochrome; the board supports output in 8-level gray scale or 8-color RGB (red, green, blue). Color is determined by the monitor used. For logic diagrams of this controller, refer to Appendix E, drawing number 2223011.

Table 6-61 lists the video ac parameters.

Table 6-61 Video AC Parameters

| Ref | Parameter | Value |
|---------|--------------------------------|--------------------|
| | | |
| A | Video dot frequency | 18.000 megahertz |
| В | Video dot pulsewidth | 55.55 nanoseconds |
| C | Character block horizontal | 9 dots |
| D | Character block vertical | 12 dots |
| E | Number of character lines | 25 rows |
| F | Characters/character line | 80 columns |
| G | Number of active scan lines | 300 |
| Н | Total scan lines | 320 |
| J | Vertical synchronization width | 0.156 milliseconds |
| K | Vsync front porch | 0.0 milliseconds |
| L | Vsync back porch | 0.884 milliseconds |
| M | Vertical blanking interval | 1.040 milliseconds |
| N | Active vertical display time | 15.60 milliseconds |
| | Total vertical time | 16.63 milliseconds |
| Q | Vertical rate | 60.10 Hertz |
| R | Hsync width | 4.50 microseconds |
| S | Hsync front porch | 2.00 microseconds |
| ${f T}$ | Hsync back porch | 5.50 microseconds |
| U | Horizontal blanking interval | 12.00 microseconds |
| V | Active horizontal display time | 39.99 microseconds |
| W | Total horizontal time | 51.99 microseconds |
| X | Horizontal rate | 19 231 Hertz |

<u>Display Characteristics</u>. The display characteristics are as follows:

- * A 7 x 9 character in a 9 x 12 image cell
- * Twenty-five lines of 80 characters

- * A resolution of 720 pixels horizontally x 300 pixels vertically
- * A horizontal scan rate of 19 200 lines per second
- * A vertical scan rate of 60 Hertz
- * A dot rate of 18 megahertz

NOTE

The horizontal scan rate is an important consideration, because many monitors have a horizontal scan rate of 15 750. Only monitors having a horizontal scan rate of 19 200 lines per second can operate with the TI mode CRT controller.

Address Map. The TI mode CRT controller (referred to as the CRT controller in this section) is located at address ranges C0000H through DFFFFH for the CPU, and A0000H through BFFFFH for the bus masters and DMA controllers. However, the alpha board (TI Part No. 2223100-0001) and graphics board (TI Part No. 2223061-0002) used in the Texas Instruments Professional Computer (TIPC) are located at address range C0000H through DFFFFH. Since the TIPC does not allow DMA or bus masters, all current software is compatible.

The CRT controller actually decodes A0000H through B0000H. The main logic board inverts lines A17 and A18 on CPU accesses to A0000H through DFFFFH when the CRT controller is enabled (port 12H, bit l=1). The CRT controller has been remapped to prevent potential conflicts with the option ROM space in the PC-AT mode, address range C0000H through DFFFFH. Table 6-62 shows the memory map. The bus masters and DMA controllers should use the expansion bus address to access the CRT controller, and the CPU should use the CPU address. When port 12H, bit l=0, the CRT controller (with the exception of port 12H) is disabled. To read or write, any device on the CRT controller port 12H, bit l must equal 1.

NOTE

When the CRT controller is enabled, the option ROM space is at A0000H through BFFFFH for the CPU and C0000H through DFFFFH for bus masters and DMA.

Table 6-62 CRT System Memory Map

| | ldress lecimal) | Āddı | | Purpose |
|----------------|--|----------------|--|---|
| | | | | |
| D0000 | to C7FFF to CFFFF to D7FFF to DE7FF | A8000 B0000 | to A7FFF to AFFFF to B7FFF to BE7FF | Graphics plane A Graphics RAM plane B Graphics RAM plane C Active character memory |
| DE800 DF000 | to DEFFF Bit 0 | | to BE7FF Bit 0 | Phantom character memory Miscellaneous input buffer blue feedback, read-only |
| | Bit 1 | | Bit 1 | Miscellaneous input buffer red feedback, read-only |
| | Bit 2 | | Bit 2 | Miscellaneous input buffer green feedback, read-only |
| | Bit 3 | | Bit 3 | Miscellaneous input buffer interrupt pending, read-only |
| DF010 | | BF010 | | Graphics blue palette latch write-only |
| DF020 | | BF020 | | Graphics green palette latch write-only |
| DF030 | | BF030 | | Graphics red palette latch write-only |
| DF810 | · · | BF810 | | CRTC address register, write- only |
| DF811 | | BF811 | | CRTC status register, write- only |
| DF812 | | BF812 | | CRTC registers write access, write-only |
| DF813 | | BF813 | | CRTC registers read access, read-only |
| DF820 | Bit 7 | BF820 | Bit 7 | Miscellaneous output latch, interrupt enable |
| DF820 | Bit 6 | BF820 | Bit 6 | Miscellaneous output latch, alphanumeric screen enable |
| 0012 | Bit 1 | (I/O Ma | p) | High=CRT controller enabled for alpha graphics board. Low=CRT controller disabled. |

<u>Character Attributes</u>. The video memory of the controller is organized as 2 kilobytes x 16 bits. The first 8 bits convey character information. The second 8 bits select the following attributes on a character basis:

| Bit | Description | |
|--------------------------------------|--|--|
| | | |
| 0 1 2 3 4 5 6 7 | Intensity level 1 (Blue) Intensity level 2 (Red) Intensity level 4 (Green) Character enable Reverse Underline Blink Not used | |

NOTE

The three intensity bits (bit 0 through bit 2) determine the gray scale intensity level and the red-green-blue (RGB) outputs for color. Thus, normal monochrome video is handled by a one-of-eight intensity select, instead of a high-intensity bit.

To access the character attributes, the software writes the attribute values into an attribute latch. The attribute value is then assigned to the character each time that a character is written to the screen (until a screen read operation is done).

When any character on the screen is read, its attributes are copied to the attribute latch. These values are then read by a subsequent latch read operation.

Handling the attributes by this method ensures that in block moves (moving data from one screen area to another) the characters retain their attributes.

<u>Character Sets</u>. The video controller contains a 4-kilobyte character generator ROM, which contributes 256 characters. This ROM is internal to the video generator (VG).

<u>Scrolling</u>. The hardware maintains a screen start register that supports character line scrolling in four directions. The software determines the need for a scroll, then changes the value of this register by one line. The screen appears to jump by one line. The scrolling operation always affects all of the screen. You cannot scroll one region without affecting another.

Since screen memory is limited to 2 kilobytes, a scrolling operation results in a page wrap; that is, the original top line of the screen moves to the bottom of the screen. Therefore, the software must clear the top line of the screen (or bottom) before the scroll-up (or scroll-down) operation takes place. To simplify programming of the line clear operation, the 2 kilobytes of memory overlays a 4-kilobyte address space.

Status lines must be implemented in software. That is, during scroll operations, the status line must be moved to its new memory position before writing. The screen start register changes the screen-to-memory correspondence.

CRT Controller IC. The CRT controller (CRTC) IC (6845EA)
contains the logic for:

- * Generating the horizontal and vertical synchronizing signals
- * Blanking display during retrace
- * Addressing screen memory during screen refresh
- * Cursor coincidence
- * Starting screen display registers for use in scrolling

The CRTC contains 18 registers that must be appropriately set before board operation begins. To access these registers, the CPU first writes the address of the register to be accessed into the CRTC address register. Then, information can be written to that register. When writing to or reading from (where applicable) the data register, the information is accessed by the address latched in the address register.

Table 6-63 shows how to program these registers, using the signals chip select (CS), register select (RS), and read/write (R/W-). Assume the following conditions:

- * A character rate (SWM-) of 2.0 megahertz
- * 12 lines per character block
- * 25 rows on the display
- * 24 character times of horizontal blanking (12.0 microseconds)
- * 20 line times of vertical blanking (1.04 milliseconds)

For more detailed programming information, refer to The Rockwell
Data Book.

Table 6-63 CRTC Programming Values

| | | Name | Register | | efresh Rate |
|---------|-------|---------|----------|-------------------------------|-------------|
| CS- | ΑŢ | VAO | Address | Register Name | 60 Hertz |
| Н | Х | X | | No register selected | |
| L | L | ${f L}$ | | Set address register | |
| ${f L}$ | | Н | | Read status register | |
| ${f L}$ | H | ${f L}$ | 0 | Horizontal total characters | |
| | | | | minus one | 103 |
| L | H | L | 1 | Horizontal displayed | |
| | | | | characters | 80 |
| L | H | ${f L}$ | 2 | Horizontal sync position | 84 |
| L | Н | ${f L}$ | 3 | VSYNC width, HSYNC width | 39 |
| L | H | ${f L}$ | 4 | Vertical total rows minus 1 | 24 |
| L | H | ${f L}$ | 5 | Vertical adjust lines | 20 |
| L | Н | ${f L}$ | 6 | Vertical displayed rows | 25 |
| L | Н | ${f L}$ | 7 | Vertical sync position | 25 |
| L | Н | L | 8 | Mode control | 00 |
| L | Н | ${f L}$ | 9 | Scan lines per row minus l | 11 |
| L | Н | ${f L}$ | 10 | Cursor start line and BLINK | 40 |
| L | H | L | 11 | Cursor end line | 11 |
| L | H | L | 12 | Display start address high | 00 |
| L | H | ${f L}$ | 13 | Display start address low | 00 |
| L | H | X | 14 | Cursor position address high | 00 |
| L | H | X | 15 | Cursor position address low | 00 |
| L | H | H | 16 | Light pen position address hi | gh |
| L | H | H | 17 | Light pen position address lo | |

NOTE:


H=High signal; L=Low signal; X=Don't care.

CRT Screen/CPU Arbitration Logic Subsystem. The CRT controller arbitration logic gives the programmer free access to the CRT display. The refresh memory and its control logic allow two complete memory cycles between each character displayed on the screen, so there is very little overhead time caused by arbitration conflicts. One cycle accesses the character for display; the CPU uses the other cycle for read or write operations. Therefore, the CPU waits less than two display-character times for memory access.

All alphanumerics address decode and timing are controlled by the data address bus selector (DABS). The attribute logic, character ROM, and mixing of alphanumerics and graphics are internal to the video generator (VG).

Attribute Interaction. The attributes available for use with the character display can be used in any of 128 possible combinations. The following paragraphs explain what happens when several attributes are active at the same time.

The attributes have a priority in their effects, and the highest priority attributes affect all attributes that have a lower priority. The order of priority is as follows:



For example, when the underline and blink attributes are set, both character and underline blink. When the character enable is set to disable, no character, underline, or blinking activity is present. When reverse video and blink are set, the character goes on and off, the background is lighted, and the foreground is dark and blinking. When the character enable is set to disable and reverse video is set, the entire cell is lighted (according to the color attributes).

The color attributes define the characteristics of the light portion of the character, that is, either the color (when a color monitor is used) or the intensity (when a monochrome monitor is used).

When graphics are used with alphanumerics, the graphics screen shows through the dark portion of the alphanumeric character display. Table 6-64 gives the mapping of colors to intensity in the video output.

_____ Monochrome Code Color Intensity Level Black Blue Red Magenta 000 001 1 010 011 5 Green 2 100 Cyan Yellow White 101 3 110 111

Table 6-64 Color Map

To blank the alphanumerics display to black, set the CRT Enable bit in the miscellaneous output latch to low. The board enters this state on power-up.

CRT Interrupt Logic Subsystem. The CRTC board contains a logic subsystem that allows the CRTC to generate an interrupt during the vertical interval. The processor uses this interrupt when doing scrolls with a status line or other operations that must be done during the vertical blanking interval. To enable this interrupt, set the Interrupt Enable bit in the miscellaneous latch to high. Vertical blanking generates the CPU nonmaskable interrupt and sets the Interrupt Pending bit. This bit is read from the miscellaneous buffer. To reset the interrupt, set the Interrupt Enable bit to low.

- 6.4.1.3 Diagnostic Loopback. One diagnostic test requires that the three color outputs be looped back to the miscellaneous input buffer so that the CPU can read them. Using a program with proper timing from the vertical interval, the CPU can check the action of the attribute bits and the graphics board palette circuits.
- 6.4.1.4 Graphics Controller Board. The graphics and the alphanumerics both use the same number of pixels on the screen: 720 horizontal by 300 vertical. Each pixel can contain a maximum of three attribute bits (labeled A, B, and C). These attribute bits are converted by a palette look-up table to three colors: red, blue, and green.

Aspects of the graphics controller board described in this section include:

- * Pixel addressing
- * Color selection
- * Timing and synchronization
- * Graphics logic array program

<u>Pixel Addressing</u>. Each dot on the graphics screen is a pixel. Each pixel has a 3-bit value associated with it that selects 1 of 8 palettes (0 through 7). Each palette is assigned 1 of 8 colors, as determined by the contents of the latch. The latch is simply an array of eight 3-bit values. The palette number of each pixel is an index into that array. So, the color of a pixel is the color value of the latch entry that corresponds to the palette number of the pixel. Changing either the palette or the color assigned to the palette changes the color of that pixel. Changing the color assigned to a palette changes the color of every pixel with the same palette number.

A plane is a block of memory containing 1 bit for each pixel in the display. Each of the 3 bits assigned to a pixel is in a different plane. All three planes are formatted identically; only the segment address differs from plane to plane. The segment

addresses of the three planes are C000H, C800H, and D000H. example, if a bit assigned to pixel (x, y) is the fifth bit of memory location C000:mmmm, then the other 2 bits assigned to that pixel are the fifth bits of locations C800:mmmm and D000:mmmm.

Table 6-65, memory addresses refer to offsets into the segment of any of the three graphics planes. This illustration shows the organization of graphics screen memory into pixels. Pixels are numbered (x coordinate, y coordinate) and are zero relative.

Table 6-65 Organization of Graphics Screen Memory Into Pixels

| Byte Address (Hex) | Pixel | Ls Represente | ed | | |
|--------------------------|------------|---------------|-------------|-------------|--|
| 0000-005B | (8,0-15,0) | (0,0-7,0) | (24,0-31,0) | (16,0-23,0) | |
| 005C-00B7 | (8,1-15,1) | (0,1-7,1) | | | |
| NOTES. | | • | | | |

NOTES:

Pixel (0,0) is the MSB of location 0001.

Pixel (7,0) is the LSB of location 0001.

Pixel (8,0) is the MSB of location 0000.

Pixel (15,0) is the LSB of location 0000.

Pixel (16,0) is the MSB of location 0003.

The bytes are flip-flopped in this way so that if a move instruction is executed from a word in the graphics plane to a word register, the register then contains 16 consecutive pixel bits arranged from MSB to LSB. For example, if a MOV AX, ES:0000H is executed (where ES contains the segment address of the desired graphics plane), the MSB of AX is pixel (0,0) and the LSB is pixel (15,0). With this scheme, 45 words are necessary to represent the 720 pixels in each row of the display. One unused word appears at the end of each line, so a new row begins every 46 words, or bytes. Line one (zero-relative) begins at byte address 92 decimal, 005CH. Therefore, pixel (0,1) is the MSB of location 005DH and pixel (8,1) is the MSB of location 005CH (because the bytes are flip-flopped).

Example:

To find the values of the rightmost 16 pixels on the bottom line of the display, use the following formula.

```
299 (zero-relative number of last line on display)
x 92 (bytes per line)
- 88 (first word=0, second word=2, so 45th word=88)
----
27 596 (6BCCH)
```

So, MOV AX, ES:6BCC puts the values of the last 16 pixels on the display in AX, with the LSB of AX being the pixel in the lower right corner.

The three graphics planes are named A, B, and C. The segment addresses of the planes A, B, and C are COOOH, C800H, and D000H, respectively. In determining the palette number of a pixel, the bit from the C plane is the most significant, the bit from the A plane is the least significant, and the B plane bit is in the middle.

Example:

To find the color of the pixel in the lower right corner of the display, first find the palette number assigned to it.

The MSB of the palette number is the LSB of D000H:6BCCH.

The middle bit of the palette number is the LSB of C800H:6BCCH.

The LSB of the palette number is the LSB of C000H:6BCCH.

For example, if these three bits are 1, 0, and 1, respectively, then the color of the lower right pixel is the color assigned to palette 5. If the default color assignments are in effect, the color of the pixel is cyan.

<u>Color Selection</u>. Each of the 8 entries in the latch has 1 bit for each of the 3 primary colors: green, red, and blue. The eight available colors are formed by combinations of those three colors, as listed in Table 6-66.

| Table 6-66 Color Combinations | |
|-------------------------------|--|
|-------------------------------|--|

| Green | Red | Blue | Color | Color Number | |
|---------------------------------|----------------------------|----------------------------|---|--------------------------------------|--|
| 0 0 0 0 1 1 1 | 0 0 1 1 0 0 | 0 1 0 1 0 1 | Black Blue Red Magenta Green Cyan Yellow White | 0 1 2 3 4 5 6 7 | |

To access the latch, you must write all 8 bits of a particular primary color to the appropriate memory location for that color. You cannot change all 3 bits corresponding to one palette number in a single write operation. The latch consists of 3 memory locations, 1 for each of the primary colors. These locations are:

| Blue latch | DF00:0010H |
|-------------|------------|
| Green latch | DF00:0020H |
| Red latch | DF00:0030H |

You can write to these locations, but you cannot read from them. For this reason, it is necessary to maintain a memory image of the 3 color latches if individual palettes are to be changed. You are then able to change a single palette by setting the appropriate bits in the memory image to the desired value and updating all 3 color latches.

Each of the 3 color bits of a palette is in the same bit position in all 3 color latches. However, the scheme for determining which bit in the latch is addressed by a pixel is not the same as determining the palette number. In determining the latch bit addressed by the 3-bit value assigned to a pixel, the B plane value is the most significant, and the C plane value is in the middle. The A plane value is still the least significant. Bit 7 is the MSB, and bit 0 is the LSB of the color latch byte. Table 6-67 displays the correspondence between the bits assigned to a pixel and the bit positions in any of the 3 color latches. It also shows the comparison of these bit positions to the palette numbers.

Table 6-67 Bit Correlations

| B Plane Bit | | | Latch Bit Addressed | | |
|----------------|---|---|------------------------|---|--|
| | | | | | |
| 0 | 0 | 0 | 0 | 0 | |
| 0 | 0 | 1 | 1 | 1 | |
| 0 | 1 | 0 | 2 | 4 | |
| 0 | 1 | 1 | 3 | 5 | |
| 1 | 0 | 0 | 4 | 2 | |
| 1 | 0 | 1 | 5 | 3 | |
| 1 | 1 | 0 | 6 | 6 | |
| 1 | 1 | 1 | 7 | 7 | |

Table 6-68 shows this correspondence horizontally, so that the color latch byte appears as a byte register.

Table 6-68 Color Latch Byte

| | | | | | | | | | - |
|---------------------|---|---|----|---|-----|---|---|---|---|
| B plane bit | 1 | 1 | 1. | 1 | 0 | 0 | 0 | 0 | |
| C plane bit | 1 | 1 | 0 | 0 | . 1 | 1 | 0 | 0 | |
| A plane bit | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | |
| Latch bit addressed | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Palette number | 7 | 6 | 3 | 2 | 5 | 4 | 1 | 0 | _ |

Example:

This example shows how to create a memory image of the default values of the three color latches.

Combining information from Table 6-66 with information from Table 6-67 yields the information necessary to construct Table 6-69.

| | | | |
|--|--|--|------|

| Latch | Palette Number | Green | Red | Blue | |
|-----------------------|---|------------------|-----------------------|-----------------------|--|
| Bit | (Color Number) | Bit | Bit | Bit | |
| 7 6 5 4 3 | 7 (White) 6 (Yellow) 3 (Magenta) 2 (Red) 5 (Cyan) | 1 1 0 0 | 1 1 1 1 0 | 1 0 1 0 1 | |
| 2 | 4 (Green) | 1 | 0 | 0 | |
| 1 | 1 (Blue) | 0 | 0 | 1 | |
| 0 | 0 (Black) | 0 | 0 | 0 | |

Table 6-69 Default Values of Color Latches

The default condition is palette number=color number; therefore, the color latches are set as follows:

Green latch=11001100 binary=CCH at DF00:0020H

Red latch=1111000 binary=FOH at DF00:0030H

Blue latch=10101010 binary=AAH at DF00:0010H

Example:

The following example lists the steps necessary to change palette 3 to yellow from the default condition (magenta).

- 1. Find the desired palette number (three) in Table 6-69; then, find the associated latch bit (five).
- 2. Find the desired color (yellow) in Table 6-69; then, find the bit settings (red=1, green=1, blue=0).
- 3. Set bit five in each of the color latches to the values determined in the previous step. This change creates the new values:
 - a. Green latch=11101100 binary=ECH
 - b. Red latch=11110000 binary=FOH
 - c. Blue latch=10001010 binary=8AH
- 4. Write the new values (from the previous step) to the three color latch addresses. (In this example, it is not necessary to change the red latch, because the value did not change.)

Timing and Synchronization.

The same dot clock that generates internal timing for the alphanumerics also clocks the graphics video. Monitoring the display enable (DE) signal from the CRTC chip (6845) helps to synchronize the pixel outputs from the alphanumerics. If the DE signal has been low for a long period, the graphics controller (CG) assumes that the scan is in the vertical interval. When DE goes high again, the GC resets the graphics memory and scan counters to zero. When DE is low for a short period (during horizontal retrace, for example), the scan counters are stopped. This places the last pixel on a line adjacent to the first pixel on the following line.

The graphics video controller gives the CPU free access to the screen memory. During a single screen display cycle, the hardware can access the refresh memory twice—once to read the data for screen display and once for the CPU to read or write data if needed. To provide enough time for this access, a display cycle accesses 16 adjacent pixels of 3 attribute bits each. These are read in parallel and loaded into three 16-bit shift registers for display. After the memory has been read for screen display, the CPU access cycle begins if a read or write cycle is requested.

Dynamic memory is used on the graphics video board because of the large amount of memory required. The memory chips are organized into 16 kilowords by 4 bits and are packaged in an 18-pin, dual-inline-package (DIP). The 8 address lines are multiplexed into 256 row addresses and 64 column addresses to get to the 16 000 locations in the memory. The addresses to the RAM also need to be multiplexed between the CPU and the refresh counter.

The graphics timing and address decode are controlled by graphics controller (GC). Palette latches, the DRAM data interface, and video shift registers are controlled by the graphics RAM interface (GRI).

- 6.4.1.5 TIPC Compatibility. On the TI mode CRTC, the memory maps are identical to current TIPC software. Otherwise, the alphanumerics/graphics board is compatible with TIPC software, except as follows:
 - * TI mode CRTC does not support an external character ROM.
 - * There is no composite video output. Conversion to black and white takes place in the monitor itself.
 - * The attribute latch operates differently from the TIPC attribute latch on a 16-bit read operation from alphanumeric memory. The TIPC places the attribute corresponding to the high byte in the attribute latch, while the BUSINESS-PRO places the low byte in the attribute latch.
 - * The TI mode CRTC has port 12H, which enables and/or disables the board.
 - * The monochrome grey scale does not match the current BUSINESS-PRO grey scale as shown in Table 6-70.

Table 6-70 TIPC vs BUSINESS-PRO Monochrome Compatibility

| Code | Color | Current TIPC | BUSINESS-PRO | |
|---|---|--------------------------------------|--------------------------------------|--|
| 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 | Black Blue Red Magenta Green Cyan Yellow White | 0 1 2 3 4 5 6 7 | 0 1 4 5 2 3 6 7 | |

6.4.1.6 PC-AT Mode CRT Controller. The optional PC-AT mode CRT controller is a full-sized, 16-bit board that supports both PC-AT monochrome and PC-AT color applications. The controller provides an interface to the optional PC-AT monitors or any standard NTSC (National Television System Committee) format peripheral.

Monochrome Mode Character Attributes. The controller supports the following character attributes in monochrome (mono) mode:

- * Highlight
- * Reverse video
- * White character/black background
- * Underline
- * Nondisplay (blank)
- * Blink
- * Connection for alternate video controller

<u>Color Mode Character Attributes</u>. The controller supports one of the following character attributes in color mode:

- * Any of 16 foreground, any of 8 background, and blink
- * Any o
- * Any of 16 foreground and any of 16 background

<u>PC-AT Mode CRT Controller Kit</u>. The PC-AT mode CRT controller kit, TI Part No. 2240968-0001, includes the following items:

- * PC-AT mode CRT controller (dual mode video board), TI Part No. 2240940-0001
- * PC-AT II alternate mode CRT controller, TI Part No. 2540315-0001
- * CRT controller cable, TI Part No. 2240960-0001
- * <u>PC-AT Mode CRT Controller</u> manual, TI Part No. 2241039-0001

<u>PC-AT Mode CRT Controller Tabulated Information</u>. Tables 6-71 through 6-75 provide tabulated information about the PC-AT mode CRT controller.

NOTE

The BUSINESS-PRO can contain either a basic PC-AT CRT controller or an alternate PC-AT II CRT controller, but it cannot contain both controllers at the same time. The J4 edge connector on the PC-AT CRT controller is tied to J4 on the TI mode CRT controller via a daisy-chain cable, TI Part No. 2240960-0001. The TI mode CRT controller then becomes a throughput channel and connects to the monitor via edge connector J3. Tables 6-71 and 6-72 describe the signals at connectors J3 and J4, respectively, for the PC-AT CRT controller.

Table 6-71 PC-AT Mode CRT Controller/Monitor Interface Connector J3

| Signal | Pin Number | Description |
|--------------------------|-------------------|---|
| CVM | 1 | Mode select. High=PCAT video rates; low=mono/TIPC video rate. |
| CVH | 2 | Horizontal synchronization for the attached video monitor. |
| CVV | 3 | Vertical synchronization for the attached video monitor. |
| CVR CVG CVB CVI | 4 6 8 10 | Red video, green video, blue video, and video intensity. These signals form a four-bit code that determines the color to be displayed on the video monitor. |
| EXTSYNC- * | 14 | External synchronization. |

NOTES:

The cable shield connects to chassis ground.

Pins 5, 7, 9, 11, 12, and 13 are ground connections.

Pins 14 and 15 are not connected.

For TI monitors, HSYNC is a high pulse; VSYNC is a low pulse.

* Used on alternate PC-AT II controller only.

Table 6-72 lists and describes the pinouts of edge connector J4, which connects the PC-AT CRT controller to J4 of the TI mode CRT controller via a 20-pin daisy-chain cable.

Table 6-72 Interface Connector J4

| Signal | Pin Number | Description |
|-------------------------|---------------|--|
| | | |
| EXRED EXGRN EXBLU | 1 3 5 | Red video, green video, blue video, and video intensity. These signals are buffered versions of the red, |
| EXINT | 7 | green, blue, and intensity signals described in Table 6-71. |
| EXHORIZ | 9 | Horizontal synchronization. This signal is a buffered version of HSYNC described in Table 6-71. |
| EXVERT | 11 | Vertical synchronization. This signal is a buffered version of VSYNC described in Table 6-71. |
| +5V (VCC) | 13 | +5 volts dc supply line. |
| EXVIDON- | 15 | Board-enable signal from the TI mode CRT controller. |
| EXKCYC- | 17 | Used on PC-AT II CRT controller only. Selects monitor speed (see J3, pin 1). |

NOTE:

Pin 19 and all even-numbered pins (2 through 20) are connected to ground.

Table 6-73 PC-AT Mode CRT Controller Expansion Interface Signals

| Signal | Connector and Pin | Description |
|--|--|--|
| | P1-1 | Not used. |
| GND | P1-2 | Ground. |
| RESET | P1-4 | Reset. |
| XD15 XD14 XD13 XD12 XD11 XD10 XD9 XD8 XD7 XD6 XD5 XD4 XD3 XD2 XD1 XD0 | P2-35 P2-33 P2-31 P2-29 P2-27 P2-25 P2-23 P2-21 P1-3 P1-5 P1-7 P1-9 P1-11 P1-13 P1-15 P1-17 | Expansion data bus. These bidirectional data lines carry data between the CRT controller and the CPU. |
| +5V | P1-6 | +5 volts dc for the CRT controller board. |
| WAIT- | P1-19 | Wait. The CRT controller generates this signal to indicate to the MPU that the current memory cycle needs to be extended. |
| GND | P1-20 | Ground. |
| AEN | P1-21 | Address enable. The DMA controller on the main logic board generates this signal to indicate that it has acquired control of the system buses in order to perform a DMA cycle. |
| IOW- | P1-26 | I/O write control. This signal indicates that an I/O write cycle is in progress. |
| IOR- | P1-28 | I/O read command. |

Table 6-73 PC-AT Mode Controller Expansion Interface Signals (Cont.)

| Signal | Connector and Pin | Description |
|--|---|--|
| +12V | P1-22 | +12 volts dc, for the light pen connector. |
| XA16 | P1-29 | Expansion address bus. |
| XA15 | P1-31 | |
| XAl4 | P1-33 | |
| XAl3 | P1-35 | |
| XAl2 | P1-37 | |
| XAll | P1-39 | |
| XA10 | P1-41 | |
| XA9 | P1-43 | |
| XA8 | P1-45 | |
| XA7 | P1-47 | |
| XA6 XA5 | P1-49 P1-51 | |
| XA4 | P1-53 | |
| XA3 | P1-55 | |
| XA2 | P1-57 | |
| XAl | P1-59 | |
| XA0 | P1-61 | |
| BALE | P1-56 | Address latch enable. Falling edge indicates BA23 through BA17 are valid. |
| +5V | P1-58 | +5 volts dc for the CRT controller board. |
| 14.32MHZ | P1-60 | Video clock for color mode. |
| хвне- | P2-1 | Expansion bus high byte enable. The falling edge of BALE latches this signal to indicate that data is being transferred via the upper eight data lines (XD8 through XD15). |
| BA23 BA22 BA21 BA20 BA19 BA18 BA17 | P2-3 P2-5 P2-7 P2-9 P2-11 P2-13 P2-15 | Extended address lines. These lines extend the addressing capability of the expansion address bus to 16 megabytes. |
| MRDC- | P1-24 | Memory-read control. Indicates a memory-read operation is in progress in the lowest l megabyte of address space. |

Table 6-73 PC-AT Mode Controller Expansion Interface Signals (Cont.)

| Signal | Connector and Pin Number | Description |
|---------|--------------------------|--|
| MWTC- | P1-22 | Memory-write control. Indicates a memory-write operation is in progress in the lowest l megabyte of address space. |
| MEM16- | P2-2 | Device indicates that it is capable of 16-bit memory transfers. |
| +5V | P2-32 | +5 volts dc for the CRT controller. |
| MASTER- | P2-34 | Master. The CRT controller monitors this signal line to detect DMA access. |
| GND | P2-36 | Ground. |

Table 6-74 Light Pen Enable Connector J5

| Signal | Pin Number | Description |
|--------|---------------|---|
| LPENIN | 1 | Low=light pen active. High to low transition indicates light pen detects something. |
| | 2 | No connection. Key for connector orientation. |
| LPENSW | . 3 | Intended for switch from light pen. |
| GND | 4 | Ground. |
| +5V | 5 | +5 volts dc supply line. |
| +12V | 6 | +12 volts dc supply line. |

Table 6-75 PC-AT CRT Controller Specifications

| C | Characteristic | Specification | | | | |
|---|--|--|--|--|--|--|
| M | Monochrome mode: | | | | | |
| | Character resolution | 80 characters (horizontal) by 25 characters (vertical) | | | | |
| | Characters available | 256 | | | | |
| | Character block size | 9 pixels (horizontal) by 12 pixels (vertical) | | | | |
| | Character attributes | Nondisplay (blank), underline, reverse video, blink, highlight, and white character/black background | | | | |
| | Horizontal scan rate | 19.2 kilohertz | | | | |
| | Video bandwidth | 18 megahertz | | | | |
| C | Composite video output: | | | | | |
| | Horizontal scan rate | 15.75 kilohertz | | | | |
| | Color burst | 3.58 megahertz | | | | |
| | Color/graphics, 80-character alphanumeric mode: | | | | | |
| | Character resolution | 80 characters (horizontal) by 25 characters (vertical) | | | | |
| | Characters available | 256 | | | | |
| | Character block size | <pre>8 pixels (horizontal) by 8 pixels (vertical)</pre> | | | | |
| | Character attributes | <pre>16 foreground and 16 background colors or 16 foreground colors, 8 background, and blink</pre> | | | | |
| | Horizontal scan rate | 15.75 kilohertz | | | | |
| | Video bandwidth | 14.32 megahertz | | | | |
| | | | | | | |

| Table | 6-75 | PC-AT | CRT | Controller | Specifications | (Continued) |
|----------|---------|-------|-----|------------|----------------|-------------|
| Characte | eristio | 2 | | | Specificati | Lon |

Color/graphics, 40 character alphanumeric mode:

| alphanumeric mode: | |
|---|--|
| Character resolution | 40 characters (horizontal) by 25 characters (vertical) |
| Characters available | 256 |
| Character block size | <pre>8 pixels (horizontal) by 8 pixels (vertical)</pre> |
| Character attributes | <pre>16 foreground and 16 background colors or 16 foreground colors, 8 background, and blink</pre> |
| Horizontal scan rate | 15.75 kilohertz |
| Video bandwidth | 7.16 megahertz |
| Character resolution for the 640-dot, graphics mode | 640 pixels (horizontal) by 200 pixels (vertical) |
| Character resolution for the 320-dot, graphics mode | 320 pixels (horizontal) by 200 pixels (vertical) |

6.4.1.7 PC-AT CRT Controller Operational Modes. The PC-AT mode CRT controller emulates the functions of the IBM monochrome and color/graphics display adapters. The operational mode of the controller is independent of the type of display unit actually being used with the controller.

PC-AT CRT Controller Configurations. The IBM compatible CRT controller has two versions. The earlier version is referred to as the PC-AT CRT controller, and the present production version is referred to as the PC-AT II CRT controller. Both controllers perform the same basic functions of an IBM monochrome and color/graphics adapter, and both have a connector (J4) for passing TIPC compatible video to the CRT monitor, but most of the differences are transparent to the system software. The primary difference between the two controllers is a 9-function DIP switch installed on the PC-AT II controller that allows the user to select options to customize the system. The BUSINESS-PRO is shipped from the factory with all switches set to ON. These switches are listed and described in Table 6-76 and are also discussed in detail in the paragraphs following the table.

Table 6-76 SWl Selectable Options

| Switch | Function |
|--------|-------------------------------------|
| | |
| 1 | Interface size select |
| 2 | Vertical synchronization polarity |
| 3 | Horizontal synchronization polarity |
| 4 | Monochrome mode enable |
| 5 | Monochrome RAM size select |
| 6 (LS | B) Port 12, bit 4 |
| 7 | Port 12, bit 5 |
| 8 | 4-bit select code Port 12, bit 6 |
| 9 (MS | B) Port 12, bit 7 |

Switches 6 through 9 (SW1-1 through SW1-9) are described as follows:

- * SWI-1 -- Two data sizes can be transferred on the PC-AT bus: 8-bit data (SWI-1 ON) and 16-bit data (SWI-1 OFF). Any controller board in the OAOOOH through OBFFFH address space that responds to DMA transfers must be an 8-bit controller, which is true for any system with an IBM compatible color/graphics adapter. In the standard TI configuration, SWI-1 is set to ON for 8-bit configuration.
- * SWI-2 -- The polarity of the vertical synchonization signals going out of the digital port allows the incorporation of non-TI standard monitors into the system. In the standard TI configuration, SWI-1 is set to ON for low-pulse vertical synchronization.
- * SW1-3 -- The polarity of the horizontal synchronization signals going out of the digital port are switch-selectable. This allows the use of non-TI CRT monitors. SW1-3 is set to ON for high pulse horizontal synchronization.

- * SW1-4 -- This switch enables emulation of a monochrome adapter. When the switch is OFF, video equipment from another vendor can be installed.
- * SW1-5 -- This switch selects monochrome RAM size: ON=4K-byte RAM; OFF=16K-byte RAM. IBM compatible monochrome boards have only 4K-bytes of controller RAM, while the BUSINESS-PRO has 16K-bytes of RAM required for color/graphics adapter emulation. SW1-5 enables extended RAM capability because when this switch is ON, the controller wraps around the 4K-byte RAM boundary.
- * SWI-6 through SWI-9 -- These switches are matched against control bits 4 (LSB) through 7 (MSB) in I/O port 12. They are factory set to ON, which identifies the PC-AT II controller as unit 0. This allows placing up to 16 PC-AT II controllers, each with its own CRT on a system. Unit 0 is the only one initialized by the system ROM.

Other enhancements in the PC-AT II CRTC are as follows:

- * EXTKCYC- signal is added to pin 17 of J4 interboard connector to allow use of a third-party video board that is compatible with either TI or IBM color/graphics CRT timing.
- * EXTSYNC- is added to an external synchronization pin of the CRT controller IC which allows external equipment to put the PC-AT II controller into synchronization. The 6845 IC Data Manual contains the timing information for these functions.

NOTE

On the PC-AT CRT controller, all registers and RAM are available at all times. On the PC-AT II alternate CRT controller, only those registers and RAM addresses belonging to the current mode are available.

Three major operational modes are possible with the PC-AT CRT controller. They are:

- * Monochrome
- * Color/graphics
- * Pass-through (In conjunction with the TI-mode CRT controller)

Monochrome Mode. The monochrome mode is entered by writing data to the monochrome mode control port (3B8H). The controller must be in the monochrome mode to write to the monochrome data register (3B5H). I/O port 12H must also have bit 1 cleared (set to 0).

The I/O addresses available in the monochrome mode are shown in Table 6-77.

Table 6-77 PC-AT Controller Monochrome I/O Addresses

| I/O Address (Hexadecimal) | Function |
|------------------------------|------------------------------|
| 3B4 | Monochrome index register |
| 3B5 | Monochrome data register |
| 3B8 | Monochrome mode control port |
| 3BA | Monochrome mode status port |
| | |

Any even address in the range 3B0H through 3B7H is the same as 3B4H, and any odd address in this range is the same as 3B5H. Port 3B4H is the index register that selects 1 of the 18 internal registers of the controller. Port 3B5H accesses the data selected by port 3B4H. Refer to Table 6-83 (CRT Timing Parameters) for the standard values to be set.

When the program writes to I/O port 3B8H, the PC-AT controller goes into the monochrome mode. The bits of port 3B8H are as follows:

| Bit | Description |
|-------|---|
| 3 | When high, display is enabled; when low, the screen is blank. |
| 5 | When high, blinking is enabled for alpha modes; when low, the blink attribute bit becomes background intensity control. |
| NOTE: | |

All other bits in port 3B8H are ignored.

When I/O port 3BAH is read, status is reported by its bits, as follows:

| Bit | Description |
|-----|--|
| 0 | When high, horizontal sync is active. Blue bit loopback (Not IBM compatible). |
| 3 | Green bit loopback (Not IBM compatible). Red bit loopback (IBM inputs white here). |

<u>Color/Graphics Mode</u>. When the system writes data to the color/graphics control port (3D8H), the CRT controller goes into the color/graphics mode. Table 6-78 shows the I/O addresses available in the color/graphics mode.

Table 6-78 PC-AT CRTC Color/Graphics I/O Addresses

| I/O Address (Hexadecimal) | Function |
|---|--|
| 3D4 3D5 3D8 3D9 3DA 3DB 3DC | Color/graphics index register Color/graphics data register Color/graphics mode control port Color/graphics color select register Color/graphics mode status port Clear light pen status Set light pen status |

Any even address in the range of 3D0H through 3D7H is the same as 3D4H, and any odd address in this range is the same as 3D5H. Port 3D5H is used to access the data selected by port 3D4H. Port 3D4H is the CRT controller index register that selects 1 of the 18 internal registers of the CRT controller. Refer to Table 6-83, CRT Timing Parameters, for the standard values to set.

In the color/graphics operational mode, the PC-AT CRT controller operates in one of the following modes:

- * 40-character alphanumeric
- * 80-character alphanumeric
- * 320-dot graphics
- * 640-dot graphics

Color/Graphics Mode Control, Port 3D8H. Writing to the color/graphics mode control port (3D8H) puts the controller in the color/graphics mode and selects the color/graphics mode (from those listed above) that is operational. Table 6-79 describes the bit functions of the control port.

Table 6-79 Bit Functions of Control Port 3D8H

| Bits | Functions |
|--------------------------------------|---|
| 0 1 2 3 4 5 6 7 | 80-character alphanumeric mode 320-dot or 640-dot graphics mode Color burst disable (NOTE 1) High=video enable; low=screen blank 640-dot graphics Blink enable (NOTE 2) Not used Not used |

NOTES:

- 1. Ignored on PC-AT; operates on PC-AT II; color burst is automatically disabled for higher resolution modes.
- 2. If high, blink is enabled for character modes; if low, this bit becomes background intensity control.

NOTE

The blink attribute alternates between a character and reverse video, rather than between a character and a blank cell.

Table 6-80 shows the bit values of the various graphics modes for the color/graphics mode control port 3D8H.

Table 6-80 Valid Color/Graphics Modes for 3D8H

| _ | | | | Bit | 5 | | | |
|---|---|---|---|-----|-------|---|-----|---------------------------|
| | 5 | 4 | 3 | 2 | 1 | 0 | Hex | Mode |
| - | | | | | | | | |
| | 1 | 0 | 1 | 0 | 0 | 0 | 28 | 40-character alphanumeric |
| | 1 | 0 | 1 | 0 | 0 | 1 | 29 | 80-character alphanumeric |
| | 0 | 0 | 1 | 0 | 1 | 0 | OA | 320-pixel graphics |
| | 0 | 1 | 1 | 0 | 1 | 0 | lA | 640-pixel graphics |
| | 0 | 0 | 0 | 0 | 0 | 0 | 00 | Blank screen |

Color Select Register Port 3D9H. I/O port 3D9H primarily controls the border color and is active in the write mode only. Table 6-81 describes the contents of the color select register.

Table 6-81 PC-AT CRT Controller Color Select Register

| | | · · · | | | |
|---|----------------------|------------------------------|--------------------------|--|--|
| Bit | Alphanumeric Mode | 320-Dot Graphics Mode | 640-Dot Graphics Mode | | |
| | | | | | |
| 0 | Blue border | Blue border | Blue foreground | | |
| 1 | Green border | Green border | Green foreground | | |
| 2 | Red border | Red border | Red foreground | | |
| 3 | Border intensity | Border intensity | Foreground intensity | | |
| 4 | Not used | Blue for nonzero pixels | Not used | | |
| 5 | Not used | Intensity for nonzero pixels | Not used | | |
| 6 | Not used | Not used | Not used | | |
| 7 | Not used | Not used | Not used | | |
| NOTE: | | | | | |
| Zero is the standard setting for all modes. | | | | | |

NOTE

In the 320-dot graphics mode, the border color defined by bits 0 through 3 is also the color selected for pixel code 0.

When the controller is in either the alphanumeric mode or the 320-dot graphics mode, the first nibble is the border color. In the 640-dot graphics mode, there is no border, and the first nibble becomes the foreground color (usually white). Bits 4 and 5 are relevant only in the 320-dot graphics mode where they provide the blue and intensity values for all nonzero pixels. IBM terminology describes this as palette select.

Light Pen Ports 3DCH and 3DBH. From a programming point of view, the light pen interface consists of the Set Light Pen Status command (3DCH), the Clear Light Pen Status command (3DBH), and the color/graphics mode status port 3DAH. The light pen sets a flip-flop that is read via the 3DA status port. Writing data to light pen control port 3DBH resets the flip-flop and clears the light pen status. Data written to the light pen control I/O port 3DCH sets the light pen status.

Status Port 3DAH. The color/graphics mode status port (3DAH) is a read-only port. Table 6-82 lists and describes the bit functions of this status port.

Table 6-82 Bit Functions of Status Port 3DAH

| Bits | Functions |
|-------------|--|
| 0 | When high, horizontal blanking is active. |
| 1 | When high, light pen is triggered. |
| 2 | When low, light pen switch is active. |
| 3 | When high, vertical synchronization is active. |
| 4 7 | Not used. |
| NOTE: | |

I/O ports 3DDH, 3DEH, 3DFH, 3B9H, and 3BBH read-only ports at these addresses cannot be created for other equipment.

<u>Passthrough -- Alternate Video Port</u>. Writing a logic 1 to bit 1 of port 12 (02) accesses the alternate video controller cable when the TI mode and PC-AT mode CRT controllers are connected together. The LSB of port 12H (01) determines the memory map of the expansion bus. When bit 1 is a logic 1, address ranges A/B and C/D are swapped. That is, CPU address OCXXXXH appears as OAXXXXH on the expansion bus. Standard settings are 00 or 11.

6.4.1.8 CRT Timing Parameters. The CRT controller contains 18 registers that must be programmed before operation of the controller begins. To access these registers, the CPU first writes the address of the register to be accessed into the CRTC register. Then, information can be written to that register. As a result of this operation, vertical and horizontal scan rates and other timing parameters are generated throughout the CRTC. Table 6-83 is a list of the registers that are written to and the data that is entered into each register to generate the CRT timing parameters.

| CRTC Register | 40-Char. Mode | 320- or 640- Dot Graphics | | Monochrome Mode (NOTE 1) |
|------------------|------------------|------------------------------|--------------|-----------------------------|
| | | | | |
| 0 | 38 | 38 | 71 | 67 |
| 1 | 28 | 28 | 50 | 50 |
| 2 | 2D | 2D | 5A | 54 |
| 3 | 0A | 0A | 0A | 39 |
| 4 | lF | 7 F | 1 F | 18 |
| 5 | 06 | 06 | 06 | 14 |
| 6 | 19 | 64 | 19 | 19 |
| 7 | 1C | 70 | 1C | 19 |
| 8 | 02 | 02 | 02 | 00 |
| 0 | 07 | 01 | 07 | OB |
| A (10) | 06 | X | 06 | OA (NOTE 2) |
| B (11) | 07 | X | 07 | OB (NOTE 3) |
| C (12) | 0 | 00 | 0 | 0 (NOTE 4) |
| D (13) | 0 | 00 | 0 | 0 |
| E (14) | 0 | X | 0 | (NOTE 5) |
| F (15) | , 0 | X | 0 | 0 |
| 10 (16) | ${f L}$ | ${f L}$ | \mathbf{L} | X (NOTE 6) |
| 11 (17) | ${f L}$ | ${f L}$ | ${f L}$ | X |

Table 6-83 CRT Timing Parameters

NOTES:

Values in this table are hexadecimal except those in parentheses.

- X indicates "don't care."
- 0 instead of 00 implies that other values are possible.

Read the 6845 CRT controller manual (Rockwell Data Book) before using parameters different from those in this table.

- 1. Monochrome mode is not IBM compatible.
- 2. Start scan line of cursor.
- 3. End scan line of cursor.
- 4. The display start address is one-half the RAM address.
- 5. The cursor position is one-half the RAM address.
- 6. Registers 16 and 17 are light pen position addresses. These locations are 3 or 4 greater than the actual pen position.

Character Sets.

The character sets for the PC-AT mode CRT controller are contained in a 24-pin 8K-byte by 8 (8 kilobyte by 8 bit) ROM. The ROM contains two fonts: one for monochrome and one for color/graphics mode. The lower 4K is reserved for the color/graphics font, and the upper 4K is reserved for the monochrome font. The input address lines can be divided into three groups. The least significant 4 bits represent the scanline addresses; the next 8 bits represent the character code; and the remaining bit indicates the monochrome mode. Each character is stored in 16 successive bytes, with the MSB representing the leftmost column in the character cell.

In the color/graphics mode, the same font is used for both 40-character and 80-character displays; the 40-character mode doubles the dot width of the character. The LSB in color/graphics characters represents the rightmost bit in an 8-character cell. The ninth bit is active in only the monochrome mode and only for the characters in the range COH through DFH. When active, it is the same as the eighth bit of the font ROM data.

- 6.4.2 Color Display Unit
 The optional color display unit is a 13-inch, high-resolution video display unit whose dual-resolution capabilities allow it to be used with both the TI mode and the PC-AT mode video controllers. The unit mounts on a tilt/swivel base which contains the following connectors:
 - * Two interchangeable keyboard/mouse connectors
 - * A data interface connector
 - * A power connector

The unit enclosure also contains an audio speaker. Both domestic and international versions of the display unit are available.

- 6.4.2.1 Color Display Unit Kit. The domestic color display unit kit, TI Part No. 2240805-8003, includes the following items:
 - * Color display unit, TI Part No. 2240805-0003
 - * Monitor cable set, TI Part No. 2534995-0001
 - * Color Display Unit manual, TI Part No. 2240838-0001

The international color display unit kit, TI Part No. 2240805-8004 includes the following items:

- * Color display unit, TI Part No. 2240805-0004
- * Monitor cable set, TI Part No. 2534995-0001
- * Power cable, 240 volt, 50 Hertz, TI Part No. 2534994-0002
- * Color Display Unit manual, TI Part No. 2240838-0001
- 6.4.2.2 Color Display Unit Tabulated Information. Tables 6-84 through 6-89 provide tabulated information about the color display unit.

Table 6-84 Color Display Unit/Controller Interface Connector J2

| Signal | Pin Number | Description |
|---|-------------------|--|
| MODE SELECT | 1 | The CRT controller generates this signal to place the attached monitor in either the TI mode or the PC-AT mode. The low state of MODE places the monitor in the TI mode; the high state places it in the PC-AT mode. |
| HSYNC | 2 | Horizontal synchronization signal output from the CRT controller. |
| VSYNC | 3 | Vertical synchronization signal output from the CRT controller. |
| RED VIDEO GREEN VIDEO BLUE VIDEO INTENSITY | 4 6 8 10 | The state of these controller- generated signals determine the color displayed by the monitor. |
| SPEAKER | 12 | A timer on the main logic board generates this audio input to the monitor speaker. |
| | 14 | No connection. |
| | 15 | No connection. |
| KBDATA | 17 | Keyboard data. This is the bidirectional serial data line that carries data between the keyboard and the keyboard controller on the main logic board. |
| KBCLOCK | 21 | Keyboard clock. The keyboard generates this clock to synchronize data transfers between it and the keyboard controller on the main logic board. |

Table 6-84 Color Display Unit/Controller Interface Connector J2 (Cont)

| Signal | Pin Number | Description |
|-----------|---------------|---|
| MOUSEDATA | 23 | Mouse data. This line carries the serial data from the mouse to the main logic board. |
| +5V | 22 | +5 volts dc supply voltage for the monitor. |

NOTE:

Pin 19 is reserved. Pins 14, 15, 24, and 25 are not connected.

Pins 5, 7, 9, 11, 13, 16, 18, and 20 are connected to ground.

The connector shield is connected to chassis ground.

6.4.2.3 Displayed Colors. The RED VIDEO, GREEN VIDEO, BLUE VIDEO and INTENSITY input signals determine the colors displayed by the color display unit. Table 6-85 lists the displayed colors and the signal-state combinations that cause them.

Table 6-85 Color Display Unit Color Map

| Color | INTENSITY | Signal RED | State GREEN | BLUE |
|---------------|---------------------------------------|---------------|----------------|------|
| Black | 0 | 0 | 0 | 0 |
| Blue | 0 | 0 | 0 | 1 |
| Green | 0 | 0 | 1 | 0 |
| Cyan | 0 | 0 | 1 | 1 |
| Red | 0 | 1 | 0 | 0 |
| Magenta | 0 | 1 | 0 | 1 |
| Brown | 0 | 1 | 1 | 0 |
| White | 0 | 1 | 1 | 1 |
| Gray | 1 | 0 | 0 | 0 |
| Light blue | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | O | 0 | 1 |
| Light green | 1 | 0 | 1 | 0 |
| Light cyan | 1 | 0 | 1 | 1 |
| Light red | 1 | 1 | 0 | 0 |
| Light magenta | 1 | 1 | 0 | 1 |
| Yellow | 1 | 1 | 1 | 0 |
| White | 1 | 1 | 1 | 1 |

Table 6-86 Color Display Unit Video AC Parameters

| Parameter | TI Mode/Mono Mode | PC-AT Mode |
|--------------------------|---------------------|---------------------|
| Video dot rate | 18.000 megahertz | 14.318 megahertz |
| Video dot time | 55.550 nanoseconds | 69.840 nanoseconds |
| Active scan lines | 300 | 200 |
| VSYNC pulse width | 0.156 milliseconds | 1.020 milliseconds |
| VSYNCH front porch | 0.000 milliseconds | 1.530 milliseconds |
| VSYNCH back porch | 0.884 milliseconds | 1.400 milliseconds |
| Vertical retrace | 1.040 milliseconds | 3.950 milliseconds |
| Vertical display time: | | |
| Active | 15.600 milliseconds | 12.740 milliseconds |
| Total | 16.640 milliseconds | 16.690 milliseconds |
| Vertical rate | 60.100 Hertz | 59.920 Hertz |
| HSYNC pulse width | 4.500 microseconds | 4.470 microseconds |
| HSYNC front porch | 2.000 microseconds | 5.590 microseconds |
| HSYNC back porch | 5.500 microseconds | 8.940 microseconds |
| Horizontal retrace | 12.000 microseconds | 19.000 microseconds |
| Horizontal display time: | | |
| Active | 40.000 microseconds | 44.700 microseconds |
| Total | 52.000 microseconds | 63.700 microseconds |
| Horizontal rate | 19.231 kilohertz | 15.700 kilohertz |
| Total scan lines | 320 | 262 |
| Horizontal pixels | 720 | 640 |

6.4.2.4 Keyboard/Mouse Cable Connector J4. Two identical connectors (both labeled J4) located at the front of the display unit base allow the user to connect both a keyboard and/or a mouse. Both connectors are identical; therefore, you can use either one for the keyboard or the mouse. Table 6-87 lists the connector signals and their assigned pin numbers.

Table 6-87 Keyboard/Mouse Connector J4

| Signal | Pin Number | Description |
|-----------|---------------|--|
| KBCLOCK | 1 | Keyboard clock. The keyboard generates this clock to synchronize data over the keyboard data line. |
| KBDATA | 2 | Keyboard data. Bidirectional data line that handles the bit-serial data transfers between the keyboard and the main logic board. |
| | 3 | Reserved. |
| GND | 4 | Ground. |
| +5V | 5 | +5 volts dc. |
| MOUSEDATA | 6 | Mouse data line. Bit-serial data line that transfers data from the mouse to the main logic board. |
| SPEAKER | 7 | Speaker. Audio output from the speaker amplifier on the main logic board. |
| GND | 8 | Ground. |
| NOTE: | | |

The connector shield is connected to chassis ground.

Table 6-88 Color Display Unit Performance Specifications

| Characteristic | TI | Specifi Mode/Mono Mode | |
|----------------------|----|---------------------------|------------------------------------|
| Resolution | | 720 by 300 pixels | 640 by 200 or 320 by 200 pixels |
| Colors displayed | | 8 (maximum) | 16 (maximum) |
| Character resolution | | 25 rows by 80 columns | 25 rows by 80 columns |
| Horizontal scan rate | | 19.231 kilohertz | 15.700 kilohertz |
| Vertical scan rate | | 60.10 Hertz | 59.92 Hertz |
| Video dot rate | | 18.000 megahertz | 14.318 megahertz |
| Display size | | 9.45 by 7.09 inches | 9.45 by 6.69 inches |

Table 6-89 Color Display Unit AC Power Requirements

| | Value | : |
|-----------|---------------------|-----------------------|
| Item | Domestic Version | International Version |
| | | |
| Voltage | 90 to 140 volts ac | 180 to 264 volts ac |
| Frequency | 57 to 63 Hertz | 47 to 53 Hertz |
| Power | llo watts (maximum) | llo watts (maximum) |

| ſ |
|-----|
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| 1 |
| i |
| 1 |
| 1 |
| |
| |
| 1 |
| i |
| . 1 |
| I |
| 1 |
| |
| 1 |
| i |
| 1 |
| 1 |
| 1 |

- 6.4.3 Monochrome Display Unit
 The optional monochrome display unit is a 12-inch, mediumresolution monochrome monitor that features an anti-glare CRT
 display and medium-persistence (P42), green phosphor. The unit
 also features dual-mode resolution that allows it to be operated
 with either the TI mode or the PC-AT mode CRT controllers. The
 unit mounts on a tilt/swivel base that contains the following
 connectors:
 - * Two interchangeable keyboard/mouse connectors
 - * A data interface connector
 - * A power connector

The unit enclosure also contains an audio speaker. Both domestic and international versions of the display unit are available.

- 6.4.3.1 Monochrome Display Unit Kit. The domestic version of the monochrome display unit kit, TI Part No. 2240804-8001, includes the following items:
 - * Monochrome display unit, TI Part No. 2240804-0001
 - * Monitor cable set, TI Part No. 2534995-0001
 - * Power cable, 120 volt, 60 Hertz, TI Part No. 2534994-0001
 - * Monochrome Display Unit manual, TI Part No. 2240828-0001

The international version of the monochrome display unit kit, TI Part No. 2240804-8002, includes the following items:

- * Monochrome display unit, TI Part No. 2240804-0002
- * Monitor cable set, TI Part No. 2534995-0001
- * Power cable, 240 volt, 50 Hertz, TI Part No. 2534994-0002
- * Monochrome Display Unit manual, TI Part No. 2240828-0001
- 6.4.3.2 Monochrome Display Unit Tabulated Information. Tables 6-90 through 6-95 provide tabulated information about the monochrome display unit.

Table 6-90 Monochrome Display Unit/Controller Interface Connector J2

| Signal | Pin Number | Description |
|---|-------------------|---|
| MODE SELECT | 1 | The CRT controller generates this signal to place the attached monitor in either the TI mode or the PC-AT mode. The low state of MODE SELECT places the monitor in the TI mode; the high state places it in the PC-AT mode. |
| HSYNC | 2 | Horizontal synchronization signal output from the CRT controller. |
| VSYNC | 3 | Vertical synchronization signal output from the CRT controller. |
| RED VIDEO GREEN VIDEO BLUE VIDEO INTENSITY | 4 6 8 10 | The state of these controller- generated signals determine the intensity of the monitor screen display. |
| SPEAKER | 12 | A timer on the main logic board generates this audio input to the monitor speaker. |
| KBDATA | 17 | Keyboard data. This is the bidirectional serial data line that carries data between the keyboard and the keyboard controller on the main logic board. |
| KBCLOCK | 21 | Keyboard clock. The keyboard generates this clock to synchronize data transfers between the keyboard and the keyboard controller on the main logic board. |

Table 6-90 Monochrome Display Unit/Controller Interface Connector J2

| Signal | Pin Number | Description |
|-----------|---------------|---|
| +5V | 22 | +5 volts dc supply voltage for the monitor. |
| MOUSEDATA | 23 | Mouse data. This line carries the serial data from the mouse to the main logic board. |

NOTE:

Pin 19 is reserved. Pins 14, 15, 24, and 25 are not connected.

Pins 5, 7, 9, 11, 13, 16, 18, and 20 are connected to ground.

The connector shield is connected to chassis ground.

6.4.3.3 Displayed Intensities. The RED VIDEO, GREEN VIDEO, BLUE VIDEO, and INTENSITY input signals determine the intensity level of the display screen. Table 6-91 lists the displayed intensities and the signal-state combinations that cause them.

Table 6-91 Monochrome Display Unit Intensity Levels

Signal State Level INTENSITY RED GREEN BLUE 0 (Minimum) 0 Ó Ó 15 (Maximum) 1

Table 6-92 Monochrome Display Unit Video AC Parameters

| Parameter | TI Mode/Mono Mode | PC-AT Mode |
|--------------------------|---------------------|---------------------|
| | | |
| Video dot rate | 18.000 megahertz | 14.318 megahertz |
| Video dot time | 55.55 nanoseconds | 69.84 nanoseconds |
| Active scan lines | 300 | 200 |
| VSYNC pulse width | 0.156 milliseconds | 1.020 milliseconds |
| VSYNCH front porch | 0.000 milliseconds | 1.530 milliseconds |
| VSYNCH back porch | 0.884 milliseconds | 1.400 milliseconds |
| Vertical retrace | 1.040 milliseconds | 3.950 milliseconds |
| Vertical display time: | | |
| Active | 15.600 milliseconds | 12.740 milliseconds |
| Total | 16.640 milliseconds | 16.690 milliseconds |
| Vertcal rate | 60.100 Hertz | 59.920 Hertz |
| HSYNC pulse width | 4.500 microseconds | 4.470 microseconds |
| HSYNC front porch | 2.000 microseconds | 5.590 microseconds |
| HSYNC back porch | 5.500 microseconds | 8.940 microseconds |
| Horizontal retrace | 12.000 microseconds | 19.000 microseconds |
| Horizontal display time: | | |
| Active | 40.000 microseconds | 44.700 microseconds |
| Total | 52.000 microseconds | 63.700 microseconds |
| Horizontal rate | 19.231 kilohertz | 15.700 kilohertz |
| Total scan lines | 320 | 262 |
| Horizontal pixels | 720 | 640 |

6.4.3.4 Keyboard/Mouse Cable Connector J4. Two identical connectors (both labeled J4) located at the front of the display unit base allow the user to connect both a keyboard and/or a mouse. Both connectors are identical. Therefore, you can use either one for the keyboard or the mouse. Table 6-93 lists the connector signals and their assigned pin numbers.

Table 6-93 Keyboard/Mouse Connector J4

| | | | . — — |
|-----------|-------------------|--|-------|
| Signal | Pin Number | Description | |
| KBCLOCK | 1 | Keyboard clock. The keyboard generates this clock to synchronize data over the keyboard data line. | |
| KBDATA | 2 | Keyboard data. Bidirectional data line that handles the bit-serial data transfers between the keyboard and the main logic board. | |
| | 3 | Reserved. | |
| GND | 4 | Ground. | |
| +5V | 5 | +5 volts dc. | |
| MOUSEDATA | 6 | Mouse data line. Bit-serial data that transfers data from the mouse to the main logic board. | |
| SPEAKER | 7 | Speaker. Audio output from the speaker amplifier on the main logic board. | |
| GND | 8 | Ground. | |
| NOTE: | | | |

The connector shield is connected to chassis ground.

Table 6-94 Monochrome Display Unit Performance Specifications

| | Specification | |
|-----------------------|--------------------------|------------------------------------|
| Characteristic | TI Mode/Mono Mode | PC-AT Mode |
| Resolution | 720 by 300 pixels | 640 by 200 or 320 by 200 pixels |
| Intensities displayed | 8 (maximum) | 16 (maximum) |
| Character resolution | 25 rows by 80 columns | 25 rows by 80 columns |
| Horizontal scan rate | 19.231 kilohertz | 15.700 kilohertz |
| Vertical scan rate | 60.10 Hertz | 59.92 Hertz |
| Video dot rate | 18.000 megahertz | 14.318 megahertz |
| Display size | 8.11 by 6.06 inches | 8.11 by 6.06 inches |

Table 6-95 Monochrome Display Unit AC Power Requirements

| Item | | International Version | |
|-----------|--------------------|-----------------------|--|
| | | | |
| Voltage | 90 to 130 volts ac | 200 to 250 volts ac | |
| Frequency | 57 to 63 Hertz | 47 to 53 Hertz | |
| Power | 37 watts (maximum) | 37 watts (maximum) | |

6.5 TI MODE RS-232 SERIAL INTERFACE

The optional TI mode video controller is a half-sized, 8-bit board that provides one of two switch-selectable TI communications ports. The controller handles asynchronous protocols as well as most synchronous protocols, including synchronous data link control (SDLC) and high-level data link control (HDLC). The board does not require the programming of any software delays when performing back-to-back I/O cycles.

- 6.5.1 TI Mode RS-232 Serial Interface Kit
 The TI mode RS-232 serial interface kit, TI Part No. 22409690001, includes the following items:
 - * TI mode RS-232 serial interface board, TI Part No. 2240934-0001
 - * <u>TI Mode RS-232 Serial Interface</u> manual, TI Part No. 2241042-0001

NOTE

The TI mode RS-232 serial interface can be programmed in the PC-AT mode, provided existing software is modified to address its I/O ports.

6.5.2 TI Mode RS-232 Serial Interface Tabulated Information Tables 6-96 through 6-99 provide tabulated information about the TI mode RS-232 serial interface.

Table 6-96 TI Mode RS-232 Serial Interface Connector Jl

| Signal | Pin Number | Signal Name |
|--------|---------------|----------------------------|
| AA | 1 | Chassis ground |
| BA | 2 | Transmitted data |
| ВВ | 3 | Received data |
| RTS/CA | 4 | Request-to-send |
| CTS/CB | 5 | Clear-to-send |
| DSR/CC | 6 | Data-set ready |
| AB | 7 | Signal ground |
| DCD/CF | 8 | Data carrier detect |
| SCA/CH | 11 | Secondary request-to-send |
| SCF/CI | 12 | Secondary clear-to-send |
| TXC/DB | 15 | Transmitter clock in |
| RSC/DD | 17 | Receiver clock in |
| DTR/CD | 20 | Data terminal ready |
| RI/CE | 22 | Ring indicator |
| SCA/CH | . 23 | Secondary request-to-send |
| DA | 24 | External transmitter clock |
| NOTE: | | |

NOTE:

Pins 9, 10, 13, 14, 16, 18, 19, 21, and 25 are not connected.

NOTE

When operated in the TI mode, IRQ10 and IRQ11 are rerouted by the hardware to IRQ0 and IRQ1, respectively for TI compatibility.

Table 6-97 Port-Selection Switches SWl-1 Through SWl-4

| Port | SW1-1 | Switch Set SW1-2 | tings SW1-3 | SW1-4 |
|------|-------|---------------------|----------------|-------|
| 1 | ON | ON | OFF | OFF |
| 2 | OFF | OFF | ON | ON |

Table 6-98 TI Mode RS-232 Serial Interface Port Addresses

| Port 1 Address (Hex) | Port 2 Adáress (Hex) | Function |
|----------------------------|----------------------------|---|
| 00E0 | 00E8 | Interrupt acknowledge. An I/O write operation at this address followed by an I/O write operation performs an interrupt-acknowledge operation. |
| 00E4 | OOEC | Channel B command. These addresses allow access to any 1 of 15 read or write registers that control the Z8530 operations. |
| 00E5 | OOED | Channel B data. These addresses are used to read received data and to write transmitted data. |
| 00E6 | OOEE | Channel A command. These addresses allow access to any 1 of 15 read or write registers that control the Z8530 operations. |
| 00E7 | OOEF | Channel A data. These addresses are used to read received data and to write transmitted data. |

NOTES:

1

For additional information on programming the Z8530, refer to Zilog(R) literature.

Zilog is a registered trademark of Zilog Incorporated.

6.5.3 Baud Rate Generation An on-board 4.9152-megahertz crystal oscillator and a divide-by-2 counter provide a clock for the internal baud rate generators of the Z8530. Table 6-99 lists the possible baud rates and their synchronous (sync) and asynchronous (async) program values.

Table 6-99 TI Mode RS-232 Interface Programmable Baud Rate Values

| | | | | Values | | | Error | Percentage |
|-----|--------|----|------|------------|-------|---|-------|----------------|
| Bau | d Rate | | Sync | | Async | | Sync | Async |
| 19 | 200 | | 62 | | 2 | | 0.000 | 0.000 |
| 9 (| 600 | | 126 | | 6 | | 0.000 | 0.000 |
| 7 | 200 | | 169 | | 9 | _ | 1.960 | -3.030 |
| 4 | 800 | | 254 | | 14 | | 0.000 | 0.000 |
| 3 (| 600 | | 339 | | 19 | | 0.098 | 1.587 |
| 2 4 | 400 | | 510 | | 30 | | 0.000 | 0.000 |
| 2 (| 000 | | 612 | | 36 | | 0.065 | 1.053 |
| 1 : | 800 | | 681 | | 41 | | 0.049 | -0.775 |
| 1 : | 200 | 1 | 022 | | 62 | | 0.000 | 0.000 |
| (| 600 | 2 | 046 | | 26 | | 0.000 | 0.000 |
| | 300 | 4 | 094 | | 54 | | 0.000 | 0.000 |
| | 200 | 6 | 142 | | 82 | | 0.000 | 0.000 |
| | 150 | 8 | 190 | | 10 | | 0.000 | 0.000 |
| | 134.5 | 9 | 134 | | 69 | | 0.001 | 0.001 |
| | 110 | 11 | 169 | | 96 | _ | 0.001 | 0.026 |
| | 75 | 16 | 382 | 1 | 022 | | 0.000 | 0.000 |
| | 50 | 24 | 574 | 1 | 534 | | 0.000 | 0.000 |

6.6 OPTICAL MOUSE

The optical mouse is an input-only device that detects the amount and direction of motion of the mouse on a 9-inch by ll-inch reflective pad. The mouse features three command buttons. The mouse communicates to the system through the serial port whose I/O address is determined by the position of the serial switch on the main logic board. The mouse connects to either of the 8-pin connectors on the front of either of the optional display units. The mouse is compatible with Mouse Systems M2.

- 6.6.1 Optical Mouse Kit
 The optical mouse kit, TI Part No. 2536970-0001, includes the following items:
 - * Optical mouse and pad, TI Part No. 2240954-0001
 - * Optical Mouse manual, TI Part No. 2241060-0001
- 6.6.2 Optical Mouse Tabulated Information Tables 6-100 through 6-102 provide tabulated information about the optical mouse.

Table 6-100 Optical Mouse Interface Signals

| Signal | Pin Number | Description | |
|-----------|---------------|---|--|
| GND | 4 | Ground. | |
| +5V | 5 | +5 volts dc. | |
| MOUSEDATA | 6 | Mouse data line. Bit-serial data line that transfers data from the mouse to the main logic board. | |
| GND | 8 | Ground. | |

NOTE:

Pins 1, 2, 3, and 7 are not used by the mouse.

| | | | | | · | | | | |
|------|------------|-------|-------|--|-------|---------|-------|-------|--|
| Byte | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit l | Bit 0 | |
| | | | | , | | | | | |
| 1 | 1 | 0 | 0 | 0 | 0 | ${f L}$ | M | R | |
| 2 | х7 | Х6 | Х5 | X4 | Х3 | X2 | Xl | х0 | |
| 3 | Y 7 | Y6 | Y5 | Y4 | Y3 | Y2 | Yl | Υ0 | |
| 4 | x 7 | Х6 | Х5 | X4 | Х3 | X2 | Xl | х0 | |
| 5 | Y7 | Y6 | Y5 | Y4 | Y3 | Y2 | Yl | ΥO | |

Table 6-101 Mouse Data Format

NOTES:

- 1. L, M, and R represent the reporting bits of the left, middle, and right command buttons, respectively. An activated button produces a zero bit.
- 2. Bytes 2 and 3 are the twos complement of report number n.
- 3. Bytes 4 and 5 are the twos complement of report number n+1.
- 4. X0 and Y0 are the least significant data bits.

Table 6-102 Optical Mouse Performance Specifications

| Characteristic | Specification |
|--------------------------|---------------------------------|
| Movement/data generation | Electro-optical |
| Resolution | 100 lines per inch |
| Data sampling rate | 20 reports per second (minimum) |
| Data rate | 1 200 baud |
| Tracking velocity | 30 inches per second (maximum) |

6.7 80287 NUMERIC COPROCESSOR

The microprocessor and the coprocessor together compose the central processing unit of the BUSINESS-PRO computer. Either a 4-megahertz or an 8-megahertz 80287 coprocessor can be added to the CPU by inserting the coprocessor in the socket provided and setting the jumper plugs at J4 and J5 for the appropriate clock speeds.

NOTE

When installing a coprocessor in the main logic board (TI Part No. 2240843-0001), no jumpers are required. The following information about jumpers J4 and J5 apply only to the main logic board (TI Part No. 2535670-0001).

When installing a coprocessor operating at 4 megahertz, insert a jumper plug between pins 1 and 2 of J4 and insert another at J5. For this operating mode, the coprocessor uses the same system clock as does the CPU. An internal divider in the coprocessor reduces this 12-megahertz clock to a frequency of 4 megahertz.

When installing an 8-megahertz coprocessor, insert the jumper between pins 2 and 3 of J4 and omit the jumper at J5. This configuration supplies an 8-megahertz, 1/3-duty cycle clock to the coprocessor. This clock is not internally divided, so with this configuration, the coprocessor runs at a frequency of 8 megahertz.

Since the coprocessor and the MPU operate in parallel, the MPU can continue to perform other functions while the coprocessor handles mathematical calculations. Both the coprocessor and the MPU decode the special escape instructions in the instruction stream, and the MPU supervises all data transfer operations and instruction execution for the coprocessor.

If the coprocessor is not present, the special escape instructions either have no effect or cause an exception. Therefore, the software should check for the presence of a coprocessor and use the appropriate routines as required. A math coprocessor presence bit is located in the RAM internal to the real-time clock (RTC) chip at bit 1 of address 0014H.

On receiving an instruction, the coprocessor activates its BUSY-signal to notify the MPU that instruction execution is in progress. The processor WAIT instruction then forces the MPU to

wait for the results of the coprocessor calculation before processing other instructions.

If the appropriate coprocessor internal exception mask is not set, the device activates its ERROR- signal on detecting an exception condition. This ERROR- signal generates hardware interrupt 13 and causes the BUSY- signal to the MPU to latch in the busy state. An input/output (I/O) write operation to address 00F0H with D0 through D7 set to zero clears the BUSY- signal. If the coprocessor needs data to complete its calculation, it signals the MPU by activating the processor enable request (PEREQ) line, and the MPU acknowledges the request by activating the processor enable acknowledge (PEACK-) line.

As with the MPU, a system reset operation places the coprocessor in the real address mode from which it can be placed in the protected virtual address mode by an Enter Protected Mode (FSETPM) instruction. Just as with the MPU, the only way to return the coprocessor to the real address mode is to reset the device. The operating system can do this without affecting the MPU or any other circuitry by writing all zeros to data bits DO through D7 at I/O port address OOFIH.

I/O ports 00F8H to 00FFH are reserved for the 80286/80287 interface. To guarantee correct operation of the coprocessor, programs must not perform any I/O operations to these addresses.

Appendix A

System Memory and I/O Maps

This appendix provides general maps of the BUSINESS-PRO memory and I/O addresses. Each table defines the address assignments for both the IBM Personal Computer AT (PC-AT) mode and the TI Professional Computer (TI) mode. Appendixes B and C provide detailed I/O maps for the TI mode and the PC-AT mode, respectively.

Table A-1 Memory Map (Real Mode)

| Address Range (Hexadecimal) | PC-AT Mode | TI Mode |
|--------------------------------|---------------------------|---------------------------|
| 000000-07FFFF | 512-kilobyte RAM | 512-kilobyte RAM |
| 080000-09FFFF | 128-kilobyte RAM | 128-kilobyte RAM |
| 0A0000-0BFFFF | Video display RAM | Option memory |
| 0C0000-0D7FFF | Option memory | Graphics ROM |
| 0D8000-0DDFFF | Option memory | Reserved |
| ODE000-ODFFFF | Option memory | Char memory |
| 0E0000-0EFFFF | Reserved | Reserved |
| 0F0000-0FFFFF | 64-kilobyte system ROM | 64-kilobyte system ROM |

Table A-2 Memory Map (Virtual/Protected Mode)

| Address Range (Hexadecimal) | PC-AT Mode | TI Mode |
|--------------------------------|----------------------------------|----------------------------------|
| 100000-3FFFFF | 3-megabyte memory PWB | 3-megabyte memory PWB |
| 400000-EFFFFF | ll-megabyte memory expansion RAM | ll-megabyte memory expansion RAM |
| F00000-FDFFFF | Reserved | Reserved |
| FE0000-FEFFFF | 64-kilobyte reserved | 64-kilobyte reserved |
| FF0000-FFFFFF | 64-kilobyte system ROM | 64-kilobyte system ROM |

Table A-3 System I/O Maps

| Address (Hex) | PC-AT Mode | TI Mode |
|------------------|-----------------------------------|-----------------------------------|
| 0000 | DMA channel 0* address | Timer port |
| 0001 | DMA channel 0* word count | Printer input port |
| 0002 | DMA channel l* address | Printer data |
| 0003 | DMA channel 1* word count | LEDs and printer output |
| 0004 | DMA channel 2 address | DMA channel 2 address |
| 0005 | DMA channel 2 word count | DMA channel 2 word count |
| 0006 | DMA channel 3 address | DMA channel 3 address |
| 0007 | DMA channel 3 word count | DMA channel 3 word count |
| 8000 | Read status; write command | Read status; write command |
| 0009 | Write request register | Write request register |
| 000A | Write single mask register bit | Write single mask register bit |

^{*} DMA channels 0 and 1 are not accessible in the TI mode.

Table A-3 System I/O Maps (Continued)

| Address | PC-AT Mode | TI Mode |
|---------|---|---|
| 000В | Write mode register | |
| 000C | Clear byte pointer flip-flop | Clear byte pointer flip-flop |
| 000D | Read temporary register; write master clear | Read temporary register; write master clear |
| 000E | Clear mask register | Clear mask register |
| 000F | Write all mask register bits | Write all mask register bits |
| 0010 | Not usable | Not usable |
| 0011 | Not usable | Not usable |
| 0012 | PC-AT or TI mode port | PC-AT or TI mode port |
| 0013 | LED port | Not usable |
| 0014 | Not usable | 8253 counter 0 |
| 0015 | Not usable | 8253 counter 1 |
| 0016 | Not usable | 8253 counter 2 |
| 0017 | Not usable | 8253 control |
| 0018 | Not usable | 8259 interrupt 1 (duplicate) |
| 0019 | Not usable | 8259 interrupt l (duplicate) |
| OOlA | Notusable | Not usable |
| OOlf | | |
| 0020 | 8259 interrupt l | 8259 interrupt l (duplicate) |
| 0021 | 8259 interrupt l | 8259 interrupt l (duplicate) |
| 0022 | Not usable | Not usable |
| 003F | | |

Table A-3 System I/O Maps (Continued)

| Address (Hex) | PC-AT Mode | TI Mode |
|-------------------|------------------------------|------------------------------|
| (nex) | | 11 Mode |
| 0040 | 8254 timer counter 0 | 8254 timer counter 0 |
| 0041 | 8254 timer counter 1 | 8254 timer counter 1 |
| 0042 | 8254 timer counter 2 | 8254 timer counter 2 |
| 0043 | 8254 timer control register | 8254 timer control register |
| 0044 | Not usable | Not usable |
| 005F | | |
| 0060 | Keyboard data | Keyboard data |
| 0061 | Port B | Port B |
| 0062 | Not usable | Not usable |
| 0063 | Not usable | Not usable |
| 0064 | Keyboard status/command port | Keyboard status/command port |
| 0065 0067 | Not usable | Not usable |
| 0068 | Memory control port | Memory control port |
| 0069 | Notusable | Notusable |
| 006F | | |
| 0070 | RTC address port/enable NMI | RTC address port/enable |
| 0071 | RTC data port | RTC data port |
| 0072 | Notusable | Notusable |
| 007F | | |
| 0800 | Diagnostic-checkpoint port | Diagnostic-checkpoint port |

Table A-3 System I/O Maps (Continued)

| Address (Hex) | PC-AT Mode | TI Mode |
|-------------------|---------------------------------------|---------------------------------------|
| 0081 | DMA channel 2diskette (page address) | DMA channel 2diskette (page address) |
| 0082 | DMA channel 3 | DMA channel 3 |
| 0083 | DMA channel l | DMA channel 1 |
| 0084 0086 | Not used | Not used |
| 0087 | DMA channel 0 | DMA channel 0 |
| 8800 | Not used | Not used |
| 0089 | DMA channel 6 | DMA channel 6 |
| A800 | DMA channel 7 | DMA channel 7 |
| 008B | DMA channel 5 | DMA channel 5 |
| 008C 008E | Not used | Not used |
| 008F | Refresh | Refresh |
| 0090 009F | Not usable | Not usable |
| 0A00 | 8259 interrupt 2 | 8259 interrupt 2 |
| OOAl | 8259 interrupt 2 mask register | 8259 interrupt 2 mask register |
| 00A2 00BF | Not usable | Not usable |
| 0000 | Channel 0 base and current address | Channel 0 base and current address |
| 00C2 | Channel 0 base and current word count | Channel 0 base and current word count |

Table A-3 System I/O Maps (Continued)

| Address (Hex) | PC-AT Mode | TI Mode |
|------------------|---|---|
| 00C4 | Channel 1 base and current address | Channel 1 base and current address |
| 00C6 | Channel 1 base and current word count | Channel 1 base and current word count |
| 00C8 | Channel 2 base and current address | Channel 2 base and current address |
| 00CA | Channel 2 base and current word count | Channel 2 base and current word count |
| 00CC | Channel 3 base and current address | Channel 3 base and current address |
| OOCE | Channel 3 base and current word count | Channel 3 base and current word count |
| 00D0 | Read status; write command register | Read status; write command register |
| 00D2 | Write request register | Write request register |
| 00D4 | Write single mask register bit | Write single mask register bit |
| 00D6 | Write mode register | Write mode register |
| 00D8 | Clear byte pointer flip-flop | Clear byte pointer flip-flop |
| 00DA | Read temporary register; write master clear | Read temporary register; write master clear |
| 00DC | Clear mask register | Clear mask register |
| OODE | Write all mask register bits | Write all mask register bits |
| 00E0 | Comm port 1 (TI) | Comm port 1 (TI) |
| 00E7 | | |

Table A-3 System I/O Maps (Continued)

| Address (Hex) | PC-AT Mode | TI Mode |
|-------------------|---|---|
| 00E8 00EF | Comm port 2 (TI) | Comm port 2 (TI) |
| 00F0 | Coprocessor busy latch clear | Coprocessor busy latch clear |
| 00F1 | Reset coprocessor | Reset coprocessor |
| 00F2 | Not usable | Not usable |
| 00F7 | | |
| 00F8 | Coprocessor | Coprocessor |
| OOFF | | |
| 0100 | Not used | Not used |
| OllF | | |
| 0120 | Reserved | Reserved |
| 016F | | 1 |
| 0170 | Fixed disk data register (alternative) | Fixed disk data register (alternative) |
| 0171 | Fixed disk error/write precompensation register | Fixed disk error/write precompensation register |
| 0172 | Fixed disk sector count | Fixed disk sector count |
| 0173 | Fixed disk sector number | Fixed disk sector number |
| 0174 | Fixed disk cylinder low | Fixed disk cylinder low |
| 0175 | Fixed disk cylinder high | Fixed disk cylinder high |
| 0176 | Fixed disk drive/head | Fixed disk drive/head |
| 0177 | Fixed disk status/command register | Fixed disk status/command register |

Table A-3 System I/O Maps (Continued)

| Address (Hex) | PC-AT Mode | TI Mode |
|-------------------|---|---|
| 0178 01EF | Not used | Not used |
| 01F0 | Fixed disk data register | Fixed disk data register |
| OlFl | Fixed disk error/write precompensation register | Fixed disk error/write precompensation register |
| 01F2 | Fixed disk sector count | Fixed disk sector count |
| 01F3 | Fixed disk sector number | Fixed disk sector number |
| OlF4 | Fixed disk cylinder low | Fixed disk cylinder low |
| 01F5 | Fixed disk cylinder high | Fixed disk cylinder high |
| 01F6 | Fixed disk drive/head | Fixed disk drive/head |
| 01F7 | Fixed disk status/command register | Fixed disk status/command register |
| 01F8 01FF | Not used | Not used |
| 0200 0207 | Game I/0 | Game I/O |
| 0,208 | Not used | Not used |
| 021F | | |
| 0220 0227 | Tape drive | Tape drive |
| 0228 0277 | Not used | Not used |
| 0278 027F | Printer port 2 (PC-AT) | Printer port 2 (PC-AT) |

Table A-3 System I/O Maps (Continued)

| Address (Hex) | PC-AT Mode | TI Mode | | |
|------------------|--------------------------------|--------------------------------|--|--|
| 0280 | Not used | Not used | | |
| 02F7 | 1 | | | |
| 02F8 | Serial port 2 (PC-AT) | Serial port 2 (PC-AT) | | |
| 02FF | | | | |
| 0300 | Prototype board | Prototype board | | |
| 031F | | | | |
| 0320 | Not used | Not used | | |
| 036F | 1 | | | |
| 0370 | Alt floppy controller | Alt floppy controller | | |
| 0377 | | | | |
| 0378 | Printer port 1 (PC-AT) | Printer port 1 (PC-AT) | | |
| 037F | | | | |
| 0380 | SDLC, bisynchronous 2 | SDLC, bisynchronous 2 | | |
| 038F | | | | |
| 0390 | Not used | Not used | | |
| 039F | | | | |
| 03A0 | Bisynchronous 1 | Bisynchronous 1 | | |
| 03AF | | | | |
| 03B0 | Monochrome display and printer | Monochrome display and printer | | |
| 03BF | | | | |
| 03C0 | Reserved | Reserved | | |
| 03CF | | | | |

Table A-3 System I/O Maps (Continued)

| Address (Hex) | PC-AT Mode | TI Mode |
|--|--------------------------------|--------------------------------|
| 03D0 | Color/graphics monitor adapter | Color/graphics monitor adapter |
| 03E0 03EF 03F0 03F7 | Not used Floppy controller | Not used Floppy controller |
| 03F8 03FF | Serial port l | Serial port l |
| 0400 7FFF | Duplicate | Duplicate |
| 8000 87FF | Nonvolatile RAM | Nonvolatile RAM |
| 8800 FFFF | Duplicate | Duplicate |

Table A-4 DMA Channel Uses

| Channel | Use |
|---------|--------------------------|
| 0 | Spare |
| 1 | SDLC |
| 2 | Floppy disk |
| 3 | Tape drive |
| 4 | Cascade for controller 1 |
| 5 | Spare |
| 6 | Spare |
| 7 | Spare |

Table A-5 Tape Drive Interrupt and DMA Levels

| Device | Default Interrupt Level | Default DMA Channel | Alternate Interrupt Levels | Alternate DMA Levels | |
|------------|-------------------------------|---------------------------|----------------------------------|----------------------------|--|
| Tape Drive | 3 | 3 | 2,4,5,6,7 | 1,2 | |

NOTES:

Refer to Table A-4 for DMA channel use.

Refer to Table 2-8 for interrupt map.

Table A-6 Configurable Interrupt Levels

| Device | Default Interr PC-AT Mode | |
|--|------------------------------|------------------------|
| TI Mode, RS-232, Serial Port: Configured for Comm l Configured for Comm 2 | 10 11 | 00 01 |
| Main Logic Board, Parallel Port: Configured for Port 1 Configured for Port 2 | 07 05 | 07 and 05 04 and 05 |
| Main Logic Board, Serial Port: Configured for Port 1 Configured for Port 2 | 04 03 | 05 03 |
| NOTE: | | |
| Refer to Table 2-8 for interrupt m | ap. | |

Appendix B

TI Mode I/O Maps

The tables in this appendix provide detailed $\mbox{ I/O}$ maps for the $\mbox{BUSINESS-PRO}$ computer's TI mode.

Table B-l Timer, DMA, and LED Control

| Address (Hex) | Bit | Power-Up State | Description |
|------------------|-------------|-------------------|---------------------------------|
| 0000 | 0 | Low | Speaker timer enable |
| | 1 | Low | Timer l interrupt enable |
| | 2 | Low | Timer 2 interrupt enable |
| | 3 7 | | Not used |
| 0001 | 0 3 | | Not used |
| | 4 | | Printer port busy (active high) |
| | 5 | | Printer paper out (active high) |
| | 6 | | Printer selected (active high) |
| | 7 | | Printer fault (active low) |
| 0002 | 0 7 | | Printer data |
| 0003 | 0 | Low | LED 1 (low=on, high=off) |
| | 1 | Low | LED 2 (low=on, high=off) |
| | 2 | Low | LED 2 (low=on, high=off) |
| | 3 | | Not used |

Table B-1 Timer, DMA, and LED Control (Continued)

| Address (Hex) | Bit | Power-Up State | Description |
|------------------|-------|-------------------|---|
| 0003 (Cc | ntinu | ed) | |
| | 4 | Low | Printer auto-feed (active low) |
| | 5 | Low | Printer strobe (active low) |
| | 6 | Low | Printer initialize (active low) |
| | 7 | Low | Printer interrupt enable (active high) |
| 0004 | | | Channel 2 base and current address |
| 0005 | | | Channel 2 base and current word count |
| 0006 | | | Channel 3 base and current address |
| 0007 | | | Channel 3 base and current word count |
| 8000 | | | Read status, write command register |
| 0009 | | | Write request register |
| 000A | | | Write single mask register bit |
| 000в | | | Write mode register |
| 000C | | | Clear byte pointer flip-flop |
| 000D | | | Read temporary register; write master clear |
| 000E | | | Clear mask register |
| 000F | | · | Write all mask register bits |

Table B-2 Mode Select and Timer

| Address (Hex) | Bit | Power-Up State | Description |
|------------------|-----|-------------------|--|
| 0010 | | | NY 1 1 1 1 |
| 0010 | | | Not usable. |
| 0011 | | | Not usable. |
| 0012 | 0 | Low | PC-AT/TI mode enable (low=PC-AT mode, high=TI mode). |
| | 1 | Low | PC-AT/TI video enable (low=PC-AT mode, high=TI mode). |
| | 2 | Low | When high, this bit allows software to force a parity error by reading a memory location in the 640-kilobyte address range that has previously been loaded with 00H, 55H, AAH, or FFH. |
| | 3 | | Read-only parity error (high byte). |
| | 4 | | Read-only parity error (low byte). Write-only PC-AT video select bit (LSB). |
| | 5 | | Read-only RAM bank parity error code bit 0. Write-only PC-AT video select bit 1. |
| | 6 | | Read-only RAM bank parity error code bit 1. Write-only PC-AT video select bit 2. |
| | 7 | | Read-only RAM bank parity error code bit 2. Write-only PC-AT video select bit (MSB). |
| 0013 | | ı | Not usable. |
| 0014 | | | 8253 counter 0. |
| 0015 | | | 8253 counter 1. |
| 0016 | | | 8253 counter 2. |
| 0017 | | | 8253 control. |

Table B-2 Mode Select and Timer (Continued)

| Address (Hex) | Bit | Power-Up State | Description |
|-------------------|-----|-------------------|---|
| 0018 | | | 8259 interrupt (duplicate). |
| 0019 | | | 8259 interrupt mask register (duplicate). |
| 001A 001F | | | Not usable. |

Table B-3 Interrupt Controller 1

| Address (Hex) | Description |
|-------------------|---|
| 0020 | 8259 interrupt (duplicate). |
| 0021 | 8259 interrupt mask register (duplicate). |
| 0022 003F | Not usable. |

Table B-4 8254-2 Timer

| Address (Hex) | Description |
|------------------|------------------------------|
| 0040 | 8254 timer counter 0. |
| 0041 | 8254 timer counter 1. |
| 0042 | 8254 timer counter 2. |
| 0043 | 8254 timer control register. |
| 0044 | Not usable. |
| 005F | |

Table B-5 8042 Keyboard

| Address (Hex) | Bit | Power-Up State | Description |
|------------------|-----|-------------------|---|
| 0060 | | | Keyboard data register: |
| 0061 | 0 | Low | Gate 2 input to 8254-2 timer. |
| | 1 | Low | Timer 2 output enable (active high). |
| | 2 | High | Parity error enable (active low). |
| | 3 | High | Expansion bus NMI enable (active low). |
| | 4 | | Refresh bit. |
| | 5 | | Timer 2 output. |
| | 6 | | Expansion bus NMI. |
| | 7 | | Parity error. |
| 0062 | | | Not usable. |
| 0063 | | | Not usable. |
| 0064 | | | Keyboard control register read-only status port: |
| | 0 | | Output buffer full. High indicates data is available for reading. |
| | 1 | | Input buffer full. High indicates data has been written into the buffer but has not yet been read by the controller. |
| | 2 | Low | System flag. This bit is defined by the value written into the command byte. |
| | 3 | | Command/data. High indicates data has been written to address 64H (command). Low indicates data has been written to address 60H (data). |

Table B-5 8042 Keyboard (Continued)

| Address (Hex) | | Power-Up State | Description |
|-------------------|--------|-------------------|---|
| 0064 (Co | ontinu | ed) | |
| | 4 | | Inhibit switch. Low indicates all keyboard functions are inhibited. |
| | 5 | | Transmit time-out. High indicates a transmission started by the keyboard controller was not properly completed. |
| | 6 | | Receive time-out. High indicates that a transmission started by the keyboard controller was not properly completed. |
| | 7 | | Parity error. High indicates a parity error. |
| 0064 | | | Write-only command port. System software can use this port to reset the MPU. Refer to Section 2 of this manual for command definitions. |
| 0065 0067 | | | Not usable. |
| 0068 | 0 | Low | Low enables a one-wait-state memory cycle. High enables a zero-wait-state memory cycle. |
| | 1 | Low | Low enables single refreshes. High enables burst refreshes. |
| | 2 | Low | Nonvolatile RAM enable (high disables 2 kilobytes of the nonvolatile RAM). |
| | 3 | Low | Low enables expansion memory. |
| | 4 | Low | Bank select 0. |

Table B-5 8042 Keyboard (Continued)

| Address (Hex) | Bit | Power-Up State | Description |
|------------------|-----|-------------------|---|
| | 5 | Low | Bank select 1. |
| | 6 | Low | Bank select 2. |
| | 7 | Low | High allows incoming data from the parallel printer port of the main logic board. |

Table B-6 Real-Time Clock and NMI Mask

| Address (Hex) | Bit | Power-Up State | Description |
|-------------------|-------------|-------------------|------------------------------|
| 0070 | 0 5 | | Nonvolatile RAM address port |
| | 6 | | Not usable |
| | 7 | High | NMI enabled (active low) |
| 0071 | | | Nonvolatile RAM data port |
| 0072 007F | | | Not usable |

Table B-7 DMA Page Register

| Address | Description |
|-------------------|--|
| 0800 | Diagnostic-checkpoint port. This port is a read/write port in the LS612 page register. |
| 0081 | DMA channel 2 (floppy drive). |
| 0082 | DMA channel 3 (tape drive). |
| 0083 | DMA channel 1 (SDLC). |
| 0084 0086 | Not used. |
| 0087 | DMA channel 0. |
| 0088 | Not used. |
| 0089 | DMA channel 6. |
| 008A | DMA channel 7. |
| 008B | DMA channel 5. |
| 008C 008E | Not used. |
| 008F | Refresh. |
| 0090 | Not usable. |
| 009F | |

Table B-8 Slave Interrupt Controller

| Address (Hex) | Description |
|-------------------|------------------------------|
| 0A00 | 8259 interrupt |
| OOAl | 8259 interrupt mask register |
| 00A2 00BF | Not usable |

Table B-9 DMA Controller 2

| Address (Hex) | Description |
|------------------|---|
| 0000 | Channel 0 base and current address |
| 00C2 | Channel 0 base and current word count |
| 00C4 | Channel 1 base and current address |
| 0006 | Channel 1 base and current word count |
| 00C8 | Channel 2 base and current address |
| 00CA | Channel 2 base and current word count |
| 00CC | Channel 3 base and current address |
| OOCE | Channel 3 base and current word count |
| 00D0 | Read status; write command register |
| 00D2 | Write request register |
| 00D4 | Write single mask register bit |
| 00D6 | Write mode register |
| 00D8 | Clear byte pointer flip-flop |
| 00DA | Read temporary register; write master clear |
| 00DC | Clear mask register |
| OODE | Write all mask register bits |

Table B-10 Communication Ports

| | | | | | |
|-------------------|---------------|-------|-----|-----------------------|--|
| Address (Hex) | | Descr | cip | otion | |
| 00E0 00E3 | Communication | port | 1 | interrupt acknowledge | |
| 00E4 | Communication | port | 1 | channel B command | |
| 00E5 | Communication | port | 1 | channel B data | |
| 00E6 | Communication | port | 1 | channel A command | |
| 00E7 | Communication | port | 1 | channel A data | |
| 00E8 00EB | Communication | port | 2 | interrupt acknowledge | |
| OOEC | Communication | port | 2 | channel B command | |
| OOED | Communication | port | 2 | channel B data | |
| OOEE | Communication | port | 2 | channel A command | |
| 00EF | Communication | port | 2 | channel A data | |

Table B-11 Coprocessor

| Address (Hex) | Bit | Description |
|-------------------|-------------|---|
| 00F0 | 0 7 | Clear-coprocessor busy. Writing 0s to this port clears the latched busy signal. (Activation of the coprocessor error signal during a coprocessor busy condition latches the busy signal.) |
| 00Fl | 0 7 | Coprocessor reset. Writing 0s to this port resets the coprocessor. |
| 00F2 00F7 | | Not usable. |
| 00F8 00FF | · | Reserved. |

NOTE

Addresses 0100H through 011FH are not used. Addresses 0120H through 016FH are reserved.

Table B-12 Alternate Fixed Disk

| Address (Hex) | Bit | Description |
|------------------|-----|--|
| 0170 | | Data register |
| 0171 | | Error register for read accesses; write precompensation for write accesses |
| | 0 | Data address mark not found |
| | 1 | Track 000 error |
| | 2 | Aborted command |
| | 3 | Not used |
| | 4 | ID not found |
| | 5 | Not used |
| | 6 | Data ECC error |
| | 7 | Bad block detected |
| 0172 | | Sector count |
| 0173 | | Sector number |
| 0174 | | Cylinder low |
| 0175 | | Cylinder high |
| 0176 | | Size/drive/head |
| | 0 | Head select 0 |
| | 1 | Head select l |
| | 2 | Head select 2 |
| | 3 | Head select 3 |
| | 4 | Drive l=0; Drive 2=1 |
| | 5 | Sector size (low bit) |
| | | |

Table B-12 Alternate Fixed Disk (Continued)

| Address (Hex) | Bit | Description |
|------------------|-------------|--|
| 0176 | (Continued) | |
| | 6 | Sector size (high bit) |
| | 7 | High=ECC to be enabled |
| 0177 | | Status register for read accesses; command register for write accesses |
| | 0 | Error |
| | 1 | Index pulse from selected drive |
| | 2 | Corrected data |
| | 3 | Data request |
| | 4 | Seek complete from the drive |
| | 5 | Write fault from the drive |
| | 6 | Drive ready from the drive |
| | 7 | Controller busy |

NOTE

Addresses 0178H through 01EFH are not used.

Table B-13 Fixed Disk

| Address (Hex) | Bit | Description |
|----------------------|-----|--|
| 01F0 | | Data register |
| OlFl | | Error register for read accesses; write precompensation for write accesses |
| * | 0 | Data address mark not found |
| | 1 | Track 000 error |
| | 2 | Aborted command |
| | 3 | Not used |
| | 4 | ID not found |
| | 5 | Not used |
| | 6 | Data ECC error |
| | 7 | Bad block detected |
| 01F2 | | Sector count |
| 01F3 | | Sector number |
| 01F4 | | Cylinder low |
| 01F5 | | Cylinder high |
| 01F6 | | Size/drive/head |
| | 0 | Head select 0 |
| | 1 | Head select l |
| | 2 | Head select 2 |
| | 3 | Head select 3 |
| | 4 | Drive l=0; Drive 2=1 |
| | 5 | Sector size (low bit) |

Table B-13 Fixed Disk (Continued)

| Address (Hex) | Bit | Description |
|---------------|-------------|--|
| 01F6 | (Continued) | |
| | 6 | Sector size (high bit) |
| | 7 | High=ECC to be enabled |
| 01F7 | | Status register for read accesses; command register for write accesses |
| | 0 | Error |
| | 1 | Index pulse from selected drive |
| | 2 | Corrected data |
| | 3 | Data request |
| | 4 | Seek complete from the drive |
| | 5 | Write fault from the drive |
| | 6 | Drive ready from the drive |
| | 7 | Controller busy |

NOTE

Addresses 01F8H through 01FFH are not used. Addresses 0200H through 0207H are reserved for game I/O. Addresses 0208H through 0277H are not used.

Table B-14 Parallel Printer Port 2--Option Board

| Address (Hex) | Bit | Description |
|------------------|--------------------|------------------------------------|
| 0278 | | Data latch. |
| 0279 | | Printer status: |
| | 0 2 | Not used. |
| | 3 | Low indicates an error condition. |
| | 4 | Printer selected (active high). |
| | 5 | End of paper (active high). |
| | 6 | Printer acknowledge (active high). |
| | 7 | Printer busy (active low). |
| 027A | | Printer controls: |
| | 0 | Strobe (active high). |
| | 1 | Line feed. |
| | 2 | Initialize printer (active low). |
| | 3 | Printer select (active high). |
| | 4 | Interrupt enable (active high). |
| | 5 7 | Not used. |
| 027B | | Not usable. |
| 027C | | Data latch (duplicate). |
| 027D | | Printer status (duplicate): |
| | 0 2 | Not used. |

Table B-14 Parallel Printer Port 2--Option Board (Continued)

| Address (Hex) | Bit | Description |
|---------------|-------------|-----------------------------------|
| 027D (Cont | inued) | |
| | 3 | Low indicates an error condition. |
| | 4 | Printer selected (active high). |
| | 5 | End of paper (active high). |
| | 6 | Printer acknowledge (active low). |
| | 7 | Printer busy (active low). |
| 027E | | Printer controls (duplicate): |
| | 0 | Strobe (active high). |
| | 1 1 | Line feed. |
| | 2 | Initialize printer (active low). |
| | 3 | Printer select (active high). |
| | 4 | Interrupt enable (active high). |
| | 5 7 | Not used. |
| 027F | | Not usable. |

Addresses 0280H through 02F7H are not used.

Table B-15 Serial Port 2

| Address (Hex) | Bit | Description |
|------------------|-------------|--|
| 02F8 | | Transmit or receive buffer, or least-significant byte of the divisor latch. |
| 02F9 | | Most-significant byte of the divisor latch or interrupt enable register. The following bit definitions apply to the interrupt enable register: |
| | 0 | Enable data-available interrupt. |
| | 1 | Enable transmit holding-register empty interrupt. |
| | 2 | Enable receive line status interrupt. |
| | 3 | Enable modem status interrupt. |
| | 4 7 | Always set to logical 0. |
| 02FA | | Interrupt identification register: |
| | 0 | Interrupt is pending indicator. |
| | 1 2 | These bits identify the highest- priority pending interrupt. |
| | 3 7 | Always set to logical 0. |
| 02FB | | Line control register: |
| | 0 | Word-length-select bit 0. |
| | 1 | Word-length-select bit 1. |
| | 2 | Number of stop bits. |
| | 3 | Parity enable. |

Table B-15 Serial Port 2 (Continued)

| Address (Hex) | Bit | Description |
|------------------|-------------|-------------------------------------|
| 02FB (Con | itinued) | |
| | 4 | Even parity select. |
| | 5 | Stuck parity. |
| | 6 | Set break. |
| | 7 | Divisor-latch-access bit. |
| 02FC | | Modem control register: |
| | 0 | Data terminal ready. |
| | 1 | Request-to-send. |
| | 2 | Output 1. |
| | 3 | Output 2. |
| | 4 | Loop. |
| | 5 7 | Always set to logical 0. |
| 02FD | | Line status register: |
| | 0 | Receive data-ready indicator. |
| | 1 | Overrun error indicator. |
| | 2 | Parity error indicator. |
| | 3 | Framing error indicator. |
| | 4 | Break interrupt indicator. |
| | 5 | Transmitter holding register empty. |
| | 6 | Transmitter shift register empty. |
| | 7 | Always set to logical 0. |

Table B-15 Serial Port 2 (Continued)

| Address (Hex) | | Bit | Description |
|------------------|---|-----|-----------------------------------|
| | - | . * | |
| 02FE | | | Modem status register: |
| | | 0 | Delta clear-to-send. |
| | | 1 | Delta data-set ready. |
| | | 2 | Trailing-edge ring indicator. |
| | | 3 | Delta receive line signal detect. |
| | | 4 | Clear-to-send, |
| | | 5, | Data-set ready. |
| | | 6 | Ring indicator. |
| | | 7 | Receive line signal detect. |
| 02FF | | | Reserved. |

Addresses 0300H through 031FH are reserved for the prototype board. Addresses 0320H through 035FH are not used. Addresses 0360H through 036FH are reserved.

Table B-16 Alternate Floppy Disk Controller

| Address (Hex) | Bit | Description |
|------------------|----------|--|
| | | |
| 0370 | | Not usable |
| 0371 | | Not usable |
| 0372 | | Digital output register: |
| | 0 | Drive select (low bit) |
| | 1 | Drive select (high bit) |
| | 2 | Function reset |
| | 3 | Enable interrupts and DMA |
| | 4 | Enable drive A motor |
| | 5 | Enable drive B motor |
| | 6 | Enable drive C motor |
| | 7 | Enable drive D motor |
| 0373 | | Not usable |
| 0374 | | Status register: |
| | 0 | Drive A busy/seeking |
| | 1 | Drive B busy/seeking |
| | 2 | Drive C busy/seeking |
| | 3 | Drive D busy/seeking |
| | 4 | Diskette-busy command in progress |
| | 5 | NonDMA mode |
| | 6 | Data transfer direction (high=floppy disk to host) |
| | 7 | Master-data-register ready request |

Table B-16 Alternate Floppy Disk Controller (Continued)

| Address (Hex) | Bit | Description |
|------------------|--------------------------|---|
| 0375 | | Floppy disk data register |
| 0376 | | Fixed disk register: |
| | 0 | Reserved |
| | 1 | Enables interrupt |
| | 2 | Hard disk reset |
| | 3 | Head select 3 |
| 0377 | | Diagnostic register: |
| | 0 | Drive select 0 status |
| | 1 | Drive select 1 status |
| | 2 | Head select 0 status |
| | 3 | Head select l status |
| | 4 | Head select 2 status |
| | 5 | Head select 3 or reduced write current status |
| | , · 6 | Write gate status |
| | 7 | Disk change |
| 0377 | | Floppy disk register: |
| | 0 | Mode select (low bit) |
| | , · · · · · 1 · · | Mode select (high bit) |
| | 2 7 | Not used |

Table B-17 Parallel Printer Port 1 -- Option Board

| Address (Hex) | Bit | Description |
|---------------|-------------|-----------------------------------|
| | | |
| 0378 | | Data latch. |
| 0379 | | Printer status: |
| | 0 2 | Not used. |
| | 3 | Low indicates an error condition. |
| | 4 | Printer selected (active high). |
| | 5 | End of paper (active high). |
| | 6 | Printer acknowledge (active low). |
| | 7 | Printer busy (active low). |
| 037A | | Printer controls: |
| | 0 | Strobe (active high). |
| | 1 | Line feed. |
| | 2 | Initialize printer (active low). |
| | 3 | Printer select (active high). |
| | 4 | Interrupt enable (active high). |
| | 5 7 | Not used. |
| 037B | | Not usable. |
| 037C | | Data latch (duplicate). |
| 037D | | Printer status (duplicate): |
| | 0 2 | Not used. |

Table B-17 Parallel Printer Port 1 -- Option Board (Continued)

| Address (Hex) | Bit | Description |
|---------------|-------------|-----------------------------------|
| 037D (Co | ontinued) | |
| | 3 | Low indicates an error condition. |
| | 4 | Printer selected (active high). |
| | 5 | End of paper (active high). |
| | 6 | Printer acknowledge (active low). |
| | 7 | Printer busy (active low). |
| 037E | | Printer controls (duplicate): |
| | 0 | Strobe (active high). |
| | 1 | Line feed. |
| | 2 | Initialize printer (active low). |
| | 3 | Printer select (active high). |
| | 4 | Interrupt enable (active high). |
| | 5 7 | Not used. |
| 037F | | Not usable. |

Table B-18 Bisynchronous 2

| Address | | |
|---------|-----|---|
| (Hex) | Bit | Description |
| 0380 | | 8255A-5 port A: |
| | 0 | Low indicates an interface ring indicator on condition. |
| | 1 | Low indicates an interface data carrier detect on condition. |
| | 2 | An oscillating condition indicates that the transmit clock is active. |
| | 3 | Low indicates an interface clear- to-send <u>on</u> condition. |
| | 4 | An oscillating condition indicates that the receive clock is active. |
| | 5 | High indicates a modem status change. |
| | 6 | High indicates an active timer 2 output. |
| | 7 | High indicates an active timer loutput. |
| 0381 | | 8255A-5 port B: |
| | 0 | Low enables the modem interface data signal rate select. |
| | 1 | Low enables the modem interface select standby. |
| | 2 | Low enables the test function. |
| | 3 | High resets the modem status changed logic. |
| | 4 | High resets the 8273. |
| | 5 | High enables gate timer 2. |
| | 6 | High enables gate timer 1. |
| | 7 | Low enables level 4 interrupt. |

Table B-18 Bisynchronous 2 (Continued)

| Address (Hex) | Bit | Description |
|------------------|-------------|---|
| 0382 | | 8255A-5 port C: |
| | 0 | High enables gating of the internal clock (output). |
| | 1 | High enables gating of the external clock (output). |
| | 2 | High enables the electronic wrap (output). |
| | 3 | Low enables gating of interrupts 3 and 4 (output). |
| | 4 | An oscillating condition indicates receive data (input). |
| | 5 | An oscillating condition indicates timer 0 output (input). |
| | 6 | Low indicates test active (input). |
| | 7 | Not used. |
| 0383 | | 8255 mode set register. |
| 0384 | | 8253 counter 0. |
| 0385 | | 8253 counter 1. |
| 0386 | | 8253 counter 2. |
| 0387 | | 8253 control word (mode register). |
| 0388 | | 8273 read-only status register: |
| | , , 0 | High indicates that the transmit interrupt result is available. |
| | 1 | High indicates that the receive interrupt result is available. |
| | 2 | High enables the transmit interrupt |

Table B-18 Bisynchronous 2 (Continued)

| Address (Hex) | Bit | Description |
|-------------------|------------|---|
| | Continued) | |
| | 3 | High enables the receive interrupt. |
| | 4 | High indicates that the command result buffer is full. |
| | 5 | High indicates that the command parameter buffer is full. |
| | 6 | High indicates that the command buffer is full. |
| | 7 | High indicates a command busy condition. |
| 0388 | | 8273 write-only command register. |
| 0389 | | 8273 parameter/result. |
| 038A | | 8273 transmit interrupt status. |
| 038B | | 8273 receive interrupt status. |
| 038C | | 8273 data. |
| 038D 038F | | Not used. |
| 0.201 | | $oldsymbol{1}$ |

Addresses 0390H through 039FH are not used.

Table B-19 Bisynchronous 1

| Address (Hex) | Bit | Description |
|------------------|-----|--|
| 03A0 | | 8255A-5 port A for bisynchronous control: |
| | 0 | Low indicates an interface ring indicator on condition. |
| | 1 | Low indicates an interface data carrier detect on condition. |
| | .2 | An oscillating condition indicates the transmit clock is active. |
| | 3 | Low indicates an interface clear-to-send on condition. |
| | 4 | An oscillating condition indicates that the receive clock is active. |
| | 5 | High indicates an active transmit ready. |
| | 6 | High indicates an active timer 2 output. |
| | 7 | High indicates an active timer loutput. |
| 03A1 | | 8255A-5 port B for bisynchronous control: |
| | 0 | Low enables the modem interface data signal rate selector. |
| | 1 | Low enables the modem interface select standby. |
| | 2 | Low enables the test function. |
| | 3 | Not used. |
| | 4 | High resets the 8251A. |
| | 5 | High enables gate timer 2. |

Table B-19 Bisynchronous 1 (Continued)

| Address (Hex) | Bit | Description |
|------------------|--------|---|
| 03Al (Cont | inued) | |
| | 6 | High enables gate timer 1. |
| | 7 | High gates timers 1 and 2 to level 4 interrupt. |
| 03A2 | | 8255A-5 port C for bisynchronous control: |
| | 0 | High enables gating of the internal clock (output). |
| | 1 | High enables gating of the external clock (output). |
| | 2 | High enables the electronic wrap (output). |
| | 3 | Low enables timers 1 and 2, interrupt 6, and receive interrupt 3. |
| | 4 | An oscillating condition indicates receive data (input). |
| | 5 | An oscillating condition indicates timer 0 output (input). |
| | 6 | Low indicates test active (input). |
| | 7 | Low enables bisynchronous control. |
| 03A3 | | 8255 mode set register. |
| 03A4 | | Counter 0. |
| 03A5 | | Counter 1. |
| 03A6 | | Counter 2. |

Table B-19 Bisynchronous 1 (Continued)

| Address (Hex) | Bit | Description |
|------------------|--------------------|---|
| 03A7 | | 8253-5 control word (mode register): |
| | 0 | Binary or BCD (binary coded decimal) counting |
| | 1 3 | Mode. |
| | 4 | Read/load. |
| | 5 | Read/load. |
| | 6 | Select counter. |
| | 7 | Select counter. |
| 03A8 | | Data select. |
| 03A9 | | Mode instruction format for BSC: |
| | 0 | Not used (always 0). |
| | · 1 | Not used (always 0). |
| | 2 | Character length bit. |
| | 3 | Character length bit. |
| | 4 | High enables parity. |
| | 5 | High=even parity. |
| | 6 | High indicates that SYNDET is an input. |
| | 7 | Low-double synchronization character. |
| 03A9 | | Command/instruction format for bisynchronous control: |
| | 0 | Transmit enable. |
| | 1 | Data terminal ready. |

Table B-19 Bisynchronous 1 (Continued)

| Address (Hex) | Bit | Description |
|------------------|-------------|-----------------------|
| 03A9 | (Continued) | |
| | 2 | Receive enable. |
| | 3 | Send break character. |
| | 4 | Error reset. |
| | 5 | Request-to-send. |
| | 6 | Internal reset. |
| | 7 | Enter hunt mode. |
| 03AA | | Not usable. |
| 03AF | | |

Table B-20 Monochrome Display and Printer

| Address (Hex) | Bit | Description |
|-------------------|-----|------------------------------------|
| 03B0 03B3 | | Not used |
| 03B4 | | 6845 index register |
| 03B5 | | 6845 data register |
| 03B6 | | Not used |
| 03B7 | | Not used |
| 03B8 | | CRT control port 1: |
| | 0 | High resolution mode (active high) |
| | 1 | Not used |
| | 2 | Not used |

Table B-20 Monochrome Display and Printer (Continued)

| Address (Hex) | Bit | Description |
|------------------|---|-------------------------------------|
| 03B8 (Co | ntinued) | |
| | 3 | Video enable (active high) |
| | 4 | Not used |
| | 5 | Enable blink (active high) |
| | 6 | Not used |
| | 7 | Not used |
| 03B9 | | Reserved |
| 03BA | | CRT status port: |
| | 0 | Horizontal (active high) |
| | 1 | Green dot data |
| | 2 | Blue dot data |
| | 3 · · · · · · · · · · · · · · · · · · · | Black/white video (red dot data) |
| | 4 7 | Not used |
| 03BB | | Reserved |
| 03BC | | Parallel data port |
| 03BD | | Printer status port |
| 03BE | | Printer control port |
| 03BF | | Not used |

Addresses 03C0H through 03CFH are reserved.

Table B-21 Color/Graphics Monitor Adapter

| Address (Hex) | Bit | Description |
|---------------|--------------|--|
| | | |
| 03D0 | | 6845 registers. |
| 03Dl | | 6845 registers. |
| 03D2 | | Not usable. |
| 03D3 | | Not usable. |
| 03D4 | | 6845 index register. |
| 03D5 | | 6845 data register. |
| 03D6 | | Not usable. |
| 03D7 | | Not usable. |
| 03D8 | | Mode select register: |
| | 0 | 80x25 alphanumeric mode. |
| | 1 | Graphics select. |
| | 2 | Black/white select. |
| | 3 | Enable video signal. |
| | 4 | <pre>High-resolution (640x200) black/white mode.</pre> |
| | 5 | Changed background intensity to blink bit. |
| | 6 | Not used. |
| | 7 | Not used. |
| 03D9 | | Color select register: |
| | 0 3 | These bits select the screen border color in the 40x25 alphanumeric mode and the screen background color (CO and Cl) in the medium-resolution (320x200) color/graphics mode. |

Table B-21 Color/Graphics Monitor Adapter (Continued)

| Address (Hex) | Bit | Description |
|------------------|--------------|---|
| 03D9 | (Continued) | |
| | 4 | When high, this bit selects an alternate, intensified color set. For the alphanumeric mode, this bit selects the background colors. |
| | 5 | This bit is used only in the medium-resolution color/graphics mode to select the active screen color set. |
| | 6 | Not usable. |
| | 7 | Not usable. |
| 03DA | | Status register: |
| | 0 | Display enable. |
| | 1 | Light-pen trigger set. |
| | 2 | Light-pen switch made. |
| | 3 | Vertical synchronization. |
| | 4 7 | Not used. |
| 03DB | | Clear light pen latch. |
| 03DC | | Preset light pen latch. |
| 03DD | | Not usable. |
| 03DF | | |

Addresses 03E0H through 03EFH are not used.

Table B-22 Floppy Disk Controller

| Address (Hex) | Bit | Description |
|------------------|---------|--|
| 03F0 | | Not usable |
| 03Fl | | Not usable |
| 03F2 | | Digital ouput register: |
| | 0 | Drive select (low bit) |
| | 1 | Drive select (high bit) |
| | 2 | Function reset |
| | 3 | Enable interrupts and DMA |
| | 4 | Enable drive A motor |
| | 5 | Enable drive B motor |
| | 6 | Enable drive C motor |
| | 7 | Enable drive D motor |
| 03F3 | | Not usable |
| 03F4 | | Status register: |
| | 0 | Drive A busy/seeking |
| | 1 | Drive B busy/seeking |
| | 2 | Drive C busy/seeking |
| | 3 | Drive D busy/seeking |
| | 4 | Disk busy command in progress |
| | 5 | NonDMA mode |
| | 6 | Data transfer direction (high=floppy disk to host) |
| | 7 | Master-data-register ready request |

Table B-22 Floppy Disk Controller (Continued)

| Address (Hex) | Bit | Description |
|------------------|-------------|---|
| 03F5 | | Floppy disk data |
| 03F6 | | Fixed disk register: |
| | 0 | Reserved |
| | 1 | Enables interrupt |
| | 2 | Hard disk reset |
| | 3 | Head select 3 |
| 03F7 | | Diagnostic register: |
| | 0 | Drive select 0 status |
| | 1 | Drive select l status |
| | 2 | Head select 0 status |
| | 3 | Head select l status |
| | 4 | Head select 2 status |
| | 5 | Head select 3 or reduced write current status |
| | 6 | Write gate |
| | 7 | Disk change |
| 03F7 | | Floppy disk register: |
| | 0 | Mode select (low bit) |
| | 1 | Mode select (high bit) |
| | 2 7 | Not used |

Table B-23 Serial Port 1

| Address (Hex) | Bit | Description |
|---------------|--------------------|--|
| 03F8 | | Transmit or receive buffer, or least-significant byte of the divisor latch. |
| 03F9 | | Most-significant byte of the divisor latch or interrupt enable register. The following bit definitions apply to the interrupt enable register: |
| | 0 | Enable data-available interrupt. |
| | 1 | Enable transmit holding-register empty interrupt. |
| | 2 | Enable receive line status interrupt. |
| | 3 | Enable modem status interrupt. |
| | 4 7 | Always set to logical 0. |
| 03FA | | Interrupt identification register: |
| | 0 | Interrupt is pending indicator. |
| | 1 2 | These bits identify the highest-priority pending interrupt. |
| | 3 7 | Always set to logical 0. |
| 03FB | | Line control register: |
| | 0 | Word-length-select bit 0. |
| | · ' 1 | Word-length-select bit 1. |
| | 2 | Number of stop bits. |
| | 3 | Parity enable. |

Table B-23 Serial Port 1 (Continued)

| Address (Hex) | Bit | Description |
|------------------|-------------|-------------------------------------|
| 03FB (Co | ntinued) | |
| | 4 | Even parity select. |
| | 5 | Stuck parity. |
| | 6 | Set break. |
| | 7 | Divisor-latch-access bit. |
| 03FC | | Modem control register: |
| | 0 | Data terminal ready. |
| | 1 | Request-to-send. |
| | 2 | Output 1. |
| | 3 | Output 2. |
| | 4 | Loop. |
| | 5 7 | Always set to logical 0. |
| 03FD | | Line status register. |
| - | 0 | Receive data-ready indicator. |
| | 1 | Overrun error indicator. |
| | 2 | Parity error indicator. |
| | 3 | Framing error indicator. |
| | 4 | Break interrupt indicator. |
| | 5 | Transmitter holding register empty. |
| | 6 | Transmitter shift register empty |
| | 7 | Always set to logical 0. |
| | | |

Table B-23 Serial Port 1 (Continued)

| Address (Hex) | Bit | Description |
|------------------|-----|-----------------------------------|
| O3FE | | Modem status register: |
| | 0 | Delta clear-to-send. |
| | 1 | Delta data-set ready. |
| | 2 | Trailing-edge ring indicator. |
| | 3 | Delta receive line signal detect. |
| | 4 | Clear-to-send. |
| | 5 | Data-set ready. |
| | 6 | Ring indicator. |
| | 7 | Receive line signal detect. |
| 03FF | | Reserved. |
| 0400 | | Duplicate. |
| 7fff | | |
| 8000 | | Nonvolatile RAM. |
| 87FF | | |
| 88FF | | Duplicate. |
| FFFF | | |

| | 1 |
|--|---|
| | 1 |
| | 1 |
| | 1 |
| | 1 |
| | 1 |
| | 1 |
| | 1 |
| | 1 |
| | 1 |
| | 1 |
| | 1 |
| | 1 |
| | 1 |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |

Appendix C

PC-AT Mode I/O Maps

The tables in this appendix provide detailed I/O maps for the BUSINESS-PRO computer's IBM Personal Computer AT (PC-AT) compatible mode.

Table C-1 DMA Controller 1

| Address (Hex) | Description |
|------------------|---------------------------------------|
| 0000 | Channel 0 base and current address |
| 0001 | Channel 0 base and current word count |
| 0002 | Channel 1 base and current address |
| 0003 | Channel 1 base and current word count |
| 0004 | Channel 2 base and current address |
| 0005 | Channel 2 base and current word count |
| 0006 | Channel 3 base and current address |
| 0007 | Channel 3 base and current word count |
| 0008 | Read status, write command register |
| 0009 | Write request register |
| A000 | Write single mask register bit |
| 000B | Write mode register |
| 000C | Clear byte pointer flip-flop |
| 000D | Read temporary register; |
| | write master clear |
| 000E | Clear mask register |
| 000F | Write all mask register bits |

Table C-2 Mode Select and Timer

| Address Power-Up (Hex) Bit State | | | Description | | | |
|----------------------------------|-------------|-----|--|--|--|--|
| 0010 0011 | | | Not usable. | | | |
| 0012 | 0 | Low | Low=PC-AT mode, high=TI mode. | | | |
| | 1 | Low | High=TI compatible video. Low=PC-AT compatible video. | | | |
| | 2 | Low | When high, this bit allows software to force a parity error by reading a memory location in the 640-kilobyte address range that has previously been loaded with 00H, 55H, AAH, or FFH. | | | |
| | 3 | | Read-only high byte parity error. | | | |
| | 4 | | Read-only low byte parity error. Write-only PC-AT video select bit (LSB). | | | |
| | 5 | | Read-only RAM bank parity error code bit 0. Write-only PC-AT video select bit 1. | | | |
| | 6 | | Read-only RAM bank parity error code bit 1. Write-only PC-AT video select bit 2. | | | |
| | 7 | | Read-only RAM bank parity error code bit 2. Write-only PC-AT video select bit (MSB). | | | |
| 0013 | 0 | Low | LED 1 (low=on, high=off). | | | |
| | 1 | Low | LED 2 (low=on, high=off). | | | |
| | 2 | Low | LED 3 (low=on, high=off). | | | |
| | 3 7 | | Not used. | | | |
| 0014 001F | | | Not usable. | | | |

Table C-3 Master Interrupt Controller

| Address (Hex) | Description |
|------------------|------------------------------|
| 0020 | 8259 interrupt |
| 0021 | 8259 interrupt mask register |
| 0022 | Not usable |
| 003F | |
| | Table C-4 8254-2 Timer |
| Address (Hex) | Description |

| Address (Hex) | Description |
|------------------|-----------------------------|
| 0040 | 8254 timer counter 0 |
| 0041 | 8254 timer counter 1 |
| 0042 | 8254 timer counter 2 |
| 0043 | 8254 timer control register |
| 0044 | Not usable |
| 005F | |

Table C-5 8042 Keyboard

| Address (Hex) | Bit | Power-Up State | Description | | |
|------------------|-------------|-------------------|---|--|--|
| 0060 | 0 7 | | Keyboard data register. | | |
| 0061 | 0 | Low | Gate 2 input to 8254-2 timer. | | |
| | 1 | Low | Timer 2 output enable (active high). | | |
| | 2 | High | Parity error enable (active low). | | |
| | 3 | High | Expansion bus NMI enable (active low). | | |
| | 4 | | Refresh bit. | | |
| | 5 | | Timer 2 output. | | |
| | 6 | | Expansion bus NMI. | | |
| | 7 | | Parity error. | | |
| 0062 | | | Not usable. | | |
| 0063 | | | Not usable. | | |
| 0064 | | | Keyboard control register read-only status port: | | |
| | 0 | | Output buffer full. High indicates data is available for reading. | | |
| | 1 | | Input buffer full. High indicates data has been written into the buffer but has not yet been read by the controller. | | |
| | 2 | Low | System flag. This bit is defined by the value written into the command byte. | | |
| | . 3 | | Command/data. High indicates data has been written to address 64H (command). Low indicates data has been written to address 60H (data). | | |
| | 4 | | Inhibit switch. Low indicates all keyboard functions are inhibited. | | |

Table C-5 8042 Keyboard (Continued)

| Address (Hex) Bit | | Power-Up State | Description | | |
|----------------------|-------|-------------------|---|--|--|
| 0064 (| Conti | nued) | | | |
| | 5 | | Transmit time-out. High indicates that a transmission started by the keyboard controller was not properly completed. | | |
| | 6 | | Receive time-out. High indicates that a transmission started by the keyboard controller was not properly completed. | | |
| | 7 | | Parity error. High indicates a parity error. | | |
| 0064 | | | Write-only command port. System software can use this port to reset the MPU. Refer to Section 2 of this manual for command definitions. | | |
| 0065 0067 | | | Not usable. | | |
| 0068 | 0 | Low | Low enables a one-wait-state memory cycle. High enables a zero-wait-state memory cycle. | | |
| | 1 | Low | Low enables single refreshes. High enables burst refreshes. | | |
| | 2 | Low | Nonvolatile RAM enable (high disables 2 kilobytes of the nonvolatile RAM). | | |
| | 3 | Low | Low enables expansion bus memory. | | |
| | 4 | Low | Bank select 0. | | |
| | 5 | Low | Bank select 1. | | |
| | 6 | Low | Bank select 2. | | |
| | 7 | Low | High allows incoming data from the main logic board parallel port. | | |
| 0069 | | | Not usable. | | |
| 006F | | | | | |

Table C-6 Real-Time Clock and NMI Mask

| Address (Hex) | Bit | Power-Up State | Description |
|-------------------|-------------|-------------------|------------------------------|
| 0070 | 0 5 | | Nonvolatile RAM address port |
| | 6 | | Not usable |
| | 7 | High | NMI enabled (active low) |
| 0071 | | | Nonvolatile RAM data port |
| 0072 007F | | | Not usable |

Table C-7 DMA Page Register

| Address (Hex) | Description |
|------------------|--|
| 0080 | Diagnostic-checkpoint port. This port is a read/write port in the LS612 page register. |
| 0081 | DMA channel 2 (floppy drive). |
| 0082 | DMA channel 3 (tape drive). |
| 0083 | DMA channel 1 (SDLC). |
| 0084 | Not used. |
| 0086 | |
| 0087 | DMA channel 0. |
| 0088 | Not used. |
| 0089 | DMA channel 6. |
| 008A | DMA channel 7. |
| 008B | DMA channel 5. |
| 008C | Not used. |
| 008E | |
| 008F | Refresh. |
| 0090 | Not usable. |
| 009F | |

Table C-8 Slave Interrupt Controller

| Address (Hex) | Description |
|-------------------|------------------------------|
| 00A0 | 8259 interrupt |
| 00Al | 8259 interrupt mask register |
| 00A2 00BF | Not usable |

Table C-9 DMA Controller 2

| Address (Hex) | Description |
|------------------|---|
| 00C0 | Channel 0 base and current address |
| 00C2 | Channel 0 base and current word count |
| 00C4 | Channel 1 base and current address |
| 00C6 | Channel 1 base and current word count |
| 00C8 | Channel 2 base and current address |
| OOCA | Channel 2 base and current word count |
| 00CC | Channel 3 base and current address |
| OOCE | Channel 3 base and current word count |
| 00D0 | Read status; write command register |
| 00D2 | Write request register |
| 00D4 | Write single mask register bit |
| 00D6 | Write mode register |
| 00D8 | Clear byte pointer flip-flop |
| OODA | Read temporary register; write master clear |
| OODC | Clear mask register |
| OODE | Write all mask register bits |

Table C-10 Communication Ports

| Addres (Hex) | | ı I | Descrip | tion | |
|-------------------|----------|---------------|---------|-----------|-------------|
| 00E0 00E3 | | Communication | port 1 | interrupt | acknowledge |
| 00E4 | Ŀ | Communication | port 1 | channel B | command |
| 00E5 | ; | Communication | port 1 | channel B | data |
| 00E6 | ; | Communication | port 1 | channel A | command |
| 00E7 | , | Communication | port 1 | channel A | data |
| 00E8 | 3 | Communication | port 2 | interrupt | acknowledge |
| OOE | 3 | | | | |
| 00E0 | | Communication | port 2 | channel B | command |
| OOEI |) | Communication | port 2 | channel B | data |
| 00E | 2 | Communication | port 2 | channel A | command |
| 00E | יק | Communication | port 2 | channel A | data |

Table C-11 Coprocessor

| Address (Hex) | Bit | Description |
|-------------------|--------------|---|
| 00F0 | 0 7 | Clear-coprocessor busy. Writing 0s to this port clears the latched busy signal. (Activation of the coprocessor error signal during a coprocessor busy condition latches the busy signal.) |
| 00F1 | 0 - 7 | Coprocessor reset. Writing Os to this port resets the coprocessor. |
| 00F2 00F7 | | Not usable. |
| 00F8 00FF | | Reserved. |

Addresses 0100H through 011FH are not used. Addresses 0120H through 016FH are reserved.

Table C-12 Alternate Fixed Disk

| Address (Hex) | Bit | Description |
|------------------|-----|--|
| 0170 | | Data register |
| 0171 | | Error register for read accesses; write precompensation for write accesses |
| | 0 | Data address mark not found |
| | 1 | Track 000 error |
| | 2 | Aborted command |
| | 3 | Not used |
| | 4 | ID not found |
| | 5 | Not used |
| | 6 | Data ECC error |
| | 7 | Bad block detected |
| 0172 | | Sector count |
| 0173 | | Sector number |
| 0174 | | Cylinder low |
| 0175 | | Cylinder high |
| 0176 | | Size/drive/head |
| | 0 | Head select 0 |
| | 1 | Head select l |
| | 2 | Head select 2 |
| | 3 | Head select 3 |
| | 4 | Drive l=0; Drive 2=1 |
| | 5 | Sector size (low bit) |

Table C-12 Alternate Fixed Disk (Continued) Address (Hex) Bit Description _____ 0176 (Continued) 6 Sector size (high bit) 7 High=ECC to be enabled 0177 Status register for read accesses; command register for write accesses 0 Error 1 Index pulse from selected drive 2 Corrected data 3 Data request 4 Seek complete from the drive 5 Write fault from the drive 6 Drive ready from the drive 7 Controller busy

Addresses 0178H through 01EFH are not used.

Table C-13 Fixed Disk

| Address (Hex) | Bit | Description |
|------------------|-----|---|
| | | |
| 01F0 | | Data register |
| OlFl | | Error register for read accesses; write precompensation for write accesses. |
| | 0 | Data address mark not found |
| | 1 | Track 000 error |
| | 2 | Aborted command |
| | 3 | Not used |
| | 4 | ID not found |
| | 5 | Not used |
| | 6 | Data ECC error |
| | 7 | Bad block detected |
| 01F2 | | Sector count |
| 01F3 | | Sector number |
| 01F4 | | Cylinder low |
| 01F5 | | Cylinder high |
| 01F6 | | Size/drive/head |
| | 0 | Head select 0 |
| | 1 | Head select l |
| | 2 | Head select 2 |
| | 3 | Head select 3 |
| | 4 | Drive 1=0; Drive 2=1 |
| | 5 | Sector size (low bit) |

| Table C-13 | Fixed | Disk | (Continued) |
|------------|-------|------|-------------|
|------------|-------|------|-------------|

| Address (Hex) | Bit | Description |
|------------------|-------------|--|
| 01F6 | (Continued) | |
| | 6 | Sector size (high bit) |
| | 7 | High=ECC to be enabled |
| Olf7 | | Status register for read accesses; command register for write accesses |
| | 0 | Error |
| | 1 | Index pulse from selected drive |
| | 2 | Corrected data |
| | 3 | Data request |
| | 4 | Seek complete from the drive |
| | 5 | Write fault from the drive |
| | 6 | Drive ready from the drive |
| | 7 | Controller busy |
| | | |

Addresses 01F8H through 01FFH are not used. Addresses 0200H through 0207H are reserved for game I/O. Addresses 0208H through 02F7H are not used.

Table C-14 Parallel Printer Port 2

| Address | | |
|---------|-------------|---|
| (Hex) | B1t | Description |
| 0278 | | Data latch. |
| 0279 | | Printer status: |
| | 0 2 | Not used. |
| | 3 | Low indicates an error condition. |
| | 4 | Printer selected (active high). |
| | 5 | End of paper (active high). |
| | 6 | Printer acknowledge (active low). |
| | 7 | Printer busy (active low). |
| 027A | | Printer controls: |
| | 0 | Strobe (active high). |
| | 1 | Line feed. |
| | 2 | Initialize printer (active low). |
| | 3 | Printer select (active high). |
| | 4 | Interrupt enable (active high). |
| | 5* | Low indicates 128 kilobytes of memory on the main logic board are enabled. (Read-only bit on the main logic board parallel port.) |
| | 6* | High indicates all NMIs are being masked out. (Read-only bit on the main logic board parallel port.) |

NOTE:

Table C-14 Parallel Printer Port 2 (Continued)

| Address (Hex) | Bit | Description |
|------------------|----------|--|
| 027A (Cor | ntinued) | |
| | 7* | High indicates the serial port on the main logic board is located at addresses 03F8H through 03FFH. (Read-only bit on the main logic board parallel port.) |
| 027B | | Not usable. |
| 027C | | Data latch (duplicate). |
| 027D | | Printer status (duplicate): |
| | 0 2 | Not used. |
| | 3 | Low indicates an error condition. |
| | 4 | Printer selected (active high). |
| | 5 | End of paper (active high). |
| | 6 | Printer acknowledge (active low). |
| | 7 | Printer busy (active low). |
| 027E | | Printer controls (duplicate): |
| | 0 | Strobe (active high). |
| | 1 | Line feed. |
| | 2 | Initialize printer (active low). |
| | 3 | Printer select (active high). |
| | 4 | Interrupt enable (active high). |
| | | |

NOTE:

Table C-14 Parallel Printer Port 2 (Continued)

| Low indicates 128 kilobytes of memory on the main logic board are enabled. (Read-only bit on the main logic board parallel port.) High indicates all NMIs are being |
|--|
| memory on the main logic board are enabled. (Read-only bit on the main logic board parallel port.) |
| High indicates all NMIs are being |
| masked out. (Read-only bit on the main logic board parallel port.) |
| High indicates the serial port on the main logic board is located at addresses 03F8H through 03FFH. (Read-only bit on the main logic board parallel port.) |
| Not usable. |
| |
| ŗ |

Addresses 0280H through 02F7H are not used.

Table C-15 Serial Port 2

| Address (Hex) | Bit | Description |
|------------------|--------------------|--|
| 02F8 | | Transmit or receive buffer, or least- significant byte of the divisor latch. |
| 02F9 | | Most-significant byte of the divisor latch or interrupt enable register. The following bit definitions apply to the interrupt enable register: |
| | 0 | Enable data-available interrupt. |
| | , 1 | Enable transmit holding-register empty interrupt. |
| | 2 | Enable receive line status interrupt. |
| | 3 | Enable modem status interrupt. |
| | 4 7 | Always set to logical 0. |
| 02FA | | Interrupt identification register: |
| | 0 | Interrupt is pending indicator. |
| | 1 2 | These bits identify the highest-priority pending interrupt. |
| | 3 7 | Always set to logical 0. |
| 02FB | | Line control register: |
| | 0 | Word-length-select bit 0. |
| | 1 | Word-length-select bit 1. |
| | 2 | Number of stop bits. |
| | 3 | Parity enable. |
| | 4 | Even parity select. |

Table C-15 Serial Port 2 (Continued)

| Address | | |
|---------|------------|-------------------------------------|
| (Hex) | Bit | Description |
| 02FB (| Continued) | |
| | 5 | Stuck parity. |
| | 6 | Set break. |
| | 7 | Divisor-latch-access bit. |
| 02FC | | Modem control register: |
| | 0 | Data terminal ready. |
| | 1 | Request-to-send. |
| | 2 | Output 1. |
| | 3 | Output 2. |
| | 4 | Loop. |
| | 5 | Always set to logical 0. |
| | 7 | |
| 02FD | | Line status register: |
| | 0 | Receive data-ready indicator. |
| | 1 | Overrun error indicator. |
| | 2 | Parity error indicator. |
| | 3 | Framing error indicator. |
| | 4 | Break interrupt indicator. |
| | 5 | Transmitter holding register empty. |
| | 6 | Transmitter shift register empty. |
| | 7 | Always set to logical 0. |

Table C-15 Serial Port 2 (Continued)

| Address (Hex) | Bit | Description |
|------------------|-----|-----------------------------------|
| 02FE | | Modem status register: |
| | 0 | Delta clear-to-send. |
| | . 1 | Delta data-set ready. |
| | 2 | Trailing-edge ring indicator. |
| | 3 | Delta receive line signal detect. |
| | 4 | Clear-to-send. |
| | 5 | Data-set ready. |
| | 6 | Ring indicator. |
| | 7 | Receive line signal detect. |
| 02FF | | Reserved. |

Addresses 0300H through 031FH are reserved for the prototype board. Addresses 0320H through 035FH are not used. Addresses 0360H through 036FH are reserved.

Table C-16 Alternate Floppy Disk Controller

| Address (Hex) | Bit | Description |
|------------------|-----|--|
| | | |
| 0370 | | Not usable |
| 0371 | | Not usable |
| 0372 | | Digital output register: |
| | 0 | Drive select (low bit) |
| | 1 | Drive select (high bit) |
| | 2 | Function reset |
| | 3 | Enable interrupts and DMA |
| | 4 | Enable drive A motor |
| | 5 | Enable drive B motor |
| | 6 | Enable drive C motor |
| | 7 | Enable drive D motor |
| 0373 | | Not usable |
| 0374 | | Status register: |
| | 0 | Drive A busy/seeking |
| | 1 | Drive B busy/seeking |
| | 2 | Drive C busy/seeking |
| | 3 | Drive D busy/seeking |
| | 4 | Diskette-busy command in progress |
| | 5 | NonDMA mode |
| | 6 | Data transfer direction (high=floppy disk to host) |
| | 7 | Master-data-register ready request |

Table C-16 Alternate Floppy Disk Controller (Continued)

| Address (Hex) | Bit | Description | |
|------------------|-----|---|--|
| 0375 | | Floppy disk data register | |
| 0376 | | Fixed disk register: | |
| | 0 | Reserved | |
| | 1 | Enables interrupt | |
| | 2 | Hard disk reset | |
| | 3 | Head select 3 | |
| 0377 | | Diagnostic register: | |
| | 0 | Drive select 0 status | |
| | 1 | Drive select l status | |
| | 2 | Head select 0 status | |
| | 3 | Head select l status | |
| | 4 | Head select 2 status | |
| | 5 | Head select 3 or reduced write current status | |
| | 6 | Write gate status | |
| | 7 | Disk change | |
| 0377 | | Floppy disk register: | |
| | 0 | Mode select (low bit) | |
| | 1 | Mode select (high bit) | |
| | 2 | Not used | |
| | 7 | | |

Table C-17 Parallel Printer Port 1

| Address (Hex) | Bit | Description |
|------------------|-------------|---|
| 0378 | | Data latch. |
| 0379 | | Printer status: |
| | 0 2 | Not used. |
| | 3 | Low indicates an error condition. |
| | 4 | Printer selected (active high). |
| | 5 | End of paper (active high). |
| | 6 | Printer acknowledge (active low). |
| | 7 | Printer busy (active low). |
| 037A | | Printer controls: |
| | 0 | Strobe (active high). |
| | 1 | Line feed. |
| | 2 | Initialize printer (active low). |
| | 3 | Printer select (active high). |
| | 4 | Interrupt enable (active high). |
| | 5* | Low indicates 128 kilobytes of memory on the main logic board are enabled. (Read-only bit on the main logic board parallel port.) |
| | 6* | High indicates all NMIs are being masked out. (Read-only bit on the main logic board parallel port.) |

NOTE:

Table C-17 Parallel Printer Port 1 (Continued)

| Address | Bit | Description |
|---------|--------------------|--|
| 037A | (Continued) | |
| | 7* | High indicates the serial port on the main logic board is located at addresses 03F8H through 03FFH. (Read-only bit on the main logic board parallel port.) |
| 037B | | Not usable. |
| 037C | | Data latch (duplicate). |
| 037D | | Printer status (duplicate): |
| | 0 2 | Not used. |
| | 3 | Low indicates an error condition. |
| | 4 | Printer selected (active high). |
| | 5 | End of paper (active high). |
| | 6 | Printer acknowledge (active low). |
| | 7 | Printer busy (active low). |
| 037E | | Printer controls (duplicate): |
| | 0 | Strobe (active high). |
| | 1 | Line feed. |
| | 2 | Initialize printer (active low). |
| | 3 | Printer select (active high). |
| NOTE: | 4 | Enable interrupt (active high). |

Table C-17 Parallel Printer Port 1 (Continued)

| Address (Hex) | Bit | Description |
|------------------|------------|--|
| 037E (C | Continued) | |
| | 5* | Low indicates 128 kilobytes of memory on the main logic board are enabled. (Read-only bit on the main logic board parallel port.) |
| | 6* | High indicates all NMIs are being masked out. (Read-only bit on the main logic board parallel port.) |
| | 7* | High indicates the serial port on the main logic board is located at addresses 03F8H through 03FFH. (Read-only bit on the main logic board parallel port.) |
| 037F | | Not usable. |
| NOTE: | | |
| *Bits 5 | through 7 | are not used on PC-AT compatible |

Table C-18 Bisynchronous 2

| Address | Di+ | Description |
|---------|-----|---|
| 0380 | | 8255A-5 port A: |
| | 0 | Low indicates an interface ring indicator \underline{on} condition. |
| | 1 | Low indicates an interface data carrier detect on condition. |
| | 2 | An oscillating condition indicates transmit clock is active. |
| | 3 | Low indicates an interface clear-to-send on condition. |
| | 4 | An oscillating condition indicates the receive clock is active. |
| | 5 | High indicates a modem status change. |
| | 6 | High indicates an active timer 2 output. |
| | 7 | High indicates an active timer loutput. |
| 0381 | | 8255A-5 port B: |
| | 0 | Low enables the modem interface data signal rate select. |
| | 1 | Low enables the modem interface select standby. |
| | 2 | Low enables the test function. |
| | 3 | High resets the modem status changed logic. |
| | 4 | High resets the 8273. |
| | 5 | High enables gate timer 2. |
| | 6 | High enables gate timer 1. |
| | 7 | Low enables level 4 interrupt. |
| | | |

Table C-18 Bisynchronous 2 (Continued)

| Address (Hex) | Bit | Description |
|---------------|-----|---|
| (IICX) | | |
| 0382 | | 8255A-5 port C: |
| | 0 | High enables gating of the internal clock (output). |
| | 1 | High enables gating of the external clock (output). |
| | 2 | High enables the electronic wrap (output). |
| | 3 | Low enables gating of interrupts 3 and 4 (output). |
| | 4 | An oscillating condition indicates receive data (input). |
| | 5 | An oscillating condition indicates timer 0 output (input). |
| | 6 | Low indicates test active (input). |
| | 7 | Not used. |
| 0383 | | 8255 mode set register. |
| 0384 | | 8253 counter 0. |
| 0385 | | 8253 counter 1. |
| 0386 | | 8253 counter 2. |
| 0387 | | 8253 mode register. |
| 0388 | | 8273 read-only status register: |
| | 0 | High indicates that the transmit interrupt result is available. |
| | 1 | High indicates that the receive interrupt result is available. |
| | 2 | High enables the transmit interrupt. |

Table C-18 Bisynchronous 2 (Continued)

| Address (Hex) | | Description |
|------------------|-------------|---|
| 0388 | (Continued) | |
| | 3 | High enables the receive interrupt. |
| | 4 | High indicates that the command result buffer is full. |
| | 5 | High indicates that the command parameter buffer is full. |
| | 6 | High indicates that the command buffer is full. |
| | 7 | High indicates a command busy condition. |
| 0388 | | 8273 write-only command register. |
| 0389 | | 8273 parameter/result. |
| 038A | | 8273 transmit interrupt status. |
| 038B | | 8273 receive interrupt status. |
| 038C | | 8273 data. |
| 038D | | Not used. |
| 038F | | |

Addresses 0390H through 039FH are not used.

Table C-19 Bisynchronous 1

| Address (Hex) | Bit | Description |
|------------------|-----|--|
| 03A0 | | 8255A-5 port A for bisynchronous control: |
| | 0 | Low indicates an interface ring indicator on condition. |
| | 1 | Low indicates an interface data carrier detect on condition. |
| | 2 | An oscillating condition indicates the transmit clock is active. |
| | 3 | Low indicates an interface clear- to-send on condition. |
| | 4 | An oscillating condition indicates the receive clock is active. |
| | 5 | High indicates an active transmit ready. |
| | 6 | High indicates an active timer 2 output. |
| | 7 | High indicates an active timer loutput. |
| 03A1 | | 8255A-5 port B for bisynchronous control: |
| | 0 | Low enables the modem interface data signal rate selector. |
| | 1 | Low enables the modem interface select standby. |
| | 2 | Low enables the test function. |
| | 3 | Not used. |
| | 4 | High resets the 8251A. |
| | .5 | High enables gate timer 2. |
| | 6 | High enables gate timer 1. |

Table C-19 Bisynchronous 1 (Continued)

| Address | Bit | Description |
|----------|--------------------|---|
| 03Al (Co | ontinued) | |
| | 7 | High gates timers 1 and 2 to level 4 interrupt. |
| 03A2 | | 8255A-5 port C for bisynchronous control: |
| | 0 | High enables gating of internal clock (output). |
| | 1 | High enables gating of external clock (output). |
| | 2 | High enables the electronic wrap (output). |
| | 3 | Low enables timers 1 and 2, interrupt 6, and receive interrupt 3. |
| | 4 | An oscillating condition indicates receive data (input). |
| | 5 | An oscillating condition indicates timer 0 output (input). |
| | 6 | Low indicates test active (input). |
| | 7 | Low enables bisynchronous control. |
| 03A3 | | 8255 mode initialization. |
| 03A4 | | Counter 0. |
| 03A5 | | Counter 1. |
| 03A6 | | Counter 2. |
| 03A7 | | 8253-5 control word (mode register): |
| | 0 | Binary or BCD (binary coded decimal) counting. |
| | 1 3 | Mode. |

Table C-19 Bisynchronous 1 (Continued)

| Address | Bit | Description |
|----------|-----------|---|
| | | |
| 03A7 (Cc | ontinued) | |
| | 4 | Read/load. |
| | 5 | Read/load. |
| | 6 | Select counter. |
| | 7 | Select counter. |
| 03A8 | | Data select. |
| 03A9 | | Mode instruction format for BSC: |
| | 0 | Not used (always 0). |
| | 1 | Not used (always 0). |
| | 2 | Character length bit. |
| | 3 | Character length bit. |
| | 4 | High enables parity. |
| | 5 | High=even parity. |
| | 6 | High indicates that SYNDET is an input. |
| | 7 | Low-double synchronization character. |
| 03A9 | | Command/instruction format for bisynchronous control: |
| | 0 | Transmit enable. |
| | 1 | Data terminal ready. |
| | 2 | Receive enable. |
| | 3 | Send break character. |
| | 4 | Error reset. |
| | 5 | Request-to-send. |
| | 6 | Internal reset. |
| | | |

Table C-19 Bisynchronous 1 (Continued)

| Address (Hex) | Bit | Description |
|------------------|-------------|------------------|
| 03A9 | (Continued) | Enter hunt mode. |
| 03 A A | , | Not usable. |
| 03AF | | |

Table C-20 Monochrome Display and Printer

| Address (Hex) | Bit | Description |
|------------------|-----|------------------------------------|
| 03в0 | | Not used |
| 03B3 | | |
| 03B4 | | 6845 index register |
| 03B5 | | 6845 data register |
| 03B6 | | Not used |
| 03B7 | | Not used |
| 03B8 | | CRT control port 1: |
| | 0 | High resolution mode (active high) |
| | 1 | Not used |
| | 2 | Not used |
| | 3 | Video enable (active high) |
| | 4 | Not used |
| | 5 | Enable blink (active high) |
| | 6 | Not used |

)

Table C-20 Monochrome Display and Printer (Continued)

| Address (Hex) | | Description |
|------------------|-------------|-------------------------------------|
| 03B8 | (Continued) | |
| | 7 | Not used |
| 03B9 | | Reserved |
| 03BA | | CRT status port: |
| | 0 | Horizontal (active high) |
| | 1 | Green dot data |
| | 2 | Blue dot data |
| | 3 | Black/white video (red dot data) |
| | 4 7 | Not used |
| 03BB | | Reserved |
| 03BC | | Parallel data port |
| 03BD | | Printer status port |
| 03BE | | Printer control port |
| 03BF | | Not used |

Addresses 03C0H through 03CFH are reserved.

Table C-21 Color/Graphics Monitor Adapter

| Address (Hex) | Bit | Description |
|------------------|-------|--|
| 03D0 | | 6845 registers. |
| 03Dl | | 6845 registers. |
| 03D2 | | Not usable. |
| 03D3 | | Not usable. |
| 03D4 | | 6845 index register. |
| 03D5 | | 6845 data register. |
| 03D6 | | Not usable. |
| 03D7 | | Not usable. |
| 03D8 | | Mode select register: |
| | 0 | 80x25 alphanumeric mode. |
| | 1 | Graphics select. |
| | 2 | Black/white select. |
| | , 3 | Enable video signal. |
| | 4 | <pre>High-resolution (640x200) black/white mode.</pre> |
| | 5 | Changed background intensity to blink bit. |
| | 6 | Not used. |
| | 7 | Not used. |
| 03D9 | | Color select register: |
| | 0 3 | These bits select the screen border color in the 40x25 alphanumeric mode and the screen background color (CO and Cl) in the medium-resolution (320x200) color/graphics mode. |

Table C-21 Color/Graphics Monitor Adapter (Continued)

| Address (Hex) | Bit | Description |
|------------------|--------------------|---|
| 03D9 | (Continued) | |
| | 4 | When high, this bit selects an alternate, intensified color set. For the alphanumeric mode, this bit selects the background colors. |
| | 5 | This bit is used only in the medium-resolution color/graphics mode to select the active screen color set. |
| | 6 | Not usable. |
| | 7 | Not usable. |
| 03DA | | Status register: |
| | 0 | Display enable. |
| | 1 | Light pen trigger set. |
| | 2 | Light pen switch made. |
| | 3 | Vertical synchronization. |
| | 4 7 | Not used. |
| 03DB | | Clear light pen latch. |
| 03DC | | Preset light pen latch. |
| 03DD | | Not usable. |
| 03DF | | |

Addresses 03E0H through 03EFH are not used.

Table C-22 Floppy Disk Controller

| Address (Hex) | Bit | Description |
|------------------|-----|--|
| 03F0 | | Not usable |
| | | |
| 03F1 | | Not usable |
| 03F2 | | Digital ouput register: |
| | 0 | Drive select (low bit) |
| | 1 | Drive select (high bit) |
| | 2 | Function reset |
| | 3 | Enable interrupts and DMA |
| | 4 | Enable drive A motor |
| | 5 | Enable drive B motor |
| | 6 | Enable drive C motor |
| | 7 | Enable drive D motor |
| 03F3 | | Not usable |
| 03F4 | | Status register: |
| | 0 | Drive A busy/seeking |
| | 1 | Drive B busy/seeking |
| | 2 | Drive C busy/seeking |
| | 3 | Drive D busy/seeking |
| | 4 | Diskette-busy command in progress |
| | 5 | NonDMA mode |
| | 6 | Data transfer direction (high=floppy disk to host) |
| | 7 | Master-data-register ready request |

Table C-22 Floppy Disk Controller (Continued)

| Address | | |
|---------|-------------|---|
| (Hex) | Bit | Description |
| 03F5 | | Floppy disk data |
| 03F6 | | Fixed disk register: |
| | 0 | Reserved |
| | 1 | Enables interrupt |
| | 2 | Hard disk reset |
| | 3 | Head select 3 |
| 03F7 | | Diagnostic register: |
| | 0 | Drive select 0 status |
| | 1 | Drive select l status |
| | 2 | Head select 0 status |
| | 3 | Head select 1 status |
| | 4 | Head select 2 status |
| | 5 | Head select 3 or reduced write current status |
| | 6 | Write gate status |
| | 7 | Disk change |
| 03F7 | | Floppy disk register: |
| | 0 | Mode select (low bit) |
| | 1 | Mode select (high bit) |
| | 2 7 | Not used |

Table C-23 Serial Port 1

| Address (Hex) | Bit | Description | | | | | | | | |
|------------------|--------------------|--|--|--|--|--|--|--|--|--|
| 03F8 | | Transmit or receive buffer or least- significant byte of the divisor latch. | | | | | | | | |
| 03F9 | | Most-significant byte of the divisor latch or interrupt enable register. The following bit definitions apply to the interrupt enable register: | | | | | | | | |
| | 0 | Enable data-available interrupt. | | | | | | | | |
| | 1 | Enable transmit holding-register empty interrupt. | | | | | | | | |
| | 2 | Enable receive line status interrupt. | | | | | | | | |
| | 3 | Enable modem status interrupt. | | | | | | | | |
| | 4 7 | Always set to logical 0. | | | | | | | | |
| 03FA | | Interrupt identification register: | | | | | | | | |
| | 0 | Interrupt is pending indicator. | | | | | | | | |
| | 1 2 | These bits identify the highest-priority pending interrupt | | | | | | | | |
| | 3 7 | Always set to logical 0. | | | | | | | | |
| 03FB | | Line control register: | | | | | | | | |
| | 0 | Word-length-select bit 0. | | | | | | | | |
| | 1 | Word-length-select bit 1. | | | | | | | | |
| | 2 | Number of stop bits. | | | | | | | | |
| | 3 | Parity enable. | | | | | | | | |
| | 4 | Even parity select. | | | | | | | | |

Table C-23 Serial Port 1 (Continued)

| Address (Hex) | Bit | Description |
|------------------|-------------|-------------------------------------|
| 03FB | (Continued) | |
| | 5 | Stuck parity. |
| | 6 | Set break. |
| | 7 | Divisor-latch-access bit. |
| 03FC | | Modem control register: |
| | 0 | Data terminal ready. |
| | 1 | Request-to-send. |
| | 2 | Output 1. |
| | 3 | Output 2. |
| | 4 | Loop. |
| | 5 7 | Always set to logical 0. |
| 03FD | | Line status register. |
| | 0 | Receive data-ready indicator. |
| | 1 | Overrun error indicator. |
| | 2 | Parity error indicator. |
| | 3 | Framing error indicator. |
| | 4 | Break interrupt indicator. |
| | 5 | Transmitter holding register empty. |
| | 6 | Transmitter shift register empty. |
| | 7 | Always set to logical 0. |

Table C-23 Serial Port 1 (Continued)

| Address (Hex) | Bit | Description |
|------------------|-----|-----------------------------------|
| 03FE | | Modem status register:. |
| | 0 | Delta clear-to-send. |
| | 1 | Delta data-set ready. |
| | 2 | Trailing-edge ring indicator. |
| | . 3 | Delta receive line signal detect. |
| | 4 | Clear-to-send. |
| | 5 | Data-set ready. |
| | 6 | Ring indicator. |
| | 7 | Receive line signal detect. |
| 03FF | | Reserved. |
| 0400 | | Duplicate. |
| 7FFF | | |
| 8000 | | Nonvolatile RAM. |
| 87FF | | |
| 88FF | | Duplicate. |
| FFFF | | |

Appendix D

PAL Programming Information

This appendix tabulates programming information for the various programmable array logic (PAL) devices on the BUSINESS-PRO main logic board. These devices respond to various clocks, control signals, and address information to generate control signals for memory, DMA, and I/O operations.

The following conventions apply to all tables in this appendix:

- When the logical AND of terms from one row is ORed with the logical AND of terms from another row, the output goes low if the result is true.
- * Output signals are listed in the left hand column. Some of these signals are generated by a PAL device only for its own internal use. These signals are indicated by an asterisk (*).
- * The input variables and the device pins where they appear are listed at the top of the columns.

Table D-1 through Table D-12 list the functions of the main logic board PAL devices.

Table D-1 Reset/Ready Control PAL U14 Logic Sheet 5

| | 1 241 | 2 MHZ RE | | 4 MS | | | 7 YR LE | | 9 DY- JR | | HZ- | | RX | Q0 | | RE. | 19 ADY- 12MHZ- |
|--------|-------------|-----------------------|------------------|------------------|-------------|------------------|------------------------|------------------|--------------------|------------------|-----------------------|-------------|---------------|-----------------------|------------------|------------------|-----------------------|
| Q1* | C C | | 0 - - | _ 0 _ | _ _ _ | 0 0 0 | | _ _ _ | _ _ _ | 1 1 - | _ _ _ | 0 0 0 | _ _ _ | 1 1 0 | 1 1 0 | <u>-</u> - | 1 1 - |
| Q0* | C C C | | 0 - - - | - 0 - - | - - - | 0 0 0 | - - - | - - - | _ _ _ | 1 1 - | _, | 0 0 0 | - - - | 1 1 0 | 1 0 1 | - - 1 | 1 1 - |
| XR | C | 1 - | | | | | | | | | _ 0 | _ _ | | _ | | <u>-</u> | 0 |
| RESET | C C | _ | | _ | _ | _ | _ | _ | _ | _ | 0 | _ 0 | _ | _ | _ | | 0 |
| RX-* | 0 0 0 | - - - - - | - - - | - - - | - - - | - - - | 0 0 0 0 | 0 - - - | - 0 - - | 1 1 0 - | | | - 0 0 | _ _ _ _ | - - - | - - - | 0 0 0 1 |
| READY- | 00000 | | - - - - | | 0 - | _ _ _ _ | - - - - 1 | 0 | | 0 0 1 - | - - - - - | | 0 | 0 0 - - - | 1 1 - - | - 0 0 - | 0 0 0 1 - |

Table D-2 Memory and I/O Control PAL U60 Logic Sheet 6

| | 1 12 | 2 MHZ | | 4 Gl | | 6 | 7 6M | 8 HZ | 9 | 13 Q3 | | 15 | 16 Q0 | | |
|------|----------|----------------------------|----------------------------|----------------------------|---------------------------------|----------------------------|----------------------------|-----------------------|--|----------------------------|---------------------------------|---------------------------------|---------------------------------|----------------------------|----------------------------|
| | | ST | | RBO | ST | OP OW | s- | | BR | ON- DY- | Q2 | Q1 | | CEI | MM/IO |
| Ql | 000000 | - - - - - - | - - - - - | - - - - - | - - - - - 0 | - 1 1 0 - - | 1 1 1 0 1 | - - 1 - - | - - - - - | - - - - - | 0 0 1 - - 1 | 0 1 0 - 0 1 | 0 1 0 - - 0 - | - - 1 - 0 | - - - - - - |
| Q2* | 0000000 | - - - - - | - - - - - | - - - - - | - - - - - 0 | - 1 1 - 0 - | 1 1 1 1 0 - | - 1 - 1 - | - - - - - | - - - - - - | 0 0 1 1 - 0 - | 0 1 0 1 - - | - 0 0 0 - - | - - 0 1 - | - - - - - |
| Q3 | 00000 | 0 - 0 - - | - 1 - - - | - 0 - - - | _ _ _ _ _ 0 | - 0 - - | 1 1 1 0 | - 1 1 - | - - - - | - - - 0 | 0 0 - 1 - | 0 0 - 0 - | 0 0 - 0 - | _ _ 1 _ _ _ | - 1 - - |
| Q0* | 00000000 | 0 0 | - 1 - - - - | - 0 - - - - | - - - - - - 0 | - - 0 - | 1 1 1 1 1 0 | - 1 - - - | —————————————————————————————————————— | - - - - - | 0 0 1 - - 1 | 0 0 0 - - 1 - | 0 0 0 1 - 0 0 | - - - 1 1 - | - 1 - - - - |
| CEN- | C C | | | | | | 0 0 1 | 0 | 0 | | 0 1 1 | 0 1 1 | 1 0 0 | 0 - 0 | |

Table D-2. Memory and I/O Control PAL U60 (Continued) Logic Sheet 6

| 1 | . 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 13 | 14 | 15 | 16 | 17 | 19 | |
|---------------|-----|-----------------|------|----|-----------------|----------|-----|-----|-----|----|----|-----|----|------------|--|
| 1 | 2MH | Z- | Gl | Α | | 6M | HZ | | Q3 | | | Q0: | * | | |
| 1 | S | TAT | | ST | OP | 1 | DA | TAC | ON- | 02 | * | T | CE | 1 — | |
| l | Ĩ | Т | URBO | | OW | s- | - 1 | | DY- | Ĩ | 01 | | 1 | MM/IO | |
| | l | Ī | | | Ĭ | <u> </u> | | Ī | Ī | | Ī | | | | |
| - | | . . | '_ | | . _ | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| _ | , _ | | | | _ | | | _ | | Λ | _ | - | | | |
| | _ | | | | | | | | | U | | | | | |

| CONALE | С | _ | | _ | _ | - | _ | - | _ | | 0 | _ | | _ | |
|---------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | С | _ | - | - | _ | _ | _ | _ | _ | - | 1 | 0 | - | - | - |
| | С | _ | | _ | | _ | 0 | - | | - | 1 | 1 | _ | - | _ |
| | C | | _ | _ | _ | _ | 1 | - | _ | | 1 | 1 | _ | 1 | _ |
| | | | | | | | | | | | | | | | |
| MASKOWS | С | _ | _ | | _ | • | _ | 1 | - | _ | | - | _ | 1 | _ |

Table D-3 I/O Decode Logic PAL U54

Logic Sheet 9

| | 1 DMA1 | | 3 lCS- PPICS | 4 TI/II S- | 5 BM PDMA | | 7 PDMA: | 8 2 PDMA | 9 l PDMA(| 11 |
|----------|-------------|---|--------------------|----------------------------|-----------------|-------------|------------------|----------------|-----------------|----|
| XDMA1CS- | 0 0 0 | | | 0 1 1 | 0 0 0 | - 0 1 | _ _ 1 _ | _ _ _ | | |
| PRTO- | 0 | | | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| PRT3- | 0 0 | _ | _ | 1 0 | 0 1 | 0 | 0 0 | 1 1 | 1 1 | 0 |
| PRT12- | 0 | _ | | | 1 | 0 | 0 | 1 | 0 | 0 |
| 53CS- | 0 | _ | | 1 | 1 | 0 | 1 | | _ | _ |
| INT1- | _ 0 | 0 | | 1 | 1 | _ _ 1 | _ 0 | _ O | _ | |
| 42CS- | _ | _ | 0 | _ | 0 | 0 | _ | _ | 0 | |
| 42C/D- | | | 0 | | 0 | 0 | 0 | | 0 | |

Table D-4 I/O Decode Logic PAL U55 Logic Sheet 9

| | PPIC: | 2 S- CS28 | 3 7- PDMA | 4 PDMA: 4 | 5 3 PDMA(| 6 IOR- | 7 IOW- | 8 ADD | 9 INTA- | 11 CSNVRAM |
|-----------|-------------|-----------------|-----------------|-----------------|-----------------|-------------|-----------|----------|-------------|---------------|
| PRT61- | 0 0 | _ | 0 0 | 0 0 | 1 1 | 0 | _ 0 | | _ | 0 |
| PRT70- | 0 | | 1 | | 0 | | 0 | _ | _ | _ |
| PRT71- | 0 0 | _ | 1 1 | _ | 1 1 | | _ 0 | _ | _ | 0 |
| PRT68- | 0 0 | | 0 0 | 1 | 0 0 | 0 | _ 0 | _ | _ | 0 |
| DATA8DIR- | _ _ _ | _ 1 _ | _ _ _ | | - - | - 0 0 | | 1 - | 0 - - | - - 1 |
| RST287- | | 0 | 1 | 0 | 1 | | 0 | | _ | |
| NPCS- | _ | 0 | 1 | 1 | _ | | | _ | 1 | 0 |
| BUSYCLR- | | 0 | 1 | 0 | 0 | _ | 0 | | _ | _ |

Table D-5 I/O Decode Logic PAL U56 Logic Sheet 9

| | I INT | | 3 /IO FS) | 4 IO1 XS16+ | AE | 6 Nl- AEN | 7 CS1 12- | 8 NVRAN SIC | 9 1 DWC- MEN | | 13 1W- PDM | 14 IBHE- PDN | - | 16 EN- Q1 | |
|----------|-----------------------|-----------------------|----------------------------|---------------------------|-----------------------|-----------------------|--------------------------|-----------------------|----------------------------|----------------------------|-----------------------|------------------------|------------------|-----------------|--------|
| DIR245 | - - - | _ _ 0 | - - - | - - | 1 0 1 | 1 - 1 | - - - | - - 0 | _ 0 _ | 0 - - | 0 - 0 | | _ _ _ _ | - - | |
| GATE245- | - 1 1 1 - | - 0 0 0 - | 0 0 - - 1 1 | 1 - - - - | 1 1 1 0 0 | 1 1 1 - - | - 0 1 - - | - - 0 1 - | 0 - - - - 0 | - 0 - - - 0 | 0 0 0 0 0 | 1 1 1 - - | _ · | — · | |
| ENDCYC- | _ | 0 | 1 | 0 | | | 0 | | | | | | | 1 | |
| DATA01 | - 1 1 | 1 0 0 | 0 - - | _ 1 _ | 1 1 1 | 1 1 1 | - - 1 | - - - | - - - | - - - | 0 0 | 0 0 0 | _ _ _ | _ _ _ | · . |
| DMAEN- | <u> </u> | _ | - - | _ | 0 | _ 0 | _ _ | _ | _ | ·_ | | _ | _ | - | |
| PDMBHE- | | | _ _ _ | _ | 0 | _ 0 | | | | | _ | 1 | _ | | NOTE 1 |
| PDMA0 | | | | | | 0 | | | | | | | | · | NOTE 2 |

NOTES:

- 1. PDMBHE- is an output only when DMAEN- is low.
- 2. PDMA0 is an output only when AEN2- is low.

Table D-6 Serial/Parallel Port Decode PAL U85 Logic Sheet 15

| | 1 | 2 /TD | З м | 4 DD | 5 м х о | 6 | 7 | 8 M 2 6 | 9 | | | | 15 PDI | | | 18 PARSTAT |
|---------|------------------|-------------|------------------|-----------------------|-------------------|------------------|-----------------------|-------------|------------------|------------------|-----------------------|------------------|------------------|-------------|------------------|-----------------------|
| | 1 - | | MPl | | DMA9 PDMA8 | | | | | | | | | | | |
| | | | | MPl | | | ма7 | | | MÀ4 | | | MÅl | | | RCNTL |
| PARDAT- | 0 0 1 | 1 0 - | _ _ _ | 1 1 0 | 1 0 0 | 0 0 0 | 1 1 0 | 1 1 0 | 1 1 0 | 1 1 0 | - - 0 | 0 0 1 | 0 0 0 | _ _ _ | - - - | _ _ _ |
| PARSTAT | 0 0 1 | 1 0 - | | 1 1 0 | 1 0 0 | 0 0 0 | 1 1 0 | 1 1 0 | 1 1 0 | 1 1 0 | _ _ _ 0 | 0 0 0 | 1 1 1 | | _ _ _ | - - - |
| PARCNTL | 0 0 1 | 1 0 - | | 1 1 0 | 1 0 0 | 0 0 0 | 1 1 0 | 1 1 0 | 1 1 0 | 1 1 0 | _ _ 0 | 1 1 1 | 0 0 1 | _ | | _ _ _ |
| SEREN- | _ | _ | 1 | 1 1 | 1 | 1 1 | 1 1 | 1 1 | 1 1 | 1 1 | _ _ | _ | _ _ | _ | | _ _ |
| PTREN- | - - - - | | - 1 0 - | - 1 1 - - | - 1 0 - | - 1 1 - | _ 1 1 - - | 1 1 - | - 1 1 - | - 1 1 - | _ _ _ _ _ | - - - - | - - - - | 0 | - - 0 - | _ _ _ _ 0 |

Table D-7 CPU Data Bus Control PAL U92

Logic Sheet 12

| | 1 241 | 2 MHZ 12 | 3 MHZ 6M | | 5 A- MA | | 7 XL HE- | | | 12 YM HE- EN | SO | 15 K CDI | 16 CD H- | 17 IR J/I | 18 M* CM/ | 19 YMDIR AO |
|------|----------|---------------------------------|-----------------------|---------------------------------|----------------------------|---------------------------------|---|----------------------------|----------------------------|----------------------------|---------------------------------|----------------------------------|--|----------------------------|--------------------------------------|---------------------------------|
| CDH- | 0000000 | 0 0 0 0 0 1 1 | 0 0 0 1 - | 1 1 - - - 0 | - ; | - - - - - - 0 | - · · · · · · · · · · · · · · · · · · · | 1 1 1 1 - | 1 1 1 1 1 1 | - 0 1 - - - | 0 0 0 0 0 0 | - , - , - , - , 0 ,- | —————————————————————————————————————— | - 0 0 0 1 1 | - - - - - - | 0 - 1 - - - - |
| CDL- | 00000000 | 0 0 0 0 1 1 | 0 0 0 1 - | 1 1 - - - - 0 | - - - - - - | - - - - - - | 1 1 1 1 1 - | - - - - - - | 1 1 1 1 1 1 | - 0 1 - - - | 0 0 0 0 0 0 0 | - - - - - 0 | - - - - - - | - 0 0 0 1 | - - - - - - - 0 | 0 - 1 |
| CDIR | | 0 0 0 1 | 0 0 1 - | 1 - - - | | | | | 1 1 1 1 | 1 - - - | 0 0 0 0 0 | | - 0 0 0 | - - - - 0 | | 0 1 - - |
| J/M* | 00000 | 0 0 0 0 1 | 0 0 0 1 - | 1 - - - | | - - - - | | | 1 1 1 1 1 | - 0 1 - - | 0 0 0 0 0 | | | - 0 0 0 | | 0 - 1 - - 1 |

Table D-8 Refresh Arbiter PAL Ul01 Logic Sheet 19

| | 1 CK | 2 2 RS | | 4 RF | 5 B AE | 6 N- | 7 DR(| 8 Q RF | 9 'Q- | 15 | | 17 FQ* Q0 | 18 * | |
|--------|----------|---------------------------------|----------------------------|----------------------------|--|----------------------------|----------------------------|---------------------------------|----------------------------|----------------------------|----------------------------|---------------------------------|----------------------------|--------------------------------------|
| | | | LK | - | | HO | LDA | | FH | | RQ* | | Q1 | * LHLDA* |
| LHLDA* | С | | | | _ | 0 | _ | | | | | _ | | |
| Q1* | CCCC | 1 1 1 | | _ _ _ | - - - - | - - - | - - - | - - - | - - - | _ 1 _ 1 | - 1 - | 1 0 1 | 1 0 0 0 | 0 - 0 0 |
| Q0* | C C C C | 1 1 1 1 | - - - - | _ _ _ _ | - - - - | - - - - | - - - - | | - - - - | - 1 - 1 | 0 1 - 1 | 1 1 0 0 | 1 0 0 1 1 | 0 1 1 - |
| XRFQ* | 00000000 | - - - - - - 0 | - 0 - 0 - - | - - - 0 - | —————————————————————————————————————— | - - - - - - | - - - - - | 1 | - - - - - - | 1 | - - - - 0 0 | 1 1 0 1 0 - 0 | 1 1 0 0 1 0 | - - 0 - - - |
| XDRQ* | 0000000 | - 1 - - - - 0 | - 0 0 - - | - - - - - - | - - - - 1 - | - - - - - | 0 0 | - - - - - - - | - - - - - | - - - - 0 0 | 1 | 0 1 0 1 0 - | 0 1 0 0 1 1 | - 0 - 0 - - - - |
| DAK | 000000 | - - - - - 0 | | - - - - - - | | - - - - - - | - - - - - - | | - - - - - - | 0 | 0 1 1 - - | 0 1 0 1 1 0 - | 1 0 1 0 1 0 | - 1 - 0 - - - |

Table D-8. Refresh Arbiter PAL Ul01 (Continued)

Logic Sheet 19

| | l CK | 2 2 RS | 3 T- | 4 RF | 5 B AE | 6 N- | 7 DR | 8 Q RF | 9 'O- | 15 | 16 XRI | 17 FQ* Q0 | | 19 |
|------|---------|----------------------------|------------------|-------------|--------------|---------|-------------|--------------|-----------------------|-----------------------|----------------------------|-----------------------|-----------------------|----------------------------|
| | | | LK | - | | | LDA | | FH | | RQ* | | Q1 | * LHLDA* |
| RAK- | C | 1 1 | | | _ | | | _ | | 0 | 1 1 | 1 | 0 1 | 1 |
| HOLD | 00000 | - - - - - 0 | _ _ _ _ | | | | | | 1 1 1 1 1 | 0 0 0 - - | - 0 0 - 0 - | 0 1 0 1 1 | 0 0 1 1 - | - 0 - 1 0 - |

Table D-9 Refresh Sequence Control PAL U102 Logic Sheet 19

| | 1 241 | | $\mathbf{T}-$ | 4 SOI CK- | MS | 1 | ΟU | T1/ 54 | 9 8 OUT: DB | REI | FDE' LRI | | DR. | AK- DO | * | X2 |
|--------|-------------|-------------|---------------|------------------|-------------|-------------|-----------------|-------------|--------------------------|------------------|-------------|-------------|------------------|-------------|-------------|-------------|
| DO14* | C | | | | | | 0 | | _ | _ | _ | | | | | |
| DO1* | С | | | | | | | 0 | | _ | _ | _ | _ | | | |
| LRFQ- | C C | - - 1 | _ _ _ | _ _ _ | <u>-</u> | | _ 0 _ | 0 - - | 0 1 - | - - - | _ _ 0 | - - - | _ | - 1 - | 1 - - | 1 1 1 |
| DRAK-* | C | <u></u> | | | | 0 | | | | | | | | | | |
| REFDET | C C C | - - 0 | - - - | - - - - | - - - | 0 1 - | - - - | - - - | - - - | 1 0 0 - | - - - | - - - | 1 - 0 - | _ _ _ | - - - | - - - |
| LK-* | C C | 1 1 | | 1 | 1 _ | | | | _ | | | 0 | _ | | | |
| GLOCK- | C C C | | 0 | | | | - - - | | | | | 0 - - | _ _ _ _ | | | |

Table D-10 Dual-Mode Refresh Generator PAL Ul04 Logic Sheet 19

| | 1 241 | 2 MHZ 12: | 3 B MHZ 6M | | | 6 IT- RA | | 8 O DB | 9 ID: | 12 CK LE | 13 590 RFI | 14 BUS X2 | Хl | 16 Q0 | 17 * Ol | Q2 | |
|-----|--------------|---------------------------------|--------------------------------------|---------------------------------|---------------------------------|--------------------------------------|----------------------------|----------------------------|----------------------------|---------------------------------|----------------------------|----------------------------|---------------------------------|----------------------------|----------------------------|----------------------------|--|
| Q2* | | 0 1 1 1 1 | - 1 0 0 0 | | | | | | 0 0 0 0 0 | - - - - - | | | | - 1 1 0 | - - 1 0 1 | 0 0 1 0 0 | |
| Q1* | 000000 | 0 1 1 1 1 | - 1 0 0 0 0 | - - - - - | - - - - - | - 0 - - - 0 | - - - - - 1 | - - - 0 1 | 0 0 0 0 0 | - - - - - - - | | - - - - - | | - 1 1 0 0 | 0 0 1 1 0 0 | - 1 0 1 1 | |
| Q0* | 0000000 | 0 1 1 1 1 | - 1 0 0 0 0 | - - - - - | - - 0 - - | - - - - - - - - | - - - - - 0 | - - - - 1 | 0 0 0 0 0 | - - - - - | | - - - - - | | 0 0 1 0 1 0 | - 0 1 1 0 | - 0 0 0 1 | |
| xl | 0000000 | 0 1 1 1 1 1 | - 1 0 0 0 0 0 | - - - - - - - | - - - - - - - | - 0 - - - | - - - - - - | - - - - - - | 0 0 0 0 0 | - - - - - - | - - - - - - | - - - - - - | 0 0 0 - - 0 0 | - 1 0 1 0 - | - 1 1 0 1 | - - 1 0 0 | |
| X2 | 0000000 | 0 1 1 1 1 1 1 | - 1 0 0 0 0 0 0 | | - - - - - - | - 0 - - - | 0 | - - 1 - - - | 0 0 0 0 0 0 | - - - - - - - | - - - - - - | 0 0 - 0 0 0 | | - 1 0 1 - 1 | - 1 0 0 1 0 | - 1 1 0 0 1 | |

Table D-10. Dual-Mode Refresh Generator PAL Ul04 (Continued) Logic Sheet 19

| | 1 241 | 2 MHZ: 12 | 3 B MHZ 6MI | 4 SR: HZ | | 6 IT- RA | • | 8 O DB | 9 ID | CK! | 590 | 14 BUS X2 | 15 X1 Y | 16 Q0 | 17 Q1 | 18 Q2 | 19 PRESET |
|--------|--------------|------------------|----------------------|-------------------------|-------------|-----------------------|-------------|------------------|------------------|-------------|-----------------------|---------------------|------------------|------------------|-------------|------------------|-----------------------|
| RFBUSY | 0000 | 0 1 1 1 | - 1 0 0 | | | - - - - 0 | | - - 0 1 | 0 0 0 0 | | 0 0 - - 0 | - - - - | - - - - | - - 0 0 | 0 0 | - - 1 1 | - - - - - |
| CK590 | C C C | 0 1 1 | - 1 0 | _ _ _ | _ _ _ | | _ _ _ | _ _ _ | 0 0 0 | 0 0 - | - - - | - - - | | - - 1 | - - 1 | _ _ 0 | _ _ _ |
| PRESET | CCC | 0 0 0 1 | - 1 0 - | 0 0 - - | - - - | _ _ _ _ | - - - | - - - | 1 0 0 - | - - - | - - - | - - - | - - - | | _ _ _ | - - - | - - 0 0 |

Table D-ll Main Memory Control PAL Ull9 Logic Sheet 22

| | CK: | 2 2 RO- | 3 - WO- | 4 MD - | | 6 E- A0 | 7 RS | 8 T DX | 9 C- FR | וות | 15 M-* LE | 16 N XC2 | | |
|-------|-------------|---------------|---------------|----------------|--------------|-------------------|------------------|------------------|-------------------|-------------|-----------------|--------------------|-------------|---------------|
| D1M-* | C | 0 - | 0 | | <u>-</u> ' | <u>-</u> | | . <u>-</u> | <u>-</u> | _ | _ | _ | _ | <u>-</u> |
| DlC-* | C C | 0 | 1 | . - | | ; | 0 | | <u>-</u> | _ | _ | <u>-</u> | _ | |
| MUX | C C C | 0 - | _ 0 _ | | | _ _ _ | | | | _ _ O | _ _ _ | | _ _ _ | |
| XCAS- | CCCC | 0 1 - | 1 0 - | | | | 0 0 0 0 | | 0 0 0 | | | - - - 0 | | |
| 373EN | C C C | 0 1 - | 1 0 - | | | | 0 0 0 0 | - - - 0 | | | | | | 0 |
| WE- | C C C | 1 - - | 0 - - | 1 1 | | | 0 0 0 | _ _ 0 | | | _ _ _ | _ _ _ | | |
| MDH- | C | | | _ _0 | _ _0 | | 0 0 | _ | | | _ _0 | _ | 0 | |
| MDL- | C C | | | _ _ 0 | | 0 | 0 | | | *** | 0 | | 0 - | |

Table D-12 Parity Control PAL U124 Logic Sheet 20

| | 2 G1 | | DC- | DA | K PK | EN- | 8 XC | AS- RS | T- | L6 | 4KS | EL- | PC | | |
|----------|---------|---|-----------------------|------------------|---------|-----|-----------------------|-----------------------|----|-----------------------|--------|-----|--------|------------------------------|-------------|
| L64KSEL- | | | 0 - 0 0 0 | 0 0 1 - | | | 1 0 - - 1 | 1 1 1 1 1 | | - 0 - 0 1 | | | _ | NOTE NOTE NOTE NOTE | 1 1 1 |
| DUMY* | _ | _ | _ | _ | _ | | | 1 | _ | | | 1 | 1 | NOTE | 2 |
| РОН | _ | _ | | _ | _ | | | | 0 | | | _ | | NOTE | 3 |
| POL | | | | | | - | _ | | 0 | | | _ | _ | NOTE | 3 |
| PK | 0 | 0 | | 0 | 0 | 1 | | l | | | 0 - | | | | |

NOTES:

- 1. L64KSEL- is an output only when RST- is high.
- 2. DUMY is an output only when RST- is low.
- 3. POH and POL are outputs only when WE- is low and RST- is high.

| | 1 |
|---|-------|
| | 1 |
| | 1 |
| | 1 |
| | 1 1 1 |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| • | |
| | |
| | |

Appendix E

System Logic Diagrams

E.1 MAIN LOGIC BOARD LOGIC DIAGRAMS


The first part of this appendix contains the logic diagrams for the main logic board, drawing number 2240842 (26 sheets). The following list of the various logic circuits indicates the logic diagram sheet on which the circuits are located:


- * Processor logic -- sheet 3
- * System ROM and reset logic -- sheet 4
- * System clocks -- sheet 5
- * Coprocessor logic -- sheet 6
- * Reset and nonmaskable interrupt logic -- sheet 7
- * Interrupt controllers -- sheet 8
- * Decode logic -- sheet 9
- * Ports decode logic -- sheet 10
- * Real-time clock -- sheet ll
- * Data bus control and internal data ports -- sheet 12
- * Bus latches -- sheet 13
- * Keyboard and mouse interface -- sheet 14
- * Printer logic -- sheet 15
- * DMA controller -- sheet 17
- * DMA/refresh arbiter and refresh controller -- sheet 19
- * Parity error logic -- sheet 20
- * 640K memory decode and buffers -- sheet 21
- * DRAM control sequencer -- sheet 22

- * DRAM bank decode and address multiplexer -- sheet 23
- * DRAM bank 0 -- sheet 24
- * DRAM bank 1 -- sheet 25
- * Expansion bus interface -- sheet 26


E.2 OTHER BUSINESS-PRO LOGIC DIAGRAMS Other logic diagrams contained in this appendix are as follows:


| Diagram Number | r Subject | Sheets |
|----------------|-------------------------------------|----------------|
| 2240841 | CPU Printed Wiring Board | 2 |
| 2240845 | Bus Interface Connector Board | 6 |
| 2240849 | Vertical Board | 2 |
| 2240921 | Floppy Disk Controller Board | 10 |
| 2240924 | Winchester Disk Controller Board | 13 |
| 2240927 | 3 Megabyte Expansion Board | 7 |
| 2240930 | 256 X 9 DRAM Expansion Card | 3 |
| 2240933 | Communication Board | 3 |
| 2240936 | Alpha Graphics Video Board | 9 |
| 2223011 | Alpha CRT Controller | 3 2 2 2 |
| 2240939 | Dual Mode Video Board | 6 |
| 2540317 | PC-AT Mode II CRT Controller (To Be | Supplied) |
| | System Interconnect Diagram (To Be | Supplied) |








E-4






















E-11


















2241092-0001


E-17
















































| | | | | · |
|--|--|---|--|--|
| EDGE CON GND 2 RESET 4 +5U 6 IR09 8 -5U 10 DR02 12 -12U 14 DWS 16 -12U 14 DWS 16 -12U 18 GND 20 ISWALL GND 20 ISWALL GND 20 ISWALL GND 20 ISWALL I | EDGE CON GND 2 RESET 4 +50 6 IR09 8 -50 10 BR02 12 -120 14 BNS 16 -120 14 BNS 16 -120 18 H17 XD0 GND 20 IMHIT- LMHTC- 22 LMRDC- 24 IMHIC- 24 IMHIC- 24 IMHIC- 25 IMROS 32 BNGS 33 BN | +5U 6 IR09 8 -5U 10 DR02 12 -12U 14 0HS 16 +12U 18 GND 20 LMHTC- 22 LMRDC- 24 IOHC- 26 IORC- 28 DACK3- 30 DRQ3 32 DACK1- 34 DRQ1 36 RFSH- 38 GMHZ- 40 IR07 42 IR06 44 IR05 46 IR04 48 IR03 50 DACK2- 52 T/C 54 BALE 56 +5U 58 | 3 XD7 RESET 5 XD6 +5U 7 XD5 IR09 9 XD4 -5U 11 XD3 DRQ2 13 XD2 -12U 15 XD1 GHS 17 XD0 +12U 19 HAIT- GND 21 AEN LMRDC- 23 XA19 LMRDC- 23 XA19 LMRDC- 25 XA18 IOHC- 27 XA17 IORC- 29 XA16 DACK3- 31 XA15 DRQ3 31 XA15 DRQ3 33 XA14 DACK1- 35 XA13 DRQ1 37 XA12 RFSH- 39 XA11 GMZ- 39 XA11 GMZ- 41 XA10 IR07 42 XA9 IR06 43 XA9 IR06 44 XA9 IR06 45 XA8 IR05 51 XA6 DACK2- 53 XA4 TC/C 55 XA3 BALE | 24 23 XA19 25 XA18 28 27 XA17 30 29 XA16 32 31 XA15 34 33 XA14 36 35 XA13 38 37 XA12 40 39 XA11 42 41 XA10 44 43 XA9 46 45 XA8 47 XA7 50 49 XA6 51 XA5 54 53 XA4 56 55 XA3 58 57 XA2 |
| SAD | SAME | J25 EDGE CON MEM16- 2 I016- 4 IR10 6 IR11 8 IR12 10 IR15 12 IR14 14 DACK0- 16 DRQ0 18 | 1 XBHE- MEM16- 3 BA23 I016- 5 BA22 1R10 7 BA21 1R11 90 BA20 1R12 11 BA19 IR15 13 BA18 IR14 15 BA17 DACK0- DRQ0 | 18 17 MRDC- |
| DACK5- 20 DRQ5 22 DACK6- 24 DRQ6 26 DACK7- 28 DRQ7 30 +5U 32 MASTER- 34 GND 36 19 MHTC- 21 XD8 22 XD9 23 XD9 25 XD10 27 XD11 29 XD12 31 XD13 33 XD14 35 XD15 | DACK5- 20 DRQ5 22 DACK6- 24 DRQ6 26 DACK7- 28 DRQ7 30 +5U 32 HASTER- 34 GND 36 DACK5- 34 J24 | DRQ5 22 DACK6- 24 DRQ6 26 DACK7- 28 DRQ7 30 +5U 32 MASTER- 34 | 23 XD9 DACK6- 25 XD10 DRQ6 27 XD11 DACK7- 29 XD12 DRQ7 31 XD13 +5U 39 XD14 MASTER- | 22 21 XD8 24 23 XD9 25 XD10 28 27 XD11 30 29 XD12 32 31 XD13 |
| MAIN BUS [2,8,5,6] | | TEXAS INSTRUMENTS Digital Systems Group | | 68 DRAWING NO. 2249945 |




E-35














2241092-0001






























2241092-0001










BUSINESS-PRO Hardware Reference Logic Diagrams





E-53


































BUSINESS-PRO Hardware Reference Logic Diagrams














2241092-0001


E - 69






2241092-0001








E-73




BUSINESS-PRO Hardware Reference Logic Diagrams










2241092-0001














E-81















BUSINESS-PRO Hardware Reference Logic Diagrams





2241092-0001





























Appendix F Option Board Outline

The following illustrations give outline dimensions for a full-size board and a half-size board to allow the user to design and customize his own boards to fit the BUSINESS-PRO cabinet.

TO BE SUPPLIED

Appendix G

Switch and Jumper Settings

This appendix is a summary of the switch and jumper options available to the user in the BUSINESS-PRO.

TO BE SUPPLIED

Index

This index lists key topics of this manual and specifies where each topic appears, as follows:

- * Sections -- Section references appear as Section n, where n represents the section number.
- * Appendixes -- Appendix references appear as Appendix Y, where Y represents the appendix letter.
- * Paragraphs -- Paragraph references appear as alphanumeric characters separated by decimal points. This first character refers to the section or appendix containing the paragraph, and any other numbers indicate the sequence of the paragraph within the section or appendix. For example:
 - 3.5.2 refers to Section 3, paragraph 5.2.
 - A.2 refers to Appendix A, paragraph 2.
- * Figures -- Figure references appear as Fn-x or FY-x, where n represents the section and Y represents the appendix containing the figure; x represents the number of the figure within the section or appendix. For example, F2-7 refers to the seventh figure in Section 2.
- * Tables -- Table references appear as Tn-x or TY-x, where n represents the section and Y represents the appendix containing the table; x represents the number of the table within the section or appendix. For example, TB-4 refers to the fourth table in Appendix B.
- * See and See also references -- See and See also direct you to other entries in the index. For example:

Logical Unit Number See LUNO Device See also individual device names or numbers

Page numbers that correspond to these index references appear in the Table of Contents.

| AC P | arameters: | | | | | | | | | | | | | |
|-------|---|-------|--------|------------|------|--------|---------|------|------|------|------------------|----|-----|-------------------|
| | Monochrome Di | spla | y Uni | t Vi | deo | • | • | • | | | | | T6. | -92 |
| | Video | - | | | | . • | | • | • | | • | | T6. | -61 |
| Ackn | owledge: | | | | | | | | | | | | | |
| | Command | | | | • | • | • | | | • | | | 4. | 6.5 |
| | Interrupt . | | | • | • | | _ | | • | _ | _ | | 2. | 2.6 |
| Addr | Interrupt . ess and Contr | ol B | us Bu | ffer | ing | • | | | • | | | 2. | 2. | 3.1 |
| Addr | ess Decode Lo | ogic | | | | | | | | | | 5. | 1. | 1.2 |
| Addr | ess I/O Port | | | | | | | | _ | | | | Т | 5-4 |
| Addr | ess I/O Port ess Map Regis | ster | • | | | | | | | | | 6. | 4. | 1.2 |
| Addr | esses: | | · | • | · | · | | | , | | • | | | _ • _ |
| | | stem | _ | | | | | | _ | _ | _ | | 6. | 3.4 |
| | Controller Sy I/O Port . Real-Time Cloanumeric Grap | | | | | 5. | . 1 . 2 | 1. 1 | 6-20 | , т6 | - 7 7 | , | Т6 | -78 |
| | Real-Time Clo | ock . | | | | | | | _ | | | • | T | 2-4 |
| Alph | anumeric Grap | hics | | | | | | | _ | • | | 6. | 4. | 1.2 |
| A1+e | rnate Diskett | e Co | ntrol | ler | T /O | Addre | esses | · | | тъ | -16 | | TС | -16 |
| Alte | rnate Fixed D |)isk | T/O A | ddre | 5565 | ······ | | • | • | TB | -12 | ′. | TC | -12 |
| | ications: | 7101 | 1/0 11 | uurc | | • | • | • | • | | | ′ | | - 2 |
| | BUSINESS-PRO | Comp | uter | | | | | | | | | | | 1.1 |
| | | _ | | | • | • | • | • | • | • | • | | 7 | 1.3 |
| | Multiuser . Workstation . | • | • | • | • | • | • | • | • | • | • | | 1 | 1 1 |
| 7 rhi | Workstation . ter, DMA/Refr | coch | • | • | • , | • | • | • | • | | • | 2 | 5 | 1 · · |
| Arbi | tration | .6511 | • | • | • | • | • | • | • | • | • | | | $\frac{1.1}{1.2}$ |
| | ibute: | • | • | • | • | • | • | . • | • | • | • | ο. | ч. | 1.2 |
| | | | | | | | | | | | | 6 | 4 | 7 6 |
| | Character . | • | • | • | • | • | • | • | • | • | • | | | |
| | Latch | • | • | • | • | • | • | • | • | • | • | о. | 4. | 1.2 |
| Dooi | a 1 a a u man a a C | 1016 | Mo at | V 0 ** | h m | a | | | | | | , | 2 | 7 7 |
| Basi | c Assurance S | eri- | rest, | кеу | boar | α. | • | • | • | • | • | 4. | ۷. | T • T |
| Batt | ery Circuit . Rate Generat | • | • | • | • . | • | • | • | • | • | | | | |
| Baud | Rate Generat | clon | | ٠ <u>.</u> | ٠. | • | • | • . | • | • | | | | 5.3 |
| | Rate Values, | | | | | • | • | • | • | | 2-6 | | | |
| | nchronous 1 1 | | | | | • | • | • | • | .TB | | | | |
| | nchronous 2 1 | | | | | • | • | • | • | | -18 | | | |
| | Correlations | • | • | • | • | • | • | • | • | 6.4. | 1.4 | ′ | 16 | -6/ |
| | k Diagram: | | | | | | | | | | | | | |
| | Floppy Disk (| | | | | | • . | • | • | • | • | | | 5-1 |
| | Main Logic Bo | pard | • | • | . • | • | • | • | • | • | • | | F | 2-1 |
| Boar | | | | | | | | | | | | _ | _ | _ |
| | Bus Interface | • . | • | • | • | • | • | • | • | • | | | | 3.2 |
| | Main Logic . | | • | • | • | • | • | • | • | • | • | | | 3.1 |
| | k Code Prefix | c Com | mand | • | • | • | • | • | • | • | | | | 6.4 |
| Buff | er, Keyboard | | • | | • | • | • | • | • | • | | | 4. | 1.5 |
| Buff | ering: | | | | | | | | | | | | | |
| | Address and (| Contr | ol Bu | s. | • | • | • | • | • | • | • | 2. | .2. | 3.1 |
| | CPU Bus . | | | • | | • | • | • | • | • | • | | 2. | 2.3 |
| | Data Bus | | • | • | • | • | • | | • | • | | | | 3.2 |
| Bus | Control, CPU | | | • | • | • | • | | • | | | | | 2.4 |
| | Interface Boa | | | | | • | • | • | | • | | | | 3.2 |
| | NESS-PRO: | | | | | | | | | | | | | |
| | Applications | | | | | | • | | | • | • | | | 1.1 |
| | Compatibility | y . | • | | • | | | | | | | | Т6 | -70 |
| | Drive Types | • . | • | • | = | - | • | | | | _ | | | -24 |

| | | * | | | | | | | | | |
|--|---------|-------|----|----|-----|-------|---|-------|-----------|------|--------------|
| Environmental Requ | iire | ment | s | • | • | • | | | • | • | Tl-1 |
| Keyboard Mass Storage Optic | | | | • | | | • | | • | • | 4.1 |
| Mass Storage Optic | ons | | | • | | | • | | • | • | 6.3 |
| Operating Systems | | | | | | | | | | | 1.1 |
| Options | | | • | • | | | | | | • | 6.1 |
| Physical Dimensior | ns . | | | | | | | | | | Tl-1 |
| Power Requirements | 3 . | | _ | _ | _ | _ | _ | _ | | | T1-1 |
| Software | | | | _ | | _ | _ | _ | | - | 1.1 |
| Specifications . | • | | • | • | • | • | | . 1 | .3. | 1.4 | |
| Byte, Color Latch . | • | | • | • | • | • | • | • - | , | | T6-68 |
| byce, color bacen . | • | | • | • | • | • | • | • | • | • | 10 00 |
| Carrier Detect Signal, | Dа | ı+a | | | | | | | | 2 | 653 |
| Control Progessing Uni | , Da | ıca | • | • | • | • | • | • | • 1 / | 2 1 | 1 2 2 |
| Central Processing Uni Character Attributes | LL. | | • | • | • | • | • | . 6 / | 1 7 ° | 2.1. | 1, 2.2 |
| | • | | • | • | • | • | • | 0.4 | t • I • 4 | 2, 0 | .4.1.0 |
| Circuit: | | | | | | | | | | _ | <i>c</i> 2 3 |
| Battery | • | | • | • | • | • | • | • | • | | .6.2.1 |
| Reset | • | | • | • | • | • | • | • | • | | 2.2.5 |
| Clear-to-Send Signal | • | | • | • | • | • | • | • | • | . 2 | .6.5.1 |
| Clock Generation, CPU | • | | • | • | • | • | • | • | • | • | 2.2.4 |
| Clock Line, Keyboard | | | • | • | • | • | • | • | • | • | 4.3.1 |
| Clock Line, Keyboard Clock, Real-Time . | | | | • | • | • | • | . 2 | 2.6.2 | 2, 2 | .6.2.3 |
| Code Definitions, Diag | gnos | stic | | • | | | • | | | | T6-21 |
| Codes, Tape Position | | | • | • | • | • | • | | | • | T6-47 |
| Color | | | | | • | • | | | | . 6 | .4.1.2 |
| Combinations . | | | • | | | | • | . 6 | 5.4. | 1.4, | T6-66 |
| Graphics | | | | | | | | | | | T6-78 |
| Latches | | | _ | | _ | | | | | | T6-69 |
| Map | _ | | _ | _ | | • | | | | • | |
| Mode | | | | | | | | | | | .4.1.6 |
| Select Register . | • | | • | • | | • | • | • | | | T6-81 |
| Selection | • | | • | • | | | • | | | ٠ , | .4.1.4 |
| Color Display Unit | (• | | • | • | | • | • | • | | | 6.4.2 |
| Color Display Unit . AC Power Requirement | .n+c | • | • | • | | • * * | | | | • | T6-89 |
| Colon Man | 511 C S | > | • | • | • | • | • | • | | | |
| Color Map | • | • | • | • | • | • | • | • | | • | T6-85 |
| Combinations . | • | · ~ · | | • | • | • | | • | • | • | T6-66 |
| Controller Interfa | | | | | • | • | • | • | • | • | T6-84 |
| Kit | ٠ | | • | • | • | • | • | • | • | . 6 | .4.2.1 |
| refrormance speci. | LTCc | ITTO. | ns | • | • | • | • | • | • | • | T6-88 |
| Tabulated Informat | | | • | • | • | • | • | • | • | . 6 | .4.2.2 |
| Video AC Paramete | rs . | , | • | • | • | | • | • | • | • | T6-86 |
| Color Latch | | | • | • | • | | • | • | • | . 6 | .4.1.4 |
| Byte | | | • | • | • | | • | | • | • | T6-68 |
| Color/Graphics | | | | | | | | | | | |
| Mode | | | | | • . | • | | | | . 6 | .4.1.7 |
| Monitor Adapter I | | | | | | | | _ | | | TC-21 |
| Command: | _ | | | _ | | • | • | • | | , | |
| Acknowledge | | | | | | | | | | | 4.6.5 |
| Break Code Prefix | • | • | • | • | • | • | • | • | • | • | 4.6.4 |
| Default Disable . | • | • | • | • | • | • | • | • | • | • | 4.5.7 |
| Diagnostic Failure | | • | • | • | • | • | • | • | • | • | 4.6.6 |
| | = . | | • | • | • | • | • | • | • | • | |
| Echo | • | • | • | • | • | • | • | • | • | • | 4.5.3 |
| Echo Response . | • | • | • | .• | • | • | | • | • | • | 4.6.3 |
| Enable | | | • | • | • | • | • | • | | • | 4.5.6 |

| No Operation | n. | • | • | • | • | • | • | | | | 4.5 | |
|---|----------|--------|-------|-----|------|----|--------|-----|----------------|-----|-------------------|-----|
| Overrun . | • | • | • | • | • | • | | | | | 4.6 | .1 |
| Read Data | | | • | • | • | • | | • | • | 5. | 1.2 | . 2 |
| Read Delete | d Data | | | _ | _ | _ | | • | | 5. | 1.2 | . 2 |
| Resend . | | • | • | | _ | • | - - | | 4.5. | 9. | 4.6 | 7 |
| Reset . | | • | | | • | | • | | | 4 | . 5 | 10 |
| Self-Test O | к | • | • | • | • | • | • | • | • | • | 4 6 | 2 |
| Set Default | | • | • , | • | • | • | • | • | • | | 1.5 | |
| Set Berault Set Key Clie | | • | • | • | • | • | • | • | • | | 4.5 | . 0 |
| | | | • | • | • | • | • | • | • | | 4.5 4.5 4.5 | . E |
| Set Typamat | ic Delay | • | • | • | • | • | • | • | • | | 4.5 | . 5 |
| Set Typamat | | | • | | • | • | • | • | • | | 4.5 | . 5 |
| Turn Mode I | | | • | | | • | • . | • | • | | 4.5 | . 4 |
| Write Data | | | | | | | • | • | • | | 1.2 | |
| Commands: | | | | | | | | | | | | |
| Controller | | • | • | • | • | | • | • | | 5. | 1.2 | . 2 |
| Keyboard | | • | • | • . | • | • | • | | | 2. | 6.3 | .3 |
| Keyboard-to | -System | • | • | | • | • | • | • | | | 4 | . 6 |
| System-to-K | eyboard | | • | | | • | | | | | . 4 | . 5 |
| Winchester (| Control] | er | • | | | | | | | | Т6- | 22 |
| Communication Po | orts I/C |) Add: | resse | s | | • | | | TB-1 | .0. | TC- | 10 |
| Communications | | | | _ | _ | | | _ | | - , | 1.2 | 5 |
| Commands: Controller Keyboard Keyboard-to- System-to-Keyboard Winchester Communication Polymonications Compatibility: | | • | • | • | • | • | • | • | | | | ••• |
| BUSINESS-PR | O . | | | | | | | | | | Т6- | 70 |
| TIPC . | • | • | • | • | • | • | • | . 6 | .4.1. | 5 | Ψ6- | 70 |
| Computer, PRO-L | ITE . | • | • | • | • | • | | | , . | | | |
| Configurations: | TID . | • | • | • | • | • | • | • | • | ٠. | 1.1 | |
| | | | | | | | | | | _ | 4 7 | 7 |
| Controller | | • | • | • | • | • | • | • | | о. | | |
| Keyboard | | | • | | | • | • | • | | | | .7 |
| Two-Drive C | ontrolle | er | • | • | • | • | • | • | . F6 | -2, | F.0 | -3 |
| Configuring: | | | | | | | | | | | _ | |
| 21-Megabyte | Disk Dr | rive | • | • | • | • | • . | • | | | 6 | 5.3 |
| 40-Megabyte | Disk Dr | cive | • | • | • | • | • | • | | 6. | 3.7 | 7.3 |
| 72-Megabyte | | | | | • | • | • | • | | 6. | 3.8 | 3.3 |
| 120-Megabyt | e Disk I | Orive | | | • | • | • | • | | 6. | 3.9 | 3.3 |
| Connector: | | | | | | | | | | | | |
| Keyboard | • | | | | • | • | | | | | F4 | 1-1 |
| Keyboard/Mo | use . | | | • | | • | | | T6-8 | 37, | Т6- | -93 |
| Keyboard/Mo | | | | | _ | | | | .2.4, | - | | |
| Light Pen E | nable | | | | | | | | | | Т6- | |
| Main Logic | | | | • | | | • | • | | | | 3-ī |
| TI Mode RS- | | | | | | • | • | • | • | | Т6- | |
| Winchester | | | | | | | • | | · Т6-] | 2 | | |
| Winchester | | | | | | | me | | | | T6- | |
| | | | | | | | | тэ, | 10-1 | ٠٠, | | 5-4 |
| 1.2-Megabyt | | | | | Powe | T. | • | • | • | | | |
| 21-Megabyte | | | | | • | • | • | • | • | | T6- | |
| 21-Megabyte | | | | | • | | • | • " | • | | T6- | |
| 21-Megabyte | | | | | • | • | • | • | • | | T6- | |
| 40-Megabyte | | | | | • | • | • | • | • | , | T6- | |
| 40-Megabyte | | | | | • | • | • | • | • | • | T6- | |
| 40-Megabyte | | | | | • | • | • | • | • | | T6- | |
| 72-Megabyte | Disk D | rive | Conti | col | • | • | • | • | | , | Т6- | -36 |
| 72-Megabyte | Disk D | rive | Data | • | . • | • | • | • | | | T6- | -37 |
| 72-Megabyte | | | | | | | _ | _ | _ | _ | Т6- | -38 |

| | 120-Megabyte | e Dis | k Dr | ive | Cont | rol | | • | | • | • | | T6-41 |
|------|------------------------------|--------------------|------|----------|-------|------|-------|------|-----|---|-------|-------|--------|
| | 120-Megabyte | Dis | k Dr | ive | Data | • | • | | • | • | • | • | T6-42 |
| | 120-Megabyte | Dis | k Dr | ive | Powe: | r | | | | | • | • | T6-43 |
| | 360-Kilobyte | Flo | рру | Disk | c Dri | ve F | ower | | • | | • | | T6-8 |
| Conn | ectors, Main | ı Log | ic B | oard | Ē | | | | • | • | | | . 2.1 |
| | rol: | ٠ | | | | | | | | | | | |
| | CPU Bus . | | | _ | | | | | _ | | | | 2.2.4 |
| | I/O-Read | | | | | _ | | | _ | | _ | | 2.2.6 |
| | I/O-Write | | | | | | | | | | | | |
| | Logic . | | | | | | | | | | | | |
| | Memory-Read | • | • | • | • | • | • | • | • | • | • | | 2.2.6 |
| | Memory-Write | • | • | • | • | • | • | • | • | • | • | • | |
| | Register, Fi | bay | Diek | • | • | • | • | • | • | • | • | • | F6-8 |
| | Signals . | LACU | DISK | | • | • | • | • | • | • | • | • | 2 2 6 |
| | Wait-Ctata | • | • | • | • | • | • | • | • | • | • | • | 2.2.0 |
| Cont | Wait-State | | • | • | • | • | • | • | • | • | • | • | . 2.3 |
| Cont | rol Connecto | | Q I | | | | | | | | mc . | | mc 10 |
| | Winchester I |)lsk | Cont | roll | Ler | • | • | • | • | • | 1.0 - | L2, | |
| | 21-Megabyte | Disk | Dri | ve | • | • | • | • | • | • | • | • | T6-26 |
| | 40-Megabyte | Disk | Dri | ve | • | • | • | • | • | • | • | • | T6-31 |
| | 72-Megabyte | Disk | Dri | ve | • | • | • | • | • | • | • | • | T6-36 |
| | 120-Megabyte | e Dis | k Dr | ive | • | • | • | • | • | • | • | • | T6-41 |
| Cont | rol Logic: | | | | | | | | | | | | |
| | Memory . | | • | • | • | • | • | • | • | • | • | • | 2.5 |
| | Wait-State | • | • | • | • | | • | • | • | • | • | • | 2.3 |
| Cont | roller: | | | | | | | | | | | | |
| | Block Diagra | am Fl | орру | Dis | sk | | | • | | • | | | F5-1 |
| | Command Fund | ction | s | | | | • | | | | | . 6. | 3.4.2 |
| | Commands | | | | • | | | • | | • | | . 5. | 1.2.2 |
| | Winchest | er | _ | | | | | _ | | _ | | | T6-22 |
| | Configuration | on. T | wo-D | rive | 2 | | _ | _ | _ | | | | |
| | Configuration | ons | | | _ | _ | | | _ | _ | _ | . 6. | 4.1.7 |
| | CRT | | • | • | • | • | • | .* | • | • | • | . 6 | 4 1 2 |
| | DMA | • | • | • | • | • | • | • | • | • | • | | 2 5 /1 |
| | DMA Floppy Disk | • | • | • | • | • | • | • | • | • | • 5 | · 1 | 5 1 1 |
| | TC Flores | · Nick | • | • | • | • | • | • | • | • | . , | • + / | 1 1 2 |
| | IC, Floppy I Interface, F | 71 0 0 0 71 0 V | · | • ale | • | • | • | • | • | • | • | . J. | 1 1 1 |
| | Intertace, i | TOPP | λ DΤ | .SK | • | • | • | • | • | • | • | . 5. | 1.1.1 |
| | PC-AT Mode (| CKT | • | • | • | • | • | • | • | • | • | . 0. | 4.1.0 |
| | Refresh . | | • | • | • | • | • | • | • | • | • | . 4. | 5.1.1 |
| | System Addre | esses | 5 | • | • | • | • | • | • | • | • | ٠ | 6.3.4 |
| | Tape . | • | • | • | • | • | • | • | • | • | • | | 3.10.3 |
| | TI Mode CRT | | • | • | • | • | • | • | • | • | • | . 6. | 4.1.1 |
| | Winchester I | | . • | • | • | • | • | • _ | • | • | • | • | 6.3.3 |
| | roller Funct | | | | Diag | ram, | , Win | ches | ter | • | • | • | F6-1 |
| Cont | roller Stepp | ping | Rate | s | • | | • | • | • | • | • | • | T6-23 |
| Cont | rollers, Vic | deo | • | | • | • | • | | • | • | • | • | 6.4.1 |
| Copi | cocessor: | | | | | | | | | | | | |
| - | I/O Addresse | es | | • | • | | | • . | | • | TB- | 11, | TC-11 |
| | Numeric . | | • | | • | | | | • | | | • | . 6.7 |
| CPU | Bus: | | | | | | | | | | | | |
| | Buffering | - | | | | | | | | | • | | 2.2.3 |
| | Control . | | | | | | | | • | | • | | 2.2.4 |
| | | - | - | - | - | - | - | | | | | | _ |

| CPU Clock Generation | • | • * | | • | | 2.2.4 |
|---|------|-------|-----|--------|--------|--|
| CPU Data Bus Control PAL Program CRT: | ming | Table | • | • : | • | T D-7 |
| Controller | | | | 6.4 | .1.1, | 6.4.1.2 |
| System Memory Map | | | | | | |
| Timing | • | • • • | | . 6 | .4.1.8 | T6-62 3, T6-83 |
| System Memory Map Timing | • | • | • | • | | |
| Cycle: | | | | | | |
| Four-Wait-State | | | • | • | | 2.3.4 |
| Four-Wait-State One-Wait-State I/O One-Wait-State Memory . Processor-Driven | • | | | • | • | 2.3.3 |
| One-Wait-State Memory . | • | | • | • | | 2.3.2 |
| Processor-Driven | • | | | • | | F2-4 |
| Ten-Wait-State | • | | | • | | 2.3.5 |
| Zero-Wait-State Memory . | • | | | | | 2.3.1 |
| Cycle Timing, Processor-Driven | • | | | | | F2-4 |
| Cycles, Shutdown | • | | | • | | 2.3.4 2.3.3 2.3.2 F2-4 2.3.5 2.3.1 F2-4 2.2.5.1 |
| Data Bus Buffering | _ | | | | | |
| Data Carrier Detect Signal . | | | • | - | | 2.2.3.2 2.6.5.3 |
| Data Connector: | • | • | • | • | • | 2.0.3.3 |
| Winchester Disk Controller | _ | т6− | 14. | т6-15. | т6−1 | 5, T6-17 |
| 21-Megabyte Disk Drive . | | | | | | T6-27 |
| 40-Megabyte Disk Drive . | _ | | | | •. • | |
| | _ | | | | | T6-37 |
| 72-Megabyte Disk Drive . 120-Megabyte Disk Drive . | | | | | | T6-42 |
| Data Format, Mouse | | | | | | T6-101 |
| Data Frame Format, Keyboard . | | | | • | | F4-2 |
| Data Line, Keyboard | | | | | | 4.3.2 |
| Data Registers | | | | • | | 5.1.2.1 |
| Data Separators | | | • | • | | 5.1.1.2 |
| Data Separators | | | • | | | 2.6.5.5 |
| Data Transfers, Keyboard . | | | | | | 2.6.3.1 |
| Data-Set Ready Signal | | | | • | | 2.6.5.2 |
| Decode Logic, Address | | | | • | | 5.1.1.2 |
| Default Command, Set | | | | | | 4.5.8 |
| Default Conditions, Keyboard | | | | | | T4-1 |
| Default Disable Command | | | | | | 4.5.7 |
| Definitions: | | | | | | |
| Diagnostic Code | | | | • | | T6-21 |
| Diagnostic Register Bit | • | | | • | | F6-9 |
| Error Register Bit | | | | • | | F6-5 |
| Register Bit | | | | • | . F6 | -6, F6-7 |
| Symbol | • | | | • | | T5-9 |
| Diagnostic: | | | | | | |
| Code Definitions | | | | | | Т6-21 |
| Failure Command | • | | | • | | 4.6.6 |
| Indicators, Tape Controller | | | • . | • | | т6-53 |
| Loopback | | | | | | 6.4.1.3 |
| Register | | | • | | | т5-7 |
| Register Bit Definitions | | | • | | | F6-9 |
| Diagram: | | - | - | | | |
| Disk Drive Interface . | _ | | | | | F5-2 |

| Winchester Controller Functional | Block | • | | F6-1 |
|---|--|-------|-------|-------------|
| | • | | | 6.3.3.2 |
| Digital Output Register | | | | т5-5 |
| Disk Drive: | | | | |
| BUSINESS-PRO | | | • | т6-24 |
| Interface Diagram | | | | F5-2 |
| Pinouts | | | | T3-5 |
| Power Connector | • | • • | . च | 3-3, F3-4 |
| Specifications | • | • | | |
| Specifications | • | • | • | . T5-8 |
| Register, Floppy | • | • | • | 6.3.1 |
| 1.2-Megabyte Floppy | • | • | • | 6.3.6 |
| 21-Megabyte winchester | • | • | • | |
| 40-megabyte winchester | • | • | • | 6.3.7 |
| 360-Kilobyte Floppy | • | • | • | 6.3.2 |
| Disk Drive Control Register, Fixed | • | • | • | . F6-8 |
| Disk Drive Controller: | | | | |
| Block Diagram Floppy | • | • | • | . F5-1 |
| Configuring 21-Megabyte | | • | • | . 6.3.6.3 |
| Configuring 40-Megabyte | • | | • | . 6.3.7.3 |
| Configuring 72-Megabyte | | • | • | . 6.3.8.3 |
| Configuring 120-Megabyte . | | | • | . 6.3.9.3 |
| Floppy | | | . 5 | .1, 5.1.1 |
| IC | | | • | . 5.1.1.2 |
| Interface | • | | • | . 5.1.1.1 |
| Select Pins, 120-Megabyte . | | | | . F6-12 |
| Disk Drive Controller: Block Diagram Floppy Configuring 21-Megabyte Configuring 40-Megabyte Configuring 72-Megabyte Configuring 120-Megabyte Floppy IC Interface Select Pins, 120-Megabyte Switches, 40-Megabyte Terminator, 40-Megabyte Terminator, 120-Megabyte Terminator, 120-Megabyte Terminator, 120-Megabyte Interface Terminator, 120-Megabyte Terminator, 120-Megabyte Terminator, 120-Megabyte Types, Winchester Winchester Interface Select Pins, 120-Megabyte Terminator, 120-Megabyte Types, Winchester Types, Winchester Select Pins | | | | . F6-11 |
| Terminator, 40-Megabyte | | | | F6-11 |
| Terminator, 120-Megabyte | • | • | • | F6-12 |
| Types Winchester | • | • | •. | т6-25 |
| Windhoster | • | • | 6 3 5 | 6351 |
| 1 2-Mogabyto | • | • | 0.3.3 | , 0.3.3.1 |
| 1.2-Megabyte | • | • | • | . 2.T.T |
| Dialette Controller T/O Dialette | • | • | • | . 5.1.1 |
| Diskette Controller I/O Addresses Display Characteristics | • | • | TB- | 22, TC-22 |
| Display Characteristics | • | • | • | . 6.4.1.2 |
| Display Unit: | | | | 1.2.3 |
| Color | • | • | •. | 6.4.2 |
| Monochrome | • | | • | 6.4.3 |
| DMA Controller | • | | • | . 2.5.1 |
| Channel Uses | | | • | . TA-4 |
| Page Register I/O Addresses . | • | | . T | B-7, $TC-7$ |
| Refresh Arbiter | | | | . 2.5.1.1 |
| l I/O Addresses | • | _ | | . TC-1 |
| 2 I/O Addresses | | | _ | . TC-9 |
| Dot Clock | | • | • | . 6.4.1.4 |
| Drive, Tape | • | • | | .6.3.10.2 |
| Dual-Mode Refresh Generator PAL Prog | · Trammina | rahle | | . TD-10 |
| Dual Mode Wellesh Generator Pan Prog | <u>, </u> | Table | | . 10 10 |
| Echo Command | | | | . 4.5.3 |
| Echo Response Command | • . | • • | • | 4.5.3 |

| Enable: | | | | | | |
|---|-----|-----|-------|-----|------|-------------|
| Command | • | • | • | • | • | 4.5.6 |
| Connector, Light Pen | • | . • | • | • | • | T6-74 |
| Environmental Requirements, BUSINESS-PR | 0 | • | • | • | | T1-1 |
| Error Register Bit Definitions | | | | | | F6-5 |
| EtherLink | | | • | | | 1.2.5 |
| Expansion: | . • | | | | | |
| RAM | | | | | | . 6.2 |
| Slots | • | • | • | • | • 1 | .2.1.5 |
| Expansion Bus | • | • | • | • | • - | . 2 . 1 . 3 |
| - | | | | | | F3-2 |
| Board Power Connector | • | • | • • • | • | • | |
| Board Power Connector Pinouts . | • | • | • | • | • | T3-4 |
| Interface | • | • | • | • | | 2.7 |
| Interface Signals | • | • • | • . | • | 2.7 | , T2-9 |
| | | | | | | |
| Features: | | | | | | |
| Tape Drive | • | • | • | • | 6. | 3.10.2 |
| 1.2-Megabyte Floppy Disk Drive . | • | . • | | • | . 6 | .3.1.1 |
| Fixed Disk | | | | | | |
| Control Register | | | | | | F6-8 |
| I/O Addresses | - | | | TB. | -13. | TC-13 |
| Floppy Disk Controller | . • | • | • | | | 5.1.1 |
| Block Diagram | • | • | • | • | J | F5-1 |
| | • | • | • | • | 5 | .1.1.2 |
| | • | • | • | • | | |
| | • | • | • | • | | .1.1.1 |
| Floppy Disk Register | • | • ' | • | • | • | T5-8 |
| Floppy System, Single-Drive | • | • | • | • | • | 1.3.1 |
| Format: | | | | | | |
| Keyboard Data Frame | • | • | • | • | • | F4-2 |
| Mouse Data | | • | • | • | . • | T6-101 |
| Four-Wait-State Cycle | | • | | | • | 2.3.4 |
| | | | | | | |
| Generation: | | | | | | |
| Baud Rate | | | | | | 6.5.3 |
| CPU Clock | | • | | | | 2.2.4 |
| Generation Logic, Memory Cycle | •. | • | • | • | • 2 | 5 1 3 |
| Charles | • | • | • | 1 2 | 6 6 | .5.1.3 |
| Colon | • | • | | | | T6-78 |
| | • | • | • | • | • | |
| Screen Memory | • | • | • | • | • | T6-65 |
| | | | | | | |
| Handshaking Protocols, Hardware | • | • | • | • | • | . 4.4 |
| Horizontal Blanking | • | • | • , | • | . 6 | 5.4.1.2 |
| | | | | | | |
| IC, Floppy Disk Controller | • | • | • | • | . 5 | 5.1.1.2 |
| Indicator, External Activity | • | • | • | • | . 6 | 3.3.4 |
| Indicators, Keyboard Mode | • | • | • | • | • | 4.1.4 |
| Intensity Levels | | _ | | | . 6 | 5.4.1.2 |
| Monochrome Display Unit | - | • | • | • | | T6-91 |
| Interface: | • | • | • | • | • | 10 71 |
| Expansion Bus | | | | | | . 2.7 |
| EXPANSION DUS | • | • | • | • | • | . 4./ |

| | Floppy Disk Controller | • | • | • | • | . 5 | .1.1.1 |
|-------|--|-----|-----|-----|---------------|------|---------------------------------|
| | I/O | • | • | • | • | . 5 | .1.1.2 |
| | Keyboard | | • | • | • | • | 2.6.3 |
| | Floppy Disk Controller | | | | | • | . 6.5 |
| Inte | erface Signals: | | | | | | |
| | | | | | | | T6-84 |
| | Monoghromo Dignlay Unit (Controllor | | | | _ | | T6-90 |
| | Optical Mouse | | _ | | _ | | T6-100 |
| | PC-AT Mode Controller/Monitor | | | | • | • | T6-71 |
| | PC-AT Mode CRT Controller Expansion | n . | • | • | • | • | T6-73 |
| | PC-AT Mode/TI Mode Controller | • | • | • | • | • | T6-72 |
| | Tane Controller/Expansion Rus | • | • | • | • | • | T6-51 |
| | Optical Mouse | • | • | • | • | • | T6-46 |
| | Tape Dilve | • | • | • | • | • | m6_50 |
| | TI Mode CRI Controller Expansion | . • | . • | • | • | • | T6-59 T6-57 T6-58 T6-3 |
| | TI Mode CRT Controller/Monitor . | • | • | • , | • | • | T0-5/ |
| | TI Mode/PC-AT Mode Controller . | •. | • | • | • | • | T6-58 |
| | 1.2-Megabyte Floppy Disk Drive . | • | • | • | • | • _ | T6-3 |
| | 128-Kilobyte RAM Expansion Kit . | • | • | • | • | . 6 | .2.1.1 |
| | 512-Kilobyte RAM Expansion Kit . | • | • | • | • | . 6 | . 2 . 2 . 1 |
| Inte | ernal Registers | • | • | • | • | . 5 | .1.2.1 |
| Inte | errupt: | | | | | | |
| | Acknowledge | • | • | • | • | • | 2.2.6 |
| | Levels | | • | | 2.6 | .7.1 | , T2-8 |
| | System | | • | | • | • | 2.6.7 |
| Inte | System | | | | | • | TB-3 |
| I/0: | | | | | | | |
| • | Cycle, One-Wait-State | | | | | | 2.3.3 |
| | Interface | | | | | . 5 | .1.1.2 |
| | Interface | • | _ | | 5.1. | 2.1. | т6−20 |
| | Port Addresses Man | • | • | • | 0.1. | J / | T5-4 |
| | Port Addresses Map Port Descriptions | • | • | • | • | ٠ 6 | 3 4 1 |
| | Ports Keyboard Interface | • | • | • | • | . 0 | 6 3 4 |
| | Ports, Keyboard Interface Read Control | • | • | • | • | . 4 | 2 2 6 |
| | Write Control | • | • . | • | • | • | 2.2.0 |
| | | | | | | | |
| T 1/0 | Subsystem | • | • | • | | | . 2.6 |
| 1/0 | Addresses | | | | | | T6-78 |
| | Alternate Diskette Controller . | • | • | • | | | TC-16 |
| | Alternate Fixed Disk | • | • | • | | | TC-12 |
| | Bisynchronous 1 | • | • | • | | -19, | TC-19 |
| | Bisynchronous 2 | • | • | • | | -18, | TC-18 |
| | Color/Graphics Monitor Adapter . | • | • | • | \mathtt{TB} | -21, | TC-21 |
| | Communication Ports | • | • | • | TB | -10, | TC-10 |
| | Coprocessor | | • | • | TB | -11, | TC-11 |
| | Diskette Controller | | • | | TB | -22, | TC-22 |
| | DMA Controller 1 | | | | | | TC-1 |
| | DMA Controller 2 | _ | | | | TB-9 | |
| | DMA Page Register | • | - | | | TB-7 | |
| | Fixed Disk | • | • | • | | | TC-13 |
| | Interrupt Controller | • | • | • | | , | TB-3 |
| | Keyboard | • | | • | • | ͲΒ-5 | , TC-5 |
| | Master Interrupt Controller | • | • | • | • | י עב | TC-4 |
| | master interrupt Controller | | | • | | | 10 4 |

| | Mode Select Monochrome Display NMI Mask Parallel Printer Por Parallel Printer Por Printer Real-Time Clock . Serial Port 1 . Serial Port 2 . Slave Interrupt Cor TI Mode DMA TI Mode LED TI Mode Timer . | • | • | • | • | | | | TB- | 2, | TC-2 |
|----------|---|---------|---------------|-----|-----|-----|-----|-------|--------|-----|----------|
| | Monochrome Display | • | | • | | • • | • | | TB-20 | , T | C-20 |
| | NMI Mask | • | • | • | • | • . | • | | TB- | 6, | TC-6 |
| | Parallel Printer Po | ort 1 . | • | | • | • | •1 | • | TB-17 | , T | C-17 |
| | Parallel Printer Po | ort 2 | • | • | • | | | • | TB-14 | , I | C-14 |
| | Printer | . • | • | • | • | • | | | TB-20 | , T | C-20 |
| | Real-Time Clock . | • | • | • | • | | | | TB- | 6, | TC-6 |
| | Serial Port 1 . | • | • , | • | • | • | • | • | TB-23 | , I | C-23 |
| | Serial Port 2 . | • | • | • | • | | | • | TB-15 | , I | 'C-15 |
| | Slave Interrupt Cor | ntrolle | er | • | • | . , | | | TB- | 8, | TC-8 |
| | TI Mode DMA | • | • | • | • | • | • | . , . | •. | | TB-1 |
| | TI Mode LED | • | • | • | • • | • | | | • | | TB-1 |
| | TI Mode Timer . | • | • | • | • | | • | | • | | TB-1 |
| | 8254-2 Timer . | • | • | • | • | | | | | | TB-4 |
| I/0 | Cycle, One-Wait-Sta | ate | • • | • | • | • | • | | | 2 | .3.3 |
| I/0 | Decode Logic . | • | • | • | • | • | • | | , a | 2 | .6.1 |
| I/O | TI Mode LED | rogram | ming | Tab | le | • . | • | TD-3 | 3, TD- | 4, | TD-5 |
| | | | | | | | | | | | |
| Jump | er Settings: | | | | | | | | | | |
| | Tape Controller . | • • • | • | • | • | • | • | • , | • | Т | !6-52 |
| | 1.2-Megabyte Floppy | | | | | | | | | | |
| | 360-Kilobyte Floppy | Disk | Dri | ve | • | • | • | • | • • | | T6-9 |
| 77 0 *** | | | | | | | | | | | |
| key | Click | • | • | •. | • | • | • | • | • | 4 | :. L . 3 |
| кеуг | ooard | I | • <u>-</u> | • | • | • | • 1 | • | • | 1 A | |
| | Basic Assurance Sel | | | | | | | | | | |
| | Buffer | • | • | • | • | • | • | • | • | 4 | I . 5 |
| | BUSINESS-PRO . | • | • | • | • | • | • | • | • | , | 4.1 |
| | Clock Line | • | • | • | • | • | • | • | • | 2 4 | 3 . 1 |
| | Commands Configurations . | • | • | • | • | • | • | • | | 2.6 |).3.3 |
| | Configurations . | • | • | • | • | • | • | • | • | | 4./ |
| | Connector | • | • | • | • | • | • : | • | • | | F'4-1 |
| | Connector Connector Signals | • | • | • | • | • | • | • | • | | T4-2 |
| | Data Frame Format | • | • | • | • | • | • | • | | | F4-2 |
| | Data Line | • | • | • | • | • | • | • | | 4 | 1.3.2 |
| | Data Transfers . | | | | | | | | | | |
| | Default Conditions | • | • " | • | • | • | •. | • | | | T4-] |
| | Interface | • | • . | • | • | • | • | • | | | 2.6.3 |
| | Interface I/O Ports | 5. | • | • | • | • | • | • | | | 5.3.4 |
| | I/O Addresses . | • | • | • | • | • | • | • | . TB- | 5, | TC-5 |
| | Mode Indicators . | • | • | • . | • | • | • | • | • . | 4 | 1.1.4 |
| | Operations | • | • | • | • | • | • | • | • • • | | 4.2 |
| | Periodic Self-Test | • | • | • | • | • | • | • | | 4.2 | 2.1.2 |
| | Power-Up Sequence | • | • | • | • | | • | • | | 4 | 1.2.2 |
| | Self-Tests | | • | • | • | | • | | | 4 | 1.2.1 |
| | Signals | • | • | | | | | | | 2 | 2.6.3 |
| | Transmission . | . • | • | • | | • | | • | | 4 | 1.4.] |
| | Aborted | • | | • | • | | | • | | | 1.1.2 |
| | Inhibited . | | | | • | | • | • | | | 1.1.3 |
| | Transmission P | rocess | | | • | • | • | • | | | 1.1.1 |
| | Transmission T | iming | | | • | | | | | | F4-5 |

| Keyboard Interface | • | • | • | • | • | • | | • | | | | 2.6 | 5.3 |
|--|-------------|-------|-------|-------|------|-----|---|-----|-----|----|-----|-----|-------|
| I/O Ports . | • | • | • | • | • | • | • | | | | 2. | 6.3 | 3.4 |
| Keyboard-to-System C | omma | nds | | | • | | | | | | | 4 | Ł.C |
| Keyboard/Mouse Conne | ctor | • | | | | | | • | т6- | 87 | , ' | т6- | |
| Keyboard/Mouse Conne Keyboard/Mouse Cable | Con | nect | or | | | | | 6.4 | 2.4 | | 6. | 4 3 | 3 . 4 |
| Keycode Map | | | -01 | • | • | • | • | | | ′ | • | т4 | į – 2 |
| Kit: | • | • | • | • | • | • | • | • | • | • | | T-1 | . 2 |
| | · i + | | | | | | | | | | 6 | 4.2 | ר (|
| Color Display Un | 11 L | · | • | • | • | • | • | • | • | | | | |
| Monochrome Displ | .ay U | III C | • | • | • | • | • | • | • | | | 4.3 | |
| Optical Mouse | • | | • | • | • | • | • | • | | | | 6.6 | |
| PC-AT Mode CRT C | ontr | отте | er | • | • | • | • | • | • | | | 4.1 | |
| Tape Drive . | • • | • | • | • | • | • | • | • | • | | | .10 | |
| TI Mode CRT Cont | roll | .er | • | • | • | | • | | | | | 4.1 | |
| TI Mode RS-232 S | Seria | ıl In | iterf | ace | • | • | • | • | | | | 6.5 | |
| Winchester Disk | Cont | roll | .er | • | • | • | • | • | | | | 3.3 | |
| 1.2-Megabyte Flo | рру | Disk | : Dri | ve | | • | | • | | | 6. | 3.1 | L . 2 |
| 21-Megabyte Winc | hest | er D | rive | : | | • | | • | | | 6. | 3.6 | 5.] |
| 40-Megabyte Wind | hest | er I | Disk | Driv | re | | • | • | • | | 6. | 3.7 | 7.] |
| 72-Megabyte Wind | | | | | | • | | • | | | | 3.8 | |
| 120-Megabyte Wir | | | | | | | | • | | | | 3.9 | |
| 128-Kilobyte RAM | f Exp | ansi | on | | | • | • | · · | | | | 6.2 | |
| 360-Kilobyte Flo | nnv | Disk | Dri | ve | • | • | • | • | | | | 3.2 | |
| 512-Kilobyte RAM | resi Evn | angi | On | . • • | • | • | • | | | | | 6.2 | |
| JIZ KIIODYCC KAR | I HAP | ansı | -011 | • | • | • | • | • | • | • | | 0.2 | |
| Tatahaa Color | | | | | | | | | | | | т6- | _60 |
| Latches, Color . | • | • | • | • | • | • | • | • . | • | • | | 10- | -0: |
| Light Pen: | _ | | | | | | | | | | | m c | 7 |
| Enable Connector | | • | • , | • | • | • | • | • | • | • | | T6- | |
| Ports | • | • | • | • | • | • " | • | • | • | • | 6. | 4.] | L. |
| Line: | | | | | | | | | | | | | |
| Keyboard Clock | • | • | • | • | • | • | • | • | • | • | | 4.3 | |
| Keyboard Data | | | • | • | • | • | • | • | • | • | | 4.3 | |
| Local Area Networks | • | • | • | | • | • | • | | • | | | 1.1 | L.: |
| Logic: | | | | | | | | | | | | | |
| Address Decode | • | • | • | | | | • | | • | | 5. | 1.] | 1.2 |
| Control | • | | • | | | | | | • | | | 1.3 | |
| I/O Decode . | _ | _ | _ | _ | _ | • | _ | • | _ | | | 2.6 | |
| Address Decode Control I/O Decode . Memory Control | _ | _ | _ | | • | | _ | | | | | . 2 | 2 |
| Memory Cycle Ger | erat | ion | • | • | • | • | • | • | • | • | 2 | 5.] | 1 |
| Parity Error | | | | | • | • | • | • | • | | | 5.] | |
| Wait-State Contr | | • | • | • | • | • | • | • | • | • | ۷. | | |
| | .OT | • | • | • | • | • | • | • | • | • | 6 | . 2 | |
| Loopback | • | • | • | • | • | • | • | • | • | • | ο. | 4.] | L |
| Wala Glalam Bandala | | | | | | | | | | | | m (| - , |
| Main Status Register | - | • | • | • | • | • | • | • | • | • | _ | | 5-6 |
| Main Logic Board | • | • | • | • | • | • | • | • | • | • | Ι. | 3.3 | |
| Block Diagram | • | • | • . | • | • | • | • | • | • | • | | | 2-: |
| Connectors . | • | • | • | • | • | • | | • | • | • | | | 2.: |
| Power Connector | • | • | • | | • | • | • | • | | | | | 3-: |
| Power Connector | Pinc | outs | | | | | | | | | | T3 | 3-: |
| Switches . | • | • | | | • | • | | | | | | 2.6 | 5.3 |
| Main Memory Control | DAT | Droc | rramm | ina | mah1 | ^ | | | | | | תח- | |

| Map: | | | | | | | | | | | | |
|---|-----------|-----------|------|----------|-------|-----|--------|-----|----------|-----|--------|---------------------------------|
| Color | • ' | | • | • | • | • | • | • | • | • | Т6- | -64 |
| Color Color Display Un | it C | olor | • • | • | | ٠. | • | | | | Т6- | -85 |
| Keycode Mass Storage Options | • | | | | • | | | | | | T^4 | 4-2 |
| Mass Storage Options | , BU | SINE | SS-E | PRO | | | | | | | 6 | 5.3 |
| Mass Storage System | | _ | _ | _ | | - | | _ | | - | 1.2. | |
| Mass Storage System Master Interrupt Con | trol | ler | T /O | Addı | resse | 29 | • | • | • | • | ጥ(| 7-4 |
| Memory: | CIOI | 101 | 1/0 | naa | CDBC | -0 | • | • | • | • | | <i>-</i> |
| Control Logic | | | | | | | | | | | | 2.5 |
| | • | • | • | • | • | • | • | • | • | • | Т6- | |
| Graphics Screen | · | • | | m - 1- 1 | • | • | • ` | • | | • | | |
| I/O Control PAL | _ | | _ | | | | | | | • | | D-2 |
| Page Register | • | • | • | • | • | • | | | | | | |
| Read Control . | | | | | | | • - | • | | | 2. | |
| System Write Control | • | • | • | • | • | • | • | • | • | • | | 2.4 |
| Write Control | • | • | • | . • | • | • | • | • | • | | 2.3 | 2.6 |
| Memory Cycle: | | | | | | | | | | | | |
| Generation Logic | ! | | • | • | • | | • | | | | 2.5. | 1.3 |
| One-Wait-State | • | | | | | • | | | | | | |
| Memory Map: | | | | | | | | | | | | |
| | • | | _ | _ | | | | | | | Т6- | -62 |
| System (Real Mod | le) | • | • | • | • | • | • | • | • | • | | A-1 |
| System (Virtual/ | Prot | · ecte | M be | Ael | • | • | • | • | • | • | | A-2 |
| Microprocessor Unit | | | | | | | • | • | • | • | | $\frac{1}{2} \cdot \frac{1}{1}$ |
| Mode: | • | • | • | • | • | • | • | • | • | • | ۷. | ۷.1 |
| | | | | | | | | | | | 6 1 | 1 6 |
| Color Color/Graphics | • | • | • | • | • | • | • | • | • | ٠ | 0.4. | 1.0 |
| Color/Graphics | • | • | • | • | • | • | • | • | • | • | 6.4. | 1./ |
| Indicators, Keyb Monochrome . | oard | • | | • | • | • | • | | | • | 4. | ⊥.4 |
| Monochrome . | • | • | • | • | • | • | • | 6.4 | ł. l. | 6, | 6.4. | 1.7 |
| Operational . | • | • | • | • | • | • | • | • | • | | 6.4. | 1.7 |
| Operational . Select I/O Addre | esses | | | • | • | • | • | | • | TB- | ·2, T | C-2 |
| TI | • | • | . • | • | • | • | | • | • | • | 6.4. | 1.2 |
| Monochrome Display U | Jnit: | | | | | | • | | | | 6. | 4.3 |
| AC Power Require | | | | | • | | | • | | | Т6 | -95 |
| Controller İnter | | | | | _ | _ | • | | | | | -90 |
| Intensity Levels | | _ | | | | | | | | Ĭ | | -91 |
| I/O Addresses | | • | • | • | • | | • | • | • чтр | -20 | , TC | |
| ri+ | • | • | • | • | • | • | • | • | | | 6.4. | |
| Kit Performance Spec | | | · | ٠ | • | • | • | • | | | | -94 |
| mehilet al Inform | . T T T C | aLIC | JIIS | • | • | • , | • | • | • | •. | | |
| Tabulated Inform | | | • | • | • | • | • | • | • | • | 6.4. | |
| Video AC Paramet | ers | • | • | • | • | • , | • | • | • | • | 1.6 | -92 |
| Mouse: | | | | | | | | | | | | |
| Data Format . | • | • | • | • | • | • | • | • | • | • | | |
| Optical | • | • | • | • | • | • | • | • | • | 1.2 | 2.4, | 6.6 |
| Multiuser Application | ons | | • | • | • | • | • | | | | 1. | 1.3 |
| | | | | | | | | | | | | |
| Networks, Local Area | ì | | | | | | | | | | 1. | 1.2 |
| NMI Mask I/O Address | | | | _ | | | | | | TB- | -6, T | |
| No Operation Command | | - | | _ | - | - | _ | - | | | | 5.4 |
| Nonmaskable Interrup | | • | • | • | • | • | • · | • | • | • | 6.4. | |
| Nonvolatile RAM . | , , | • | • | • | • | • | • | • | · 6 | | 2.6. | |
| | • | • | • | • | • | • | • | • | ۷. ∪. | 4, | | |
| Numeric Coprocessor | | • | • | • | • | • | • | • | • | • | • A | 6.7 |
| N-Key Rollover . | • | | | | • | • | • | • | • | • | 4. | ⊥.₄ |

| One-Wait-State: | | | | | | | | | | | | | |
|--|------------|------------|----------|-----------|------|-----|---|-----|-----|------------|-----------|---------------------------------------|--|
| I/O Cycle | | • | • | | • | • | | | | | 2. | 3.3 | |
| Memory Cycle . | | • | | | • | • | • | | | • | 2. | 3.2 | |
| Operating Systems, BUSI | NESS- | -PRO | Comp | uter | | | | | | • | | 1.1 | |
| | | | | | _ | _ | | | | . 6 | | 1.7 | |
| Operations Keyboard | | | | | _ | _ | | _ | | | | 4.2 | |
| Optical Mouse Interface Signals | 7 | • | • | • | • | • | • | • | 1 | . 2. | 4. | 6.6 | |
| Interface Signals | • | • | • | • | • | • | • | • | _ | | | -100 | |
| Ki+ | • | • | • | • | • | • | • | • | | • | -6 | 6.1 | |
| Kit Performance Specific | · ~a+i/ | one | • | • | • | • | • | • | | • | | -102 | |
| Tabulated Information | ca cir | • | • | • | • | • | • | • | | • | | 6.2 | |
| Options: | OII | • | • | • | • | • | • | • | | • | Ο. | , 0 . 2 | |
| | | | | | | | | | | | | 6 1 | |
| BUSINESS-PRO . | • | • | • | • | • | • | • | • | | • | | 6.1 | |
| BUSINESS-PRO Mass S | tora | ge | • | • | • | • | • | • | | • | . | 6.3 | |
| Selectable | • | • | • | • | • | • | • | • | | • | Τ'6 | 5-76 | |
| Video | • | • | • | • | • | • | • | • | | • | | 6.4 | |
| Selectable Video Overrun Command | • | • | • | • | • | • | • | • | | • | 4. | 6.1 | |
| | | | | | | | | | | | | | |
| Page Register, Memory | • | • | • | • | • | • | • | | | • | 2. | .5.1 | |
| Palette | • | • | • | • | • | • | • | • | | . 6 | 5.4. | 1.4 | |
| Palette Numbers | • | • | • | • | | • | • | | | . 6 | 5.4. | 1.4 | |
| Parallel Printer Port | • | • | | • | | • | • | l. | 2.1 | .3, | , 2. | 6.4 | |
| Signals | • | | | | • | • | | | | | 7 | 02-5 0-17 | |
| l I/O Addresses | • | | | | | | • | | TB- | 17, | , T(| 2-17 | |
| 2 I/O Addresses | | | | | • | | • | | TB- | 14, | . T(| 2-14 | |
| Page Register, Memory Palette Palette Numbers Parallel Printer Port Signals 1 I/O Addresses 2 I/O Addresses Parity Control PAL Progratity Error Logic . PC-AT Compatible Timer | ramm | ing 1 | [able | <u> </u> | | • | | | | | TI | 0-12 | |
| Parity Error Logic . | | | | | | • | | | | . 2 | 2.5. | .1.4 | |
| PC-AT Compatible Timer | _ | | | | | _ | _ | | | | | | |
| PC-AT Mode Controller/M | on i 🛨 | or Tr | nterf | ace | Sign | alc | | | Т6- | 71. | . Те | 5-72 | |
| PC-AT Mode CRT Controll | er | | | _ | J | _ | | | | . 6 | 5.4 | 1.6 | |
| PC-AT Mode CRT Controll Kit | | | | | | _ | | | | | | 1.6 | |
| Expansion Interface | Sia | nals | • | • | • | • | • | • | | | | 5-73 | |
| Specifications | DIG. | nais | | • | • | • | • | • | | • | Ψ6 | 5-75 | |
| Specifications . TI Mode Controller | · Tn+a | · rface | · Sid | · malc | • | • | • | • | π6− | 71 | m/ | , , , , , , , , , , , , , , , , , , , | |
| Performance Specification | ona | בבמכני | roask | JIIAIS | Diak | Dri | • | | 10 | <i>(,</i> | m (| 5-29 | |
| | | | _ | _ | | | | | | | | 71-1 | |
| Physical Dimensions, BU | DINE | 55-PE | RO. | • | • | • | • | • | | • | 1 | LTT | |
| Pinouts: | | | | | | | | | | | | no r | |
| Disk Drive Power Co | | | • | • | • | • | • | • | | • | | r3-5 | |
| Expansion Bus Board | | | | | • | • | • | • | | • | | r3-4 | |
| Main Logic Board Po | wer | Conne | ector | 2 | • | • | • | _ • | | • _ | | r3-3 | |
| Pixels | • | • | • | • | • | | • | 6. | 4.1 | . 2, | , T(| 5-65 | |
| Port: | | | | | | | | | | | | | |
| Addressing . | • | • | • | • | • | • | • | | | . 6 | 5.4 | .1.4 | |
| Address Map, I/O | • | • | • | • | • | • | • | | , | | | r5-4 | |
| Addresses, I/O . | • | • | • | • | • | | • | 5. | 1.2 | .1, | , T6 | 6-20 | |
| Descriptions, I/O | | | | | • | | | • | | (| 5.3 | .4.1 | |
| Keyboard Interface | | • | • | • | • | | | | | . : | 2.6 | .3.4 | |
| | | | | | • | • | | | , | . (| 5.4 | .1.7 | |
| Parallel | | • | | | | | | | , | | | .1.3 | |
| Parallel Printer | | | | | | • | • | | • | | | .6.4 | |
| | | | | | | | | | | | | | |

| | Serial Status | • | • | • | • | • | • | . 6 | .4. | 1.7, | 2.6.5 T6-82 .4.1.7 |
|------|-----------------------------|--------|-----|-----|---|-----|-----|-----|-----|-------|--------------------------|
| D | Video | | | • | | • | • | • | • | | |
| | -Selection Switches | S . | • | • | • | • | • | • | • | • | T6-97 |
| POWE | er Connector: Disk Drive | | | | | | | | | E12-2 | 17:2 4 |
| | | | • | • | • | • | • | • | | | F3-4 |
| | Expansion Bus Board | | | | • | • | • | • | • | • | |
| | Main Logic Board | | | | | • " | • | • | • | • | F3-1 |
| | Tape Drive | | • | | | • | • | • | • | • | T6-48 |
| | 21-Megabyte Disk Di | | | | | • | • | • | • | • | T6-28 |
| | 40-Megabyte Disk Di | | | | | • | | • | • | • | T6-33 |
| | 72-Megabyte Disk Di | | | | | | • | | • | • | T6-38 |
| | 120-Megabyte Disk I | Drive | • | • | • | | • | • | • | • | T6-43 |
| | 360-Kilobyte Floppy | y Disk | Dri | ve | • | • | • | • | • | • | T6-8 |
| Powe | er Requirements: | | | | | | | | | | |
| | BUSINESS-PRO . | • | • | • | • | • 1 | • | • | • | • | Tl-1 |
| | Monochrome Display | Unit | AC | • | • | • | • | • | | • | T6-95 |
| | Tape Controller . | • | | • | • | • | • | • | • | • | T6-56 |
| | Tape Drive | • | • | • | • | • | • | | | • | T6-50 |
| | 1.2-Megabyte Floppy | y Disk | Dri | ve | • | • | • | • | | • | T6-7 |
| | 21-Megabyte Disk Di | | | • | | | | • | | • | T6-30 |
| | 40-Megabyte Disk Dr | rive D | C | | • | | | | | | T6-35 |
| | 72-Megabyte Disk Di | | | • | | | | | | | T6-40 |
| | 360-Kilobyte Floppy | | | | | | | | | • | |
| Powe | er Supply, System | | | | | | _ | • | | | .3.3.3 |
| | | • | | | | _ | • | | | | T3-1 |
| Powe | er-Up Sequence, Keyl | | | | | | | • | | | 4.2.2 |
| | compensation, Write | | | | | | | • | • | | .1.1.2 |
| | ter I/O Addresses | | | • | _ | | | | | | TC-20 |
| | cessor-Driven Cycle | | | • | | - | | • | | | |
| | Timing | | • | • | • | • | • | | • | • | F2-4 |
| Prod | gramming Table: | • | • | • | • | • | • | • | • | • | 121 |
| 110 | CPU Data Bus Contro | ol DAT | _ | | | | | | | | TD-7 |
| | Dual-Mode Refresh | | | D7T | • | • | • | • | • | • | TD-10 |
| | I/O Decode Logic Pi | | COL | PAL | • | • | • | mp- | - 2 | шD-4 | , TD-10 |
| | | | • | • | • | • | • | יענ | ٦, | ID 4 | • |
| | Main Memory Control | | | • | • | • | . • | • | • | • | TD-11 |
| | Memory and I/O Cont | | ΆL | • , | • | • | • | • | • | • | TD-2 |
| | Parity Control PAL | | • | • | • | • | • | • | • | • | TD-12 |
| | Refresh Arbiter PA | | • | • | • | • | • | • | • | • | TD-8 |
| | Refresh Sequence Co | | | • | • | • | • | • | • | • | TD-9 |
| | Reset/Ready Control | | | • | • | • | • | • | • | • | TD-1 |
| | Serial/Parallel Po | | ode | PAL | • | • | • | • | • | • | TD-6 |
| | gramming Values, CR' | | • | • | • | • | • | • | • | • | T6-63 |
| | tocols, Hardware Ha | ndshak | ing | • | • | • | • | • | • | • | 4.4 |
| PRO- | -LITE Computer . | • | • | • | • | • | • | • | • | . 5 | .1.1.1 |
| | | | | | | | | | | | |
| RAM | | | | | | | | | | | |
| | Expansion | • | • | • | • | | | • | | • | . 6.2 |
| | Expansion Signals | • | • | • | • | | • | | • | • | T2-3 |
| | Nonvolatile | • | | • | • | | • | . : | 2.6 | .2, 2 | .6.2.2 |

| Raster Graphics . | • | • | | • | • | • | • | • | • | | 6.4.1.2 |
|--|--------|-------|------|--------|-------|-------|------|---|------|-------|----------------|
| Rate, Typamatic . | | | | • | • | • | • | | | | T4 - 3 |
| Rates, Controller | | | | | | | • | | | | T6-23 |
| Read Data Command | | | | _ | | _ | _ | _ | | | 5.1.2.2 |
| Read Deleted Data | Commar | าส้ | • | | | _ | | | | | 5.1.2.2 |
| Real-Time Clock . | | | • | | • | • | • | • | | | 2.6.2.3 |
| Addresses . | • | • | • | • | | • | • | | 2.0. | ۵, | T2-4 |
| I/O Addresses | • | | | | | • | • | • | • | m 1D- | -6, TC-6 |
| | | | | | | | • | • | • | 10 | |
| Refresh Arbiter PA | - | - | _ | | | | • | • | • | • | TD-8 |
| Refresh Controller Refresh Sequence C | • | • | · _ | • | ٠. | • | . : | • | • | • | 2.5.1.1 |
| | ontro. | L PA. | L Pr | ogra | .mmin | ig Ta | ıble | • | • | • | TD-9 |
| Register: | | | | | | | | | | | |
| Color Select | • | • | • | • | • | • | • | | • | • | T6-81 |
| Data | • | • | | • | • | • | • | | • | • | 5.1.2.1 |
| Diagnostic . | | | • | | | | | • | • | • | T5-7 |
| Digital Output | | | | | | | | | | | T5-5 |
| Fixed Disk Con | | | | _ | _ | | _ | | | | F6-8 |
| Floppy Disk . | | • | • | • | · | Ū | • | • | | | T5-8 |
| Internal . | • | • | • | • | • | • | • | • | . • | • | 5.1.2.1 |
| Main Status . | • | • | • | • | • | • | • | • | • | • | T5-6 |
| | • | • | • | • | • | • | • | • | • | • | 2.5.1 |
| Memory Page . | • | • | • | • | • | • | • | • | • | • | |
| Status | • | • | • | • | • | • | • | • | • | • | 5.1.2.3 |
| Tape Controlle | | • | • | • | • | • | • | • | • | _ • | T6-54 |
| Register Bit Defin | | | • | • | • | • | • | • | • | F6- | -6, F6-7 |
| Diagnostic . | • | • | • | • | • | • | • | • | • 1 | • | F6-9 |
| Error | • | • | • | | • | • | • | • | • | • | F6-5 |
| Request-to-Send Si | gnal | • | • | • | • | | | • | • ' | | 2.6.5.6 |
| Requirements: | | | | | | | | | | | |
| 1.2-Megabyte F | vaaol | Dis | k Dr | ive | Powe | er | | | | | т6-7 |
| 21-Megabyte Di | | | | | _ | _ | | | | | T6-30 |
| Resend Command . | | | • | | | | • | • | 4 | 5 (| 9, 4.6.7 |
| Reset: | • | • | • | • | • | • | • | • | • • | J | , 1.0., |
| Circuit | | | | | | | | | | | 2.2.5 |
| Command | • | • | • | • | • | • | • | • | • | • | 4.5.10 |
| | • | • | • | • | • | • | • | • | • | • | |
| Software . | • | • | • | • | • | • | • | • | • | • | 2.2.5.1 |
| System | | | • , | : | · . | . • | • | • | • | • | 2.2.5.2 |
| Reset/Ready Contro | T PAL | Pro | gram | mlng | Tar | ore . | • | • | • | • | TD-1 |
| Resolution Ring Indicator Sig | | • | • | • | • | • | • | • | • | | 6.4.1.2 |
| Ring Indicator Sig | nal | | | • | • | • | • | • | • | | 2.6.5.4 |
| Rollover, N-Key . | • | • | • | • | • | • | • | • | • | | 4.1.2 |
| ROMs, System . | | | • | • | • | • | • | | • | | 2.4.2 1.2.5 |
| RS-232 Serial Inte | rface | | • | | | • | • | | • | | 1.2.5 |
| | | | | | | | | | | | |
| Scan Rate | _ | | _ | _ | | _ | _ | _ | _ | _ | 6.4.1.2 |
| Scan Rate Screen/CPU Arbitra | tion | | • | . • | • | • | • | • | • | | 6.4.1.2 |
| Scrolling | | • | • | • | • | • | • | • | • | | 6.4.1.2 |
| Sector Buffer | • | • | • | • | • | • | • | • | • | • | 6.3.4.1 |
| Scrolling Sector Buffer . Select Register, C | | • | • | • | • | • | • | • | • | • | T6-81 |
| Select Register, C | OTOL | | · | D == - | • | • | • | • | • | • | |
| Select Pins, 120-M | egapy. | ce D | TSK | DLIA | /e | • | • | • | . • | • | F6-12 |
| Selectable Options | • | • | • | • | • | • | • | • | • | • | т6-76 |

| Self-Test: | | | | | |
|--|--------|-------|-----------|------|-----------|
| Keyboard | | | • . | • | 4.2.1 |
| Keyboard Basic Assurance | | | • | | 4.2.1.1 |
| Keyboard Periodic | | • | 4.2 | .1, | 4.2.1.2 |
| OK Command | | | | • | 4.6.2 |
| Separators, Data | | | | | 5.1.1.2 |
| Sequence, Keyboard Power-Up | | | - | _ | 4.2.2 |
| Serial Interface, RS-232 | | | - | | 1.2.5 |
| Serial Port | · | • | 1 2 | 1 3 | . 2 6 5 |
| Signals | • | • | 2 | | т2-7 |
| 1 I/O Addresses | • | • | , di.i | n-23 | TC-23 |
| 2 I/O Addresses | • | • | וידה . | 2-15 | , IC 25 |
| Serial/Parallel Port Decode PAL Programm | nina T | nahla | 1.1 | • | TD-6 |
| D-1-4-/ 1 4-4-1-1 1 0 0 1 1 9 4 1 | | | • | | |
| Set Default Command | • | • | • | • | 4.5.0 |
| Set key Click volume Command | • | • | • | • | 4.5.1 |
| Set Typamatic Delay Command | • | • | • | • | 4.5.5 |
| Set Typamatic Rate Command | • | • | • | • | 4.5.5 |
| - · · · · · · · · · · · · · · · · · · · | • | • | • | • | 2.2.5.1 |
| Signals: | | | | | |
| Clear-to-Send | | • | • | • | 2.6.5.1 |
| Color Display Unit/Controller Interi | | | | | |
| Control | • | | • | | |
| Data Carrier Detect | | | | | |
| Data Terminal Ready | • | | • | • | 2.6.5.5 |
| Data-Set Ready | • | | • | • | 2.6.5.2 |
| Expansion Bus Interface | • | | • | 2. | 7, T2-9 |
| Keyboard Connector | | | | | T4-2 |
| Keyboard Interface | • | | • | | 2.6.3 |
| Monochrome Display Unit/Controller | | | | | T6-90 |
| Optical Mouse Interface | | | | _ | T6-100 |
| Parallel Printer Port | | | | | T2-5 |
| PC-AT Mode Controller/Monitor Inter: | | | | • | T6-71 |
| PC-AT Mode CRT Controller Expansion | | | | | T6-73 |
| PC-AT Mode/TI Mode Controller Inter: | | | | • | |
| | | | | • | |
| | • | • • | | | 2.6.5.6 |
| | | | | | 2.6.5.4 |
| Ring Indicator | | | | | |
| Serial Port | | | • | • | |
| Tape Controller/Expansion Bus Inter | race | • • | • | • | T6-51 |
| Tape Drive Interface | | • • | • | • | T6-46 |
| TI Mode CRT Controller Expansion In | | ce . | • | • | T6-59 |
| TI Mode CRT Controller/Monitor Inter | | • | • | • | T6-57 |
| TI Mode/PC-AT Mode Controller Inter: | | | • | • | т6-58 |
| 1.2-Megabyte Floppy Disk Drive Inte | rface | • | • | • | Т6-3 |
| 128-Kilobyte RAM Expansion Kit Inter | rface | • | • | • | 6.2.1.1 |
| 512-Kilobyte RAM Expansion Kit Inter | rface | | • | | 6.2.2.1 |
| Single-Drive Floppy System | | | • . | | 1.3.1 |
| Slave Interrupt Controller I/O Addresse | | | • | TB- | 8, TC-8 |
| Slots, Expansion | | | • - | | · ^ ~ ~ ~ |
| Software: | - | • | - | - | |
| BUSINESS-PRO Computer | | | _ | | . 1.1 |
| Doort | • | • | • | • | 2 2 5 1 |

| Specifications: | ; | | | | | | | | | | | | |
|--|---------|--------|---------|--------|-----------|---------|------|----|-----|------|-----|----------|----------|
| BUSINESS-PE Color Displ Disk Drive Monochrome Optical Mou PC-AT CRT (Tape Contro Tape Drive TI Mode CRT | 30 . | | • | | | • | | | | | 1.4 | , T1 | -1 |
| Color Displ | Lay Un: | it Pe | erfo | rmanc | ce | • | • | • | • | • | | T6- | 88 |
| Disk Drive | Power | Coni | nect | or . | | • | | | • | | | Т3 | -6 |
| Monochrome | Displa | av Uı | nit : | Perfo | orma | nce | | | | | | Т6- | 94 |
| Optical Mou | ıse Pe: | rfori | manc | e. | | _ | | • | • | | | T6-1 | 02 |
| PC-AT CRT (| Contro | ller | | | | _ | _ | _ | _ | _ | _ | Т6- | 75 |
| Tape Contro | oller i | Perf | orma | nce . | | • | • | | | | | т6− | 55 |
| Tape Drive | Perfo. | rman | 76 | | • | • | • | • | • | • | • | Ψ6- | 49 |
| TT Mode CR | r Cont | rolla | or D | erfoi | · ·man | · Ce | • | • | • | • | • | т6- | 60 |
| Winghester | Dick (| 2021: | roll | CI 101 | man | | • | • | • | • | • | т6- | 1 a |
| Winchester 1.2-Megabyt | PLSK (| 0011 L | Dier | Driz | 70 | • | • | • | • | • | • | то то | 1) -6 |
| 21-Mogabyt | o Diak | bby i | DISK | ONFO | eman | • | • | • | • | • | • | m6- | ი ეი |
| 21-Megabyte | S DISK | DET | ve P | error | rman | ce | • | • | • | • | • | me- | 47 21 |
| 40-Megabyte | 3 DISK | Dri | ve P | erioi | rman | ce | • | • | • | • | • | T.O. | |
| 72-Megabyte | e Disk | Dri | ve P | erioi | rman | ce | • | • | • | • | • | T6- | |
| 120-Megaby | te Dis | K Dr | ive | Perio | orma | nce | • | • | • | • | • | T6- | |
| 360-Kilobyt 512-Kilobyt | ce Flo | ББА 1 | Disĸ | Dri | 7e | • | • | • | • | • | • | T6- | ΤÛ |
| 512-Kiloby | te RAM | Exp | ansi | on Ki | it | • | • | • | • | • | . (| 5.2.2 | . 2 |
| Standard Config | guratio | ons, | BUS | INESS | S-PR | O Co | mput | er | • | • | • | . 1 | . 3 |
| Status: | | | | | | | | | | | | | |
| Port . Register, N Registers | • | • | • | • | | • | • | • | . 6 | .4.] | 7 , | , т6- | 82 |
| Register, N | Main | • | • | | • | • | • | • | • | • | • | Т5 | -6 |
| Registers | • | | • | | | | | • | | • | | 5.1.2 | . 3 |
| Subsystem, I/O | • | • | • | | • | • | • | | | • | | . 2 | .6 |
| Switches: | | | | | | | | | | | | | |
| Main Logic | Board | | • | | | | | | • | | | 2.6 | .3 |
| Port-Select | tion | | | • | | | | | | | | Т6- | 97 |
| Port-Select 40-Megabyte | e Disk | Dri | ve | | | | | | • | | | F6- | 11 |
| Symbol Definit: | ions | _ | _ | _ | _ | | | | | _ | | Т5 | -9 |
| Symbol Definit: Synchronization | n. Tim | ina . | and | | - | | | | | | . (| 5.4.1 | . 4 |
| System: | / | *3 | u II u | • | • | • | : | • | • | • | | | |
| Addresses, | Contr | olle | r | | | | | | | | | 6 3 | 4 |
| Interrupt | COHCL | OTTC. | - | • | • | • | • | • | • | • | • | 2 6 | 7 |
| INCCITUPE | • | • | • | • | • | • | • | • | • | • | • | מיים | - 3 |
| I/O Maps Mass Stora | • | • | • | • | • | • | • | • | • | • | • . | ו כו | |
| Mass Storag | Je | • | • | • | • | • | • | • | • | • | • | L. Z. I | . 4 |
| Memory . Memory Map Memory Map | | • | • | • | • | • | • | • | • | • | • | . Z | .4 |
| Memory Map | , CRT | • | • | • | • | • | • | • | • | • | • | 1.0- | 0 2 |
| Memory Map | (Real | Mod | e) - | • | • | • | • | • | • | • | • | TA | T |
| Memory Map | | ual/ | Prot | ecte | oM b | de) | • | • | • | • | • | TA | |
| Power Suppi | lу | • | • | • | • | • | • | • | • | • | | 1.3.3 | |
| Reset . | • | • | • | • | • | • | • | • | • | • | | 2.2.5 | |
| ${	t ROMs}$. | • | • | • | • | • | • | • | • | • | • | • | 2.4 | |
| Single-Dri | ve Flo | рру | • | | • | • | • | | • | • | • | 1.3 | |
| Tape . | • | • | • | | | • | | | • | • | • | 6.3. | 10 |
| Unit . | | | • | | • | | | | | • | | 1.2 | .1 |
| Unit Enclos | | | | • | | | | | | | • | 1.3 | |
| Winchester | | • | | | | | • | | | | | 1.3 | |
| System Unit-to- | | ard: | | | | | • | | | | | | |
| Commands | | | _ | _ | _ | _ | _ | | | _ | | . 4 | . 5 |
| Transmissi | on . | | - | - | - | _ | _ | _ | _ | _ | | 4.4 | |
| Transmissi | | ina | | | - | | | | | | | F4 | |
| | | | | | | • | • | • | - | • | • | | |

| Mahulatai Information | |
|---|-------|
| Tabulated Information: | |
| Color Display Unit 6.4. | |
| Monochrome Display Unit 6.4. | |
| • | 6.2 |
| Tape Drive 6.3.10 | |
| TI Mode CRT Controller 6.4. | 1.1 |
| TI Mode RS-232 Serial Interface 6. | 5.2 |
| Winchester Disk Controller 6.3. | 3.3 |
| 1.2-Megabyte Floppy Disk Drive 6.3. | |
| 21-Megabyte Disk Drive 6.3. | |
| 40-Megabyte Disk Drive 6.3. | |
| 72-Megabyte Disk Drive | |
| 120-Megabyte Disk Drive | |
| 260 vilebet a Dlamar Dieb Deiter | |
| 360-Kilobyte Floppy Disk Drive 6.3. | |
| Tape Controller: | |
| Drive 6.3.1 | |
| J , | -53 |
| | -51 |
| Jumper Settings | -52 |
| | -55 |
| | -56 |
| | -54 |
| Registers . | |
| Tano Drivo. | . 10 |
| Tape Drive: | ^ ^ |
| Features 6.3.1 | |
| | -46 |
| Kit 6.3.1 | |
| | -49 |
| | -48 |
| Power Requirements | -50 |
| Tabulated Information 6.3.1 | 0.2 |
| | -47 |
| | 3.5 |
| Terminator: | J.J |
| 40-Megabyte Disk Drive | _ 1 1 |
| | |
| | -12 |
| TI Mode | |
| TI Compatible Timer | |
| TI Mode CRT Controller 6.4. | |
| Expansion Interface Signals | -59 |
| Kit 6.4. | 1.1 |
| Monitor Interface Signals | -57 |
| PC-AT Mode Controller Interface Signals T6 | -58 |
| | -60 |
| Tabulated Information 6.4. | |
| | B-1 |
| | |
| | 6.5 |
| | -96 |
| | 5.1 |
| | 2-6 |
| Tabulated Information 6. | 5.2 |

| TI Mode Timer I/O Addre | sses | | • | | | • | • | | • | $\mathtt{TB-l}$ |
|---|-------|-------|------|-------|-----|-----|---|-----|------|-------------------------|
| Timer: | | | | | | | | | | |
| PC-AT Compatible | • | • | • | • | • | • | • | • | • | 2.6.6.2 |
| TI Compatible . | • | • | • | • | • . | • | • | • | • | 2.6.6.1 |
| Timing: | | | | | | | | | | |
| CRT | • | • | • | • | • | • | | | | , T6-83 |
| Keyboard Transmissi | on. | • | • | • | | • | | | | F4-5 |
| Processor-Driven Cy | cle | • | • | | | • | • | | | F2-4 |
| Services | | | | • | | | | • | | 2.6.6 |
| System Unit-to-Keyb | oard | l Tra | nsmi | ssion | 1 | | | • | | F4-6 |
| Timing and Synchronizat | | • | | | | • | | | | 6.4.1.4 |
| TIPC Compatibility . | | • | | | | | | 6.4 | .1.5 | , т6-70 |
| Transfers, Keyboard Dat | | _ | | • | | _ | _ | _ | _ | 2.6.3.1 |
| Transmission: | | • | • | • | • | Ť | • | Ţ | • | |
| Aborted Keyboard | | | | | | | | | | 4.4.1.2 |
| Inhibited Keyboard | • | • | • | • | • | • | • | • | | 4.4.1.3 |
| | | | | | | | | • | | 4.4.1 |
| | • | • | • | • | • | • | • | ٠ | | |
| Process, Keyboard | • | • | • | • | • | • | • | • | | 4.4.1.1 |
| System Unit-to-Keyb | oard | ι. | • | • | • | • | • | • | • | 4.4.2 |
| Timing, Keyboard | • | • | • | • | • | • | • | • | • | F4-5 |
| Typamatic | • | | • | | • | • | • | • | • | 4.1.1 |
| Turn Mode Indicator LED | s Or | 1/011 | Con | nmand | • | • | • | • | • | 4.5.2 |
| Two-Drive Controller Co | onfig | jurat | ion | • | • | . • | • | • | F6- | -2, F6-3 |
| Typamatic: | | | | | | | | | | |
| Rate | • | • | • | • | • | • | • | • | • | T4-3 |
| Transmission . | • | • | • | • | • | • | • | • | • | 4.1.1 |
| | | | | | | | | | | |
| Units: | | | | | | | | | | |
| Central Processing | • | • | • | • | • | • | • | | | 1.1, 2.2 |
| Color Display . | • | • | • | • | • | • | • | | | 6.4.2 |
| Display Microprocessor . Monochrome Display | • | • | • | • | | • | • | • | • | 1.2.3 2.2.1 6.4.3 |
| Microprocessor . | • | • | • | • | | | • | • | • | 2.2.1 |
| Monochrome Display | • | | | • | | | | | | 6.4.3 |
| System | | | • | | | | | | | 1.2.1 |
| - | | | | | | | | | | |
| Values, CRTC Programmin | nar | _ | | | | • | _ | | _ | т6-63 |
| Vertical Blanking . | | | | | | | | | • | 6.4.1.2 |
| Video: | • | • | • | • | • | • | • | • | • | 0.1.1.2 |
| AC Parameters . | | | | | | | | | | T6-61 |
| Controllers | • | • | • | • | • | • | • | • | • | 6.4.1 |
| | • | • | • | • | • | • | • | • | • | |
| Memory | • | • | • | • | • | • | • | • | • | 6.4.1.2 |
| Options | • | • | • | • | • | • | • | • | • | 6.4 |
| Port | | • | _ • | • | • | • | • | • | • | 6.4.1.7 |
| Video AC Parameters, Co | olor | Disp | lay | Unit | • | • | • | | • | T6-86 |
| Volume, Key Click . | • | • | • | • | • | • | • | | • | 4.1.3 |
| | | | | | | | | | | |
| Wait-State: | | | | | | | | | | |
| Control | | • | • | • | • | •, | • | • | | 2.3 |
| Control Logia | | | | | | | | | | 2 2 |

| Winchester Disk Controller | • | | | • | • | • | • | 6.3.3 |
|--------------------------------------|----------|------------|----|--------|-------|-------|-------|--|
| Commands | | | • | | | | • | T6-22 |
| Control Connector . | | | | | | Т | 5-12, | T6-13 |
| Data Connector | • | | | Т6-14, | т6−1 | | | T6-17 |
| Diagrams | • | • | | | | | _ | .3.3.2 |
| Diagrams Functional Block Diagram | • | • | | • | | | | F6-1 |
| vir | L | • | •, | | • | • | • | 2 2 1 |
| Alt | • | • | • | | • | • | . 0 | . J . J . T |
| Kit | • | • | • | | • | • | • . | .3.3.1 T6-19 .3.3.3 .3.5.1 T6-25 1.3.2 1.1.1 .1.1.2 |
| Tabulated Information | • | • | • | | • | | . 6 | .3.3.3 |
| Winchester Disk Drives . | • | • | • | | | 6.3 | .5, 6 | .3.5.1 |
| | | | | | | • | • | T6-25 |
| System | • | | • | | | • | . • | 1.3.2 |
| Workstation Applications | | • | | | | | | 1.1.1 |
| Write Precompensation . | • | | | | | | . 5 | .1.1.2 |
| Write Data Command | _ | _ | | | | | . 5 | .1.2.2 |
| | • | • | • | • | • | | | |
| Zero-Wait-State Memory Cycle | <u> </u> | | | | | | • | 2.3.1 |
| 1.2-Megabyte Floppy Disk Dri | 77.0 | | | | 5 1 | ٦ , | 6 2 I | , T6-3 |
| | | • | • | • | . 5.1 | • + / | J.J.I | |
| Features Interface Signals . | • | • | • | | | • | | .3.1.1 |
| interface Signals . | • | • | • | • | | • | • | T6-3 |
| Jumper Settings | • | • | • | • | | • | • | T6-5 |
| Jumper Settings Kit | • | • | • | • | | • | . 6 | T6-5 |
| Power Connector | • | • | • | • | | • | • | T6-4 |
| Power Requirements . | • | | | • | | | | т6-7 |
| Specifications | | | | • | | • | | T6-6 |
| Tabulated Information | | _ | | • | | _ | . 6 | .3.1.3 |
| 21-Megabyte Disk Drive | | | | • | | • | _ | 6.3.6 |
| Configuring | • | • | • | • | • | • | . 6 | .3.6.3 |
| Control Connector | • | • | • | • | • • | • | . 0 | T6-26 |
| Data Connector . | • | • | • | • | • | • | • | T6-27 |
| Data Connector | • | • | • | • | • | • | • | |
| Kit Performance Specification | • | • | • | • | | • | | .3.6.1 |
| Performance Specification | ons | • | • | • | • • | • | • | |
| Power Connector Power Requirements . | • | • | • | • | | | • | T6-28 |
| Power Requirements . | • | • | • | • | | | • | T6-30 |
| Tabulated Information | | • | | • | | | . 6 | .3.6.2 |
| 40-Megabyte Disk Drive . | | | | • | | | | 6.3.7 |
| Configuring | _ | _ | _ | | | _ | | .3.7.3 |
| Control Connector . | • | - | • | | • | • | • | T6-31 |
| Data Connector | • | • | • | • | • | • | • | T6-32 |
| | • | •. | • | • | • • | • | • | T6-35 |
| DC Power Requirements | • | • | • | • | • | • | • | |
| Kit | • | • | • | • | • • | • | . 0 | .3.7.1 |
| Performance Specification | ons | • | • | • | • • | • | • | T6-34 |
| Power Connector | • | • | • | • | | • | • | T6-33 |
| Switches | • | | | • | | • | • | F6-11 |
| Tabulated Information | • | | | • | | | . 6 | 5.3.7.2 |
| Terminator | | | | • | | | | F6-11 |
| 72-Megabyte Winchester Disk | Driv | <i>т</i> е | | • | | | • | 6.3.8 |
| Configuring | | _ | - | | | - | . 6 | 3.8.3 |
| | | • | • | • | • | • | | T6-36 |
| | • | | • | • | • • | • | • | T6-37 |
| Data Connector | • | • | • | • | • | • | • | |
| DC Power Requirements | • | | | • | | • | • | T6-40 |

| Kit | | • | • | • | • | • | . 6.3.8.1 |
|--------------------------------|---|---|-----|---|---|----|-------------|
| Performance Specifications | • | • | • | • | • | • | . Т6-39 |
| | | • | • | • | • | • | . Т6-38 |
| Tabulated Information . | | • | • | • | • | | . 6.3.8.2 |
| 120-Megabyte Disk Drive | | | | • | | • | . 6.3.9 |
| Configuring | | • | • | • | • | • | . 6.3.9.3 |
| Control Connector | | | • | | • | • | . T6-41 |
| Data Connector | | • | • | | • | • | . T6-42 |
| Kit | | | | | • | • | . 6.3.9.1 |
| Performance Specifications | • | • | | | • | • | . т6-44 |
| Power Connector | | | | • | | • | . T6-43 |
| Select Pins | • | | | • | • | | . F6-12 |
| Tabulated Information . | | | • | • | • | • | . 6.3.9.2 |
| Terminator | | | • | • | • | | . F6-12 |
| 128-Kilobyte RAM Expansion Kit | • | • | | • | • | | . 6.2.1 |
| Interface Signals | | • | • | • | • | • | 6.2.1.1 |
| Specifications | • | • | • | • | • | | . 6.2.1.2 |
| 360-Kilobyte Floppy Disk Drive | | • | | • | | 5. | .1.1, 6.3.2 |
| Jumper Settings | | • | • | | | • | . Т6-9 |
| Kit | • | • | | • | • | • | . 6.3.2.1 |
| Power Connector | | • | | | • | • | . т6-8 |
| Power Requirements | | • | . • | • | | • | . T6-11 |
| Specifications | | • | • | • | | • | . T6-10 |
| Tabulated Information . | | | • | | | • | . 6.3.2.2 |
| 512-Kilobyte RAM Expansion Kit | | | • | • | • | • | . 6.2.2 |
| Interface Signals | • | • | • | • | • | • | . 6.2.2.1 |
| Specifications | | | • | | • | | . 6.2.2.2 |
| 8254-2 Timer I/O Addresses . | | | | _ | | | . TB-4 |

USER'S RESPONSE SHEET

| Manual Date: | I | Date of This Letter: |
|---|---|---|
| User's Name: | Т | elephone: |
| Company: | | Office/Department: |
| Street Address: | | |
| City/State/Zip Code:_ | | |
| Please list any discrepa the following space. include them. Thank y | ancy found in this manual by page. If there are any other suggestions ou. | , paragraph, figure, or table num that you wish to make, feel fi |
| Location in Manual | Commen | t/Suggestion |
| - | | |
| | | |
| | | |
| | | |
| | ····· | |
| | | |
| | | |
| | | |
| | | |
| | | |

NO POSTAGE NECESSARY IF MAILED IN U.S.A. FOLD ON TWO LINES (LOCATED ON REVERSE SIDE), TAPE AND MAIL **FOLD**



BUSINESS REPLY MAIL

FIRST CLASS

PERMIT NO. 7284


DALLAS, TX

POSTAGE WILL BE PAID BY ADDRESSEE

TEXAS INSTRUMENTS INCORPORATED DATA SYSTEMS GROUP

ATTN: TECHNICAL PUBLICATIONS P.O. Box 2909 M/S 2146 Austin, Texas 78769

NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES



Cover Part No. 2310002-0001

Printed in U.S.A.

