

# MOS Memory Commercial and Military Specifications

# Data Book

## MOS Memory Data Book

Commercial and Military Specifications







#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

General Information	
Selection Guide	2
Definition of Terms	3
DRAMs	4
SDRAM/VRAMs	5
SIMMS	6
EPROMs/OTP PROMs/Flash EEPROMs	7
Military Products	8
Military Products  Mechanical Data	9
Mechanical Data	9



#### INTRODUCTION

The 1995 MOS Memory Data Book from Texas Instruments includes complete detailed specifications on the expanding MOS Memory product line including Dynamic Random Access Memories (DRAMs), Single-In-Line Memory Modules (SIMMs), Erasable Programmable Read-Only Memories (EPROMs), One-Time Programmable Read-Only Memories (OTP PROMs), Electrically Erasable Programmable Read-Only Memories (Flash Memories), and Video RAMs (VRAMs). Also included are military specifications for DRAMs, EPROMs, and VRAMs.

The data book is divided into 12 chapters. Below you will find a brief description of each chapter.

Chapter 1. General Information — Includes an alphanumeric index for quickly finding device numbers and a part number guide with ordering information.

Chapter 2. Selection Guide — An easy-to-use reference guide that includes specific device information. Page numbers are also shown for easy access to the detailed specifications.

Chapter 3. Glossary/Timing Conventions/Data Sheet Structure — Defines terms and standards used throughout the data book.

Chapter 4-8. Product specifications for more than 100 devices can be found in these sections.

Chapter 9. Mechanical Data — Detailed package drawings and specifications are shown in this section.

Chapter 10. Logic Symbols — Includes an explanation and examples of the IEEE standard.

Chapter 11. Quality and Reliability — Details selected processes and the philosophies of Texas Instruments that are used to ensure high quality standards.

Chapter 12. Electrostatic Discharge Guidelines — Because all MOS Memory devices are ESD-sensitive, handling guidelines are included.

For ordering information or further assistance, please contact your nearest Texas Instruments Sales Office or Distributor as listed in the back of this book.

#### PRODUCT STAGE STATEMENTS

Product stage statements are used on Texas Instruments data sheets to indicate the development stage(s) of the product(s) specified in the data sheets.

If all products specified in a data sheet are at the same development stage, the appropriate statement from the following list is placed in the lower left corner of the first page of the data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

If not all products specified in a data sheet are at the PRODUCTION DATA stage, then the first statement below is placed in the lower left corner of the first page of the data sheet. Subsequent pages of the data sheet containing PRODUCT PREVIEW information or ADVANCE INFORMATION are then marked in the lower left-hand corner with the appropriate statement given below:

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

### Contents

<b>CHAPTER 1.</b>		. INFORMATION
Alphanumeric Ir	ndex	1-3
Ordering Inform	ation	
DRAM/SE	DRAM	
DRAM		1-5
Standard I	DRAM Module	1-6
Differentia	ted DRAM Module	
EPROMs/	FLASH/OTP	
		1-9
CHAPTER 2	. SELECTIO	N GIIDE
		(DRAM) 2-3
		2-9
		VRAM)
	•	IMMS)
_		
		y Memory (EPROM)
		2-10 2-17 2-17
One-fille Flogi		
CHAPTER 3		ON OF TERMS/TIMING CONVENTIONS
		emories 3-3
		eristics 3-7
Timing Diagram	Conventions	3-13
CHAPTER 4	. DYNAMIC	RANDOM-ACCESS MEMORY (DRAM)
TMS44460	4194304-bit	(1024K × 4) Enhanced Page Mode, Quad CAS 4-5
TMS44460P	4194304-bit	(1024K × 4) Enhanced Page Mode, Quad CAS, Low Power 4-5
TMS46460	4194304-bit	(1024K × 4) Low Voltage, Quad CAS 4-5
TMS46460P	4194304-bit	(1024K × 4) Low Voltage, Quad CAS, Low Power 4-5
TMS44100	4194304-bit	(4096K × 1) Enhanced Page Mode 4-27
TMS44100P	4194304-bit	(4096K × 1) Low Power 4-27
TMS46100	4194304-bit	(4096K × 1) Low Voltage 4-27
TMS46100P	4194304-bit	(4096K × 1) Extended Refresh 4-27
TMS44400	4194304-bit	(1 024K × 4) Enhanced Page mode 4-51
TMS44400P	4194304-bit	(1024K × 4) Low Power 4-51
TMS46400	4194304-bit	(1 024K × 4) Low Voltage 4-51
TMS46400P	4194304-bit	(1024K × 4) Extended Refresh 4-51
TMS44165	4194304-bit	(256K × 16) Enhanced Page Mode
TMS44165P	4194304-bit	(256K × 16) Low Power 4-73
TMS45160	4194304-bit	(256K × 16) Enhanced Page Mode
TMS45160P	4194304-bit	(256K × 16) Low Power 4-93

TMS45165	4194304-bit	(256K x 16) Enhanced Page Mode
TMS45165P	4194304-bit	(256K × 16) Low Power
TMS416400	16777216-bit	(4096K × 4) Enhanced Page Mode 4-135
TMS416400P	16777216-bit	(4096K × 4) Enhanced Page Mode 4-135
TMS417400	16777216-bit	(4096K × 4) Enhanced Page Mode 4-135
TMS417400P	16777216-bit	(4096K × 4) Enhanced Page Mode 4-135
TMS426400	16777216-bit	(4096K × 4) Low Voltage 4-135
TMS426400P	16777216-bit	(4096K × 4) Low Voltage, Low Power 4-135
TMS427400	16777216-bit	(4096K × 4) Low Voltage 4-135
TMS427400P	16777216-bit	(4096K × 4) Low Voltage, Low Power 4-135
TMS416160	16777216-bit	(1024K x 16) Enhanced Page Mode 4-163
TMS416160P	16777216-bit	(1024K × 16) Low Power 4-163
TMS426160	16777216-bit	(1 024K × 16) Low Voltage 4-163
TMS426160P	16777216-bit	(1024K x 16) Low Voltage, Low Power 4-163
TMS418160	16777216-bit	(1024K x 16) Enhanced Page Mode 4-163
TMS418160P	16777216-bit	(1 024K × 16) Low Power 4-163
TMS428160	16777216-bit	(1 024K × 16) Low Voltage 4-163
TMS428160P	16777216-bit	(1024K × 16) Low Voltage, Low Power 4-163
TMS464400	67108864-bit	(16384K × 4) Enhanced Page Mode 4-187
TMS464400P	67108864-bit	(16384K × 4) Enhanced Page Mode, Low Power 4-187
TMS464800	67108864-bit	(8 192K × 8) Enhanced Page Mode 4-187
TMS464800P	67108864-bit	(8192K x 8) Enhanced Page Mode, Low Power 4-187
TMS464160	67108864-bit	(4096K × 16) Enhanced Page Mode 4-187
TMS464160P	67 108 864-bit	(4096K x 16) Enhanced Page Mode, Low Power 4-187
TMS416169	16777216-bit	(1 024K x 16) Extended Data Out Mode 4-191
TMS416169P	16777216-bit	(1024K x 16) Extended Data Out Mode, Low Power 4-191
TMS418169	16777216-bit	(1024K x 16) Extended Data Out Mode 4-191
TMS418169P	16777216-bit	(1024K x 16) Extended Data Out Mode, Low Power 4-191
TMS426169	16777216-bit	(1024K x 16) Extended Data Out Mode, Low Voltage 4-191
TMS426169P	16777216-bit	(1024K x 16) Extended Data Out Mode, Low Voltage, Low Power 4-191
TMS428169	16777216-bit	(1024K x 16) Extended Data Out Mode, Low Voltage 4-191
TMS428169P	16777216-bit	(1024K x 16) Extended Data Out Mode, Low Voltage, Low Power 4-191
CHAPTER 5.		NOUS DRAM (SDRAM)
TMCcocaoo		IDOM-ACCESS MEMÓRY (VRAM)
TMS626402	16777216-bit	(4096K × 4) Synchronous DRAM
TMS626802	16777216-bit	
TMS55160	4194304-bit	(256K × 16) Multiport Video RAM
TMS55165	4194304-bit	(256K × 16) Multiport Video RAM
TMS55161	4194304-bit	(256K × 16) Multiport Video RAM
TMS55166	4194304-bit	(256K x 16) Multiport Video RAM

CHAPTER 6.	SINGLE-IN-I	LINE MEMORY MODULES (SIMMS)
TM4100GAD8	4 Mbyte	(4096K × 8) Single-Sided (Solder-tabbed) 6-3
TM497GU8	4 Mbyte	(4096K × 8) Single-Sided (Solder-tabbed) 6-9
TM4100EAD9	4 Mbyte	(4096K × 9) Single-Sided (Solder-tabbed) 6-15
TM497EU9	4 Mbyte	(4096K × 9) Single-Sided (Solder-tabbed) 6-23
TM124BBK32	4 Mbyte	(1 024K × 32) Single-Sided (Gold-tabbed) 6-29
TM124BBK32S	4 Mbyte	(1 024K × 32) Single-Sided (Solder-tabbed) 6-29
TM248CBK32	8 Mbyte	(2048K × 32) Double-Sided (Gold-tabbed) 6-29
TM248CBK32S	8 Mbyte	(2048K × 32) Double-Sided (Solder-tabbed) 6-29
TM124BBK32F	4 Mbyte	(1 024K × 32) Single-Sided (Gold-tabbed) 6-39
TM124BBK32U	4 Mbyte	(1 024K × 32) Single-Sided (Solder-tabbed) 6-39
TM248CBK32F	8 Mbyte	(2048K × 32) Double-Sided (Gold-tabbed) 6-39
TM248BK32U	8 Mbyte	(2048K × 32) Double-Sided (Solder-tabbed) 6-39
TM497BBK32	16 Mbyte	(4096K × 32) Single-Sided (Gold-tabbed) 6-47
TM497BBK32S	16 Mbyte	(4096K × 32) Single-Sided (Solder-tabbed) 6-47
TM893CBK32	32 Mbyte	(8192K × 32) Double-Sided (Gold-tabbed) 6-55
TM893CBK32S	32 Mbyte	(8192K $\times$ 32) Double-Sided (Solder-tabbed)
TM124MBK36B	4 Mbyte	(1 024K × 36) Single-Sided (Gold-tabbed)
TM124MBK36R	4 Mbyte	(1024K × 36) Single-Sided (Solder-tabbed) 6-63
TM248NBK36B	8 Mbyte	(2048K × 36) Double-Sided (Gold-tabbed) 6-63
TM248NBK36R	8 Mbyte	(2048K × 36) Double-Sided (Solder-tabbed) 6-63
TM124MBK36F	4 Mbyte	(1024K × 36) Single-Sided (Gold-tabbed) 6-73
TM124MBK36U	4 Mbyte	(1024K $\times$ 36) Single-Sided (Solder-tabbed) 6-73
TM248NBK36F	8 Mbyte	(2048K $\times$ 36) Double-Sided (Gold-tabbed) 6-73
TM248NBK36U	8 Mbyte	(2048K × 36) Double-Sided (Solder-tabbed) 6-73
TM124MBK36C	4 Mbyte	(1024K × 36) Single-Sided (Gold-tabbed) 6-81
TM124MBK36S	4 Mbyte	(1024K x 36) Single-Sided (Solder-tabbed) 6-81
TM248NBK36C	8 Mbyte	(2048K $\times$ 36) Double-Sided (Gold-tabbed) 6-81
TM248NBK36S	8 Mbyte	(2048K x 36) Double-Sided (Solder-tabbed) 6-81
TM124MBK36G	4 Mbyte	(1024K $\times$ 36) Single-Sided (Gold-tabbed) 6-91
TM124MBK36V	4 Mbyte	(1024K $\times$ 36) Single-Sided (Solder-tabbed) 6-91
TM248NBK36G	8 Mbyte	(2048K × 36) Double-Sided (Gold-tabbed) 6-91
TM248NBK36V	8 Mbyte	(2048K x 36) Double-Sided (Solder-tabbed) 6-91
TM497MBK36A	16 Mbyte	(4096K $\times$ 36) Double-Sided (Gold-tabbed) 6-99
TM497MBK36Q	16 Mbyte	(4096K × 36) Double-Sided (Solder-tabbed) 6-99
TM497MBM36A	16 Mbyte	(4096K × 36) Single-Sided (Gold-tabbed) 6-107
TM497MBM36Q	16 Mbyte	(4096K × 36) Single-Sided (Solder-tabbed) 6-107
TM893NBM36A	32 Mbyte	(8192K $\times$ 36) Double-Sided (Gold-tabbed) 6-107
TM893NBM36Q	32 Mbvte	(8192K × 36) Double-Sided (Solder-tabbed) 6-107

CHAPTER 7.		E PROGRAMMABLE READ-ONLY MEMORY (EPROM) PROGRAMMABLE MEMORY (OTP)	
TMS28F512A	524288-bit	(64K × 8) 12-V Flash Memory	7-3
TMS28F010B	1 048 576-bit	(128K × 8) 12-V Flash Memory	7-25
TMS28F210	1 048 576-bit	(64K × 16) 12-V Flash Memory	
TMS28F020	2097152-bit	(256K × 8) Flash Memory	
TMS28F200BZT	2097152-bit	(256K × 8/512K × 16) Flash Memory	
TMS28F200BZB	2097152-bit	(256K × 8/512K × 16) Flash Memory	7-87
TMS28F400BZT	4194304-bit	(256K × 8/512K × 16) Flash Memory	7-115
TMS28F400BZB	4194304-bit	(256K × 8/512K × 16) Flash Memory	7-115
TMS27C256	262144-bit	(32K × 8) CMOS EPROM	7-143
TMS27PC256	262144-bit	(32K × 8) CMOS OTP PROM	7-143
TMS27C510	524288-bit	(64K × 8) CMOS EPROM	7-155
TMS27PC510	524288-bit	(64K × 8) CMOS OTP PROM	7-155
TMS27C512	524288-bit	(64K × 8) CMOS EPROM	7-167
TMS27PC512	524288-bit	(64K × 8) CMOS OTP PROM	7-167
TMS27C010A	1048576-bit	(128K × 8) CMOS EPROM	7-179
TMS27PC010A	1048576-bit	(128K × 8) CMOS OTP PROM	7-179
TMS27C210A	1048576-bit	(64K × 16) CMOS EPROM	7-191
TMS27PC210A	1048576-bit	(64K × 16) CMOS OTP PROM	7-191
TMS27C020	2097152-bit	(256K × 8) CMOS EPROM	7-201
TMS27PC020	2097152-bit	(256K × 8) CMOS OTP PROM	7-201
TMS27C040	4194304-bit	(512K × 8) CMOS EPROM	7-211
TMS27PC040	4194304-bit	(512K × 8) CMOS OTP PROM	7-211
TMS27C240	4194304-bit	(256K × 16) CMOS EPROM	7-221
TMS27PC240	4194304-bit	(256K × 16) CMOS OTP PROM	7-221
CHAPTER 8.	MILITARY F		
Military Introduction	on		. 8-3
DYNAMIC RAM	S		
SMJ44C256	1 048 576-bit	(256K × 4) Enhanced Page Mode	. 8-5
SMJ4C1024	1048576-bit	(1024K × 1) Enhanced Page Mode	8-25
SMJ44100	4194304-bit	(4096K × 1) Enhanced Page Mode	8-45
SMJ44400	4197304-bit	(1024K × 4) Enhanced Page Mode	8-65
SMJ416100	16777216-bit	(16385K × 1) Enhanced Page Mode	8-85
SMJ416400	16777216-bit	(4096K × 4) Enhanced Page Mode	8-105
SMJ416160	16777216-bit	(1024K × 16) Enhanced Page Mode	8-123
SMJ418160	16777216-bit	(1024K x 16) Enhanced Page Mode	8-123
VIDEO RAMS			
SMJ44C251B	1048576-bit	(256K × 4) Multiport Video RAM	8-145
SMJ55161	4194304-bit	(256K × 16) Multiport Video RAM	
SMJ55166	4194304-bit	(256K × 16) Multiport Video RAM	8-259

EPROMS			
SMJ27C128	131072-bit	(16K x 8) UV Erasable Programmable Read-Only Memory	. 8-319
SMJ27C040	4194304-bit	(512K × 8) UV Erasable Programmable Read-Only Memory	. 8-331
CHAPTER 9.	MECHANI	ICAL DATA	
MOS Memory Pro	oducts – Commer	rcial	9-5
MOS Memory Pro	oducts – Military .		9-31
CHAPTER 10.	LOGIC SY	MBOLS	
Explanation of IE	EE/IEC Logic Syr	mbols for Memories	10-3
CHAPTER 11.	QUALITY	AND RELIABILITY	
MOS Memory Pro	oducts Division Q	Quality and Reliability Information	11-3
CHAPTER 12.	ELECTRO	STATIC DISCHARGE GUIDELINES	
Guidelines for Ha	ndling Electrosta	tic-Discharge Sensitive Devices and Assemblies	12-3


General Information	1
Selection Guide	2
Definition of Terms	3
DRAMs	4
SDRAM/VRAMs	5
SIMMS	6
EPROMs/OTP PROMs/Flash EEPROMs	7
Military Products	8
Mechanical Data	9
Logic Symbols	10
Quality and Reliability	11
Electrostatic Discharge Guidelines	12

Alphanumeric Index		
SMJ27C040 8-331	TM497BBK326-47	TMS416400P 4-133
SMJ27C128 8-319	TM497BBK32S 6-47	TMS418160P 4-161
SMJ4C1024 8-25	TM497EU9 6-23	TMS418169 4-189
SMJ4161008-85	TM497GU8 6-9	TMS418169P 4-189
SMJ416160 8-123	TM497MBK36A 6-99	TMS426160 4-161
SMJ416400 8-105	TM497MBK36Q 6-99	TMS426160P 4-161
SMJ418160 8-123	TM497MBM36A 6-107	TMS426169 4-189
SMJ44C251B 8-145	TM497MBM36Q 6-107	TMS426169P 4-189
SMJ44C256 8-5	TM893CBK326-55	TMS426400 4-133
SMJ441008-45	TM893CBK32S 6-55	TMS426400P 4-133
SMJ444008-65	TM893NBM36A 6-107	TMS427400 4-133
SMJ55161 8-197	TM893NBM36Q 6-107	TMS427400P 4-133
SMJ55166 8-259	TMS27C010A 7-181	TMS428160 4-161
TM124BBK32 6-29	TMS27C020 7-203	TMS428160P 4-161
TM124BBK32F 6-39	TMS27C040 7-213	TMS428169 4-189
TM124BBK32S 6-29	TMS27C210A 7-193	TMS428169P 4-189
TM124BBK32U 6-39	TMS27C240 7-223	TMS44100 4-25
TM124MBK36B 6-63	TMS27C256 7-145	TMS44100P 4-25
TM124MBK36C 6-81	TMS27C510 7-157	TMS44165 4-71
TM124MBK36F 6-73	TMS27C512 7-169	TMS44165P 4-71
TM124MBK36G 6-91	TMS27PC010A 7-181	TMS444004-49
TM124MBK36R 6-63	TMS27PC020 7-203	TMS44400P 4-49
TM124MBK36S 6-81	TMS27PC040 7-213	TMS451604-71
TM124MBK36U 6-73	TMS27PC210A 7-193	TMS45160P 4-71
TM124MBK36V 6-91	TMS27PC240 7-223	TMS45165 4-113
TM248CBK326-29	TMS27PC256 7-145	TMS45165P 4-113
TM248CBK32F 6-39	TMS27PC510 7-157	TMS461004-25
TM248CBK32S 6-29	TMS27PC512 7-169	TMS46100P 4-25
TM248CBK32U 6-39	TMS28F010B7-25	TMS464004-49
TM248NBK36B 6-63	TMS28F0207-67	TMS46400P 4-49
TM248NBK36C 6-81	TMS28F2007-89	TMS464160 4-185
TM248NBK36F 6-73	TMS28F2107-47	TMS464400 4-185
TM248NBK36G 6-91	TMS28F400 7-117	TMS464800 4-185
TM248NBK36R 6-63	TMS28F512A 7-3	TMS551605-79
TM248NBK36S 6-81	TMS416160 4-161	TMS55161 5-191
TM248NBK36U 6-73	TMS416160P 4-161	TMS55165 5-135
TM248NBK36V 6-91	TMS416169 4-189	TMS55166 5-251
TM4100EAD96-15	TMS416169P 4-189	TMS626402 5-3
TM4100GAD8 6-3	TMS416400 4-133	TMS626802 5-41
	•	




#### **DRAM/VRAM/FMEM Ordering Information**

Orders for DRAMs and VRAMs described in this book should include an eight-part number as explained in the following example:



#### **DRAM Ordering Information**

Orders for the 4 Meg and 16 Meg and 64 Meg DRAMs described in this book should include an eight-part number as explained in the following example:




#### **Standard DRAM Module Ordering Information**

Orders for the standard DRAM Modules described in this book should include a seven-part number as explained in the following example:

1. Prefix:		TM	024	E	AD 9	) -1	0
TM	Commercial TI MOS Module	_	İ				
2. Memory Devi	ce:			1. 3			
024 4100 16100	1 Meg DRAM, Enhanced Page Mode 4 Meg DRAM, Enhanced Page Mode 16 Meg DRAM, Enhanced Page Mode	9					
3. Pinout Config	uration:		<del></del>		1 1		
E G							
4. Board Dimen	sions:				.		
AD BD							
5. Word Width (	Output:						
8 x							
6. Speed Desig	nator: ————						
- 70 70	) ns ) ns ) ns						
	00 ns						
	Range: C to 70°C C to 70°C (1 Meg only)						


#### **Differentiated DRAM Module Ordering Information**

Orders for the mixed DRAM Modules described in this book should include an eight-part number as explained in the following example:



#### EPROM, FLASH, OTP Ordering Information


Orders for EPROMs, OTPs, and Flash Memories described in this book should include a nine-part number as explained in the following example:





#### **VRAM Ordering Information**

Orders for 4 Meg VRAMs described in this book should include an eight-part number as explained in the following example:



General Information	1
Selection Guide	2
Definition of Terms	3
DRAMs	4
SDRAM/VRAMs	5
SIMMS	6
EPROMs/OTP PROMs/Flash EEPROMs	7
Military Products	8
Mechanical Data	9
Logic Symbols	10
Quality and Reliability	11
Electrostatic Discharge Guidelines	12

#### DRAM

	ORGANIZATION		MAX ACCESS	POWER		POWER PATION					
DENSITY	(WORDS × BITS)	DEVICE NUMBER	TIME (ns)	SUPPLY (V)	ACTIVE (mW)	STAND- BY (mW)	PINS	PACKAGET	S PACKAGE†	NOTES	PAGE
1024K	1024K × 1	SMJ4C1024-80 SMJ4C1024-100 SMJ4C1024-120 SMJ4C1024-150	80 100 120 150	5 ± 10%		22	18, 20, 20/26	HJ, FQ, HL,JD, HK, SV	Military	8-25	
10241	256K × 4	SMJ44C256-80 SMJ44C256-100 SMJ44C256-120 SMJ4C1024-150	80 100 120 150	5 ± 10%			20/26	HJ, FQ, HL,JD, HK, SV	Military	8-5	
		TMS44460-60 <sup>‡</sup> TMS44460-70 <sup>‡</sup> TMS44460-80 <sup>‡</sup>	60 70 80	5 ± 10%	578 495 440	11	24/26	DJ, DGA	CMOS Enhanced Page Mode Quad CAS	4-5	
		TMS44460P-60 <sup>‡</sup> TMS44460P-70 <sup>‡</sup> TMS44460P-80 <sup>‡</sup>	60 70 80	5 ± 10%	578 495 440	. 11	24/26	DJ, DGA	CMOS Enhanced Page Mode Quad CAS	4-5	
	1024K × 4	TMS46460-60 <sup>‡</sup> TMS46460-70 <sup>‡</sup> TMS46460-80 <sup>‡</sup>	60 70 80	5 ± 10%	385 330 275	3.6	24/26	DJ, DGA	CMOS Enhanced Page Mode Low Voltage Quad CAS	4-5	
4096K		TMS46460P-60 <sup>‡</sup> TMS46460P-70 <sup>‡</sup> TMS46460P-80 <sup>‡</sup>	60 70 80	5 ± 10%	385 330 275	3.6	24/26	DJ, DGA	CMOS Enhanced Page Mode Low Voltage Quad CAS	4-5	
		TMS44100-60 <sup>‡</sup> TMS44100-70 <sup>‡</sup> TMS44100-80 <sup>‡</sup>	60 70 80	5 ± 10%	523 468 413	11	20/26	DGA DJ	CMOS Enhanced Page Mode	4-27	
	4096K × 1	TMS44100P-60‡ TMS44100P-70‡ TMS44100P-80‡	60 70 80	5 ± 10%	523 468 413	11	20/26	DGA, DJ	CMOS Enhanced Page Mode Low Power	4-27	
		SMJ44100-80 SMJ44100-10 SMJ44100-12	80 100 120	5 ± 10%	468 440 385	22	18, 20, 28	HR, JD, JDB,HL	Military CMOS Enhanced Page Mode	8-45	
16384K	1024 × 16	SMJ416160 <sup>‡</sup> SMJ418160 <sup>‡</sup>	60 70 80	5 ± 10%	495 440 385	11	50	HKD	Military CMOS Enhanced Page Mode	8-123	

† DGA Plastic Thin Small-Outline-Package (TSOP)

DJ Plastic Small-Outline J-Lead (SOJ)

FQ Leadless Ceramic Chip Carrier (Military) (CDCC)

HJ Ceramic Small-Outline J-Lead (Military) (SOJ)

HK Flatpack (Military)

HKD Flatpack (Military)

HL Small-Outline Leadless Ceramic Chip Carrier (Military) (SOLCC)

HR Flatpack (Military)

JD 400-Mil Ceramic Sidebrazed Dual In-Line Package (Military) (DIP)

JDB 300-mil Ceramic Side-Brazed Dual In-Line Package (Military) (DIP)

SV Ceramic Zig-Zag Package (ZIP) (Military)

‡ Advance Information for product under development by TI



DENSITY	ORGANIZATION (WORDS × BITS)	DEVICE NUMBER	MAX ACCESS	POWER		MAX POWER DISSIPATION				PAGE
DENSITY		3 × BITS)	TIME (ns)	(V)	ACTIVE (mW)	STANDBY (mW)	PINS	PACKAGET	NOTES	PAGE
		TMS46100-70 <sup>‡</sup> TMS46100-80 <sup>‡</sup> TMS46100-10 <sup>‡</sup>	70 80 100	3.3 ± 10%	216 180 144	3.6	20/26	DGA, DJ	CMOS Enhanced Page Mode Low Voltage	4-27
	4096K × 1	TMS46100P-70 <sup>‡</sup> TMS46100P-80 <sup>‡</sup> TMS46100P-10 <sup>‡</sup>	70 80 100	3.3 ± 10%	216 180 144	3.6	20/26	DGA, DJ	CMOS Enhanced Page Mode Low Voltage Extended Refresh	4-27
		TMS44400-60	60 70 80	5 ± 10%	550 495 440	11	20/26	DJ, DGA	CMOS Enhanced Page Mode	4-51
		TMS44400P-60‡ TMS44400P-70‡ TMS44400P-80‡	60 70 80	5 ± 10%	550 495 440	11	20/26	DJ, DGA	CMOS Enhanced Page Mode Low Power	4-51
	1024K × 4	SMJ44400-80 SMJ44400-10 SMJ44400-12	80 100 120	5 ± 10%	468 440 358	22	20	HR, JDB, HL, SV	Military CMOS Enhanced Page Mode	8-65
4096K		TMS46400-70 <sup>‡</sup> TMS46400-80 <sup>‡</sup> TMS46400-10 <sup>‡</sup>	70 80 100	3.3 ± 10%	252 216 180	7.2	20/26	DGA, DJ	CMOS Enhanced Page Mode Low Voltage	4-51
		TMS46400P-70 <sup>‡</sup> TMS46400P-80 <sup>‡</sup> TMS46400P-10 <sup>‡</sup>	70 80 100	3.3 ± 10%	252 216 180	7.2	20/26	DGA, DJ	CMOS Enhanced Page Mode Low Voltage Extended Refresh	4-51
		TMS44165-70 TMS44165-80 TMS44165-10	70 80 100	5 ± 10%	660 578 523	11	40, 40/44	DGE, DZ	CMOS Enhanced Page Mode	4-73
	050710	TMS44165P-70 TMS44165P-80 TMS44165P-10	70 80 100	5 ± 10%	660 578 523	11	40, 40/44	DGE, DZ	CMOS Enhanced Page Mode Low Power	4-73
	256K × 16	TMS45160-70 TMS45160-80 TMS45160-10	70 80 100	5 ± 10%	880 770 660	11	40, 40/44	DGE, DZ	CMOS Enhanced Page Mode	4-93
		TMS45160P-70 TMS45160P-80 TMS45160P-10	70 80 100	5 ± 10%	880 770 660	11	40, 40/44	DGE, DZ	CMOS Enhanced Page Mode Low Power	4-93

SV Ceramic Zig-Zag Package (ZIP) (Military)

‡ Advance Information for product under development by TI



<sup>†</sup> DGA Plastic Thin Small-Outline-Package (TSOP) DGE Plastic Surface Mount Thin Small-Outline Package (TSOP)

DJ Plastic Small-Outline J-Lead (SOJ)
DZ Plastic Small-Outline J-Lead (SOJ)
HL Small-Outline J-Lead (SOJ)
HL Small-Outline Leadless Ceramic Chip Carrier (Military) (SOLCC)
HR Flatpack (Military)

JDB 300-mil Ceramic Side-Brazed Dual In-Line Package (Military) (DIP)

DENSITY	ORGANIZATION (WORDS ×	DEVICE NUMBER	MAX	POWER		POWER PATION	PINS	PACKAGET	NOTES	PAGE
DENSIT	BITS)	DEVICE NUMBER	TIME (ns)	(V)	ACTIVE (mW)	STANDBY (mW)	PINS	PACKAGE	NOIES	PAGE
		TMS45165-70 <sup>‡</sup> TMS45165-80 <sup>‡</sup> TMS45165-10 <sup>‡</sup>	70 80 100	5 ± 10%	880 770 660	11	40, 40/44	DGE, DZ	CMOS Enhanced Page Mode	4-115
4096K	256K × 16	TMS45165P-70 <sup>‡</sup> TMS45165P-80 <sup>‡</sup> TMS45165P-10 <sup>‡</sup>	70 80 100	5 ± 10%	880 770 660	11	40, 40/44	DGE, DZ	CMOS Enhanced Page Mode Low Power	4-115
	16 384K × 1	SMJ416100-70 SMJ416100-80	70 80	5 ± 10%	440 385	11	24/28	FNC, HKB	Military Enhanced Page Mode	8-85
`		TMS416400-60 TMS416400-70 TMS416400-80	60 70 80	5 ± 10%	440 385 330	11	24/26	DGA, DJ	CMOS Enhanced Page Mode	4-135
		TMS416400P-60 TMS416400P-70 TMS416400P-80	60 70 80	5 ± 10%	440 385 330	11	24/26	DGA, DJ	CMOS Enhanced Page Mode	4-135
·		SMJ416400-60 SMJ416400-70 SMJ416400-80 SMJ416400-10	60 70 80 100	5 ± 10%	495 440 385 330	11	24/28	FNC, HKB, SV	Military Enhanced Page Mode	8-105
16 384K	4096K × 4	TMS417400-60 TMS417400-70 TMS417400-80	60 70 80	5 ± 10%	605 550 495	11	24/26	DGA, DJ	CMOS Enhanced Page Mode	4-135
		TMS417400P-60 TMS417400P-70 TMS417400P-80	60 70 80	5 ± 10%	605 550 495	11	24/26	DGA, DJ	CMOS Enhanced Page Mode	4-135
		TMS426400-60\$ TMS426400-70\$ TMS426400-80\$	60 70 80	3.3 ± 10%	252 216 180	3.6	24/26	DGA, DJ	CMOS Enhanced Page Mode Low Voltage	4-135
		TMS426400P-60\$ TMS426400P-70\$ TMS426400P-80\$	60 70 80	3.3 ± 10%	252 216 180	3.6	24/26	DGA, DJ	CMOS Enhanced Page Mode Low Voltage Low Power	4-135

<sup>†</sup> DGA Plastic Thin Small-Outline-Package (TSOP)

DGE Plastic Surface Mount Thin Small-Outline Package (TSOP)



DJ Plastic Small-Outline J-Lead (SOJ)

DZ Plastic Small-Outline J-Lead (SOJ)

FNC Small-Outline Leadless Chip Carrier (Military) (SOLCC)

HKB Flatpack (Military)

SV Ceramic Zig-Zag Package (ZIP) (Military)

<sup>‡</sup> Advance Information for product under development by TI

<sup>§</sup> Product preview documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

DE110:	ORGANIZATION		MAX ACCESS	POWER		POWER PATION	BIC C		NOTES	PAGE
DENSITY	(WORDS × BITS)	DEVICE NUMBER	TIME (ns)	SUPPLY (V)	ACTIVE (mW)	STANDBY (mW)	PINS	PACKAGET	NOTES	PAGE
		TMS427400-60‡ TMS427400-70‡ TMS427400-80‡	60 70 80	3.3 ± 10%	360 324 288	3.6	24/26	DGA, DJ	CMOS Enhanced Page Mode Low Voltage	4-135
	4096K × 4	TMS427400P-60‡ TMS427400P-70‡ TMS427400P-80‡	60 70 80	3.3 ± 10%	360 324 288	3.6	24/26	DGA, DJ	CMOS Enhanced Page Mode Low Voltage Low Power	4-13
1		TMS416160-60 <sup>‡</sup> TMS416160-70 <sup>‡</sup> TMS416160-80 <sup>‡</sup>	60 70 80	5 ± 10%	495 440 385	11	42, 44/50	DGE, DZ	CMOS Enhanced Page Mode	4-16
		TMS416160P-60 <sup>‡</sup> TMS416160P-70 <sup>‡</sup> TMS416160P-80 <sup>‡</sup>	60 70 80	5 ± 10%	495 440 385	11	42, 44/50	DGE, DZ	CMOS Enhanced Page Mode Low Power	4-16
		TMS418160-60 <sup>‡</sup> TMS418160-70 <sup>‡</sup> TMS418160-80 <sup>‡</sup>	60 70 80	5 ± 10%	1045 990 935	11	42, 44/50	DGE, DZ	CMOS Enhanced Page Mode	4-16
6 384K		TMS418160P-60 <sup>‡</sup> TMS418160P-70 <sup>‡</sup> TMS418160P-80 <sup>‡</sup>	60 70 80	5 ± 10%	1045 990 935	11	42, 44/50	DGE, DZ	CMOS Enhanced Page Mode Low Power	4-16
	1024K × 16	TMS426160-60‡ TMS426160-70‡ TMS426160-80‡	60 70 80	3.3 ± 10%	324 288 252	3.6	42, 44/50	DGE, DZ	CMOS Enhanced Page Mode Low Voltage	4-16
		TMS426160P-60 <sup>‡</sup> TMS426160P-70 <sup>‡</sup> TMS426160P-80 <sup>‡</sup>	60 70 80	3.3 ± 10%	324 288 252	3.6	42, 44/50	DGE, DZ	CMOS Enhanced Page Mode Low Voltage Low Power	4-16
		TMS428160-60 <sup>‡</sup> TMS428160-70 <sup>‡</sup> TMS428160-80 <sup>‡</sup>	60 70 80	3.3 ± 10%	684 648 612	3.6	42, 44/50	DGE, DZ	CMOS Enhanced Page Mode Low Voltage	4-16
		TMS428160P-60 <sup>‡</sup> TMS428160P-70 <sup>‡</sup> TMS428160P-80 <sup>‡</sup>	60 70 80	3.3 ± 10%	684 648 612	3.6	42, 44/50	DGE, DZ	CMOS Enhanced Page Mode Low Voltage Low Power	4-16

<sup>†</sup> DGA Plastic Thin Small-Outline-Package (TSOP)

DGE Plastic Surface Mount Thin Small-Outline Package (TSOP)

DJ Plastic Small-Outline J-Lead (SOJ)

DZ Plastic Small-Outline J-Lead (SOJ)

<sup>‡</sup> Product preview documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

DENSITY	ORGANIZATION	DEVICE NUMBER	MAX ACCESS	POWER		POWER PATION	PINS	PACKAGET	NOTES	PAGE
DENSITY	(WORDS × BITS)	DEVICE NUMBER	TIME (ns)	SUPPLY (V)	ACTIVE (mW)	STANDBY (mW)	PINS	PACKAGE	NOTES	PAGE
		TMS416169-60 <sup>‡</sup> TMS416169-70 <sup>‡</sup> TMS416169-80 <sup>‡</sup>	60 70 80	5 ± 10%	495 440 385	11	42, 44/50	DGE, DZ	CMOS Enhanced Page Mode	4-191
		TMS416169P-60 <sup>‡</sup> TMS416169P-70 <sup>‡</sup> TMS416169P-80 <sup>‡</sup>	60 70 80	5 ± 10%	495 440 385	11	42, 44/50	DGE, DZ	CMOS Enhanced Page Mode Low Power	4-191
		TMS418169-60 <sup>‡</sup> TMS418169-70 <sup>‡</sup> TMS418169-80 <sup>‡</sup>	60 70 80	5 ± 10%	1045 990 935	11	42, 44/50	DGE, DZ	CMOS Enhanced Page Mode	4-191
		TMS418169P-60‡ TMS418169P-70‡ TMS418169P-80‡	60 70 80	5 ± 10%	1045 990 935	11	42, 44/50	DGE, DZ	CMOS Enhanced Page Mode Low Power	4-191
16 384K	1024K × 16	TMS426169-60 <sup>‡</sup> TMS426169-70 <sup>‡</sup> TMS426169-80 <sup>‡</sup>	60 70 80	3.3 ± 10%	324 288 252	3.6	42, 44/50	DGE, DZ	CMOS Enhanced Page Mode Low Voltage	4-191
		TMS426169P-60 <sup>‡</sup> TMS426169P-70 <sup>‡</sup> TMS426169P-80 <sup>‡</sup>	60 70 80	3.3 ± 10%	324 288 252	3.6	42, 44/50	DGE, DZ	CMOS Enhanced Page Mode Low Voltage Low Power	4-191
		TMS428169-60 <sup>‡</sup> TMS428169-70 <sup>‡</sup> TMS428169-80 <sup>‡</sup>	60 70 80	3.3 ± 10%	684 648 612	3.6	42, 44/50	DGE, DZ	CMOS Enhanced Page Mode Low Voltage	4-191
		TMS428169P-60 <sup>‡</sup> TMS428169P-70 <sup>‡</sup> TMS428169P-80 <sup>‡</sup>	60 70 80	3.3 ± 10%	684 648 612	3.6	42, 44/50	DGE, DZ	CMOS Enhanced Page Mode Low Voltage Low Power	4-191
		TMS464800-50 <sup>‡</sup> TMS464800-60 <sup>‡</sup> TMS464800-70 <sup>‡</sup> TMS464800-80 <sup>‡</sup>	50 60 70 80	3.3 ± 10%	504 432 396 360	7.2	32	DZ, DGC	CMOS Enhanced Page Mode Low Voltage	4-187
65 536K	8192K × 8	TMS464800P-50 <sup>‡</sup> TMS464800P-60 <sup>‡</sup> TMS464800P-70 <sup>‡</sup> TMS464800P-80 <sup>‡</sup>	50 60 70 80	3.3 ± 10%	504 432 396 360	7.2	32	DGC, DZ	CMOS Enhanced Page Mode Low Voltage Low Power	4-187

<sup>†</sup> DGC Plastic Thin Small-Outline Package (TSOP) 400-mil (50-mil pitch)



DGE Plastic Surface Mount Thin Small-Outline Package (TSOP)
DZ Plastic Small-Outline J-Lead (SOJ)

<sup>‡</sup> Product preview documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

DENSITY	ORGANIZATION (WORDS × BITS)	DEVICE NUMBER	MAX ACCESS TIME (ns)	POWER SUPPLY (V)	ACTIVE (mW)	STANDBY (mW)	PINS	PACKAGE <sup>†</sup>	NOTES	PAGE
		TMS464160-50 <sup>‡</sup> TMS464160-60 <sup>‡</sup> TMS464160-70 <sup>‡</sup> TMS464160-80 <sup>‡</sup>	50 60 70 80	3.3 ± 10%	504 432 396 360	7.2	50, TBD	DGE, DZ	CMOS Enhanced Page Mode Low Voltage	4-187
05 500K	4096K × 16	TMS464160P-50 <sup>‡</sup> TMS464160P-60 <sup>‡</sup> TMS464160P-70 <sup>‡</sup> TMS464160P-80 <sup>‡</sup>	50 60 70 80	3.3 ± 10%	504 432 396 360	7.2	50, TBD	DGE, DZ	CMOS Enhanced Page Mode Low Voltage Low Power	4-187
65 536K		TMS464400-50 <sup>‡</sup> TMS464400-60 <sup>‡</sup> TMS464400-70 <sup>‡</sup> TMS464400-80 <sup>‡</sup>	50 60 70 80	3.3 ± 10%	504 432 396 360	7.2	32	DGC, DZ	CMOS Enhanced Page Mode Low Voltage	4-187
	16384K × 4	TMS464400P-50 <sup>‡</sup> TMS464400P-60 <sup>‡</sup> TMS464400P-70 <sup>‡</sup> TMS464400P-80 <sup>‡</sup>	50 60 70 80	3.3 ± 10%	504 432 396 360	7.2	32	DGC, DZ	CMOS Enhanced Page Mode Low Voltage Low Power	4-187

<sup>†</sup> DGC Plastic Thin Small-Outline Package (TSOP) 400-mil (50-mil pitch)

DGE Plastic Surface Mount Thin Small-Outline Package (TSOP)
DZ Plastic Small-Outline J-Lead (SOJ)

Product preview documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

#### SDRAMs

DENSITY OF	ORGANIZATION (WORDS × BITS)	DEVICE NUMBER	MAX ACCESS	POWER SUPPLY (V)	MAX POWER DISSIPATION		PINS	PACKAGE†	NOTES	PAGE
DENSITY			TIME (ns)		ACTIVE (mW)	STANDBY (mW)	FINS	PACKAGE	HOTES	FAGE
16M	4M × 4	TMS626402-10 TMS626402-12 TMS626402-15	9 10 12	3.3 ± 10%	612 504 468	3.6	44	DGE		5-3
IOM	2M × 8	TMS626802-10 TMS626802-12 TMS626802-15	9 10 12	3.3 ± 10%	612 504 468	3.6	44	DGE	·	5-41

<sup>†</sup> DGE Plastic Surface Mount Thin Small-Outline Package (TSOP)

#### Video RAMs

DENSITY	ORGANIZATION	DEVICE NUMBER	MAX ACCESS	POWER		POWER PATION	PINS			PAGE
DENSITY	(WORDS × BITS)	DEVICE NUMBER	TIME (ns)	SUPPLY (V)	ACTIVE (mW)	STANDBY (mW)	PINS	PACKAGET	NOTES	PAGE
1024K	256K × 4	SMJ44C251B-10 SMJ44C251B-12	100 120	5 ± 10%	550 495	83	28	HJ, HM, JD, SV	Military CMOS Multiport Video RAM	8-145
		SMJ55161-70 SMJ55161-80	70 80	5 ± 10%	1050 975	825 800	64, 68	GB, HKC	Military CMOS Multiport Video RAM	8-197
		SMJ55166-70 SMJ55166-80	70 80	5 ± 10%	1050 975	825 800	64, 68	GB, HKC	Military CMOS Multiport Video RAM	8-259
4096K	256K × 16	TMS55160-60 TMS55160-70 TMS55160-80	60 70 80	5 ± 10%	908 880	28	64	DGH	CMOS Multiport Video RAM	5-79
		TMS55161-60 TMS55161-70 TMS55161-80	60 70 80	5 ± 10%	908 880	28	64	DGH	CMOS Multiport Video RAM	5-191
		TMS55165-60 TMS55165-70 TMS55165-80	60 70 80	5 ± 10%	908 880	28	64	DGH	CMOS Multiport Video RAM	5-135
		TMS55166-60 TMS55166-70 TMS55166-80	60 70 80	5 ± 10%	908 880	28	64	DGH	CMOS Multiport Video RAM	5-251

<sup>†</sup> DGH Plastic Super Small-Outline Package (SSOP)

HJ Ceramic Pin Grid Array

Ceramic Small-Outline J-Lead (Military) (SOJ)

HKC 0.5 mm Pitch Ceramic Flatpack (Non-conductive tie bar) (Military)

HM Small-Outline Leadless Ceramic Chip Carrier (Military) (SOLCC)

JD Ceramic Sidebrazed Dual In-Line Package (Military) (DIP) SV Ceramic Zig-Zag Package (ZIP) (Military)

#### **DRAM Module**

DENSITY	ORGÁNIZATION (WORDS × BITS)	DEVICE NUMBER	MAX ACCESS TIME (ns)	POWER SUPPLY (V)	DIMENSION LENGHT × HEIGHT INCHES (MILLIMETERS)	PINS	PACKAGE	PAGE
	4M × 8	TM4100GAD8-60 TM4100GAD8-70 TM4100GAD8-80	60 70 80	5 ± 10%	3.5" × 0.8" (88,90 × 20,32)	30	Single-Sided Socketable Solder-Tabbed	6-3
	4M × 6	TM497GU8-60 TM497GU8-70 TM497GU8-80	60 70 80	5 ± 10%	3.5" × 0.65" (88,90 × 16,65)	30	Single-Sided Socketable Solder-Tabbed	6-9
	414 0	TM4100EAD9-60 TM4100EAD9-70 TM4100EAD9-80	60 70 80	5 ± 10%	3.5" × 0.8" (88,90 × 20,32)	30	Single-Sided Socketable Solder-Tabbed	6-15
	4M × 9	TM497EU9-60 TM497EU9-70 TM497EU9-80	60 70 80	5 ± 10%	3.5" × 0.8" (88,90 × 20,32)	30	Single-Sided Socketable Solder-Tabbed	6-23
		TM124BBK32-60 TM124BBK32-70 TM124BBK32-80	60 70 80	5 ± 10%	3.5" × 0.65" (88,90 × 16,65)	72	Single-Sided, Socketable Gold-Tabbed	6-29
	1M × 32	TM124BBK32S-60 TM124BBK32S-70 TM124BBK32S-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Single-Sided Socketable Solder-Tabbed	6-29
	IM × 32	TM124BBK32F-60 TM124BBK32F-70 TM124BBK32F-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Single-Sided Socketable Gold-Tabbed	6-39
4 MByte		TM124BBK32U-60 TM124BBK32U-70 TM124BBK32U-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Single-Sided Socketable Solder-Tabbed	6-39
4 Mibyte		TM124MBK36B-60 TM124MBK36B-70 TM124MBK36B-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Single-Sided Socketable Gold-Tabbed	6-63
		TM124MBK36R-60 TM124MBK36R-70 TM124MBK36R-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Single-Sided Socketable Solder-Tabbed	6-63
		TM124MBK36C-60 TM124MBK36C-70 TM124MBK36C-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Single-Sided Socketable Gold-Tabbed	6-81
	44. 00	TM124MBK36S-60 TM124MBK36S-70 TM124MBK36S-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Single-Sided Socketable Solder-Tabbed	6-81
	1M × 36	TM124MBK36F-60 TM124MBK36F-70 TM124MBK36F-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Single-Sided Socketable Gold-Tabbed	6-73
		TM124MBK36U-60 TM124MBK36U-70 TM124MBK36U-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Single-Sided Socketable Solder-Tabbed	6-73
		TM124MBK36G-60 TM124MBK36G-70 TM124MBK36G-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Single-Sided Socketable Gold-Tabbed	6-91
		TM124MBK36V-60 TM124MBK36V-70 TM124MBK36V-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Single-Sided Socketable Solder-Tabbed	6-91



#### **DRAM Module (continued)**

DENSITY	ORGANIZATION (WORDS × BITS)	DEVICE NUMBER	MAX ACCESS TIME (ns)	POWER SUPPLY (V)	DIMENSION LENGHT × HEIGHT INCHES (MILLIMETERS)	PINS	PACKAGE	PAGE
		TM248CBK32-60 TM248CBK32-70 TM248CBK32-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Double-Sided Socketable Gold-Tabbed	6-29
	2M × 32	TM248CBK32S-60 TM248CBK32S-70 TM248CBK32S-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Double-Sided Socketable Solder-Tabbed	6-29
	2M × 32	TM248CBK32F-60 TM248CBK32F-70 TM248CBK32F-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Double-Sided Socketable Gold-Tabbed	6-39
		TM248CBK32U-60 TM248CBK32U-70 TM248CBK32U-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Double-Sided Socketable Solder-Tabbed	6-39
		TM248NBK36B-60 TM248NBK36B-70 TM248NBK36B-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Double-Sided Socketable Gold-Tabbed	6-63
0.145		TM248NBK36R-60 TM248NBK36R-70 TM248NBK36R-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Double-Sided Socketable Solder-Tabbed	6-63
8 MByte		TM248NBK36C-60 TM248NBK36C-70 TM248NBK36C-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Double-Sided Socketable Gold-Tabbed	6-81
	2M × 36	TM248NBK36S-60 TM248NBK36S-70 TM248NBK36S-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Double-Sided Socketable Solder-Tabbed	6-81
	2M × 36	TM248NBK36F-60 TM248NBK36F-70 TM248NBK36F-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Double-Sided Socketable Solder-Tabbed	6-73
		TM248NBK36U-60 TM248NBK36U-70 TM248NBK36U-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Double-Sided Socketable Solder-Tabbed	6-73
	TM248NBK36G-60 TM248NBK36G-70 TM248NBK36G-0	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Double-Sided Socketable Solder-Tabbed	6-91	
		TM248NBK36V-60 TM248NBK36V-70 TM248NBK36V-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Double-Sided Socketable Solder-Tabbed	6-91

#### **DRAM Module (Concluded)**

DENSITY	ORGANIZATION (WORDS × BITS)	DEVICE NUMBER	MAX ACCESS TIME (ns)	POWER SUPPLY (V)	DIMENSION LENGHT × HEIGHT INCHES (MILLIMETERS)	PINS	PACKAGE	PAGE
	4M × 32	TM497BBK32-60 TM497BBK32-70 TM497BBK32-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Single-Sided Socketable Gold-Tabbed	6-47
	4W × 32	TM497BBK32S-60 TM497BBK32S-70 TM497BBK32S-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Single-Sided Socketable Solder-Tabbed	6-47
		TM497MBK36A-60 TM497MBK36A-70 TM497MBK36A-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Double-Sided Socketable Gold-Tabbed	6-99
	4M × 36	TM497MBK36Q-60 TM497MBK36Q-70 TM497MBK36Q-80	60 70 80	5 ± 10%	4.25" × 1.00" (107,95 × 25,40)	72	Double-Sided Socketable Solder-Tabbed	6-99
16 MByte	4M × 36	TM497MBM36A-60 TM497MBM36A-70 TM497MBM36A-80	60 70 80	5 ± 10%	4.25" × 1.25" (107,95 × 31,75)	72	Single-Sided Socketable Gold-Tabbed	6-107
	te de	TM497MBM36Q-60 TM497MBM36Q-70 TM497MBM36Q-80	60 70 80	5 ± 10%	4.25" × 1.25" (107,95 × 31,75)	72	Single-Sided Socketable Solder-Tabbed	6-107
	8M × 32	TM893CBK32-60 TM893CBK32-70 TM893CBK32-80	60 70 80	5 ± 10%	4.25" × 1.25" (107,95 × 31,75)	72	Double-Sided Socketable Gold-Tabbed	6-55
	6M x 32	TM893CBK32S-60 TM893CBK32S-70 TM893CBK32S-80	60 70 80	5 ± 10%	4.25" × 1.25" (107,95 × 31,75)	72	Double-Sided Socketable Solder-Tabbed	6-55
20 MPute	8M × 36	TM893NBM36A-60 TM893NBM36A-70 TM893NBM36A-80	60 70 80	5 ± 10%	4.25" × 1.25" (107,95 × 31,75)	72	Double-Sided Socketable Gold-Tabbed	6-107
32 MByte	8M × 30	TM893NBM36Q-60 TM893NBM36Q-70 TM893NBM36Q-80	60 70 80	5 ± 10%	4.25" × 1.25" (107,95 × 31,75)	72	Double-Sided Socketable Solder-Tabbed	6-107



## **EPROM**

DENSITY	ORGANIZATION	DEVICE NUMBER ACCES	MAX ACCESS	EGG   POWER	MAX POWER DISSIPATION		<b>D</b> 1115			
	(WORDS × BITS)	DEVICE NUMBER	TIME (ns)	SUPPLY (V)	ACTIVE (mW)	STANDBY (mW)	PINS	PACKAGET	NOTES	PAGE
	16K×8	SMJ27C128-12 SMJ27C128-15 SMJ27C128-17 SMJ27C128-20 SMJ27C128-25	120 150 170 200 250	5 ± 10%	138	1.7	28	J	Military	8-319
256K	32K × 8	TMS27C256-10 TMS27C256-12 TMS27C256-15 TMS27C256-17 TMS27C256-20 TMS27C256-25	100 120 150 170 200 250	5 ± 10%	165	1.4	28	J	смоѕ	7-143
		TMS27C510-12 TMS27C510-15 TMS27C510-17 TMS27C510-20 TMS27C510-25	120 150 170 200 250	5 ± 10%	165	1.4	32	J	смоѕ	7-155
512K	64K×8	TMS27C512-10 TMS27C512-12 TMS27C512-15 TMS27C512-20 TMS27C512-25	100 120 150 200 250	5 ± 10%	165	1.4	28	<b>J</b>	смоѕ	7-167
	128K×8	TMS27C010A-10 TMS27C010A-12 TMS27C010A-15 TMS27C010A-20	100 120 150 200	5 ± 10%	165	0.55	32	J	смоѕ	7-179
1024K	64K×16	TMS27C210A-10 TMS27C210A-12 TMS27C210A-15 TMS27C210A-20 TMS27C210A-25	100 120 150 200 250	5 ± 10%	165	0.55	40	J	смоѕ	7-191
2048K	256K × 8	TMS27C020-12 TMS27C020-15 TMS27C020-20 TMS27C020-25	120 150 200 250	5 ± 10%	165	0.55	32	J	смоѕ	7-201

<sup>†</sup>J Ceramic Dual In-Line Package (DIP)

### Flash

DENSITY	ORGANIZATION	DEVICE NUMBER	MAX ACCESS POWER SUPPLY			MAX POWER DISSIPATION		PACKAGET	NOTES	PAGE
DENSITY	(WORDS × BITS)	DEVICE NUMBER	TIME (ns)	(V)	ACTIVE (mW)	STANDBY (mW)	PINS	PACKAGE	NOTES	PAGE
512K	64K × 8	TMS28F512A-10 TMS28F512A-12 TMS28F512A-15 TMS28F512A-17	100 120 150 170	5 ± 10%	165	.55	32	FM, N, DD, DU	CMOS Flash Memory	7-3
1024K	128K × 8	TMS28F010B-90 TMS28F010B-10 TMS28F010B-12 TMS28F010B-15	100 120 150 170	5 ± 10%	165	.55	32	DD, DU, FM	CMOS Flash Memory	7-25
1024K	64K×16	TMS28F210-10 TMS28F210-12 TMS28F210-15 TMS28F210-17	100 120 150 170	5 ± 10%	275	.55	40, 44	FN, J	CMOS Flash Memory	7-47
2048K	256K × 8	TMS28F020-10 TMS28F020-12 TMS28F020-15 TMS28F020-17	100 120 150 170	5 ± 10%	275	.55	32	FM, DD	CMOS Flash Memory	7-67
2048K	256K × 8 or 128K × 16	TMS28F200x-60 <sup>‡</sup> TMS28F200x-70 <sup>‡</sup> TMS28F200x-80 <sup>‡</sup> TMS28F200x-90 <sup>‡</sup>	60 70 80 90	5 ± 5% 5 ± 10% 5 ± 10% 5 ± 10%	358	.55	44, 56	DBJ, DBR	CMOS Boot-Block Flash Memory	7-87
4096K	517K × 8 or 256K × 16	TMS28F400x-60 <sup>‡</sup> TMS28F400x-70 <sup>‡</sup> TMS28F400x-80 <sup>‡</sup> TMS28F400x-90 <sup>‡</sup>	60 70 80 90	5 ± 5% 5 ± 10% 5 ± 10% 5 ± 10%	358	.55	44, 56	DBJ, DBR	CMOS- Boot-Block Flash Memory	7-115

<sup>†</sup> DBJ Plastic Small-Outline Package DBR Plastic Small-Outline Package

DD Plastic Thin Small-Outline Package

DU Plastic Thin Small-Outline Reverse Form Package

FM Plastic Leaded Chip Carrier

FN Plastic Leaded Chip Carrier

Ceramic Dual In-Line Package (DIP)

Plastic Dual In-Line Package (DIP)

<sup>‡</sup> Advance Information for product under development by TI

# **Selection Guide**

## **EPROM**

DENSITY	ORGANIZATION (WORDS × BITS)	DEVICE NUMBER	MAX ACCESS	POWER SUPPLY (V)	MAX POWER DISSIPATION					
			TIME (ns)		ACTIVE (mW)	STANDBY (mW)	PINS	PACKAGET	NOTES	PAGE
e e		TMS27C040-10 TMS27C040-12 TMS27C040-15	100 120 150	5 ± 10%	275	0.55	32	J	смоѕ	7-211
4096K	512K × 8	SMJ27C040-10 SMJ27C040-12 SMJ27C040-15	100 120 150	5 ± 10%	275	0.55	32	J	Military	8-331
	256K × 16	TMS27C240-10 TMS27C240-12 TMS27C240-15	100 120 150	5 ± 10%	275	0.55	40	J	смоѕ	7-221

<sup>†</sup> J Ceramic Dual In-Line Package (DIP)

# One-Time Programmable (OTP) PROM

D. T. 10 177 /	ORGANIZATION		MAX POWER		MAX POWER DISSIPATION					DAGE
DENSITY	(WORDS × BITS)	DEVICE NUMBER	TIME (ns)	SUPPLY (V)	ACTIVE (mW)	STANDBY (mW)	PINS	PACKAGET	NOTES	PAGE
256K	32K × 8	TMS27PC256-10 TMS27PC256-15 TMS27PC256-17 TMS27PC256-20 TMS27PC256-25	100 150 170 200 250	5 ± 10%	165	1.4	28, 32	FM, N	CMOS	7-143
		TMS27PC510-15 TMS27PC510-17 TMS27PC510-20 TMS27PC510-25	150 170 200 250	5 ± 10%	165	1.4	32	FM, N	смоѕ	7-155
512K	64K×8	TMS27PC512-10 TMS27PC512-12 TMS27PC512-15 TMS27PC512-20 TMS27PC512-25	100 120 150 200 250	5 ± 10%	165	1.4	28, 32	DD, DU, FM, N	CMOS	7-167
	128K × 8	TMS27PC010A-12 TMS27PC010A-15 TMS27PC010A-20	120 150 200	5 ± 10%	165	0.55	32	DD, DU, FM, N	смоѕ	7-179
1024K	64K×16	TMS27PC210A-12 TMS27PC210A-15 TMS27PC210A-20 TMS27PC210A-25	120 150 200 250	5 ± 10%	165	0.55	44	FN	смоѕ	7-191
2048K	256K × 8	TMS27PC020-12 TMS27PC020-15 TMS27PC020-20 TMS27PC020-25	120 150 200 250	5 ± 10%	165	0.55	32	FM	смоѕ	7-201
4096K	512K × 8	TMS27PC040-10 TMS27PC040-12 TMS27PC040-15	100 120 150	5 ± 10%	275	0.55	32	FM	смоѕ	7-211
4090K	256K × 16	TMS27PC240-10 TMS27PC240-12 TMS27PC240-15	100 120 150	5 ± 10%	275	0.55	44	FN	смоѕ	7-221

† DD Plastic Thin Small-Outline Package

DU Plastic Thin Small-Outline Reverse Form Package

Plastic Leaded Chip Carrier Plastic Leaded Chip Carrier FΜ

FΝ

Plastic Dual In-Line Package (DIP)



General Information	1
Selection Guide	2
Definition of Terms	3
DRAMs	4
SDRAM/VRAMs	5
SIMMS	6
EPROMs/OTP PROMs/Flash EEPROMs	7
Military Products	8
Mechanical Data	9
Logic Symbols	10
Quality and Reliability	11
Electrostatic Discharge Guidelines	12

### **GENERAL CONCEPTS AND TYPES OF MEMORIES**

Address – Any given memory location in which data can be stored or from which it can be retrieved.

Automatic Chip-Select/Power Down - see Chip Enable Input.

**Bit** – Contraction of *binary digit* i.e., a 1 or a 0. In electrical terms, the value of a bit can be represented by the presence or absence of charge, voltage, or current.

Byte - A word of eight bits (see Word).

C of C - Certification of Conformance.

CDIP - Ceramic Dual In-Line Package.

**CERPAC** – CERamic flat PACk (hermetic).

CMOS – A complementary MOS technology that uses transistors with electron (N-channel) and hole (P-channel) conduction.

Chip Enable Input – A control input to an integrated circuit that, when active, permits operation of the integrated circuit for input, internal transfer, manipulation, refreshing, and/or output of data and, when inactive, causes the integrated circuit to be in a reduced-power standby mode.

Chip Select Input – Chip select inputs are gating inputs that control the input to, and output from, the memory. They may be of two kinds:

- Synchronous Clocked/latched with the memory clock. Affects the inputs and outputs for the duration
  of that memory cycle.
- 2. Asynchronous Has direct asynchronous control of inputs and outputs. In the read mode, an asynchronous chip select functions like an output enable.

Column Address Strobe (CAS) – A clock used in dynamic RAMs to control the input of column addresses. It can be active high (CAS) or active low (CAS).

Data - Any information stored or retrieved from a memory device.

Die - Unpackaged semiconductor.

**DIP** - Dual In-line Package.

**DESC** – Defense Electronics Supply Center.

**Dynamic (Read/Write) Memory (DRAM)** – A read/write memory in which the cells require the repetitive application of control signals in order to retain the stored data.

#### NOTES:

- 1. The words "read/write" can be omitted from the term when no misunderstanding will result.
- 2. Such repetitive application of the control signals is normally called a refresh operation.
- 3. A dynamic memory might use static addressing or sensing circuits.
- 4. This definition applies whether the control signals are generated inside or outside the integrated circuit.

**EPIC™** – Enhanced Performance Implanted CMOS.

**Erasable and Programmable Read-Only Memory (EPROM)** – A field-programmable read-only memory that can have the data content of each memory cell altered more than once.

EPIC is a trademark of Texas Instruments Incorporated.



# **Definition of Terms/Timing Conventions**

**Erase** – Typically associated with EPROMs and Flash Memories. The procedure whereby programmed data is removed and the device returns to its unprogrammed state.

ESD - Electrostatic Discharge.

Extended Data Output – Extended data out allows for data output rates of up to 40 MHz for 60 ns devices. When keeping the same row address while selecting random column addresses, the time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by transp, the maximum RAS low time.

Extended data out does not enter the DQs into the high-impedance state with the rising edge of  $\overline{CAS}$ . The output remains valid for the system to latch the data. After  $\overline{CAS}$  goes high, the DRAM is decoding the next address.  $\overline{OE}$  and  $\overline{WE}$  can be used to control the output impedance. Descriptions of  $\overline{OE}$  and  $\overline{WE}$  further explains EDO operation benefit.

Field Memory (FMEM) — A serial-access memory that performs high-speed, asynchronous read/write operations. (Used mainly for fields of digital TV/VTR that require higher speed operation, lower power consumption, and larger capacity.)

Field-Programmable Read-Only Memory - See One-Time Programmable Read-Only Memory.

FIFO - First-In, First-Out.

Fit - A failure rate of one failure in one billion hours.

Fixed Memory – A common term for ROMs, EPROMs, EEPROMs, etc., containing data that is not normally changed. A more precise term for EPROMs and EEPROMs is nonvolatile since their data can be easily changed.

**Flash Memory** – A nonvolatile memory that can be field-programmed like an OTP PROM or EPROM but that can be electrically erased by a combination of electrical signals at its inputs.

FRAM - First-in first-out pseudo-static RAM or Field RAM.

Fully Static RAM – In a fully static RAM, the periphery as well as the memory array is fully static. The periphery is thus always active and ready to respond to input changes without the need of clocks. There is no precharge required for static periphery.

GENERIC DATA - Group A, B, C, & D Quality Conformance Data.

JAN - Joint Army Navy. Specifically, a JM38510 qualified device.

JANB - Class B screened JAN device.

JANS - Class S screened JAN device.

JEDEC - Joint Electronic Device Engineering Council.

JTAG - Joint Test Action Group.

K – When used in the context of specifying a given number of bits of information,  $1K = 2^{10} = 1024$  bits. Thus,  $64K = 64 \times 1024 = 65536$  bits.

Mask-Programmed Read-Only Memory – A read-only memory in which the data content of each cell is determined during manufacture by the use of a mask, the data content thereafter being unalterable.

Memory - A medium capable of storing information that can be retrieved.

**Memory Card** – A pocket-size memory storage system.



- **Memory Cell** The smallest subdivision of a memory into which a unit of data has been or can be entered, in which it is or can be stored, and from which it can be retrieved.
- **Metal-Oxide Semiconductor (MOS)** The technology involving photolithographic layering of metal and oxide to produce a semiconductor device.
- MIL-M-38510 A military controlling specification pertaining mainly to JAN-qualified devices (microcircuits).
- MIL-STD-883 A military controlling specification containing detailed descriptions of the screening processes pertaining to Class B and Class S devices (microcircuits).
- NMOS A type of MOS technology in which the basic conduction mechanism is governed by electrons. (Short for N-channel MOS.)
- Nonvolatile Memory A memory in which the data content is maintained whether the power supply is connected or not
- OTP One-Time Programmable.
- One-Time Programmable (OTP) Read-Only Memory A read-only memory that, after being manufactured, can have the data content of each memory cell altered once. Also referred to as OTP.
- Output Enable A control input that, when true, permits data to appear at the memory output, and when false, causes the output to assume a high-impedance state. (See also chip select.)
- PCMCIA Personal Computer Memory Card International Association.
- PDIP Plastic Dual-Inline Package.
- PLCC Plastic Leaded Chip Carrier.
- PMOS A type of MOS technology in which the basic conduction mechanism is governed by holes. (Short for P-channel MOS.)
- Parallel Access A feature of a memory by which all the bits of a byte or word are entered simultaneously at several inputs or retrieved simultaneously from several outputs.
- **Power Down** A mode of a memory during which the device is operating in a low-power or standby mode. Normally read or write operations of the memory are not possible under this condition.
- Program Typically associated with EPROM and OTP memories, the procedure whereby logical 0s (or 1s) are stored into various desired locations in a previously erased device.
- **Program Enable** An input signal that, when true, puts a programmable memory device into the program mode.
- Programmable Read-Only Memory (PROM) See One-Time Programmable (OTP) Read-Only Memory.
- **Printed Wiring Board (PWB)** A substrate of epoxy glass, clad material, or other material upon which a pattern of conductive traces is formed to interconnect the components that are mounted upon it.
- Read A memory operation whereby data is output from a desired address location.
- Read-Only Memory (ROM) A memory in which the contents are not intended to be altered during normal operation. NOTE: Unless otherwise qualified, the term "read-only memory" implies that the contents are determined by its structure and are unalterable.
- Read/Write Memory A memory in which each cell may be selected by applying appropriate electrical input signals and the stored data may be either (a) sensed at appropriate output terminals, or (b) changed in response to other similar electrical input signals.
- Row Address Strobe (RAS) A clock used in dynamic RAMs to control the input of the row addresses. It can be active high (RAS) or active low (RAS).



# **Definition of Terms/Timing Conventions**

SCD - Source Control Drawings.

- Scaled-MOS (SMOS) MOS technology under which the device is scaled down in size in three dimensions and in operating voltages allowing for improved performance.
- SDRAM Synchronous Dynamic Random Access Memory. SDRAM synchronizes all address, data and control signals with the system clock. This makes the data transfer rates much higher than can be attained with asynchronous data. System design will be made easier with timing relationships now similar to other system operations.
- Semi-Static (Quasi-Static, Pseudo-Static) RAM In a semi-static RAM, the periphery is clock-activated (i.e., dynamic). Thus the periphery is inactive until clocked, and only one memory cycle is permitted per clock. The peripheral circuitry must be allowed to reset after each active memory cycle for a minimum precharge time. No refresh is required.
- Serial Access A feature of a memory by which all the bits are entered sequentially at a single input or retrieved sequentially from a single output.
- SIMM Single In-Line Memory Module.
- Small Outline Integrated Circuit (SOIC) A package in which an integrated circuit chip can be mounted to form a surface-mounted component. It is made of a plastic material that can withstand high temperatures and has leads formed in a gull-wing shape along its two longer sides for connection to a PWB footprint.
- SMD Standard Military Drawing.
- **SOLCC** Small Outline Leadless Ceramic Chip Carrier.
- SOJ Small Outline J-lead package.
- SOP Small Outline Package.
- SQFP Small Quad Flat Pack.
- Static RAM (SRAM) A read/write random-access device within which information is stored as latched voltage levels. The memory cell is a static latch that retains data as long as power is applied to the memory array. No refresh is required. The type of periphery circuitry sub-categorizes static RAMs.
- ThinSOJ (TSOJ) Thin Small-Outline J-Lead package.
- ThinSOP (TSOP) Thin Small-Outline package.
- Very-Large-Scale Integration (VLSI) The description of an IC technology that is much more complex than large-scale integration (LSI) and involves a much higher equivalent gate count. At this time an exact definition including a minimum gate count has not been standardized by JEDEC or the IEEE.
- Video RAM (VRAM) A dual-port dynamic random-access memory with an on-chip serial data register.
- Volatile Memory A memory in which the data content is lost when the power supply is disconnected.
- **Word** A series of one or more bits that occupy a given address location and then can be stored and retrieved in parallel.
- Write A memory operation whereby data is written into a desired address location.
- Write Enable A control signal that when true causes the memory to assume the write mode, and when false causes it to assume the read mode.
- ZIP Zig-zag In-line Package.



### OPERATING CONDITIONS AND CHARACTERISTICS (INCLUDING LETTER SYMBOLS)

### Capacitance

The inherent capacitance on every pin, which can vary with various inputs and outputs.

### Example symbology:

 $C_i$ 

Input capacitance

Co

Output capacitance

C<sub>i(D)</sub>

Input capacitance, data input

### Current

### High-level input current, IIH

The current into an input when a high-level voltage is applied to that input.

### High-level output current, IOH

The current into\* an output with input conditions applied that, according to the product specification, establishes a high level at the output.

### Low-level input current, III

The current into an input when a low-level voltage is applied to that input.

### Low-level output current, IOL

The current into\* an output with input conditions applied that, according to the product specification, establishes a low level at the output.

### Off-state (high-impedance state) output current (of a three-state output,) IOZ

The current into\* an output having three-state capability with input conditions applied that according to the product specification establishes the high-impedance state at the output.

### Short-circuit output current, IOS

The current into\* an output when the output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from ground potential (or other specified potential).

### Supply current, IBB, ICC, IDD, IPP

The current into, respectively, the V<sub>BB</sub>, V<sub>CC</sub>, V<sub>DD</sub>, V<sub>PP</sub> supply terminals.

#### **Operating Free-Air Temperature**

The temperature (TA) range over which the device operates and the range which meets the specified electrical characteristics.

#### Voltage

### High-level input voltage, VIH

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the least positive value of high-level input voltage for which of the logic element within specification limits is guaranteed.



<sup>\*</sup>Current out of a terminal is given as a negative value.

## High-level output voltage, VOH

The voltage at an output terminal with input conditions applied that, according to the product specification, establishes a high level at the output.

### Low-level input voltage, VII

An input voltage level within the less positive (more negative) of the two ranges of values is used to represent the binary variables.

The most positive value of low-level input voltage is specified for which operation of the logic element within specification limits is guaranteed.

## Low-level output voltage, VOL

The voltage at an output terminal with input conditions applied that, according to the product specification, establishes a low level at the output.

# Supply voltages, V<sub>BB</sub>, V<sub>CC</sub>, V<sub>DD</sub>, V<sub>PP</sub>

The voltages supplied to the corresponding voltage pins that are required for the device to function. From one to four of these supplies may be necessary, along with ground (VSS).

#### Time Intervals

New or revised data sheets in this book use letter symbols in accordance with standards recently adopted by JEDEC, the IEEE, and the IEC. Two basic forms are used. The first form is usually used when intervals can be easily classified as access, cycle, disable, enable, hold, refresh, setup, transition, or valid times and for pulse durations. The second form can be used generally, but in this book primarily, for time intervals not easily classifiable. The second (unclassified) form is described first. Since some manufacturers use this form for all time intervals, symbols in the unclassified form are given with the examples for most of the classified time intervals.

### Unclassified time intervals

Generalized letter symbols can be used to identify almost any time interval without classifying it using traditional or contrived definitions. Symbols for unclassified time intervals identify two signal events listed in from-to sequence using the format:

### tAB-CD

Subscripts A and C indicate the names of the signals for which changes of state or level or establishment of state or level constitute signal events assumed to occur first and last, respectively, that is, at the beginning and end of the time interval. Every effort is made to keep the A and C subscript length down to one letter, if possible (e.g., R for  $\overline{RAS}$  and C for  $\overline{CAS}$ ).

Subscripts B and D indicate the direction of the transitions and/or the final states or levels of the signals represented by A and C, respectively. One or two of the following is used:

H = high or transition to high

L = low or transition to low

V = a valid steady-state level

X = unknown, changing, or "don't care" level

Z = high-impedance (off) state

The hyphen between the B and C subscripts is omitted when no confusion is likely to occur.



### Classified time intervals (general comments, specific times follow)

Because of the information contained in the definitions, frequently the identification of one or both of the two signal events that begin and end the intervals can be significantly shortened compared to the unclassified forms. For example, it is not necessary to indicate in the symbol that an access time ends with valid data at the output. However, if both signals are named (e.g., in a hold time), the from-to sequence is maintained.

#### Access time

The time interval between the application of a specific input pulse and the availability of valid signals at an output.

### Example symbology:

Classified	Unclassified	Description
t <sub>a(A)</sub>	t <sub>AVQV</sub>	Access time from address
ta(S), ta(CS)	t <sub>SLQV</sub>	Access time from chip select (low)

### Cycle time

The time interval between the start and end of a cycle.

NOTE: The cycle time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval that must be allowed for the digital circuit to perform a specified function (e.g., read, write, etc.) correctly.

### Example symbology:

Classified	Unclassified	Description
t <sub>c(R)</sub> , t <sub>c(rd)</sub>	t <sub>AVAV(R)</sub>	Read cycle time
t <sub>c(W)</sub>	t <sub>AVAV</sub> (w)	Write cycle time

NOTE: R is usually used as the abbreviation for "read"; however, in the case of dynamic memories, "rd" is used to permit R to stand for RAS.

### Disable time (of a three-state output)

The time interval between the specified reference points on the input and output voltage waveforms, with the three-state output changing from either of the defined active levels (high or low) to a high-impedance (off) state.

### Example symbology:

Classified	Unclassified	Description
<sup>t</sup> dis(S)	tshqz	Output disable time after chip select (high)
t <sub>dis</sub> (W)	twLQZ	Output disable time after write enable (low)

These symbols supersede the older forms tpvz or tpxz.

### Enable time (of a three-state output)

The time interval between the specified reference points on the input and output voltage waveforms, with the three-state output changing from a high-impedance (off) state to either of the defined active levels (high or low).

NOTE: For memories these intervals are often classified as access times.

### Example symbology:

Classified	Unclassified	Description
t <sub>en(SL)</sub>	t <sub>SLQV</sub>	Output enable time after chip select low

These symbols supersede the older from tpzv.



### Hold time

The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

- NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
  - The hold time can have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is guaranteed.

### Example symbology:

Classified	Unclassified	Description
t <sub>h(D)</sub>	twhox	Data hold time (after write high)
th(RHrd)	<sup>t</sup> RHWH	Read (write enable high) hold time after RAS high
th(CHrd)	tchwh	Read (write enable high) hold time after CAS high
th(CLCA)	t <sub>CL-CAX</sub>	Column address hold time after CAS low
th(RLCA)	tRL-CAX	Column address hold time after RAS low
th(RA)	t <sub>RL-RAX</sub>	Row address hold time (after RAS low)

These last three symbols supersede the older forms:

IEW FORM	OLD FORM
th(CLCA)	t <sub>h(AC)</sub>
th(RLCA)	<sup>t</sup> h(ARL)
t <sub>h(RA)</sub>	th(AR)

NOTE: The from-to sequence in the order of subscripts in the unclassified form is maintained in the classified form. In the case of hold times, this causes the order to seem reversed from what would be suggested by the terms.

### Pulse duration (width)

The time interval between the specified reference points on the leading and trailing edges of the pulse waveform.

### Example symbology:

Classified	Unclassified	Description
tw(W)	twLwH	Write pulse duration
tw(RL)	t <sub>RLRH</sub>	Pulse duration, RAS low

### Refresh time interval

The time interval between the beginnings of successive signals that are intended to restore the level in a dynamic memory cell to its original level.

NOTE: The refresh time interval is the actual time interval between two refresh operations and is determined by the system in which the digital circuit operates. A maximum value is specified that is the longest interval for which correct operation of the digital circuit is guaranteed.

### Example symbology:

Classified	Unclassified	Description
t <sub>rf</sub>		Refresh time interval



### Setup time

The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal.

- NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
  - The setup time can have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.

### Example symbology:

Classified	Unclassified	Description
t <sub>su(D)</sub>	<sup>t</sup> DVWH	Data setup time (before write high)
t <sub>su(CA)</sub>	tCAV-CL	Column address setup time (before CAS low)
tsu(RA)	tRAV-RL	Row address setup time (before RAS low)

### Transition times (also called rise and fall times)

The time interval between two reference points (10% and 90% unless otherwise specified) on the same waveform that is changing from the defined low level to the defined high level (rise time) or from the defined high level to the defined low level (fall time).

### Example symbology:

Classified	Unclassified	Description
t <sub>t</sub>		Transition time (general)
t <sub>t</sub> (CH)	<sup>t</sup> chch	Low-to-high transition time of CAS
t <sub>r(C)</sub>	<sup>t</sup> čhch	CAS rise time
t <sub>f(C)</sub>	t <sub>CLCL</sub>	CAS fall time

### Valid time

(a) General

The time interval during which a signal is (or should be) valid.

(b) Output data-valid time

The time interval in which output data continues to be valid following a change of input conditions that could cause the output data to change at the end of the interval.

### Example symbology:

Classified	Unclassified	Description
t <sub>V</sub> (A)	t <sub>AXQX</sub>	Output data valid time after change of address
This supersedes the old	der form tpvx.	

# **Definition of Terms/Timing Conventions**

# Meaning **Timing Diagram Symbol Input Forcing Functions Output Response Functions** Must be steady high or low Will be steady high or low Will be changing from high to low sometime during designated intervals High-to-low changes permitted Will be changing from low to high sometime Low-to-high changes permitted during designated intervals Don't care State unknown or changing (Does not apply) Centerline represents high-impedance (off) state.

**TIMING DIAGRAMS CONVENTIONS** 



General Information	1
Selection Guide	2
Definition of Terms	3
DRAMs	4
SDRAM/VRAMs	5
SIMMS	6
EPROMs/OTP PROMs/Flash EEPROMs	7
Military Products	8
Mechanical Data	9
Logic Symbols	10
Quality and Reliability	11
Electrostatic Discharge Guidelines	12

# **Contents**

CHAPTER 4.	DYNAMIC I	RANDOM-ACCESS MEMORY (DRAM)
TMS44460	4194304-bit	(1024K × 4) Enhanced Page Mode, Quad CAS 4-5
TMS44460P	4194304-bit	(1024K × 4) Enhanced Page Mode, Quad CAS, Low Power 4-5
TMS46460	4194304-bit	(1 024K × 4) Low Voltage, Quad CAS 4-5
TMS46460P	4194304-bit	(1 024K × 4) Low Voltage, Quad CAS, Low Power 4-5
TMS44100	4194304-bit	(4096K × 1) Enhanced Page Mode 4-27
TMS44100P	4194304-bit	(4096K × 1) Low Power 4-27
TMS46100	4194304-bit	(4096K × 1) Low Voltage 4-27
TMS46100P	4194304-bit	(4096K × 1) Extended Refresh 4-27
TMS44400	4194304-bit	(1 024K × 4) Enhanced Page mode 4-51
TMS44400P	4194304-bit	(1 024K × 4) Low Power 4-51
TMS46400	4194304-bit	(1 024K × 4) Low Voltage 4-51
TMS46400P	4194304-bit	(1 024K × 4) Extended Refresh 4-51
TMS44165	4194304-bit	(256K × 16) Enhanced Page Mode
TMS44165P	4194304-bit	(256K × 16) Low Power
TMS45160	4194304-bit	(256K × 16) Enhanced Page Mode
TMS45160P	4194304-bit	(256K × 16) Low Power
TMS45165	4194304-bit	(256K × 16) Enhanced Page Mode
TMS45165P	4194304-bit	(256K × 16) Low Power
TMS416400	16777216-bit	(4096K × 4) Enhanced Page Mode 4-135
TMS416400P	16777216-bit	(4096K × 4) Enhanced Page Mode 4-135
TMS417400	16777216-bit	(4096K × 4) Enhanced Page Mode 4-135
TMS417400P	16777216-bit	(4096K × 4) Enhanced Page Mode 4-135
TMS426400	16777216-bit	(4096K × 4) Low Voltage 4-135
TMS426400P	16777216-bit	(4096K × 4) Low Voltage, Low Power 4-135
TMS427400	16777216-bit	(4096K × 4) Low Voltage 4-135
TMS427400P	16777216-bit	(4096K × 4) Low Voltage, Low Power 4-135
TMS416160	16777216-bit	(1 024K × 16) Enhanced Page Mode 4-163
TMS416160P	16777216-bit	(1 024K × 16) Low Power 4-163
TMS426160	16777216-bit	(1 024K × 16) Low Voltage 4-163
TMS426160P	16777216-bit	(1 024K × 16) Low Voltage, Low Power 4-163
TMS418160	16777216-bit	(1 024K × 16) Enhanced Page Mode 4-163
TMS418160P	16777216-bit	(1 024K × 16) Low Power 4-163
TMS428160	16777216-bit	(1 024K × 16) Low Voltage 4-163
TMS428160P	16777216-bit	(1024K × 16) Low Voltage, Low Power 4-163
TMS464400	67108864-bit	(16384K × 4) Enhanced Page Mode 4-187
TMS464400P	67 108 864-bit	(16384K × 4) Enhanced Page Mode, Low Power 4-187
TMS464800	67 108 864-bit	(8 192K × 8) Enhanced Page Mode 4-187
TMS464800P	67 108 864-bit	(8192K x 8) Enhanced Page Mode, Low Power 4-187
TMS464160	67 108 864-bit	(4096K × 16) Enhanced Page Mode 4-187
TMS464160P	67108864-bit	(4096K × 16) Enhanced Page Mode, Low Power 4-187



TMS416169P	16777216-bit	(1024K x 16) Extended Data Out Mode, Low Power 4-191
TMS418169	16777216-bit	(1024K × 16) Extended Data Out Mode 4-191
TMS418169P	16777216-bit	(1024K x 16) Extended Data Out Mode, Low Power 4-191
TMS426169	16777216-bit	(1024K x 16) Extended Data Out Mode, Low Voltage 4-191
TMS426169P	16777216-bit	(1024K x 16) Extended Data Out Mode, Low Voltage, Low Power 4-191
TMS428169	16777216-bit	(1024K x 16) Extended Data Out Mode, Low Voltage 4-191
TMS428169P	16777216-bit	(1024K x 16) Extended Data Out Mode, Low Voltage, Low Power 4-191

SMHS564A - MARCH 1995 - REVISED JUNE 1995

- Organization . . . 1048576 × 4
- Single 5-V Power Supply for TMS44460/P (±10% Tolerance)
- Single 3.3-V Power Supply for TMS46460/P (±10% Tolerance)
- Low Power Dissipation (for TMS46460P)
- 200-uA CMOS Standby
- 200-µA Self Refresh
- 300-μA Extended-Refresh Battery Backup
- Performance Ranges:

	ACCESS	<b>ACCESS</b>	ACCESS	READ
	TIME	TIME	TIME	OR WRITE
	(t <sub>RAC</sub> ) (MAX)	(tCAC) (MAX)	(t <sub>AA</sub> ) (MAX)	CYCLE (MIN)
'4x460/P-60	60 ns	15 ns	30 ns	110 ns
'4x460/P-70	70 ns	18 ns	35 ns	130 ns
'4x460/P-80	80 ns	20 ns	40 ns	150 ns

- Four Separate CASx Pins Provide for Separate I/O Operation
- Parity-Mode Operation
- Enhanced Page-Mode Operation for Faster Memory Access
- CAS-Before-RAS (CBR) Refresh
- Long Refresh Period
  - 1024-Cycle Refresh in 16 ms
  - 128 ms (Max) Low-Power, Self-Refresh Version (TMS4x460P)
- 3-State Unlatched Output
- Texas Instruments EPIC<sup>™</sup> CMOS Process
- Operating Free-Air Temperature Range 0°C to 70°C

## description

The TMS4x460 series are high-speed, 4194304-bit dynamic random-access memories, organized as 1048576 words of four bits each. The TMS4x400P series are high-speed, low-power, self-refresh with extended-refresh, 4194304-bit dynamic random-access memories, organized as 1048576 words of four bits each. Both series employ state-of-the-art enhanced performance implanted CMOS EPIC™ technology for high performance, reliability, and low power.

DJ PACKAGE (TOP VIEW)			DGA PACKAGE (TOP VIEW)				
DQ1 DQ2 RAS CAS1 CAS2	1 2 3 4 5 6	26 25 24 23 22 21	V <sub>SS</sub>   DQ4   DQ3   CAS4   OE   CAS3	DQ1 DQ2 RAS CAS1 CAS2	1 () 2 3 4 5 6	26 25 24 23 22 21	V <sub>SS</sub> DQ4 DQ3 CAS4 OE CAS3
A9	8 9 10 11 12	19 18 17 16 15	] NC ] A8 ] A7 ] A6 ] A5 ] A4	A9	8 9 10 11 12 13	19 18 17 16 15	NC A8 A7 A6 A5 A4

PIN NOMENCLATURE			
A0-A9	Address Inputs		
CAS1-CAS4	Column-Address Strobe		
DQ1-DQ4	Data In/Data Out		
ŌĒ	Output Enable		
RAS	Row-Address Strobe		
Vcc	5-V or 3.3-V Supply		
Vss	Ground		
w	Write Enable		

### **AVAILABLE OPTIONS**

DEVICE	POWER SUPPLY	SELF-REFRESH BATTERY BACKUP	REFRESH CYCLES
TMS44460	5 V		1024 in 16 ms
TMS44460P	5 V	YES	1024 in 128 ms
TMS46460	3.3 V	_	1024 in 16 ms
TMS46460P	3.3 V	YES	1024 in 128 ms

These devices feature maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

EPIC is a trademark of Texas Instruments Incorporated.




SMHS564A - MARCH 1995 - REVISED JUNE 1995

### description (continued)

Four separate  $\overline{\text{CAS}}$  pins ( $\overline{\text{CAS1}}$ – $\overline{\text{CAS4}}$ ) provide for separate I/O operations, allowing this device to operate in parity mode. The TMS44460 also functions in enhanced page mode, similar to the TMS44400.

The TMS4x400 and TMS4x400P are offered in a 24/26-lead plastic small outline (TSOP) package (DGA suffix) and a 300-mil 24/26-lead plastic surface mount SOJ package (DJ suffix). Both packages are characterized for operation from 0°C to 70°C.

### functional block diagram



### operation

### parity mode

Four  $\overline{\text{CASx}}$  pins  $(\overline{\text{CAS1}} - \overline{\text{CAS4}})$  are provided to give independent control of the four data I/O pins  $(\overline{\text{DQ1}} - \overline{\text{DQ4}})$ . For read or write cycles, the column addressed is latched on the first  $\overline{\text{CASx}}$  falling edge. Each  $\overline{\text{CASx}}$  pin going low enables its corresponding DQ pin with data coming from the column address latched on the first  $\overline{\text{CASx}}$  falling edge. All address setup and hold parameters are referenced to the first  $\overline{\text{CASx}}$  falling edge. The delay time from  $\overline{\text{CASx}}$  low to valid data out (see parameter  $t_{\overline{\text{CAC}}}$ ) is measured from each individual  $\overline{\text{CASx}}$  to its corresponding DQx pin.

To latch in a new column address, all four  $\overline{\text{CASx}}$  pins must be brought high. The column precharge time (see parameter t<sub>CP</sub>) is measured from the last  $\overline{\text{CASx}}$  rising edge to the first  $\overline{\text{CASx}}$  falling edge of the new cycle. In order for a column address to remain valid while toggling  $\overline{\text{CASx}}$ , there exists a minimum setup time (t<sub>CLCH</sub>) where at least one  $\overline{\text{CASx}}$  must be brought low before all other  $\overline{\text{CASx}}$  pins are taken high.

For early-write cycles, the data is latched on the first  $\overline{\text{CASx}}$  falling edge. Only the DQs that have the corresponding  $\overline{\text{CASx}}$  low are written into. Each  $\overline{\text{CASx}}$  has to meet  $t_{\text{CAS}}$  minimum in order to ensure writing into the storage cell. To latch a new address and new data, all  $\overline{\text{CASx}}$  pins must come high and meet  $t_{\text{CP}}$ .

This DQ independence allows the TMS4x460/P to provide four parity bits in memory designs that normally require the use of four 1-megabit  $\times$  1 DRAMs.



SMHS564A - MARCH 1995 - REVISED JUNE 1995

### enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum RAS low time and the CASx page-cycle time used. With minimum CASx page-cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening RAS cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CASx}$  is high. The falling edge of  $\overline{CASx}$  latches the column addresses. This feature allows the TMS4x400 to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as the column address is valid rather than when  $\overline{CASx}$  transitions low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after row-address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CASx}$ . In this case, data is obtained after  $t_{CAC}$  max (access time from  $\overline{CASx}$  low) if  $t_{AA}$  max (access time from column address) has been satisfied. If column addresses for the next cycle are valid at the time  $\overline{CASx}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{CAC}$  or  $t_{CPA}$  (access time from rising edge of  $\overline{CASx}$ ).

### address (A0-A9)

Twenty address bits are required to decode 1 of 1048576 storage-cell locations. Ten row-address bits are set up on inputs A0 through A9 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). The ten column-address bits are set up on A0 through A9 and latched onto the chip by the column-address strobe ( $\overline{CASx}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CASx}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CASx}$  is used as a chip select, activating the output buffer as well as latching the address bits into the column-address buffer.

### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on  $\overline{W}$  selects the read mode and a logic low selects the write mode.  $\overline{W}$  can be driven from standard TTL circuits (TMS44460/P) or low-voltage TTL circuits (TMS46460/P) without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CASx}$  (early write), data out remain in the high-impedance state for the entire cycle, permitting a write operation independent of the state of  $\overline{OE}$ . This permits early-write operation to be completed with  $\overline{OE}$  grounded.

### data in/out (DQ1-DQ4)

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CASx}$  and  $\overline{OE}$  are brought low. In a read cycle, the output becomes valid after all access times are satisfied. The output remains valid while  $\overline{CASx}$  and  $\overline{OE}$  are low.  $\overline{CASx}$  or  $\overline{OE}$  going high returns it to a high-impedance state. This is accomplished by bringing  $\overline{OE}$  high prior to applying data, satisfying  $t_{OED}$ .

### output enable (OE)

 $\overline{\text{OE}}$  controls the impedance of the output buffers. When  $\overline{\text{OE}}$  is high, the buffers remain in the high-impedance state. Bringing  $\overline{\text{OE}}$  low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both  $\overline{\text{RAS}}$  and  $\overline{\text{CASx}}$  to be brought low for the output buffers to go into the low-impedance state. They remain in the low-impedance state until either  $\overline{\text{OE}}$  or  $\overline{\text{CASx}}$  is brought high.

### refresh

A refresh operation must be performed at least once every 16 ms (128 ms for TMS4x400P) to retain data. This can be achieved by strobing each of the 1024 rows (A0-A9). A normal read or write cycle refreshes all bits in each row that is selected. A RAS-only operation can be used by holding CASx at the high (inactive) level,



SMHS564A - MARCH 1995 - REVISED JUNE 1995

### refresh (continued)

conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a  $\overline{\text{RAS}}$ -only refresh. Hidden refresh can be performed while maintaining valid data at the output. This is accomplished by holding  $\overline{\text{CASx}}$  at  $\text{V}_{\text{IL}}$  after a read operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored during the hidden-refresh cycle.

### CASx-before-RAS refresh (CBR)

CBR refresh is utilized by bringing CASx low earlier than RAS (see parameter t<sub>CSR</sub>) and holding it low after RAS falls (see parameter t<sub>CHR</sub>). For successive CBR refresh cycles, CASx can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally.

A low-power battery-backup refresh mode that requires less than 300- $\mu$ A (TMS46460P) or 500- $\mu$ A (TMS44460P) refresh current is available on the low-power devices. Data integrity is maintained using CBR refresh with a period of 125  $\mu$ s while holding RAS low for less than 1  $\mu$ s. To minimize current consumption, all input levels need to be at CMOS levels (V<sub>IL</sub>  $\leq$  0.2 V, V<sub>IH</sub>  $\geq$  V<sub>CC</sub> - 0.2 V).

### self refresh

The self-refresh mode is entered by dropping  $\overline{\text{CASx}}$  low prior to  $\overline{\text{RAS}}$  going low.  $\overline{\text{CASx}}$  and  $\overline{\text{RAS}}$  are both held low for a minimum of 100  $\mu s$ . The chip is then refreshed by an on-board oscillator. No external address is required because the CBR counter is used to keep track of the address. To exit the self-refresh mode, both  $\overline{\text{RAS}}$  and  $\overline{\text{CASx}}$  are brought high to satisfy t<sub>CHS</sub>. Upon exiting the self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. This ensures the DRAM is fully refreshed.

### power up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after full  $V_{CC}$  level is achieved. These eight initialization cycles must include at least one refresh (RAS-only or CBR) cycle.



absolute maximum ratings over opera	ting free-air temperatu	re range (unless otherwise noted) <sup>†</sup>
Supply voltage range, V <sub>CC</sub> :	TMS44460, TMS44460P	– 1 V to 7 V
	TMS46460, TMS46460P	0.5 V to 4.6 V
Voltage range on any pin (see Note 1):	TMS44460, TMS44460P	– 1 V to 7 V
,	TMS46460, TMS46460P	0.5 V to 4.6 V
Short-circuit output current		50 mA
Power dissipation		1 W
Operating free-air temperature range, T	<b>A</b>	0°C to 70°C
Storage temperature range, T <sub>stto</sub>	· · · · · · · · · · · · · · · · · · ·	– 55°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

# recommended operating conditions

L			'44460/P			'46460/P			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	3.0	3.3	3.6	٧	
ViH	High-level input voltage	2.4		6.5	2.0		V <sub>CC</sub> + 0.3	>	
VIL	Low-level input voltage (see Note 2)	-1		0.8	- 0.3		0.8	<b>&gt;</b>	
TA	Operating free-air temperature	0		70	0		70	ů	

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.



SMHS564A - MARCH 1995 - REVISED JUNE 1995

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

## TMS44460/P

PARAMETER		TEST CONDITIO	)NS	'44460 '44460		'44460 '44460		'44460 '44460		UNIT
				MIN MAX		MIN MAX		MIN MAX		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -5 mA		2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
1	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V All others = 0 V to V <sub>CC</sub>	√ to 6.5 V,		± 10	-	± 10		± 10	μΑ
Ю	Output current (leakage)	$\frac{V_{CC}}{CASx} = 5.5 \text{ V}, \qquad V_{O} = 0$	V to V <sub>CC</sub> ,		± 10		± 10		± 10	μА
lCC1	Read- or write- cycle current (see Note)	V <sub>CC</sub> = 5.5 V, Minimum cycle			105		90		80	mA
		After 1 memory cycle, RAS and CASx high, V <sub>IH</sub> = 2.4 V (TTL)			2		2		2	mA
ICC2	Standby current	After 1 memory cycle, RAS and CASx high,	'44460		1		1		1	mA
		V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS) '44460	'44460P		500	:	500		500	μΑ
Іссз	Average refresh current (RAS only or CBR) (see Note 4)	V <sub>CC</sub> = 5.5 V, Minimu RAS cycling, CASx high (RAS only); RAS low after CASx low (	m cycle, CBR)		105		90		80	mA
ICC4	Average page current (see Notes 4 and 5)	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = n RAS low, CASx c	ninimum, cycling		90		80		70	mA
ICC6 <sup>†</sup>	Self-refresh current (see Note 4)	CASx < 0.2 V, RAS < 0 tRAS and tCAS > 1000 m			500	*	500		500	μА
ICC7	Standby current, outputs enabled (see Note 4)	RAS = V <sub>IH</sub> , CASX = V <sub>IL</sub> Data out enabled			5		5		5	mA
lcc10 <sup>†</sup>	Battery-backup current (with CBR)	$t_{RC}$ = 125 $\mu$ s, $t_{RAS}$ $\leq$ $V_{CC}$ = 0.2 $V$ $\leq$ $V_{IH}$ $\leq$ 6.5 $V$ $\leq$ $V_{IL}$ $\leq$ 0.2 $V$ , $\overline{W}$ and Address and data stable	/,		500		500		500	μΑ

† For TMS44460P only

NOTES: 3. ICC max is specified with no load connected.

4. Measured with a maximum of one address change while RAS = VIL

5. Measured with a maximum of one address change while  $\overline{CASx} = \overline{V_{IH}}$ 

SMHS564A - MARCH 1995 - REVISED JUNE 1995

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

### TMS46460/P

P/	ARAMETER	TEST CONDITIONS			'46460-60 '46460P-60		'46460-70 '46460P-70		'46460-80 '46460P-80		
				MIN MAX		MIN MAX		MIN MAX		1	
VOH	High-level IOH = -2 mA (LVTTL)			2.4		2.4		2.4		V	
VOH	output voltage	I <sub>OH</sub> = - 100 μA (LVCMO	S)	V <sub>CC</sub> -0.2		V <sub>C</sub> C-0.2		V <sub>CC</sub> -0.2		v	
VOL	Low-level output	I <sub>OL</sub> = 2 mA (LVTTL)			0.4		0.4		0.4	V	
VOL.	voltage	I <sub>OL</sub> = 100 μA (LVCMOS)			0.2		0.2		0.2		
lj .	Input current (leakage)	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = 0 V	V to 3.9 V,		± 10		± 10		± 10	μА	
ю	Output current (leakage)	$\frac{V_{CC} = 3.6 \text{ V}}{\text{CASx} \text{ high}}$	V to VCC,		± 10		± 10		± 10	μΑ	
ICC1	Read- or write- cycle current (see Note )	V <sub>CC</sub> = 3.6 V, Minimum cycle			70		60		50	mA	
	:	After 1 memory cycle, RAS and CASx high, VIH = 2 V (LVTTL)			2		2		2	mA	
ICC2	Standby current	After 1 memory cycle, RAS and CASx high,	CASx high,	300		300		300	μΑ		
		V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (LVCMOS) '46460P		200		200		200	μΑ		
ICC3	Average refresh current (RAS only or CBR) (see Note 4)	VCC = 3.6 V, Minimum cycle, RAS cycling, CASx high (RAS only); RAS low after CASx low (CBR)			70		60		<b>50</b>	mA	
ICC4	Average page current (see Notes 4 and 5)	V <sub>CC</sub> = 3.6 V, t <sub>PC</sub> = n RAS low, CASx c	ninimum, cycling		60		50		40	mA	
ICC6 <sup>†</sup>	Self-refresh current (see Note 4)	CASx< 0.2 V, RAS< 0.2 V, tras and tcas > 1000 ms			200		200		200	μΑ	
ICC7	Standby current, outputs enabled (see Note 4)	RAS = V <sub>IH</sub> , CASx = V <sub>II</sub> Data out enabled			5		5		5	mA	
lcc10 <sup>†</sup>	Battery-backup current (with CBR)	$t_{RC} = 125 \mu s$ , $t_{RAS} \le V_{CC} - 0.2 V \le V_{IH} \le 3.9 V$ $0 V \le V_{IL} \le 0.2 V$ , $\overline{W}$ and $\overline{W}$ Address and data stable	<i>I</i> ,		300		300		300	μΑ	

† For TMS46460P only

NOTES: 4. ICC max is specified with no load connected.

4. Measured with a maximum of one address change while RAS = VIL

5. Measured with a maximum of one address change while CASx = VIH



SMHS564A - MARCH 1995 - REVISED JUNE 1995

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)

		PARAMETER	MIN MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A9		5	pF
C <sub>i(RC)</sub>	Input capacitance, CASx and RAS		 7	pF
C <sub>i(OE)</sub>	Input capacitance, OE		7	pF
C <sub>i(W)</sub>	Input capacitance, W		7	pF
Co	Output capacitance		7	pF

NOTE 6: V<sub>CC</sub> = 5 V ± .5 V for the TMS44460/P devices, V<sub>CC</sub> = 3.3 V ± 0.3 V for the TMS46460/P devices, and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	'4x400-60 '4x400P-60		'4x400-70 '4x400P-70		'4x400-80 '4x400P-80		UNIT
			MAX	MIN	MAX	MIN	MAX	
tAA	Access time from column address		30		35		40	ns
tCAC	Access time from CASx low		15		18		20	ns
tCPA	Access time from column precharge		35		40		45	ns
tRAC	Access time from RAS low		60	en de la company	70		80	ns
<sup>t</sup> OEA	Access time from OE low		15		18		20	ns
tCLZ	CASx to output in low-impedance state	0		0		0		ns
<sup>t</sup> OFF	Output disable time after CASx high (see Note 7)	0	15	0	18	. 0	20	ns
tOEZ	Output disable time after OE high (see Note 7)	0	15	0	18	0	20	ns

NOTE 7: tOFF and tOEZ are specified when the output is no longer driven.

SMHS564A - MARCH 1995 - REVISED JUNE 1995

## timing requirements over recommended ranges of supply voltage and operating free-air temperature

			'4x400-60 '4x400P-60		00-70 00P-70		00-80 00P-80	UNIT
	•	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Cycle time, random read or write (see Note 8)	110		130		150		ns
tRWC	Cycle time, read-write (see Note 8)	155	′	181		205		ns
tPC	Cycle time, page-mode read or write (see Notes 8 and 9)	40		45		50		ns
tPRWC	Cycle time, page-mode read-write (see Note 8)	85		96		105		ns
†RASP	Pulse duration, RAS low, page mode (see Note 10)	60	100 000	70	100 000	80	100 000	ns
t <sub>RAS</sub>	Pulse duration, RAS low, nonpage mode (see Note 10)	60	10 000	70	10 000	80	10 000	ns
†RASS	Pulse duration, RAS low, self refresh		100		100		100	μs
t <sub>CAS</sub>	Pulse duration, CASx low (see Note 11)	10	10 000	18	10 000	20	10 000	ns
<sup>t</sup> CP	Pulse duration, CASx precharge time	10		10		10		ns
t <sub>RP</sub>	Pulse duration, RAS high (precharge)	40		50		60		ns
t <sub>RPS</sub>	Precharge time after self refresh using RAS	110		130		150		ns
tWP	Pulse duration, write	10		10		10		ns
†ASC	Setup time, column address before CASx low	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data (see Note 12)	0		0		0		ns
tRCS	Setup time, W high before CASx low	0		0		0		ns
tCWL	Setup time, W low before CASx high	15		18		20		ns
t <sub>RWL</sub>	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, $\overline{W}$ low before $\overline{\text{CASx}}$ low (early-write operation only)	0		0	·	0		ns
twsR	Setup time, W high (CBR refresh only)	10		10	-	10		ns
<sup>t</sup> CAH	Hold time, column address after CASx low	10		15		15		ns
<sup>t</sup> DHR	Hold time, data after RAS low (see Note 13)	50		55		60		ns
<sup>t</sup> DH	Hold time, data (see Note 12)	10		15		15		ns
t <sub>AR</sub>	Hold time, column address after RAS low (see Note 13)	50		55		60		ns
<sup>t</sup> CLCH	Hold time, CASx low to CASx high	5		5		5		ns
<sup>t</sup> RAH	Hold time, row address after RAS low	10		10		10		ns
<sup>t</sup> RCH	Hold time, W high after CASx high (see Note 14)	0		0		0		ns
tRRH	Hold time, W high after RAS high (see Note 14)	0		0		0		ns
tWCH	Hold time, W low after CASx low (early-write operation only)	10		15		15		ns
twcn	Hold time, W low after RAS low (see Note 13)	50		55		60		ns
twhr	Hold time, W high (CBR refresh only)	10		10		10		ns
tCHS	Hold time, CASx low after RAS high (self refresh)	- 50		- 50		- 50		ns
<sup>t</sup> OEH	Hold time, OE command	15		18		20		ns

NOTES: 8. All cycle times assume t<sub>T</sub> = 5 ns.

9. To assure tpc min, tASC should be  $\geq$  tcp.

- 10. In a read-write cycle, tRWD and tRWL must be observed.
- In a read-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.
   Referenced to the later of CASx or W in write operations
- 13. The minimum value is measured when t<sub>RCD</sub> is set to t<sub>RCD</sub> min as a reference.
- 14. Either tRRH or tRCH must be satisfied for a read cycle.




SMHS564A - MARCH 1995 - REVISED JUNE 1995

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

			'4x460-60 '4x460P-60		'4x460-70 '4x460P-70		'4x460-80 '4x460P-80		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> OED	ED Hold time, OE to data delay				18		20		ns
tROH	Hold time, RAS referenced to OE		10		10		10		ns
tAWD -	Delay time, column address to W low (read-write opera	tion only)	55		63		<sub></sub> 70		ns
tCHR	Delay time, RAS low to CASx high (CBR refresh only)		10		10		10		ns
tCRP	Delay time, CASx high to RAS low		0		0		0 1		ns
tCSH	Delay time, RAS low to CASx high		60		70		80		ns
tCSR	Delay time, CASx low to RAS low (CBR refresh only)		5		5		5		ns
tCWD	Delay time, CASx low to W low (read-write operation only)		40		46		50		ns
t <sub>RAD</sub>	Delay time, RAS low to column address (see Note 15)		15	30	15	35	15	40	ns
†RAL	Delay time, column address to RAS high		30		35		40		ns
†CAL	Delay time, column address to CASx high		30		35		40		ns
†RCD	Delay time, RAS low to CASx low (see Note 15)		20	45	20	52	20	60	ns
IRPC.	Delay time, RAS high to CASx low		0		0		0		ns
tRSH	Delay time, CASx low to RAS high		15		18	1	20		ns
t <sub>RWD</sub>	Delay time, RAS low to W low (read-write operation only)		85		98		110		ns
	Refresh time interval '4x460 '4x460P			16		16		16	ms
<sup>t</sup> REF				128		128		128	ms
tŢ	Transition time		2	30	2	30	2	30	ns

NOTE 15: The maximum value is specified only to assure access time.


## PARAMETER MEASUREMENT INFORMATION



DEVICE	V <sub>CC</sub> (V)	R1 (Ω)	R2 (Ω)	V <sub>TH</sub> (V)	R <sub>L</sub> (Ω)
46460/P	3.3	1178	868	1.4	500
44460/P	5	828	295	1.31	218

Figure 1. Load Circuits for Timing Parameters

# PARAMETER MEASUREMENT INFORMATION



NOTES: A. To hold the address latched by the first  $\overline{\text{CASx}}$  going low, the parameter t<sub>CLCH</sub> must be met.

B. tCAC is measured from CASx to its corresponding DQx.


C. Output can go from high-impedance to an invalid-data state prior to the specified access time.

D. CASx order is arbitrary.

Figure 2. Read-Cycle Timing (see Note D)



# PARAMETER MEASUREMENT INFORMATION



NOTES: A. To hold the address latched by the first CASx going low, the parameter tolor must be met.


B. CASx order is arbitrary.

Figure 3. Early-Write-Cycle Timing (see Note B)



**ADVANCE INFORMATION** 

# PARAMETER MEASUREMENT INFORMATION




To hold the address latched by the first  $\overline{\text{CASx}}$  going low, the parameter  $t_{CLCH}$  must be met. Referenced to the later of either the first  $\overline{\text{CASx}}$  or  $\overline{W}$  in write operations. NOTES: A.

C. CASx order is arbitrary.

Figure 4. Write-Cycle Timing (see Note C)



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. To hold the address latched by the first CASx going low, the parameter tolor must be met.

t<sub>CAC</sub> is measured from <del>CASx</del> to its corresponding DQx. <del>CASx</del> order is arbitrary. В.

C.

Figure 5. Read-Write/Read-Modify-Write-Cycle Timing (see Note C)




**ADVANCE INFORMATION** 

### TMS44460, TMS44460P, TMS46460, TMS46460P 1048576-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES

SMHS564A - MARCH 1995 - REVISED JUNE 1995

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. To hold the address latched by the first CASx going low, the parameter t<sub>CLCH</sub> must be met.

- B. tCAC is measured from CASx to its corresponding DQx.
- Access time is tCPA or tAA dependent.
- D. Output can go from high-impedance to an invalid-data state prior to the specified access time.
- E. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
- F. CASx order is arbitrary.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing (see Notes E and F)





To hold the address latched by the first  $\overline{\text{CASx}}$  going low, the parameter t<sub>CLCH</sub> must be met. NOTES: A.


- B. Referenced to the later of either the first CASx or W in write operations.
- CASx order is arbitrary.
- D. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read and read-modify-write timing specifications are not violated.

Figure 7. Enhanced-Page-Mode Write-Cycle Timing



**ADVANCE INFORMATION** 

# **ADVANCE INFORMATION**



- NOTES: A. To hold the address latched by the first CASx going low, the parameter tolor must be met.
  - tcac is measured from CASx to its corresponding DQx. CASx order is arbitrary.

  - D. A read or write cycle can be intermixed with read-modify-write cycles as long as the read- and write-cycle timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Read-Modify-Write Cycle Timing



**ADVANCE INFORMATION** 

#### TMS44460, TMS44460P, TMS46460, TMS46460P 1 048576-WORD BY 4-BIT

#### **DYNAMIC RANDOM-ACCESS MEMORIES**

SMHS564A - MARCH 1995 - REVISED JUNE 1995




Figure 9. RAS-Only Refresh-Cycle Timing






Figure 10. Automatic CBR Refresh-Cycle Timing




Figure 11. Self-Refresh-Cycle Timing






Figure 12. Hidden-Refresh-Cycle (Read) Timing

#### TMS44460, TMS44460P, TMS46460, TMS46460P 1048576-WORD BY 4-BIT **DYNAMIC RANDOM-ACCESS MEMORIES**

SMHS564A - MARCH 1995 - REVISED JUNE 1995





Figure 13. Hidden-Refresh-Cycle (Write) Timing

#### TMS44460, TMS44460P, TMS46460, TMS46460P 1048576-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES

SMHS564A - MARCH 1995 - REVISED JUNE 1995

#### device symbolization (TMS44460 illustrated)



SMHS561A - MARCH 1995 - REVISED JUNE 1995

- Organization . . . 4194304 × 1
- Single 5 V Power Supply, for TMS44100/P (±10% Tolerance)
- Single 3.3 V Power Supply, for TMS46100/P (±10% Tolerance)
- Low Power Dissipation (TMS46100P only)
  - 200-μA CMOS Standby
  - 200-µA Self Refresh
  - 300-μA Extended-Refresh Battery Backup
- Performance Ranges:

	ACCESS	<b>ACCESS</b>	<b>ACCESS</b>	READ
	TIME	TIME	TIME	OR WRITE
	(t <sub>RAC</sub> ) (MAX)	(tcac) (MAX)	(t <sub>AA</sub> ) (MAX)	CYCLE (MIN)
'4x100/P-60	60 ns	15 ns	30 ns	110 ns
'4x100/P-70	70 ns	18 ns	35 ns	130 ns
'4x100/P-80	80 ns	20 ns	40 ns	150 ns

- Enhanced Page-Mode Operation for Faster Memory Access
- CAS-Before-RAS (CBR) Refresh
- Long Refresh Period
  - 1024-Cycle Refresh in 16 ms
  - 128 ms (Max) for Low-Power, Self-Refresh Version (TMS4x100P)
- 3-State Unlatched Output
- Texas Instruments EPIC™ Process
- Operating Free-Air Temperature Range 0°C to 70°C

#### description

The TMS4x100 series are high-speed, 4194304-bit dynamic random-access memories, organized as 4194304 words of one bit each. The TMS4x100P series are high-speed, low-power, self-refresh with extended-refresh, 4194304-bit dynamic random-access memories, organized as 4194304 words of one bit each. Both series employ state-of-the-art EPIC<sup>™</sup> (Enhanced Performance Implanted CMOS) technology for high performance, reliability, and low voltage.

	CKAGE VIEW)	DJ PAC (TOP \	
D	26 V <sub>SS</sub> 25 Q 24 CAS 23 NC 22 A9	D   1 W   2 RAS   3 NC   4 A10   5	26 V <sub>SS</sub> 25 Q 24 CAS 23 NC 22 A9
A0	18 A8 17 A7 16 A6 15 A5 14 A4	A0  9 A1  10 A2  11 A3  12 V <sub>CC</sub> 13	18

PI	N NOMENCLATURE
A0-A10	Address Inputs
CAS	Column-Address Strobe
D	Data In
NC	No Connection
Q	Data Out
RAS	Row-Address Strobe
W	Write Enable
Vcc	5-V or 3.3-V Supply
VSS	Ground

DEVICE	POWER SUPPLY	SELF-REFRESH BATTERY BACKUP	REFRESH CYCLES
TMS44100	5 V	_	1024 in 16 ms
TMS44100P	5 V	YES	1024 in 128 ms
TMS46100	3.3 V	— — — — — — — — — — — — — — — — — — —	1024 in 16 ms
TMS46100P	3.3 V	YES	1024 in 128 ms


These devices feature maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS4x100 and TMS4x100P are offered in a 20-/26-lead plastic surface-mount small-outline (TSOP) package (DGA suffix) and a 300-mil 20-/26-lead plastic surface-mount SOJ package (DJ suffix). Both packages are characterized for operation from 0°C to 70°C.

EPIC is a trademark of Texas Instruments Incorporated.




#### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### functional block diagram

**ADVANCE INFORMATION** 



SMHS561A - MARCH 1995 - REVISED JUNE 1995

#### operation

#### enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum  $\overline{RAS}$  low time and the  $\overline{CAS}$  page cycle time used.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the TMS4x100 to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as the column address is valid rather than when  $\overline{CAS}$  transitions low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after row-address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{CAC}$  max (access time from  $\overline{CAS}$  low), if  $t_{AA}$  max (access time from column address) has been satisfied. If column addresses for the next cycle are valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{CAC}$  or  $t_{CPA}$  (access time from rising edge of  $\overline{CAS}$ ).

#### address (A0-A10)

Twenty-two address bits are required to decode 1 of 4194304 storage cell locations. Eleven row-address bits are set up on inputs A0 through A10 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). The eleven column-address bits are set up on A0 through A10 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select, activating the output buffer, as well as latching the address bits into the column-address buffer.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on  $\overline{W}$  selects the read mode and a logic low selects the write mode.  $\overline{W}$  can be driven from standard TTL circuits (TMS44100/P) or low-voltage TTL circuits (TMS46100/P) without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out remains in the high-impedance state for the entire cycle, permitting common I/O operation.

#### data in (D)

Data is written during a write or read-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-write cycle,  $\overline{CAS}$  is already low and the data is strobed in by  $\overline{W}$  with setup and hold times referenced to this signal.

#### data out (Q)

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until CAS is brought low. In a read cycle, the output becomes valid after the access time interval  $t_{CAC}$  (which begins with the negative transition of  $\overline{CAS}$ ) as long as  $t_{RAC}$  and  $t_{AA}$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{CAS}$  is low;  $\overline{CAS}$  going high returns it to the high-impedance state. In a delayed-write or read-write cycle, the output follows the sequence for the read cycle.



SMHS561A - MARCH 1995 - REVISED JUNE 1995

#### refresh

A refresh operation must be performed at least once every 16 ms (128 ms for TMS4x100P) to retain data. This can be achieved by strobing each of the 1024 rows (A0–A9). A normal read or write cycle refreshes all bits in each row that is selected. A RAS-only operation can be used by holding CAS at the high (inactive) level, conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh. Hidden refresh can be performed while maintaining valid data at the output. This is accomplished by holding CAS at V<sub>IL</sub> after a read operation and cycling RAS after a specified precharge period, similar to a RAS-only refresh cycle. The external address is ignored during the hidden-refresh cycle.

#### CAS-before-RAS (CBR) refresh

CBR refresh is utilized by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$  (see parameter  $t_{\text{CSR}}$ ) and holding it low after  $\overline{\text{RAS}}$  falls (see parameter  $t_{\text{CHR}}$ ). For successive CBR refresh cycles,  $\overline{\text{CAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . The external address is ignored and the refresh address is generated internally.

A low-power battery-backup refresh mode that requires less than 300- $\mu$ A (TMS46100P) or 500- $\mu$ A (TMS44100P) refresh current is available on the low-power devices. Data integrity is maintained using CBR refresh with a period of 125  $\mu$ s while holding RAS low for less than 1  $\mu$ s. To minimize current consumption, all input levels need to be at CMOS levels ( $V_{IL} \le 0.2 \text{ V}$ ,  $V_{IH} \ge V_{CC} - 0.2 \text{ V}$ ).

#### self refresh

The self-refresh mode is entered by dropping  $\overline{\text{CAS}}$  low prior to  $\overline{\text{RAS}}$  going low.  $\overline{\text{CAS}}$  and  $\overline{\text{RAS}}$  are both held low for a minimum of 100 µs. The chip is then refreshed by an on-board oscillator. No external address is required because the CBR counter is used to keep track of the address. To exit the self-refresh mode, both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are brought high to satisfy t<sub>CHS</sub>. Upon exiting the self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. This ensures the DRAM is fully refreshed.

#### power up


To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after full  $V_{CC}$  level is achieved. These eight initialization cycles must include at least one refresh (RAS-only or CBR) cycle.


#### test mode

An industry-standard design-for-test (DFT) mode is incorporated in the TMS4x100 and TMS4x100P. A CBR cycle with  $\overline{W}$  low (WCBR) cycle is used to enter the test mode. In the test mode, data is written into and read from eight sections of the array in parallel. Data is compared upon reading and if all bits are equal, the data-out terminal goes high. If any one bit is different, the data-out terminal goes low. Any combination of read, write, read-write, or page-mode cycles can be used in the test mode. The test-mode function reduces test times by enabling the 4-Mbit DRAM to be tested as if it were a 512K DRAM, where row address 10, column address 10, and column address 0 are not used. A  $\overline{RAS}$ -only or CBR refresh cycle is used to exit the DFT mode.



#### DYNAMIC NANDOM-ACCESS MEMORIES SMHS561A - MARCH 1995 - REVISED JUNE 1995





 $<sup>\</sup>dagger$  The states of  $\overline{W}$ , data in, and address are defined by the type of cycle used during test mode.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub> :	TMS44100, TMS44100P	– 1 V to 7 V
· · · · · · · · · · · · · · · · · · ·	TMS46100, TMS46100P	– 0.5 V to 4.6 V
Voltage range on any pin (see Note 1):	TMS44100, TMS44100P	– 1 V to 7 V
	TMS46100, TMS46100P	
Short-circuit output current		50 mA
	A	
	·····	

<sup>&</sup>lt;sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

#### recommended operating conditions

			S44100	/P		UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	3	3.3	3.6	V
VIH	High-level input voltage	2.4		6.5	2	**	V <sub>CC</sub> + 0.3	٧
V <sub>IL</sub>	Low-level input voltage (see Note 2)	-1		0.8	- 0.3		0.8	V
TA	Operating free-air temperature	0		. 70	. 0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

# TMS44100, TMS44100P, TMS46100, TMS46100P 4194304-WORD BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORIES SMHS561A - MARCH 1995 - REVISED JUNE 1995

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		'44100 '44100		'44100-70 '44100P-70		'44100-80 '44100P-80		UNIT
		CONDITIONS		MIN	MAX	MIN	MAX	MIN	MAX	
Vон	High-level output voltage	IOH = 5 mA		2.4		2.4		2.4		٧
VoL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4		0.4		0.4	٧
l <sub>i</sub>	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All others = 0 V to V <sub>CC</sub>			± 10		± 10		± 10	μА
Ю	Output current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V CAS high	to VCC,		± 10		± 10		± 10	μΑ
ICC1	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum	cycle		105		90		80	mA
		After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> = 2.4 V (TTL)			2		2	i .	2	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high,	'44100		1		1		1	mA
		V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS)	'44100P		500		500		500	μΑ
Іссз	Average refresh current (RAS only or CBR) (see Note 4)	V <sub>CC</sub> = 5.5 V, Minimum RAS cycling, CAS high (RAS only); RAS low after CAS low (C			105		90		80	mA
ICC4	Average page current (see Notes 3 and 5)	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \frac{t_{PC}}{CAS} = \text{min}$			90		80		70	mA
CC6 <sup>†</sup>	Self-refresh current (see Note 3)	CAS ≤ 0.2 V, RAS < 0. tRAS and tCAS > 1000 m			500		500		500	μΑ
ICC7	Standby current, outputs enabled (see Note 3)	RAS = V <sub>IH</sub> , CAS = V <sub>I</sub> Data out = enabled	L,		5		5		5	mA
ICC10 <sup>†</sup>	Battery-backup current (with CBR)	$t_{RC}$ = 125 $\mu$ s, $t_{RAS} \le 1$ $V_{CC}$ = 0.2 $V \le V_{ H} \le 6.5$ $V \le V_{ L} \le 0.2$ $V$ , $\overline{W}$ and $\overline{OE}$ = $V_{ H}$ , Address and data stable			500		500		500	μΑ

† For TMS44100P only

NOTES: 3. ICC max is specified with no load connected.

4. Measured with a maximum of one address change while RAS = VIL

5. Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ 

SMHS561A - MARCH 1995 - REVISED JUNE 1995

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS		'46100- '46100P		'46100-7 '46100P		'46100-8 '46100P-		UNIT
		CONDITIONS	•	MIN	MAX	MIN	MAX	MIN	MAX	1
V	High-level	iOH = 2 mA (LVTTL)		2.4		2.4		2.4		V
VOH	output voltage	IOH = - 100 μA (LVCM)	OS)	V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		
\/a:	Low-level	IOL = 2 mA (LVTTL)			0.4		0.4		0.4	V
VOL	output voltage	I <sub>OL</sub> = 100 μA (LVCMOS	)		0.2		0.2		0.2	
lj	Input current (leakage)	V <sub>I</sub> = 0 V to 3.9 V, V <sub>CC</sub> All others = 0 V to V <sub>CC</sub>	= 3.6 V,		± 10		± 10		± 10	μΑ
Ю	Output current (leakage)	V <sub>O</sub> = 0 V to V <sub>CC</sub> , V <sub>CC</sub> CAS high	= 3.6 V,		± 10		± 10		± 10	μА
lCC1	Read- or write-cycle current (see Note 3)	Minimum cycle, V <sub>CC</sub>	= 3.6 V		70		60		50	mA.
	Standby	After 1 memory cycle, RAS and CAS high, VIH = 2.0 V (LVTTL)			2		2	·	2	mA
ICC2	current	After 1 memory cycle, RAS and CAS high,	'46100		300		300		300	μΑ
		V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (LVCMOS)	'46100P		200	a.	200		200	μΑ
ICC3	Average refresh current (RAS only or CBR) (see Note 4)	Minimum cycle, VCC RAS cycling, CAS high (RAS only); RAS low after CAS low (			70		60		50	mA
ICC4	Average page current (see Notes 3 and 5)	tPC = minimum, VCC RAS low, CAS	= 3.6 V, cycling	-	60		50		40	mA
lcc6 <sup>†</sup>	Self-refresh current (see Note 3)	CAS ≤ 0.2 V, RAS tRAS and tCAS > 1000 i	< 0.2 V, ms		200		200		200	μΑ
ICC7	Standby current, outputs enabled (see Note 3)	RAS = V <sub>IH</sub> , CAS : Data out = enabled	= V <sub>IL</sub> ,		5	٠	5		5	mA
CC10 <sup>†</sup>	Battery-backup current (with CBR)	$t_{RC}$ = 125 µs, $t_{RAS}$ $V_{CC}$ = 0.2 $V \le V_{IH} \le$ 3.9 $0 \ V \le V_{IL} \le$ 0.2 $V$ , $\overline{W}$ and $\overline{OE}$ = $V_{IH}$ , Address and data stable			300		300		300	μΑ

† For TMS46100P only

NOTES: 3. ICC max is specified with no load connected.

4. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

5. Measured with a maximum of one address change while CAS = VIH



SMHS561A - MARCH 1995 - REVISED JUNE 1995

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A10		5	рF
C <sub>i(RC)</sub>	Input capacitance, CAS and RAS		7	pF
C <sub>i(W)</sub>	Input capacitance, W		7	pF
Co	Output capacitance		7	pF

NOTE 6: VCC = 5 V ± .5 V for the TMS44100 devices, VCC = 3.3 V ± 0.3 V for the TMS46100 devices, and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		'4x100-60 '4x100P-60		'4x100-70 '4x100P-70		'4x100-80 '4x100P-80	
		MIN	MAX	MIN	MAX	MIN	MAX	
tAA	Access time from column address		30		35		40	ns
tCAC	Access time from CAS low		15		18		20	ns
t <sub>CPA</sub>	Access time from column precharge		35		40		45	ns
†RAC	Access time from RAS low		60		70		80	ns
tCLZ	CAS to output in low impedance	0		0		0		ns
<sup>t</sup> OFF	Output disable time after CAS high (see Note 7)	0	15	0	18	0	20	ns

NOTE 7: toff is specified when the output is no longer driven.

#### TMS44100, TMS44100P, TMS46100, TMS46100P 4194304-WORD BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORIES SMHS561A - MARCH 1995 - REVISED JUNE 1995

timing requirements over recommended ranges of supply voltage and operating free-air temperature

	•		00-60 00P-60		00-70 00P-70	'4x100-80 '4x100P-80		UNIT
• 1		MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> RC	Cycle time, random read or write (see Note 8)	110		130		150		ns
tRWC	Cycle time, read-write (see Note 8)	130	_	153		175		ns
<sup>t</sup> PC	Cycle time, page-mode read or write (see Notes 8 and 9)	40		45		50	<del>,</del>	ns
<sup>t</sup> PRWC	Cycle time, page-mode read-write (see Note 8)	60		68		75		ns
<sup>t</sup> RASP	Pulse duration, RAS low, page mode (see Note 10)	60	100 000	70	100 000	80	100 000	ns
t <sub>RAS</sub>	Pulse duration, RAS low, nonpage mode (see Note 10)	60	10 000	70	10 000	80	10 000	ns
t <sub>RASS</sub>	Pulse duration, RAS low, self refresh	100		100		100		μs
t <sub>CAS</sub>	Pulse duration, CAS low, (see Note 11)	15	10 000	18	10 000	20	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		- 50		60		ns
t <sub>RPS</sub>	Precharge time after self refresh using RAS	140		130		150		ns
twp	Pulse duration, write	10		10		10		ns
t <sub>ASC</sub>	Setup time, column address before CAS low	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data (see Note 12)	0		0		0		ns
t <sub>RCS</sub>	Setup time, W high before CAS low	0		. 0	10.00	. 0		ns
t <sub>CWL</sub>	Setup time, W low before CAS high	15		18		20		ns
t <sub>RWL</sub>	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, W low before CAS low (early-write operation only)	0		0		0		ns
twsR	Setup time, W high (CBR refresh only)	10		10		10		ns
twrs	Setup time, W low (test mode only)	10		10		10		ns
tCAH	Hold time, column address after CAS low	10		15		15		ns
<sup>t</sup> DHR	Hold time, data after RAS low (see Note 13)	. 50		55		60		ns
<sup>t</sup> DH	Hold time, data (see Note 12)	10		15		15		ns
<sup>t</sup> AR	Hold time, column address after RAS low (see Note 13)	50		55		60		ns
<sup>t</sup> RAH	Hold time, row address after RAS low	10		10		10		ns
<sup>t</sup> RCH	Hold time, W high after CAS high (see Note 14)	. 0		0		0		ns
t <sub>RRH</sub>	Hold time, W high after RAS high (see Note 14)	0		0		0		ns
tWCH	Hold time, W low after CAS low (early-write operation only)	10		15		15		ns
tWCR	Hold time, W low after RAS low (see Note 13)	50		55		60		ns
tWHR	Hold time, W high (CBR refresh only)	10		10		10		ns
tWTH	Hold time, W low (test mode only)	10		10		10		ns
<sup>t</sup> AWD	Delay time, column address to $\overline{W}$ low (read-write operation only)	30		35		40		ns
tCHR	Delay time, RAS low to CAS high (CBR refresh only)	10		10		10		ns
tCRP	Delay time, CAS high to RAS low	. 0		0		0		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		ns

NOTES: 8. All cycle times assume t<sub>T</sub> = 5 ns.

- 9. To assure tpc min, tASC should be  $\geq 5$  ns.
- 10. In a read-write cycle, tRWD and tRWL must be observed.
- In a read-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.
   Referenced to the later of <del>CAS</del> or <del>W</del> in write operations
- 13. The minimum value is measured when t<sub>RCD</sub> is set to t<sub>RCD</sub> min as a reference.
- 14. Either tRRH or tRCH must be satisfied for a read cycle.



SMHS561A - MARCH 1995 - REVISED JUNE 1995

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

				'4x100-60 '4x100P-60		'4x100-70 '4x100P-70		'4x100-80 '4x100P-80	
			MIN	MAX	MIN	MAX	MIN	MAX	
tCSR	Delay time, CAS low to RAS low (CBR refresh only)		5		5		5		ns
tCHS	Hold time, CAS low after RAS high, self refresh		-50		-50		-50		ns
tCWD	Delay time, CAS low to W low (read-write operation only)		15		18		20		ns
tRAD	Delay time, RAS low to column address (see Note 15)		15	30	15	35	15	40	ns
tRAL	Delay time, column address to RAS high		30		35		40		ns
tCAL	Delay time, column address to CAS high		30		35		40		ns
tRCD	Delay time, RAS low to CAS low (see Note 15)		20	45	20	52	20	60	ns
tRPC	Delay time, RAS high to CAS low		0		0		0		ns
tRSH	Delay time, CAS low to RAS high		15		18		20		ns
tRWD	Delay time, RAS low to W low (read-write operation only)		60		70		80		ns
t <sub>TAA</sub>	Access time from address (test mode)		35		40		45		ns
<sup>t</sup> TCPA	Access time from column precharge (test mode)		40		45		50		ns
†TRAC	Access time from RAS (test mode)		65		75		85		ns
+===	Refresh time interval	'4x100		16		16		16	ms
<sup>t</sup> REF	nellesti tille iliterval	'4x100P		128		128		128	ms
ŧΤ	Transition time		2	50	2	50	2	50	ns

NOTE 15: The maximum value is specified only to assure access time.




Figure 1. Load Circuits for Timing Parameters

SMHS561A - MARCH 1995 - REVISED JUNE 1995





Figure 2. Low-Voltage Load Circuits for Timing Parameters



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 3. Read-Cycle Timing



# TMS44100, TMS44100P, TMS46100, TMS46100P 4194304-WORD BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORIES SMHS561A - MARCH 1995 - REVISED JUNE 1995




Figure 4. Early-Write-Cycle Timing

#### TMS44100, TMS44100P, TMS46100, TMS46100P 4194304-WORD BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORIES SMH3561A - MARCH 1995 - REVISED JUNE 1995






Figure 5. Write-Cycle Timing



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 6. Read-Write-Cycle Timing




NOTES: A. Access time is  $t_{\mbox{CPA}}$  or  $t_{\mbox{AA}}$  dependent.

B. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 7. Enhanced-Page-Mode Read-Cycle Timing

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. Referenced to CAS or W, whichever occurs last

A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Write-Cycle Timing

SMHS561A - MARCH 1995 - REVISED JUNE 1995

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

B. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.


Figure 9. Enhanced-Page-Mode Read-Write-Cycle Timing

SMHS561A - MARCH 1995 - REVISED JUNE 1995

RAS

# PARAMETER MEASUREMENT INFORMATION trac 
+ tCRP

**tRPC** 





NOTE A: A10 is a don't care.

Figure 10. RAS-Only Refresh-Cycle Timing

SMHS561A - MARCH 1995 - REVISED JUNE 1995




Figure 11. Automatic CBR-Refresh-Cycle Timing

# TMS44100, TMS44100P, TMS46100, TMS46100P 4194304-WORD BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORIES SMHS561A - MARCH 1995 - REVISED JUNE 1995




Figure 12. Self-Refresh-Cycle Timing

SMHS561A - MARCH 1995 - REVISED JUNE 1995




Figure 13. Hidden-Refresh-Cycle (Read) Timing

SMHS561A - MARCH 1995 - REVISED JUNE 1995




Figure 14. Hidden-Refresh-Cycle (Write) Timing

SMHS561A - MARCH 1995 - REVISED JUNE 1995

#### PARAMETER MEASUREMENT INFORMATION





Figure 15. Test-Mode Entry Cycle

#### device symbolization (TMS44100 illustrated)



#### TMS44100, TMS44100P, TMS46100, TMS46100P 4194304-WORD BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORIES SMH3561A - MARCH 1995 - REVISED JUNE 1995

SMHS562A - MAY 1995 - REVISED JUNE 1995

- Organization . . . 1 048576 × 4
- Single 5-V Power Supply for TMS44400/P (±10% Tolerance)
- Single 3.3-V Power Supply for TMS46400/P (±10% Tolerance)
- Low Power Dissipation (TMS46400P only)
  - 200-μA CMOS Standby
  - 200-µA Self Refresh
- 300-μA Extended-Refresh Battery Backup
- Performance Ranges:

	ACCESS ACCESS TIME TIME		ACCESS TIME	READ OR WRITE
	(trac) (MAX)	(tCAC) (MAX)	(taa) (XAM)	CYCLE (MIN)
'4x400/P-60	60 ns	15 ns	30 ns	110 ns
'4x400/P-70	70 ns	18 ns	35 ns	130 ns
'4x400/P-80	80 ns	20 ns	40 ns	150 ns

- Enhanced Page-Mode Operation for Faster Memory Access
- CAS-Before-RAS (CBR) Refresh
- Long Refresh Period
   1024-Cycle Refresh in 16 ms
   128 ms (Max) for Low-Power,
   Self-Refresh Version (TMS4x400P)
- 3-State Unlatched Output
- Texas Instruments EPIC™ CMOS Process
- Operating Free-Air Temperature Range 0°C to 70°C

#### description

The TMS4x400 series is a set of high-speed, 4194304-bit dynamic random-access memories (DRAMs), organized as 1048576 words of four bits each. The TMS4x400P series is a set of high-speed. low-power. self-refresh extended-refresh, 4194304-bit DRAMs. organized as 1048576 words of four bits each. Both series employ state-of-the-art enhanced performance implanted CMOS technology for high performance, reliability, and low power.

DGA PACKAGE		DJ PACKAGE		
(TOP VIEW)		(TOP VIEW)		
DQ1	26 V <sub>SS</sub> 25 DQ4 24 DQ3 23 CAS 22 OE	DQ1	26 V <sub>SS</sub> 25 DQ4 24 DQ3 23 CAS 22 OE	
A0  9	18 A8	A0	18 A8	
A1  10	17 A7		17 A7	
A2  11	16 A6		16 A6	
A3  12	15 A5		15 A5	
Vcc  13	14 A4		14 A4	

PIN NOMENCLATURE			
A0-A9	Address Inputs		
CAS	Column-Address Strobe		
DQ1-DQ4	Data In		
ŌĒ	Output Enable		
RAS	Row-Address Strobe		
Vcc	5-V or 3.3-V Supply		
Vss	Ground		
W	Write Enable		

#### **AVAILABLE OPTIONS**

DEVICE	POWER SUPPLY	SELF-REFRESH BATTERY BACKUP	REFRESH CYCLES
TMS44400	5 V	_	1024 in 16 ms
TMS44400P	5 V	Yes	1024 in 128 ms
TMS46400	3.3 V	<del>-</del>	1024 in 16 ms
TMS46400P	3.3 V	Yes	1024 in 128 ms

These devices feature maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.


The TMS4x400 and TMS4x400P are offered in a 20/26-lead plastic small-outline (TSOP) package (DGA suffix) and a 300-mil 20/26-lead plastic surface-mount SOJ package (DJ suffix). Both packages are characterized for operation from 0°C to 70°C.

EPIC is a trademark of Texas Instruments Incorporated.




#### TMS44400, TMS44400P, TMS46400, TMS46400P 4194304-WORD BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORIES SMHS562A - MAY 1995 - REVISED JUNE 1995

#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### functional block diagram



#### TMS44400, TMS44400P, TMS46400, TMS46400P 4194304-WORD BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORIES SMHS562A - MAY 1995 - REVISED JUNE 1995

#### operation

#### enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum RAS low time and the CAS page cycle time used. With minimum CAS page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening RAS cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device activate on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the TMS4x400 to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as the column address is valid rather than when  $\overline{CAS}$  transitions low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after row-address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{CAC}$  maximum (access time from  $\overline{CAS}$  low) if  $t_{AA}$  maximum (access time from column address) has been satisfied. In the event that column addresses for the next cycle are valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{CAC}$  or  $t_{CPA}$  (access time from rising edge of  $\overline{CAS}$ ).

#### address (A0-A9)

Twenty address bits are required to decode any one of the 1048576 storage-cell locations. Ten row-address bits are set up on inputs A0 through A9 and latched onto the chip by  $\overline{RAS}$ . The ten column-address bits are set up on A0 through A9 and latched onto the chip by  $\overline{CAS}$ . All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable because it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select, activating the output buffer, as well as latching the address bits into the column-address buffer.

#### write enable (W)

The read or write mode is selected through  $\overline{W}$  input. A logic high on  $\overline{W}$  selects the read mode and a logic low selects the write mode.  $\overline{W}$  can be driven from standard TTL circuits (TMS44400/P) or low voltage TTL circuits (TMS46400/P) without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation independent of the state of  $\overline{OE}$ . This permits early-write operation to complete with  $\overline{OE}$  grounded.

#### data in/out (DQ1-DQ4)

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  and  $\overline{OE}$  are brought low. In a read cycle, the output becomes valid after all access times are satisfied. The output remains valid while  $\overline{CAS}$  and  $\overline{OE}$  are low.  $\overline{CAS}$  or  $\overline{OE}$  going high returns the output to a high-impedance state. This is accomplished by bringing  $\overline{OE}$  high prior to applying data, satisfying  $t_{OED}$ .

#### output enable (OE)

 $\overline{OE}$  controls the impedance of the output buffers. When  $\overline{OE}$  is high, the buffers remain in the high-impedance state. Bringing  $\overline{OE}$  low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{CAS}$  to be brought low for the output buffers to go into the low-impedance state. They remain in the low-impedance state until either  $\overline{OE}$  or  $\overline{CAS}$  is brought high.



SMHS562A - MAY 1995 - REVISED JUNE 1995

#### refresh

A refresh operation must be performed at least once every 16 ms (128 ms for TMS4x400P) to retain data. This can be achieved by strobing each of the 1024 rows (A0–A9). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding  $\overline{CAS}$  at the high (inactive) level, conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh. Hidden refresh can be performed while maintaining valid data at the output. This is accomplished by holding  $\overline{CAS}$  at  $V_{IL}$  after a read operation and cycling  $\overline{RAS}$  after a specified precharge period, similar to a  $\overline{RAS}$ -only refresh cycle. The external address is ignored during the hidden-refresh cycle.

#### CAS-before-RAS (CBR) refresh

CBR refresh is utilized by bringing CAS low earlier than RAS (see parameter t<sub>CSR</sub>) and holding it low after RAS falls (see parameter t<sub>CHR</sub>). For successive CBR refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally.

A low-power battery-backup refresh mode that requires less than 300- $\mu$ A (TMS46400P) or 500- $\mu$ A (TMS44400P) refresh current is available on the low-power devices. Data integrity is maintained using CBR refresh with a period of 125  $\mu$ s while holding RAS low for less than 1  $\mu$ s. To minimize current consumption, all input levels need to be at CMOS levels ( $V_{II} \le 0.2 \text{ V}$ ,  $V_{IH} \ge V_{CC} - 0.2 \text{ V}$ ).

#### self refresh

The self-refresh mode is entered by dropping  $\overline{CAS}$  low prior to  $\overline{RAS}$  going low.  $\overline{CAS}$  and  $\overline{RAS}$  are both held low for a minimum of 100  $\mu$ s. The chip is then refreshed by an on-board oscillator. No external address is required since the CBR counter is used to keep track of the address. To exit the self-refresh mode, both  $\overline{RAS}$  and  $\overline{CAS}$  are brought high to satisfy t<sub>CHS</sub>. Upon exiting the self-refresh mode, a burst refresh (refresh a full set of row addresses) must execute before continuing with normal operation. This ensures the DRAM is fully refreshed.

#### power up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after full  $V_{CC}$  level is achieved. These eight initialization cycles must include at least one refresh (RAS-only or CBR) cycle.

#### test mode

The test mode is initiated with a CBR refresh cycle while simultaneously holding  $\overline{W}$  low (WCBR). The entry cycle performs an internal refresh cycle while internally setting the device to perform parallel read or write on subsequent cycles. While in test mode, any desired data sequence can be performed on the device. The device exits test mode if a CBR refresh cycle with  $\overline{W}$  held high or a  $\overline{RAS}$ -only refresh (ROR) cycle is performed.

The TMS4x400/P is configured as a 512K  $\times$  8 bit device in test mode, where each DQ pin has a separate 2-bit parallel read- and write-data bus. During a read cycle, the two internal bits are compared for each DQ pin separately. If the two bits agree, the DQ pin goes high; if not, the DQ pin goes low. The two bits are written to reflect the state of their respective DQ pins during a parallel write operation. Each DQ pin is independent of the others, and any data pattern desired can be written on each DQ pin. Test time is reduced by a factor of 4 for this series.



SMHS5624 - MAY 1995 - REVISED JUNE 1995

#### test mode (continued)




Figure 1. Test-Mode Cycle Timing<sup>†</sup>

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub> :	1MS44400, 1MS44400P	 - 1.0 V to 7.0 V
Voltage range on any pin (see Note 1)	TMS44400, TMS44400P	 – 1.0 V to 7.0 V
	TMS46400, TMS46400P	 - 0.5 V to 4.6 V
Short-circuit output current		 50 mA
Power dissipation		
Operating free-air temperature range,		
Storage temperature range, T <sub>stq</sub>		

<sup>&</sup>lt;sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

#### recommended operating conditions

		TMS44400/P			TMS46400/P			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	4.5	5	5.5	3	3.3	3.6	٧
VIH	High-level input voltage	2.4		6.5	2		V <sub>CC</sub> + 0.3	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	- 0.3	-	0.8	V
TA	Operating free-air temperature	0		70	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

<sup>†</sup> The states of W, data in, and address are defined by the type of cycle used during test mode.

SMHS562A - MAY 1995 - REVISED JUNE 1995

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST	TEST CONDITIONS		'44400-60 '44400P-60		'44400-70 '44400P-70		'44400-80 '44400P-80	
					MIN MAX		MIN MAX		MAX	
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	;	2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4		0.4		0.4	V
lį .	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All others = 0 V to V <sub>CC</sub>			± 10		± 10		± 10	μΑ
Ю	Output current (leakage)	$\frac{V_{CC}}{CAS} = 5.5 \text{ V},  V_{O} = 0$	V to VCC,		± 10		± 10	r i i	± 10	μΑ
ICC1	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		,	105		90		80	mA
		After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> = 2.4 V (TTL)			2		2		2	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high,	'44400	i di .	. 1	e de la comp			1	mA
		V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS)	'44400P		500		500		500	μΑ
Іссз	Average refresh current (RAS only or CBR) (see Note 4)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR)			105		90		80	mA
ICC4	Average page current (see Notes 3 and 5)	VCC = 5.5 V, tpC = n RAS low, CAS cy	minimum, /cling		90		80		70	mA
lcce†	Self-refresh current (see Note 3)	CAS ≤ 0.2 V, RAS < tRAS and tCAS > 1000			500		500		500	μА
ICC7	Standby current, outputs enabled (see Note 3)	RAS = V <sub>IH</sub> , CAS = Data out = enabled	V <sub>IL</sub> ,		5		5		5	mA
lcc10 <sup>†</sup>	Battery-backup current (with CBR)	$t_{RC} = 125 \mu s$ , $t_{RAS} \le V_{CC} - 0.2 V \le V_{IH} \le 6.9$ $0 V \le V_{IL} \le 0.2 V$ , $\overline{W}$ and $\overline{OE} = V_{IH}$ , Address and data stable	5 V,		500		500		500	μΑ

† For TMS44400P only

NOTES: 3. ICC max is specified with no load connected.

- 4. Measured with a maximum of one address change while RAS = VIL
- 5. Measured with a maximum of one address change while CAS = VIH

## TMS44400, TMS44400P, TMS46400, TMS46400P 4194304-WORD BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORIES SMHS562A - MAY 1995 - REVISED JUNE 1995

#### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS		'46400- '46400P		'46400-' '46400P		'46400-8 '46400P		UNIT
		CONDITIONS	)	MIN	MAX	MIN	MAX	MIN	MAX	
	High-level	IOH = -2 mA (LVTTL)		2.4		2.4		2.4		V
Vон	output voltage	I <sub>OH</sub> = - 100 μA (LVCMOS)		V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		\ \
	Low-level	IOL = 2 mA (LVTTL)			0.4		0.4		0.4	V
VOL	output voltage	I <sub>OL</sub> = 100 μA (LVCMOS	)		0.2		0.2		0.2	V
lį	Input current (leakage)	V <sub>I</sub> = 0 V to 3.9 V, V <sub>CC</sub> All others = 0 V to V <sub>CC</sub>	= 3.6 V,		± 10		± 10		± 10	μА
Ю	Output current (leakage)	$V_O = 0 \text{ V to V}_{CC}$ , VCC CAS high	= 3.6 V,		± 10		± 10		± 10	μА
ICC1	Read- or write-cycle current (see Note 3)	Minimum cycle, V <sub>CC</sub>	= 3.6 V		70		60		50	mA
	Standby	After 1 memory cycle, RAS and CAS high, VIH = 2 V (LVTTL)	-	*	2		2		2	mA
ICC2	current	After 1 memory cycle, RAS and CAS high,	'46400	7	300		300		300	μΑ
		VIH = VCC - 0.2 V (LVCMOS)	'46400P		200		200		200	μА
ICC3	Average refresh current (RAS only or CBR) (see Note 4)	Minimum cycle, VCC RAS cycling, CAS high (RAS only); RAS low after CAS low			70		60		50	mA
ICC4	Average page current (see Notes 3 and 5)	tpc = minimum, Vcc RAS low, CAS	= 3.6 V, cycling		60		50		40	mA
ICC6 <sup>†</sup>	Self-refresh current (see Note 3)	CAS ≤ 0.2 V, RAS tras and tcas > 1000 t	< 0.2 V, ms		200		200		200	μΑ
ICC7	Standby current, outputs enabled (see Note 3)	RAS = V <sub>IH</sub> , CAS Data out = enabled	= V <sub>IL</sub> ,		5		5		5	mA
ICC10 <sup>†</sup>	Battery-backup current (with CBR)	tric = 125 $\mu$ s, trias VCC 0.2 V $\leq$ V $_{ H}$ $\leq$ 3.9 0 V $\leq$ V $_{ L}$ $\leq$ 0.2 V, W and $\overline{OE}$ = V $_{ H}$ , Address and data stable			300		300		300	μА

† For TMS46400P only

NOTES: 3.  $I_{CC}$  max is specified with no load connected.

4. Measured with a maximum of one address change while  $\overline{RAS} = V_{|L|}$ 

5. Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ 



SMHS562A - MAY 1995 - REVISED JUNE 1995

## capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)

		PARAMETER	MIN MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A10		5	pF
Ci(RC)	Input capacitance, CAS and RAS		7	pF
C <sub>i(OE)</sub>	Input capacitance, OE		7	pF
C <sub>i(W)</sub>	Input capacitance, W		7	pF
Co	Output capacitance		7	pF

NOTE 6: V<sub>CC</sub> = 5 V ± .5 V for the TMS44400 devices, V<sub>CC</sub> = 3.3 V ± 0.3 V for the TMS46400 devices, and the bias on pins under test is 0 V.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER			'4x400-70 '4x400P-70		'4x400-80 '4x400P-80		UNIT
			MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub>	Access time from column address		30		35		40	ns
†CAC	Access time from CAS low	19	15		18		20	ns
<sup>t</sup> CPA	Access time from column precharge		35		40		45	ns
tRAC	Access time from RAS low	3	60		70		80	ns
<sup>t</sup> OEA	Access time from OE low		15		18		20	ns
tCLZ	CAS to output in low impedance	0		0		0		ns
<sup>t</sup> OFF	Output-disable time after CAS high (see Note 7)	0	15	0	18	0	20	ns
<sup>t</sup> OEZ	Output-disable time after OE high (see Note 7)	0	15	0	18	0	20	ns

NOTE 7: tOFF is specified when the output is no longer driven.

SMHS562A - MAY 1995 - REVISED JUNE 1995

## timing requirements over recommended ranges of supply voltage and operating free-air temperature

			'4x400-60 '4x400P-60		00-70 00P-70	'4x6400-80 '4x400P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tRC	Cycle time, random read or write (see Note 8)	110		130		150		ns
tRWC	Cycle time, read-write	155		181		205		ns
t <sub>PC</sub>	Cycle time, page-mode read or write (see Note 9)	40		45		50		ns
<b>tPRWC</b>	Cycle time, page-mode read-write	85		96		105		ns
tRASP	Pulse duration, RAS low, page mode (see Note 10)	60	100 000	70	100 000	80	100 000	ns
t <sub>RAS</sub>	Pulse duration, RAS low, nonpage mode (see Note 10)	60	10 000	70	10 000	80	10 000	ns
†RASS	Pulse duration, RAS low, self refresh	100		100		100		μs
tCAS	Pulse duration, CAS low (see Note 11)	10	10 000	18	10 000	20	10 000	ns
tCP	Pulse duration, CAS high	10	£	10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
tRPS	Precharge time after self refresh using RAS	110		130		150		ns
twp	Pulse duration, write	10		10		10		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data (see Note 12)	- 0		0		0		ns
t <sub>RCS</sub>	Setup time, W high before CAS low	0	3	0		0		ns
<sup>t</sup> CWL	Setup time, W low before CAS high	15		18		20		ns
tRWL	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, W low before CAS low (early-write operation only)	0		0		0		ns
twsR	Setup time, W high (CBR refresh only)	10		10		10		ns
twrs	Setup time, W low (test mode only)	10	-	10		10		ns
<sup>t</sup> CAH	Hold time, column address after CAS low	10		. 15		15		ns
t <sub>DHR</sub>	Hold time, data after RAS low (see Note 13)	50		55		60		ns
<sup>t</sup> DH	Hold time, data (see Note 12)	10		15		15		ns
tAR	Hold time, column address after RAS low (see Note 13)	50		55		60		ns
<sup>t</sup> RAH	Hold time, row address after RAS low	10		10		10		ns
t <sub>RCH</sub>	Hold time, W high after CAS high (see Note 14)	0		0		0		ns
<sup>t</sup> RRH	Hold time, W high after RAS high (see Note 14)	0		0		0		ns
twcH	Hold time, W low after CAS low (early-write operation only)	- 10		15		15		ns
twcR	Hold time, W low after RAS low (see Note 13)	50		55		60		ns
twhr	Hold time, W high (CBR refresh only)	10		10		10		ns
tWTH	Hold time, W low (test mode only)	10		10		10		ns
tCHS	Hold time, CAS low after RAS high (self refresh)	- 50		- 50		- 50		ns
<sup>t</sup> OEH	Hold time, OE command	15		18		20		ns
<sup>t</sup> OED	Hold time, OE to data delay	15		18		20		ns

NOTES: 8. All cycle times assume t<sub>T</sub> = 5 ns.

9. To ensure tpc min, tASC should be ≥ tcp.

- 10. In a read-write cycle, tRWD and tRWL must be observed.
- 11. In a read-write cycle, tCWD and tCWL must be observed.
- 12. Referenced to the later of CAS or W in write operations
- 13. The minimum value is measured when  $t_{\mbox{RCD}}$  is set to  $t_{\mbox{RCD}}$  min as a reference.
- 14. Either tRRH or tRCH must be satisfied for a read cycle.




SMHS562A - MAY 1995 - REVISED JUNE 1995

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

			'4x400-60 '4x400P-60		'4x400-70 '4x400P-70		'4x400-80 '4x400P-80		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> ROH	H Hold time, RAS referenced to OE				10		10		ns
tAWD	Delay time, column address to W low (read-write operation	n only)	55		63		70		ns
tCHR	Delay time, RAS low to CAS high (CBR refresh only)		10		10		10		ns
tCRP	Delay time, CAS high to RAS low		0		0		0	. 53.	ns
tCSH	Delay time, RAS low to CAS high		60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)		5		5		5		ns
tCWD	Delay time, CAS low to W low (read-write operation only)			-	46		50	1 1 1 1	ns
t <sub>RAD</sub>	Delay time, RAS low to column address (see Note 15)			30	15	35	15	40	ns
t <sub>RAL</sub>	Delay time, column address to RAS high				35		40		ns
<sup>t</sup> CAL	Delay time, column address to CAS high		30		35		40		ns
tRCD	Delay time, RAS low to CAS low (see Note 15)		20	45	20	52	20	60	ns
tRPC	Delay time, RAS high to CAS low		0		0		0	4.15	ns
tRSH	Delay time, CAS low to RAS high		15		18		20		ns
tRWD	Delay time, RAS low to W low (read-write operation only)		85		98		110	1,50	ns
t <sub>TAA</sub>	Access time from address (test mode)	1	35		40		45	N. Augusti	ns
†TCPA	Access time from column precharge (test mode)				45		50		ns
TRAC	Access time from RAS (test mode)		65	1.5	75		85		ns
	Refresh time interval	'4x400		16		16	- 13	16	ms
tREF.	nellesti unie interval	'4x400P	i i	128		128		128	ms
tŢ	Transition time		2	30	2	30	2	30	ns

NOTE 15: The maximum value is specified only to ensure access time.

#### PARAMETER MEASUREMENT INFORMATION



NOTE A: CL includes probe and fixture capacitance.

Figure 2. Load Circuits for Timing Parameters







Figure 3. Low-Voltage Load Circuits for Timing Parameters



NOTE B: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 4. Read-Cycle Timing






Figure 5. Early-Write-Cycle Timing





Figure 6. Write-Cycle Timing




NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 7. Read-Write-Cycle Timing

**ADVANCE INFORMATION** 

SMHS562A - MAY 1995 - REVISED JUNE 1995

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. Access time is topa or tax dependent.

B. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 8. Enhanced-Page-Mode Read-Cycle Timing

SMHS562A - MAY 1995 - REVISED JUNE 1995

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. Referenced to CAS or W, whichever occurs last

B. A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 9. Enhanced-Page-Mode Write-Cycle Timing

**ADVANCE INFORMATION** 



NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

B. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

Figure 10. Enhanced-Page-Mode Read-Write-Cycle Timing




Figure 11. RAS-Only Refresh-Cycle Timing

## TMS44400, TMS44400P, TMS46400, TMS46400P 4194304-WORD BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORIES SMH3562A - MAY 1995 - REVISED JUNE 1995




Figure 12. Automatic-CBR-Refresh-Cycle Timing




Figure 13. Self-Refresh-Cycle Timing






Figure 14. Hidden-Refresh-Cycle (Read) Timing

**ADVANCE INFORMATION** 




Figure 15. Hidden-Refresh-Cycle (Write) Timing

SMHS562A - MAY 1995 - REVISED JUNE 1995

#### PARAMETER MEASUREMENT INFORMATION





Figure 16. Test-Mode Entry-Cycle Timing

device symbolization (TMS44400 illustrated)



DZ PACKAGE

SMHS166C - AUGUST 1992 - REVISED JUNE 1995

DGE PACKAGE

This data sheet is applicable to all TMS44165/Ps symbolized with Revision "D" and subsequent revisions as described on page 4-92.

- Organization . . . 262 144 × 16
- 5-V Supply (±10% Tolerance)
- Performance Ranges:

	ACCESS TIME trac Max	ACCESS TIME tCAC MAX	ACCESS TIME taa Max	READ OR WRITE CYCLE MIN
'44165/P-60	60 ns	15 ns	30 ns	110 ns
'44165/P-70	70 ns	20 ns	35 ns	130 ns
'44165/P-80	80 ns	20 ns	40 ns	150 ns

- Enhanced-Page-Mode Operation With CAS-Before-RAS (CBR) Refresh
- Long Refresh Period 1024-Cycle Refresh in 16 ms (Max) 128 ms Max for Low-Power With Self-Refresh Version (TMS44165P)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC™ CMOS Process
- All Inputs, Outputs, and Clocks Are TTL Compatible
- High-Reliability, 40-Lead, 400-Mil-Wide Plastic Surface-Mount (SOJ) Package and 40/44-Lead Thin Small-Outline Package (TSOP)
- Operating Free-Air Temperature Range 0°C to 70°C
- Low-Power With Self-Refresh Version
- Upper and Lower Byte Control During Write Operations

(TOP VIEW)			(TOP VIEW)				
VCC 0 DQ0 0 DQ1 0 DQ2 0 DQ3 0 VCC 0 DQ5 0 DQ5 0 DQ5 0 DQ5 0 DQ7 0 EW 0 EW 0 FAS 0 A3 0 A3 0 CC 0	1 2 3 4 5 6 6 7 8 8 9 10 11 12 13 14 15 16 17 18 19	40 1 Vss 39 1 DQ15 38 1 DQ14 37 1 DQ13 36 1 DQ12 35 1 Vss 34 1 DQ11 33 1 DQ10 32 1 DQ8 30 1 NC 29 1 NC 29 1 NC 29 1 NC 28 1 CAS 27 1 OE 26 1 A8 25 1 A7 24 1 A6 23 1 A5 22 1 A4 21 1 Vss	VCC 0 DQ0 0 DQ1 0 DQ2 0 DQ3 0 VCC 0 DQ4 0 DQ5 0 DQ5 0 DQ7 0	1 2 3 4 5 6 6 7 8 9 10 13 14 15 16 17 18 19 20	44) Vss 43) DQ15 42) DQ14 41) DQ13 40) DQ12 39) Vss 38) DQ11 37) DQ10 36) DQ9 35) DQ8 32] NC 31] NC 30) CAS 29] OE 28] A8 27] A7 26] A6 25] A5 24] A4		
			VCC	22	231 V <sub>SS</sub>		

PIN NOMENCLATURE					
A0-A9	Address Inputs				
DQ0-DQ15	Data In/Data Out				
CAS	Column-Address Strobe				
LW	Lower Write Enable				
NC NC	No Internal Connection				
ŌĒ	Output Enable				
RAS	Row-Address Strobe				
ŪW	Upper Write Enable				
Vcc	5-V Supply				
Vss	Ground				

#### description

The TMS44165 series are high-speed, 4194304-bit dynamic random-access memories organized as 262144 words of 16 bits each. The TMS44165P series are high-speed, low-power, self-refresh 4194304-bit dynamic random-access memories organized as 262144 words of 16 bits each. They employ state-of-the-art EPIC<sup>™</sup> (Enhanced Performance Implanted CMOS) technology for high performance, reliability, and low power.

These devices feature maximum RAS access times of 60 ns, 70 ns, and 80 ns. Maximum power dissipation is as low as 580 mW operating and 11 mW standby on 80-ns devices. All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS44165 and TMS44165P are each offered in a 40-lead plastic surface-mount SOJ package (DZ suffix) and a 40/44-lead plastic surface-mount TSOP package (DGE suffix). These packages are characterized for operation from 0°C to 70°C.

EPIC is a trademark of Texas Instruments Incorporated.

TEXAS INSTRUMENTS

## TMS44165, TMS44165P 262144-WORD BY 16-BIT HIGH-SPEED DYNAMIC RANDOM-ACCESS MEMORIES

SMHS166C - AUGUST 1992 - REVISED JUNE 1995

#### operation

#### enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum  $\overline{RAS}$  low time and the  $\overline{CAS}$  page-mode cycle time used. With minimum  $\overline{CAS}$  page cycle time, all 256 columns specified by column addresses A0-A7 can be accessed without intervening  $\overline{RAS}$  cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The first falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the devices to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as column address is valid rather than when  $\overline{CAS}$  transitions low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after  $t_{RAH}$  (row-address hold time) has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{CAC}$  max (access time from  $\overline{CAS}$  low) if  $t_{AA}$  max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{CAS}$  goes high, minimum access time for the next cycle is determined by  $t_{CPA}$  (access time from rising edge of the last  $\overline{CAS}$ ).

#### address (A0-A9)

Eighteen address bits are required to decode 1 of 262144 storage cell locations. Ten row-address bits are set up on A0–A9 and latched onto the chip by  $\overline{RAS}$ . Then, eight column-address bits are set up on A0 through A7 and latched onto the chip by  $\overline{CAS}$ . All addresses must be stable on or before the falling edge of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the output buffers and latching the address bits into the column-address buffers.

### write enable (UW, LW)

The read or write mode is selected through the upper or lower write-enable ( $\overline{UW}$ ,  $\overline{LW}$ ) input.  $\overline{LW}$  controls DQ0-DQ7, and  $\overline{UW}$  controls DQ8-DQ15. A logic high on the  $\overline{UW}$  and  $\overline{LW}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from the standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{UW}$  or  $\overline{LW}$  goes low prior to  $\overline{CAS}$  (early write), data out remains in the high-impedance state for the entire cycle permitting a write operation with  $\overline{OE}$  grounded.

Either  $\overline{\text{UW}}$  or  $\overline{\text{LW}}$  can be brought low, and the user can write into eight DQ locations;  $\overline{\text{UW}}$  and  $\overline{\text{LW}}$  can be brought low at the same time and all 16 DQ are written into.

#### data in (DQ0-DQ15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$ ,  $\overline{UW}$ , or  $\overline{LW}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{UW}$  or  $\overline{LW}$  is brought low prior to  $\overline{CAS}$ , and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{CAS}$  is already low, and data is strobed in by  $\overline{UW}$  or  $\overline{LW}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{OE}$  must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines. The  $\overline{LW}$  terminal controls DQ0-DQ7. The  $\overline{UW}$  pin controls DQ8-DQ15.

#### data out (DQ0-DQ15)

The 3-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{\text{CAS}}$  and  $\overline{\text{OE}}$  are brought low. In a read cycle, the output becomes valid after the access time interval t<sub>CAC</sub> (which begins with the negative transition of  $\overline{\text{CAS}}$ ) as long as t<sub>RAC</sub> and t<sub>AA</sub> are satisfied.



#### output enable (OE)

 $\overline{OE}$  controls the impedance of the output buffers. When  $\overline{OE}$  is high, the buffers remain in the high-impedance state. Bringing  $\overline{OE}$  low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{CAS}$  to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they remain in the low-impedance state until either  $\overline{OE}$  or  $\overline{CAS}$  is brought high.

#### **RAS-only refresh**

A refresh operation must be performed at least once every 16 ms (128 ms for TMS44165P) to retain data. This can be achieved by strobing each of the 1024 rows (A0-A9). A normal read or write cycle refreshes all bits in each row that is selected. A RAS-only operation can be used by holding CAS at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh.

#### hidden refresh

Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{\text{CAS}}$  at  $V_{\text{IL}}$  after a read operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored, and the refresh address is generated internally.

### CAS-before-RAS (CBR) refresh

CBR refresh is utilized by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$  (see parameter  $t_{\text{CSR}}$ ) and holding it low after  $\overline{\text{RAS}}$  falls (see parameter  $t_{\text{CHR}}$ ). For successive CBR refresh cycles,  $\overline{\text{CAS}}$  remains low while cycling  $\overline{\text{RAS}}$ . The external address is ignored and the refresh address is generated internally.

A low-power battery-backup refresh mode that requires less than 500  $\mu$ A refresh current is available on the TMS44165P. Data integrity is maintained using CBR refresh with a period of 125  $\mu$ s while holding RAS low for less than 1  $\mu$ s. To minimize current consumption, all input levels must be at CMOS levels ( $V_{IL} \le 0.2 \text{ V}$ ,  $V_{IH} \ge V_{CC} - 0.2 \text{ V}$ ).


#### self refresh (TMS44165P)

The self-refresh mode is entered by dropping  $\overline{CAS}$  low prior to  $\overline{RAS}$  going low. Then  $\overline{CAS}$  and  $\overline{RAS}$  are both held low for a minimum of 100  $\mu s$ . The chip is then refreshed internally by an on-board oscillator. No external address is required because the CBR counter is used to keep track of the address. To exit the self-refresh mode, both  $\overline{RAS}$  and  $\overline{CAS}$  are brought high to satisfy  $t_{CHS}$ . Upon exiting the self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. This ensures the DRAM is fully refreshed.

#### power up


To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight RAS cycles is required after power up to the full  $V_{CC}$  level. These eight initialization cycles must include at least one refresh (RAS-only or CBR) cycle.

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown correspond to the DZ package.





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	1 V to 7 V
Input voltage range (see Note 1)	
Short-circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stq</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### NOTE 1: All voltage values are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VSS	Supply voltage		0		٧
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	٧
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

## TMS44165, TMS44165P 262144-WORD BY 16-BIT HIGH-SPEED DYNAMIC RANDOM-ACCESS MEMORIES

SMHS166C - AUGUST 1992 - REVISED JUNE 1995

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		'44165-60 '44165P-60		'44165-70 '44165P-70		'44165-80 '44165P-80		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA		2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		-	0.4		0.4		0.4	٧
l <sub>l</sub>	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All others = 0 V to V <sub>CC</sub>			± 10		± 10		± 10	μА
Ю	Output current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V to V <sub>CC</sub> , CAS high			± 10	± 10			± 10	μА
ICC1 <sup>†§</sup>	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cycle			140		120		105	mA
		V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high			2		2		2	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS),	'44165		1		1		1	mA
		After 1 memory cycle, RAS and CAS high	'44165P		350		350	*	350	μА
lcc3 <sup>‡</sup>	Average refresh current (RAS-only refresh or CBR)	V <sub>CC</sub> = 5.5 V, Minimum cycle, (RAS only), RAS cycling, CAS high (CBR only), RAS low after CAS low			140		120		105	mA
ICC4 <sup>†§</sup>	Average page current	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \frac{t_{PC}}{CAS} = MIN,$	)		120		100		85	mA
CC5 <sup>¶</sup>	Battery back-up operating current (equivalent refresh time is 64 ms); CBR only	t <sub>RC</sub> = 125 μs, t <sub>RAS</sub> ≤ 1 μs, V <sub>CC</sub> − 0.2 V ≤ V <sub>IH</sub> ≤ 6.5 V, 0 V ≤ V <sub>IL</sub> ≤ 0.2 V, UW, LW and OE = V <sub>IH</sub> , Address and data stable			500		500		500	μА
CC6 <sup>†¶</sup>	Self-refresh current	CAS < 0.2 V, RAS < 0.2 V tras and tras > 1 s	/,		400		400		400	μА

<sup>†</sup> Measured with outputs open

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\#}$ (see Note 3)

		PARAMETER	MIN MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A8		5	pF
C <sub>i(OE)</sub>	Input capacitance, OE		7	pF
C <sub>i(RC)</sub>	Input capacitance, CAS and RAS		7	pF
C <sub>i(W)</sub>	Input capacitance, xW		7	pF
Co	Output capacitance		7	pF

<sup>#</sup>Capacitance measurements are made on a sample basis only.

NOTE 3:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ , and the bias on pins under test is 0 V.



<sup>‡</sup> Measured with a maximum of one address change while RAS = VIL

<sup>§</sup> Measured with a maximum of one address change while CAS = VIH

<sup>¶</sup> For TMS44165P only

#### switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	Access time from column address  C Access time from RAS low  A Access time from OE low  A Access time from column precharge  Delay time, CAS low to output in the low-impedance state  Output disable time after CAS high (see Note 4)	'4416! '4416!	'44165-70 '44165P-70		'44165-80 '44165P-80		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	
tCAC	Access time from CAS low		15		20		20	ns
tAA	Access time from column address		30		35		40	ns
<sup>t</sup> RAC	Access time from RAS low		60		70		80	ns
<sup>t</sup> OEA	Access time from OE low		15	·	20		20	ns
<sup>t</sup> CPA	Access time from column precharge		35		40		45	ns
tCLZ	Delay time, CAS low to output in the low-impedance state	0		0		0		ns
<sup>t</sup> OFF	Output disable time after CAS high (see Note 4)	0	15	0	20	0	20	ns
<sup>t</sup> OEZ	Output disable time after OE high (see Note 4)	0	15	0	20	0	20	ns

NOTE 4: tOFF and tOFZ are specified when the output is no longer driven.

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

		'44165-60 '44165P-60		'44165-70 '44165P-70		'44165-80 '44165P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tRC	Cycle time, read (see Note 6)	110		130	•	150		ns
twc	Cycle time, write	110		130		150		ns
t <sub>RWC</sub>	Cycle time, read-write/read-modify-write	155	:	185		205		ns
<sup>t</sup> PC	Cycle time, page-mode read or write (see Note 7)	40		45		50	-	ns
tPRWC	Cycle time, page-mode read-modify-write	85		90		105		ns
<sup>t</sup> RASP	Pulse duration, RAS low, page mode (see Note 8)	60	100 000	70	100 000	80	100 000	ns
t <sub>RAS</sub>	Pulse duration, RAS low, nonpage mode (see Note 8)	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low (see Note 9)	15	10 000	20	10 000	20	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
twp	Pulse duration, write	15		15		15		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
tasr.	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data before xW low (see Note 10)	0		0		0		ns
tRCS	Setup time, read before CAS low	0	i.	0		0		ns
tCWL	Setup time, xW low before CAS high	15		20		20		ns
tRWL	Setup time, xW low before RAS high	15		20		20		ns
twcs	Setup time, xW low before CAS low (see Note 11)	0		0		0		ns

NOTES: 5. Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

- 6. All cycle times assume t<sub>T</sub> = 5 ns.
- 7. To assure tpc min, tASC should be ≥ tcp.
- 8. In a read-modify-write cycle, tRWD and tRWL must be observed.
- 9. In a read-modify-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.
- 10. Referenced to the later of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  in write operations
- 11. Early-write operation only



## TMS44165, TMS44165P 262144-WORD BY 16-BIT HIGH-SPEED DYNAMIC RANDOM-ACCESS MEMORIES

SMHS166C - AUGUST 1992 - REVISED JUNE 1995


## timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) (see Note 5)

			'44165-60 '44165P-60			'44165-70 '44165P-70		'44165-80 '44165P-80	
			MIN	MAX	MIN	MAX	MIN	MAX	
tCAH	Hold time, column address after CAS low (see Note 10)		10		15		15		ns
t <sub>DHR</sub>	Hold time, data after RAS low (see Note 13)		30		35		35		ns
<sup>t</sup> DH	Hold time, data after CAS low (see Note 10)		10		15	9.44	15		ns
t <sub>AR</sub>	Hold time, column address after RAS low (see Note 13)		30		35		35		ns
<sup>t</sup> RAH	Hold time, row address after RAS low		10		10		10	118	ns
tRCH	Hold time, read after CAS high (see Note 14)		0	71 April	0		0		ns
t <sub>RRH</sub>	Hold time, read after RAS high (see Note 14)		0		0		0		ns
†WCH	Hold time, write after CAS low (see Note 14)		10		15		15		ns
twcr	Hold time, write after RAS low (see Note 12)		30	and year	35	0	35		ns
tCLCH	Hold time, CAS low to CAS high	1	5		5		5	10.0	ns
t <sub>AWD</sub>	Delay time, column address to xW low (see Note 15)	fall Marie	55		65		70		ns
tCHR	Delay time, RAS low to CAS high (see Note 11)		15		15		20		ns
tCRP	Delay time, CAS high to RAS low		0		0		0		ns
tCSH	Delay time, RAS low to CAS high		60		70		80	70.9	ns
tCSR	Delay time, CAS low to RAS low (see Note 11)		10		10		10		ns
tCWD	Delay time, CAS low to xW low (see Note 15)		40		50		50		ns
<sup>t</sup> OEH	Hold time, OE command		15		20		20		ns
<sup>t</sup> OED	Delay time, OE high before data at DQ		15		20		20		ns
<sup>t</sup> ROH	Delay time, OE low to RAS high		10		10		10	1 7	ns
t <sub>RAD</sub>	Delay time, RAS low to column address (see Note 16)	SA CONTRACTOR	15	30	15	35	15	40	ns
t <sub>RAL</sub>	Delay time, column address to RAS high	No. of the least o	30		35		40		ns
tCAL.	Delay time, column address to CAS high		30		35		40		ns
tRCD	Delay time, RAS low to CAS low (see Note 16)		20	45	20	50	20	60	ns
t <sub>RPC</sub>	Delay time, RAS high to CAS low (see Note 11)		0		0		0		ns
trsh	Delay time, CAS low to RAS high		15		20		20		ns
tRWD	Delay time, RAS low to xW low (see Note 15)		85		100		110		ns
tCPR	Pulse duration, CAS precharge before self refresh		0		0		0		ns
RPS	Pulse duration, RAS precharge after self refresh		110		130		150		ns
RASS	Pulse duration, self refresh entry from RAS low		100		100		100	54	μS
CHS	Hold time, CAS low after RAS high (for self refresh)		- 50		- 50		- 50	2.11	ns
7 - 1		'44165		16		16		16	
REF	Refresh time interval	'44165P		128		128		128	ms
ŀΤ	Transition time		2	50	2	50	2	50	ns

NOTES: 5. Timing measurements are referenced to  $V_{IL}$  max and  $V_{IH}$  min.


- 10. Referenced in the later of CAS or xW in write operations
- 11. Early-write operation only
- 12. CBR refresh only
- 13. The minimum value is measured when t<sub>RCD</sub> is set to t<sub>RCD</sub> min as a reference.
- 14. Either tRRH or tRCH must be satisfied for a read cycle.
- 15. Read-modify-write operation only
- 16. Maximum value specified only to assure access time






NOTE A: CL includes probe and fixture capacitance.

Figure 1. Load Circuits for Timing Parameters



NOTE B: Output can go from the high-impedance state to an invalid data state prior to the specified access time.


Figure 2. Read-Cycle Timing



<sup>†</sup> Either UW or LW can be brought low, and the user can write into eight DQ locations; UW and LW can be brought low at the same time and all 16 DQ locations are written into.

Figure 3. Early-Write-Cycle Timing

<sup>‡</sup> All DQ pins remain in the high-impedance state for an early write cycle.




<sup>†</sup> Either UW or LW can be brought low, and the user can write into eight DQ locations; UW and LW can be brought low at the same time and all 16 DQ locations are written into.

NOTE A: Later of CAS or xW in write operations.

Figure 4. Write-Cycle Timing

<sup>‡</sup> All DQ pins remain in the high-impedance state for an early write cycle.




<sup>†</sup> Either UW or LW can be brought low, and the user can write into eight DQ locations; UW and LW can be brought low at the same time and all 16 DQ locations are written into.

Figure 5. Read-Modify-Write-Cycle Timing

<sup>‡</sup> All DQ pins remain in the high-impedance state for an early write cycle.


#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. Output can go from the high-impedance state to an invalid data state prior to the specified access time.

- B. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
- C. Access time is topa or taa dependent.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing




NOTES: A. Later of CAS or xW in write operations.

B. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read and read-modify-write timing specifications are not violated.

Figure 7. Enhanced-Page-Mode Write-Cycle Timing

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. Output can go from the high-impedance state to an invalid data state prior to the specified access time.

- B. Access time is tCPA or tAA dependent.
- C. A read or write cycle can be intermixed with read-modify-write cycles as long as the read and write cycle timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing




Figure 9. RAS-Only Refresh Timing




Figure 10. Hidden-Refresh-Cycle Timing




Figure 11. Automatic CBR-Refresh-Cycle Timing

SMHS166C - AUGUST 1992 - REVISED JUNE 1995

### PARAMETER MEASUREMENT INFORMATION





Figure 12. Self-Refresh-Cycle Timing

### device symbolization (TMS44165 illustrated)



SMHS160D - AUGUST 1992 - REVISED JUNE 1995

This data sheet is applicable to all TMS45160/Ps symbolized with Revision "D" and subsequent revisions as described on page 4-113.

- Organization . . . 262144 × 16
- 5-V Supply (±10% Tolerance)
- Performance Ranges:

	ACCESS TIME <sup>t</sup> RAC MAX	ACCESS TIME tCAC MAX	ACCESS TIME taa MAX	READ OR WRITE CYCLE MIN
'45160/P-60	60 ns	15 ns	30 ns	110 ns
'45160/P-70	70 ns	20 ns	35 ns	130 ns
'45160/P-80	80 ns	20 ns	40 ns	150 ns
<b></b>	D 14 -		- 41 348	

- Enhanced-Page-Mode Operation With xCAS-Before-RAS (xCBR) Refresh
- Long Refresh Period
   512-Cycle Refresh in 8 ms (Max)
   64 ms Max for Low Power With
   Self-Refresh Version (TMS45160P)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC™ CMOS Process
- All Inputs, Outputs, and Clocks Are TTL Compatible
- High-Reliability, 40-Lead, 400-Mil-Wide Plastic Surface-Mount (SOJ) Package and 40/44-Lead Thin Small-Outline Package (TSOP)
- Operating Free-Air Temperature Range 0°C to 70°C
- Low Power With Self-Refresh Version
- Upper and Lower Byte Control During Read and Write Operations

DZ PACKAGE (TOP VIEW)			DGE PACKAGE (TOP VIEW)				
V <sub>CC</sub>	1	400 V <sub>SS</sub>	V <sub>CC</sub> (	1	44) V <sub>SS</sub>		
DQ0	2	39) DQ15	DQ0	2	43) DQ15		
DQ1	3	38) DQ14	DQ1 (		42) DQ14		
DQ2 (		37þ DQ13	DQ2 [		41 DQ13		
DQ3 (	5	36) DQ12	DQ3 t	5	40) DQ12		
VCC [		35 V <sub>SS</sub>	V <sub>CC</sub>		39) V <sub>SS</sub>		
DQ4 [		34þ DQ11	DQ4		38h DQ11		
DQ5		33þ DQ10	DQ5		37) DQ10		
DQ6		32þ DQ9	DQ6		36) DQ9		
DQ7 [		31 DQ8	DQ7	10	35) DQ8		
NC (		30) NC					
NC C		291 LCAS					
_ <u>W</u> (		28] <u>UCAS</u>	NC t		32 1_NC		
RAS (		27 DE	NC I		31 LCAS		
NC (		261 A8	<u></u>	15	30 UCAS		
AO t		25) A7	RAS		29h OE		
A1 (		24) A6	NC d		28h A8		
A2 (		23h A5	AO d	i	27 A7		
_A3 t		22) A4	A1 (		26h A6		
Vcc q	20	21) V <sub>SS</sub>	A2 [		25 A5		
			A3 [		24h A4		
			Vcc t	22	23) V <sub>SS</sub>		

Pi	N NOMENCLATURE
A0-A8	Address Inputs
DQ0-DQ15	Data In/Data Out
LCAS	Lower Column-Address Strobe
NC	No Internal Connection
ŌĒ	Output Enable
RAS	Row-Address Strobe
UCAS	Upper Column-Address Strobe
Vcc	5-V Supply
Vss	Ground
₩	Write Enable

### description

The TMS45160 series are high-speed, 4194304-bit dynamic random-access memories organized as 262144 words of 16 bits each. The TMS45160P series are high-speed, low-power, self-refresh 4194304-bit dynamic random-access memories organized as 262144 words of 16 bits each. They employ state-of-the-art EPIC™ (Enhanced Performance Implanted CMOS) technology for high performance, reliability, and low power at low cost.

These devices feature maximum RAS access times of 60 ns, 70 ns, and 80 ns. Maximum power dissipation is as low as 770 mW operating and 11 mW standby on 80-ns devices. All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS45160 and TMS45160P are each offered in a 40-lead plastic surface-mount SOJ package (DZ suffix) and a 40/44-lead plastic surface-mount small-outline (TSOP) package (DGE suffix). These packages are characterized for operation from 0°C to 70°C.

EPIC is a trademark of Texas Instruments Incorporated.

TEXAS INSTRUMENTS

SMHS160D - AUGUST 1992 - REVISED JUNE 1995

### operation

### dual CAS

Two CAS pins (LCAS-UCAS) are provided to give independent control of the 16 data I/O pins (DQ0-DQ15) with LCAS corresponding to DQ0-DQ7 and UCAS corresponding to DQ8-DQ15. For read or write cycles, the column address is latched on the first CAS falling edge. Each xCAS going low enables its corresponding DQx pins with data associated with the column address latched on the first falling xCAS edge. All address setup and hold parameters are referenced to the first falling xCAS edge. The delay time from xCAS low to valid data out (see parameter t<sub>CAC</sub>) is measured from each individual xCAS to its corresponding DQx pins.

In order to latch in a new column address, both  $\overline{xCAS}$  pins must be brought high. The column precharge time (see parameter  $t_{CP}$ ) is measured from the last  $\overline{xCAS}$  rising edge to the first falling  $\overline{xCAS}$  edge of the new cycle. Keeping a column address valid while toggling  $\overline{xCAS}$  requires a minimum setup time,  $t_{CLCH}$ . During  $t_{CLCH}$ , at least one  $\overline{xCAS}$  must be brought low before the other  $\overline{xCAS}$  is taken high.

For early-write cycles, the data is latched on the first falling edge of  $\overline{xCAS}$ . Only the DQs that have the corresponding  $\overline{xCAS}$  low are written into. Each  $\overline{xCAS}$  must meet  $t_{CAS}$  minimum in order to ensure writing into the storage cell. In order to latch a new address and new data, both  $\overline{xCAS}$  pins must go high and meet  $t_{CP}$ .

### enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum  $\overline{RAS}$  low time and the  $\overline{xCAS}$  page-mode cycle time used. With minimum  $\overline{xCAS}$  page cycle time, all 512 columns specified by column addresses A0 through A8 can be accessed without intervening  $\overline{RAS}$  cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{xCAS}$  is high. The first falling edge of  $\overline{xCAS}$  latches the column addresses. This feature allows the devices to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as column address is valid rather than when  $\overline{xCAS}$  transitions low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after  $t_{RAH}$  (row-address hold time) has been satisfied, usually well in advance of the falling edge of  $\overline{xCAS}$ . In this case, data is obtained after  $t_{CAC}$  max (access time from  $\overline{xCAS}$  low) if  $t_{AA}$  max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{xCAS}$  goes high, minimum access time for the next cycle is determined by  $t_{CPA}$  (access time from rising edge of the last  $\overline{xCAS}$ ).

### address (A0-A8)

Eighteen address bits are required to decode 1 of 262144 storage cell locations. Nine row-address bits are set up on A0 through A8 and latched onto the chip by RAS. Then, nine column-address bits are set up on A0 through A8 and latched onto the chip by the first XCAS. All addresses must be stable on or before the falling edge of RAS and XCAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. XCAS is used as a chip select, activating its corresponding output buffer and latching the address bits into the column-address buffers.

### write enable (W)

The read or write mode is selected through  $\overline{W}$ . A logic high on  $\overline{W}$  selects the read mode and a logic low selects the write mode.  $\overline{W}$  can be driven from the standard TTL circuits without a pullup resistor. The data input lines are disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{xCAS}$  (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation with  $\overline{OE}$  grounded.



SMHS160D - AUGUST 1992 - REVISED JUNE 1995

### data in (DQ0-DQ15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{\mathsf{xCAS}}$  or  $\overline{\mathsf{W}}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{\mathsf{W}}$  is brought low prior to  $\overline{\mathsf{xCAS}}$  and the data is strobed in by the first occurring  $\overline{\mathsf{xCAS}}$  with setup and hold times referenced to data in. In a delayed-write or read-modify-write cycle,  $\overline{\mathsf{xCAS}}$  is already low and the data is strobed in by  $\overline{\mathsf{W}}$  with setup and hold times referenced to data in. In a delayed-write or read-modify-write cycle,  $\overline{\mathsf{OE}}$  must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines.

### data out (DQ0-DQ15)

The 3-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{XCAS}$  and  $\overline{OE}$  are brought low. In a read cycle, the output becomes valid after the access-time interval  $\overline{XCAS}$  (which begins with the negative transition of  $\overline{XCAS}$ ) as long as  $\overline{XCAS}$  and  $\overline{XCAS}$  are satisfied.

### output enable (OE)

OE controls the impedance of the output buffers. When OE is high, the buffers remain in the high-impedance state. Bringing OE low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both RAS and xCAS to be brought low for the output buffers to go into the low-impedance state. They remain in the low-impedance state until either OE or xCAS is brought high.

### RAS-only refresh

A refresh operation must be performed at least once every 8 ms (64 ms for TMS45160P) to retain data. This can be achieved by strobing each of the 512 rows (A0–A8). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding all  $\overline{XCAS}$  at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh.

### hidden refresh

Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{\text{xCAS}}$  at  $V_{\text{IL}}$  after a read operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored and the refresh address is generated internally.

### xCAS-before-RAS (xCBR) refresh

xCBR refresh is utilized by bringing at least one  $\overline{\text{xCAS}}$  low earlier than  $\overline{\text{RAS}}$  (see parameter  $t_{\text{CSR}}$ ) and holding it low after  $\overline{\text{RAS}}$  falls (see parameter  $t_{\text{CHR}}$ ). For successive xCBR refresh cycles,  $\overline{\text{xCAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . The external address is ignored and the refresh address is generated internally.

A low-power battery-backup refresh mode that requires less than 500- $\mu$ A refresh current is available on the TMS45160P. Data integrity is maintained using xCBR refresh with a period of 125  $\mu$ s holding RAS low for less than 1  $\mu$ s. To minimize current consumption, all input levels must be at CMOS levels (V<sub>IL</sub>  $\leq$  0.2 V, V<sub>IH</sub>  $\geq$  V<sub>CC</sub> - 0.2 V).

### self refresh (TMS45160P)

The self-refresh mode is entered by dropping  $\overline{xCAS}$  low prior to  $\overline{RAS}$  going low. Then  $\overline{xCAS}$  and  $\overline{RAS}$  are both held low for a minimum of 100  $\mu s$ . The chip is refreshed internally by an on-board oscillator. No external address is required since the CBR counter is used to keep track of the address. To exit the self-refresh mode, both  $\overline{RAS}$  and  $\overline{xCAS}$  are brought high to satisfy t<sub>CHS</sub>. Upon exiting the self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. This ensures that the DRAM is fully refreshed.




# TMS45160, TMS45160P 262144-WORD BY 16-BIT HIGH-SPEED DYNAMIC RANDOM-ACCESS MEMORIES SMHS160D - AUGUST 1992 - REVISED JUNE 1995

### power up

To achieve proper device operation, an initial pause of 200 μs followed by a minimum of eight RAS cycles is required after power up to the full V<sub>CC</sub> level. These eight initialization cycles must include at least one refresh (RAS-only or xCBR) cycle.

### logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown are for the DZ package.



SMHS160D - AUGUST 1992 - REVISED JUNE 1995

### functional block diagram



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	1 V to 7 V
Voltage range on any pin (see Note 1)	– 1 V to 7 V
Short-circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range, T <sub>A</sub>	
Storage temperature range, T <sub>stq</sub>	- 55°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to VSS.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
Vss	Supply voltage		0		٧
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	٧
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

SMHS160D - AUGUST 1992 - REVISED JUNE 1995

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TER TEST CONDITIONS		'45160-60 '45160P-60		'45160-70 '45160P-70		'45160-80 '45160P-80		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA		2.4		2.4		2.4		>
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4		0.4		0.4	٧
Ŋ	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 0	6.5 V,		± 10		± 10		± 10	μА
Ю	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}} = 5.5 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V to}$	V <sub>CC</sub> ,		± 10		± 10		± 10	μА
ICC1 <sup>†§</sup>	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cy	V <sub>CC</sub> = 5.5 V, Minimum cycle		180	-	160		140	mA
		V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and xCAS high			2		2		2	, mA
CC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS),	'45160		1		1		1	mA
		After 1 memory cycle, RAS and xCAS high	'45160P		350		350		350	μА
lcc3 <sup>‡</sup>	Average refresh current (RAS-only refresh or CBR)	V <sub>CC</sub> = 5.5 V, Minimum cy (RAS only), RAS cycling xCAS high (CBR only), RAS low after xCAS low	•		180		160		140	mA
ICC4 <sup>†§</sup>	Average page current	$\frac{\text{V}_{\text{CC}} = 5.5 \text{ V},}{\text{RAS low}}$ $\frac{\text{t}_{\text{PC}} = \text{MIN},}{\text{x}_{\text{CAS}}}$ cyclin	Ig		160		140		120	mA
ICC5¶	Battery-backup operating current (equivalent refresh time is 64 ms); CBR only	t <sub>RC</sub> = 125 µs, t <sub>RAS</sub> ≤ 1 µs V <sub>CC</sub> − 0.2 V ≤ V <sub>IH</sub> ≤ 6.5 V, 0 V ≤ V <sub>IL</sub> ≤ 0.2 V, W and OE = Address and data stable		-	500		500		500	μА
ICC6 <sup>†¶</sup>	Self-refresh current	xCAS < 0.2 V, RAS < 0.2 V tRAS and tCAS > 1000 ms	/,	ı	400		400		400	μΑ

<sup>†</sup> Measured with outputs open

### capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz# (see Note 3)

	PARAMETER					
C <sub>i(A)</sub>	Input capacitance, A0-A8	5	pF			
C <sub>i(OE)</sub>	Input capacitance, OE	7	pF			
C <sub>i(RC)</sub>	Input capacitance, xCAS and RAS	7	pF			
C <sub>i(W)</sub>	Input capacitance, W	7	pF			
Co	Output capacitance	7	рF			

<sup>#</sup>Capacitance measurements are made on a sample basis only.

NOTE 3:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ , and the bias on pins under test is 0 V.



<sup>‡</sup> Measured with a maximum of one address change while  $\overline{RAS} = V_{|L|}$ 

<sup>§</sup> Measured with a maximum of one address change while  $\overline{xCAS} = V_{IH}$ 

For TMS45160P only

SMHS160D - AUGUST 1992 - REVISED JUNE 1995

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	'45160-60 '45160P-60		'45160-70 '45160P-70		'45160-80 '45160P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tCAC	Access time from xCAS low		15		20		20	ns
tAA	Access time from column address		30	1,545	35		40	ns
t <sub>RAC</sub>	Access time from RAS low		60		70		80	ns
<sup>t</sup> OEA	Access time from OE low		15		20		20	ns
tCPA	Access time from column precharge		35		40		45	ns
tCLZ	Delay time, XCAS low to output in low impedance	0		0		0		ns
<sup>t</sup> OFF	Output disable time after XCAS high (see Note 4)	0	15	0	20	0	20	ns
tOEZ	Output disable time after OE high (see Note 4)	0	15	0	20	0	20	ns

NOTE 4: tOFF and tOEZ are specified when the output is no longer driven.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

			60-60 60P-60		60-70 60P-70		60-80 60P-80	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tRC	Cycle time, read (see Note 6)	110		130		150		ns
₹WC	Cycle time, write	110		130		150		ns
t <sub>RWC</sub>	Cycle time, read-write/read-modify-write	155		185	1.00	205		ns
tPC	Cycle time, page-mode read or write (see Note 7)	40		45		50		ns
tPRWC	Cycle time, page-mode read-modify-write	85		90		105		ns
tRASP	Pulse duration, RAS low, page mode (see Note 8)	60	100 000	70	100 000	80	100 000	ns
t <sub>RAS</sub>	Pulse duration, RAS low, nonpage mode (see Note 8)	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, xCAS low (see Note 9)	15	10 000	20	10 000	20	10 000	ns
tCP	Pulse duration, xCAS high	10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
twp	Pulse duration, write	15		15		- 15		ns
tASC	Setup time, column address before XCAS low	0	A	0		0		ns
tASR	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data before W low (see Note 10)	0		0		0		ns
tRCS	Setup time, read before XCAS low	0		0		0		ns
tCWL	Setup time, W low before xCAS high	15		20		20		ns
tRWL	Setup time, W low before RAS high	15		20		20		ns
twcs	Setup time, W low before XCAS low (see Note 11)	0		0		0		ns

NOTES: 5. Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

6. All cycle times assume  $t_T = 5$  ns.

7. To assure tpc min, tASC should be ≥ tcp.

8. In a read-modify-write cycle, tRWD and tRWL must be observed.

9. In a read-modify-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.

10. Referenced to the later of xCAS or W in write operations

11. Early-write operation only



SMHS160D - AUGUST 1992 - REVISED JUNE 1995

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) (see Note 5)

			'45160-60 '45160P-60		'4516 '4516	0-70 0P-70	'45160-80 '45160P-80		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	1
t <sub>CAH</sub>	Hold time, column address after xCAS low (see Note 10)		10		15		15		ns
t <sub>DHR</sub>	Hold time, data after RAS low (see Note 12)		30		35		35		ns
tDH .	Hold time, data after XCAS low (see Note 10)		10		15		15		ns
tAR	Hold time, column address after RAS low (see Note 12)		30		35		35		ns
tRAH	Hold time, row address after RAS low		10		- 10		-10		ns
tRCH	Hold time, read after XCAS high (see Note 13)		0		0		0		ns
tRRH	Hold time, read after RAS high (see Note 13)		0		0		0		ns
₹WCH	Hold time, write after xCAS low (see Note 13)		10		15		15		ns
tWCR	Hold time, write after RAS low (see Note 14)		30		35		35		ns
tCLCH	Hold time, xCAS low to xCAS high		5		5		5		ns
tAWD	Delay time, column address to W low (see Note 15)		55		65		70		ns
tCHR	Delay time, RAS low to xCAS high (see Note 11)		15		15		20		ns
tCRP	Delay time, xCAS high to RAS low		0		0		0		ns
tCSH	Delay time, RAS low to xCAS high		60		70		80		ns
tCSR	Delay time, xCAS low to RAS low (see Note 11)		10		10		10		ns
tCWD	Delay time, xCAS low to W low (see Note 15)		40		50		50		ns
<sup>t</sup> OEH	Hold time, OE command		15		20		20		ns
<sup>t</sup> OED	Delay time, OE high before data at DQ		15		20		20		ns
<sup>t</sup> ROH	Delay time, OE low to RAS high		10		10		10		ns
<sup>t</sup> RAD	Delay time, RAS low to column address (see Note 16)		15	30	15	35	15	40	ns
t <sub>RAL</sub>	Delay time, column address to RAS high		30		35		40		ns
<sup>t</sup> CAL	Delay time, column address to xCAS high		30		35		40		ns
tRCD	Delay time, RAS low to XCAS low (see Note 16)		20	45	20	50	20	60	ns
t <sub>RPC</sub>	Delay time, RAS high to xCAS low (see Note 11)		0		0		0		ns
tRSH	Delay time, xCAS low to RAS high		15		20		20		ns
tRWD	Delay time, RAS low to W low (see Note 15)		85		100		110		ns
tCPR	Pulse duration, XCAS precharge before self refresh		0		0		0		ns
tRPS	Pulse duration, RAS precharge after self refresh		110		130		150		ns
†RASS	Pulse duration, self refresh entry from RAS low		100		100		100		μs
t <sub>CHS</sub>	Hold time, xCAS low after RAS high (for self refresh)		- 50		- 50		- 50		ns
·	Refresh time interval	'45160		8		8		8	me
tREF	nanasii ulia liitatvai	'45160P		64		64		64	ms
tΤ	Transition time		2	50	2	50	2	50	ns

NOTES: 5. Timing measurements are referenced to  $V_{IL}$  max and  $V_{IH}$  min.

10. Referenced in the later of xCAS or W in write operations.

11. Early-write operation only

12. The minimum value is measured when t<sub>RCD</sub> is set to t<sub>RCD</sub> min as a reference.


13. Either tRRH or tRCH must be satisfied for a read cycle.

14. xCBR refresh only

15. Read-modify-write operation only


16. Maximum value specified only to assure access time






NOTE A: CL includes probe and fixture capacitance.

Figure 1. Load Circuits for Timing Parameters



- NOTES: A. In order to hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.
  - B. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
  - C.  $\underline{\text{tCAC}}$  is measured from  $\underline{\text{xCAS}}$  to its corresponding DQx.
  - D. xCAS order is arbitrary.

Figure 2. Read-Cycle Timing




NOTES: A. In order to hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.

B. Later of xCAS or W in write operations

C. xCAS order is arbitrary.


Figure 3. Write-Cycle Timing



NOTES: A. In order to hold the address latched by the first XCAS going low, the parameter to Hold the address latched by the first XCAS going low, the parameter to Hold the address latched by the first XCAS going low, the parameter to Hold the address latched by the first XCAS going low, the parameter to Hold the address latched by the first XCAS going low, the parameter to Hold the address latched by the first XCAS going low, the parameter to Hold the address latched by the first XCAS going low, the parameter to Hold the address latched by the first XCAS going low, the parameter to Hold the address latched by the first XCAS going low, the parameter to Hold the address latched by the first XCAS going low, the parameter to Hold the Address latched by the first XCAS going low, the parameter to Hold the Address latched by the first XCAS going low, the parameter to Hold the Address latched by the first XCAS going low, the parameter to Hold the Address latched by the first XCAS going low, the parameter to Hold the Address latched by the Hold the Hold the Address latched by the Hold the Hol

B. xCAS order is arbitrary.

Figure 4. Early-Write-Cycle Timing




NOTES: A. In order to hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.

B. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

C. xCAS order is arbitrary.

Figure 5. Read-Modify-Write-Cycle Timing



NOTES: A. tCAC is measured from xCAS to its corresponding DQx.


B. Access time is topa or taa dependent.

C. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.

D. xCAS order is arbitrary.


E. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing



- NOTES: A. In order to hold the address latched by the first XCAS going low, the parameter to CLCH must be met.
  - B. Referenced to xCAS or W, whichever occurs last
  - C. xCAS order is arbitrary.
  - D. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read and read-modify-write timing specifications are not violated.

Figure 7. Enhanced-Page-Mode Write-Cycle Timing



NOTES: A. In order to hold the address latched by the first XCAS going low, the parameter tc\_cH must be met.

B. tCAC is measured from xCAS to its corresponding DQx.


C. Output can go from the high-impedance state to an invalid data state prior to the specified access time.

D. xCAS order is arbitrary.

E. A read or write cycle can be intermixed with read-modify-write cycles as long as the read and write cycle timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing

SMHS160D - AUGUST 1992 - REVISED JUNE 1995



NOTE A: All xCAS must be high.

Figure 9. RAS-Only Refresh Timing




Figure 10. Hidden-Refresh-Cycle Timing




Figure 11. Automatic-CBR- Refresh-Cycle Timing







Figure 12. Self-Refresh-Cycle Timing

### device symbolization (TMS45160 illustrated)



# TMS45160, TMS45160P 262144-WORD BY 16-BIT HIGH-SPEED DYNAMIC RANDOM-ACCESS MEMORIES SMHS160D - AUGUST 1992 - REVISED JUNE 1995



SMHS165C - OCTOBER 1992 - REVISED JUNE 1995

DGE PACKAGE

(TOP VIEW)

								SMH
	This data TMS45165/				to all ion "B"	_	Z PAC (TOP \	KAGE VIEW)
	and subsec page 4-134				bed on	V <sub>CC</sub> [	1 2	40] 39]
•	Organization	on 262	2144 × 1	6		DQ1	3	38
þ	Single 5-V	Supply (±	:10% Tol	erance)		DQ2	4	37
•	Performan	ce Range	e.	•		DQ3	-	36
	· Onomian					V <sub>CC</sub> ¶	6	35
		ACCESS	ACCESS		READ OR	DQ4	7	34
		TIME	TIME	TIME	WRITE	DQ5	8	33
		TRAC MAX	TCAC MAX	taa Max	CYCLE Min	DQ6	9	32
	'45165/P-70	70 ns	20 ns	35 ns	130 ns	DQ7	10	31
	45165/P-80	80 ns	20 ns	40 ns	150 ns	NC	11	30Þ
	'45165/P-10	100 ns	25 ns	45 ns	180 ns	Ū₩¢		29
	Pulsanaad	Dama Mas		Al \A/I		Ū₩d	13	28

- Enhanced Page Mode Operation With CAS-Before-RAS (CBR) Refresh
- Long Refresh Period
   512-Cycle Refresh in 8 ms (Max)
   64 ms for Low Power With Self-Refresh Version (TMS45165P)
- 3-State Unlatched Output
- Lower Power Dissipation
- Texas Instruments EPIC™ CMOS Process
- All inputs, Outputs and Clocks are TTL Compatible
- High-Reliability Plastic 40-Lead 400-Mil-Wide Surface Mount (SOJ) Package, and 40/44-Lead Thin Small Outline Package (TSOP)
- Operating Free-Air Temperature Range 0°C to 70°C
- Low-Power With Self-Refresh
- Upper and Lower Byte Control During Write Operations

. •	•	•	•
V <sub>CC</sub> 1	40 V <sub>SS</sub>	V <sub>CC</sub> [1	440 V <sub>SS</sub>
DQ0 🛛 2	39D DQ15	DQ0 ( 2	43þ DQ15
DQ1 🖟 3	38D DQ14	DQ1 ( 3	42) DQ14
DQ2 4	37DQ13	DQ2 ( 4	41) DQ13
DQ3 d 5	36D DQ12	DQ3 d 5	40) DQ12
V <sub>CC</sub> 6	35) V <sub>SS</sub>	V <sub>CC</sub> ₫6	39 V <sub>SS</sub>
DQ4 1 7	34D DQ11	DQ4 d 7	38) DQ11
DQ5 0 8	331 DQ10	DQ5 d 8	37h DQ10
DQ6d 9	321 DQ9	DQ6d9	361 DQ9
DQ7 0 10	31 DQ8	DQ7 d 10	350 DQ8
NC 0 11	30 NC	1	[ ` `
LW 0 12	29 NC		
UW 0 13	28 CAS	NC 13	321 NC
RAS 14	27 OE	<b>L</b> ₩d 14	31 NC
NC 15	26 A8	Ū₩ d 15	30) CAS
A01 16	25D A7	RAS d 16	29) OE
A1 17	24 A6	NC 1 17	281 A8
A2 18	23 A5	A0 18	270 A7
A3 119	22 A4	A1 d 19	261 A6
V <sub>CC</sub> <sup>[</sup> 20	21 V <sub>SS</sub>	A2 ( 20	25 A5
.001		A3 d 21	246 A4
		V <sub>CC</sub> [ 22	237 V <sub>SS</sub>
		1001	

PIN NOMENCLATURE  A0-A8 Address Inputs CAS Column Address Strobe DQ0-DQ15 Data In/Data Out LW Lower Write Enable NC No Internal Connection OE Output Enable	
A0-A8	Address Inputs
CAS	Column Address Strobe
DQ0-DQ15	Data In/Data Out
Ū₩	Lower Write Enable
NC	No Internal Connection
ŌĒ	Output Enable
RAS	Row Address Strobe
ŪW	Upper Write Enable
Vcc	5-V Supply
Vss	Ground

### description

The TMS45165 series are high-speed, 4194304-bit dynamic random access memories organized as 262144 words of sixteen bits each.

The TMS45165P series are high-speed, low-power with self-refresh, 4194304-bit dynamic random-access memories organized as 262144 words by sixteen bits each.

They employ state-of-the-art enhanced performance implanted CMOS (EPIC<sup>™</sup>) technology for high performance, reliability, and low power at low cost. These devices feature maximum RAS access times of 70 ns, 80 ns, and 100 ns. Maximum power dissipation is as low as 660 mW operating and 11 mW standby on 100 ns devices.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

EPIC is a trademark of Texas Instruments Incorporated.



SMHS165C - OCTOBER 1992 - REVISED JUNE 1995

### description (continued)

The TMS45165 and TMS45165P are each offered in a 40-lead plastic surface mount SOJ (DZ suffix) package, and a 40/44-lead plastic surface mount TSOP (DGE suffix). These packages are characterized for operation from 0°C to 70°C.

### operation

### enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that can be accessed is determined by the maximum RAS low time and the CAS page-mode cycle time used. With minimum CAS page cycle time, all 512 columns specified by column addresses A0 through A8 can be accessed without intervening RAS cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in these devices are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the TMS45165 and TMS45165P to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when  $\overline{CAS}$  transitions low. This performance improvement is referred to as enhanced page mode. Valid column address can be presented immediately after  $t_{RAH}$  (row address hold time) has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{CAC}$  max (access time from  $\overline{CAS}$  low) if  $t_{AA}$  max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{CAC}$  or  $t_{CPA}$  (access time from rising edge of the last  $\overline{CAS}$ ).

### address (A0-A8)

Eighteen address bits are required to decode 1 of 262144 storage cell locations. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe (RAS). Then nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edge of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. In the TMS45165 and TMS45165P CAS is used as a chip select activating the output buffer, as well as latching the address bits into the column-address buffers.

### write enable (UW, LW)

The read or write mode is selected through the upper or lower write-enable ( $\overline{UW}$ ,  $\overline{LW}$ ) input.  $\overline{LW}$  controls DQ0-DQ7, and  $\overline{UW}$  controls DQ8-DQ15. A logic high on the  $\overline{UW}$  and  $\overline{LW}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from the standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{UW}$  or  $\overline{LW}$  goes low prior to  $\overline{CAS}$  (early write), data out remains in the high-impedance state for the entire cycle permitting a write operation with  $\overline{OE}$  grounded.

NOTE: Either  $\overline{UW}$  or  $\overline{LW}$  can be brought low in a given write cycle and only eight data bits are written into. The user can bring both  $\overline{UW}$  and  $\overline{LW}$  low at the same time and all 16 data bits are written into.

### data in (DQ0-DQ15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$ ,  $\overline{UW}$ , or  $\overline{LW}$  strobes data into the on-chip data latch. In an early write cycle,  $\overline{UW}$  or  $\overline{LW}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{CAS}$  is already low, the data is strobed in by  $\overline{UW}$  or  $\overline{LW}$  with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{OE}$  must be high to bring the output buffers to high-impedance prior to impressing data on the I/O lines. The  $\overline{LW}$  pin controls DQ0-DQ7. The  $\overline{UW}$  pin controls DQ8-DQ15.



SMHS165C - OCTOBER 1992 - REVISED JUNE 1995

### data out (DQ0-DQ15)

The three-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{\text{CAS}}$  and  $\overline{\text{OE}}$  are brought low. In a read cycle the output becomes valid after the access time interval  $t_{\text{CAC}}$  that begins with the negative transition of  $\overline{\text{CAS}}$  as long as  $t_{\text{BAC}}$  and  $t_{\text{AA}}$  are satisfied.

### output enable (OE)

 $\overline{OE}$  controls the impedance of the output buffers. When  $\overline{OE}$  is high, the buffers remain in the high-impedance state. Bringing  $\overline{OE}$  low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{CAS}$  to be brought low for the output buffers to go into the low-impedance state, they remain in the low-impedance state until either  $\overline{OE}$  or  $\overline{CAS}$  is brought high.

### RAS-only refresh

A refresh operation must be performed at least once every eight milliseconds (64 ms for TMS45165P) to retain data. This can be achieved by strobing each of the 512 rows (A0–A8). A normal read or write cycle refreshes all bits in each row that is selected. A RAS-only operation can be used by holding CAS at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh.

### hidden refresh

Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{\text{CAS}}$  at  $V_{\text{IL}}$  after a read operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle.

### CAS-before-RAS refresh (CBR)

CBR refresh is utilized by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$  (see parameter  $t_{\text{CSR}}$ ) and holding it low after  $\overline{\text{RAS}}$  falls (see parameter  $t_{\text{CHR}}$ ). For successive CBR refresh cycles,  $\overline{\text{CAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . The external address is ignored and the refresh address is generated internally.

A low-power battery-backup refresh mode that requires less than 300  $\mu$ A refresh current is available on the TMS45165P. Data integrity is maintained using CBR refresh with a period of 125  $\mu$ s holding  $\overline{RAS}$  low for less than 1  $\mu$ s. To minimize current consumption, all input levels must be at CMOS levels ( $V_{IL} \le 0.2 \text{ V}$ ,  $V_{IH} \ge V_{CC} - 0.2 \text{ V}$ ).

### self-refresh (TMS45165P)


The self-refresh mode is entered by dropping  $\overline{CAS}$  low prior to  $\overline{RAS}$  going low. Then  $\overline{CAS}$  and  $\overline{RAS}$  are both held low for a minimum of 100  $\mu s$ . The chip is then refreshed internally by an on-board oscillator. No external address is required since the CBR counter is used to keep track of the address. To exit the self-refresh mode, both  $\overline{RAS}$  and  $\overline{CAS}$  are brought high to satisfy  $t_{CHS}$ .

### power up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight  $\overline{RAS}$  cycles is required after power-up to the full  $V_{CC}$  level.



### logic symbol†



This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown correspond to the DZ package.



#### functional block diagram RAS CAS ŪW LW ŌĒ **Timing and Control** Δn Column Decode Sense Amplifiers Column Address 128K Array 128K Array **Buffers** Data 128K Array 128K Array In 0 Reg. 16 I/O **Buffers** 16 D Data • Row Out C Address Reg. 0 **Buffers** d 128K Array 128K Array DQ0-DQ15

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range on any pin (see Note 1)	– 1 V to / V
Supply voltage range on V <sub>CC</sub>	
Short-circuit output current	
Power dissipation	1 W
Operating free-air temperature range	
Storage temperature range, T <sub>sto</sub>	55°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VSS	Supply voltage		0		>
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	0		70	့င

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

SMHS165C - OCTOBER 1992 - REVISED JUNE 1995

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		'45165-70 '45165P-70		'45165-80 '45165P-80		'45165-10 '45165P-10		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX.	
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA		2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4		0.4		0.4	٧
lj	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6 All other pins = 0 V to V <sub>CC</sub>	6.5 V,		± 10		± 10		± 10	μА
10	Output current (leakage)	$\frac{V_{CC}}{CAS}$ = 5.5 V, $V_{O}$ = 0 V to	VCC,		± 10		± 10		± 10	μА
lcc1 <sup>†</sup>	Read or write cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle			160		140		120	mA
	V <sub>IH</sub> = 2.4 V (TTL) After 1 memory cycle, RAS and CAS high			2		2		2	mA	
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS)	'45165		1		1		1	mA
		After 1 memory cycle, RAS and CAS high	'45165P	200			200		200	μА
ICC3	Average refresh current (RAS only or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle, (RAS only), RAS cycling, CAS high (CBR only) RAS low after CAS low			160		140		120	mA
ICC4 <sup>†</sup>	Average page current (see Note 4)	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \frac{t_{PC}}{CAS} = \frac{minim}{constraint}$			160		140		120	mΑ
ICC5 <sup>‡</sup>	Battery backup operating current (equivalent refresh time is 64 ms) (CBR only)	t <sub>RC</sub> = 125 µs, t <sub>RAS</sub> ≤ 1 µs, V <sub>CC</sub> − 0.2 V ≤ V <sub>IH</sub> ≤ 6.5 V, 0 V ≤ V <sub>IL</sub> ≤ 0.2 V, <u>UW</u> , <u>UW</u> and <u>OE</u> =V <sub>IH</sub> , Address and data stable			300		300		300	μА
lcce <sup>†‡</sup>	Self refresh current	CAS < 0.2 V, RAS < 0.2 V Measured after t <sub>RASS</sub> minimum			200		200		200	μΑ

<sup>†</sup> Measured with outputs open

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

4. Measured with a maximum of one address change while CAS = VIH

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

		PARAMETER		MIN MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A8		•	5	pF
C <sub>i(OE)</sub>	Input capacitance, OE			7	pF
C <sub>i(RC)</sub>	Input capacitance, CAS and RAS			7	pF
C <sub>i(W)</sub>	Input capacitance, W			7	pF
Co	Output capacitance			7	pF

NOTE 5:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  and the bias on pins under test is 0 V.



For TMS45165P only

SMHS165C - OCTOBER 1992 - REVISED JUNE 1995

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		'45165-70 '46165P-70		'45165-80 '46165P-80		'45165-10 '46165P-10	
		MIN	MAX	MIN	MAX	MIN	MAX	
tCAC	Access time from CAS low		20		20		25	ns
tAA	Access time from column address		35		40		45	ns
<sup>t</sup> RAC	Access time from RAS low		70		- 80		100	ns
<sup>t</sup> OEA	Access time from OE low		20		20		25	ns
<sup>t</sup> CPA	Access time from column precharge		40		45		50	ns
tCLZ	CAS low to output in the low-impedance state	0		0		0		ns
<sup>t</sup> OFF	Output disable time after CAS high (see Note 6)	0	20	0	20	. 0	25	ns
<sup>t</sup> OEZ	Output disable time after OE high (see Note 6)	0	20	0	20	0	25	ns

NOTE 6: topp and topp are specified when the output is no longer driven.

### timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 7)

18 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	PARAMETER		'45165-70 '45165P-70		65-80 65P-80	'4510 '4510	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	
tRC	Cycle time, read (see Note 8)	130		150		180		ns
twc	Cycle time, write	130		150		180		ns
tRWC	Cycle time, read-modify-write	185		205		245		ns
tPC	Cycle time, page-mode read or write (see Note 9)	45		50		55		ns
tPRWC	Cycle time, page-mode read-modify-write	90		105		120		ns
t <sub>RASP</sub>	Pulse duration, page mode, RAS low (see Note 11)	70	100 000	80	100 000	100	100 000	ns
t <sub>RAS</sub>	Pulse duration, nonpage mode, RAS low (see Note 11)	70	10 000	80	10 000	100	10 000	ns
t <sub>CAS</sub>	Pulse duration, CAS low (see Note 10)	20	10 000	20	10 000	25	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	50		- 60		70		ns
tWP	Pulse duration, write	15		15		20		ns
†ASC	Setup time, column address before CAS low	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data before xW low (see Note12)	0		0		0		ns
tRCS	Setup time, read before CAS low	0		0		0	V	ns
tCWL	Setup time, xW low before CAS high	20		20		25		ns
t <sub>RWL</sub>	Setup time, xW low before RAS high	20		20		25		ns
twcs	Setup time, $\overline{xW}$ low before $\overline{CAS}$ low (early-write operation only)	0		0		0		ns

NOTES: 7. Timing measurements are referenced to VIL max and VIH min.

8. All cycle times assume  $t_T = 5$  ns.

9. tpc > tcp min + tcas min + 2tT.

10. In a read-modify-write cycle, town and town must be observed. Depending on the user's transition times, this can require additional CAS low time (tCAS).

11. In a read-modify-write cycle, tRWD and tRWL must be observed. Depending on the user's transition times, this can require additional RAS low time (t<sub>RAS</sub>).

12. Later of CAS or xW in write operations



SMHS165C - OCTOBER 1992 - REVISED JUNE 1995

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 7) (concluded)

	PARAMETER	'4516 '4516	5-70 5P-70	'45165-80 '45165P-80		'45165-10 '45165P-10		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> CAH	Hold time, column address after CAS low (see Note 12)	15		15		20		ns
tDHR	Hold time, data after RAS low (see Note 13)	35		35	47.6	45		ns
<sup>t</sup> DH	Hold time, data after CAS low (see Note 12)	15		15		20		ns
t <sub>AR</sub>	Hold time, column address after RAS low (see Note 13)	35		35		45		ns
<sup>t</sup> RAH	Hold time, row address after RAS low	10		10	8,554	15	4.5	ns
tRCH	Hold time, read after CAS high (see Note 14)	0		0		0		ns
t <sub>RRH</sub>	Hold time, read after RAS high (see Note 14)	0		0		0	ATT I	ns
tWCH	Hold time, write after CAS low (early-write operation only)	15		15		20		ns
twcr	Hold time, write after RAS low (see Note 13)	35		35		45		ns
<sup>t</sup> OEH	Hold time, OE command	20		20		25		ns
t <sub>AWD</sub>	Delay time, column address to $\overline{xW}$ low (see Note 15)	65		70		80		ns
tCHR	Delay time, RAS low to CAS high (CBR refresh only)	15		20		20		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		ns
tCSH	Delay time, RAS low to CAS high	70	1	80		100		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	10		10		10		ns
tCWD	Delay time, CAS low to XW low (see Note 16)	50		50		60		ns
<sup>t</sup> OED	Delay time, OE high before data at DQ	20		20		25		ns
<sup>t</sup> ROH	Delay time, OE low to RAS high	10		10		10		ns
<sup>t</sup> RAD	Delay time, RAS low to column address (see Note 16)	15	35	15	40	20	55	ns
<sup>t</sup> RAL	Delay time, column address to RAS high	35		40		45		ns
tCAL.	Delay time, column address to CAS high	35		40		45		ns
<sup>t</sup> RCD	Delay time, RAS low to CAS low (see Note 16)	20	50	20	60	25	75	ns
tRPC .	Delay time, RAS high to CAS low (CBR refresh only)	0		0,		0		ns
t <sub>RSH</sub>	Delay time, CAS low to RAS high	20		20		25		ns
<sup>t</sup> RWD	Delay time, RAS low to xW low (see Note 15)	100		110		135		ns
tCPR	CAS precharge before self refresh	0		0		0		ns
tRPS	RAS precharge after self refresh	130	3	150		180		ns
†RASS	Self-refresh entry from RAS low	100		100		100		μs
t <sub>REF</sub>	Refresh time interval (TMS45165 only)		8		8		8	ms
t <sub>REF</sub>	Refresh time interval, low power (TMS45165P only)		64		64		64	ms
tCHS	CAS low hold time after RAS high	- 50		- 50		- 50		ns
t <sub>T</sub>	Transition time	2	50	2	50	2	50	ns


NOTES: 7. Timing measurements are referenced to  $V_{IL}$  max and  $V_{IH}$  min.

12. Later of CAS or xW in write operations

- 13. The minimum value is measured when t<sub>RCD</sub> is set to t<sub>RCD</sub> min as a reference.
- 14. Either tRRH or tRCH must be satisfied for a read cycle.
- 15. Read-modify-write operation only
- 16. Maximum value specified only to assure access time.


# **ADVANCE INFORMATION**

### PARAMETER MEASUREMENT INFORMATION



NOTE A: CL includes probe and fixture capacitance.


Figure 1. Load Circuits for Timing Parameters



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 2. Read-Cycle Timing


**ADVANCE INFORMATION** 



<sup>†</sup> Either UW or UW can be brought low and the user can write into eight DQ locations, or UW and UW can be brought low at the same time and all 16 DQ locations are written into.

Figure 3. Early-Write-Cycle Timing

<sup>&</sup>lt;sup>‡</sup> All DQ pins remain in the high-impedance state for an early-write cycle.




† Either UW or LW can be brought low and the user can write into eight DQ locations, or UW and LW can be brought low at the same time and all 16 DQ locations are written into.

Figure 4. Write-Cycle Timing

**ADVANCE INFORMATION** 


<sup>‡</sup> All DQ pins remain in the high-impedance state while  $\overline{OE}$  is high. NOTE A: Later of  $\overline{CAS}$  or  $\overline{xW}$  in write operations.



<sup>†</sup> Either UW or LW can be brought low and the user can write into eight DQ locations, or UW and LW can be brought low at the same time and all 16 DQ locations are written into.

Figure 5. Read-Modify-Write-Cycle Timing


<sup>‡</sup> All DQ pins remain in the high-impedance state for an early-write cycle.



NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

- B. Access time is tCPA or tAA dependent.
- C. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.

Figure 6. Enhanced Page-Mode Read-Cycle Timing




NOTES: A. Later of CAS or xW in write operations.

B. A read-cycle or read-modify-write cycle can be mixed with the write cycles as long as the read and read-modify-write timing specifications are not violated.

Figure 7. Enhanced Page-Mode Write-Cycle Timing

SMHS165C - OCTOBER 1992 - REVISED JUNE 1995

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

- B. A read- or write cycle can be intermixed with read-modify-write cycles as long as the read and write cycle timing specifications are not violated.
- C. Access time is tCPA or tAA dependent.

Figure 8. Enhanced Page-Mode Read-Modify-Write-Cycle Timing




Figure 9. RAS-Only Refresh-Cycle Timing




Figure 10. Hidden-Refresh-Cycle Timing

# TMS45165, TMS45165P 262144-WORD BY 16-BIT HIGH-SPEED DYNAMIC RANDOM-ACCESS MEMORIES

SMHS165C - OCTOBER 1992 - REVISED JUNE 1995




Figure 11. Automatic-CBR-Refresh-Cycle Timing





Figure 12. Self-Refresh-Cycle Timing

# device symbolization



SMKS881A - MAY 1995 - REVISEDJUNE1995

Electrical characteristics for TMS416400/P and TMS417400/P is Production Data. Electrical characteristics for TMS426400/P and TMS427400/P is Product Preview only.

- Organization . . . 4194304 × 4
- Single 5 V Power Supply for TMS41x400/P (±10% Tolerance)
- Single 3.3 V Power Supply for TMS42x400/P (±0.3 V Tolerance)
- Performance Ranges:

	ACCESS TIME tRAC MAX	ACCESS TIME CAC MAX	ACCESS TIME tAA MAX	READ OR WRITE CYCLE MIN
'4xx400/P-60	60 ns	15 ns	30 ns	110 ns
'4xx400/P-70	70 ns	18 ns	35 ns	130 ns
'4xx400/P-80	80 ns	20 ns	40 ns	150 ns

- Enhanced Page-Mode Operation With CAS-Before-RAS (CBR) Refresh
- Long Refresh Period and Self-Refresh Option (TMS4xx400P)
- 3-State Unlatched Output
- Low Power Dissipation
- High-Reliability Plastic 24/26-Lead 300-Mil-Wide Surface-Mount Small-Outline J-Lead (SOJ) Package and 24/26-Lead Surface-Mount Thin Small-Outline Package (TSOP)
- Operating Free-Air Temperature Range: 0°C to 70°C
- EPIC<sup>™</sup> (Enhanced Performance Implanted CMOS) Technology

DJ PACI (TOP V		DGA PACKAGE (TOP VIEW)					
V <sub>CC</sub> 1 DQ1 2 DQ2 3 W 4 RAS 5 A11† 6	26 V <sub>SS</sub> 25 DQ4 24 DQ3 23 CAS 22 DE 21 A9	V <sub>CC</sub> 10 DQ1 2 DQ2 3 W 4 RAS 5 A11† 6	26 V <sub>SS</sub> 25 DQ4 24 DQ3 23 CAS 22 OE				
A10  8 A0  9 A1  10 A2  11 A3  12 VCC  13	19 A8 18 A7 17 A6 16 A5 15 A4 14 Vss	A10  8 A0  9 A1  10 A2  11 A3  12 Vcc  13	19 A8 18 A7 17 A6 16 A5 15 A4 14 V <sub>SS</sub>				

PIN NOMENCLATURE								
A0-A11 <sup>†</sup>	Address Inputs							
CAS	Column-Address Strobe	Res.						
DQ1-DQ4	Data In/Data Out							
ŌĒ	Output Enable							
NC	No Internal Connection							
RAS	Row-Address Strobe							
Vcc	5-V or 3.3-V Supply‡							
VSS	Ground							
W	Write Enable							

<sup>†</sup> A11 is NC for TMS4x7400/P.

# description

The TMS4xx400 is a set of high-speed, 16777216-bit dynamic random-access memories organized as 4194304 words of 4 bits each. The TMS4xx400P series are high-speed, low-power, self-refresh, 16777216-bit dynamic random-access memories organized as 4194304 words of 4 bits each. The TMS4xx400 and TMS4xx400P employ state-of-the-art EPIC™ (Enhanced Performance Implanted CMOS) technology for high performance, reliability, and low power.

#### **AVAILABLE OPTIONS**

DEVICE	POWER SUPPLY	SELF REFRESH BATTERY BACKUP	REFRESH CYCLES
TMS416400	5 V		4096 in 64 ms
TMS416400P	5 V	Yes	4096 in 128 ms
TMS417400	5 V		2048 in 32 ms
TMS417400P	5 V	Yes	2048 in 128 ms
TMS426400	3.3 V		4096 in 64 ms
TMS426400P	3.3 V	Yes	4096 in 128 ms
TMS427400	3.3 V		2048 in 32 ms
TMS427400P	3.3 V	Yes	2048 in 128 ms

These devices feature maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

EPIC is a trademark of Texas Instruments Incorporated.

TEXAS INSTRUMENTS

<sup>‡</sup> See Table 1.

SMKS881A - MAY 1995 - REVISEDJUNE1995

# description (continued)

The TMS4xx400 and TMS4xx400P are each offered in a 24/26-lead plastic surface-mount TSOP (DGA suffix) package and a 24/26-lead plastic surface-mount SOJ (DJ suffix) package. These packages are characterized for operation from 0°C to 70°C.

### operation

### enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by  $t_{\text{RASP}}$ , the maximum  $\overline{\text{RAS}}$  low time.

Unlike conventional page-mode DRAMs, the column-address buffers in these devices are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses and enables the output. This feature allows the devices to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as the column address is valid rather than when  $\overline{CAS}$  transitions low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after row-address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after to access time from  $\overline{CAS}$  low) if to the next cycle is valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of topa or topa.

## address: A0-A11 (TMS4x6400/P) and A0-A10 (TMS4x7400/P)

Twenty-two address bits are required to decode 1 of 4194304 storage cell locations. For the TMS4x6400 and TMS4x6400P, 12 row-address bits are set up on A0 through A11 and latched onto the chip by the row-address strobe (RAS). Ten column-address bits are set up on A0 through A9. For TMS4x7400 and TMS4x7400P, 11 row-address bits are set up on inputs A0 through A10 and latched onto the chip by RAS. Eleven column-address bits are set up on A0 through A10. All addresses must be stable on or before the falling edge of RAS and CAS. RAS is similar to a chip enable because it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select, activating the output buffers and latching the address bits into the column-address buffers.

#### write enable (W)

The read or write mode is selected through  $\overline{W}$ . A logic high on  $\overline{W}$  selects the read mode, and a logic low selects the write mode. The data inputs are disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation with  $\overline{OE}$  grounded.

# data in (DQ0-DQ3)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$ , and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{CAS}$  is already low, and the data is strobed in by  $\overline{W}$  with setup and hold time referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{OE}$  must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines.

### data out (DQ0-DQ3)

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  and  $\overline{OE}$  are brought low. In a read cycle, the output becomes valid after the access time interval  $t_{CAC}$  (which begins with the negative transition of  $\overline{CAS}$ ) as long as  $t_{RAC}$  and  $t_{AA}$  are satisfied.



SMKS881A - MAY 1995 - REVISEDJUNE1995

# **RAS**-only refresh

### TMS4x6400, TMS4x6400P

A refresh operation must be performed at least once every 64 ms (128 ms for TMS4x6400P) to retain data. This can be achieved by strobing each of the 4096 rows (A0-A11). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding  $\overline{CAS}$  at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh.

## TMS4x7400, TMS4x7400P

A refresh operation must be performed at least once every 32 ms (128 ms for TMS4x7400P) to retain data. This can be achieved by strobing each of the 2048 rows (A0-A10). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{\text{RAS}}$ -only operation can be used by holding  $\overline{\text{CAS}}$  at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{\text{RAS}}$ -only refresh.

#### hidden refresh

Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{CAS}$  at  $V_{IL}$  after a read operation and cycling  $\overline{RAS}$  after a specified precharge period, similar to a  $\overline{RAS}$ -only refresh cycle. The external address is ignored, and the refresh address is generated internally.

## CAS-before-RAS (CBR) refresh

CBR refresh is utilized by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$  (see parameter  $t_{\text{CSR}}$ ) and holding it low after  $\overline{\text{RAS}}$  falls (see parameter  $t_{\text{CHR}}$ ). For successive CBR refresh cycles,  $\overline{\text{CAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . The external address is ignored, and the refresh address is generated internally.

### battery-backup refresh

#### TMS4x6400P

A low-power battery-backup refresh mode that requires less than 500  $\mu$ A (5 V) or 350  $\mu$ A (3.3 V) refresh current is available on the TMS4x6400P. Data integrity is maintained using CBR refresh with a period of 31.25  $\mu$ s while holding  $\overline{RAS}$  low for less than 1  $\mu$ s. To minimize current consumption, all input levels must be at CMOS levels (V<sub>IL</sub> < 0.2 V, V<sub>IH</sub> > V<sub>CC</sub> - 0.2 V).

#### TMS4x7400P

A low-power battery-backup refresh mode that requires less than 500  $\mu$ A (5 V) or 350  $\mu$ A (3.3 V) refresh current is available on the TMS4x7400P. Data integrity is maintained using CBR refresh with a period of 62.5  $\mu$ s while holding  $\overline{RAS}$  low for less than 1  $\mu$ s. To minimize current consumption, all input levels must be at CMOS levels (V<sub>IL</sub> < 0.2 V, V<sub>IH</sub> > V<sub>CC</sub> - 0.2 V).

#### self refresh (TMS4xx400P)

The self-refresh mode is entered by dropping  $\overline{CAS}$  low prior to  $\overline{RAS}$  going low. Then  $\overline{CAS}$  and  $\overline{RAS}$  are both held low for a minimum of 100  $\mu s$ . The chip is then refreshed internally by an on-board oscillator. No external address is required because the CBR counter is used to keep track of the address. To exit the self-refresh mode, both  $\overline{RAS}$  and  $\overline{CAS}$  are brought high to satisfy t<sub>CHS</sub>. Upon exiting self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. The burst refresh ensures the DRAM is fully refreshed.

#### power up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after power up to the full  $V_{CC}$  level. These eight initialization cycles must include at least one refresh (RAS-only or CBR) cycle.




SMKS881A - MAY 1995 - REVISEDJUNE1995

#### test mode

The test mode is initiated with a CBR-refresh cycle while simultaneously holding the  $\overline{W}$  input low. The entry cycle performs an internal refresh cycle while internally setting the device to perform parallel read or write on subsequent cycles. While in the test mode, any data sequence can be performed. The device exits test mode if a CBR refresh cycle with  $\overline{W}$  held high or a  $\overline{RAS}$ -only refresh cycle is performed.


In the test mode, the device is configured as 1024K bits × 4 bits for each DQ. Each DQ pin has a separate 4-bit parallel read and write data bus that ignores column addresses A0 and A1. During a read cycle, the four internal bits are compared for each DQ pin separately. If the four bits agree, DQ goes high; if not, DQ goes low. During a write cycle, the data states of all four DQs must be the same to ensure proper function of the test mode. Test time is reduced by a factor of four for this series.



NOTE A: The states of W, data in, and address are defined by the type of cycle used during test mode.

Figure 1. Test-Mode Cycle

# logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 647-12.

<sup>‡</sup> A11 is NC for TMS4x7400 and TMS4x7400P.

SMKS881A - MAY 1995 - REVISEDJUNE1995


# functional block diagram

# TMS4x6400/P



<sup>†</sup> Column addresses A10 and A11 are not used.

#### TMS4x7400/P



SMKS881A - MAY 1995 - REVISEDJUNE1995

absolute maximum ratings over operation	ng free-air temperature range (unless otherwise noted)†
Supply voltage range, V <sub>CC</sub> :	TMS41x400, TMS41x400P 1 V to 7 V
	TMS42x400, TMS42x400P – 0.5 V to 4.6 V
Voltage range on any pin (see Note 1):	TMS41x400, TMS41x400P – 1 V to 7 V
	TMS42x400, TMS42x400P – 0.5 V to 4.6 V
Short-circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range, TA	0°C to 70°C
Storage temperature range, T <sub>stg</sub>	– 55°C to 125°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

## recommended operating conditions

		TI	/IS41x40	Ø		UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	ONII
Vcc	Supply voltage	4.5	5	5.5	3	3.3	3.6	٧
VSS	Supply voltage		0			0		٧
VIH	High-level input voltage	2.4		6.5	2		V <sub>CC</sub> + 0.3	٧
VIL	Low-level input voltage (see Note 2)	-1		0.8	- 0.3		0.8	٧
TA	Operating free-air temperature	0		70	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

# TMS416400, TMS416400P, TMS417400, TMS417400P TMS426400P, TMS427400P, TMS427400P 4194304-WORD BY 4-BIT HIGH-SPEED DRAMS SMKS881A - MAY 1995 - REVISEDJUNE 1995

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

# TMS416400/P

	PARAMETER	TEST CONDITIONS	† .	'41640 '41640	0-60 0P-60	'41640 '41640		'41640 '41640		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA		2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4		0.4		0.4	٧
l <sub>l</sub>	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to All others = 0 V to V <sub>CC</sub>	6.5 V,		± 10		± 10		± 10	μΑ
10	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}} = 5.5 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V to}$	VCC,		± 10		± 10		± 10	μΑ
ICC1 <sup>‡§</sup>	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum c		80		70		60	mA	
		V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high			2	-	2		2	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS),	'416400		1	7	1		1	mA
		After 1 memory cycle, RAS and CAS high	'416400P		500		500		500	μА
ICC3 <sup>‡§</sup>	Average refresh current (RAS-only refresh or CBR)	V <sub>CC</sub> = 5.5 V, Minimum c RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)	ycle,		80		70		60	mA
ICC4 <sup>‡¶</sup>	Average page current	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \frac{t_{PC}}{CAS} = MIN, \\ \overline{CAS} \text{ cyclin}$			70		60	: 1	50	mA
ICC6#	Self-refresh current	CAS < 0.2 V, RAS < 0.2 Measured after t <sub>RASS</sub> min		500		500		500	μΑ	
ICC10#	Battery back-up operating current (equivalent refresh time is 128 ms); CBR only	t <sub>RC</sub> = 31.25 μs, t <sub>RAS</sub> ≤ 1 μ V <sub>CC</sub> − 0.2 V ≤ V <sub>IH</sub> ≤ 6.5 V, 0 V ≤ V <sub>IL</sub> ≤ 0.2 V, W and OE Address and data stable			500		500		500	μΑ

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = VIL

Measured with a maximum of one address change while CAS = VIH

<sup>#</sup> For TMS416400P only

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

#### TMS417400/P

	PARAMETER	TEST CONDITIONS	<b>)</b>	'41740 '41740		'41740 '41740		'41740 '41740		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
Vон	High-level output voltage	I <sub>OH</sub> = – 5 mA		2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4		0.4		0.4	٧
lį	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 0	3.5 V,		± 10		± 10	1.	± 10	μΑ
ю	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}} = 5.5 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V to}$	Vcc,		± 10		± 10		± 10	μΑ
ICC1 <sup>‡§</sup>	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cy		110		100		90	mA	
		V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high			2		2		2	mA
ICC2	Standby current	$V_{IH} = V_{CC} - 0.2 V (CMOS),$	'417400		1		1		1	mA
		After 1 memory cycle, RAS and CAS high	'417400P		500		500		500	μΑ
ICC3 <sup>‡§</sup>	Average refresh current (RAS-only refresh or CBR)	V <sub>CC</sub> = 5.5 V, Minimum cy RAS cycling, CAS high (F RAS low after CAS low (CBR)			110		100		90	mA
ICC4 <sup>‡¶</sup>	Average page current	VCC = 5.5 V, tpC = MIN, RAS low, CAS cycling			70		60		50	mA
ICC6#	Self-refresh current	CAS < 0.2 V, RAS < 0.2 \ Measured after t <sub>RASS</sub> min		500		500		500	μΑ	
<sup> </sup> CC10 <sup>#</sup>	Battery back-up operating current (equivalent refresh time is 128 ms); CBR only	t <sub>RC</sub> = 62.5 µs, t <sub>RAS</sub> ≤ 1 µs V <sub>CC</sub> − 0.2 V ≤ V <sub>IH</sub> ≤ 6.5 V, 0 V ≤ V <sub>IL</sub> ≤ 0.2 V, W and OE = Address and data stable			500		500		500	μΑ

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = VIL

Measured with a maximum of one address change while CAS = VIH

<sup>#</sup>For TMS417400P only

SMKS881A - MAY 1995 - REVISEDJUNE1995

electrical characteristics over recommended ranges of supply voltage and operating free-air conditions (unless otherwise noted) (continued)

## TMS426400/P

PARAMETER		TEST CONDITIO	ns†	'426400 '426400		'426400 '426400		'426400 '426400I	UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	
V	High-level	I <sub>OH</sub> = -2 mA	LVTTL	2.4		2.4		2.4		V
VOH	output voltage	ΙΟΗ = – 100 μΑ	LVCMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2	V	
V	Low-level	I <sub>OL</sub> = 2 mA	LVTTL		0.4		0.4	1.5	0.4	٧
VOL	output voltage	I <sub>OL</sub> = 100 μA	LVCMOS		0.2		0.2		0.2	٧
lį	Input current (leakage)	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = 0 V to 3.9 V, All others = 0 V to V <sub>CC</sub>			± 10		± 10		± 10	μΑ
ю	Output current (leakage)	$\frac{V_{CC}}{CAS}$ high			± 10		± 10		± 10	μА
ICC1 <sup>‡§</sup>	Read- or write- cycle current	V <sub>CC</sub> = 3.6 V, Minimum cycle			70		60		50	mA
		V <sub>IH</sub> = 2 V (LVTTL), After 1 memory cycle, RAS and CAS high			1		1,		1	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (LVCMOS),	'426400		500		500		500	μА
		After 1 memory cycle, RAS and CAS high	'426400P		200		200		200	μА
ICC3 <sup>‡§</sup>	Average refresh current (RAS-only refresh or CBR)	V <sub>CC</sub> = 3.6 V, Minimum cycle, RAS cycling, CAS high (RAS-only refresh), RAS low after CAS low (CBR)			70		60		50	mA
ICC4 <sup>‡¶</sup>	Average page current	V <sub>CC</sub> = 3.6 V, t <sub>PC</sub> = M RAS low, CAS cyc			60		50		40	mA
ICC6#	Self-refresh current	CAS < 0.2 V, RAS < 0 Measured after t <sub>RASS</sub> min			250		250		250	μА
lcc10 <sup>#</sup>	Battery back-up operating current (equivalent refresh time is 128 ms), CBR only	t <sub>RC</sub> = 31.25 µs, t <sub>RAS</sub> ≤ V <sub>CC</sub> − 0.2 V ≤ V <sub>IH</sub> ≤ 3.9 V, 0 V ≤ V <sub>IL</sub> ≤ 0.2 V, W and C Address and data stable			350		350		350	μА

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = VIL

Measured with a maximum of one address change while CAS = VIH

<sup>#</sup>For TMS426400P only

electrical characteristics over recommended ranges of supply voltage and operating free-air conditions (unless otherwise noted) (continued)

## TMS427400/P

PA	RAMETER	TEST CONDITION	st	'427400 '427400		'427400 '427400		'427400 '427400l	UNIT	
				MIN	MAX	MIN	MAX	MIN MAX		
Voн	High-level	I <sub>OH</sub> = -2 mA	LVTTL	2.4		2.4		2.4		V
VOH	output voltage	l <sub>OH</sub> = – 100 μA	LVCMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		•
VOL	Low-level	I <sub>OL</sub> = 2 mA	LVTTL		0.4		0.4		0.4	٧
VOL	output voltage	I <sub>OL</sub> = 100 μA	LVCMOS		0.2		0.2		0.2	
lj	Input current (leakage)	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = 0 V to 3.9 V, All others = 0 V to V <sub>CC</sub>			± 10	:	± 10		± 10	μА
Ю	Output current (leakage)	$\frac{V_{CC}}{CAS}$ = 3.6 V, $V_{O}$ = 0 V to $V_{CC}$ , $\frac{V_{CC}}{CAS}$ high			± 10		± 10		± 10	μΑ
ICC1 <sup>‡§</sup>	Read- or write- cycle current	V <sub>CC</sub> = 3.6 V, Minimum cycle			100		90		80	mA
		V <sub>IH</sub> = 2 V (LVTTL), After 1 memory cycle, RAS and CAS high			1		1		. 1	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (LVCMOS),	'427400	500			500		500	μΑ
		After 1 memory cycle, RAS and CAS high	'427400P		200		200		200	μΑ
lCC3 <sup>‡§</sup>	Average refresh current (RAS-only refresh or CBR)	V <sub>CC</sub> = 3.6 V, Minimum cycle, RAS cycling, CAS high (RAS-only refresh), RAS low after CAS low (CBR)			100		90		80	mA
ICC4 <sup>‡¶</sup>	Average page current	V <sub>CC</sub> = 3.6 V, t <sub>PC</sub> = MIN RAS low, CAS cycli			60		50		40	mA
ICC6#	Self-refresh current	CAS < 0.2 V, RAS < 0.2 Measured after trass min	2 V,		250		250		250	μА
CC10#	Battery back-up operating current (equivalent refresh time is 128 ms), CBR only	t <sub>RC</sub> = 62.5 μs, t <sub>RAS</sub> ≤ 1 V <sub>CC</sub> − 0.2 V ≤ V <sub>IH</sub> ≤ 3.9 V, 0 V ≤ V <sub>IL</sub> ≤ 0.2 V, W and OE Address and data stable			350		350		350	μΑ

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while  $\overline{RAS} = V_{|L}$ 

Measured with a maximum of one address change while CAS = VIH

<sup>#</sup> For TMS427400P only

# TMS416400, TMS416400P, TMS417400, TMS417400P TMS426400, TMS426400P, TMS427400, TMS427400P 4194304-WORD BY 4-BIT HIGH-SPEED DRAMS SMKS881A - MAY 1995 - REVISEDJUNE1995

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

		PARAMETER		MIN MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A11			5	рF
C <sub>i(OE)</sub>	Input capacitance, OE	1.0		7	pF
C <sub>i(RC)</sub>	Input capacitance, CAS and RAS			7	pF
C <sub>i(W)</sub>	Input capacitance, W			7	pF
Со	Output capacitance		and the second of the second	7	pF

NOTE 3:  $V_{CC} = NOM$  supply voltage  $\pm 10\%$ , and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		0-60 0P-60	'4xx400-70 '4xx400P-70		'4xx400-80 '4xx400P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tAA	Access time from column address (see Note 4)		30		35	11 40	40	ns
tCAC .	Access time from CAS low (see Note 4)		15		18		20	ns
<sup>t</sup> CPA	Access time from column precharge (see Note 4)		35		40		45	ns
tRAC .	Access time from RAS low (see Note 4)	S	60	100	70		80	ns
<sup>t</sup> OEA	Access time from OE low (see Note 4)	18 N	15		18		20	ns
tCLZ	Delay time, CAS low to output in low-impedance state	0		0		0		ns
tOH .	Output data hold time (from CAS)	3		3		3		ns
tоно	Output data hold time (from OE)	3		3		3	4 1 1 1	ns
<sup>t</sup> OFF	Output disable time after CAS high (see Note 5)	0	15	0	18	0	20	ns
<sup>t</sup> OEZ	Output disable time after OE high (see Note 5)	0	15	0	18	0	20	ns

NOTES: 4. Access times for TMS42x400 measured with output reference levels of VOH = 2 V and VOL = 0.8 V.

5. topp and topz are specified when the output is no longer driven.

SMKS881A - MAY 1995 - REVISEDJUNE1995

## timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'4xx400-60 '4xx400P-60		'4xx400-70 '4xx400P-70		'4xx400-80 '4xx400P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Cycle time, read (see Note 6)	110		130		150		ns
twc	Cycle time, write (see Note 6)	110		130		150		ns
tRWC	Cycle time, read-write (see Note 6)	155		181		205		ns
<sup>t</sup> PC	Cycle time, page-mode read or write (see Notes 6 and 7)	40		45		50		ns
tPRWC	Cycle time, page-mode read-write (see Note 6)	85		96		105		ns
<sup>t</sup> RASP	Pulse duration, RAS low, page mode (see Note 8)	60	100 000	70	100 000	80	100 000	ns
t <sub>RAS</sub>	Pulse duration, RAS low, nonpage mode (see Note 8)	60	10 000	70	10 000	80	10 000	ns
t <sub>CAS</sub>	Pulse duration, CAS low (see Note 9)	15	10 000	18	10 000	20	10 000	ns
t <sub>CP</sub>	Pulse duration, CAS high	10		- 10		10		ns
t <sub>RP</sub>	Pulse duration, RAS high (precharge)	40		50		60		ns
twp	Pulse duration, $\overline{\mathbf{W}}$ low	10		10		. 10		ns
t <sub>ASC</sub>	Setup time, column address before CAS low	0		0		0		ns
<sup>t</sup> ASR	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data (see Note 10)	0		0		0		ns
t <sub>RCS</sub>	Setup time, W high before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	15		18		20		ns
<sup>t</sup> RWL	Setup time, W low before RAS high	15	-	18		20		ns
twcs	Setup time, W low before CAS low (early-write operation only)	0		0		0		ns
tWRP	Setup time, W high before RAS low (CBR refresh only)	10		10		10		ns
twrs	Setup time, W low before RAS low (test mode only)	10		10		10		ns
<sup>t</sup> CAH	Hold time, column address after CAS low	10		15		15		ns
<sup>t</sup> DH	Hold time, data (see Note 10)	10		15		15		ns
<sup>t</sup> RAH	Hold time, row address after RAS low	10		10		10		ns
<sup>t</sup> RCH	Hold time, W high after CAS high (see Note 11)	0		0		0		ns
<sup>t</sup> RRH	Hold time, W high after RAS high (see Note 11)	0		0		0	1 .	ns
tWCH	Hold time, $\overline{W}$ low after $\overline{CAS}$ low (early-write operation only)	10		15		15		ns
<sup>t</sup> RHCP	Hold time, RAS high from CAS precharge	35		40		45		ns
<sup>t</sup> OEH	Hold time, OE command	. 15		18		20		ns
<sup>t</sup> ROH	Hold time, RAS referenced to OE	10		10		10		ns
tCHS	Hold time, CAS low after RAS high (self refresh)	- 50		- 50		- 50		ns
twr	Hold time, W high after RAS low (CBR refresh only)	10		10		10		ns
twTH	Hold time, W low after RAS low (test mode only)	10		10		. 10		ns

NOTES: 6. All cycle times assume  $t_T = 5$  ns.

7. To assure tpc min, tASC should be ≥ to tcp.

- 8. In a read-write cycle, tRWD and tRWL must be observed.
- In a read-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.
   Referenced to the later of <del>CAS</del> or <del>W</del> in write operations
- 11. Either tRRH or tRCH must be satisfied for a read cycle.




# TMS416400, TMS416400P, TMS417400, TMS417400P TMS426400, TMS426400P, TMS427400, TMS427400P 4194304-WORD BY 4-BIT HIGH-SPEED DRAMS SMKS881A - MAY 1995 - REVISEDJUNE 1995

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

			'4xx400-60 '4xx400P-60		'4xx400-70 '4xx400P-70		'4xx400-80 '4xx400P-80		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tAWD	Delay time, column address to W low (read-write op-	eration only)	55		63		70		ns
tCHR	Delay time, RAS low to CAS high (CBR refresh only)				10		10		ns
tCRP	Delay time, CAS high to RAS low				5	1.5	5		ns
tCSH	Delay time, RAS low to CAS high				70		80		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)		5		7 ° 1 7 ° 1 5 °		5		ns
tCWD	Delay time, CAS low to W low (read-write operation only)				46		50	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ns
<sup>t</sup> OED	Delay time, OE to data				18		20		ns
<sup>t</sup> RAD	Delay time, RAS low to column address (see Note 12)			30	15	35	15	40	ns
<sup>t</sup> RAL	Delay time, column address to RAS high				35		40		ns
<sup>t</sup> CAL	Delay time, column address to CAS high				35		40		ns
tRCD	Delay time, RAS low to CAS low (see Note 12)			45	20	52	20	60	ns
tRPC	Delay time, RAS high to CAS low				0		0	1	ns
tRSH	Delay time, CAS low to RAS high				18		20		ns
<sup>t</sup> RWD	Delay time, RAS low to W low (read-write operation only)				98		110		ns
tCPW	Delay time, W low after CAS precharge (read-write operation only)				68		75		ns
tRASS	Pulse duration, self-refresh entry from RAS low				100		100		μs
tRPS	Pulse duration, RAS precharge after self refresh				130		150		ns
<sup>t</sup> TAA	Access time from address (test mode)				40		45		ns
<sup>†</sup> TCPA	Access time from column precharge (test mode)				45		50		ns
†TRAC	Access time from RAS (test mode)		65		75	100	85		ns
<sup>t</sup> REF	Refresh time interval	'4x6400		64		64		64	
		'4x6400P		128		128		128	ma
		'4x7400		32		32		32	ms
		'4x7400P		128		128		128	
t <sub>T</sub>	Transition time		3	30	3	30	3	30	ns


NOTE 12: The maximum value is specified only to assure access time.



NOTE A: CL includes probe and fixture capactiance.

DEVICE	V <sub>CC</sub> (V)	R <sub>1</sub> (Ω)	R <sub>2</sub> (Ω)	V <sub>TH</sub> (V)	R <sub>L</sub> (Ω)
'41x400/P	5	828	295	1.31	218
'42x400/P	3.3	1178	868	1.4	500

Figure 2. Load Circuits for Timing Parameters



NOTE A: Output can go from 3-state to an invalid-data state prior to the specified access time.

Figure 3. Read-Cycle Timing




Figure 4. Early-Write-Cycle Timing





Figure 5. Write-Cycle Timing


# PARAMETER MEASUREMENT INFORMATION



NOTE A: Output can go from 3-state to an invalid-data state prior to the specified access time.

Figure 6. Read-Write-Cycle Timing

## PARAMETER MEASUREMENT INFORMATION




 $<sup>^\</sup>dagger$  Access time is tCPA, tCAC, or tAA dependent.

NOTE A: Output can go from 3-state to an invalid-data state prior to the specified access time.

Figure 7. Enhanced-Page-Mode Read-Cycle Timing


# PARAMETER MEASUREMENT INFORMATION



NOTES: A. Referenced to CAS or W, whichever occurs last

B. A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Write-Cycle Timing



<sup>†</sup> Output can go from 3-state to an invalid-data state prior to the specified access time.

NOTE A: A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

Figure 9. Enhanced-Page-Mode Read-Write-Cycle Timing




Figure 11. Automatic-CBR-Refresh-Cycle Timing






Figure 12. Hidden-Refresh-Cycle (Read) Timing




Figure 13. Hidden-Refresh-Cycle (Write) Timing






Figure 14. Self-Refresh-Cycle Timing




Figure 15. Test-Mode-Entry-Cycle Timing





Figure 16. Test-Mode-Exit-Cycle CBR-Refresh-Cycle Timing



# TMS416400, TMS416400P, TMS417400, TMS417400P TMS426400, TMS426400P, TMS427400, TMS427400P 4194304-WORD BY 4-BIT HIGH-SPEED DRAMS SMKS881A - MAY 1995 - REVISEDJUNE 1995

### device symbolization (TMS416400 illustrated)



DGE PACKAGE

SMKS160A - MAY 1995 - REVISED JUNE 1995

**DZ PACKAGE** 

- Organization . . . 1048576 × 16
- Single Power Supply (5 V or 3.3 V)
- Performance Ranges:

	ACCESS TIME TRAC MAX	ACCESS TIME tCAC MAX	ACCESS TIME taa Max	READ OR WRITE CYCLE MIN
'4xx160/P-60	60 ns	15 ns	30 ns	110 ns
'4xx160/P-70	70 ns	18 ns	35 ns	130 ns
'4xx160/P-80	80 ns	20 ns	40 ns	150 ns

- Enhanced Page-Mode Operation With CAS-Before-RAS (CBR) Refresh
- Long Refresh Period and Self-Refresh Option (TMS4xx160P)
- 3-State Unlatched Output
- Low Power Dissipation
- High-Reliability Plastic 42-Lead (DZ Suffix) 400-Mil-Wide Surface-Mount (SOJ) Package and 44/50-Lead (DGE Suffix) Surface-Mount Thin Small-Outline Package (TSOP)
- Operating Free-Air Temperature Range 0°C to 70°C
- Texas Instruments EPIC<sup>™</sup> CMOS Process

#### **AVAILABLE OPTIONS**

DEVICE	POWER SUPPLY	SELF REFRESH, BATTERY BACKUP	REFRESH CYCLES								
TMS416160	5 V	_	4096 in 64 ms								
TMS416160P	5 V	Yes	4096 in 256 ms								
TMS418160	5 V		1024 in 16 ms								
TMS418160P	5 V	Yes	1024 in 128 ms								
TMS426160	3.3 V		4096 in 64 ms								
TMS426160P	3.3 ∨	Yes	4096 in 256 ms								
TMS428160	3.3 ∨		1024 in 16 ms								
TMS428160P	3.3 ∨	Yes	1024 in 128 ms								

#### description

The TMS4xx160 series is a set of high-speed, 16777216-bit dynamic random-access memories (DRAMs) organized as 1048576 words of 16 bits each. The TMS4xx160P series is a similar set of high-speed, low-power, self-refresh, 16777216-bit DRAMs organized as 1048576 words of 16 bits each.

	(TOP VI	EW	)	(TOP VIEW)					
V <sub>CC</sub> [	1 <sup>0</sup>		] V <sub>SS</sub> ] DQ15	V <sub>CC</sub> [	1 2	42 41	] V <sub>SS</sub> ] DQ15		
DQ1	_		DQ14	DQ1			DQ14		
DQ2			DQ13	DQ2	-		DQ13		
DQ3			DQ12	DQ3	5		DQ12		
Vcc [	6		$v_{ss}$	Vcc [	6		] v <sub>ss</sub>		
DQ4	7		DQ11	DQ4	7		DQ11		
DQ5 [	8	43	DQ10	DQ5	8	35	DQ10		
DQ6 [	9	42	] DQ9	DQ6 [	9	34	DQ9		
DQ7 [	10		DQ8	DQ7 [	10	33	DQ8		
NC [	11	40	] NC	NC [			] NC		
				NC [			LCAS		
							UCAS		
				RAS		t	) OE		
	15		] NC	A11 <sup>†</sup>	15		A9		
NC [			LCAS	A10 <sup>†</sup> [	16	- E	8A [		
	17		UCAS	A0 [	17	T I	] A7		
RAS [	18		] OE	A1 [	18		] A6		
A11† [	19		] A9	A2 [	19		A5		
A10† [	20		] A8	A3 [	20		A4		
A0 [	21		] A7	V <sub>CC</sub>	21	22	] v <sub>ss</sub>		
A1 [	22		] A6						
A2 [	23		] A5						
	24		A4						
V <sub>CC</sub>	25	26	] V <sub>SS</sub>						

† A10 and A11 are NC for TMS4x8160 and TMS4x8160P.

Р	PIN NOMENCLATURE									
A0-A11 DQ0-DQ15 LCAS NC OE RAS UCAS	Address Inputs Data In/Data Out Lower Column-Address Strobe No Internal Connection Output Enable Row-Address Strobe Upper Column-Address Strobe									
V <sub>CC</sub> V <sub>SS</sub> W	5-V or 3.3-V Supply <sup>‡</sup> Ground Write Enable									

<sup>&</sup>lt;sup>‡</sup> See Available Options Table.

Both sets employ state-of-the-art enhanced performance implanted CMOS (EPIC™) technology for high performance, reliability, and low power at low cost.

These devices feature maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.


The TMS4xx160 and TMS4xx160P are offered in a 44/50-lead plastic surface-mount TSOP (DGE suffix) and a 42-lead plastic surface-mount SOJ (DZ suffix) package. These packages are characterized for operation from 0°C to 70°C.

EPIC is a trademark of Texas Instruments Incorporated.



# TMS416160, TMS416160P, TMS418160, TMS418160P TMS426160, TMS426160P, TMS428160, TMS428160P 1 048 576-WORD BY 16-BIT HIGH-SPEED DRAMS SMKS160A - MAY 1995 - REVISED JUNE 1995

### logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown correspond to the DZ package.

<sup>‡</sup>A10 and A11 are NC for TMS4x8160 and TMS4x8160P.




#### functional block diagrams (TMS4x6160/P)



(a) TMS4x6160, TMS4x6160P

#### functional block diagram (TMS4x8160/P)



(b) TMS4x8160, TMS4x8160P

SMKS160A - MAY 1995 - REVISED JUNE 1995

#### operation

#### dual CAS

Two CAS pins (LCAS and UCAS) are provided to give independent control of the 16 data-I/O pins (DQ0-DQ15), with LCAS corresponding to DQ0-DQ7 and UCAS corresponding to DQ8-DQ15. For read or write cycles, the column address is latched on the first xCAS falling edge. Each xCAS going low enables its corresponding DQx pin with data associated with the column address latched on the first falling xCAS edge. All address setup and hold parameters are referenced to the first falling xCAS edge. The delay time from xCAS low to valid data out (see parameter t<sub>CAC</sub>) is measured from each individual xCAS to its corresponding DQx pin.

In order to latch in a new column address, both  $\overline{xCAS}$  pins must be brought high. The column-precharge time (see parameter  $t_{CP}$ ) is measured from the last  $\overline{xCAS}$  rising edge to the first  $\overline{xCAS}$  falling edge of the new cycle. Keeping a column address valid while toggling  $\overline{xCAS}$  requires a minimum setup time,  $t_{CLCH}$ . During  $t_{CLCH}$ , at least one  $\overline{xCAS}$  must be brought low before the other  $\overline{xCAS}$  is taken high.

For early-write cycles, the data is latched on the first  $\overline{xCAS}$  falling edge. Only the DQs that have the corresponding  $\overline{xCAS}$  low are written into. Each  $\overline{xCAS}$  must meet  $\overline{t_{CAS}}$  minimum in order to ensure writing into the storage cell. To latch a new address and new data, all  $\overline{xCAS}$  pins must be high and meet  $t_{CP}$ .

#### enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum RAS low time and the xCAS page-mode cycle time used. With minimum xCAS page-cycle time, all columns can be accessed without intervening RAS cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{xCAS}$  is high. The falling edge of the first  $\overline{xCAS}$  latches the column addresses. This feature allows the devices to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as the column address is valid rather than when  $\overline{xCAS}$  transitions low. This performance improvement is referred to as enhanced page mode. A valid column address may be presented immediately after  $t_{RAH}$  (row-address hold time) has been satisfied, usually well in advance of the falling edge of  $\overline{xCAS}$ . In this case, data is obtained after  $t_{CAC}$  maximum (access time from  $\overline{xCAS}$  low) if  $t_{AA}$  maximum (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{xCAS}$  goes high, minimum access time for the next cycle is determined by  $t_{CPA}$  (access time from rising edge of the last  $\overline{xCAS}$ ).

#### address: A0-A11 (TMS4x6160, TMS4x6160P) and A0-A9 (TMS4x8160, TMS4x8160P)

Twenty address bits are required to decode 1 of 1048576 storage cell locations. For the TMS4x6160 and TMS4x6160P, 12 row-address bits are set up on A0 through A11 and latched onto the chip by  $\overline{RAS}$ . Eight column-address bits are set up on A0 through A7 and latched onto the chip by the first  $\overline{xCAS}$ . For the TMS4x8160P, 10 row-address bits are set up on A0–A9 and latched onto the chip by  $\overline{RAS}$ . Ten column-address bits are set up on A0–A9 and latched onto the chip by the first  $\overline{xCAS}$ . All addresses must be stable on or before the falling edge of  $\overline{RAS}$  and  $\overline{xCAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{xCAS}$  is used as a chip select, activating its corresponding output buffer and latching the address bits into the column-address buffers.

#### write enable (W)

The read or write mode is selected through  $\overline{W}$ . A logic high on  $\overline{W}$  selects the read mode and a logic low selects the write mode. The data inputs are disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{xCAS}$  (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation with  $\overline{OE}$  grounded.



SMKS160A - MAY 1995 - REVISED JUNE 1995

#### data in (DQ0-DQ15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{\mathsf{xCAS}}$  or  $\overline{\mathsf{W}}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{\mathsf{W}}$  is brought low prior to  $\overline{\mathsf{xCAS}}$  and the data is strobed in by the first occurring  $\overline{\mathsf{xCAS}}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{\mathsf{xCAS}}$  is already low and the data is strobed in by  $\overline{\mathsf{W}}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{\mathsf{OE}}$  must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines.

#### data out (DQ0-DQ15)

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{\text{xCAS}}$  and  $\overline{\text{OE}}$  are brought low. In a read cycle, the output becomes valid after the access time interval  $t_{CAC}$  (which begins with the negative transition of  $\overline{\text{xCAS}}$ ) as long as  $t_{RAC}$  and  $t_{AA}$  are satisfied.

#### output enable (OE)

 $\overline{OE}$  controls the impedance of the output buffers. When  $\overline{OE}$  is high, the buffers remain in the high-impedance state. Bringing  $\overline{OE}$  low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{xCAS}$  to be brought low for the output buffers to go into the low-impedance state, and they remain in the low-impedance state until either  $\overline{OE}$  or  $\overline{xCAS}$  is brought high.

#### **RAS-only refresh**

#### TMS4x6160, TMS4x6160P

A refresh operation must be performed at least once every 64 ms (256 ms for TMS4x6160P) to retain data. This can be achieved by strobing each of the 4096 rows (A0—A11). A normal read or write cycle refreshes all bits in each row that is selected. A RAS-only operation can be used by holding both XCAS at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh.

#### TMS4x8160. TMS4x8160P

A refresh operation must be performed at least once every 16 ms (128 ms for TMS4x8160P) to retain data. This can be achieved by strobing each of the 1024 rows (A0–A9). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding both  $\overline{xCAS}$  at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh.

#### hidden refresh

Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{\text{XCAS}}$  at  $V_{IL}$  after a read operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored and the refresh address is generated internally.

#### xCAS-before-RAS (xCBR) refresh

 $\overline{\text{xCBR}}$  refresh is utilized by bringing at least one  $\overline{\text{xCAS}}$  low earlier than  $\overline{\text{RAS}}$  (see parameter  $t_{\text{CSR}}$ ) and holding it low after  $\overline{\text{RAS}}$  falls (see parameter  $t_{\text{CHR}}$ ). For successive  $\overline{\text{xCBR}}$  refresh cycles,  $\overline{\text{xCAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . The external address is ignored and the refresh address is generated internally.

#### battery-backup refresh

#### TMS4x6160P

A low-power battery-backup refresh mode that requires less than  $600\,\mu\text{A}$  (5 V) or  $350\,\mu\text{A}$  (3.3 V) refresh current is available on the TMS4x6160P. Data integrity is maintained using  $\overline{\text{xCBR}}$  refresh with a period of 62.5  $\mu\text{s}$  while holding  $\overline{\text{RAS}}$  low for less than 300 ns. To minimize current consumption, all input levels must be at CMOS levels (V<sub>IL</sub> < 0.2 V, V<sub>IH</sub> > V<sub>CC</sub> - 0.2 V).



SMKS160A - MAY 1995 - REVISED JUNE 1995

#### TMS4x8160P

A low-power battery-backup refresh mode that requires less than 600  $\mu$ A (5 V) or 350  $\mu$ A (3.3 V) refresh current is available on the TMS4x8160P. Data integrity is maintained using xCBR refresh with a period of 125  $\mu$ s while holding  $\overline{RAS}$  low for less than 300 ns. To minimize current consumption, all input levels must be at CMOS levels (V<sub>IL</sub> < 0.2 V, V<sub>IH</sub> > V<sub>CC</sub> - 0.2 V).

#### self refresh (TMS4xx160P)

The self-refresh mode is entered by dropping  $\overline{xCAS}$  low prior to  $\overline{RAS}$  going low. Then  $\overline{xCAS}$  and  $\overline{RAS}$  are both held low for a minimum of 100  $\mu s$ . The chip is then refreshed internally by an on-board oscillator. No external address is required because the CBR counter is used to keep track of the address. To exit the self-refresh mode, both  $\overline{RAS}$  and  $\overline{xCAS}$  are brought high to satisfy t<sub>CHS</sub>. Upon exiting self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. The burst refresh ensures the DRAM is fully refreshed.

#### power up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after power up to the full  $V_{CC}$  level. These eight initialization cycles must include at least one refresh (RAS-only or  $\overline{xCBR}$ ) cycle.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> :	TMS41x160, TMS41x160P	– 1 V to 7 V
		0.5 V to 4.6 V
Voltage range on any pin (see Note 1):	TMS41x160, TMS41x160P	– 1 V to 7 V
	TMS42x160, TMS42x160P	0.5 V to 4.6 V
Short-circuit output current		50 mA
		1 W
		0°C to 70°C
		– 55°C to 125°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

#### recommended operating conditions

			TMS41x160			TMS42x160			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	3	3.3	3.6	٧	
Vss	Supply voltage		0			0		٧	
VIH	High-level input voltage	2.4		6.5	2		V <sub>CC</sub> + 0.3	V	
VIL	Low-level input voltage (see Note 2)	-1		0.8	- 0.3		0.8	٧	
TA	Operating free-air temperature	0		70	0		70	°C	

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

#### TMS416160/P

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	t	'41616 '41616		'41616 '41616		'416166 '41616		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA		2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4		0.4		0.4	٧
lį	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to All others = 0 V to V <sub>CC</sub>	6.5 V,		± 10		± 10		± 10	μА
ю	Output current (leakage)	$\frac{V_{CC} = 5.5 \text{ V}}{\text{xCAS}}$ high	V <sub>CC</sub> ,		± 10		± 10		± 10	μА
ICC1 <sup>‡§</sup>	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum c	ycle		90		80		70	mA
		V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and xCAS high			2		2		2	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS),	'416160	1			1		1	mA
		After 1 memory cycle, RAS and xCAS high	'416160P		500		500		500	μА
lCC3 <sup>§</sup>	Average refresh current (RAS-only refresh or CBR)	V <sub>CC</sub> = 5.5 V, Minimum c RAS cycling, xCAS high (RAS only), RAS low after xCAS low (CBR)	ycle,		90		80		70	mA
ICC4 <sup>‡¶</sup>	Average page current	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \frac{t_{PC}}{xCAS} = MIN, \\ \frac{t_{CAS}}{xCAS} = \frac{t_{CAS}}{xC$			90		80		70	mA
ICC6#	Self-refresh current	XCAS < 0.2 V, RAS < 0.2 Measured after t <sub>RASS</sub> min		500		500	-	500	μА	
ICC10#	Battery back-up operating current (equivalent refresh time is 256 ms); CBR only	t <sub>RC</sub> = 62.5 μs, t <sub>RAS</sub> ≤ 300 V <sub>CC</sub> − 0.2 V ≤ V <sub>IH</sub> ≤ 6.5 V, 0 V ≤ V <sub>IL</sub> ≤ 0.2 V, W and OE Address and data stable		600		600		600	μΑ	

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = VIL

<sup>¶</sup> Measured with a maximum of one address change while  $\overline{xCAS} = V_{IH}$ 

<sup>#</sup> For TMS416160P only

# TMS416160, TMS416160P, TMS418160, TMS418160P TMS426160, TMS426160P, TMS428160, TMS428160P 1048576-WORD BY 16-BIT HIGH-SPEED DRAMS SMKS160A - MAY 1995 - REVISED JUNE 1995

#### TMS418160/P

#### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

	PARAMETER	TEST CONDITIONS	• 1.4. ·	'41816 '41816	0-60 0P-60	'41816 '41816	7	'41816 '41816		UNIT
			4.	MIN	MAX	MIN	MAX	MIN	MAX	
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA		2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4		0.4		0.4	٧
l <sub>l</sub>	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 0	3.5 V,		± 10		± 10		± 10	μА
Ю	Output current (leakage)	$\frac{V_{CC}}{xCAS} = 5.5 \text{ V}, \qquad V_{O} = 0 \text{ V to}$	Vcc,		± 10		± 10		± 10	μΑ
ICC1 <sup>‡§</sup>	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cy	cle		190		180		170	mA
		V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and xCAS high			2		2		2	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS),	'418160		1		. 1		1	mA
		After 1 memory cycle, RAS and xCAS high '418160P			500		500		500	μА
ICC3 <sup>§</sup>	Average refresh current (RAS-only refresh or CBR)	V <sub>CC</sub> = 5.5 V, Minimum cy RAS cycling, xCAS high (RAS low after xCAS low (CBR)			190		180		170	mA
ICC4 <sup>‡¶</sup>	Average page current	$V_{CC} = 5.5 \text{ V},$ $t_{PC} = \text{MIN},$ $\overrightarrow{xCAS}$ cyclin	g		100		90		80	mA
lcce#	Self-refresh current	xCAS < 0.2 V, RAS < 0.2 V, Measured after t <sub>RASS</sub> min			500		500		500	μА
<sup>I</sup> CC10 <sup>#</sup>	Battery back-up operating current (equivalent refresh time is 128 ms); CBR only	$t_{RC}$ = 125 $\mu$ s, $t_{RAS} \le 300$ $V_{CC} - 0.2$ $V \le V_{IH} \le 6.5$ $V$ , $0$ $V \le V_{IL} \le 0.2$ $V$ , $\overline{W}$ and $\overline{OE}$ = Address and data stable			600		600		600	μΑ

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = VIL

Measured with a maximum of one address change while xCAS = VIH

<sup>#</sup> For TMS418160P only

#### TMS426160/P

electrical characteristics over recommended ranges of supply voltage and operating free-air conditions (unless otherwise noted) (continued)

PA	RAMETER	TEST CONDITIONS	'426160 '426160l		'426160- '426160P		'426160 '426160l		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	
Vон	High-level	IOH = - 2 mA	LVTTL	2.4		2.4		2.4		V
VOH	output voltage	I <sub>OH</sub> = – 100 μA	LVCMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		•
VOL	Low-level	I <sub>OL</sub> = 2 mA	LVTTL		0.4		0.4		0.4	V
VOL	output voltage	l <sub>OL</sub> = 100 μA	LVCMOS		0.2	,	0.2		0.2	<b>V</b> .
lı .	Input current (leakage)	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = 0 V to 3.9 V, All others = 0 V to V <sub>CC</sub>			± 10		± 10		± 10	μΑ
Ю	Output current (leakage)	$\frac{V_{CC}}{xCAS}$ high	to V <sub>CC</sub> ,		± 10		± 10		± 10	μΑ
ICC1 <sup>‡§</sup>	Read- or write- cycle current	V <sub>CC</sub> = 3.6 V, Minimum	cycle		90		80		70	mA
	V <sub>IH</sub> = 2 V (LVTTL), After 1 memory cycle, RAS and xCAS high				1		. 1		1	mA
ICC2	current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (LVCMOS),	'426160		500		500		500	μΑ
		After 1 memory cycle, RAS and xCAS high	'426160P		200		200		200	μΑ
ICC3 <sup>§</sup>	Average refresh current (RAS-only refresh or CBR)	V <sub>CC</sub> = 3.6 V, Minimum cycle,  RAS cycling,  XCAS high (RAS-only refresh)  RAS low after XCAS low (CBR)			90		80		70	mA
ICC4 <sup>‡¶</sup>	Average page current	$\frac{V_{CC}}{RAS} = 3.6 \text{ V}, \qquad \frac{t_{PC}}{xCAS} = MIN$			90		80		70	mA
ICC6#	Self-refresh current	xCAS < 0.2 V, RAS < 0.2 Measured after tRASS min	2 V,		250		250		250	μΑ
<sup>I</sup> CC10 <sup>#</sup>	Battery back-up operating current (equivalent refresh time is 256 ms), CBR only	$t_{RC} = 62.5 \mu s$ , $t_{RAS} \le 30 \nu_{CC} - 0.2 \nu_{SM} \le 3.9 \nu$ , $0 \nu_{SM} \le 0.2 \nu$ , $\overline{\nu}_{SM} = 0.2 \nu$ , Address and data stable			350		350		350	μА

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

Measured with a maximum of one address change while xCAS = VIH

<sup>#</sup>For TMS426160P only

SMKS160A - MAY 1995 - REVISED JUNE 1995

#### TMS428160/P

electrical characteristics over recommended ranges of supply voltage and operating free-air conditions (unless otherwise noted) (continued)

PA	RAMETER	TEST CONDITION	st	'428160 '428160		'428160 '428160		'428160 '428160		UNIT
. 4			MIN MAX		MIN MAX		MIN MAX			
	High-level	I <sub>OH</sub> = -2 mA	LVTTL	2.4		2.4	2.4			
VOH	output voltage	IOH = - 100 μA	LVCMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		V
V	Low-level	I <sub>OL</sub> = 2 mA	LVTTL		0.4		0.4		0.4	V
VOL	output voltage	I <sub>OL</sub> = 100 μA	LVCMOS		0.2		0.2		0.2	<b>v</b>
lį	Input current (leakage)	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = 0 V t All others = 0 V to V <sub>CC</sub>	o 3.9 V,		± 10		± 10		± 10	μΑ
ю	Output current (leakage)	xCAS high		C = 3.6 V, V <sub>O</sub> = 0 V to V <sub>CC</sub> ,		± 10		± 10	μΑ	
ICC1 <sup>‡§</sup>	Read- or write- cycle current	V <sub>CC</sub> = 3.6 V, Minimum		190		180	i dayar Santayar	170	mA	
		V <sub>IH</sub> = 2 V (LVTTL), After 1 memory cycle, RAS and xCAS high			1		1		1	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (LVCMOS),	'428160		500		500		500	μА
		After 1 memory cycle, RAS and xCAS high	'428160P		200		200		200	μА
ICC3 <sup>§</sup>	Average refresh current (RAS-only refresh or CBR)	V <sub>CC</sub> = 3.6 V, Minimum cycle,  RAS cycling,  XCAS high (RAS-only refresh)  RAS low after XCAS low (CBR)			190		180		170	mA
ICC4 <sup>‡¶</sup>	Average page current	$\frac{V_{CC}}{RAS} = 3.6 \text{ V}, \qquad \frac{\text{tpc} = Min}{xCAS} = \frac{1}{xCAS} = \frac$			100		90		80	mA
ICC6#	Self-refresh current	xCAS < 0.2 V, RAS < 0.2 Measured after tRASS min	2 V,		250		250		250	μΑ
lcc10#	Battery back-up operating current (equivalent refresh time is 128 ms), CBR only	t <sub>RC</sub> = 125 μs, t <sub>RAS</sub> ≤ 30 V <sub>CC</sub> − 0.2 V ≤ V <sub>IH</sub> ≤ 3.9 V, 0 V ≤ V <sub>IL</sub> ≤ 0.2 V, W and OE Address and data stable			350		350		350	μΑ

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.



<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = VIL

Measured with a maximum of one address change while xCAS = VIH

<sup>#</sup> For TMS428160P only

SMKS160A - MAY 1995 - REVISED JUNE 1995

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A11		5	pF
C <sub>i(OE)</sub>	Input capacitance, OE		7	pF
C <sub>i(RC)</sub>	Input capacitance, XCAS and RAS		7	pF
C <sub>i(W)</sub>	Input capacitance, W		7	pF
CO	Output capacitance		7	pF

NOTE 3:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  or 3.3 V + 0.3 V (see Table 1), and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	'4xx160 '4xx160		'4xx16		'4xx160-80 '4xx160P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tAA	Access time from column address (see Note 4)		30		35		40	ns
tCAC	Access time from xCAS low (see Note 4)		15		18		20	ns
tCPA	Access time from column precharge (see Note 4)		35		40		45	ns
tRAC	Access time from RAS low (see Note 4)		60		70		80	ns
<sup>t</sup> OEA	Access time from OE low (see Note 4)		15		18		20	ns
tCLZ	Delay time, xCAS low to output in low-impedance state	0		0		0		ns
tOH.	Output data hold time (from xCAS)	3		3		3		ns
tоно	Output data hold time (from OE)	3		3		3		ns
<sup>t</sup> OFF	Output disable time after XCAS high (see Note 5)	0	15	0	18	0	20	ns
<sup>t</sup> OEZ	Output disable time after OE high (see Note 5)	0	15	0	18	, 0	20	ns

NOTES: 4. Access times for TMS42x160 are measured with output reference levels of VOH = 2 V and VOI = 0.8 V.

5. toff and tofz are specified when the output is no longer driven.



# TMS416160, TMS416160P, TMS418160, TMS418160P TMS426160, TMS426160P, TMS428160, TMS428160P 1048576-WORD BY 16-BIT HIGH-SPEED DRAMS SMK\$160A - MAY 1995 - REVISED JUNE 1995

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature

			60-60 60P-60		60-70 60P-70	'4xx160-80 '4xx160P-80		UNIT
1		MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> RC	Cycle time, read (see Note 6)	110		130		150		ns
twc	Cycle time, write (see Note 6)	110		130	1. 1.	150		ns
tRWC	Cycle time, read-write (see Note 6)	155		181		205		ns
tPC	Cycle time, page-mode read or write (see Notes 6 and 7)	40		45		50		ns
tPRWC	Cycle time, page-mode read-write (see Note 6)	85		96		105		ns
tRASP	Pulse duration, RAS low, page mode (see Note 8)	60	100 000	70	100 000	80	100 000	ns
<sup>t</sup> RAS	Pulse duration, RAS low, nonpage mode (see Note 8)	60	10 000	70	10 000	80	10 000	ns
t <sub>CAS</sub>	Pulse duration, xCAS low (see Note 9)	15	10 000	18	10 000	20	10 000	ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
tWP	Pulse duration, W low	10		10		10		ns
tASC	Setup time, column address before xCAS low	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data (see Note 9)	0		0		0		ns
tRCS	Setup time, W high before xCAS low	0		0		0		ns
<sup>t</sup> CWL	Setup time, W low before xCAS high	15		18		20		ns
tRWL	Setup time, W low before RAS high	15		18		20	97.7%	ns
twcs	Setup time, $\overline{W}$ low before $\overline{xCAS}$ low (early-write operation only)	0		0		0		ns
<sup>t</sup> CAH	Hold time, column address after XCAS low	10		15		15		ns
<sup>t</sup> DH	Hold time, data (see Note 10)	10		15		15		ns
<sup>t</sup> RAH	Hold time, row address after RAS low	10		10		10		ns
<sup>t</sup> RCH	Hold time, W high after xCAS high (see Note 11)	0		0	4	0		ns
<sup>t</sup> RRH	Hold time, W high after RAS high (see Note 11)	0		0		0		ns
†WCH	Hold time, W low after xCAS low (early-write operation only)	10		15		15		ns
<sup>t</sup> CLCH	Hold time, xCAS low to xCAS high	5		5		5		ns
<sup>t</sup> RHCP	Hold time, RAS high from xCAS precharge	35		40		45		ns
<sup>t</sup> OEH	Hold time, OE command	15		18		20		ns
t <sub>ROH</sub>	Hold time, RAS referenced to OE	10		10		10	7	ns
tCHS	Hold time, xCAS low after RAS high (self refresh)	- 50		- 50		- 50		ns


- NOTES: 6. All cycle times assume  $t_T = 5$  ns.
  - 7. To assure tpc min, tASC should be ≥ to tcp.
  - 8. In a read-write cycle, tRWD and tRWL must be observed.
  - 9. In a read-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.
  - 10. Referenced to the later of  $\overline{xCAS}$  or  $\overline{W}$  in write operations
  - 11. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

			'4xx160-60 '4xx160P-60					'4xx160-80 '4xx160P-80	
			MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> CP	Delay time, xCAS high (precharge)		10		10		10		ns
<sup>t</sup> AWD	Delay time, column address to $\overline{W}$ low (read-write operat	tion only)	55		63		70		ns
tCHR	Delay time, RAS low to xCAS high (xCBR refresh only)		10		10		10		ns
tCRP	Delay time, xCAS high to RAS low		5		5		5		ns
<sup>t</sup> CSH	Delay time, RAS low to xCAS high		60		70		80		ns
tCSR	Delay time, xCAS low to RAS low (xCBR refresh only)		5		5		5		ns
tCWD	Delay time, xCAS low to W low (read-write operation only)		40		46		50		ns
<sup>t</sup> OED	Delay time, OE to data				18		20		ns
t <sub>RAD</sub>	Delay time, RAS low to column address (see Note 12)		15	30	15	35	15	40	ns
t <sub>RAL</sub>	Delay time, column address to RAS high		30		35		40		ns
tCAL.	Delay time, column address to xCAS high		30		35		40		ns
<sup>t</sup> RCD	Delay time, RAS low to xCAS low (see Note 12)		20	45	20	52	20	60	ns
t <sub>RPC</sub>	Delay time, RAS high to xCAS low		0		0		0		ns
tRSH	Delay time, xCAS low to RAS high		15		18		20		ns
<sup>t</sup> RWD	Delay time, $\overline{RAS}$ low to $\overline{W}$ low (read-write operation only	()	85		98		110		ns
tCPW	Delay time, W low after XCAS precharge (read-write open	eration only)	60		68		75		ns
trass	Pulse duration, self-refresh entry from RAS low		100		100		100		μs
tRPS	Pulse duration, RAS precharge after self refresh		110		130		150		ns
		'4x6160		64		64		64	
	Batanah dan atau ad	'4x6160P		256		256		256	ms
<sup>t</sup> REF	Refresh time interval	'4x8160		16		16		16	
		'4x8160P		128		128		128	ms
tΤ	Transition time		3	30	3	30	3	30	ns

NOTE 12: The maximum value is specified only to assure access time.

#### PARAMETER MEASUREMENT INFORMATION




NOTE A: C<sub>L</sub> includes probe and fixture capacitance.

DEVICE	V <sub>CC</sub> (V)	R1 (Ω)	R2 (Ω)	V <sub>TH</sub> (V)	R <sub>L</sub> (Ω)
41x160/P	5	828	295	1.31	218
42x160/P	3.3	1178	868	1.4	500

Figure 1. Load Circuits for Timing Parameters






NOTES: A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.

- B. t<sub>CAC</sub> is measured from xCAS to its corresponding DQx.
- C. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- D. xCAS order is arbitrary.

Figure 2. Read-Cycle Timing

SMKS160A - MAY 1995 - REVISED JUNE 1995

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. To hold the address latched by the first xCAS going low, the parameter t<sub>CLCH</sub> must be met.

B. Referenced to the first xCAS or W, whichever occurs last

C. xCAS order is arbitrary.


Figure 3. Write-Cycle Timing



NOTES: A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.

B. xCAS order is arbitrary.


Figure 4. Early-Write-Cycle Timing



NOTES: A. To hold the address latched by the first xCAS going low, the parameter t<sub>CLCH</sub> must be met.

- B. Output can go from a the high-impedance state to an invalid-data state prior to the specified access time.
- C. t<sub>CAC</sub> is measured from XCAS to its corresponding DQx. D. XCAS order is arbitrary.

Figure 5. Read-Modify-Write-Cycle Timing




- NOTES: A. To hold the address latched by the first xCAS going low, the parameter t<sub>CLCH</sub> must be met.
  - B. t<sub>CAC</sub> is measured from xCAS to its corresponding DQx.
  - C. Access time is tCPA or tAA dependent.
  - D. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
  - E. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write- and read-modify-write-timing specifications are not violated.
  - F. xCAS order is arbitrary.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing




PRODUCT PREVIEW



NOTES: A. To hold the address latched by the first xCAS going low, the parameter t<sub>CLCH</sub> must be met.

- B. Referenced to the first xCAS or W, whichever occurs last
- C. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read- and read-modify-write-timing specifications are not violated.
- D. xCAS order is arbitrary.

Figure 7. Enhanced-Page-Mode Write-Cycle Timing



NOTES: A. To hold the address latched by the first XCAS going low, the parameter to LCH must be met.

- B. Access time is tCPA or tAA dependent.
- C. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- D. xCAS order is arbitrary.
- E. A read or write cycle can be intermixed with read-modify-write cycles as long as the read- and write-cycle timing specifications are not violated.
- F.  $t_{CAC}$  is measured from  $\overline{x_{CAS}}$  to its corresponding DQx.

Figure 8. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing



PRODUCT PREVIEW

POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

#### SMINS 160A - MAY 1995 - REVISEL




Figure 9. RAS-Only Refresh-Cycle Timing




Figure 10. Hidden-Refresh-Cycle Timing




Figure 11. Automatic-CBR-Refresh-Cycle Timing





Figure 12. Self-Refresh-Cycle Timing

device symbolization (TMS416160P illustrated)



**PRODUCT PREVIEW** 

# TMS464400/P 16777216-WORD BY 4-BIT TMS464800/P 8388608-WORD BY 8-BIT

# TMS464160/P 4194304-WORD BY 16-BIT DYNAMIC RANDOM-ACCESS MEMORIES SMW9003A - MARCH 1995 - REVISED JUNE 1995

This data sheet is applicable to all TMS464400/P. TMS464800/P. and TMS464160/P devices symbolized with Revision "A" and subsequent revisions as described on page 4-189.

- Organization
   16777216 × 4 TMS464400, TMS464400P
   8388608 × 8 TMS464800, TMS464800P
   4194304 × 16 TMS464160, TMS464160P
- TMS464400/P and TMS464800/P in High-Reliability Plastic 32-Lead 400-Mil-Wide Surface-Mount (DZ) Package and 32-Lead Surface-Mount Thin Small-Outline Package (DGC)
- Low Power Dissipation
  - CMOS Standby
  - Extended Refresh
  - Battery Backup
- 3-State Unlatched Outputs
- Performance Ranges:

- All Inputs, Outputs, and Clocks Are LVTTL Compatible
- Enhanced Page-Mode Operation With CAS-Before-RAS (CBR) Refresh
- Long Refresh Period
  - 4096-Cycle CBR Refresh in 64 ms (max)
  - 8192-Cycle RAS-Only Refresh in 64 ms (max)
- Low-Power, Self-Refresh Version (TMS464400P, TMS464800P, TMS464160P)
- Single 3.3-V Power Supply (±0.3 V Tolerance)
- Operating Free-Air Temperature Range 0°C to 70°C
- Fully Compatible With 64-Megabit DRAM Specification From Hitachi
- Texas Instruments EPIC™ CMOS Process

	ACCESS TIME <sup>t</sup> RAC (MAX)	ACCESS TIME <sup>†</sup> CAC (MAX)	ACCESS TIME <sup>t</sup> AA (MAX)	READ OR WRITE CYCLE (MIN)	ICC1 OPERATING CURRENT (MIN)	ICC3 REFRESH CURRENT (MIN)
TMS464400/P-60	60 ns	15 ns	30 ns	110 ns	TBD mA	TBD mA
TMS464400/P-70	70 ns	18 ns	35 ns	130 ns	TBD mA	TBD mA
TMS464400/P-80	80 ns	20 ns	40 ns	150 ns	TBD mA	TBD mA
TMS464800/P-60	60 ns	15 ns	30 ns	110 ns	120 mA	120 mA
TMS464800/P-70	70 ns	18 ns	35 ns	130 ns	110 mA	110 mA
TMS464800/P-80	80 ns	20 ns	40 ns	150 ns	100 mA	100 mA
TMS464160/P-60	60 ns	15 ns	30 ns	110 ns	TBD mA	TBD mA
TMS464160/P-70	70 ns	18 ns	35 ns	130 ns	TBD mA	TBD mA
TMS464160/P-80	80 ns	20 ns	40 ns	150 ns	TBD mA	TBD mA

#### description

The TMS464400, TMS464800, TMS464160 series are high-speed, 67108864-bit dynamic random-access memories (DRAMS), organized as either 16 777 216 words of four bits each (TMS464400), 8388608 words of eight bits each (TMS464800), or 4194304 words of 16 bits each (TMS464160).

The TMS464400P, TMS464800P, and TMS464160P series are high-speed, low-voltage, low-power, self-refresh and extended-refresh, 67108864-bit DRAMS, organized as either 16 777 216 words of four bits each (TMS464400P), 8388608 words of eight bits each (TMS464800P), or 4194304 words of 16 bits each (TMS464160P).

The TMS464400/P and TMS464800/P are offered in a 400-mil 32-lead plastic surface-mount SOJ package (DZ suffix) and a 32-lead plastic surface-mount thin small-outline TSOP package (DGC suffix). The TMS464160/P packages are still being discussed by JEDEC. All packages are characterized for operation from 0°C to 70°C.

EPIC is a trademark of Texas Instruments Incorporated.



# TMS464400/P 16777216-WORD BY 4-BIT TMS464800/P 8388608-WORD BY 8-BIT TMS464160/P 4194304-WORD BY 16-BIT DYNAMIC RANDOM-ACCESS MEMORIES SMWS003A-MARCH 1995 - REVISED JUNE 1995

#### TMS464400 DZ, DGC PACKAGES (TOP VIEW)

Vcc	1	32	Vss
DQ1	2	31	DQ4
DQ2	3	30	DQ3
NC	4	29	NC
NC	5	28	NC
NC	6	27	NC
NC	7	26	CAS
W	8	25	ŌĒ
RAS	9	24	A12
A0	10	23	A11
A1	11	22	A10
A2	12	21	A9
A3	13	20	A8
A4	14.	19	A7
A5	15	18	A6
Vcc	16	17	VSS

# PIN NOMENCLATURE

A0-A12	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ4	Data In/Data Out
NC	No Internal Connection
ŌĒ	Output Enable
RAS	Row-Address Strobe
$\overline{w}$	Write Enable
Vcc	3.3-V Supply
Vss	Ground

#### TMS464800 DZ, DGC PACKAGES (TOP VIEW)

Vccl	1	32	VSS
DQ0	2	31	DQ7
DQ1	3	30	DQ6
DQ2	4	29	DQ5
DQ3	5	28	DQ4
NC	6	27	VSS
Vccl	7	26	CAS
W	8	25	ŌĒ
RAS	9	24	A12
A0	10	23	A11
A1	11	22	A10
A2	12	21	A9
A3[	13	20	A8
A4[	14	19	A7
A5	15	18	A6
Vcc	16	17	VSS

#### PIN NOMENCLATURE

A0-A12	Address Inputs				
CAS	Column-Address Strobe				
DQ0-DQ7	Data In/Data Out				
NC	No Internal Connection				
ŌĒ	Output Enable				
RAS	Row-Address Strobe				
$\overline{w}$	Write Enable				
Vcc	3.3-V Supply				
VSS	Ground				

#### TMS464400/P 16777216-WORD BY 4-BIT TMS464800/P 8388608-WORD BY 8-BIT LEG /P 4104204 WORD BY 16 BIT DYNAMIC BANDOM ACCESS MEMORIES

# TMS464160/P 4194304-WORD BY 16-BIT DYNAMIC RANDOM-ACCESS MEMORIES SMWS003A - MARCH 1995 - REVISED JUNE 1995


TMS464160DZ, DGC PACKAGE (TOP VIEW)						
V F		50	h.v			
V <sub>CC</sub> [	<u>'</u>		UV <sub>SS</sub> DQ15			
DQ1			DQ14			
DQ1 [			DQ14			
			DQ12			
DQ3						
V <sub>DD</sub>			V <sub>SS</sub>			
DQ4			DQ11			
DQ5	1		DQ10			
DQ6			DQ9			
DQ7			DQ8			
NC [			] NC			
V <sub>CC</sub> [			]∨ <sub>SS</sub>			
W [	4.5		DICE .			
RE [	14	37	DUCE			
NC [	15	36	) OE			
NC [	16	35	NC			
NC [	17	34	Пис			
NC [	18	33	A12/NC†			
A0 [	19	32	A11			
A1 [	20	31	A10			
A2 [	21	30	A9			
A3 [		29	A8			
A4 [		28	A7			
A5 [		27	A6			
V <sub>CC</sub> [	25	26	V <sub>SS</sub>			

PIN NOMENCLATURE				
A0-A12 <sup>†</sup>	Address Inputs			
CAS or LCE, UCE	Column-Address Strobe			
DQ0-DQ15	Data In/Data Out			
NC	No Internal Connection			
ŌĒ	Output Enable			
RAS	Row-Address Strobe			
RE	Read Enable			
$\overline{\mathbf{W}}$	Write Enable			
Vcc	3.3-V Supply			
VSS	Ground			

Table 1. TMS464160 Refresh Configuration

	4K REFRESH <sup>†</sup>	8K REFRESH <sup>†</sup>		
Row/refresh addresses	A0-A11	A0-A12		
Column addresses	A0-A9	A0-A8		

### device symbolization (TMS464400P illustrated)





<sup>†</sup> Pin 33 is A12 for 8K refresh and NC for 4K refresh. CBR refresh is strongly recommended for this device.

# TMS464400/P 16777216-WORD BY 4-BIT TMS464800/P 8388608-WORD BY 8-BIT TMS464160/P 4194304-WORD BY 16-BIT DYNAMIC RANDOM-ACCESS MEMORIES SMWS003A-MARCH 1995-REVISED JUNE 1995

SMKS886A – APRIL 1995 – REVISED JUNE 1995

- Organization . . . 1048576 × 16
- Single Power Supply (5 V or 3.3 V)
- Performance Ranges:

	ACCESS	<b>ACCESS</b>	<b>ACCESS</b>	<b>READ OR</b>
	TIME	TIME	TIME	EDO
	trac Max	<sup>t</sup> CAC MAX	tAA MAX	CYCLE Min
'4xx169/P-60	60 ns	15 ns	30 ns	25 ns
'4xx169/P-70	70 ns	18 ns	35 n <b>s</b>	30 ns
'4xx169/P-80	80 ns	20 ns	40 ns	35 ns

- Extended Data Out (EDO) Operation
- xCAS-Before-RAS (xCBR) Refresh
- Long Refresh Period and Self-Refresh Option (TMS4xx169P)
- 3-State Unlatched Output
- Low Power Dissipation
- High-Reliability Plastic 42-Lead (DZ Suffix) 400-Mil-Wide Surface-Mount (SOJ) Package and 44/50-Lead (DGE Suffix) Surface-Mount Thin Small-Outline Package (TSOP)
- Operating Free-Air Temperature Range 0°C to 70°C
- Texas Instrument Enhanced Performance Implanted CMOS (EPIC™) Process

#### **AVAILABLE OPTIONS**

DEVICE	POWER SUPPLY	SELF REFRESH, BATTERY BACKUP	REFRESH CYCLES				
TMS416169	5 V	_	4096 in 64 ms				
TMS416169P	5 V	Yes	4096 in 128 ms				
TMS418169	5 V	· . —	1024 in 16 ms				
TMS418169P	5 V	Yes	1024 in 128 ms				
TMS426169	3.3 V	`	4096 in 64 ms				
TMS426169P	3.3 V	Yes	4096 in 128 ms				
TMS428169	3.3 V		1024 in 16 ms				
TMS428169P	3.3 V	Yes	1024 in 128 ms				

#### description

The TMS4xx169 series is a set of high-speed, 16777216-bit dynamic random-access memories (DRAMs) organized as 1048576 words of 16 bits each. The TMS4xx169P series is a similar set of high-speed, low-power, self-refresh, 16777216-bit DRAMs organized as 1048576

_	Z PACK (TOP VI				DGE PACKAGE (TOP VIEW)					
Vcc [ DQ0 [ DQ1 [ DQ2 [ DQ3 [ Vcc [ DQ4 [ DQ5 [ DQ6 [ DQ7 [ NC [	3 4 5 6 7 8 9	41 ] 40 ] 39 ] 38 ] 37 ] 36 ] 34 ]	V <sub>SS</sub> DQ15 DQ14 DQ13 DQ12 V <sub>SS</sub> DQ11 DQ10 DQ9 DQ8	V <sub>CC</sub> [ DQ0 [ DQ1 [ DQ2 [ DQ3 [ V <sub>CC</sub> [ DQ4 [ DQ5 [ DQ6 [ DQ7 [ NC [	2 3 4 5 6 7 8 9 10	49 48 47 46 45 44 43 42 41	Vss DQ15 DQ14 DQ13 DQ12 Vss DQ11 DQ10 DQ9 DQ8			
NC [ RAS [ A11† [ A10† [ A0 [ A2 [ A3 [	12 13 14 15 16 17 18	31 ] 30 ] 29 ] 28 ] 27 ] 26 ] 25 ] 24 ]	UCAS UCAS OE A9 A8 A7 A6 A5	NC [ NC ] NC ] RAS [ A11† [ A10† [ A2 ]	15 16 17 18 19 20 21	36 35 34 33 32 31 30 29	NC   ICAS   UCAS   OE   A9   A8   A7   A6			
				A3 [ Vcc	24	27	A4 V <sub>SS</sub>			

† A10 and A11 are NC for TMS4x8169 and TMS4x8169P.

PIN NOMENCLATURE					
A0-A11 DQ0-DQ15 LCAS UCAS NC OE RAS VCC VSS W	Address inputs Data In/Data Out Lower Column-Address Strobe Upper Column-Address Strobe No Internal Connection Output Enable Row-Address Strobe 5-V or 3.3-V Supply <sup>‡</sup> Ground				
W	Write Enable				

<sup>‡</sup> See Available Options Table.

words of 16 bits each. Both sets employ state-of-the-art EPIC™ technology for high performance, reliability, and low power at low cost.

These devices feature maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.


The TMS4xx169 and TMS4xx169P are offered in a 44/50-lead plastic surface-mount TSOP (DGE suffix) and a 42-lead plastic surface-mount SOJ (DZ suffix) package. These packages are characterized for operation from 0°C to 70°C.

EPIC is a trademark of Texas Instruments Incorporated.



SMKS886A - APRIL 1995 - REVISED JUNE 1995

### logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown correspond to the DZ package.

<sup>‡</sup>A10 and A11 are NC for TMS4x8169 and TMS4x8169P.




#### functional block diagram (TMS4x6169/P)



(a) TMS4x6169, TMS4x6169P

#### functional block diagram (TMS4x8169/P)



(b) TMS4x8169, TMS4x8169P

SMKS886A - APRIL 1995 - REVISED JUNE 1995

#### operation

#### dual CAS

Two CAS pins (LCAS and UCAS) are provided to give independent control of the 16 data-I/O pins (DQ0-DQ15), with LCAS corresponding to DQ0-DQ7 and UCAS corresponding to DQ8-DQ15. For read or write cycles, the column address is latched on the first XCAS falling edge. Each XCAS going low enables its corresponding DQx pin with data associated with the column address latched on the first falling xCAS edge. All address setup and hold parameters are referenced to the first falling xCAS edge. The delay time from xCAS low to valid data out (see parameter  $t_{CAC}$ ) is measured from each individual  $\overline{x_{CAS}}$  to its corresponding DQx pin.

In order to latch in a new column address, both XCAS pins must be brought high. The column-precharge time (see parameter top) is measured from the last xCAS rising edge to the first xCAS falling edge of the new cycle. Keeping a column address valid while toggling xCAS requires a minimum setup time, tclch. During tclch, at least one  $\overline{xCAS}$  must be brought low before the other  $\overline{xCAS}$  is taken high.

For early-write cycles, the data is latched on the first XCAS falling edge. Only the DQs that have the corresponding xCAS low are written into. Each xCAS must meet t<sub>CAS</sub> minimum in order to ensure writing into the storage cell. To latch a new address and new data, all xCAS pins must be high and meet top.

#### extended data out

Extended data out (EDO) allows for data output rates of up to 40 MHz for 60-ns devices. When keeping the same row address while selecting random column addresses, the time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by trace, the maximum RAS low time.

EDO does not enter the DQs into the high-impedance state with the rising edge of xCAS. The output remains valid for the system to latch the data. After  $\overline{xCAS}$  goes high, the DRAM is decoding the next address.  $\overline{OE}$  and  $\overline{\sf W}$  can be used to control the output impedance. Descriptions of  $\overline{\sf OE}$  and  $\overline{\sf W}$  further explain EDO operation benefit.

#### address: A0-A11 (TMS4x6169, TMS4x6169P) and A0-A9 (TMS4x8169, TMS4x8169P)

Twenty address bits are required to decode a single one of the 1048576 storage cell locations. For the TMS4x6169 and TMS4x6169P, 12 row-address bits are set up on A0 through A11 and latched onto the chip by RAS. Eight column-address bits are set up on A0 through A7 and latched on the chip by the first xCAS. For the TMS4x8169 and TMS4x8169P, 10 row-address bits are set up on A0-A9 and latched on the chip by RAS. Ten column-address bits are set up on A0-A9 and latched on the chip by the first xCAS. All addresses must be stable on or before the falling edge of  $\overline{RAS}$  and  $\overline{xCAS}$ .  $\overline{RAS}$  is similar to a chip-enable in that it activates the sense amplifiers as well as the row decoder, xCAS is used as a chip-select, activating its corresponding output buffer and latching the address bits into the column-address buffers.

#### write enable (W)

The read or write mode is selected through  $\overline{\sf W}$ . A logic high on  $\overline{\sf W}$  selects the read mode and a logic low selects the write mode. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{xCAS}$ (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation independent of the state of  $\overline{\sf OE}$ . This permits early-write operation to be completed with  $\overline{\sf OE}$  grounded. If  $\overline{\sf W}$  goes low in an extended-data-out read cycle, the DQs go into the high-impedance state as long as xCAS is high.

#### data in (DQ0-DQ15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{xCAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{W}$  is brought low prior to  $\overline{xCAS}$ and the data is strobed in by the first occurring xCAS with setup and hold times referenced to this signal. In a



SMKS886A - APRIL 1995 - REVISED JUNE 1995

#### data in (DQ0-DQ15) (continued)

delayed-write or read-modify-write cycle,  $\overline{\mathsf{XCAS}}$  is already low and the data is strobed in by  $\overline{\mathsf{W}}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{\mathsf{OE}}$  must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines.

#### data out (DQ0-DQ15)

Data out is the same polarity as data-in. The output is in the high-impedance (floating) state until  $\overline{\text{XCAS}}$  and  $\overline{\text{OE}}$  are brought low. In a read cycle, the output becomes valid after the access time interval  $t_{CAC}$  (which begins with the negative transition of  $\overline{\text{xCAS}}$ ) as long as  $t_{RAC}$  and  $t_{AA}$  are satisfied.

#### output enable (OE)

 $\overline{\text{OE}}$  controls the impedance of the output buffers. While  $\overline{\text{XCAS}}$  and  $\overline{\text{RAS}}$  are low and  $\overline{\text{W}}$  is high,  $\overline{\text{OE}}$  can be brought low or high and the DQs transition between valid data and high impedance. There are two methods for placing the DQs into the high-impedance state and keeping them that way during  $\overline{\text{XCAS}}$  high time using  $\overline{\text{OE}}$ . The first method is to transition  $\overline{\text{OE}}$  high before  $\overline{\text{XCAS}}$  transitions high and keep  $\overline{\text{OE}}$  high for  $t_{CHO}$  past the  $\overline{\text{CAS}}$  transition. This disables the DQs and they remain in the high-impedance state, regardless of  $\overline{\text{OE}}$ , until  $\overline{\text{XCAS}}$  falls again. The second method is to have  $\overline{\text{OE}}$  low as  $\overline{\text{XCAS}}$  transitions high. Then  $\overline{\text{OE}}$  can pulse high for a minimum of  $t_{OEP}$  anytime during  $\overline{\text{CAS}}$  high time disabling the DQs regardless of further transitions on  $\overline{\text{OE}}$  until  $\overline{\text{CAS}}$  falls again.

#### **RAS-only refresh**

#### TMS4x6169, TMS4x6169P

A refresh operation must be performed at least once every 64 ms (256 ms for TMS4x6169P) to retain data. This is achieved by strobing each of the 4096 rows (A0–A11). A normal read or write cycle refreshes all bits in each row that is selected. A RAS-only operation can be used by holding both xCAS at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh.

#### TMS4x8169, TMS4x8169P

A refresh operation must be performed at least once every 16 ms (128 ms for TMS4x8169P) to retain data. This is achieved by strobing each of the 1024 rows (A0–A9). A normal read or write cycle refreshes all bits in each row that is selected. A RAS-only operation can be used by holding both XCAS at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh.

#### hidden refresh

Hidden refresh can be performed while maintaining valid data at the output pins. This is accomplished by holding  $\overline{\text{xCAS}}$  at  $V_{IL}$  after a read operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored and the refresh address is generated internally.

#### xCAS-before-RAS (xCBR) refresh

xCBR refresh is achieved by bringing at least one  $\overline{xCAS}$  low earlier than  $\overline{RAS}$  (see parameter  $t_{CSR}$ ) and holding it low after  $\overline{RAS}$  falls (see parameter  $t_{CHR}$ ). For successive xCBR refresh cycles,  $\overline{xCAS}$  can remain low while cycling  $\overline{RAS}$ . The external address is ignored and the refresh address is generated internally.

#### battery-backup refresh

#### TMS4x6169P

A low-power battery-backup refresh mode that requires less than 600  $\mu$ A (5 V) or 350  $\mu$ A (3.3 V) refresh current is available on the TMS4x6169P. Data integrity is maintained using xCBR refresh with a period of 31.25  $\mu$ s while holding  $\overline{RAS}$  low for less than 300 ns. To minimize current consumption, all input levels must be at CMOS levels (V<sub>IL</sub> < 0.2 V, V<sub>IH</sub> > V<sub>CC</sub> - 0.2 V).



SMKS886A - APRIL 1995 - REVISED JUNE 1995

#### TMS4x8169P

A low-power battery-backup refresh mode that requires less than 600  $\mu$ A (5 V) or 350  $\mu$ A (3.3 V) refresh current is available on the TMS4x8169P. Using xCBR refresh with a period of 125  $\mu$ s while holding  $\overline{RAS}$  low for less than 300 ns maintains data integrity. To minimize current consumption, all input levels must be at CMOS levels (V<sub>IL</sub> < 0.2 V, V<sub>IH</sub> > V<sub>CC</sub> - 0.2 V).

#### self-refresh (TMS4xx169P)

The self-refresh mode is entered by dropping  $\overline{xCAS}$  low prior to  $\overline{RAS}$  going low. Then  $\overline{xCAS}$  and  $\overline{RAS}$  are both held low for a minimum of 100  $\mu s$ . The chip is then refreshed internally by an on-board oscillator. No external address is required because the CBR counter is used to keep track of the address. To exit the self-refresh mode, both  $\overline{RAS}$  and  $\overline{xCAS}$  are brought high to satisfy t<sub>CHS</sub>. Upon exiting self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. The burst refresh ensures the DRAM is fully refreshed.

#### power-up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after power-up to the full  $V_{CC}$  level. These eight initialization cycles must include at least one refresh (RAS-only or xCBR) cycle.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> :	TMS41x169, TMS41x169P	1 V to 7 V
	TMS42x169, TMS42x169P	0.5 V to 4.6 V
Voltage range on any pin (see Note 1):	TMS41x169, TMS41x169P	– 1 V to 7 V
	TMS42x169, TMS42x169P	0.5 V to 4.6 V
Short-circuit output current		
Power dissipation		1 W
Operating free-air temperature range, T	A	0°C to 70°C
Storage temperature range, Tsta		– 55°C to 125°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			'41x169			'42x169		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	3	3.3	3.6	٧
Vss	Supply voltage		0			0		V
VIH	High-level input voltage	2.4		6.5	2		V <sub>CC</sub> + 0.3	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	- 0.3		0.8	V
TA	Operating free-air temperature	0		70	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

NOTE 1: All voltage values are with respect to VSS.

SMKS886A - APRIL 1995 - REVISED JUNE 1995

#### TMS416169/P

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		'416169-60 '416169P-60		'416169-70 '416169P-70		'416169-80 '416169P-80		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
Vон	High-level output voltage	IOH = - 5 mA		2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4		0.4		0.4	٧
1	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to All others = 0 V to V <sub>CC</sub>	6.5 V,		± 10		± 10		± 10	μΑ
o	Output current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V to V <sub>CC</sub> , xCAS high			± 10		± 10		± 10	μА
ICC1 <sup>‡§</sup>	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cycle			90		80		70	mA
		V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and xCAS high			2		2		2	mA
ICC2 Standby	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS),	'416169		1		1		1	mA
		After 1 memory cycle, RAS and xCAS high	'416169P		500		500		500	μА
ICC3 <sup>§</sup>	Average refresh current (RAS-only refresh or CBR)	VCC = 5.5 V, Minimum cycle, RAS cycling, xCAS high (RAS only), RAS low after xCAS low (CBR)			90		80		70	mA
ICC4 <sup>‡¶</sup>	Average EDO current	V <sub>CC</sub> = 5.5 V, t <sub>HPC</sub> = MIN, RAS low, xCAS cycling			100		90		80	mA
ICC6#	Self-refresh current	xCAS < 0.2 V, RAS < 0.2 V, Measured after t <sub>RASS</sub> min			500	A Fair L	500		500	μΑ
<sup>I</sup> CC10 <sup>#</sup>	Battery back-up operating current (equivalent refresh time is 128 ms); CBR only	t <sub>RC</sub> = 31.25 μs, t <sub>RAS</sub> ≤ 300 ns, V <sub>CC</sub> − 0.2 V ≤ V <sub>IH</sub> ≤ 6.5 V, 0 V ≤ V <sub>IL</sub> ≤ 0.2 V, W and OE = V <sub>IH</sub> , Address and data stable			600		600		600	μΑ

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = VIL

<sup>¶</sup> Measured with a maximum of one address change while  $\overline{xCAS} = V_{IH}$ 

<sup>#</sup> For TMS416169P only

## TMS416169, TMS416169P, TMS418169, TMS418169P TMS426169, TMS426169P, TMS428169, TMS428169P 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS

SMKS886A - APRIL 1995 - REVISED JUNE 1995

## TMS418169/P

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

	PARAMETER	TEST CONDITIONS	TEST CONDITIONS†		9-60 9P-60	'418169-70 '418169P-70		'418169-80 '418169P-80		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX		
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA		2.4		2.4		2.4	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	٧
VoL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4		0.4		0.4	٧
lį	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to All others = 0 V to V <sub>CC</sub>	6.5 V,		± 10		± 10		± 10	μА
Ю	Output current (leakage)	$\frac{V_{CC} = 5.5 \text{ V}}{\text{xCAS}}$ high	V <sub>CC</sub> ,		± 10		± 10		± 10	μА
ICC1 <sup>‡§</sup>	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cy					180		170	mA
		V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and xCAS high			2		2		2	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS),	'418169		. 1		1		1	mA
		After 1 memory cycle, RAS and xCAS high			500		500		500	μА
ICC3 <sup>§</sup>	Average refresh current (RAS-only refresh or CBR)	V <sub>CC</sub> = 5.5 V, Minimum cy RAS cycling, XCAS high RAS low after XCAS low (CBR)			190		180		170	mA
ICC4 <sup>‡¶</sup>	Average EDO current	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \frac{t_{HPC}}{x_{CAS}} = MIN$			100		90	,	80	mA
ICC6#	Self-refresh current	xCAS < 0.2 V, RAS < 0.2 V Measured after t <sub>RASS</sub> min			500		500		500	μА
ICC10#	Battery back-up operating current (equivalent refresh time is 128 ms); CBR only	t <sub>RC</sub> = 125 μs, t <sub>RAS</sub> ≤ 300 V <sub>CC</sub> − 0.2 V ≤ V <sub>IH</sub> ≤ 6.5 V, 0 V ≤ V <sub>IL</sub> ≤ 0.2 V, W and OE : Address and data stable			600		600		600	μА

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = VIL

<sup>¶</sup> Measured with a maximum of one address change while  $\overline{xCAS} = V_{IH}$ 

<sup>#</sup> For TMS418169P only

## TMS416169, TMS416169P, TMS418169, TMS428169P TMS426169, TMS426169P, TMS428169, TMS428169P 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS

SMKS886A - APRIL 1995 - REVISED JUNE 1995

## TMS426169/P

# electrical characteristics over recommended ranges of supply voltage and operating free-air conditions (unless otherwise noted) (continued)

PA	RAMETER	TEST CONDITIONS†		'426169 '426169		'426169-70 '426169P-70		'426169-80 '426169P-80		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
	High-level	I <sub>OH</sub> = -2 mA	LVTTL	2.4		2.4		2.4		V
VOH	output voltage	I <sub>OH</sub> = - 100 μA	LVCMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		<b>v</b>
VOL	Low-level	I <sub>OL</sub> = 2 mA	LVTTL		0.4		0.4		0.4	V
VOL	output voltage	I <sub>OL</sub> = 100 μA	LVCMOS		0.2		0.2		0.2	. •
ή.	Input current (leakage)	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = 0 V to All others = 0 V to V <sub>CC</sub>	o 3.9 V,	,	± 10		± 10		± 10	μА
ю	Output current (leakage)	$\frac{V_{CC} = 3.6 \text{ V}, \qquad V_{O} = 0 \text{ V}}{\text{xCAS high}}$		± 10		± 10		± 10	μΑ	
lCC1 <sup>‡§</sup>	Read- or write- cycle current	V <sub>CC</sub> = 3.6 V, Minimum		90		80		70	mA	
,	Standby current	V <sub>IH</sub> = 2 V (LVTTL), After 1 memory cycle, RAS and xCAS high			1		1		1	mA
ICC2		current VIH = VCC - 0.2 V (LVCMOS),		'426169		500		500		500
		After 1 memory cycle, RAS and xCAS high	'426169P		200	,	200		200	μΑ
ICC3 <sup>§</sup>	Average refresh current (RAS-only refresh or CBR)	V <sub>CC</sub> = 3.6 V, Minimum cycle,  RAS cycling,  xCAS high (RAS-only refresh)  RAS low after xCAS low (CBR)			90		80		70	mA
ICC4 <sup>‡¶</sup>	Average EDO current	$\frac{V_{CC}}{RAS} = 3.6 \text{ V}, \qquad \frac{t_{HPC}}{x_{CAS}} = M$			100		90		80	mA
ICC6#	Self-refresh current	xCAS < 0.2 V, RAS < 0.2 Measured after tRASS min	2 V,		250		250		250	μΑ
<sup>I</sup> CC10 <sup>#</sup>	Battery back-up operating current (equivalent refresh time is 128 ms), CBR only	t <sub>RC</sub> = 31.25 μs, t <sub>RAS</sub> ≤ 30 V <sub>CC</sub> − 0.2 V ≤ V <sub>IH</sub> ≤ 3.9 V, 0 V ≤ V <sub>IL</sub> ≤ 0.2 V, W and OE Address and data stable			350		350		350	μА

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = VIL

Measured with a maximum of one address change while xCAS = VIH

<sup>#</sup> For TMS426169P only

## TMS416169, TMS416169P, TMS418169, TMS418169P TMS426169, TMS426169P, TMS428169, TMS428169P 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS SMKS886A-APRIL 1995 – REVISED JUNE 1995

TMS428169/P

# electrical characteristics over recommended ranges of supply voltage and operating free-air conditions (unless otherwise noted) (continued)

PA	RAMETER	TEST CONDITIONS†		'428169 '428169		'428169 '428169		'428169 '428169	UNIT	
			Town i	MIN MAX		MIN MAX		MIN MAX		
	High-level	I <sub>OH</sub> = -2 mA	LVTTL	2.4		2.4		2.4		.,
VOH	output voltage	l <sub>OH</sub> = - 100 μA	LVCMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		<b>V</b> , ,
V	Low-level	I <sub>OL</sub> = 2 mA	LVTTL		0.4		0.4		0.4	V
VOL	output voltage	i <sub>OL</sub> = 100 μA	LVCMOS		0.2	91	0.2		0.2	
lj ·	Input current (leakage)	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = 0 V All others = 0 V to V <sub>CC</sub>	to 3.9 V,		± 10		± 10		± 10	μΑ
ю	Output current (leakage)	$\frac{V_{CC}}{xCAS}$ high			± 10		± 10		± 10	μΑ
lCC1 <sup>‡§</sup>	Read- or write- cycle current	V <sub>CC</sub> = 3.6 V, Minimum	11 11	190		180		170	mA	
Q		V <sub>IH</sub> = 2 V (LVTTL), After 1 memory cycle, RAS and xCAS high			1		1		1	mA
ICC2	Standby current	current VIH = VCC - 0.2 V (LVCMOS), '428169	'428169		500		500		500	μΑ
		After 1 memory cycle, RAS and xCAS high	'428169P		200		200		200	μΑ
ICC3 <sup>§</sup>	Average refresh current (RAS-only refresh or CBR)	VCC = 3.6 V, Minimum cycle, RAS cycling, xCAS high (RAS-only refresh) RAS low after xCAS low (CBR)			190		180		170	mA
ICC4 <sup>‡¶</sup>	Average EDO current	$\frac{V_{CC}}{RAS} = 3.6 \text{ V}, \qquad \frac{t_{HPC}}{xCAS} = \frac{M}{xCAS}$			100		90		80	mA
ICC6#	Self-refresh current	xCAS < 0.2 V, RAS < 0. Measured after tRASS min	2 V,		250		250		250	μА
<sup> </sup> CC10 <sup>#</sup>	Battery back-up operating current (equivalent refresh time is 128 ms), CBR only	t <sub>RC</sub> = 125 $\mu$ s, t <sub>RAS</sub> ≤ 3 V <sub>CC</sub> - 0.2 V ≤ V <sub>IH</sub> ≤ 3.9 V, 0 V ≤ V <sub>IL</sub> ≤ 0.2 V, $\overline{W}$ and $\overline{O}$ Address and data stable			350		350		350	μА

TFor conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = VIL

Measured with a maximum of one address change while xCAS = VIH

<sup>#</sup> For TMS428169P only

## TMS416169, TMS416169P, TMS418169, TMS428169P TMS426169, TMS426169P, TMS428169, TMS428169P 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS

SMKS886A - APRIL 1995 - REVISED JUNE 1995

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

	PARAMETER			
C <sub>i(A)</sub>	Input capacitance, A0-A11		5	pF
C <sub>i(OE)</sub>	Input capacitance, OE		7	pF
C <sub>i(RC)</sub>	Input capacitance, xCAS and RAS		7	pF
C <sub>i(W)</sub>	Input capacitance, W		7	pF
CO	Output capacitance		7	pF

NOTE 3:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  or 3.3 V  $\pm 0.3 \text{ V}$ , and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	'4xx169-60 '4xx169P-60		'4xx169-70 '4xx169P-70		'4xx169-80 '4xx169P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub>	Access time from column address (see Note 4)		30		35	-	40	ns
†CAC	Access time from XCAS low (see Note 4)		15		18		20	ns
<sup>t</sup> CPA	Access time from column precharge (see Note 4)		35		40		45	ns
t <sub>RAC</sub>	Access time from RAS low (see Note 4)		60		70		80	ns
<sup>t</sup> OEA	Access time from OE low (see Note 4)		15		18		20	ns
tCLZ	Delay time, XCAS low to output in low-impedance state	0		0		0		ns
tOEZ	Output disable time after OE high (see Note 5)	3	15	3	18	3	20	ns
tREZ	Output disable time after RAS high (see Note 5)	3	15	3	18	3	20	ns
<sup>†</sup> CEZ	Output disable time after CAS high (see Note 5)	. 3	15	3	18	3	20	ns
tWEZ	Output disable time after W low (see Note 5)	3	15	3	18	3	20	ns

NOTES: 4. Access times for TMS42x169 are measured with output reference levels of VOH = 2 V and VOI = 0.8 V.

5. Maximum tREZ, tCEZ, tWEZ and tOEZ are specified when the output is no longer driven.

# EDO timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'4xx16	'4xx169-60		9-70	'4xx169-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
tHPC	Cycle time, EDO page-mode read or write	25		30		35		ns
<sup>t</sup> PRWC	Cycle time, EDO read-write	80		90		100		ns
tCSH	Hold time, xCAS from RAS	50		55		60		ns
tCHO	Hold time, OE from xCAS	10		10	ar ar	10		ns
tDOH .	Hold time, output from XCAS	3		3		3		ns
tCAS	Pulse duration, xCAS	10	10000	12	10000	15	10000	ns
tWPE	Pulse duration, W (output disable only)	5		5		. 5		ns
tосн	Setup time, OE before xCAS	10		10		. 10		ns
<sup>t</sup> CP	Precharge time, xCAS	5		5		5		ns
<sup>t</sup> OEP	Precharge time, OE	5		5		- 5		ns



## TMS416169, TMS416169P, TMS418169, TMS418169P TMS426169, TMS426169P, TMS428169, TMS428169P 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS

SMKS886A - APRIL 1995 - REVISED JUNE 1995

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

			69-60 69P-60		69-70 69P-70		69-80 69P-80	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tRC	Cycle time, read (see Note 6)	110		130		150		ns
twc	Cycle time, write (see Note 6)	110		130	1-	150		ns
tRWC	Cycle time, read-write (see Note 6)	150		175		200		ns
tRASP	Pulse duration, RAS low, page mode (see Note 7)	60	100 000	70	100 000	80	100 000	ns
tRAS	Pulse duration, RAS low, nonpage mode (see Note 7)	60	10 000	70	10 000	80	10 000	ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
tWP	Pulse duration, W low	10		- 10		10		ns
ASC	Setup time, column address before xCAS low	0		0		0		ns
ASR	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data (see Note 8)	. 0		0		0		ns
tRCS	Setup time, W high before XCAS low	0		0		0		ns
tcwL	Setup time, W low before xCAS high	10		12		15		ns
RWL	Setup time, W low before RAS high	10		12		15		ns
twcs	Setup time, W low before xCAS low (early-write operation only)	0		0		0		ns
CAH	Hold time, column address after xCAS low	10		15		15		ns
DH	Hold time, data (see Note 8)	10		15		15		ns
RAH	Hold time, row address after RAS low	10		10		10		ns
RCH	Hold time, W high after xCAS high (see Note 9)	0		0		0	. 25.43	ns
RRH	Hold time, W high after RAS high (see Note 9)	0		. 0		0		ns
WCH	Hold time, W low after xCAS low (early-write operation only)	10		15		15		ns
CLCH	Hold time, xCAS low to xCAS high	5		5		- 5		ns
RHCP	Hold time, RAS high from xCAS precharge	35		40		45		ns
OEH	Hold time, OE command	15		18		20		ns
ROH	Hold time, RAS referenced to OE	10		10		10		ns
CHS	Hold time, xCAS low after RAS high (self refresh)	- 50		- 50		- 50		ns
AWD	Delay time, column address to $\overline{W}$ low (read-write operation only)	55		63		70		ns
CHR	Delay time, RAS low to xCAS high (xCBR refresh only)	10	100	10		10		ns
CRP	Delay time, xCAS high to RAS low	5	2.5	. 5		- 5		ns
CSH	Delay time, RAS low to xCAS high	50		55		60		ns
CSR	Delay time, xCAS low to RAS low (xCBR refresh only)	5		5		5		ns
CWD	Delay time, xCAS low to W low (read-write operation only)	40		46	à	50		ns
OED	Delay time, OE to data	15		18		20		ns
RAD	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns
RAL	Delay time, column address to RAS high	30	100	35		40		ns
CAL	Delay time, column address to xCAS high	20		25		30		ns
RCD	Delay time, RAS low to xCAS low (see Note 10)	20	45	20	52	20	60	ns

NOTES: 6. All cycle times assume t<sub>T</sub> = 5 ns.

- 7. In a read-write cycle, tRWD and tRWL must be observed.
- 8. Referenced to the later of xCAS or  $\overline{W}$  in write operations
- 9. Either tRRH or tRCH must be satisfied for a read cycle.
- 10. The maximum value is specified only to assure access time.



## TMS416169, TMS416169P, TMS418169, TMS428169P TMS426169, TMS426169P, TMS428169, TMS428169P 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS

SMKS886A -- APRIL 1995 -- REVISED JUNE 1995

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

			'4xx16 '4xx16		'4xx169-70 '4xx169P-70		'4xx169-80 '4xx169P-80		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RPC</sub>	Delay time, RAS high to XCAS low		0		0		0		ns
t <sub>RSH</sub>	Delay time, xCAS low to RAS high				12		15		ns
tRWD	Delay time, RAS low to W low (read-write operation only)				98		110		ns
tCPW	Delay time, W low after xCAS precharge (read-write operation only)		60		68		75		ns
t <sub>RASS</sub>	Pulse duration, self-refresh entry from RAS low		100		100		100		μs
tRPS	Pulse duration, RAS precharge after self refresh		110		130		150		ns
		'4x6169		64		64		64	
•	Refresh time interval	'4x6169P		128		128		128	ms
<sup>t</sup> REF	Refresh time interval	'4x8169		16		16		16	
	'4x8169P			128		128		128	ms
tΤ	Transition time		2	30	2	30	2	30	ns


# PARAMETER MEASUREMENT INFORMATION VTH RL Output Under Test CL = 100 pF (see Note A) (a) LOAD CIRCUIT (b) ALTERNATE LOAD CIRCUIT

VCC (V) DEVICE R1 (Ω) R2 (Ω) V<sub>TH</sub> (V)  $R_{L}(\Omega)$ 41x169/P 5 828 295 1.31 218 42x169/P 3.3 1178 868 1.4 500

NOTE A: CL includes probe and fixture capacitance.

Figure 1. Load Circuits for Timing Parameters






NOTES: B. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.

- C. t<sub>CAC</sub> is measured from xCAS to its corresponding DQx.
- D. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- E. xCAS order is arbitrary.

Figure 2. Read-Cycle Timing

PRODUCT PREVIEW




NOTES: A. To hold the address latched by the first XCAS going low, the parameter tCLCH must be met.

B. Referenced to the first XCAS or W, whichever occurs last

C. xCAS order is arbitrary.


Figure 3. Write-Cycle Timing



NOTES: A. To hold the address latched by the first xCAS going low, the parameter t<sub>CLCH</sub> must be met.


B. xCAS order is arbitrary.

Figure 4. Early-Write-Cycle Timing



- NOTES: A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.
  - B. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
  - tCAC is measured from xCAS to its corresponding DQx. xCAS order is arbitrary.

Figure 5. Read-Modify-Write-Cycle Timing



- NOTES: A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.
  - B. tCAC is measured from xCAS to its corresponding DQx.
  - C. Access time is tCPA or tAA dependent.
  - D. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
  - E. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write- and read-modify-write-timing specifications are not violated.
  - F. xCAS order is arbitrary.

Figure 6. Extended-Data-Out Read-Cycle Timing



**PRODUCT PREVIEW** 




Figure 7. Extended-Data-Out Read-Cycle Timing With OE Control





Figure 8. Extended-Data-Out Read-Cycle Timing With W Control

## TMS416169, TMS416169P, TMS418169, TMS428169P TMS426169, TMS426169P, TMS428169, TMS428169P 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS


SMKS886A - APRIL 1995 - REVISED JUNE 1995



NOTES: A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.

- B. Referenced to the first xCAS or W, whichever occurs last
- C. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read- and read-modify-write-timing specifications are not violated.
- D. xCAS order is arbitrary.

Figure 9. Extended-Data-Out Write-Cycle Timing



NOTES: A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.

- B. Access time is tCPA- or tAA-dependent.
- C. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- D. xCAS order is arbitrary.
- E. A read or write cycle can be intermixed with read-modify-write cycles as long as the read- and write-cycle timing specifications are
- F. t<sub>CAC</sub> is measured from xCAS to its corresponding DQx.

Figure 10. Extended-Data-Out Read-Modify-Write-Cycle Timing

**PRODUCT PREVIEW** 

## TMS416169, TMS416169P, TMS418169, TMS428169P TMS426169, TMS426169P, TMS428169, TMS428169P 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS

SMKS886A - APRIL 1995 - REVISED JUNE 1995




Figure 11. RAS-Only Refresh-Cycle Timing




Figure 12. Hidden-Refresh-Cycle Timing

## TMS416169, TMS416169P, TMS418169, TMS418169P TMS426169, TMS426169P, TMS428169, TMS428169P 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS

SMKS886A - APRIL 1995 - REVISED JUNE 1995




Figure 13. Automatic-xCBR-Refresh-Cycle Timing





Figure 14. Self-Refresh-Cycle Timing

device symbolization (TMS416169P illustrated)



General Information	1
Selection Guide	2
Definition of Terms	3
DRAMs	4
SDRAM/VRAMs	5
SIMMS	6
EPROMs/OTP PROMs/Flash EEPROMs	7
Military Products	8
Mechanical Data	9
Logic Symbols	10
Quality and Reliability	11
Electrostatic Discharge Guidelines	12

## **Contents**

CHAPTER 5.	SYNCHRO VIDEO RA	SYNCHRONOUS DRAM (SDRAM) VIDEO RANDOM-ACCESS MEMORY (VRAM)						
TMS626402	16777216-bit	(4096K × 4) Synchronous DRAM	5-3					
TMS626802	16777216-bit	(2048K × 8) Synchronous DRAM	5-41					
TMS55160	4194304-bit	(256K × 16) Multiport Video RAM	5-79					
TMS55165	4194304-bit	(256K × 16) Multiport Video RAM	. 5-135					
TMS55161	4194304-bit	(256K × 16) Multiport Video RAM	. 5-191					
TMS55166	4194304-bit	(256K x 16) Multiport Video RAM	. 5-251					

## TMS626402 2097152-WORD BY 4-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

SMOS642A - FEBRUARY 1994 - REVISED JUNE 1995

- Organization . . . 2M × 4 × 2 Banks
- 3.3-V Power Supply (±10% Tolerance)
- Two Banks for On-Chip Interleaving (Gapless Accesses)
- High Bandwidth Up to 100-MHz Data Rates
- Burst Length Programmable to 1, 2, 4, or 8
- Programmable Output Sequence Serial or Interleave
- Chip Select and Clock Enable for Enhanced-System Interfacing
- Cycle-by-Cycle DQ-Bus Mask Capability
- Programmable Read Latency From Column Address
- Self-Refresh Capability
- High-Speed, Low-Noise LVTTL
- Power-Down Mode
- Compatible With JEDEC Standards
- 4K Refresh (Total for Both Banks)
- 2-Bit Prefetch Architecture for High Speed Performance
- Performance Ranges:

	SYNCHE	ONOUS	COMMAND TO	REFRESH
	CLOCK	CYCLE	<b>READ OR WRITE</b>	TIME
	TIE	AE.	COMMAND	INTERVAL
	to	K	tRCD	<b>tREF</b>
	(Mi	N)	(MIN)	(XAM)
TMS626402-1	0 10	ns	30 ns	64 ms
TMS626402-1	2 12.5	ns	35 ns	64 ms
TMS696409-4	E 15	200	40 ne	64 mc

ACTV

## description

The TMS626402 series are high-speed 16777216-bit synchronous dynamic random-access memories organized as two banks of 2097152 words with four bits per word.

All inputs and outputs of the TMS626402 series are compatible with the low-voltage TTL (LVTTL) interface.

The synchronous DRAM employs state-of-the-art EPIC™ (Enhanced Performance Implanted CMOS) technology for high performance, reliability, and low power. All inputs and outputs are synchronized with the CLK input to simplify system design and enhance use with high-speed microprocessors and caches.

DGE PACKAGE	
(TOP VIEW)	

			ì
Vcc [	1	44	∫ v <sub>ss</sub>
NC [	2	43	NC
V <sub>SSQ</sub> [	3	42	Vssc
DQ0 [	4	41	DQ3
Vcca [	5	40	Vccc
NC [	6	39	NC
V <sub>SSQ</sub> [	7	38	Vssc
DQ1 [	8	37	DQ2
Vcca [			Vccc
NC [			NC
NC [		34	NC
$\overline{\mathbf{w}}$			DQM
CAS [			CLK
RAS [	l		CKE
CS [	15	30	NC
A11 [		29	A9
A10 [	17	28	] A8
A0 [	18	27	] A7
A1 [	19	26	] A6
A2 [	20	25	] A5
A3 [	21	24	A4
Vcc [	22	23	] ∨ <sub>SS</sub>
	1		1

PIN	NO	ME	NCI	_AT	UR	E
 -						-

A0-A10	Address Inputs
	A0-A10 Row Addresses
	A0-A9 Column Addresses
	A10 Automatic-Precharge Select
A11	Bank Select
CAS	Column-Address Strobe
CKE	Clock Enable
CLK	System Clock
CS	Chip Select
DQ0-DQ3	SDRAM Data Input/Data Output
DQM	Data/Output Mask Enable
NC	No External Connect
RAS	Row-Address Strobe
Vcc	Power Supply (3.3 V Typ)
Vcco	Power Supply for Output Drivers (3.3 V Typ)
Vss	Ground
Vsso	Ground for Output Drivers
∨ssQ W	Write Enable

The TMS626402 synchronous DRAM is available in a 400-mil, 44-pin surface-mount TSOP (II) package (DGE suffix).

EPIC is a trademark of Texas Instruments Incorporated.



SMOS642A - FEBRUARY 1994 - REVISED JUNE 1995

## operation

All inputs of the '626402 synchronous DRAM are latched on the rising edge of the system (synchronous) clock. The outputs, DQ0-DQ3, are also referenced to the rising edge of CLK. The '626402 has two banks that are accessed independently. A bank must be activated before it can be accessed (read from or written to). Refresh cycles refresh both banks alternately.


Six basic commands or functions control most operations of the '626402:

- Bank activate/row-address entry
- Column-address entry/write operation
- Column-address entry/read operation
- Bank deactivate
- CAS-before-RAS (CBR)
- Self-refresh entry

Additionally, operation can be controlled by three methods: using chip select ( $\overline{CS}$ ) to select/deselect the devices, using DQM to enable/mask the DQ signals on a cycle-by-cycle basis, or using CKE to suspend (or gate) the CLK input. The device contains a mode register that must be programmed for proper operation.

Tables 1 through 3 show the various operations that are available on the '626402. These truth tables identify the commands and/or operations and their respective mnemonics. Each truth table is followed by a legend that explains the abbreviated symbols. An access operation refers to any READ (READ-P) or WRT (WRT-P) command in progress at cycle n. Access operations include the cycle upon which the READ (READ-P) or WRT (WRT-P) command is entered and all subsequent cycles through the completion of the access burst.

## functional block diagram



## operation (continued)

Table 1. Basic-Command Truth Table†

COMMAND	STATE OF BANK(S)	<u>cs</u>	RAS	CAS	w	A11	A10	A9-A0	MNEMONIC
Mode register set	T = deac B = deac	L	L	L	L	×	×	A9=X A8=0 A7=0 A6-A0=V	MRS
Bank deactivate (precharge)	X	L	L	Н	L	BS	L	Χ.	DEAC
Deactivate all banks	Х	· L	L	Н	L	X	Н	Х	DCAB
Bank activate/row-address entry	SB = deac	L	L	Н	н	BS	V	V	ACTV
Column-address entry/write operation	SB = actv	L <sub>.</sub>	н	L	L	BS	L	V	WRT
Column-address entry/write operation with autodeactivate	SB = actv	L	н	L	L	BS	н	v	WRT-P
Column-address entry/read operation	SB = actv	L	Н	L	н	BS	L	v	READ
Column-address entry/read operation with autodeactivate	SB = actv	L	н	L	н	BS	Н	V	READ-P
Burst stop	SB = actv	L	Н	Н	L	Х	х	Х	STOP
No operation	X	L	Н	Н	Н	X	Х	Х	NOOP
Control input inhibit / no operation	Х	Н	Х	×	X	X	X	Х	DESL
CBR refresh‡	T = B = deac	L	L	L	Н	Х	×	х	REFR

<sup>†</sup> For execution of these commands on cycle n, CKE (n) must be high and satisfy t<sub>CESP</sub> from power-down exit (PDE), t<sub>CES</sub> and nCLE from clock-suspend (HOLD) exit, and t<sub>CESP</sub> and t<sub>RC</sub> from self-refresh (SLFR) exit. DQM (n) is a don't care.

L = Logic low

H = Logic high

X = Don't care

/ = Valid

T = Bank T

B = Bank B

actv = Activated

deac = Deactivated

BS = Logic high to select bank T; logic low to select bank B

SB = Bank selected by A11 at cycle n

<sup>‡</sup> CBR or self-refresh entry requires that all banks be deactivated or in an idle state prior to the command entry. Legend:

## TMS626402 2097152-WORD BY 4-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

SMOS642A - FEBRUARY 1994 - REVISED JUNE 1995

## operation (continued)

Table 2. CKE-Use Command Truth Table†

COMMAND	STATE OF BANK(S)	CKE (n-1)	CKE (n)	CS (n)	RAS (n)	CAS (n)	W (n)	MNEMONIC
Self-refresh entry	T = B = deac	н	L	L	L	L	Н	SLFR
Davier davis autoriation d	T = B = no	Н	L	L	Н	Н	Н	PDE
Power-down entry at n + 1	access operation‡	Н	L	Н	X	Х	X	PDE
O. K C II	T = B = self refresh	L	Н	L	Н	Н	Н	-
Self-refresh exit	I = B = Self refresh	L	Н	Н	X	X	X	
Power-down exit	T = B = power down	L	Н	×	х	X	X	
CLK suspend at n + 1	T or B = access operation‡	н	L	×	x	×	х	HOLD
CLK suspend exit at n + 1	T or B = access operation‡	L	н	×	×	×	х	_

<sup>†</sup> For execution of these commands, A0-A11 (n) and DQM (n) are don't cares.

n CLK cycle number

= Logic low L

H Logic highDon't care

Т = Bank T В = Bank B

deac = Deactivated

<sup>‡</sup> An access operation refers to any READ (READ-P) or WRT (WRT-P) command in progress at cycle n. Access operations include the cycle upon which the READ (READ-P) or WRT (WRT-P) command is entered and all subsequent cycles through the completion of the access burst. Legend:

## operation (continued)

Table 3. DQM-Use Command Truth Table†

COMMAND	STATE OF BANK(S)	DQM (n)	DATA IN (n)	DATA OUT (n+2)	MNEMONIC
_	T = deac and B = deac	x	N/A	Hi-Z	
_	T = actv and B = actv (no access operation)‡	×	N/A	Hi-Z	<b>-</b>
Data-in enable	T = write or B = write	L	· v	N/A	ENBL
Data-in mask	T = write or B = write	Н	М	N/A	MASK
Data-out enable	T = read or B = read	L	N/A	٧	ENBL
Data-out mask	T = read or B = read	H	N/A	Hi-Z	MASK

<sup>†</sup> For execution of these commands, CKE (n) must be high and satisfy t<sub>CESP</sub> from power-down exit (PDE), t<sub>CES</sub> and nCLE from clock-suspend (HOLD) exit, and t<sub>CESP</sub> and t<sub>RC</sub> from self-refresh (SLFR) exit. CS (n), RAS (n), CAS (n), W (n), and A0-A11 (n) are don't cares. ‡ An access operation refers to any READ (READ-P) or WRT (WRT-P) command in progress at cycle n. Access operations include the cycle upon which the READ (READ-P) or WRT (WRT-P) command is entered and all subsequent cycles through the completion of the access burst. Legend:

n CLK cycle number

L Logic low

Logic high

H X Don't care

Valid

М = Masked input data

= Not applicable

= Bank T

= Bank B В

= Activated actv

deac = Deactivated

write = Activated and accepting data in on cycle n

read = Activated and delivering data out on cycle n + 2

### SMOS642A - FEBRUARY 1994 - REVISED JUNE 1995

## burst sequence


All data for the '626402 is written or read in a burst fashion; that is, a single starting address is entered into the device and the '626402 internally accesses a sequence of locations based on that starting address. Some of the subsequent accesses after the first can be at preceding as well as succeeding column addresses, depending on the starting address entered. This sequence can be programmed to follow either a serial burst or an interleave burst (see Tables 4 through 6). The length of the burst sequence can be user programmed to be either 1-, 2-, 4-, or 8-bit accesses. After a read burst is completed (as determined by the programmed burst length), the outputs are in the high-impedance state until the next read access is initiated.

	INTERN	AL COLL	MN ADDR	ESS A0	
	DEC	IMAL	BINARY		
	START	2ND	START	2ND	
Ondal	0	1	0	1	
Serial	1	0	1	0	
nachasa ikawa	0	1	0	1	
Interleave	1	0	1 1	0	

**Table 4. 2-Bit Burst Sequences** 

**Table 5. 4-Bit Burst Sequences** 

		INTERNAL COLUMN ADDRESS A1-A0										
		DEC	IMAL			BIN	ARY					
	START	2ND	3RD	4TH	START	2ND	3RD	4TH				
and a second	0	1.	2	3	00	01	10	11				
Ocalel	1	2	3	0	01	10	11	00				
Serial	2	3	0	1	10	11	00	01				
	3	0	1	2	11	00	01	10				
	0	. 1	2	3	00	01	10	11				
Interleave	1	0	3	2	01	00	11	10				
	2	3	0	1	10	11	00	01				
	3	2	1	0	11	10	01	00				



NOTE: For burst sequence of one, subsequent read or write commands must be done at least two clock cycles from initial read or write command (see timing diagram above),

Figure 1. Subsequent Read or Write CMD for BL = 1



## burst sequence (continued)

Table 6. 8-Bit Burst Sequences

						NTERI	VAL C	OLUMI	ADDRE	SS A2-	-A0					
				DECIM	AL				BINARY							
	START	2ND	3RD	4TH	5TH	6TH	7TH	8TH	START	2ND	3RD	4TH	5TH	6TH	7TH	HT8
	0	1	2	3	4	5	6	7	000	001	010	011	100	101	110	111
	1	2	3	4	5	6	7	0	001	010	011	100	101	110	111	000
	2	3	4	- 5	6	7	0	1	010	011	100	101	110	111	000	001
Serial	3	4	5	6	7	0	1	2	011	100	101	110	111	000	001	010
Seliai	4	5	6	7	0	1	2	3	100	101	110	111	000	001	010	011
	5	6	7	0	1	2	3	4	101	110	111	000	001	010	011	100
	6	7	0	1	2	3	4	5	110	111	000	001	010	011	100	101
	7	0	1	2	3	4	5	6	111	000	001	010	011	100	101	110
	0	1	2	3	4	5	6	7	000	001	010	011	100	101	110	111
	1	0	3	2	5	4	7	6	001	000	011	010	101	100	111	110
	2	3	0	1	6	7	4	5	010	011	000	001	110	111	100	101
Interleave	3	2	1	0	7	6	5	4	011	010	001	000	111	110	101	100
IIItorioavo	4	5	6	7	0	1	2	3	100	101	110	111	000	001	010	011
	5	4	7	6	1	0	3	2	101	100	111	110	001	000	011	010
	6	7	4	5	2	3	0	1	110	111	100	101	010	011	000	001
	7	6	5	4	3	2	1	0	111	110	101	100	011	010	001	000

## latency

The beginning data-output cycle of a read burst can be programmed to occur 1, 2, or 3 CLK cycles after the read command (see setting the mode register). This feature allows the user to adjust the '626402 to operate in accordance with the system's capability to latch the data output from the '626402. The delay between the READ command and the beginning of the output burst is known as read latency (also known as CAS latency). After the initial output cycle begins, the data burst occurs at the CLK frequency without any intervening gaps. Use of minimum read latencies is restricted based on the particular maximum frequency rating of the '626402.

There is no latency for data-in cycles (write latency). The first data-in cycle of a write burst is entered at the same rising edge of CLK on which the WRT command is entered. The write latency is fixed and not determined by the mode-register contents.

## two-bank operation

The '626402 contains two independent banks that can be accessed individually or in an interleaved fashion. Each bank must be activated with a row address before it can be accessed. Each bank must then be deactivated before it can be activated again with a new row address. The bank-activate/row-address-entry command (ACTV) is entered by holding RAS low, CAS high, W high, and A11 valid on the rising edge of CLK. A bank can be deactivated either automatically during a READ (READ-P) or a WRT (WRT-P) command or by use of the deactivate-bank (DEAC) command. Both banks can be deactivated at once by use of the DCAB command (see Table 1 and the bank deactivation description).

## two-bank row-access operation

The two-bank feature allows the user to access information on random rows at a higher rate of operation than is possible with a standard DRAM. This is accomplished by activating one bank with a row address, and while the data stream is being accessed to/from that bank, activating the second bank with another row address.



## TMS626402 2097152-WORD BY 4-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

SMOS642A - FEBRUARY 1994 - REVISED JUNE 1995

## two-bank row-access operation (continued)

When the data stream to/from the first bank is complete, the data stream to/from the second bank can begin without interruption. After the second bank is activated, the first bank can be deactivated to allow the entry of a new row address for the next round of accesses. In this manner, operation can continue in an interleaved fashion. Figure 27 is an example of two-bank row interleaving with automatic deactivate for the case of a read latency of 3 and a burst length of 8.

## two-bank column-access operation

The availability of two banks allows the access of data from random starting columns between banks at a higher rate of operation. After activating each bank with a row address (ACTV command), A11 can be used to alternate READ or WRT commands between the banks to provide gapless accesses at the CLK frequency, provided all specified timing requirements are met. Figure 28 is an example of two-bank column interleaving with a read latency of 3 and a burst length of 2.

## bank deactivation (precharge)

Both banks can be simultaneously deactivated (placed in precharge) by using the DCAB command. A single bank can be deactivated by using the DEAC command. The DEAC command is entered identically to the DCAB command except that A10 must be low and A11 selects the bank to be precharged as shown in Table 1. A bank can also be deactivated automatically by using A10 during a READ or WRT command. If A10 is held high during the entry of a READ or WRT command, the accessed bank (selected by A11) automatically deactivates upon completion of the access burst. If A10 is held low during READ or WRT command entry, that bank remains active following the burst. The READ and WRT commands with automatic deactivation are denoted as READ-P and WRT-P.

## chip select (CS)

CS can be used to select or deselect the '626402 for command entry, which might be required for multiple memory-device decoding. If CS is held high on the rising edge of CLK (DESL command), the device does not respond to RAS, CAS, or W until the device is selected again. Device select is accomplished by holding CS low on the rising edge of CLK. Any other valid command can be entered simultaneously on the same rising CLK edge of the select operation. The device can be selected/deselected on a cycle-by-cycle basis (see Tables 1 and 2). The use of CS does not affect an access burst that is in progress; the DESL command can only restrict RAS, CAS, and W input to the '626402,

## data/output mask

Masking of individual data cycles within a burst sequence can be accomplished by use of the MASK command (see Table 3). If DQM is held high on the rising edge of CLK during a write burst, the incident data word (referenced to the same rising edge of CLK) on DQ0-DQ3 is ignored. If DQM is held high on the rising edge of CLK for a read burst, DQ0-DQ3 referenced to the second rising edge of CLK are in the high-impedance state. The application of DQM to data output cycles (READ burst) involves a latency of two CLK cycles, but the application of DQM to data-in cycles (WRITE burst) has no latency. The MASK command (or its opposite, the ENBL command) is performed on a cycle-by-cycle basis, allowing the user to gate any individual data cycle or cycles within either a read- or a write-burst sequence. Figure 31 shows an example of data/output masking.

NOTE: Data masking using DQM input is not supported when the mode register is set for read latency of one and burst length of one. If the mode register is in this mode, the DQM pin should be held low.

## CLK suspend/power-down mode

For normal device operation, CKE should be held high to enable CLK. If CKE goes low during the execution of a READ (READ-P) or WRT (WRT-P) operation, the state of the DQ bus at the immediate next rising edge of CLK is frozen at its current state, and no further inputs are accepted until CKE is returned high.



SMOS642A - FEBRUARY 1994 - REVISED JUNE 1995


## CLK suspend/power-down mode (continued)

This CLK suspend/power-down mode is known as a CLK suspend operation, and its execution is denoted as a HOLD command. The device resumes operation from the point at which it was placed in suspension, beginning with the second rising edge of CLK after CKE is returned high.

If CKE is brought low when no READ (READ-P) or WRT (WRT-P) command is in progress, the device enters power-down mode. If both banks are deactivated when power-down mode is entered, power consumption is reduced to the minimum. Power-down mode can be used during row-active or CBR-refresh periods to reduce input-buffer power. After power-down mode has been entered, no further inputs are accepted until CKE returns high. To ensure data in the device remains valid during the power-down mode, the self-refresh command (SLRF) must be executed concurrently with the power-down entry command (PDE). When exiting power-down mode, new commands can be entered on the first CLK edge after CKE returns high, provided that the setup time (t<sub>CESP</sub>) is satisfied. Table 2 shows the command configuration for a CLK suspend/power-down operation, and Figures 18 and 19 show an example of the procedure.


## setting the mode register

The '626402 contains a mode register that the user shoud program with the read latency, the burst type, and the burst length. This is accomplished by executing an MRS command with the information entered on address lines A0–A8. A logic 0 should always be entered on A7 and A8, but A9–A11 are don't-care entries for the '626402. Figure 2 shows the valid combinations for a successful MRS command. Only valid addresses allow the mode register to be changed. If the addresses are not valid, the previous contents of the mode register remain unaffected. The MRS command is executed by holding RAS, CAS, and W low, and the input-mode word valid on A0–A8 on the rising edge of CLK (see Table 1). The MRS command can be executed only when both banks are deactivated.



RI	EGISTI BITS		READ LATENCY‡				
A6	A5	A4	LATENCY+				
0	0	1	1				
0	1.	0	2				
0	1	1	3				

<sup>†</sup> All other combinations are reserved.



§ All other combinations are reserved.

Figure 2. Mode-Register Programming

<sup>\*</sup>Refer to timing requirements for minimum valid-read latencies based on maximum frequency rating.

## TMS626402 2097152-WORD BY 4-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

SMOS642A - FEBRUARY 1994 - REVISED JUNE 1995

#### refresh

The '626402 must be refreshed at intervals not exceeding  $t_{REF}$  (see timing requirements) or data cannot be retained. Refresh can be accomplished by performing a read or write access to every row in both banks, by performing 4096  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  (REFR) commands, or by placing the device in self refresh. Regardless of the method used, refresh must be accomplished before  $t_{RFF}$  has expired.

## CAS-before-RAS (CBR) refresh

Before performing a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh, both banks must be deactivated (placed in precharge). To enter a REFR command,  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  must be low and  $\overline{\text{W}}$  must be high upon the rising edge of CLK (see Table 1). The refresh address is generated internally such that after 4096 REFR commands, both banks of the '626402 are refreshed. The external address and bank select (A11) are ignored. The execution of a REFR command automatically deactivates both banks upon completion of the internal CBR cycle. This allows consecutive REFR-only commands to be executed, if desired, without any intervening DEAC commands. The REFR commands do not necessarily have to be consecutive, but all 4096 must be completed before  $t_{\text{RFF}}$  expires.

#### self refresh

To enter self refresh, both banks of the '626402 must first be deactivated and a SLFR command must be executed (see Table 2). The SLFR command is identical to the REFR command except that CKE is low. For proper entry of the SLFR command, CKE is brought low for the same rising edge of CLK that  $\overline{RAS}$  and  $\overline{CAS}$  are low and  $\overline{W}$  is high. CKE must be held low to stay in self-refresh mode. In the self-refresh mode, all refreshing signals are generated internally for both banks with all external signals (except CKE) being ignored. Data can be retained by the device automatically for an indefinite period when power is maintained (consumption is reduced to a minimum). To exit self-refresh mode, CKE must be brought high. New commands are issued after trachas expired. If CLK is made inactive during self refresh, it must be returned to an active and stable condition before CKE is brought high to exit self refresh (see Figure 21).

Upon exiting self-refresh, the normal refresh scheme must begin immediately. If the burst-refresh scheme is used, 4096 REFR commands must be executed before continuing with normal device operations. If a distributed-refresh scheme utilizing CBR is used (e.g., two rows every 32 µs), the first set of refreshes must be performed before continuing with normal device operation. This ensures that the SDRAM is fully refreshed.


## interrupted bursts

A read or write can be interrupted before the burst sequence has been completed with no adverse effects to the operation. This is accomplished by entering certain superseding commands as listed in Tables 7 and 8, provided that all timing requirements are met. The command interrupting either a read or write burst must be entered only on an even number of cycles (2n rule) from the initial burst command (nCCD). nCCD is defined as the number of clock cycles from the initial command to the interrupting command. In the case when the number of clock cycles between a read/write command and the following command is greater than the burst length, the "2n rule" and nCCD does not apply. A DEAC command is considered an interrupt only if it is issued to the same bank as the preceding READ or WRITE command. The interruption of READ-P and WRT-P operations is not supported.

## interrupted bursts (continued)


**Table 7. Read-Burst Interruption** 

INTERRUPTING COMMAND	EFFECT OR NOTE ON USE DURING READ BURST
DEAC, DCAB	The DQ bus is placed in the high-impedance state when nHZP cycles are satisfied or upon completion of the read burst, whichever occurs first (see Figures 5 and 21).
WRT, WRT-P	The WRT command immediately supersedes the read burst in progress, but DQM must be high nDOD+1 and nDOD cycles previous to the WRT (WRT-P) command (see Figure 4).
READ, READ-P	Current output cycles continue until the programmed latency from the superseding READ (READ-P) command is met, and new output cycles begin (see Figure 3).
STOP	The DQ bus is placed in the high-impedance state two clock cycles after the stop command is entered or upon completion of the read burst, whichever occurs first. The bank remains active. A new read or write command cannot be entered for at least two cycles after the STOP command (see Figure 5).



NOTE A: For the purposes of this example, read latency = 2 and burst length > 2.

Figure 3. Read Burst Interrupted by Read Command



NOTES: A. For the purposes of this example, read latency = 2 and burst length > 2.


B. DQM is held high for 2 CLK cycles (2 rising edges). DQM is held high for nDOD+1 to mask out bit prior to interrupting WRT command. DQM is held high for nDOD as specified spec.

Figure 4. Read Burst Interrupted by Write Command




SMOS642A - FEBRUARY 1994 - REVISED JUNE 1995

## interrupted bursts (continued)



NOTE A: For this example, read latency = 2 and burst length > 2.

Figure 5. Read Burst Interrupted by STOP Command



NOTE A: For this example, read latency = 3 and burst length > 2.


Figure 6. Read Burst Interrupted by DEAC Command

SMOS642A - FEBRUARY 1994 - REVISED JUNE 1995

## interrupted bursts (continued)


**Table 8. Write-Burst Interruption** 

INTERRUPTING COMMAND	EFFECT OR NOTE ON USE DURING WRITE BURST
DEAC, DCAB	The DEAC/DCAB command immediately supersedes the write burst in progress. DQM must be used to mask the DQ bus such that the write-recovery specification (tRWL) is not violated by the interrupt (see Figure 10).
WRT, WRT-P	The new WRT (WRT-P) command and data in immediately supersede the write burst in progress (see Figure 8).
READ, READ-P	Data in on previous cycle is written. No further data input is accepted (see Figure 7).
STOP	The data on the input pins at the time of the burst STOP command is not written, and no further data is accepted. The bank remains active. A new read or write command cannot be entered for at least two cycles after the STOP command (see Figure 9).



NOTE A: For this example, read latency = 2 and burst length > 2.


Figure 7. Write Burst Interrupted by Read Command



NOTE A: For this example, burst length > 2.


Figure 8. Write Burst Interrupted by Write Command





NOTE A: For tthis example, burst length > 2.

Figure 9. Write Burst Interrupted by STOP Command



NOTE A: For this example, read latency = 2, burst length > 2, and tCK = tRWL.

Figure 10. Write Burst Interrupted by DEAC/DCAB Command

## power up

Device initialization should be performed after a power up to the full V<sub>CC</sub> level. After power is established, a 200-us interval is required (with no inputs other than CLK). After this interval, both banks of the device must be deactivated. Eight REFR commands must be performed, and the mode register must be set to complete the device initialization.



## TMS626402 2097152-WORD BY 4-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

SMOS642A - FEBRUARY 1994 - REVISED JUNE 1995

absolute maximum ratings over operating free-air temperature ra	ange (unless otherwise noted)†
Supply voltage range, V <sub>CC</sub>	– 0.5 V to 4.6 V
Supply voltage range for output drivers, VCCQ	– 0.5 V to 4.6 V
Voltage range on any pin (see Note 1)	– 0.5 V to 4.6 V
Short-circuit output current	
Power dissipation	
Operating free-air temperature range, TA	0°C to 70°C
	- 55°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	3	3.3	3.6	٧
Vccq	Supply voltage for output drivers	3	3.3	3.6	٧
VSS	Supply voltage		0		٧
VSSQ	Supply voltage for output drivers		0		٧
V <sub>IH</sub>	High-level input voltage	2		V <sub>CC</sub> + 0.3	٧
V <sub>IL</sub>	Low-level input voltage	- 0.3		0.8	<b>V</b> .
T <sub>A</sub>	Operating free-air temperature	0		70	င့

### electrical characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted) (see Note 2)

						'62640	2-10	'62640	2-12	'62640	02-15	
	PARAMETER		IESI	CONDITIONS		MIN	MAX	MIN	MAX	MIN	MAX	UNI
Vон	High-level output voltage	I <sub>OH</sub> = -2 mA				2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA					0.4		0.4		0.4	٧
lj .	Input current (leakage)	0 ∧ < ∧ <sup>l</sup> < ∧ <sup>C</sup> C	; + 0.3 V, A	All other pins = 0 V	to V <sub>CC</sub>		±10		±10		±10	μ/
lo	Output current (leakage)	0 V < VO < VC	C + 0.3 V, C	Output disabled			±10		±10		±10	μ
				1 bank active	Burst length = 1 or 2		90		80		70	
	Aaa aaad as usita austant	t <sub>RC</sub> = MIN,	tCK = MIN,	I Darik active	Burst length = 4 or 8		110		100		90	m
ICC1	Average read or write current	Read latency =	: 3	2 banks active	Burst length = 1 or 2		150		120		100	111
				interleaving	Burst length = 4 or 8		170		140		130	
			CKE=VIH, S	See Note 3			16		16		16	
		Both banks deactivated	CKE=VIL				2		2		2	
lcc2	Standby current	4040474.04	CKE = 0 V (CN	NOS)			1		1		1	m
		One or both banks active	CKE = V <sub>IL</sub>				6		6		6	
Іссз	Consecutive CBR commands	t <sub>RC</sub> = MIN					90.		80		70	m
1					Read latency = 1		70	1 1	60		50	
CC4	Burst current, gapless burst	ACTV not allow 2-bank interlea		CK = MIN,	Read latency = 2		100		90		80	m
					Read latency = 3	-	140		120		100	
1.5		CKE = VIL					2		2		2	
ICC6	Self-refresh current	CKE = 0 V (CN	(OS)				1	1 102	1		1	m

TMS626402
2097 152-WORD BY 4-BIT BY 2-BANK
SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
SMOSS42A-FEBRUARY 1984 - REVISED JUNE 1986

NOTES: 2. All specifications apply to the device after power-up initialization.

3. All control and address inputs must be stable and valid.

### capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 4)

		MIN	MAX	UNT
C <sub>i(S)</sub>	Input capacitance, CLK		7	pF
Ci(AC)	Input capacitance, A0-A11, CS, DQM, RAS, CAS, W		5	pF
C <sub>i(E)</sub>	Input capacitance, CKE		5	pF
Co	Output capacitance		8	рF

NOTE 4:  $V_{CC} = 3.3 \pm 0.3 \text{ V}$  and bias on pins under test is 0 V.

### ac timing requirements over recommended ranges of supply voltage and operating free-air temperature $\dagger^{\ddagger}$

			'62640	2-10	'62640	2-12	'62640	2-15	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNII
		Read latency = 1	30		36		40		
t <sub>CK</sub>	Cycle time, CLK (system clock)	Read latency = 2	15	Ţ.	18		20		ns
		Read latency = 3	10	7	12		15		
t <sub>CKH</sub>	Pulse duration, CLK (system clock) high	h	3		3.5		4		ns
tCKL	Pulse duration, CLK (system clock) low		3		3.5		4		ns
		Read latency = 1		29		33		38	
tAC	Access time, CLK † to data out (see Note 5)	Read latency = 2		14		15		18	ns
	(566 14016 3)	Read latency = 3		9		10	1	12	
tон	Hold time, CLK † to data out		3		3		3		ns
tLZ .	Delay time, CLK to DQ in the low-imped (see Note 6)	dance state	0		0		0		ns
		Read latency = 1		20		20		20	
<sup>t</sup> HZ	Delay time, CLK to DQ in the high-impedance state (see Note 7)	Read latency = 2	· · · · · · · · · · · · · · · · · · ·	12		13		. 14	ns
	nigh-impedance state (see Note 7)	Read latency = 3	: 1	9		10		11	
tDS	Setup time, data in		2		2		2		ns
t <sub>AS</sub>	Setup time, address		2		2		2		ns
tcs	Setup time, control input (CS, RAS, CA	S, W, DQM)	2		2		2		ns
tCES	Setup time, CKE (suspend entry/exit, po	ower-down entry)	2		2		2		ns
tCESP	Setup time, CKE (power-down/self-refre	sh exit) (see Note 8)	8		10		12		ns
<sup>t</sup> DH	Hold time, data in		2		3		4		ns
t <sub>AH</sub>	Hold time, address		2		3		4		ns
t <sub>CH</sub>	Hold time, control input (CS, RAS, CAS	, W, DQM)	2		3		4.		ns
<sup>t</sup> CEH	Hold time, CKE		2		3		4		ns
<sup>t</sup> RC	REFR command to ACTV, MRS, REFR ACTV command to ACTV, MRS, REFR Self-refresh exit to ACTV, MRS, REFR	or SLFR command;	100		110		125		ns

<sup>†</sup> See Parameter Measurement Information for load circuits



<sup>‡</sup> All references are made to the rising transition of CLK, unless otherwise noted.

NOTES: 5. t<sub>AC</sub> is referenced from the rising transition of CLK that is previous to the data-out cycle. For example, the first data-out t<sub>AC</sub> is referenced from the rising transition of CLK that is read latency – 1 cycles after the READ command. An access time is measured at output reference level 1.4 V.

<sup>6.</sup> t<sub>\(\subset\)</sub> is measured from the rising transition of CLK that is read latency - 1 cycles after the READ command.

<sup>7.</sup> tHZ (max) defines the time at which the outputs are no longer driven and is not referenced to output voltage levels.

If tCESP > tCK, NOOP or DESL commands must be entered until tCESP is met. CLK must be active and stable (if CLK was turned
off for power down) before CKE is returned high.

ac timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)  $^{\dagger\pm}$ 

			'62640	2-10	'6264	12-12	'62640	2-15	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tRAS	ACTV command to DEAC or	DCAB command	60	100 000	70	100 000	80	100 000	ns
tRCD	ACTV command to READ or		30	100 000	35	100 000	40	100 000	ns
tRP	DEAC or DCAB command to or REFR command		40		40		45		ns
<sup>t</sup> APR	Final data out of READ-P of MRS, SLFR, or REFR comm				t <sub>RP</sub> + (nE	P×tCK)		-	ns
******	Final data in of WRT-P operation to ACTV, MRS,	Burst length = 1	1 clock+60		1 clock+60		1 clock+75		ns
<sup>t</sup> APW	SLFR, or REFR command (see Note 10)	Burst length > 1	60		60		75		10
	Final data in to DEAC or	Burst length = 1	1 clock+20		1 clock+20	-	1 clock+30	_	
<sup>t</sup> RWL	DCAB command (see Note 11)	Burst length > 1	20		20		30		ns
<sup>t</sup> RRD	ACTV command for one bank for the other bank	to ACTV command	20		25		30		ns
tŢ	Transition time, all inputs (se	e Note 9)	1	5	1	5	1	5	ns
t <sub>REF</sub>	Refresh interval			64		64		64	ms

<sup>†</sup> See Parameter Measurement Information for load circuits

NOTES: 9. Transition time, t<sub>T</sub>, is measured between V<sub>IH</sub> and V<sub>IL</sub>.

10. for BL=1only

SPEED

-10, -12 = tAPW is 60 ns from first unsuspended clock edge after last data in

-15 = tAPW is 80 ns from first unsuspended clock edge after last data in

11. for BL = 1 only

SPEED

-10,  $-12 = t_{RWL}$  is 20 ns from first unsuspended clock edge after last data in

-15 = tRWL is 30 ns from first unsuspended clock edge after last data in

<sup>‡</sup> All references are made to the rising transition of CLK, unless otherwise noted.

### TMS626402 2097152-WORD BY 4-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

SMOS642A - FEBRUARY 1994 - REVISED JUNE 1995

### clock timing requirements over recommended ranges of supply voltage and operating free-air temperature†

			'6264	02-10	'6264	02-12	'62640	)2-15	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT‡
		Burst length = 1, Read latency = 1	- 1		1		1		
l		Burst length = 1, Read latency = 2	0		0		0		cycles
nEP	Final data out to DEAC or	Burst length = 1, Read latency = 3	-1		-1		-1		
ner	DCAB command	Burst length > 1, Read latency = 1	0		0		0		
		Burst length > 1, Read latency = 2	-1		-1		-1		cycles
		Burst length > 1, Read latency = 3	-2		-2		-2		
	DEAC or DCAB interrupt of	Read latency = 1	1		1		1		
nHZP	data out burst to DQ in the high-impedance state	Read latency = 2	2		2		2		cycles
	(see Note 12)	Read latency = 3	3		3		3		
nCCD	READ or WRT command to inte DCAB command (i = 1, 2, 3,	rrupting STOP, READ, WRT, DEAC, or .) (see Note 13)	21		. 2i		<b>2</b> i		cycles
nCWL	Final data in to READ or WRT	Burst length = 1	2		2		2		cycles
NCVVL	command in either bank	Burst length > 1	1		1		1		cycles
nWCD	WRT command to first data in		0	0	0	0	0	0	cycles
nDID	ENBL or MASK command to da	ita in	0	0	0	0	0	0	cycles
nDOD	ENBL or MASK command to da	ita out	2	2	2	2	. 2	2	cycles
nCLE	HOLD command to suspended HOLD operation exit to entry of		1	1	1	1	1	1	cycles
nRSA	MRS command to ACTV, REFR	R, SLFR, or MRS command	2		2		2		cycles
nCDD	DESL command to control input	t inhibit	0	0	0	0	0	0	cycles
nBSD	STOP command to READ or W	RT command	2		2		2		cycles

<sup>†</sup> All references are made to the rising transition of CLK, unless otherwise noted.

<sup>‡</sup> A CLK cycle can be considered as contributing to a timing requirement for those parameters defined in cycle units only when not gated by CKE (those CLK cycles occurring during the time when CKE is asserted low).

NOTES: 12. A data-out burst can be interrupted only on an even number of clock cycles after the initial READ command is entered (refer to

<sup>13.</sup> A read or write burst can be interrupted only at an even number of clock cycles after entry of the initial READ or WRT command. The nCCD parameter is only required in the case of a burst interruption.

Table 9. Number of Cycles Required to Meet Minimum Specification for Key Timing Parameters


				TMS	62640	2-10		T	MS626	5402-1	2	TMS	62640	2-15	UNIT
	Operating frequency		100	80	66	50	33	80	66	50	33	66	50	33	MHz
†CK	Cycle time, CLK (system clock)		10	12	15	20	30	12	15	20	30	15	20	30	ns
	KEY PARAMI	TER					NUME	BER OF	CYCL	ES RE	QUIRE	D	1.5		
	Read latency, minimum programmed	/alue	3	3	2	2	1	3	3	2	2	3	2	2	cycles
†RCD	ACTV command to READ or WRT cor	nmand	3	3	2	2	. 1	3	3	2	2	3	2	2	cycles
†RAS	ACTV command to DEAC or DCAB co	ommand	6	5	4	3	2	6	5	4	3	6	4	3	cycles
tRP	DEAC or DCAB command to ACTV, M	IRS, SLFR, or REFR command	4	4	3	2	2	4	3	2	2	4	3	2	cycles
t <sub>RC</sub>	REFR command to ACTV, MRS, SLFF to ACTV, MRS, SLFR, or REFR comm		10	9	7	5	4	10	8	6	4	9	7	5	cycles
	Final data in to DEAC or DCAB	Burst length = 1	3	3	3	2	2	3	3	2	2	3	3	2	cycles
<sup>t</sup> RWL	command	Burst length > 1	2	2	2	1	1	2	2	1	1	2	2	1	cycles
tRRD	ACTV command for one bank to ACTV	command for the other bank	2	2	2	1	1	3	2	2	1	2	2	1	cycles
		Burst length = 1, Read latency = 1	1	-	_	1	3	1	1	_	-	-	-	1	cycles
		Burst length = 1, Read latency = 2	1	_	3	2	2	-	1	2	2	ı	3	2	cycles
1	Final data out of READ-P operation to ACTV. MRS. SLFR. or REFR	Burst length = 1, Read latency = 3	3	3	2	1	1	3	2	1	1	3	2	1	cycles
TAPR	command	Burst length > 1, Read latency = 1	ı	_	_		2	-		_	_	-		1	cycles
		Burst length > 1, Read latency = 2	ı	_	2	1	1	ı	-	1 .	1	Ī	2	1	cycles
		Burst length > 1, Read latency = 3	2	2	1	0	0	2	1	0	0	2	1	0	cycles
	Final data in of WRT-P operation to ACTV, MRS, SLFR, or REFR	Burst length = 1	7	6	5	4	3	6	5	4	3	6	5	4	cycles
tAPW	command	Burst length > 1	6	5	4	3	2	5	4	3	2	5	4	3	cycles

TMS626402
2097 152-WORD BY 4-BIT BY 2-BANK
SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
SMOSS4ZA- FEBRUARY 1994 - REVISED JUNE 1995




### general information for ac timing measurements

The ac timing measurements are based on signal rise and fall times equal to 1 ns ( $t_T = 1$  ns) and a midpoint reference level of 1.4 V for LVTTL. For signal rise and fall times greater than 1 ns, the reference level should be changed to  $V_{IH}$  min and  $V_{IL}$  max instead of the midpoint level. All specifications referring to READ commands are also valid for READ-P commands unless otherwise noted. All specifications referring to WRT commands are also valid for WRT-P commands unless otherwise noted. All specifications referring to consecutive commands are specified as consecutive commands for the same bank unless otherwise noted.



NOTE A: CL includes probe and fixture capacitance.

Figure 11. Load Circuits



NOTE A: For this example, assume read latency = 3 and burst length > 1.

Figure 12. nEP, Final Data Output to DEAC or DCAB Command





Figure 13. Output Parameters



NOTE A: tRRD is specified for command execution in one bank to command execution in the other bank.

Figure 14. Command-to-Command Parameters






Figure 15. Input-Attribute Parameters



NOTE A: For this example, assume read latency = 2 and burst length = 2.


Figure 16. DQ Masking





NOTE A: For this example, assume read latency = 2 and burst length = 2.

Figure 17. Read-Automatic Deactivate (Autoprecharge)



NOTE A: For this example, the burst length = 2.

Figure 18. Write-Automatic Deactivate (Autoprecharge)

### PARAMETER MEASUREMENT INFORMATION




Figure 19. CLK-Suspend Operation





Figure 20. Power-Down Operation



NOTE A: Assume both banks are previously deactivated.

Figure 21. Self-Refresh Entry/Exit





Figure 22. Write Burst Followed by DEAC/DCAB-Interrupted Read



BURST TYPE	BANK	ROW		BURST	CYCLE	
(D/Q)	(B/T)	ADDR	а	b	C	d
Q	Т	R0	C0†	C0 + 1	C0 + 2	C0 + 3

†Column-address sequence depends on programmed burst type and C0 (seeTable 5).


NOTE A: This example illustrates minimum tpcp and nEP for the '626402-10 at 100 MHz, the '626402-12 at 80 MHz, and the '626402-15 at 66 MHz.

Figure 23. Read Burst (read latency = 3, burst length = 4)

## PARAMETER MEASUREMENT INFORMATION

2097152-WORD SYNCHRONOUS DYNAMIC RANDO






BURST TYPE	BANK	ROW				BURST	CYCLE			
(D/Q)	(B/T)	ADDR	a	ь	C	đ	•	1	g	h
D	Т	R0	Co†	C0 + 1	C0 + 2	C0+3	C0 + 4	C0 + 5	C0 + 6	C0 + 7

† Column-address sequence depends on programmed burst type and C0 (see Table 6).

NOTE A: This example illustrates minimum thul for the '626402-10 at 100 MHz, the '626402-12 at 80 MHz, and the '626402-15 at 66 MHz.

Figure 24. Write Burst (burst length = 8)

### PARAMETER MEASUREMENT INFORMATION 2-BANK ANDOM-ACCESS MEMORY




† Column-address sequence depends on programmed burst type and C0 (see Table 4).

Figure 25. Write-Read Burst (read latency = 3, burst length = 2)

2097152-WORD SYNCHRONOUS DYNAMIC RANDO

<sup>‡</sup> Column-address sequence depends on programmed burst type and C1 (see Table 4). NOTE A: This example illustrates minimum tRCD for the '626402-10 at 100 MHz, the '626402-12 at 80 MHz, and the '626402-15 at 66 MHz.



152-WORD BY 4-BIT BY 2-BANK HRONOUS DYNAMIC RANDOM-ACCESS MEMORY A-FEBRUARY 1994 - REVISED JUNE 1995


PARAMETER MEASUREMENT INFORMATION

† Column-address sequence depends on programmed burst type and C0 (see Table 6).

NOTE A: This example illustrates minimum t<sub>RCD</sub> for the '626402-10 at 100 MHz, the '626402-12 at 80 MHz, and the '626402-15 at 66 MHz.

Figure 26. Read-Write Burst With Automatic Deactivate (read latency = 3, burst length = 8)

<sup>‡</sup> Column-address sequence depends on programmed burst type and C1 (see Table 6).



BUR TYP	ST	BANK	ROW						4.		-		BURST	CYCL	E								
(D/C	Q)	(B/T)	ADDR	a	b	C	d	•	- f	g	h	i	1	, k	1	m	n	0	р	q	r	8	
Q	1	В	R0	Cot	C0+1	C0+2	C0+3	C0+4	C0 + 5	C0+6	C0+7												
QQ		T B	R1 R2						_			C1Ŧ	C1+1	C1+2	C1+3	C1+4	C1+5	C1+6	C1+7	C2 <sup>§</sup>	C2+1	C2+2	


SYNCHRONOUS DYNAMIC

- † Column-address sequence depends on programmed burst type and C0 (see Table 6).
- Column-address sequence depends on programmed burst type and C1 (see Table 6).
- § Column-address sequence depends on programmed burst type and C2 (see Table 6).

NOTE A: This example illustrates minimum thco for the '626402-10 at 100 MHz, the '626402-12 at 80 MHz, and the '626402-15 at 66 MHz.

Figure 27. Two-Bank Row-Interleaving Read Bursts With Automatic Deactivate (read latency = 3, burst length = 8)

# BY 4-BIT BY 2-BANK DYNAMIC RANDOM-ACCESS MEMORY 94-REVISED JUNE 1995 PARAMETER MEASUREMENT INFORMATION



BURST TYPE	BANK	ROW				BURST	CYCLE			
(D/Q)	(B/T)	ADDR	a	b	c	d	e	f	•••	•••
Q	В	R0	C0 <sup>†</sup>	C0 + 1						
Q .	Т	R1			C1‡	C1 + 1				
Q	В	R0					C2§	C2 + 1		
	• • • •	•••							•••	• • • •

<sup>†</sup> Column-address sequence depends on programmed burst type and C0 (see Table 4).

Figure 28. Two-Bank Column-Interleaving Read Bursts (read latency = 3, burst length = 2)

<sup>‡</sup> Column-address sequence depends on programmed burst type and C1 (see Table 4).

<sup>§</sup> Column-address sequence depends on programmed burst type and C2 (see Table 4).

### **BURST BANK** ROW **BURST CYCLE** TYPE (D/Q) (B/T) **ADDR** h cot Q В R0 C0+1 C0+2 C0+3 C1‡ C1+1 D R1 C1+2 C1+3

**ACTV T** 

† Column-address sequence depends on programmed burst type and C0 (see Table 5). ‡ Column-address sequence depends on programmed burst type and C1 (see Table 5).


NOTE A: This example illustrates a minimum t<sub>RCD</sub> and nEP read burst, and a minimum t<sub>RWL</sub> write burst for the '626402-10 at 100 MHz, the '626402-12 at 80 MHz, and the '626402-15 at 66 MHz.

Figure 29. Read-Burst Bank B, Write-Burst Bank T (read latency = 3, burst length = 4)

PARAMETER MEASUREMENT INFORMATION

## C RANDOM-ACCESS MEMORY

### HRONOUS 3-FEBRUARY 19 PARAMETER MEASUREMENT INFORMATION



BURST TYPE	BANK	ROW			•	BURST	CYCLE			
(D/Q)	(B/T)	ADDR	2	ь	C	ď	•	f	g	h
D Q	T B	R0 R1	C0†	C0+1	C0+2	C0+3	C1‡	C1+1	C1+2	C1+3

<sup>†</sup> Column-address sequence depends on programmed burst type and C0 (see Table 5).

Figure 30. Write-Burst Bank T, Read-Burst Bank B With Automatic Deactivate (read latency = 3, burst length = 4)

<sup>‡</sup> Column-address sequence depends on programmed burst type and C1 (see Table 5).

NOTE A: This example illustrates minimum nCWL for the '626402-10 at 100 MHz, the '626402-12 at 80 MHz, and the '626402-15 at 66 MHz.

### **ACTV T READ T** WRT B **DCAB** DQ0-DQ3 DQM RAS CAS A0-A9 CKE

BURST TYPE	BANK	ROW				BURST	CYCLE			
(D/Q)	(B/T)	ADDR	a	b	c	d	<b>e</b> .	t t	g	h
QΩ	T B	R0 R1	Cot	C0+1	C0+2	C0+3	C1‡	C1+1	C1+2	C1+3

**ACTV B** 


Figure 31. Use Of DQM for Output and Data-In Cycle Masking (read-burst bank T, write-burst bank B, deactivate all banks) (read latency = 2, burst length = 4)

PARAMETER MEASUREMENT INFORMATION

2097152-WORD SYNCHRONOUS DYNAMIC RANDO

<sup>†</sup> Column-address sequence depends on programmed burst type and C0 (see Table 5). ‡ Column-address sequence depends on programmed burst type and C1 (see Table 5).

NOTE A: This example illustrates a minimum t<sub>RCD</sub> read burst and minimum t<sub>RWL</sub> write burst for the '626402-10 at 100 MHz, the '626402-12 at 80 MHz, and the '626402-15 at 66 MHz.




† Column-address sequence depends on programmed burst type and C0 (see Table 6).

NOTE A: This example illustrates minimum toc, toch, nEP, and top for the '626402-10 at 100 MHz, the '626402-12 at 80 MHz, and the '626402-15 at 66 MHz.

Figure 32. Refresh Cycles (refreshes followed by read burst followed by refresh) (read latency = 2, burst length = 8)

**ACTV B** 

WRT-PB



† Column-address sequence depends on programmed burst type and C0 (see Table 5).

NOTES: B. This example illustrates minimum tpcp for the '626402-10 at 100 MHz, the '626402-12 at 80 MHz, and the '626402-15 at 66 MHz.


C. Refer to Figure 1

DCAB

Figure 33. Mode-Register Programming (deactivate all, mode program, write burst with automatic deactivate) (read latency = 2, burst length = 4)

2097152-WORD BY 4-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY SMOS842A- FEBRUARY 1994 - REVISED JUNE 199





7152-WORD BY 4-BIT

HRONOUS D

IC RANDOM-ACCESS MEMORY

PARAMETER MEASUREMENT INFORMATION

Figure 34. Use of CKE for Clock Gating (Hold) and Standby Mode (read-burst bank T with hold, write-burst bank B, standby mode) (read latency = 2, burst length = 4)

<sup>†</sup> Column-address sequence depends on programmed burst type and C0 (see Table 5).

<sup>‡</sup> Column-address sequence depends on programmed burst type and C1 (see Table 5).

NOTE A: This example illustrates minimum t<sub>RCD</sub> for the '626402-10 at 100 MHz, the '626402-12 at 80 MHz, and the '626402-15 at 66 MHz.

### 1048576-WORD BY 8-BIT BY 2-BA SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

SMOS182A - FEBRUARY 1994 - REVISED JUNE 1995



- 3.3-V Power Supply (±10% Tolerance)
- Two Banks for On-Chip Interleaving (Gapless Accesses)
- High Bandwidth Up to 100-MHz Data Rates
- Burst Length Programmable to 1, 2, 4, or 8
- Programmable Output Sequence Serial or Interleave
- Chip Select and Clock Enable for **Enhanced-System Interfacing**
- Cycle-by-Cycle DQ-Bus Mask Capability
- Programmable Read Latency From Column Address
- Self-Refresh Capability
- High-Speed, Low-Noise LVTTL Interface
- Power-Down Mode
- Compatible With JEDEC Standards
- 4K Refresh (Total for Both Banks)
- 2-Bit Prefetch Architecture for High Speed **Performance**
- Performance Ranges:

	CLOCK CYCLE	<b>READ OR WRITE</b>	TIME
	TIME	COMMAND	INTERVAL
	*CK	†RCD	tREF.
	(MIN)	(MIN)	(XAM)
)	10 ns	30 ns	64 ms

SYNCHRONOUS COMMAND TO REFRESH

	*CK	<sup>t</sup> RCD	<sup>t</sup> REF
	(MIN)	(MIN)	(MAX)
'626802-10	10 ns	30 ns	64 ms
'626802-12	12.5 ns	35 ns	64 ms
'626802-15	15 ns	40 ns	64 ms

### description

TMS626802 series are high-speed 16777216-bit synchronous dynamic randomaccess memories (DRAMs) organized as two banks of 1 048 576 words with eight bits per word.

All inputs and outputs of the TMS626802 series are compatible with the low-voltage TTL (LVTTL) interface.

The synchronous DRAM employs state-of-the-art enhanced performance implanted (EPIC™) technology for high performance, reliability, and low power. All inputs and outputs are synchronized with the CLK input to simplify system design and enhance use with high-speed microprocessors and caches.

**DGE PACKAGE** 

	PIN NOMENCLATURE
A0-A1	O Address Inputs
	A0-A10 Row Addresses
	A0-A8 Column Addresses
	A10 Automatic-Precharge Select
A11	Bank Select
CAS	Column-Address Strobe
CKE	Clock Enable
CLK	System Clock
CS	Chip Select
DQ0-I	DQ7 SDRAM Data Input/Data Output
DQM	Data/Output Mask Enable
NC	No External Connect
RAS	Row-Address Strobe
Vcc	Power Supply (3.3 V Typ)
Vccq	Power Supply for Output Drivers (3.3 V Typ)
Vss	Ground
Vssq	Ground for Output Drivers
W	Write Enable

The TMS626802 synchronous DRAM is available in a 400-mil, 44-pin surface-mount TSOP (II) package (DGE suffix).

EPIC is a trademark of Texas Instruments Incorporated.



### operation

All inputs of the '626802 synchronous DRAM are latched on the rising edge of the system (synchronous) clock. The outputs, DQ0-DQ7, are also referenced to the rising edge of CLK. The '626802 has two banks that are accessed independently. A bank must be activated before it can be accessed (read from or written to). Refresh cycles refresh both banks alternately.


Five basic commands or functions control most operations of the '626802:

- Bank activate/row-address entry
- Column-address entry/write operation
- Column-address entry/read operation
- Bank deactivate
- CAS-before-RAS (CBR)
- Self-refresh entry

Additionally, operation can be controlled by three methods: using chip select ( $\overline{CS}$ ) to select/deselect the devices, using DQM to enable/mask the DQ signals on a cycle-by-cycle basis, or using CKE to suspend (or gate) the CLK input. The device contains a mode register that must be programmed for proper operation.

Tables 1 through 3 show the various operations that are available on the '626802. These truth tables identify the command and/or operations and their respective mnemonics. Each truth table is followed by a legend that explains the abbreviated symbols. An access operation refers to any READ (READ-P) or WRT (WRT-P) command in progress at cycle n. Access operations include the cycle upon which the READ (READ-P) or WRT (WRT-P) command is entered and all subsequent cycles through the completion of the access burst.

### functional block diagram



### operation (continued)

Table 1. Basic-Command Truth Table†

COMMAND	STATE OF BANK(S)	<u>cs</u>	RAS	CAS	W	A11	A10	A9-A0	MNEMONIC
Mode register set	T = deac B = deac	L	L	L	L	×	×	A9=X A8=0 A7=0 A6-A0=V	MRS
Bank deactivate (precharge)	×	L	L	Н	L	BS	L	Х	DEAC
Deactivate all banks	×	L	L	Н	L	X	Н	X	DCAB
Bank activate/row-address entry	SB = deac	L	L	Н	Н	BS	V	V	ACTV
Column-address entry/write operation	SB = actv	L	Н	L	L	BS	L	٧	WRT
Column-address entry/write operation with automatic deactivate	SB = actv	L.	н	L	L	BS	н	V	WRT-P
Column-address entry/read operation	SB = actv	L	Н	L	Н	BS	L	V	READ
Column-address entry/read operation with automatic deactivate	SB = actv	L	н	L	Н	BS	Н	v	READ-P
Burst stop	SB = actv	L	Н	н	L	×	×	×	STOP
No operation	Х	L	Н	Н	Н	×	×	X	NOOP
Control-input inhibit / no operation	Х	Н	×	×	×	×	×	×	DESL
CBR refresh <sup>‡</sup>	T = B = deac	٦	L	L	Н	x	х	х	REFR

<sup>†</sup> For execution of these commands on cycle n, CKE (n) must be high and satisfy tCESP from power-down exit (PDE), tCES and nCLE from clock-suspend (HOLD) exit, and tCESP and tRC from self-refresh (SLFR) exit. DQM (n) is a don't care.

Logic low

Н Logic high

X Don't care

Valid

Т Bank T В = Bank B

actv = Activated deac = Deactivated

BS = Logic high to select bank T; logic low to select bank B

= Bank selected by A11 at cycle n

<sup>‡</sup> CBR or self-refresh entry requires that all banks be deactivated or in an idle state prior to the command entry. Legend:

### operation (continued)

SMOS182A - FEBRUARY 1994 - REVISED JUNE 1995

### Table 2. CKE-Use Command Truth Table†

COMMAND	STATE OF BANK(S)		CKE (n)	CS (n)	RAS (n)	CAS (n)	(n)	MNEMONIC
Self-refresh entry	T = B = deac	Н	L	L	L	L	Н	SLFR
Davies deven autoriat a . 4	T = B = no	Н	L	L	Н	Н	Н	PDE
Power-down entry at n + 1	access operation‡	Н	L	Н	X	X	X	PDE
Oalf water about	T = B = self refresh	L	Н	L	Н	Н	Н	<del></del>
Self-refresh exit	I = B = Self refresh	L	H	Н	X	X	X	_
Power-down exit	T = B = power down	L	Н	Х	X	X	X	
CLK suspend at n+1	T or B = access operation <sup>‡</sup>	н	L	×	х	×	×	HOLD
CLK suspend exit at n+1	T or B = access operation‡	L	Н	х	×	×	×	_

<sup>†</sup> For execution of these commands, A0-A11 (n) and DQM (n) are don't cares.

= CLK cycle number n

= Logic low

Н = Logic high

X = Don't care

Bank T

= Bank B В deac = Deactivated

<sup>‡</sup> An access operation refers to any READ (READ-P) or WRT (WRT-P) command in progress at cycle n. Access operations include the cycle upon which the READ (READ-P) or WRT (WRT-P) command is entered and all subsequent cycles through the completion of the access burst. Legend:

### operation (continued)

### Table 3. DQM-Use Command Truth Table†

COMMAND	STATE OF BANK(S)	DQM (n)	DATA IN (n)	DATA OUT (n+2)	MNEMONIC
_	T = deac and B = deac	x	N/A	Hi-Z	_
_	T = actv and B = actv (no access operation) <sup>‡</sup>	×	N/A	Hi-Z	_
Data-in enable	T = write or B = write	L	v	N/A	ENBL
T = write  Data-in mask  or  B = write		н	М	N/A	MASK
T = read  Data-out enable or  B = read		L	N/A	<b>v</b>	ENBL
T = read  Data-out mask or  B = read		Н	N/A	Hi-Z	MASK

<sup>†</sup> For execution of these commands, CKE (n) must be high and satisfy t<sub>CESP</sub> from power-down exit (PDE), t<sub>CES</sub> and nCLE from clock-suspend (HOLD) exit, and t<sub>CESP</sub> and t<sub>RC</sub> from self-refresh (SLFR) exit. CS (n), RAS (n), CAS (n), W (n), and A0-A11 (n) are don't cares.

n = CLK cycle number

L = Logic low

H = Logic highX = Don't care

V = Valid

M = Masked input data

N/A = Not applicable

T = Bank T

B = Bank B

actv = Activated

deac = Deactivated

write = Activated and accepting data in on cycle n

read = Activated and delivering data out on cycle n + 2

<sup>‡</sup> An access operation refers to any READ (READ-P) or WRT (WRT-P) command in progress at cycle n. Access operations include the cycle upon which the READ (READ-P) or WRT (WRT-P) command is entered and all subsequent cycles through the completion of the access burst.

Legend:

### burst sequence


All data for the '626802 is written or read in a burst fashion; that is, a single starting address is entered into the device and the '626802 internally accesses a sequence of locations based on that starting address. Some of the subsequent accesses after the first can be at preceding as well as succeeding column addresses, depending on the starting address entered. This sequence can be programmed to follow either a serial burst or an interleave burst (see Tables 4 through 6). The length of the burst sequence can be user programmed to be either 1, 2, 4, or 8 accesses. After a read burst is completed (as determined by the programmed-burst length), the outputs are in the high-impedance state until the next read access is initiated.

Table 4, 2-Bit Burst Sequences

,	INTERN	INTERNAL COLUMN ADDRESS A0								
	DECI	DECIMAL								
	START	2ND	START	2ND						
	0	1	0	1						
Serial	1	0	1	0						
lated a se	0	1	0	1						
Interleave	1	0	1	0						

**Table 5. 4-Bit Burst Sequences** 

		INTERNAL COLUMN ADDRESS A1 - A0											
		DEC	IMAL.		T	BIN	ARY	1.00					
	START	2ND	3RD	4TH	START	2ND	3RD	4TH					
	0	1.	2	3	00	01	10	11					
01	1	2	3	0	01	10	. 11	00					
Serial	2	3	0	1	10	- 11	00	01					
	3	0	1	2	11	00	01	10					
	0	1	2	3	00	01	10	. 11					
	1	0	3	2	01	00	11	. 10					
Interleave	2	3	0	1	10	11	00	01					
	3	2	1	0	11	10	01	00					



NOTE: For burst sequence of one, subsequent read or write commands must be done at least two clock cycles from initial read or write command (see timing diagram above),

### burst sequence (continued)

Table 6. 8-Bit Burst Sequences

						NTER	NAL C	OLUMI	N ADDRE	SS A2-	-A0					
				DECIM	AL							BINA	?Y			
	START	2ND	3RD	4TH	5TH	6TH	7TH	8TH	START	2ND	3RD	4TH	5TH	6TH	7TH	8TH
	0	1	2	3	4	5	6	7	000	001	010	011	100	101	110	111
	1	2	3	4	5	6	7	0	001	010	011	100	101	110	111	000
	2	3	4	5	6	7	0	1	010	011	100	101	110	111	000	001
   Serial	3	4	5	6	7	0	1	2	011	100	101	110	111	000	001	010
Serial	4	5	6	7	0	-1	2	3	100	101	110	111	000	001	010	011
	5	6	7	0	1	2	3	4	101	110	111	000	001	010	011	100
	6	7	0	1	2	3	4	5	110	111	000	001	010	011	100	101
	7	0	1	2	3	4	5	6	111	000	001	010	011	100	101	110
	0	1	2	3	4	5	6	7	000	001	010	011	100	101	110	111
	1	0	3	2	5	4	7	6	001	000	011	010	101	100	111	110
	2	3	0	1	6	7	4	5	010	011	000	001	110	111	100	101
Interlease	3	2	. 1	0	7	6	5	4	011	010	001	000	111	110	101	100
Interleave	4	5	6	7	0	1	2	3	100	101	110	111	000	001	010	011
	5	4	7	6	1	0	3.	2	101	100	111	110	001	000	011	010
	6	7	4	5	2	3	0 ,	1	110	111	100	101	010	011	000	001
	7	6	- 5	4	3	2	1	0	111	110	101	100	011	010	001	000

### latency

The beginning data-output cycle of a read burst can be programmed to occur 1, 2, or 3 CLK cycles after the read command (see setting the mode register). This feature allows the user to adjust the '626802 to operate in accordance with the system's capability to latch the data output from the '626802. The delay between the READ command and the beginning of the output burst is known as read latency (also known as  $\overline{\text{CAS}}$  latency). After the initial output cycle begins, the data burst occurs at the CLK frequency without any intervening gaps. Use of minimum read latencies is restricted based on the particular maximum frequency rating of the '626802.

There is no latency for data-in cycles (write latency). The first data-in cycle of a write burst is entered at the same rising edge of CLK on which the WRT command is entered. The write latency is fixed and not determined by the mode-register contents.

### two-bank operation

The '626802 contains two independent banks that can be accessed individually or in an interleaved fashion. Each bank must be activated with a row address before it can be accessed. Each bank must then be deactivated before it can be activated again with a new row address. The bank-activate/row-address-entry command (ACTV) is entered by holding  $\overline{RAS}$  low,  $\overline{CAS}$  high,  $\overline{W}$  high, and A11 valid on the rising edge of CLK. A bank can be deactivated either automatically during a READ (READ-P) or a WRT (WRT-P) command or by use of the deactivate-bank (DEAC) command. Both banks can be deactivated at once by use of the DCAB command (see Table 1 and the bank deactivation description).



### TMS626802 1 048576-WORD BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

SMOS182A - FEBRUARY 1994 - REVISED JUNE 1995

### two-bank row-access operation

The two-bank feature allows the user to access information on random rows at a higher rate of operation than is possible with a standard DRAM. This is accomplished by activating one bank with a row address and, while the data stream is being accessed to/from that bank, activating the second bank with another row address. When the data stream to/from the first bank is complete, the data stream to/from the second bank can begin without interruption. After the second bank is activated, the first bank can be deactivated to allow the entry of a new row address for the next round of accesses. In this manner, operation can continue in an interleaved fashion. Figure 26 shows an example of two-bank row interleaving with automatic deactivate for the case of read latency of 3 and a burst length of 8.

### two-bank column-access operation

The availability of two banks allows the access of data from random starting columns between banks at a higher rate of operation. After activating each bank with a row address (ACTV command), A11 can be used to alternate READ or WRT commands between the banks to provide gapless accesses at the CLK frequency, provided all specified timing requirements are met. Figure 27 is an example of two-bank column interleaving with a read latency of 3 and a burst length of 2.

### bank deactivation (precharge)

Both banks can be simultaneously deactivated (placed in precharge) by using the DCAB command. A single bank can be deactivated by using the DEAC command. The DEAC command is entered identically to the DCAB command except that A10 must be low and A11 selects the bank to be precharged as shown in Table 1. A bank can also be deactivated automatically by using A10 during a READ or WRT command. If A10 is held high during the entry of a READ or WRT command, the accessed bank (selected by A11) automatically deactivates upon completion of the access burst. If A10 is held low during READ or WRT command entry, that bank remains active following the burst. The READ and WRT commands with automatic deactivation are denoted as READ-P and WRT-P.

### chip select (CS)

 $\overline{\text{CS}}$  can be used to select or deselect the '626802 for command entry, which might be required for multiple memory-device decoding. If  $\overline{\text{CS}}$  is held high on the rising edge of CLK (DESL command), the device does not respond to  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , or  $\overline{\text{W}}$  until the device is selected again. Device select is accomplished by holding  $\overline{\text{CS}}$  low on the rising edge of CLK. Any other valid command can be entered simultaneously on the same rising CLK edge of the select operation. The device can be selected/deselected on a cycle-by-cycle basis (see Tables 1 and 2). The use of  $\overline{\text{CS}}$  does not affect an access burst that is in progress; the DESL command can only restrict  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and  $\overline{\text{W}}$  input to the '626802.

### data/output mask

Masking of individual data cycles within a burst sequence can be accomplished by use of the MASK command (see Table 3). If DQM is held high on the rising edge of CLK during a write burst, the incident data word (referenced to the same rising edge of CLK) on DQ0–DQ7 is ignored. If DQM is held high on the rising edge of CLK for a read burst, DQ0–DQ7 referenced to the second rising edge of CLK are in the high-impedance state. The application of DQM to data-out cycles (READ burst) involves a latency of two CLK cycles, but the application of DQM to data-in cycles (WRITE burst) has no latency. The MASK command (or its opposite, the ENBL command) is performed on a cycle-by-cycle basis, allowing the user to gate any individual data cycle or cycles within either a read- or a write-burst sequence. Figure 15 shows an example of data/output masking.

NOTE: Data masking using DQM input is not supported when the mode register is set for read latency of one and burst length of one. If the mode register is in this mode, the DQM pin should be held low.




### CLK suspend/power-down mode

For normal device operation, CKE should be held high to enable CLK. If CKE goes low during the execution of a READ (READ-P) or WRT (WRT-P) operation, the state of the DQ bus at the immediate next rising edge of CLK is frozen at its current state, and no further inputs are accepted until CKE is returned high. This is known as a CLK suspend operation, and its execution is denoted as a HOLD command. The device resumes operation from the point at which it was placed in suspension, beginning with the second rising edge of CLK after CKE is returned high.

If CKE is brought low when no READ (READ-P) or WRT (WRT-P) command is in progress, the device enters power-down mode. If both banks are deactivated when power-down mode is entered, power consumption is reduced to the minimum. Power-down mode can be used during row-active or CBR-refresh periods to reduce input buffer power. After power-down mode is entered, no further inputs are accepted until CKE returns high. To ensure that data in the device remains valid during the power-down mode, the self-refresh command (SLRF) must be executed concurrently with the power-down entry (PDE) command. When exiting power-down mode, new commands can be entered on the first CLK edge after CKE returns high, provided that the setup time (tCESP) is satisfied. Table 2 shows the command configuration for a CLK suspend/power-down operation, and Figures 18 and 19 show an example of the procedure.

### setting the mode register

The '626802 contains a mode register that the user should program with the read latency, the burst type, and the burst length. This is accomplished by executing an MRS command with the information entered on address lines A0–A8. A logic 0 should always be entered on A7 and A8, but A9–A11 are don't care entries for the '626802. Figure 2 shows the valid combinations for a successful MRS command. Only valid addresses allow the mode register to be changed. If the addresses are not valid, the previous contents of the mode register remain unaffected. The MRS command is executed by holding  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and  $\overline{\text{W}}$  low, and the input-mode word valid on A0–A8 on the rising edge of CLK (see Table 1). The MRS command can be executed only when both banks are deactivated.



RI	EGISTI BITS	READ	
A6	A5	A4	LATENCY <sup>‡</sup>
0	0	1	1
0	1 1	0	2 3
Ľ	<u> </u>	<u>L'</u>	l

<sup>†</sup> All other combinations are reserved.

	EGISTI BITS§		BURST LENGTH
A2	A1	A0	
0	0	0	1
0	0	1 1	2
0	1	0	4
0	1	1	8

§ All other combinations are reserved.

Figure 1. Mode-Register Programming



<sup>\*</sup> Refer to timing requirements for minimum valid-read latencies based on maximum frequency rating.

### TMS626802 1048576-WORD BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

SMOS182A - FEBRUARY 1994 - REVISED JUNE 1995

### refresh

The '626802 must be refreshed at intervals not exceeding  $t_{REF}$  (see timing requirements), or data cannot be retained. Refresh can be accomplished by performing a read or write access to every row in both banks, by performing 4096  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  (REFR) commands, or by placing the device in self refresh. Regardless of the method used, refresh must be accomplished before  $t_{REF}$  has expired.

### CAS-before-RAS (CBR) refresh

Before performing a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh, both banks must be deactivated (placed in precharge). To enter a REFR command,  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  must be low and  $\overline{\text{W}}$  must be high upon the rising edge of CLK (see Table 1). The refresh address is generated internally such that after 4096 REFR commands, both banks of the '626802 will have been refreshed. The external address and bank select (A11) are ignored. The execution of a REFR command automatically deactivates both banks upon completion of the internal CBR cycle. This allows consecutive REFR-only commands to be executed, if desired, without any intervening DEAC commands. The REFR commands do not necessarily have to be consecutive, but all 4096 must be completed before  $t_{\text{REF}}$  expires.

### self refresh

To enter self refresh, both banks of the '626802 must first be deactivated and a SLFR command must be executed (see Table 2). The SLFR command is identical to the REFR command except that CKE is low. For proper entry of the SLFR command, CKE is brought low for the same rising edge of CLK that  $\overline{RAS}$  and  $\overline{CAS}$  are low and  $\overline{W}$  is high. CKE must be held low to stay in self-refresh mode. In the self-refresh mode, all refreshing signals are generated internally for both banks with all external signals (except CKE) being ignored. Data can be retained by the device automatically for an indefinite period when power is maintained (consumption is reduced to a minimum). To exit self-refresh mode, CKE must be brought high. New commands are issued after  $t_{RC}$  has expired. If CLK is made inactive during self refresh, it must be returned to an active and stable condition before CKE is brought high to exit self refresh (see Figure 21).

Upon exiting self refresh, the normal refresh scheme must begin immediately. If the burst-refresh scheme is used, 4096 REFR commands must be executed before continuing with normal device operations. If a distributed-refresh scheme utilizing CBR is used (e.g., two rows every 32 µs), the first set of refreshes must be performed before continuing with normal device operation. This ensures that the SDRAM is fully refreshed.

### interrupted bursts


A read or write can be interrupted before the burst sequence has been completed with no adverse effects to the operation. This is accomplished by entering certain superseding commands as listed in Tables 7 and 8, provided that all timing requirements are met. The command interrupting either a read or write burst must be entered only on an even number of cycles (2n rule) from the initial burst command (nCCD). nCCD is defined as the number of clock cycles from the initial command to the interrupting command. In the case when the number of clock cycles between a read/write command and the following command is greater than the burst length the "2n rule" and nCCD does not apply. A DEAC command is considered an interrupt only if it is issued to the same bank as the preceding READ or WRITE command. The interruption of READ-P and WRT-P operations is not supported.



### interrupted bursts (continued)


Table 7. Read-Burst Interruption

INTERRUPTING COMMAND	EFFECT OR NOTE ON USE DURING READ BURST
DEAC, DCAB	The DQ bus is in the high-impedance state when nHZP cycles are satisfied or upon completion of the read burst, whichever occurs first (see Figures 5 and 21).
WRT, WRT-P	The WRT command immediately supersedes the read burst in progress, but DQM must be high nDOD+1 and nDOD cycles previous to the WRT (WRT-P) command (see Figure 4).
READ, READ-P	Current output cycles continue until the programmed latency from the superseding READ (READ-P) command is met and new output cycles begin (see Figure 4).
STOP	The DQ bus is in the high-impedance state two clock cycles after the stop command is entered or upon completion of the read burst, whichever occurs first. The bank remains active. A new read or write command cannot be entered for at least two cycles after the STOP command (see Figure 5).



NOTE A: For this example, read latency = 2 and burst length > 2.

Figure 2. Read Burst Interrupted by Read Command




NOTES: A. For this example, read latency = 2 and burst length > 2.

B. DQM is held high for 2 CLK cycles (2 rising edges). DQM is held high for nDOD+1 to mask out bit prior to interrupting WRT command. DQM is held high for nDOD as specified.

Figure 3. Read Burst Interrupted by Write Command




### interrupted bursts (continued)



NOTE A: For this example, read latency = 2 and burst length > 2.

Figure 4. Read Burst Interrupted by STOP Command




NOTE A: For this example, read latency = 3 and burst length > 2.

Figure 5. Read Burst Interrupted by DEAC Command

### interrupted bursts (continued)


**Table 8. Write-Burst Interruption** 

INTERRUPTING COMMAND	EFFECT OR NOTE ON USE DURING WRITE BURST
DEAC, DCAB	The DEAC/DCAB command immediately supersedes the write burst in progress. DQM must be used to mask the DQ bus such that the write recovery specification (tRWL) is not violated by the interrupt (see Figure 10).
WRT, WRT-P	The new WRT (WRT-P) command and data in immediately supersede the write burst in progress (see Figure 8).
READ, READ-P	Data in on previous cycle is written. No further data in is accepted (see Figure 7).
STOP	The data on the input pins at the time of the burst STOP command is not written, and no further data is accepted. The bank remains active. A new read or write command cannot be entered for at least two cycles after the STOP command (see Figure 9).



NOTE A: For this example, read latency = 2 and burst length > 2.


Figure 6. Write Burst Interrupted by Read Command



NOTE A: For this example, burst length > 2.

Figure 7. Write Burst Interrupted by Write Command

SMOS182A - FEBRUARY 1994 - REVISED JUNE 1995



NOTE A: For this example, burst length > 2.


C0+1

CO

Figure 8. Write Burst Interrupted by STOP Command

Ignored

Ignored



NOTE A: For this example, read latency = 2, burst length > 2, and t<sub>CK</sub> = t<sub>RWL</sub>.

Figure 9. Write Burst Interrupted by DEAC/DCAB Command

### power up

DQ

Device initialization should be performed after a power up to the full  $V_{CC}$  level. After power is established, a 200- $\mu$ s interval is required (with no inputs other than CLK). After this interval, both banks of the device must be deactivated. Eight REFR commands must be performed, and the mode register must be set to complete the device initialization.

## 1048576-WORD BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY SMOS182A - FEBRUARY 1994 - REVISED JUNE 1995

absolute maximum ratings over operating free-air temperature range (unless	otherwise noted)†
Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Supply voltage range for output drivers, V <sub>CCQ</sub>	
Voltage range on any pin (see Note 1)	– 0.5 V to 4.6 V
Short-circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range, TA	0°C to 70°C
Storage temperature range, T <sub>stg</sub>	55°C to 150°C
$\   {}^{\dagger} Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These contents of the device of the$	e are stress ratings only, and

functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	3	3.3	3.6	V
Vccq	Supply voltage for output drivers	3	3.3	3.6	٧
VSS	Supply voltage		0		V
VssQ	Supply voltage for output drivers		0		V
VIH	High-level input voltage	2		V <sub>C</sub> C + 0.3	٧
VIL	Low-level input voltage	- 0.3		0.8	٧
TA	Operating free-air temperature	0		70	°C

## electrical characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted) (see Note 2)

DADAMETED		TECT	CONDITIONS		'626802-10	'626802-12	'626802-15	110.17
PARAMETER		1691	CONDITIONS		MIN MAX	MIN MAX	MIN MAX	UNIT
VOH High-level output voltage	I <sub>OH</sub> = -2 mA				2.4	2.4	2.4	٧
VOL Low-level output voltage	I <sub>OL</sub> = 2 mA				0.4	0.4	0.4	V
Input current (leakage)	0 V ≤ VI ≤ VCC	; + 0.3 V, A	All other pins = 0 V	to V <sub>CC</sub>	±10	±10	±10	μΑ
Output current (leakage)	0 V ≤ VO ≤ VC	C + 0.3 V, C	Output disabled		±10	±10	±10	μΑ
			1 bank active	Burst length = 1 or 2	90	80	70	
Average road or write gurrent	t <sub>RC</sub> = MIN,	tCK = MIN,	I balik active	Burst length = 4 or 8	110	100	90	mA
CC1 Average read or write current	Read latency =	Z Dariks active	2 banks active	Burst length = 1 or 2	150	120	100	IIIA
			interleaving	Burst length = 4 or 8	170	140	130	
		CKE=VIH, S	See Note 3		16	16	16	
	Both banks deactivated	CKE=VIL	=V <sub>IL</sub>		2	2	2	
CC2 Standby current	uououvu.ou	CKE = 0 V (CA	MOS)		1	1	1	mA
	One or both banks active	CKE = V <sub>IL</sub>	KE = V <sub>IL</sub>			6	6	
CC3 Consecutive CBR commands	t <sub>RC</sub> = MIN	1 4 4 14		9 (1)	90	80	70	mA
				Read latency = 1	70	60	50	
CC4 Burst current, gapless burst	ACTV not allow 2 bank interlea		CK = MIN,	Read latency = 2	100	90	80	mA
	2 Jan Killenda		· \	Read latency = 3	140	120	100	L
0-16	CKE = VIL				2	2	2	
CC6 Self-refresh current	CKE = 0 V (CN	MOS)		1	1	1	mA	

Y 2-BANK RANDOM-ACCESS MEMORY

NOTES: 2. All specifications apply to the device after power-up initialization.
3. All control and address inputs must be stable and valid.

### capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 4)

		MIN	MAX	UNT
C <sub>i(S)</sub>	Input capacitance, CLK		7	pF
Ci(AC)	Input capacitance, A0-A11, CS, DQM, RAS, CAS, W		5	pF
C <sub>i(E)</sub>	Input capacitance, CKE		5	pF
Co	Output capacitance		8	pF

NOTE 4:  $V_{CC} = 3.3 \pm 0.3 \text{ V}$  and bias on pins under test is 0 V.

### ac timing requirements over recommended ranges of supply voltage and operating free-air temperature†‡

			'62680	2-10	'62680	2-12	'62680	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNII
		Read latency = 1	30		36		40		
<sup>t</sup> CK	Cycle time, CLK (system clock)	Read latency = 2	15		18		20		ns
		Read latency = 3	10		12		15	\ \ \	
tCKH	Pulse duration, CLK (system clock) high	1	3		3.5		4		ns
tCKL	Pulse duration, CLK (system clock) low		3		3.5		4	-	ns
		Read latency = 1		29		33		38	
<b>t</b> AC	Access time, CLK † to data out (see Note 5)	Read latency = 2		14		15		18	ns
	(566 14016 3)	Read latency = 3		9		10		12	
tLZ	Delay time, CLK to DQ in the low-imped (see Note 6)	lance state	0		0		0		ns
		Read latency = 1		20		20		20	
tHZ	Delay time, CLK to DQ in the high-impedance state (see Note 7)	Read latency = 2		12		13		14	ns
		Read latency = 3		9		10		11	
tps	Setup time, data input		2		2		2		ns
tAS	Setup time, address		2		2		2		ns
tcs	Setup time, control input (CS, RAS, CA	S, W, DQM)	2		2		2	a sylvania	ns
tCES	Setup time, CKE (suspend entry/exit, p	ower-down entry)	2		2		2		ns
tCESP	Setup time, CKE (power down/self-refre	sh exit) (see Note 8)	8		10		12		ns
toH	Hold time, CLK ↑ to data out		3		3		3		ns
t <sub>DH</sub>	Hold time, data input		2		3		4		ns
<sup>t</sup> AH	Hold time, A0-A10		2		3		4	1	ns
t <sub>CH</sub>	Hold time, control input (CS, RAS, CAS	, W, DQM)	2		3		4		ns
tCEH.	Hold time, CKE		2		3		4		ns
<sup>t</sup> RC	REFR command to ACTV, MRS, REFR ACTV command to ACTV, MRS, REFR Self-refresh exit to ACTV, MRS, REFR of	or SLFR command;	100	-	110		125		ns

<sup>†</sup> See Parameter Measurement Information for load circuits.

- 6. t<sub>\(\mathbb{Z}\)</sub> is measured from the rising transition of CLK that is read latency 1 cycles after the READ command.
- 7. tHZ (max) defines the time at which the outputs are no longer driven and is not referenced to output voltage levels.
- 8. If tCESP > tCK, NOOP or DESL commands must be entered until tCESP is met. CLK must be active and stable (if CLK was turned off for power down) before CKE is returned high.



<sup>‡</sup> All references are made to the rising transition of CLK, unless otherwise noted.

NOTES: 5. tAC is referenced from the rising transition of CLK that is previous to the data-out cycle. For example, the first data out tAC is referenced from the rising transition of CLK that is read latency - 1 cycles after the READ command. An access time is measured at output reference level 1.4 V.

SMOS182A - FEBRUARY 1994 - REVISED JUNE 1995

## ac timing requirements over recommended ranges of supply voltage and operating free-air temperature $\dagger$

			'62680	2-10	'6268	02-12	'62680	2-15	LINE
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>RAS</sub>	ACTV command to DEAC or	DCAB command	60	100 000	70	100 000	80	100 000	ns
tRCD	ACTV command to READ or	WRT command	30		35		40		ns
tRP	DEAC or DCAB command to or REFR command	ACTV, MRS, SLFR,	40		40		45		ns
<sup>t</sup> APR	Final data out of READ-P of MRS, SLFR, or REFR comm	•			t <sub>RP</sub> + (nE	P×tck)			ns
tamar	Final data in of WRT-P operation to ACTV, MRS,	Burst length = 1	1 clock+60		1 clock+60		1 clock+75		ns
<sup>t</sup> APW	SLFR, or REFR command (see Note 10)	Burst length > 1	60		60		75		113
	Final data in to DEAC or	Burst length = 1	1 clock+20		1 clock+20		1 clock+30	*	
<sup>t</sup> RWL	DCAB command (see Note 11)	Burst length > 1	20		20		30		ns
<sup>t</sup> RRD	ACTV command for one bank for the other bank	to ACTV command	20		25		30		ns
tŢ	Transition time, all inputs (se	1	. 5	1	5	1	5	ns	
t <sub>REF</sub>	Refresh interval			64		64		64	ms

<sup>†</sup> See Parameter Measurement Information for load circuits.

NOTES: 9. Transition time, t<sub>T</sub>, is measured between V<sub>IH</sub> and V<sub>IL</sub>.

- 10. for BL=1only SPEED
  - -10, -12 = tAPW is 60 ns from first unsuspended clock edge after last data in
  - -15 = tapw is 80 ns from first unsuspended clock edge after last data in
- 11. for BL = 1 only SPEED
  - -10, -12 = tRWL is 20 ns from first unsuspended clock edge after last data in
  - -15 = tpwL is 30 ns from first unsuspended clock edge after last data in

<sup>‡</sup> All references are made to the rising transition of CLK, unless otherwise noted.

### TMS626802 1048576-WORD BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY SMOS182A - FEBRUARY 1994 - REVISED JUNE 1995

clock timing requirements over recommended ranges of supply voltage and operating free-air temperature<sup>†</sup>

			'6268	02-10	'6268	02-12	'62680	02-15	
İ			MIN	MAX	MIN	MAX	MIN	MAX	UNIT‡
		Burst length = 1, Read latency = 1	1		1		1		
		Burst length = 1, Read latency = 2	0		0		0		cycles
nEP	Final data out to DEAC or	Burst length = 1, Read latency = 3	-1		-1		-1		
ner.	DCAB command	Burst length > 1, Read latency = 1	0		0		0		
		Burst length > 1, Read latency = 2	-1		-1		-1		cycles
		Burst length > 1, Read latency = 3	-2		-2		-2		
	DEAC or DCAB interrupt of	Read latency = 1	1		1		1		
nHZP	data-out burst to DQ in the high-impedance state	Read latency = 2	2		2		2		cycles
	(see Note 10)	Read latency = 3	3		3		3		
nCCD	READ or WRT command to inter DCAB command (i = 1, 2, 3,	rrupting STOP, READ, WRT, DEAC, or ) (see Note 11)	<b>2</b> i		<b>2</b> i		2i		cycles
nCWL	Final data in to READ or WRT	Burst length = 1	2		2		2		cycles
IICVVL	command in either bank	Burst length > 1	1		1		1		cycles
nWCD	WRT command to first data in		0	0	0	0	0	0	cycles
nDID	ENBL or MASK command to da	ta in	. 0	0	0	0	. 0	0	cycles
nDOD	ENBL or MASK command to da	ta out	2	2	2	2	2	2	cycles
nCLE	HOLD command to suspended HOLD operation exit to entry of	1	1	1	1	1	1	cycles	
nRSA	MRS command to ACTV, REFR	2		2		2	1.0	cycles	
nCDD	DESL command to control input	0	0	0	0	0	0	cycles	
nBSD	STOP command to READ or W	2		2		2		cycles	

<sup>†</sup> All references are made to the rising transition of CLK, unless otherwise noted.

<sup>&</sup>lt;sup>‡</sup> A CLK cycle can be considered as contributing to a timing requirement for those parameters defined in cycle units only when not gated by CKE (those CLK cycles occurring during the time when CKE is asserted low).

NOTES: 12. A data-out burst can be interrupted only on an even number of clock cycles after the initial READ command is entered (refer to nCCD).

<sup>13.</sup> A read or write burst can be interrupted only at an even number of clock cycles after entry of the initial READ or WRT command. The nCCD parameter is only required in the case of a burst interruption.

Table 9. Number of Cycles Required to Meet Minimum Specification for Key Timing Parameters


	<u> </u>														
				TMS	62680	2-10		TMS626802-12				TMS	UNITS		
	Operating frequency		100	80	66	50	33	80	66	50	33	66	50	33	MHz
†CK	Cycle time, CLK (system clock)		10	12	-15	20	30	12	15	20	30	15	20	30	ns
	KEY PARAME	NUMBER OF CYCLES REQUIRED													
	Read latency, minimum programmed v	3	3	2	2	1	3	3	2	2	3	2	2	cycles	
†RCD	ACTV command to READ or WRT con	3	3	2	2	1	3	3	2	2	3	2	2	cycles	
tRAS	ACTV command to DEAC or DCAB co	6	5	4	3	2	6	5	4	3	6	4	3	cycles	
tRP	DEAC or DCAB command to ACTV, M	4	4	3	2	2	4 .	3	2	2	3	3	2	cycles	
<sup>t</sup> RC	REFR command to ACTV, MRS, or REF MRS, SLFR, or REFR command	10	9	7	5	4	10	8	6	4	9	7	5	cycles	
	Final data in to DEAC	Burst length = 1	3	3	3	2	2	3	3	2	2	3	3	2	cycles
<sup>t</sup> RWL	or DCAB command	Burst length > 1	2	2	2	1	1	2	2	1	1	2	2	1	cycles
tRRD	ACTV command for one bank to ACT\	/ command for the other bank	2	2	2	1	1	3	2	2	1	2	2	1	cycles
		Burst length = 1, Read latency = 1	_	_	_	-	3	_		_	_	_	_	_	cycles
		Burst length = 1, Read latency = 2	_	_	3	2	2			2	2	_	3	2	cycles
	Final data out of READ-P operation to	Burst length = 1, Read latency = 3	. 3	3	2	1	1	3	2	1	1	3	2	1	cycles
tAPR	ACTV, MRS, SLFR, or REFR command	Burst length > 1, Read latency = 1	_	_	_	-	2	_		<u> </u>	-	_	_		cycles
		Burst length > 1, Read latency = 2	_	<b>—</b>	2	1	1		_	1	1	_	2	1	cycles
		Burst length > 1, Read latency = 3	2	2	<sub>3</sub> 1	0	0	2	1	0	0	2	1	0	cycles
	APW ACTV, MRS, SLFR, or REFR	Burst length = 1	7	6	5	4	3	6	5	4	3	6	5	4	cycles
IAPW		Burst length > 1	6	5	4	3	2	5	4	3	2	5	4	3	cycles

TMS626802
1048576-WORD BY 8-BIT BY 2-BANK
SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
SMOS182A - FEBRUARY 1994 - REVISED JUNE 1995




### general information for ac timing measurements

The ac timing measurements are based on signal rise and fall times equal to 1 ns ( $t_T = 1$  ns) and a midpoint reference level of 1.4 V for LVTTL. For signal rise and fall times greater than 1 ns, the reference level should be changed to  $V_{IH}$  min and  $V_{IL}$  max instead of the midpoint level. All specifications referring to READ commands are also valid for READ-P commands unless otherwise noted. All specifications referring to WRT commands are also valid for WRT-P commands unless otherwise noted. All specifications referring to consecutive commands are specified as consecutive commands for the same bank unless otherwise noted.



NOTE A: CL includes probe and fixture capacitance.

Figure 10. Load Circuits



NOTE A: For this example, assume read latency = 3 and burst length > 1.

Figure 11. nEP, Final Data Output to DEAC or DCAB Command





Figure 12. Output Parameters



NOTE A: tRRD is specified for command execution in one bank to command execution in the other bank.

Figure 13. Command-to-Command Parameters





Figure 14. Input-Attribute Parameters




To the form the order program of the state o

Figure 15. DQ Masking




SMOS182A - FEBRUARY 1994 - REVISED JUNE 1995

### PARAMETER MEASUREMENT INFORMATION



NOTE A: For this example, assume read latency = 2 and burst length = 2.

Figure 16. Read-Automatic Deactivate (Autoprecharge)



NOTE A: For this example, the burst length = 2.

Figure 17. Write-Automatic Deactivate (Autoprecharge)




Figure 18. CLK-Suspend Operation





Figure 19. Power-Down Operation


SMOS182A - FEBRUARY 1994 - REVISED JUNE 1995

### PARAMETER MEASUREMENT INFORMATION




NOTE A: Assume both banks are previously deactivated.

Figure 20. Self-Refresh Entry/Exit



NOTE A: Assume read latency = 2 and burst length = 8.

Figure 21. Write Burst Followed by DEAC/DCAB-Interrupted Read



BURST TYPE	BANK	ROW				
(D/Q)	(B/T)	ADDR	, , , a	b	C	đ
Q	Т	R0	C0†	C0 + 1	C0 + 2	C0 + 3


† Column-address sequence depends on programmed burst type and C0 (seeTable 5).

NOTE A: This example illustrates minimum tach and nEP for the '626802-10 at 100 MHz, the '626802-12 at 80 MHz, and the '626802-15 at 66 MHz.

Figure 22. Read Burst (read latency = 3, burst length = 4)

# PARAMETER MEASUREMENT INFORMATION

SYNCHRONOUS DYNAMIC RAN




† Column-address sequence depends on programmed burst type and C0 (seeTable 5).

NOTE A: This example illustrates minimum trave for the '626802-10 at 100 MHz, the '626802-12 at 80 MHz, and the '626802-15 at 66 MHz.

Figure 23. Write Burst (burst length = 8)

## TMS626802 1048576-WORD BY 8-BIT E SYNCHRONOUS DYNAMIC SMOS182A - FEBRUARY 1994 - REVISED JU PARAMETER MEASUREMENT INFORMATION BY 2-BANK IC RANDOM-ACCESS MEMORY



WRT B

**READ B** 

DEAC B

C1‡ В C1 + 1Q RO

**ACTV B** 


Figure 24. Write-Read Burst (read latency = 3, burst length = 2)

# PARAMETER MEASUREMENT INFORMATION

SYNCHRONOUS DYNAMI

<sup>†</sup> Column-address sequence depends on programmed burst type and C0 (see Table 4).

<sup>‡</sup> Column-address sequence depends on programmed burst type and C1 (see Table 4). NOTE A: This example illustrates minimum tBCD for the '626802-10 at 100 MHz, the '626802-12 at 80 MHz, and the '626802-15 at 66 MHz.



	BURST TYPE	BANK	ROW								BURST	CYCLE							
	(D/Q)	(B/T)	ADDR	а	b	c	d	•	f	g	h	i	j	k	. 1	m	n	0	р
	Q	Т	R0	Cot	C0+1	C0+2	C0+3	C0+4	C0+5	C0+6	C0+7								
.	D	T	R0									C1‡	C1+1	C1+2	C1+3	C1+4	C1+5	C1+6	C1+7

<sup>†</sup> Column-address sequence depends on programmed burst type and C0 (see Table 6).

NOTE A: This example illustrates minimum t<sub>RCD</sub> for the '626802-10 at 100 MHz, the '626802-12 at 80 MHz, and the '626802-15 at 66 MHz.

Figure 25. Read-Write Burst With Automatic Deactivate (read latency = 3, burst length = 8)


# PARAMETER MEASUREMENT INFORMATION

TMS626802 1048576-WORD BY 8-BIT F

3Y 2-BANK RANDOM-ACCESS NE 1995

MEMORY

<sup>‡</sup> Column-address sequence depends on programmed burst type and C1 (see Table 6).



† Column-address sequence depends on programmed burst type and C0 (see Table 6).


NOTE A: This example illustrates minimum tBCD for the '626802-10 at 100 MHz, the '626802-12 at 80 MHz, and the '626802-15 at 66 MHz.

Figure 26. Two-Bank Row-Interleaving Read Bursts With Automatic Deactivate (read latency = 3, burst length = 8)

1 048576-WORD SYNCHRONOUS DYNAMIC RANDO SMOS182A-FEB

<sup>‡</sup> Column-address sequence depends on programmed burst type and C1 (see Table 6).

<sup>§</sup> Column-address sequence depends on programmed burst type and C2 (see Table 6).



TMS626802 1048576-WORD BY 8-BIT BY

PARAMETER MEASUREMENT INFORMATION

RANDOM-ACCESS MEMORY

BURST TYPE	BANK	ROW				BURST	CYCLE		
(D/Q)	(B/T)	ADDR	. а	ь	c	d	e	f	 
Q	В	R0 R1	C0†	C0 + 1	C1‡	C1 + 1			
à	В	R0					C2§	C2 + 1	
	,	• • • • •					W 1		 • • •

<sup>†</sup> Column-address sequence depends on programmed burst type and C0 (see Table 4).

Figure 27. Two-Bank Column-Interleaving Read Bursts (read latency = 3, burst length = 2)

<sup>‡</sup> Column-address sequence depends on programmed burst type and C1 (see Table 4).

<sup>§</sup> Column-address sequence depends on programmed burst type and C2 (see Table 4).




Figure 28. Read-Burst Bank B, Write-Burst Bank T (read latency = 3, burst length = 4)

<sup>‡</sup> Column-address sequence depends on programmed burst type and C1. (see Table 5). NOTE A: This example illustrates a minimum tRCD and nEP read burst, and a minimum tRWL write burst for the '626802-10 at 100 MHz, the '626802-12 at 80 MHz, and the '626802-15 at 66 MHz.

## DQ0-DQ7 RAS CAS CKE **BURST** BANK **BURST CYCLE** ROW TYPE (D/Q) (B/T) ADDR h

READ-P B

048576-WORD BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY MOS182A- FEBRUARY 1994 - REVISED JUNE 1995

PARAMETER MEASUREMENT INFORMATION

WRT-PT

† Column-address sequence depends on programmed burst type and C0 (see Table 5). ‡ Column-address sequence depends on programmed burst type and C1 (see Table 5).

C0+1

C0 + 2

COT

R0

R1

D

Т

В

C0 + 3


Figure 29. Write-Burst Bank T, Read-Burst Bank B With Automatic Deactivate (read latency = 3, burst length = 4)

C1+2 C1+3

C1‡

NOTE A: This example illustrates minimum nCWL for the '626802-10 at 100 MHz, the '626802-12 at 80 MHz, and the '626802-15 at 66 MHz.






† Column-address sequence depends on programmed burst type and C0 (see Table 5).

‡ Column-address sequence depends on programmed burst type and C1 (see Table 5). NOTE A: This example illustrates a minimum tpcp read burst and minimum tpwt write burst for the '626802-10 at 100 MHz, the '626802-12 at 80 MHz, and the '626802-15 at 66 MHz.

Figure 30. Use of DQM for Output and Data-In Cycle Masking (read-burst bank T, write-burst bank B, deactivate all banks) (read latency = 2, burst length = 4)

# PARAMETER MEASUREMENT INFORMATION

SYNCHRONOUS DYNAMIC R RANDO TMS626802



1048576-WORD BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY SMOS182A- FEBRUARY 1994 - REVISED JUNE 1995


PARAMETER MEASUREMENT INFORMATION

TMS626802

† Column-address sequence depends on programmed burst type and C0 (see Table 6).

NOTE A: This example illustrates minimum tpc, tpcp, nEP, and tpp for the '626802-10 at 100 MHz, the '626802-12 at 80 MHz, and the '626802-15 at 66 MHz.

Figure 31. Refresh Cycles (refreshes followed by read burst followed by refresh) (read latency = 2, burst length = 8)




BURST TYPE	BANK	ROW		BURST	CYCLE	
(D/Q)	(B/T)	ADDR	a	b	c	d
D	В	R0	C0†	C0+1	C0+2	C0+3

† Column-address sequence depends on programmed burst type and C0 (see Table 5).

NOTES: A. This example illustrates minimum tpcp for the '626802-10 at 100 MHz, the '626802-12 at 80 MHz, and the '626802-15 at 66 MHz.

B. Refer to Figure 1

Figure 32. Mode Register Programming (deactivate all, mode program, write burst with automatic deactivate) (read latency = 2, burst length = 4)



048576-WORD BY 8-BIT BY 2-BANK
SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
MOS182A- FEBRUARY 1994 - REVISED JUNE 1995

PARAMETER MEASUREMENT INFORMATION

† Column-address sequence depends on programmed burst type and C0 (see Table 5).

Figure 33. Use of CKE for Clock Gating (hold) and Standby Mode (read-burst bank T with hold, write-burst bank B, standby mode) (read latency = 2, burst length = 4)

<sup>‡</sup> Column-address sequence depends on programmed burst type and C1 (see Table 5). NOTE A: This example illustrates minimum tBCD for the '626802-10 at 100 MHz, the '626802-12 at 80 MHz, and the '626802-15 at 66 MHz.

This data sheet is applicable to all TMS55160s symbolized with Revision "C" and subsequent revisions as described on page 5-134.

- Organization:
  - DRAM: 262144 Words × 16 Bits
  - SAM: 256 Words × 16 Bits
- Dual-Port Accessibility Simultaneous and Asynchronous Access From the DRAM and SAM Ports
- Data Transfer Function From the DRAM to the Serial Data Register
- (4 × 4) × 4 Block-Write Feature for Fast Area Fill Operations; As Many as Four Memory Address Locations Written Per Cycle From the 16-Bit On-Chip Color Register
- Write-Per-Bit Feature for Selective Write to Each RAM I/O; Two Write-Per-Bit Modes to Simplify System Design
- Byte Write Control (CASL, CASU) Provides Flexibility
- Enhanced Page-Mode Operation for Faster Access
- CAS-Before-RAS (CBR) and Hidden Refresh Modes
- Long Refresh Period Every 8 ms (Max)
- Up to 55-MHz Uninterrupted Serial Data Streams
- 256 Selectable Serial-Register Starting Locations
- SE-Controlled Register-Status QSF
- Split-Register-Transfer Read for Simplified Real-Time Register Load
- Programmable Split-Register Stop Point
- 3-State Serial Outputs Allow Easy Multiplexing of Video Data Streams
- All Inputs/Outputs and Clocks TTL Compatible
- Compatible With JEDEC Standards
- Texas Instruments EPIC™ CMOS Process
- Designed to Work With the Industry-Leading Texas Instruments Graphics Family
- Performance Ranges:

		9					
	ACCESS TIME ROW ENABLE ta(R)	ACCESS TIME SERIAL DATA ta(SQ)	DRAM CYCLE TIME tc(W)	PAGE MODE	SERIAL CYCLE TIME tc(SC)	OPERATING CURRENT SERIAL PORT STANDBY ICC1	OPERATING CURRENT SERIAL PORT ACTIVE ICC1A
	(MAX)	(MAX)	(MIN)	(MIN)	(MIN)	(MAX)	(MAX)
TMS55160-60	60 ns	15 ns	110 ns	35 ns	18 ns	180 mA	225 mA
TMS55160-70	70 ns	20 ns	130 ns	40 ns	22 ns	165 mA	205 mA
TMS55160-80	80 ns	25 ns	150 ns	45 ns	30 ns	150 mA	185 mA
EPIC is a trade	mark of Texas I	nstruments Inco	rporated.				

DGH PACKAGE (TOP VIEW)

DQS	VCC TIRG COMPANY SON COMPANY S	1 O 2 3 4 5 6 7 8 9 10 11	64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	SC SE VSS SQ15 DQ15 SQ14 DQ14 VCC SQ13 DQ13 SQ12
A4 □ 31 34 □ A3	Fig	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 22 12 22 23 24 25 26	63 62 61 60 60 60 60 60 60 60 60 60 60 60 60 60	\$\overline{\text{SE}}\$ \text{V\$s} \text{So15} \text{DQ15} \text{SQ14} \text{VCC} \text{SQ13} \text{DQ14} \text{VCC} \text{SQ13} \text{DQ12} \text{VSs} \text{SQ11} \text{DQ11} \text{DQ10} \text{VCC} \text{SQ10} \text{DQ10} \text{VCC} \text{SQ20} \text{DQ20} \
A4 □ 31 34 □ A3	A7 🛘		37 H	A0
A4 🛘 31 34 🗍 A3	A6 🛚	29	36	A1
V <sub>CC</sub> 32 33 7 V <sub>SS</sub>		30		A2
		32		VSS

A0-A8	Address Inputs
CASL, CASU	Column-Address Strobe/Byte Selects
DQ0 - DQ15	DRAM Data I/O, Write Mask Data
DSF	Special Function Select
NC/GND	No Connect/Ground (Important: Not
	connected internally to Vool

PIN NOMENCLATURE

QSF Special Function Output

RAS Row-Address Strobe

SC Serial Clock

SE Serial Enable

SQ0-SQ15 Serial Data Output

TRG Output Enable, Transfer Select

VCC 5-V Supply (TYP)
Vee Ground

VSS Ground
DRAM Write-Enable Select

PRODUCTION DATA information is current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

SMVS160D - AUGUST 1992 - REVISED JUNE 1995

### description

The TMS55160 multiport video RAM is a high-speed dual-ported memory device. It consists of a dynamic random-access memory (DRAM) organized as 262144 words of 16 bits each interfaced to a serial data register [serial-access memory (SAM)] organized as 256 words of 16 bits each. The TMS55160 supports three basic types of operation: random access to and from the DRAM, serial access from the serial register, and transfer of data from any row in the DRAM to the serial register. Except during transfer operations, the TMS55160 can be accessed simultaneously and asynchronously from the DRAM and SAM ports.

The TMS55160 is equipped with several features designed to provide higher system-level bandwidth and to simplify design integration on both the DRAM and SAM ports. On the DRAM port, greater pixel draw rates can be achieved by the device's  $(4 \times 4) \times 4$  block-write feature. The block-write mode allows 16 bits of data (present in an on-chip color data register) to be written to any combination of four adjacent column-address locations. As many as 64 bits of data can be written to memory during each  $\overline{\text{CAS}}$  cycle time. Also on the DRAM port, a write mask or a write-per-bit feature allows masking of any combination of the 16 inputs/outputs on any write cycle. The persistent write-per-bit feature uses a mask register that, once loaded, can be used on subsequent write cycles without reloading. The TMS55160 also offers byte control. Byte control can be applied in read cycles, write cycles, block-write cycles, load-write-mask-register cycles, and load-color-register cycles.

The TMS55160 offers a split-register-transfer read (DRAM to SAM) feature for the serial register (SAM port). This feature enables real-time register load implementation for truly continuous serial data streams without critical timing requirements. The register is divided into a high half and a low half. While one half is being read out of the SAM port, the other half can be loaded from the memory array. For applications not requiring real-time register load (for example, loads done during CRT retrace periods), the full-register mode of operation is retained to simplify system design.

The SAM port is designed for maximum performance. Data can be accessed from the SAM at serial rates up to 55 MHz. During the split-register-transfer read operations, internal circuitry detects when the last bit position is accessed from the active half of the register and immediately transfers control to the opposite half. A separate output, QSF, is included to indicate which half of the serial register is active.


All inputs, outputs, and clock signals on the TMS55160 are compatible with Series 74 TTL. All address lines and data-in lines are latched on chip to simplify system design. All data-outs are unlatched to allow greater system flexibility.

The TMS55160 employs state-of-the-art Texas Instruments EPIC™ scaled-CMOS, double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

The TMS55160 is offered in a 64-pin small-outline gull-wing-leaded package (DGH suffix) for direct surface mounting.


The TMS55160 and other TI multiport video RAMs are supported by a broad line of graphics processors and control devices from Texas Instruments.







### functional block diagram (continued)



### **Table 1. Function Table**

	RAS FALL				CAS <sub>X</sub> FALL	ADDRESS		DQ0-DQ15†		
FUNCTION	CAS <sub>x</sub> ‡	TRG	WE	DSF	DSF	RAS	CASx§	RAS	CASU CASU WE	MNE CODE
Reserved (do not use)	L	L	L	L	Х	Х	Х	X	Х	_
CBR refresh (no reset) and stop-point set¶	L	х	L	Н	х	Stop Point#	х	X	х	CBRS
CBR refresh (option reset)	L	Х	Н	L	Х	Х	Х	X	Х	CBR
CBR refresh (no reset)*	L	Х	Н	H	Х	Х	Х	Х	Х	CBRN
Full-register-transfer read	н	L	Н	L	х	Row Addr	Tap Point	X	х	RT
Split-register-transfer read	Н	L	Н	н	X	Row Addr	Tap Point	х	х	SRT
DRAM write (nonmasked)	Н	н	Н	L	L.	Row Addr	Col Addr	х	Valid Data	RW
DRAM write (nonpersistent write-per-bit)	н	н	L	L	L	Row Addr	Col Addr	Write Mask	Valid Data	RWM
DRAM write (persistent write-per-bit)	н	Н	L	L	L	Row Addr	Col Addr	х	Valid Data	RWM
DRAM block write (nonmasked)	н	н	н	L	н	Row Addr	Block Addr A2-A8	×	Col Mask	BW
DRAM block write (nonpersistent write-per-bit)	Н	н	L	L	н	Row Addr	Block Addr A2-A8	Write Mask	Col Mask	вwм
DRAM block write (persistent write-per-bit)	Н	Н	L	L	н	Row Addr	Block Addr A2-A8	×	Col Mask	BWM
Load write-mask register□	н	Ξ	Н	н	L	Refresh Addr	х	X	Write Mask	LMR
Load color register	Н	Н	Н	н	Н	Refresh Addr	х	X	Color Data	LCR

### Legend:

X

= Don't care

Col Mask = H: Write to address/column enabled

Write Mask = H: Write to I/O enabled

- †DQ0-DQ15 are latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later.
- ‡ Logic L is selected when either or both CASL and CASU are low.
- § The column address and block address are latched on the first falling edge of CASx.
- ¶ CBRS cycle should be performed immediately after the power-up initialization cycle.
- #A0-A3, A8: don't care; A4-A7: stop-point code
- || CBR refresh (option reset) mode ends persistent write-per-bit mode and stop-point mode.
- ★CBR refresh (no reset) mode does not end persistent write-per-bit mode or stop-point mode.
- □Load-write-mask-register cycle sets the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CBR (option reset) cycle.

SMVS160D - AUGUST 1992 - REVISED JUNE 1995

Table 2. Pin Description Versus Operational Mode

PIN	DRAM	TRANSFER	SAM
8A – 0A	Row, column address	Row address, tap point	
CASU	Column-address strobe, DQ output enable	Tap-address strobe	
DQ	DRAM data I/O, Write mask		
DSF	Block-write enable Write-mask-register load enable Color-register load enable CBR (option reset)	Split-register-transfer enable	
RAS	Row-address strobe	Row-address strobe	
SE			SQ output enable, QSF output enable
SC			Serial clock
SQ		l ·	Serial-data output
TRG	DQ output enable	Transfer enable	
WE	Write enable		
QSF			Serial-register status
NC/GND	Make no external connection or tie to system GND		
V <sub>CC</sub> †	5-V supply		
V <sub>SS</sub> †	Ground		

<sup>†</sup> For proper device operation, all V<sub>CC</sub> pins must be connected to a 5-V supply, and all V<sub>SS</sub> pins must be tied to ground.

### pin definitions

### address (A0-A8)

Eighteen address bits are required to decode one of 262144 storage cell locations. Nine row-address bits are set up on pins A0–A8 and latched onto the chip on the falling edge of RAS. Nine column-address bits are set up on pins A0–A8 and latched onto the chip on the first falling edge of CASx. All addresses must be stable on or before the falling edge of RAS and the first falling edge of CASx.

During the full-register-transfer read operation, the states of A0–A8 are latched on the falling edge of  $\overline{RAS}$  to select one of the 512 rows where the transfer occurs. At the first falling edge of  $\overline{CASx}$ , the column-address bits A0–A8 are latched. The most significant column-address bit (A8) selects which half of the row is transferred to the SAM. The appropriate 8-bit column address (A0–A7) selects one of 256 tap points (starting positions) for the serial data output.

During the split-register-transfer read operation, address bit A7 is ignored at the falling edge of  $\overline{\text{CASx}}$ . An internal counter selects which half of the register is used. If the high half of the SAM is currently in use, the low half of the SAM is loaded with the low half of the DRAM half row, and vice versa. Column address (A8) selects the DRAM half row. The remaining seven address bits (A0–A6) are used to select 1 of 127 possible starting locations within the SAM. Locations 127 and 255 are not valid tap points.

### row-address strobe (RAS)

RAS is similar to a chip enable, so that all DRAM cycles and transfer cycles are initiated by the falling edge of RAS. RAS is a control input that latches the states of the row address, WE, TRG, CASL, CASU, and DSF onto the chip to invoke DRAM and transfer read functions of the TMS55160.



### column-address strobe (CASL, CASU)

CASL and CASU are control inputs that latch the states of the column address and DSF to control DRAM and transfer functions of the TMS55160. CASx also act as output enables for the DRAM output pins DQ0-DQ15.

In DRAM operation, <u>CASL</u> enables data to be written to or read from the lower byte (DQ0-DQ7) and <u>CASU</u> enables data to be written to or from the upper byte (DQ8-DQ15).

In transfer operations, address bits A0-A8 are latched at the first falling edge of  $\overline{CASx}$  as the start position (tap) for the serial data output (SQ0-SQ15).

### output enable/transfer select (TRG)

The TRG pin selects either DRAM or transfer operation as RAS falls. For DRAM operation, TRG must be held high as RAS falls. During DRAM operation, TRG functions as an output enable for the DRAM output pins DQ0–DQ15. For transfer operation, TRG must be brought low before RAS falls.

### write mask select, write enable (WE)

In DRAM operation,  $\overline{\text{WE}}$  enables data to be written to the DRAM.  $\overline{\text{WE}}$  is also used to select the DRAM write-per-bit mode of operation. Holding  $\overline{\text{WE}}$  low on the falling edge of  $\overline{\text{RAS}}$  invokes the write-per-bit operation. The TMS55160 supports both the nonpersistent write-per-bit mode and the persistent write-per-bit mode.

### special function select (DSF)

The DSF input is latched on the falling edge of  $\overline{RAS}$  or the first falling edge of  $\overline{CASx}$ , similar to an address. DSF determines which of the following functions are invoked on a particular cycle:

- CBR refresh with reset (CBR)
- CBR refresh with no reset (CBRN)
- CBR refresh with no reset and stop point set (CBRS)
- Block write
- Loading write-mask register for the persistent write-per-bit mode (LMR)
- Loading color register for the block-write mode
- Split-register-transfer read

### DRAM data I/O, write mask data (DQ0-DQ15)

DRAM data is written or read through the common I/O DQ pins. The 3-state DQ output buffers provide direct TTL compatibility (no pullup resistors) with a fanout of one Series 74 TTL load. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state as long as either  $\overline{TRG}$  or  $\overline{CASx}$  is held high. Data does not appear at the outputs until after both  $\overline{CASx}$  and  $\overline{TRG}$  have been brought low. The write mask is latched into the device via the random DQ pins by the falling edge of  $\overline{RAS}$  and is used on all write-per-bit cycles. In a transfer operation, the DQ outputs remain in the high-impedance state for the entire cycle.

### serial data outputs (SQ0-SQ15)

Serial data is read from the SQ pins. The SQ output buffers provide direct TTL compatibility (no pullup resistors) with a fanout of one Series 74 TTL load. The serial outputs are in the high-impedance (floating) state as long as the serial enable pin,  $\overline{SE}$ , is high. The serial outputs are enabled when  $\overline{SE}$  is brought low.

### serial clock (SC)

Serial data is accessed out of the data register from the rising edge of SC. The TMS55160 is designed to work with a wide range of clock duty cycles to simplify system design. There is no refresh requirement because the data registers that comprise the SAM are static. There is also no minimum SC clock operating frequency.



### TMS55160 262144 BY 16-BIT MULTIPORT VIDEO RAM

SMVS160D - AUGUST 1992 - REVISED JUNE 1995

### serial enable (SE)

During serial access operations,  $\overline{SE}$  is used as an enable/disable for the SQ outputs.  $\overline{SE}$  low enables the serial data output.  $\overline{SE}$  high disables the serial data output.  $\overline{SE}$  is also used as an enable/disable for output pin QSF.

IMPORTANT: While  $\overline{SE}$  is held high, the serial clock is not disabled. External SC pulses increment the internal serial address counter regardless of the state of  $\overline{SE}$ . This ungated serial clock scheme minimizes access time of serial output from  $\overline{SE}$  low because the serial clock input buffer and the serial address counter are not disabled by  $\overline{SE}$ .

### special function output (QSF)

QSF is an output pin that indicates which half of the SAM is being accessed. When QSF is low, the serial address pointer is accessing the lower (least significant) 128 bits of the serial register (SAM). When QSF is high, the pointer is accessing the higher (most significant) 128 bits of the SAM.

During full-register-transfer operations, QSF can change state upon completing the cycle. This state is determined by the tap point loaded during the transfer cycle. The QSF output is enabled by  $\overline{SE}$ . If  $\overline{SE}$  is high, the QSF output is in the high-impedance state.

### no connect/ground (NC/GND)

The NC/GND pin should be tied to system ground or left floating for proper device operation.



### functional operation description

### random access operation

**Table 3. DRAM Function Table** 

	RAS FALL				CAS <sub>X</sub> FALL	ADDRESS		DQ0-DQ15 <sup>†</sup>		
FUNCTION	CAS <sub>x</sub> ‡	TRG	WE	DSF	DSF	RAS	CASx§	RAS	CASU CASU WE	MNE CODE
Reserved (do not use)	L	L	L	L	Х	Х	Х	X	Х	
CBR refresh (no reset) and stop-point set¶	L	×	L	н	х	Stop Point #	х	X	х	CBRS
CBR refresh (option reset)	L	Х	Н	L	Х	Х	X	Х	X	CBR
CBR refresh (no reset)*	L	X	Н	Н	Х	Х	Х	X	X	CBRN
DRAM write (nonmasked)	н	н	Н	L	L	Row Addr	Col Addr	X	Valid Data	RW
DRAM write (nonpersistent write-per-bit)	н	н	L	L	L	Row Addr	Col Addr	Write Mask	Valid Data	RWM
DRAM write (persistent write-per-bit)	н	н	L	L	L	Row Addr	Col Addr	X	Valid Data	RWM
DRAM block write (nonmasked)	н	Н	н	L	н	Row Addr	Block Addr A2-A8	×	Col Mask	BW
DRAM block write (nonpersistent write-per-bit)	Н	Н	L	L	н	Row Addr	Block Addr A2-A8	Write Mask	Col Mask	BWM
DRAM block write (persistent write-per-bit)	н	н	L	L	н	Row Addr	Block Addr A2-A8	X	Col Mask	BWM
Load write-mask register □	Н	Н	н	Н	L	Refresh Addr	×	x	Write Mask	LMR
Load color register	н	H	Н	Н	н	Refresh Addr	×	x	Color Data	LCR

### Legend:

= Don't care

Col Mask = H: Write to address/column enabled

Write Mask = H: Write to I/O enabled

- † DQ0-DQ15 are latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later.
- ‡ Logic L is selected when either or both CASL and CASU are low.
- § The column address and block address are latched on the first falling edge of CASx.
- ¶ CBRS cycle should be performed immediately after the power-up initialization cycle.
- #A0-A3, A8: don't care; A4-A7: stop-point code
- Il CBR refresh (option reset) mode ends persistent write-per-bit mode and stop-point mode.
- ★CBR refresh (no reset) mode does not end persistent write-per-bit mode or stop-point mode.
- □Load-write-mask-register cycle sets the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CBR (option reset) cycle.

### enhanced page mode

Enhanced-page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. This mode eliminates the time required for row-address setup, row-address hold, and address multiplex. The maximum RAS low time and the minimum CAS page cycle time are used to determine the number of columns that can be accessed.

Unlike conventional page-mode operations, the enhanced page mode allows the TMS55160 to operate at a higher data bandwidth. Data retrieval begins as soon as the column address is valid rather than when  $\overline{\text{CASx}}$  transitions low. A valid column address can be presented immediately after the row address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{\text{CASx}}$ . In this case, data is obtained after  $t_{a(C)}$  max (access time from  $\overline{\text{CASx}}$  low) if  $t_{a(CA)}$  max (access time from column address) has been satisfied.

### refresh

### CAS-before-RAS (CBR) refresh

CBR refreshes are accomplished by bringing either or both  $\overline{\text{CASL}}$  and  $\overline{\text{CASU}}$  low earlier than  $\overline{\text{RAS}}$ . The external row address is ignored, and the refresh row address is generated internally. Three types of CBR refresh cycles are available. The CBR refresh (option reset) ends the persistent write-per-bit mode and the stop-point mode. The CBRN and CBRS refreshes (no reset) do not end the persistent write-per-bit mode or the stop-point mode. The 512 rows of the DRAM do not necessarily need to be refreshed consecutively as long as the entire refresh is completed within the required time period,  $t_{\text{rf}(MA)}$ . The output buffers remain in the high-impedance state during the CBR refresh cycles regardless of the state of  $\overline{\text{TRG}}$ .

### hidden refresh

A hidden refresh is accomplished by holding both  $\overline{\text{CASL}}$  and  $\overline{\text{CASU}}$  low in the DRAM read cycle and cycling  $\overline{\text{RAS}}$ . The output data of the DRAM read cycle remains valid while the refresh is being carried out. Like the CBR refresh, the refreshed row addresses are generated internally during the hidden refresh.

### RAS-only refresh

A RAS-only refresh is accomplished by cycling RAS at every row address. Unless CASx and TRG are low, the output buffers remain in the high-impedance state to conserve power. Externally generated addresses must be supplied during RAS-only refresh. Strobing each of the 512 row addresses with RAS causes all bits in each row to be refreshed.



SMVS160D - AUGUST 1992 - REVISED JUNE 1995

### byte operation

Byte operation can be applied in DRAM read cycles, write cycles, block-write cycles, load-write-mask-register cycles, and load-color-register cycles. In byte operation, the column address (A0–A8) is latched at the first falling edge of  $\overline{CASx}$ . In read cycles,  $\overline{CASL}$  enables the lower byte (DQ0–DQ7) and  $\overline{CASU}$  enables the upper byte (DQ8–DQ15) (see Figure 1).




Figure 1. Example of a Byte-Read Cycle

## byte operation (continued)

In byte-write operation,  $\overline{CASL}$  enables data to be written to the lower byte (DQ0-DQ7) and  $\overline{CASL}$  enables data to be written to the upper byte (DQ8-DQ15). In an early-write cycle,  $\overline{WE}$  is brought low prior to both  $\overline{CASx}$  signals. Data setup and hold times for DQ0-DQ15 are referenced to the first falling edge of  $\overline{CASx}$  (see Figure 2).




Figure 2. Example of an Early-Write Cycle

# byte operation (continued)

For late-write or read-modify-write cycles,  $\overline{WE}$  is brought low after either or both  $\overline{CASL}$  and  $\overline{CASU}$  fall. The data is strobed in with data setup and hold times for DQ0 – DQ15 referenced to  $\overline{WE}$  (see Figure 3).




Figure 3. Example of a Late-Write Cycle

SMVS160D - AUGUST 1992 - REVISED JUNE 1995

## write-per-bit

The write-per-bit feature allows masking any combination of the 16 DQs on any write cycle. The write-per-bit operation is invoked when WE is held low on the falling edge of RAS. If WE is held high on the falling edge of RAS, the write operation is performed without any masking. The TMS55160 offers two write-per-bit modes: the nonpersistent write-per-bit and the persistent write-per-bit.

# nonpersistent write-per-bit

When WE is low on the falling edge of RAS, the write mask is reloaded. A 16-bit binary code (the write-per-bit mask) is input to the device via the DQ pins and latched on the falling edge of RAS. The write-per-bit mask selects which of the 16 I/Os are to be written and which are not. After RAS has latched the on-chip write-per-bit mask, input data is driven onto the DQ pins and is latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later. CASL enables the lower byte (DQ0-DQ7) to be written through the mask, and CASU enables the upper byte (DQ8-DQ15) to be written through the mask. If a data low (write mask = 0) is strobed into a particular I/O pin on the falling edge of RAS, data is not written to that I/O. If a data high (write mask = 1) is strobed into a particular I/O pin on the falling edge of RAS, data is written to that I/O (see Figure 4).




Figure 4. Example of a Nonpersistent Write-Per-Bit (Late-Write) Operation

## persistent write-per-bit

The persistent write-per-bit mode is initiated only by performing a load-write-mask-register (LMR) cycle first. In the persistent write-per-bit mode, the write-per-bit mask is not overwritten but remains valid over an arbitrary number of write cycles until another LMR cycle is performed or power is removed.

The load-write-mask-register cycle is performed using DRAM write-cycle timing except DSF is held high on the falling edge of RAS and held low on the first falling edge of CASx. A binary code is input to the write-mask register via the random I/O pins and latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later. Byte-write control can be applied to the write mask during the load-write-mask-register cycle. The persistent write-per-bit mode can then be used in exactly the same way as the nonpersistent write-per-bit mode except that the input data on the falling edge of RAS is ignored. When the device is set to the persistent write-per-bit mode, it remains in this mode and is reset only by a CBR refresh with option reset cycle (see Figure 5).




Figure 5. Example of a Persistent Write-Per-Bit Operation

## block write

The block-write feature allows up to 64 bits of data to be written simultaneously to one row of the memory array. This function is implemented as (4 columns × 4 DQs) repeated in four quadrants. In this manner, each of the four one-megabit quadrants can have up to four consecutive columns written at a time with up to four DQs per column (see Figure 6).




Figure 6. Block-Write Operation

Each one-megabit quadrant has a 4-bit column mask to mask off any or all of the four columns from being written with data. Nonpersistent write-per-bit or persistent write-per-bit functions can be applied to the block-write operation to provide write masking options. The DQ data is provided by four bits from the on-chip color register. Bits 0-3 from the 16-bit write-mask register, bits 0-3 from the 16-bit column-mask register, and bits 0-3 from the 16-bit color-data register configure the block write for the first quadrant, while bits 4-7, 8-11, and 12-15 of the corresponding registers control the other quadrants in a similar fashion (see Figure 7).






Figure 7. Block Write With Masks



## block write (continued)

Every four columns make a block, which makes 128 blocks along one row. Block 0 comprises columns 0-3. block 1 comprises columns 4-7, block 2 comprises columns 8-11, etc., as shown in Figure 8.




Figure 8. Block Columns Organization

During block-write cycles, only the seven most significant column addresses (A2-A8) are latched on the first falling edge of CASx to decode one of the 128 blocks. Address bits A0-A1 are ignored. Each one-megabit quadrant has the same block selected.

A block-write cycle is entered in a manner similar to a DRAM write cycle except DSF is held high on the first falling edge of CASx. As in a DRAM write operation, CASL and CASU enable the corresponding lower and upper DRAM DQ bytes to be written, respectively. The column-mask data is input via the DQs and is latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later. The 16-bit color-data register must be loaded prior to performing a block write as described below. Refer to the write-per-bit section for details on use of the write-mask capability, allowing additional performance options.

## Example of block write:

block-write column address = 110000000 (A0-A8 from left to right)

	bit 0			bit 15
color-data register	= 1011	1011	1100	0111
write-mask register	= 1110	1111	1111	1011
column-mask register	= 1111	0000	0111	1010
	1st	2nd	3rd	4th
	Quad	Quad	Quad	Quad

Column-address bits A0 and A1 are ignored. Block 0 (columns 0 - 3) is selected for each one-megabit quadrant. The first quadrant has DQ0-DQ2 written with bits 0-2 from the color-data register (101) to all four columns of block 0. DQ3 is not written and retains its previous data due to the write-mask register bit 3 being a 0.

The second quadrant (DQ4-DQ7) has all four columns masked off due to the column mask bits 4-7 being 0, so that no data is written.

The third quadrant (DQ8-DQ11) has its four DQs written with bits 8-11 from the color-data register (1100) to columns 1-3 of its block 0. Column 0 is not written and retains its previous data on all four DQs due to the column mask-register bit 8 being 0.

The fourth quadrant (DQ12-DQ15) has DQ12, DQ14, and DQ15 written with bits 12, 14, and 15 from the color-data register to column 0 and column 2 of its block 0. DQ13 retains its previous data on all columns due to the write mask. Columns 1 and 3 retain their previous data on all DQs due to the column mask. If the previous data for the quadrant was all 0s, the fourth quadrant would contain the data pattern shown in Figure 9 after the block-write operation shown in the previous example.



block write (continued)





Figure 9. Example of Fourth Quadrant After a Block-Write Operation

# load color register

The load-color-register cycle is performed using normal DRAM write-cycle timing except that DSF is held high on the falling edges of RAS, CASL, and CASU. The color register is loaded from pins DQ0 – DQ15, which are latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later. If only one CASx is low, only the corresponding byte of the color register is loaded. When the color register is loaded, it retains data until power is lost or until another load-color-register cycle is performed (see Figure 10 and Figure 11).



#### Legend:

- 1. Refresh address
- 2. Row address
- 3. Block address (A2-A8) is latched on the first falling edge of CASx.
- 4. Color-register data
- 5. Write-mask data: DQ0-DQ15 are latched on the falling edge of RAS.
- Column-mask data: DQi-DQi+3 (i = 0, 4, 8, 12) are latched on either the first falling edge of CASx or the falling edge of WE, whichever
  occurs later.




= don't care

Figure 10. Example of Block Writes



## load color register (continued)



#### Legend:

- 1. Refresh address
- 2. Row address
- 3. Blockaddress (A2-A8) is latched on the first falling edge of CASx.
- 4. Color-register data
- Write-mask data: DQ0 DQ15 are latched on the falling edge of CASx.
- Column-mask data: DQi-DQi+3 (i = 0, 4, 8, 12) are latched on either the first falling edge of CASx or the falling edge of WE, whichever
  occurs later.

= don't care

Figure 11. Example of a Persistent Block Write

## **DRAM-to-SAM transfer operation**

During the DRAM-to-SAM transfer operation, one half of a row (256 columns) in the DRAM array is selected to be transferred to the 256-bit serial-data register. The transfer operation is invoked by bringing  $\overline{TRG}$  low and holding  $\overline{WE}$  high on the falling edge of  $\overline{RAS}$ . The state of DSF, which is latched on the falling edge of  $\overline{RAS}$ , determines whether the full-register-transfer read operation or the split-register-transfer read operation is performed.

**Table 4. SAM Function Table** 

		RAS	ALL		CASx FALL	ADDF	RESS	DQ0-DQ15		MNE
FUNCTION	CASx†	TRG	WE	DSF	DSF	RAS	CASx	RAS	CASx WE	CODE
Full-register-transfer read	Н	L	Н	L	х	Row Addr	Tap Point	Х	×	RT
Split-register-transfer read	Н	L	Н	н	х	Row Addr	Tap Point	х	х	SRT

† Logic L is selected when either or both CASL and CASU are low.

X = don't care



## full-register-transfer read

A full-register-transfer read operation loads data from a selected half of a row in the DRAM into the SAM. TRG is brought low and latched at the falling edge of RAS. Nine row-address bits (A0-A8) are also latched at the falling edge of RAS to select one of the 512 rows available for the transfer. The nine column-address bits (A0-A8) are latched at the first falling edge of CASx, where address bit A8 selects which half of the row is transferred. Address bits A0-A7 select one of the SAM's 256 available tap points from which the serial data is read out (see Figure 12).




Figure 12. Full-Register-Transfer Read

A full-register-transfer read can be performed in three ways: early load, real-time load (or midline load), or late load. Each of these offers the flexibility of controlling the TRG trailing edge in the full-register-transfer read cycle (see Figure 13).




Figure 13. Example of Full-Register-Transfer Read Operations



## split-register-transfer read

In the split-register-transfer read operation, the serial data register is split into halves. The low half contains bits 0–127, and the high half contains bits 128–255. While one half is being read out of the SAM port, the other half can be loaded from the memory array.





Figure 14. Split-Register-Transfer Read

To invoke a split-register-transfer read cycle, DSF is brought high,  $\overline{TRG}$  is brought low, and both are latched at the falling edge of  $\overline{RAS}$ . Nine row-address bits (A0–A8) are also latched at the falling edge of  $\overline{RAS}$  to select one of the 512 rows available for the transfer. Eight of the nine column-address bits (A0–A6 and A8) are latched at the first falling edge of  $\overline{CASx}$ . Column-address bit A8 selects which half of the row is to be transferred. Column-address bits A0–A6 select one of the 127 tap points in the specified half of the SAM. Column-address bit A7 is ignored, and the split-register-transfer is internally controlled to select the inactive register half.



† A7 shown is internally controlled.

Figure 15. Example of a Split-Register-Transfer Read Operation

A full-register-transfer read must precede the first split-register-transfer read to ensure proper operation. After the full-register-transfer read cycle, the first split-register-transfer read can follow immediately without any minimum SC clock requirement.

# split-register-transfer read (continued)

QSF indicates which half of the register is being accessed during serial access operation. When QSF is low, the serial-address pointer is accessing the lower (least significant) 128 bits of the SAM. When QSF is high, the pointer is accessing the higher (most significant) 128 bits of the SAM. QSF changes state upon completing a full-register-transfer read cycle. The tap point loaded during the current transfer cycle determines the state of QSF. QSF also changes state when a boundary between two register halves is reached.




Figure 16. Example of a Split-Register-Transfer Read After a Full-Register-Transfer Read




Figure 17. Example of Successive Split-Register-Transfer Read Operations



## serial-read operation

The serial-read operation can be performed through the SAM port simultaneously and asynchronously with DRAM operations except during transfer operations. Serial data can be read from the SAM by clocking SC starting at the tap point loaded by the preceding transfer cycle, proceeding sequentially to the most significant bit (bit 255), and then wrapping around to the least significant bit (bit 0), as shown in Figure 18.




Figure 18. Serial Pointer Direction for Serial Read

For split-register-transfer read operation, serial data can be read out from the active half of the SAM by clocking SC starting at the tap point loaded by the preceding split-register-transfer cycle. The serial pointer proceeds sequentially to the most significant bit of the half, bit 127 or bit 255. If there is a split-register-transfer read to the inactive half during this period, the serial pointer points next to the tap point location loaded by that split-register-transfer (see Figure 19).




Figure 19. Serial Pointer for Split-Register Read - Case I

If there is no split-register-transfer read to the inactive half during this period, the serial pointer points next to the least significant bit of the inactive half, bit 128 or bit 0 (see Figure 20).




Figure 20. Serial Pointer for Split-Register Read - Case II

## split-register programmable stop point

The TMS55160 offers programmable stop-point mode for split-register-transfer read operation. This mode can be used to improve 2-D drawing performance in a nonscanline data format.

In split-register-transfer read operation, the stop point is defined as a register location at which the serial output stops coming from one half of the SAM and switches to the opposite half of the SAM. While in stop-point mode, the SAM is divided into partitions whose length is programmed via row addresses A4–A7 in a  $\overline{\text{CBR}}$  set (CBRS) cycle. The last serial-address location of each partition is the stop point (see Figure 21).




Figure 21. Example of the SAM With Partitions




# split-register programmable stop point (continued)

Stop-point mode is not active until the CBRS cycle is initiated. The CBRS operation is performed by holding  $\overline{\text{CASx}}$  and  $\overline{\text{WE}}$  low and DSF high on the falling edge of  $\overline{\text{RAS}}$ . The falling edge of  $\overline{\text{RAS}}$  latches row addresses A4-A7, which are used to define the SAM's partition length. The other row-address inputs are don't care. Stop-point mode should be initiated after the initialization cycles have been performed (see Table 5).

MAXIMUM	A	DDRESS	AT RA	S IN CBF	RS CYC	LE	NUMBER OF	OTOD DOWE LOOATIONS		
PARTITION LENGTH	A8	A7	A6	A5	A4	A0-A3	PARTITIONS	STOP-POINT LOCATIONS		
16	×	L	L	L	L	х	16	15, 31, 47, 63, 79, 95, 111, 127, 143, 159, 175, 191, 207, 223, 239, 255		
32	×	L	L	L	Н	Х	8	31, 63, 95, 127, 159, 191, 223, 255		
64	×	L	L	Н	Н	X	4	63, 127, 191, 255		
128 (default)	х	L	Н	н	Н	х	2	127, 255		

**Table 5. Programming Code for Stop-Point Mode** 

In stop-point mode, the tap point loaded during the split-register-transfer read cycle determines in which SAM partition the serial output begins and at which stop point the serial output stops coming from one half of the SAM and switches to the opposite half of the SAM (see Figure 22).






Figure 22. Example of Split-Register Operation With Programmable Stop Points

SMVS160D - AUGUST 1992 - REVISED JUNE 1995

## 256-/512-bit compatibility of split-register programmable stop point

The stop-point mode is designed to be compatible both for 256-bit SAM and 512-bit SAM devices. After the CBRS cycle is initiated, the stop-point mode becomes active. In the stop-point mode, and only in the stop-point mode, the column-address bits AY7 and AY8 are internally swapped to assure the compatibility (see Figure 23). This address-bit swap applies to the column address, and it is effective for all DRAM and transfer cycles. For example, during the split-register-transfer cycle with stop point, column-address bit AY8 is a don't care and AY7 decodes the DRAM row half for the split-register-transfer. During stop-point mode, a  $\overline{\text{CBR}}$  option reset cycle is not recommended because it ends the stop-point mode and restores address bits AY7 and AY8 to their normal function. Consistent use of CBR cycles ensures that the TMS55160 remains in normal mode.




Figure 23. DRAM-to-SAM Mapping, Non Stop-Point Versus Stop Point

IMPORTANT: For proper device operation in a split-register stop-point mode, a CBRS cycle should be initiated right after the power-up initialization cycles have been performed.

## power up

To achieve proper device operation, an initial pause of 200 µs is required after power up followed by a minimum of eight RAS cycles or eight CBR cycles to initialize the DRAM port. A full-register-transfer read cycle and two SC cycles are needed to initialize the SAM port.

After initialization, the internal state of the TMS55160 is as follows:

	STATE AFTER INITIALIZATION
QSF Write mode	Defined by the transfer cycle during initialization Nonpersistent mode
Write-mask register	Undefined
Color register	Undefined
Serial-register tap point SAM port	Defined by the transfer cycle during initialization Output mode

SMVS160D - AUGUST 1992 - REVISED JUNE 1995

# 

NOTE 1: All voltage values are with respect to VSS.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VSS	Supply voltage		0		٧
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	-1		0.8	٧
TA	Operating free-air temperature	0		70	ပ္

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				'55160	)-60	'5516	0-70	'5516	0-80	LIMIT
	PARAMETER	TEST CONDITIONS‡	PORT	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = -1 mA		2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA		*	0.4		0.4		0.4	٧
lı	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 5.8 V, All other pins at 0 V to V <sub>CC</sub>			±10		±10		±10	μΑ
ю	Output current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V to V <sub>CC</sub> See Note 3			±10		±10		±10	μА
lCC1	Operating current §	See Note 4	Standby		180		165		150	mA
ICC1A	Operating current §	t <sub>c(SC)</sub> = MIN	Active		225		205		185	mA
ICC2	Standby current	All clocks = V <sub>CC</sub>	Standby		5		5		5	mA
ICC2A	Standby current	t <sub>c(SC)</sub> = MIN	Active		70		65		60	mA
IССЗ	RAS-only refresh current	See Note 4	Standby		180		165		150	mA
ІССЗА	RAS-only refresh current	t <sub>C(SC)</sub> = MIN, See Note 5	Active		225		205		185	mA
ICC4	Page-mode current §	t <sub>C(P)</sub> = MIN, See Note 5	Standby		135		115		105	mA
ICC4A	Page-mode current §	t <sub>C(SC)</sub> = MIN, See Note 5	Active		175		155		140	mA
ICC5	CBR current	See Note 4	Standby		180		165		150	mA
ICC5A	CBRcurrent	t <sub>C(SC)</sub> = MIN, See Note 5	Active		225		205		185	mA
ICC6	Data-transfer current	See Note 4	Standby		200		180		160	mA
ICC6A	Data-transfer current	t <sub>c(SC)</sub> = MIN	Active		250		225		200	mA

For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

Measured with outputs open
 NOTES: 3. SE is disabled for SQ output leakage tests.

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		6	pF
C <sub>i(RC)</sub>	Input capacitance, address strobe inputs		7	pF
C <sub>i(W)</sub>	Input capacitance, write enable input		7	pF
C <sub>i(SC)</sub>	Input capacitance, serial clock		7	ρF
C <sub>i(SE)</sub>	Input capacitance, serial enable		7	pF
C <sub>i(DSF)</sub>	Input capacitance, special function		7	pF
C <sub>i(TRG)</sub>	Input capacitance, transfer register input		7	pF
C <sub>o(O)</sub>	Output capacitance, SQ and DQ		7	pF
Co(QSF)	Output capacitance, QSF		9	pF

NOTE 6:  $V_{CC} = 5 V \pm 0.5 V$ , and the bias on pins under test is 0 V.



<sup>4.</sup> Measured with one address change while  $\overline{RAS} = V_{IL}$ .  $t_{c(rd)}$ ,  $t_{c(W)}$ ,  $t_{c(TRD)}$ , = MIN.

<sup>5.</sup> Measured with one address change while CASx = VIH

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 7)

	PARAMETER	TEST	ALT.	'5516	0-60	'5516	0-70	'5516	0-80	UNIT
	FARAME I ER	CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	ONII
ta(C)	Access time from CASx	td(RLCL) = MAX	tCAC		17		20		20	ns
ta(CA)	Access time from column address	td(RLCL) = MAX	taa		30		35		40	ns
ta(CP)	Access time from CASx high	t <sub>d(RLCL)</sub> = MAX	<sup>t</sup> CPA		35		40		45	ns
ta(R)	Access time from RAS	td(RLCL) = MAX	trac		60		70		80	ns
ta(G)	Access time of DQ from TRG low		<sup>t</sup> OEA		15		20		20	ns
ta(SQ)	Access time of SQ from SC high	C <sub>L</sub> = 30 pF	tSCA		15		20		25	ns
ta(SE)	Access time of SQ from SE low	C <sub>L</sub> = 30 pF	<sup>t</sup> SEA		12		15		20	ns
<sup>t</sup> dis(CH)	Disable time, random output from CASx high (see Note 8)	C <sub>L</sub> = 50 pF	<sup>t</sup> OFF	0	15	0	20	0	20	ns
<sup>t</sup> dis(G)	Disable time, random output from TRG high (see Note 8)	C <sub>L</sub> = 50 pF	<sup>t</sup> OEZ	0	15	0	20	0	20	ns
<sup>t</sup> dis(SE)	Disable time, serial output from SE high (see Note 8)	C <sub>L</sub> = 30 pF	tSEZ	0	10	0	15	0	20	ns

<sup>†</sup> Measured with outputs open. For conditions shown as MIN/MAX, use the appropriate value specified under timing requirements.

NOTES: 7. Switching times for RAM port output are measured with a load equivalent to 1 TTL load and 50 pF. Data out reference level: VOH / VOL = 2 V/0.8 V. Switching times for SAM port output are measured with a load equivalent to 1 TTL load and 30 pF. Serial data out reference level: VOH / VOL = 2 V/0.8 V.

<sup>8.</sup> tdis(CH), tdis(G), and tdis(SE) are specified when the output is no longer driven.

SMVS160D - AUGUST 1992 - REVISED JUNE 1995

# timing requirements over recommended ranges of supply voltage and operating free-air temperature†

		ALT.	'551	60-60	'55160-70		'55160-80		UNIT	
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
<sup>t</sup> c(rd)	Cycle time, read	tRC	110		130		150		ns	
t <sub>c(W)</sub>	Cycle time, write	twc	110		130		150		ns	
<sup>t</sup> c(rdW)	Cycle time, read-modify-write	tRMW	150		175		200		ns	
t <sub>c(P)</sub>	Cycle time, page-mode read, write	tPC	35		40		45		ns	
tc(RDWP)	Cycle time, page-mode read-modify-write	tPRMW	80		90		100		ns	
tc(TRD)	Cycle time, transfer read	tRC	110		130		150		ns	
t <sub>c</sub> (SC)	Cycle time, serial clock (see Note 9)	tscc	18		22		30		ns	
tw(CH)	Pulse duration, CASx high	<sup>‡</sup> CPN	10		10		- 10		ns	
tw(CL)	Pulse duration, CASx low (see Note 10)	tCAS	17	10 000	20	10 000	20	10 000	ns	
tw(RH)	Pulse duration, RAS high	tRP	40		50		60		ns	
tw(RL)	Pulse duration, RAS low (see Note 11)	tRAS	60	10 000	70	10 000	80	10 000	ns	
tw(WL)	Pulse duration, WE low	twp	10		10		15		ns	
tw(TRG)	Pulse duration, TRG low		15		20		20		ns	
tw(SCH)	Pulse duration, SC high (see Note 9)	tsc	5		8		. 10		ns	
tw(SCL)	Pulse duration, SC low (see Note 9)	tSCP	5		8		10	•	ns	
tw(GH)	Pulse duration, TRG high	tTP	20		20		20		ns	
tw(RL)P	Pulse duration, RAS low (page mode)	tRASP	60	100 000	70	100 000	80	100 000	ns	
tsu(CA)	Setup time, column address before CASx low	tASC	0		0		0		ns	
su(SFC)	Setup time, DSF before CASx low	tFSC	. 0		0		0		ns	
tsu(RA)	Setup time, row address before RAS low	t <sub>ASR</sub>	0		0		0		ns	
t <sub>su(WMR)</sub>	Setup time, WE before RAS low	twsn	0		0		0		ns	
tsu(DQR)	Setup time, DQ before RAS low	tMS	0		0		0		ns	
tsu(TRG)	Setup time, TRG high before RAS low	tTHS	0		0		0		ns	
t <sub>su(SFR)</sub>	Setup time, DSF low before RAS low	tFSR	0		0		0		ns	
tsu(DCL)	Setup time, data valid before CASx low	tDSC	0		0		0		ns	
t <sub>su(DWL)</sub>	Setup time, data valid before WE low	tosw	0		0		0		ns	
<sup>t</sup> su(rd)	Setup time, read command, WE high before CASx low	t <sub>RCS</sub>	0		0		0		ns	
tsu(WCL)	Setup time, early write command, WE low before CASx low	twcs	0		0		0		ns	
su(WCH)	Setup time, WE low before CASx high, write	tcwL	15		15		20		ns	
su(WRH)	Setup time, WE low before RAS high, write	tRWL	15		15	1 2	20		ns	
h(CLCA)	Hold time, column address after CASx low	tCAH	10		10		15		ns	
h(SFC)	Hold time, DSF after CASx low	tCFH	10		10		15		ns	
h(RA)	Hold time, row address after RAS low	tRAH	10		10		10		ns	

<sup>†</sup> Timing measurements are referenced to VIL max and VIH min.

NOTES: 9. Cycle time assumes  $t_t = 3$  ns.

<sup>10.</sup> In a read-modify-write cycle, t<sub>d(CLWL)</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this can require

additional CASx low time [tw(CL)].

11. In a read-modify-write cycle, td(RLWL) and tsu(WRH) must be observed. Depending on the user's transition times, this can require additional RAS low time [tw(RL)].

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)  $\!\!\!\!\!^{\dagger}$ 

		ALT.	'5516	0-60	'5516	0-70	'5516	0-80	UNIT
	•	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
th(TRG)	Hold time, TRG after RAS low	tтнн	10		10		10		ns
th(RWM)	Hold time, write mask after RAS low	tRWH	10		10		10		ns
th(RDQ)	Hold time, DQ after RAS low (write-mask operation)	tMH	10		10		10		ns
th(SFR)	Hold time, DSF after RAS low	t <sub>RFH</sub>	10		10		10		ns
th(RLCA)	Hold time, column address valid after RAS low (see Note 12)	tar	30		30		35		ns
th(CLD)	Hold time, data valid after CASx low	tDH	. 15		15		15		ns
th(RLD)	Hold time, data valid after RAS low (see Note 12)	tDHR	35		35		35		ns
th(WLD)	Hold time, data valid after WE low	tDH	15		15		. 15		ns
<sup>t</sup> h(CHrd)	Hold time, read, WE high after CASx high (see Note 13)	trch tri	0		0		0		ns
<sup>t</sup> h(RHrd)	Hold time, read, WE high after RAS high (see Note 13)	tRRH	0	,	0		0		ns
th(CLW)	Hold time, write, WE low after CASx low	twch	10		15		15		ns
th(RLW)	Hold time, write, WE low after RAS low (see Note 12)	twcr	30		35		35		ns
th(WLG)	Hold time, TRG high after WE low (see Note 14)	<sup>t</sup> OEH	10		10		10		ns
th(SHSQ)	Hold time, SQ valid after SC high	tson	4		5		5		ns
th(RSF)	Hold time, DSF after RAS low	t <sub>FHR</sub>	30		30		35		ns
† 1/D1 O1 D	Delautine DAG laute GAG high	tCSH	60		70		80		ns
td(RLCH)	Delay time, RAS low to CASx high See Note 15	tCHR	10		10		15		119
td(CHRL)	Delay time, CASx high to RAS low	tCRP	0		0		0		ns
td(CLRH)	Delay time, CASx low to RAS high	tRSH	17		20		20		ns
td(CLWL)	Delay time, CASx low to WE low (see Notes 16 and 17)	tCWD	37	,	45		45		ns
td(RLCL)	Delay time, RAS low to CASx low (see Note )	tRCD	20	43	20	50	20	60	ns
td(CARH)	Delay time, column address valid to RAS high	tRAL	30		35		40		ns
td(CACH)	Delay time, column address valid to CASx high	t <sub>CAL</sub>	30		35		40		ns
<sup>t</sup> d(RLWL)	Delay time, RAS low to WE low (see Note 16)	tRWD	80		95		105		ns
<sup>t</sup> d(CAWL)	Delay time, column address valid to WE low (see Note 16)	tAWD	50		60		65		ns
td(CLRL)	Delay time, CASx low to RAS low (see Note 15)	tCSR	0		0		0		ns
td(RHCL)	Delay time, RAS high to CASx low (see Note 15)	tRPC	0		0		0		ns
td(CLGH)	Delay time, CASx low to TRG high for DRAM read cycles	7	17	-	20		20		ns
td(GHD)	Delay time, TRG high before data applied at DQ	<sup>t</sup> OED	10		15		15		ns

† Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

NOTES: 12. The minimum value is measured when t<sub>d</sub>(RLCL) is set to t<sub>d</sub>(RLCL) min as a reference.

13. Either th(RHrd) or th(CHrd) must be satisfied for a read cycle.

14. Output-enable-controlled write. Output remains in the high-impedance state for the entire cycle.

- 15. CBRrefresh operation only
- 16. Read-modify-write operation only
- 17. TRG must disable the output buffers prior to applying data to the DQ pins.
- 18. The maximum value is specified only to assure RAS access time.



SMVS160D - AUGUST 1992 - REVISED JUNE 1995

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) $\!\!\!\!^{\dagger}$

		ALT.	'5516	0-60	'5516	0-70	'5516	0-80	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
td(RLTH)	Delay time, RAS low to TRG high (see Note 19)	tRTH	50		55		60		ns
td(RLSH)	Delay time, RAS low to first SC high after TRG high (see Note 20)	tRSD	65		70		80		ns
<sup>t</sup> d(RLCA)	Delay time, RAS low to column address valid	tRAD	15	- 30	15	35	15	40	ns
td(GLRH)	Delay time, TRG low to RAS high	<sup>t</sup> ROH	10		15		15		ns
td(CLSH)	Delay time, CASx low to first SC high after TRG high (see Note 20)	tCSD	20		20		25		ns
td(SCTR)	Delay time, SC high to TRG high (see Notes 19 and 20)	tTSL	5		5		5		ns
td(THRH)	Delay time, TRG high to RAS high (see Note 19)	tTRD	-10		-10		-10		ns
td(THRL)	Delay time, TRG high to RAS low (see Note 21)	tTRP	40		50		60		ns
td(THSC)	Delay time, TRG high to SC high (see Note 19)	tTSD	10		10		15		ns
td(RHMS)	Delay time, RAS high to last (most significant) rising edge of SC before boundary switch during split-register-transfer read cycles		15		20		20		ns
td(CLTH)	Delay time, CASx low to TRG high in real-time transfer read cycles	tстн	15		15		15		ns
td(CASH)	Delay time, column address to first SC in early-load transfer read cycles	t <sub>ASD</sub>	25		25		30		ns
<sup>t</sup> d(CAGH)	Delay time, column address to TRG high in real-time transfer read cycles	t <sub>ATH</sub>	20		20		20		ns
td(DCL)	Delay time, data to CASx low	tDZC	0		0		0		ns
td(DGL)	Delay time, data to TRG low	tDZO	0		0		0		ns
<sup>t</sup> d(MSRL)	Delay time, last (most significant) rising edge of SC to $\overline{\text{RAS}}$ low before boundary switch during split-register-transfer read cycles		15		20		20		ns
너(SCQSF)	Delay time, last (127 or 255) rising edge of SC to QSF switching at the boundary during split-register-transfer read cycles (see Note 22)	tsqd		20		25		30	ns
네(CLQSF)	Delay time, CASx low to QSF switching in transfer read cycles (see Note 2222)	†CQD		25		30		35	ns
td(GHQSF)	Delay time, TRG high to QSF switching in transfer read cycles (see Note 2222)	<sup>t</sup> TQD		20		25		30	ns
td(RLQSF)	Delay time, RAS low to QSF switching in transfer read cycles (see Note 2222)	tRQD		65		70		75	ns
<sup>t</sup> rf(MA)	Refresh time interval, memory	tREF		8		8		- 8	ms
t <sub>t</sub>	Transition time	tΤ	3	50	3	50	. 3	50	ns

<sup>†</sup> Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

NOTES: 19. Real-time load transfer read or late-load transfer read cycle only

- 20. Early-load transfer read cycle only
- 21. Full-register (read) transfer cycles only
- 22. Switching times for QSF output are measured with a load equivalent to 1 TTL load and 30 pF, and output reference level is VOH / VOL = 2 V/0.8 V.




Figure 24. Read-Cycle Timing






Figure 25. Early-Write-Cycle Timing

Table 6. Early-Write-Cycle State Table

OVOLE		STATE	
CYCLE	1	2	3
Write operation (nonmasked)	Н	Don't care	Valid data
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data
Write operation with persistent write-per-bit	L	Don't care	Valid data



SMVS160D - AUGUST 1992 - REVISED JUNE 1995





Figure 26. Late-Write-Cycle Timing (Output-Enable-Controlled Write)

Table 7. Late-Write-Cycle State Table

CYCLE		STATE		
	1	2	3	
Write operation (nonmasked)	Н	Don't care	Valid data	
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data	
Write operation with persistent write-per-bit	L	Don't care	Valid data	





<sup>†</sup> Load-write-mask-register cycle puts the device into the persistent write-per-bit mode.

Figure 27. Load-Write-Mask-Register-Cycle Timing (Early-Write Load)

# PARAMETER MEASUREMENT INFORMATION tc(W) tw(RL) RAS td(RLCH) td(CLRH) td(CHRL) + td(CHRL) td(RLCL) – t<sub>t</sub> tw(CL) CASx th(RA) Refresh Row tsu(RA) → 8A-0A th(RSF) tsu(SFR) → tsu(SFC) th(SFR) th(SFC) DSF t<sub>su(WRH)</sub> TRG t<sub>su(WCH)</sub> tsu(TRG) th(CLW) td(GHD) th(RLW) tsu(WMR) th(WLG) th(RWM) WE t<sub>su(DWL)</sub> th(WLD) th(RLD)

DQ0-DQ15

Figure 28. Load-Write-Mask-Register-Cycle Timing (Late-Write Load)

Write Mask†

<sup>†</sup> Load-write-mask-register cycle puts the device into the persistent write-per-bit mode.




Figure 29. Read-Write-/Read-Modify-Write-Cycle Timing

Table 8. Read-Write-/Read-Modify-Write-Cycle State Table

OVOLE	STATE		
CYCLE	1	2	3
Write operation (nonmasked)	Н	Don't care	Valid data
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data
Write operation with persistent write-per-bit	L	Don't care	Valid data







Figure 30. Enhanced-Page-Mode Read-Cycle Timing

<sup>†</sup> Access time is  $t_{a(CP)}$  or  $t_{a(CA)}$  dependent. ‡ Output can go from the high-impedance state to an invalid data state prior to the specified access time.

NOTE A: A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper polarity of DSF is selected on the falling edge of RAS and CASx to select the desired write mode (normal, block write, etc.).



† Referenced to the first falling edge of CASx or the falling edge of WE, whichever occurs later


NOTE A: A read cycle or a read-modify-write cycle can be intermixed with write cycles, observing read and read-modify-write timing specifications. To assure page-mode cycle time, TRG must remain high throughout the entire page-mode operation if the late-write feature is used. If the early-write-cycle timing is used, the state of TRG is a don't care after the minimum period th(TRG) from the falling edge of RAS.

Figure 31. Enhanced-Page-Mode Write-Cycle Timing
Table 9. Enhanced Page-Mode Write-Cycle State Table

CYCLE	STATE				
CTCLE	1	2	3	4	5
Write operation (nonmasked)	L	L	Н	Don't care	Valid data
Write operation with nonpersistent write-per-bit	L	L	L	Write mask	Valid data
Write operation with persistent write-per-bit	L	L	L	Don't care	Valid data
Load write-mask register on either the first falling edge of CASx or the falling edge of WE, whichever occurs later.‡	Н	L	Н	Don't care	Write mask

<sup>‡</sup> Load-write-mask-register cycle sets the device to the persistent write-per-bit mode. Column address at the falling edge of CASx is a don't care during this cycle.





† Output can go from high-impedance to an invalid data state prior to the specified access time.

NOTE A: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

Figure 32. Enhanced Page-Mode Read-Modify-Write-Cycle Timing
Table 10. Enhanced Page-Mode Read-Modify-Write-Cycle State Table

CYCLE	STATE				
CYCLE	1	2	3	4	5
Write operation (nonmasked)	L	L	Н	Don't care	Valid data
Write operation with nonpersistent write-per-bit	L	L	L	Write mask	Valid data
Write operation with persistent write-per-bit	L	L	L	Don't care	Valid data
Load-write-mask register on either the first falling edge of CASx or the falling edge of WE, whichever occurs later.‡	н	L	Н	Don't care	Write mask

Load-write-mask-register cycle sets the device to the persistent write-per-bit mode. Column address at the falling edge of CASx is a don't care during this cycle.






Figure 33. Load-Color-Register-Cycle Timing (Early-Write Load)






Figure 34. Load-Color-Register-Cycle Timing (Late-Write Load)




Figure 35. Block-Write-Cycle Timing (Early Write)

Table 11. Block-Write-Cycle State Table

CYCLE	STATE		
	1	2	3
Block-write operation (nonmasked)	Н	Don't care	Column mask
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask
Block-write operation with persistent write-per-bit	L'	Don't care	Column mask

Write-mask data 0: I

0: I/O write disable 1: I/O write enable

Column-mask data DQi – DQi+3

0: column write disable

(i = 0, 4, 8, 12)

1: column write enable

Example:

DQ0 -- column 0 (address A1 = 0, A0 = 0)

DQ1 — column 1 (address A1 = 0, A0 = 1)

DQ2 - column 2 (address A1 = 1, A0 = 0)

DQ3 -- column 3 (address A1 = 1, A0 = 1)






Figure 36. Block-Write-Cycle Timing (Late Write)

Table 12. Block-Write-Cycle State Table

CYCLE		STATE		
	1	2	3	
Block-write operation (nonmasked)	Н	Don't care	Column mask	
Block-write operation with nonpersistent write-per-bit	. L	Write mask	Column mask	
Block-write operation with persistent write-per-bit	Let	Don't care	Column mask	

Write-mask data

0: I/O write disable 1: I/O write enable

Column-mask data DQi - DQi+3

0: column write disable

(i = 0, 4, 8, 12)

1: column write enable

Example:


DQ0 - column 0 (address A1 = 0, A0 = 0)

DQ1 - column 1 (address A1 = 0, A0 = 1)

DQ2 - column 2 (address A1 = 1, A0 = 0)

DQ3 - column 3 (address A1 = 1, A0 = 1)





† Referenced to the first falling edge of CASx or the falling edge of WE, whichever occurs later

NOTE A: To assure page-mode cycle time, TRG must remain high throughout the entire page-mode operation if the late-write feature is used. If the early-write cycle timing is used, the state of TRG is a don't care after the minimum period th(TRG) from the falling edge of RAS.

Figure 37. Enhanced-Page-Mode Block-Write-Cycle Timing

Table 13. Enhanced-Page-Mode Block-Write-Cycle State Table

OVOL 5	STATE		
CYCLE	1	2	3
Block-write operation (nonmasked)	Н	Don't care	Column mask
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask
Block-write operation with persistent write-per-bit	L	Don't care	Column mask

Write-mask data 0: I/O write disable

1: I/O write disable

Column-mask data DQi - DQi+3

(i = 0, 4, 8, 12)

0: column write disable

1: column write enable

Example:

DQ0 - column 0 (address A1 = 0, A0 = 0)

DQ1 — column 1 (address A1 = 0, A0 = 1)

DQ2 - column 2 (address A1 = 1, A0 = 0)

DQ3 — column 3 (address A1 = 1, A0 = 1)






Figure 38. RAS-Only Refresh-Cycle Timing

# PARAMETER MEASUREMENT INFORMATION




Figure 39. CBR-Refresh-Cycle Timing

Table 14. CBR-Cycle State Table

avol F		STATE	
CYCLE	1	2	3
CBR refresh with option reset	Don't care	L	Н
CBR refresh with no reset	Don't care	н	н
CBR refresh with stop point set and no reset	Stop address	Н	L

# PARAMETER MEASUREMENT INFORMATION




Figure 40. Hidden-Refresh-Cycle Timing

Table 15. Hidden-Refresh-Cycle State Table

OVOLE		STATE				
CYCLE	1	2	3			
CBR refresh with option reset	Don't care	L	H			
CBR refresh with no reset	Don't care	н	Н			
CBR refresh with stop point set and no option reset	Stop address	Н	L			



RAS

CASx

A0-A8

DSF

TRG

SQ

td(CHRL)

tsu(RA)

tsu(SFR)

tsu(TRG)

th(SHSQ)

4- ta(SQ)

**Old Data** 

# to(RLCL) td(RLCH) td(RLCH) td(RLCA) th(RA) th(RLCA) th(RLCA) th(RLCA) th(RLCA) th(RLCA) th(RLCA) th(RLCA)

tc(SC)


**New Data** 

ta(SQ)

th(SHSQ)

td(GHQSF)

PARAMETER MEASUREMENT INFORMATION



th(TRG)

th(RWM)

- GSF

  H

  SE


  td(RLQSF)
- NOTES: A. DQ outputs remain in the high-impedance state for the entire memory-to-data-register-transfer cycle. The memory-to-data-register-transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.
  - B. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., the SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit read from the data register after TRG has gone high must be activated by a positive transition of SC.

Old Data

- C. A0 A7: register tap point; A8: identifies the half of the transferred row
- D. Early-load operation is defined as  $t_h(TRG)$  min <  $t_h(TRG)$  <  $t_d(RLTH)$  min.

Figure 41. Full-Register-Transfer Read Timing, Early-Load Operations






- NOTES: A. Random-mode (DQ) outputs remain in the high-impedance state for the entire memory-to-data-register-transfer cycle. The memory-to-data-register-transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.
  - B. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., the SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit read from the data register after TRG has gone high must be activated by a positive transition of SC.
  - C. A0-A7: register tap point; A8: identifies the half of the transferred row
  - D. Late-load operation is defined as  $t_{d(THRH)} < 0$  ns.

Figure 42. Full-Register-Transfer Read Timing, Real-Time Load Operation/Late-Load Operation






NOTE A: A0-A6: tap point of the given half; A7: don't care; A8: identifies the DRAM row half

Figure 43. Split-Register-Transfer Read Timing






NOTE A: While the data is being read through the serial-data register, TRG is a don't care except TRG must be held high when RAS goes low.

This is to avoid the initiation of a register-data transfer operation.

Figure 44. Serial-Read Timing ( $\overline{SE} = V_{IL}$ )


# PARAMETER MEASUREMENT INFORMATION



NOTE A: While the data is being read through the serial-data register, TRG is a don't care except TRG must be held high when RAS goes low. This is to avoid the initiation of a register-data transfer operation.

Figure 45. Serial-Read Timing (SE-Controlled Read)

# PARAMETER MEASUREMENT INFORMATION




NOTES: A. In order to achieve proper split-register operation, a full-register-transfer read should be performed before the first split-register-transfer cycle. This is necessary to initialize the data register and the starting tap location. First serial access can then begin either after the full-register-transfer-read cycle (CASE I), during the first split-register-transfer cycle (CASE III). There is no minimum requirement of SC clock between the full-register-transfer-read cycle and the first split-register cycle.

B. Asplit-register-transfer into the inactive half is not allowed until t<sub>d(MSRL)</sub> is met. t<sub>d(MSRL)</sub> is the minimum delay time between the rising edge of the serial clock of the last bit (bit 127 or 255) and the falling edge of RAS of the split-register-transfer cycle into the inactive half. After the t<sub>d(MSRL)</sub> requirement is met, the split-register-transfer into the inactive half must also satisfy the minimum t<sub>d(RHMS)</sub> requirement. t<sub>d(RHMS)</sub> is the minimum delay time between the rising edge of RAS of the split-register-transfer cycle into the inactive half and the rising edge of the serial clock of the last bit (bit 127 or 255).

Figure 46. Split-Register Operating Sequence



# device symbolization



This data sheet is applicable to all TMS55165s symbolized with Revision "C" and subsequent revisions as described on page 5-189.

- Organization:
  - DRAM: 262144 Words × 16 Bits
  - SAM: 256 Words × 16 Bits
- Dual-Port Accessibility Simultaneous and Asynchronous Access From the DRAM and SAM Ports
- Data Transfer Function From the DRAM to the Serial Data Register
- (4 × 4) × 4 Block-Write Feature for Fast Area Fill Operations; As Many as Four Memory Address Locations Written Per Cycle From the 16-Bit On-Chip Color Register
- Write-Per-Bit Feature for Selective Write to Each RAM I/O; Two Write-Per-Bit Modes to Simplify System Design
- Byte Write Control (WEL, WEU) Provides Flexibility
- Enhanced Page-Mode Operation for Faster Access
- CAS-Before-RAS (CBR) and Hidden Refresh Modes
- Long Refresh Period Every 8 ms (Max)
- Up to 55-MHz Uninterrupted Serial Data Streams
- 256 Selectable Serial-Register Starting Locations
- SE-Controlled Register-Status QSF
- Split-Register Transfer Read for Simplified Real-Time Register Load
- Programmable Split-Register Stop Point
- 3-State Serial Outputs Allow Easy Multiplexing of Video Data Streams
- All inputs/Outputs and Clocks TTL Compatible
- Compatible With JEDEC Standards
- Texas Instruments EPIC™ CMOS Process
- Designed to Work With the Industry-Leading Texas Instruments
   Graphics Family
- Performance Ranges:

	ACCESS TIME ROW ENABLE ta(R) (MAX)	ACCESS TIME SERIAL DATA ta(SQ) (MAX)	DRAM CYCLE TIME tc(W) (MIN)	DRAM PAGE MODE  tc(P) (MIN)	SERIAL CYCLE TIME t <sub>C</sub> (SC) (MIN)	OPERATING CURRENT SERIAL PORT STANDBY ICC1 (MAX)	OPERATING CURRENT SERIAL PORT ACTIVE ICC1A (MAX)
TMS55165-60	60 ns	15 ns	110 ns	35 ns	18 ns	180 mA	225 mA
TMS55165-70	70 ns	20 ns	130 ns	40 ns	22 ns	165 mA	205 mA
TMS55165-80	80 ns	25 ns	150 ns	45 ns	30 ns	150 mA	185 mA
EPIC is a trade	mark of Texas I	nstruments Inco	rporated.				

DGH PACKAGE (TOP VIEW)

		<del></del>		
vcc □	10	$\cup$	64 🗖	SC
TŘG 🗆	2		63 D	SE
vss 🗆	3		62	Vss
soo 🗆	4		61 D	SQ15
D000 []	5		<b>∞</b> 5	DQ15
200	6		59 5	SQ14
SQ1	7			
DQ1 [			58	DQ14
Vcc 🛭	8		57 📮	Vcc
soz 🛚	9		56 <u>D</u>	SQ13
DQ2 🛚	10		55 🖸	DQ13
sos 🛚	11		54 🛭	SQ12
DQ3	12		53 🖸	DQ12
Vss 🗆	13		52	Vss
SQ4 [	12 13 14		51 🖸	DQ12 VSS SQ11
VSS C SQ4 C DQ4 C	15		50	DQ11
SQ5	16		49 🗖	SQ10
DQ5	17 18		48 17	DQ10
Vcc 🗆	18		47 🗖	Vcc
SQ6 [	19		46 N	SOR
DQ6	20		45	DQ9
SQ7	21		44 🖯	SQ8
DQ6   SQ7   DQ7	22		45 1	SQ9 DQ9 SQ8 DQ8
vss 🗆	22 23		42 5	Vss
ᇔᅢ	24		41 5	DSF
WEU C	25		40 5	NC / GND
쁆	26		39	CAS
- Table 1	27		38 J	005
~;∺	20		37 5	40
~∵. ∺	28		36	AU
VCC TYSS SQ0 SQ1 DQ3 DQ3 DQ3 DQ3 DQ3 DQ3 DQ3 DQ3	29 30			QSF A0 A1 A2 A3
	30		35	A2
∵" H	31		34	A3
vcc 🗆	32		33 🗆	Vss

	PIN NOMENCLATURE
A0-A8	Address Inputs
CAS	Column-Address Strobe
DQ0 - DQ15	DRAM Data I/O, Write Mask Data
DSF	Special Function Select
NC/GND	No Connect/Ground (Important: Not
1	connected internally to VSS)
QSF	Special Function Output
RAS	Row-Address Strobe
SC .	Serial Clock
SE	Serial Enable
SQ0-SQ15	Serial Data Output
TRG	Output Enable, Transfer Select
Vcc	5-V Supply (TYP)
VSS	Ground
WEL, WEU	DRAM Byte-Write Enable Selects

PRODUCTION DATA Information is current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

# description

The TMS55165 multiport video RAM is a high-speed dual-ported memory device. It consists of a dynamic random-access memory (DRAM) organized as 262 144 words of 16 bits each interfaced to a serial data register [serial-access memory (SAM)] organized as 256 words of 16 bits each. The TMS55165 supports three basic types of operation: random access to and from the DRAM, serial access from the serial register, and transfer of data from any row in the DRAM to the serial register. Except during transfer operations, the TMS55165 can be accessed simultaneously and asynchronously from the DRAM and SAM ports.

The TMS55165 is equipped with several features designed to provide higher system-level bandwidth and to simplify design integration on both the DRAM and SAM ports. On the DRAM port, greater pixel draw rates can be achieved by the device's  $(4 \times 4) \times 4$  block-write feature. The block-write mode allows 16 bits of data (present in an on-chip color data register) to be written to any combination of four adjacent column address locations. As many as 64 bits of data can be written to memory during each  $\overline{\text{CAS}}$  cycle time. Also on the DRAM port, a write mask or a write-per-bit feature allows masking of any combination of the 16 inputs/outputs on any write cycle. The persistent write-per-bit feature uses a mask register that, once loaded, can be used on subsequent write cycles without reloading. The TMS55165 also offers byte control. Byte control can be applied in write cycles, block-write cycles, load-write-mask-register cycles, and load-color-register cycles.

The TMS55165 offers a split-register-transfer read (DRAM to SAM) feature for the serial register (SAM port). This feature enables real-time register load implementation for truly continuous serial data streams without critical timing requirements. The register is divided into a high half and a low half. While one half is being read out of the SAM port, the other half can be loaded from the memory array. For applications not requiring real-time register load (for example, loads done during CRT retrace periods), the full-register mode of operation is retained to simplify system design.

The SAM port is designed for maximum performance. Data can be accessed from the SAM at serial rates up to 55 MHz. During the split-register-transfer read operations, internal circuitry detects when the last bit position is accessed from the active half of the register and immediately transfers control to the opposite half. A separate output, QSF, is included to indicate which half of the serial register is active.

All inputs, outputs, and clock signals on the TMS55165 are compatible with Series 74 TTL. All address lines and data-in lines are latched on chip to simplify system design. All data-outs are unlatched to allow greater system flexibility.

The TMS55165 employs state-of-the-art Texas Instruments EPIC™ scaled-CMOS, double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.


The TMS55165 is offered in a 64-pin small-outline gull-wing-leaded package (DGH suffix) for direct surface mounting.

The TMS55165 and other TI multiport video RAMs are supported by a broad line of graphics processors and control devices from Texas Instruments.

# functional block diagram 1 of 4 Sub-Blocks (see next page) Input DSF-Buffer Special-Input Function Buffer Column Logic Buffer 1 of 4 Sub-Blocks DQ0-DQ15 **→** (see next page) A0-A8 Row Output Buffer Buffer 1 of 4 Sub-Blocks (see next page) Serial-Address Refresh Counter Counter Split-Register Serial-SQ0-SQ15 <del>16</del> Status Output Buffer QSF SE 1 of 4 Sub-Blocks (see next page) RAS → CAS → Timing Generator TRG > WEx →



# functional block diagram (continued)



#### **Table 1. Function Table**

		RAS	FALL		CAS FALL	ADDF	RESS	DQ0-	MNE	
FUNCTION	CAS	TRG	WEx‡	DSF	DSF	RAS	CAS	RAS	WEU CAS	CODE
Reserved (do not use)	L	L	L	L	X	X	Х	Х	X	_
CBR refresh (no reset) and stop point set ¶	L	х	L	н	x	Stop Point#	х	×	x	CBRS
CBR refresh (option reset)	L	Х	Н	L	X	X	Х	Х	Х	CBR
CBR refresh (no reset)★	L	Х	Н	Ή	X.	Х	Х	Х	Х	CBRN
Full-register-transfer read	н	L	Н	L	х	Row Addr	Tap Point	×	x	RT
Split-register-transfer read	н	L	Н	н	x	Row Addr	Tap Point	×	×	SRT
DRAM write (nonmasked)	Н	н	Н	L	L	Row Addr	Col Addr	×	Valid Data	RW
DRAM write (nonpersistent write-per-bit)	н	н	L	L	L	Row Addr	Col Addr	Write Mask	Valid Data	RWM
DRAM write (persistent write-per-bit)	н	н	L	L	L	Row Addr	Col Addr	×	Valid Data	RWM
DRAM block write (nonmasked)	н	н	Н	L	н	Row Addr	Block Addr A2-A8	×	Col Mask	BW
DRAM block write (nonpersistent write-per-bit)	н	н	L	L	н	Row Addr	Block Addr A2-A8	Write Mask	Col Mask	вwм
DRAM block write (persistent write-per-bit)	н	н	L	L	н	Row Addr	Block Addr A2-A8	×	Col Mask	вwм
Load write-mask register □	Н	н	Н	н	L	Refresh Addr	x	×	Write Mask	LMR
Load color register	Н	Н	н	н	н	Refresh Addr	×	×	Color Data	LCR

#### Legend:

X = Don't care

= H: Write to address/column enabled

Write Mask = H: Write to I/O enabled

- † DQ0-DQ15 are latched on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later.
- ‡ Logic L is selected when either or both WEL and WEU are low.
- § The column address and block address are latched on the falling edge of CAS.
- ¶ CBRS cycle should be performed immediately after the power-up initialization cycle.
- #A0-A3, A8: don't care; A4-A7: stop-point code
- CBR refresh (option reset) mode ends persistent write-per-bit mode and stop-point mode.
- ★CBR refresh (no reset) mode does not end persistent write-per-bit mode or stop-point mode.
- □Load-write-mask-register cycle sets the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CBR (option reset) cycle.



**Table 2. Pin Description Versus Operational Mode** 

PIN	DRAM	TRANSFER	SAM
A0-A8	Row, column address	Row address, tap point	
CAS	Column-address strobe, DQ output enable	Tap-address strobe	
DQ	DRAM data I/O, Write mask		
DSF	Block-write enable Write-mask-register load enable Color-register load enable CBR (option reset)	Split-register-transfer enable	
RAS	Row-address strobe	Row-address strobe	
SE			SQ output enable, QSF output enable
SC			Serial clock
SQ			Serial-data output
TRG	DQ output enable	Transfer enable	
WEU WEU	Write enable, Write-per-bit enable		
QSF			Serial-register status
NC/GND	Make no external connection or tie to system GND		
V <sub>CC</sub> †	5-V supply		
V <sub>SS</sub> †	Ground		

For proper device operation, all VCC pins must be connected to a 5-V supply, and all VSS pins must be tied to ground.

# pin definitions

#### address (A0-A8)

Eighteen address bits are required to decode one of 262144 storage cell locations. Nine row-address bits are set up on pins A0—A8 and latched onto the chip on the falling edge of RAS. Nine column-address bits are set up on pins A0—A8 and latched onto the chip on the falling edge of CAS. All addresses must be stable on or before the falling edge of RAS and the falling edge of CAS.

During the full-register-transfer read operation, the states of A0–A8 are latched on the falling edge of  $\overline{RAS}$  to select one of the 512 rows where the transfer occurs. At the falling edge of  $\overline{CAS}$ , the column-address bits A0–A8 are latched. The most significant column-address bit (A8) selects which half of the row is transferred to the SAM. The appropriate 8-bit column address (A0–A7) selects one of 256 tap points (starting positions) for the serial data output.

During the split-register-transfer read operation, address bit A7 is ignored at the falling edge of  $\overline{CAS}$ . An internal counter selects which half of the register is used. If the high half of the SAM is currently in use, the low half of the SAM is loaded with the low half of the DRAM half row, and vice versa. Column address (A8) selects the DRAM half row. The remaining seven address bits (A0–A6) are used to select 1 of 127 possible starting locations within the SAM. Locations 127 and 255 are not valid tap points.

#### row-address strobe (RAS)

RAS is similar to a chip enable, so that all DRAM cycles and transfer cycles are initiated by the falling edge of RAS. RAS is a control input that latches the states of the row address, WEL, WEU, TRG, CAS, and DSF onto the chip to invoke DRAM and transfer functions of the TMS55165.



# column-address strobe (CAS)

CAS is a control input that latches the states of the column address and DSF to control DRAM and transfer functions of the TMS55165. CAS also acts as output enable for the DRAM output pins DQ0-DQ15.

In transfer operations, address bits A0-A8 are latched at the falling edge of  $\overline{CAS}$  as the start position (tap) for the serial data output (SQ0-SQ15).

# output enable/transfer select (TRG)

The TRG pin selects either DRAM or transfer operation as RAS falls. For DRAM operation, TRG must be held high as RAS falls. During DRAM operation, TRG functions as an output enable for the DRAM output pins DQ0-DQ15. For transfer operation, TRG must be brought low before RAS falls.

# write mask select, write enable (WEL, WEU)

In DRAM operation,  $\overline{WEL}$  enables data to be written to the lower byte (DQ0-DQ7) and  $\overline{WEU}$  enables data to be written to the upper byte (DQ8-DQ15) of the DRAM. Both  $\overline{WEL}$  and  $\overline{WEU}$  have to be held high together to select the read mode. Bringing either or both  $\overline{WEL}$  and  $\overline{WEU}$  low selects the write mode.

WEL and WEU are also used to select the DRAM write-per-bit mode of operation. If either or both WEL and WEU are brought low on the falling edge of RAS, the write-per-bit operation is invoked. The TMS55165 supports both the nonpersistent write-per-bit mode and the persistent write-per-bit mode.

# special function select (DSF)

The DSF input is latched on the falling edge of RAS or CAS, similar to an address. DSF determines which of the following functions are invoked on a particular cycle:

- CBR refresh with reset (CBR)
- CBR refresh with no reset (CBRN)
- CBR refresh with no reset and stop point set (CBRS)
- Block write
- Loading write-mask register for the persistent write-per-bit mode (LMR)
- Loading color register for the block-write mode
- Split-register-transfer read

#### DRAM data I/O, write mask data (DQ0-DQ15)

DRAM data is written or read through the common I/O DQ pins. The 3-state DQ output buffers provide direct TTL compatibility (no pullup resistors) with a fanout of one Series 74 TTL load. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state as long as either TRG or CAS is held high. Data is not appear at the outputs until after both CAS and TRG have been brought low. The write mask is latched into the device via the random DQ pins by the falling edge of RAS and is used on all write-per-bit cycles. In a transfer operation, the DQ outputs remain in the high-impedance state for the entire cycle.

#### serial data outputs (SQ0-SQ15)

Serial data is read from the SQ pins. The SQ output buffers provide direct TTL compatibility (no pullup resistors) with a fanout of one Series 74 TTL load. The serial outputs are in the high-impedance (floating) state as long as the serial enable pin,  $\overline{SE}$ , is high. The serial outputs are enabled when  $\overline{SE}$  is brought low.

# serial clock (SC)

Serial data is accessed out of the data register from the rising edge of SC. The TMS55165 is designed to work with a wide range of clock duty cycles to simplify system design. There is no refresh requirement because the data registers that comprise the SAM are static. There is also no minimum SC clock operating frequency.



# serial enable (SE)

During serial access operations,  $\overline{SE}$  is used as an enable/disable for the SQ outputs.  $\overline{SE}$  low enables the serial data output.  $\overline{SE}$  high disables the serial data output.  $\overline{SE}$  is also used as an enable/disable for output pin QSF.

IMPORTANT: While  $\overline{SE}$  is held high, the serial clock is not disabled. Thus, external SC pulses increment the internal serial address counter regardless of the state of  $\overline{SE}$ . This ungated serial clock scheme minimizes access time of serial output from  $\overline{SE}$  low because the serial clock input buffer and the serial address counter are not disabled by  $\overline{SE}$ .

# special function output (QSF)

QSF is an output pin that indicates which half of the SAM is being accessed. When QSF is low, the serial address pointer is accessing the lower (least significant) 128 bits of the serial register (SAM). When QSF is high, the pointer is accessing the higher (most significant) 128 bits of the SAM. QSF changes state upon crossing a boundary between the two SAM halves.

During full-register-transfer operations, QSF can change state upon completing the cycle. This state is determined by the tap point loaded during the transfer cycle.

The QSF output is enabled by SE. If SE is high, the QSF output is in the high-impedance state.

# no connect/ground (NC/GND)

The NC/GND pin should be tied to system ground or left floating for proper device operation.



# functional operation description

#### random access operation

**Table 3. DRAM Function Table** 

		RAS	FALL		CAS FALL	ADDF	RESS	DQ0-DQ15†		MNE
FUNCTION	CAS	TRG	WEx‡	DSF	DSF	RAS	CAS§	RAS	WEU CAS	CODE
Reserved (do not use)	L	L	L	L	X	X	Х	X	×	_
CBR refresh (no reset) and stop-point set¶	L	х	L	Н	х	Stop Point#	х	×	×	CBRS
CBR refresh (option reset)	L	X	Н	L	X	X	Х	Х	×	CBR
CBR refresh (no reset)*	L	X	H	Н	Х	X	Х	X	X	CBRN
DRAM write (nonmasked)	Н	н	н	L	L	Row Addr	Col Addr	×	Valid Data	RW
DRAM write (nonpersistent write-per-bit)	н	Н	L	L	L	Row Addr	Col Addr	Write Mask	Valid Data	RWM
DRAM write (persistent write-per-bit)	Н	н	L	L	L	Row Addr	Col Addr	×	Valid Data	RWM
DRAM block write (nonmasked)	н	н	н	L	н	Row Addr	Block Addr A2-A8	×	Col Mask	BW
DRAM block write (nonpersistent write-per-bit)	Н	н	L	L	Н	Row Addr	Block Addr A2-A8	Write Mask	Col Mask	BWM
DRAM block write (persistent write-per-bit)	н	н	L	L	н	Row Addr	Block Addr A2-A8	×	Col Mask	BWM
Load write-mask register □	н	н	Н	н	L	Refresh Addr	х	×	Write Mask	LMR
Load color register	н	Н	н	н	Н	Refresh Addr	X	×	Color Data	LCR

# Legend:

X = Don't care

Col Mask = H: Write to address/column enabled

Write Mask = H: Write to I/O enabled

‡ Logic L is selected when either or both WEL and WEU are low.

#A0-A3, A8: don't care; A4-A7: stop-point code

★CBR refresh (no reset) mode does not end persistent write-per-bit mode or stop-point mode.

<sup>†</sup> DQ0-DQ15 are latched on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later.

<sup>§</sup> The column address and block address are latched on the falling edge of CAS.

<sup>¶</sup> CBRS cycle should be performed immediately after the power-up initialization cycle.

Il CBR refresh (option reset) mode ends persistent write-per-bit mode and stop-point mode.

<sup>□</sup>Load-write-mask-register cycle sets the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CBR (option reset) cycle.

### enhanced page mode

Enhanced-page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. This mode eliminates the time required for row-address setup, row-address hold, and address multiplex. The maximum RAS low time and the minimum CAS page cycle time are used to determine the number of columns that can be accessed.

Unlike conventional page-mode operations, the enhanced page mode allows the TMS55165 to operate at a higher data bandwidth. Data retrieval begins as soon as the column address is valid rather than when  $\overline{\text{CAS}}$  transitions low. A valid column address can be presented immediately after the row address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{\text{CAS}}$ . In this case, data is obtained after  $t_{a(C)}$  max (access time from  $\overline{\text{CAS}}$  low) if  $t_{a(CA)}$  max (access time from column address) has been satisfied.

#### refresh

# CAS-before RAS (CBR) refresh

CBR refreshes are accomplished by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$ . The external row address is ignored, and the refresh row address is generated internally. Three types of CBR refresh cycles are available. The CBR refresh (option reset) ends the persistent write-per-bit mode and the stop-point mode. The CBRN and CBRS refreshes (no reset) do not end the persistent write-per-bit mode or the stop-point mode. The 512 rows of the DRAM do not necessarily need to be refreshed consecutively as long as the entire refresh is completed within the required time period,  $t_{rf(MA)}$ . The output buffers remain in the high-impedance state during the CBR refresh cycles regardless of the state of  $\overline{\text{TRG}}$ .

#### hidden refresh

A hidden refresh is accomplished by holding  $\overline{\text{CAS}}$  low in the DRAM read cycle and cycling  $\overline{\text{RAS}}$ . The output data of the DRAM read cycle remains valid while the refresh is being carried out. Like the CBR refresh, the refreshed row addresses are generated internally during the hidden refresh.

#### RAS-only refresh


A RAS only refresh is accomplished by cycling RAS at every row address. Unless CAS and TRG are low, the output buffers remain in the high-impedance state to conserve power. Externally generated addresses must be supplied during RAS only refresh. Strobing each of the 512 row addresses with RAS causes all bits in each row to be refreshed.



# byte-write operation

Byte-write operations can be applied in DRAM write cycles, block-write cycles, load-write-mask-register cycles, and load-color-register cycles.

Holding either or both WEL and WEU low selects the write mode. In normal write cycles, WEL enables data to be written to the lower byte (DQ0-DQ7) and WEU enables data to be written to the upper byte (DQ8-DQ15). For early-write cycles, one of WEx is brought low before CAS falls. The other WEx can be brought low before CAS falls or after CAS falls. The data is strobed in with data setup and hold times for DQ0-DQ15 referenced to CAS (see Figure 1).



<sup>†</sup> Either WEx can be brought low prior to CAS assertion to initiate an early-write cycle.

Figure 1. Example of an Early-Write Cycle

# byte-write operation (continued)

For late-write or read-modify-write cycles, WEL and WEU are both held high before CAS falls. After CAS falls, either or both WEL and WEU are brought low to select the corresponding byte or bytes to be written. Data is strobed in by either or both WEL and WEU with data setup and hold times for DQ0-DQ15 referenced to whichever WEx falls earlier (see Figure 2).




Figure 2. Example of a Late-Write Cycle

#### write-per-bit

The write-per-bit feature allows masking any combination of the 16 DQs on any write cycle. The write-per-bit operation is invoked when either or both WEL and WEU are held low on the falling edge of RAS. Assertion of either individual WEx allows entry of the entire 16-bit mask on DQ0-DQ15. Byte control of the mask input is not allowed.

If both WEL and WEU are held high on the falling edge of RAS, the write operation is performed without any masking. The TMS55165 offers two write-per-bit modes; the nonpersistent write-per-bit and the persistent write-per-bit.

#### nonpersistent write-per-bit

When either or both WEL and WEU are low on the falling edge of RAS, the write mask is reloaded. A 16-bit binary code (the write-per-bit mask) is input to the device via the random DQ pins and latched on the falling edge of RAS. The write-per-bit mask selects which of the 16 random I/Os are to be written and which are not. After RAS has latched the on-chip write-per-bit mask, input data is driven onto the DQ pins and is latched on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later. WEL enables the lower byte (DQ0-DQ7) to be written through the mask, and WEU enables the upper byte (DQ8-DQ15) to be written through the mask. If a data low (write mask = 0) is strobed into a particular I/O pin on the falling edge of RAS, data is not written to that I/O. If a data high (write mask = 1) is strobed into a particular I/O pin on the falling edge of RAS, data is written to that I/O (see Figure 3).





Figure 3. Example of a Nonpersistent Write-Per-Bit (Late-Write) Operation

#### persistent write-per-bit

The persistent write-per-bit mode is initiated only by performing a load-write-mask-register (LMR) cycle first. In the persistent write-per-bit mode, the write-per-bit mask is not overwritten but remains valid over an arbitrary number of write cycles until another LMR cycle is performed or power is removed.

The load-write-mask-register cycle is performed using DRAM write-cycle timing except DSF is held high on the falling edge of RAS and held low on the falling edge of CAS. A binary code is input to the write-mask register via the random I/O pins and latched on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later. Byte-write control can be applied to the write mask during the load-write-mask-register cycle. The persistent write-per-bit mode can then be used in exactly the same way as the nonpersistent write-per-bit mode except that the input data on the falling edge of RAS is ignored. When the device is set to the persistent write-per-bit mode, it remains in this mode and is reset only by a CBR refresh with option reset cycle (see Figure 4).



Mask Data = 1 : Write to I/O enabled = 0 : Write to I/O disabled

Figure 4. Example of a Persistent Write-Per-Bit Operation

#### block write

The block-write feature allows up to 64 bits of data to be written simultaneously to one row of the memory array. This function is implemented as (4 columns × 4 DQs) repeated in four quadrants. In this manner, each of the four one-megabit quadrants can have up to four consecutive columns written at a time with up to four DQs per column (see Figure 5).




Figure 5. Block-Write Operation

Each one-megabit quadrant has a 4-bit column mask to mask off any or all of the four columns from being written with data. Nonpersistent write-per-bit or persistent write-per-bit functions can be applied to the block-write operation to provide write-masking options. The DQ data is provided by four bits from the on-chip color register. Bits 0-3 from the 16-bit write-mask register, bits 0-3 from the 16-bit column-mask register, and bits 0-3 from the 16-bit color-data register configure the block write for the first quadrant, while bits 4-7, 8-11, and 12-15 of the corresponding registers control the other quadrants in a similar fashion (see Figure 6).



# block write (continued)




Figure 6. Block Write With Masks



#### block write (continued)

Every four columns make a block, which makes 128 blocks along one row. Block 0 comprises columns 0-3, block 1 comprises columns 4-7, block 2 comprises columns 8-11, etc., as shown in Figure 7.




Figure 7. Block Columns Organization

During block-write cycles, only the seven most significant column addresses (A2 – A8) are latched on the falling edge of  $\overline{\text{CAS}}$  to decode one of the 128 blocks. Address bits A0 – A1 are ignored. Each one-megabit quadrant has the same block selected.

A block-write cycle is entered in a manner similar to a DRAM write cycle except DSF is held high on the first falling edge of CAS. As in a DRAM write operation, WEL and WEU enable the corresponding lower and upper DRAM DQ bytes to be written, respectively. The column-mask data is input via the DQs and is latched on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later. The 16-bit color-data register must be loaded prior to performing a block write as described below. Refer to the write-per-bit section for details on use of the write-mask capability, allowing additional performance options.

# Example of block write:

block-write column address = 110000000 (A0 - A8 from left to right)

	bit 0			bit 15
color-data register	= 1011	1011	1100	0111
write-mask register	= 1110	1111	1111	1011
column-mask register	= 1111	0000	0111	1010
	1st	2nd	3rd	4th
	Quad	Quad	Quad	Quad

Column-address bits A0 and A1 are ignored. Block 0 (columns 0-3) is selected for each one-megabit quadrant. The first quadrant has DQ0 – DQ2 written with bits 0-2 from the color-data register (101) to all four columns of block 0. DQ3 is not written and retains its previous data due to the write-mask register bit 3 being a 0.

The second quadrant (DQ4-DQ7) has all four columns masked off due to the column mask bits 4-7 being 0, so that no data is written.

The third quadrant (DQ8-DQ11) has its four DQs written with bits 8-11 from the color-data register (1100) to columns 1-3 of its block 0. Column 0 is not written and retains its previous data on all four DQs due to the column-mask-register bit 8 being 0.

The fourth quadrant (DQ12-DQ15) has DQ12, DQ14, and DQ15 written with bits 12, 14, and 15 from the color-data register to column 0 and column 2 of its block 0. DQ13 retains its previous data on all columns due to the write mask. Columns 1 and 3 retain their previous data on all DQs due to the column mask. If the previous data for the quadrant was all 0s, the fourth quadrant would contain the data pattern shown in Figure 8 after the block-write operation shown in the previous example.



# block write (continued)





Figure 8. Example of Fourth Quadrant After a Block-Write Operation

#### load color register

The load-color-register cycle is performed using normal DRAM write-cycle timing except that DSF is held high on the falling edges of RAS and CAS. The color register is loaded from pins DQ0 – DQ15, which are latched on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later. If only one WEx is low, only the corresponding byte of the color register is loaded. When the color register is loaded, it retains data until power is lost or until another load-color-register cycle is performed (see Figure 9 and Figure 10).



#### Legend:


- 1. Refresh address
- 2. Row address
- 3. Block address (A2-A8) is latched on the falling edge of CAS.
- . Color-register data
- Write-mask data: DQ0-DQ15 are latched on the falling edge of RAS.
- Column-mask data: DQi-DQi+3 (i = 0, 4, 8, 12) are latched on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later.



Figure 9. Example of Block Writes



# load color register (continued)



#### Legend:

- 1. Refresh address
- 2. Row address
- 3. Block address (A2-A8) is latched on the falling edge of CAS.

4. Color-register data

5. Write-mask data: DQ0 - DQ15 are latched on the falling edge of CAS.

Column-mask data: DQi-DQi+3 (i = 0, 4, 8, 12) are latched on either the first falling edge of WEx or the falling edge of CAS, whichever
occurs later.

= don't care

Figure 10. Example of a Persistent Block Write

# **DRAM-to-SAM transfer operation**

During the DRAM-to-SAM transfer operation, one half of a row (256 columns) in the DRAM array is selected to be transferred to the 256-bit serial-data register. The transfer operation is invoked by bringing TRG low and holding WEx high on the falling edge of RAS. The state of DSF, which is latched on the falling edge of RAS, determines whether the full-register-transfer read operation or the split-register-transfer read operation is performed.

**Table 4. SAM Function Table** 

EUNCTION			MNE							
FUNCTION	CAS	TRG	WEx†	DSF	DSF	RAS	CAS	RAS	CAS WEX	CODE
Full-register-transfer read	Ĥ	L	Н	L	х	Row Addr	Tap Point	x	x	RT
Split-register-transfer read	Н	L	н	Н	х	Row Addr	Tap Point	х	×	SRT

<sup>†</sup> Logic L is selected when either or both WEL and WEU are low.



X = don't care

#### full-register-transfer read

A full-register-transfer read operation loads data from a selected half of a row in the DRAM into the SAM.  $\overline{\text{TRG}}$  is brought low and latched at the falling edge of  $\overline{\text{RAS}}$ . Nine row-address bits (A0 –A8) are also latched at the falling edge of  $\overline{\text{RAS}}$  to select one of the 512 rows available for the transfer. The nine column-address bits (A0 –A8) are latched at the falling edge of  $\overline{\text{CAS}}$ , where address bit A8 selects which half of the row is transferred. Address bits A0 –A7 select one of the SAM's 256 available tap points from which the serial data is read out (see Figure 11).




Figure 11. Full-Register-Transfer Read

A full-register-transfer read can be performed in three ways: early load, real-time load (or midline load), or late load. Each of these offers the flexibility of controlling the TRG trailing edge in the full-register-transfer read cycle (see Figure 12).




Figure 12. Example of Full-Register-Transfer Read Operations

#### split-register-transfer read

In the split-register-transfer read operation, the serial data register is split into halves. The low half contains bits 0-127, and the high half contains bits 128-255. While one half is being read out of the SAM port, the other half can be loaded from the memory array.





Figure 13. Split-Register-Transfer Read

To invoke a split-register-transfer read cycle, DSF is brought high, TRG is brought low, and both are latched at the falling edge of  $\overline{RAS}$ . Nine row-address bits (A0 –A8) are also latched at the falling edge of  $\overline{RAS}$  to select one of the 512 rows available for the transfer. Eight of the nine column-address bits (A0 - A6 and A8) are latched at the falling edge of CAS. Column-address bit A8 selects which half of the row is to be transferred. Column-address bits A0-A6 select one of the 127 tap points in the specified half of the SAM. Column-address bit A7 is ignored, and the split-register-transfer is internally controlled to select the inactive register half.



† A7 shown is internally controlled.

Figure 14. Example of a Split-Register-Transfer Read Operation

A full-register-transfer read must precede the first split-register-transfer read to ensure proper operation. After the full-register-transfer read cycle, the first split-register-transfer read can follow immediately without any minimum SC clock requirement.



# split-register-transfer read (continued)

QSF indicates which half of the register is being accessed during serial access operation. When QSF is low, the serial-address pointer is accessing the lower (least significant) 128 bits of the SAM. When QSF is high, the pointer is accessing the higher (most significant) 128 bits of the SAM. QSF changes state upon completing a full-register-transfer read cycle. The tap point loaded during the current transfer cycle determines the state of QSF. QSF also changes state when a boundary between two register halves is reached.




Figure 15. Example of a Split-Register-Transfer Read After a Full-Register-Transfer Read




Figure 16. Example of Successive Split-Register-Transfer Read Operations



#### serial-read operation

The serial-read operation can be performed through the SAM port simultaneously and asynchronously with DRAM operations except during transfer operations. Serial data can be read from the SAM by clocking SC starting at the tap point loaded by the preceding transfer cycle, proceeding sequentially to the most significant bit (bit 255), and then wrapping around to the least significant bit (bit 0), as shown in Figure 17.




Figure 17. Serial Pointer Direction for Serial Read

For split-register operation, serial data can be read out from the active half of the SAM by clocking SC starting at the tap point loaded by the preceding split-register-transfer cycle. The serial pointer proceeds sequentially to the most significant bit of the half, bit 127 or bit 255. If there is a split-register-transfer read to the inactive half during this period, the serial pointer points next to the tap point location loaded by that split-register-transfer (see Figure 18).




Figure 18. Serial Pointer for Split-Register Read - Case I

If there is no split-register-transfer read to the inactive half during this period, the serial pointer points next to the least significant bit of the inactive half, bit 128 or bit 0 (see Figure 19).




Figure 19. Serial Pointer for Split-Register Read - Case II

# split-register programmable stop point

The TMS55165 offers programmable stop-point mode for split-register-transfer read operation. This mode can be used to improve 2-D drawing performance in a nonscanline data format.

In split-register-transfer read operation, the stop point is defined as a register location at which the serial output stops coming from one half of the SAM and switches to the opposite half of the SAM. While in stop-point mode, the SAM is divided into partitions whose length is programmed via row addresses A4–A7 in a CBR set (CBRS) cycle. The last serial-address location of each partition is the stop point (see Figure 20).




Figure 20. Example of the SAM With Partitions




# split-register programmable stop point (continued)

Stop-point mode is not active until the CBRS cycle is initiated. The CBRS operation is performed by holding  $\overline{\text{CAS}}$  and  $\overline{\text{WEx}}$  low and DSF high on the falling edge of  $\overline{\text{RAS}}$ . The falling edge of  $\overline{\text{RAS}}$  also latches row addresses A4–A7, which are used to define the SAM's partition length. The other row address inputs are don't care. Stop-point mode should be initiated after the initialization cycles have been performed (see Table 5).

Table 5.	Programming	Code for	Stop-Point M	ode

MAXIMUM PARTITION	A	DDRESS	AT RAS	IN CBF	RS CYC	LE	NUMBER OF	OTOD DOINT LOCATIONS
LENGTH	A8	A7	A6	A5	A4	A0-A3	PARTITIONS	STOP-POINT LOCATIONS
16	×	L	L	L	L	×	16	15, 31, 47, 63, 79, 95, 111, 127, 143, 159, 175, 191, 207, 223, 239, 255
32	Х	L	L	L	Н	X	8	31, 63, 95, 127, 159, 191, 223, 255
64	X	L	L	Н	Н	Х	4	63, 127, 191, 255
128 (default)	Х	L	н	н	н	Х	2	127, 255

In stop-point mode, the tap point loaded during the split-register-transfer read cycle determines in which SAM partition the serial output begins and at which stop point the serial output stops coming from one half of the SAM and switches to the opposite half of the SAM (see Figure 21).






Figure 21. Example of Split-Register Operation with Programmable Stop Points

### 256-/512-bit compatibility of split-register programmable stop point

The stop-point mode is designed to be compatible both for 256-bit SAM and 512-bit SAM devices. After the CBRS cycle is initiated, the stop-point mode becomes active. In the stop-point mode, and only in the stop-point mode, the column-address bits AY7 and AY8 are internally swapped to assure the compatibility (see Figure 22). This address-bit swap applies to the column address, and it is effective for all DRAM and transfer cycles. For example, during the split-register-transfer cycle with stop point, column-address bit AY8 is a don't care and AY7 decodes the DRAM row half for the split-register-transfer. During stop-point mode, a CBR option reset (CBR) cycle is not recommended because this ends the stop-point mode and restores address bits AY7 and AY8 to their normal function. Consistent use of CBR cycles ensures that the TMS55165 remains in normal mode.




Figure 22. DRAM-to-SAM Mapping, Non Stop-Point Versus Stop Point

IMPORTANT: For proper device operation in a split-register stop-point mode, a CBRS cycle should be initiated right after the power-up initialization cycles have been performed.

# power up

To achieve proper device operation, an initial pause of 200 µs is required after power up followed by a minimum of eight RAS cycles or eight CBR cycles to initialize the DRAM port. A full-register-transfer read cycle and two SC cycles are needed to initialize the SAM port.

After initialization, the internal state of the TMS55165 is as follows:

	STATE AFTER INITIALIZATION				
QSF	Defined by the transfer cycle during initialization				
Write mode	Nonpersistent mode				
Write-mask register	Undefined				
Color register	Undefined				
Serial-register tap point	Defined by the transfer cycle during initialization				
SAM port	Output mode				

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)	
Voltage range on any pin	 1 V to 7 V
Short-circuit output current	
Power dissipation	 
Operating free-air temperature range, TA	 0°C to 70°C
Storage temperature range, T <sub>sto</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VSS	Supply voltage		0		٧
VΙΗ	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	-1		0.8	٧
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

NOTE 1: All voltage values are with respect to VSS.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			SAM	'55165-60		'55165-70		'55165-80		
PARAMETER		TEST CONDITIONS‡	PORT	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	IOH = -1 mA		2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA			0.4		0.4		0.4	٧
lį	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 5.8 V, All other pins at 0 V to V <sub>CC</sub>			±10		±10		±10	μА
ю	Output current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V to V <sub>CC</sub> See Note 3			±10		±10		±10	μА
ICC1	Operating current §	See Note 4	Standby		180		165		150	mA
ICC1A	Operating current §	t <sub>C(SC)</sub> = MIN	Active		225		205		185	mA
ICC2	Standby current	All clocks = V <sub>CC</sub>	Standby		5		5		5	mΆ
ICC2A	Standby current	t <sub>c(SC)</sub> = MIN	Active		70		65		60	mA
ІССЗ	RAS-only refresh current	See Note 4	Standby		180		165		150	mA
ICC3A	RAS-only refresh current	t <sub>C</sub> (SC) = MIN, See Note 4	Active		225		205		185	mA
ICC4	Page-mode current §	t <sub>C(P)</sub> = MIN, See Note 5	Standby		135		115		105	mA
ICC4A	Page-mode current §	t <sub>C(SC)</sub> = MIN, See Note 5	Active		175		155		140	mA
ICC5	CBR current	See Note 4	Standby		180		165		150	mA
ICC5A	CBR current	t <sub>C(SC)</sub> = MIN, See Note 4	Active		225		205		185	mA
ICC6	Data-transfer current	See Note 4	Standby		200		180		160	mA
ICC6A	Data-transfer current	t <sub>C(SC)</sub> = MIN	Active		250		225		200	mA ·

For conditions shown as MIN/MAX, use the appropriate value specified in timing requirements.

\$ Measured with outputs open
NOTES: 3. SE is disabled for SQ output leakage tests.

Measured with one address change while FAS = V<sub>IL</sub>. t<sub>c</sub>(rd), t<sub>c</sub>(W), t<sub>c</sub>(TRD) = MIN.
 Measured with one address change while CAS = V<sub>IH</sub>

SMVS165D - AUGUST 1992 - REVISED JUNE 1995

## capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)

	PARAMETER		MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs			6	pF
C <sub>i(RC)</sub>	Input capacitance, address strobe inputs		1	7	рF
C <sub>i(W)</sub>	Input capacitance, write enable input			, <b>7</b>	pF
C <sub>i(SC)</sub>	Input capacitance, serial clock	*		7	ρF
Ci(SE)	Input capacitance, serial enable			7	pF
C <sub>i(DSF)</sub>	Input capacitance, special function			7	pF
C <sub>i(TRG)</sub>	Input capacitance, transfer register input		- 1	7	pF
C <sub>o(O)</sub>	Output capacitance, SQ and DQ			7	pF
Co(QSF)	Output capacitance, QSF			9	pF

NOTE 6:  $V_{CC} = 5 V \pm 0.5 V$ , and the bias on pins under test is 0 V.

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 7)

	PARAMETER	TEST	ALT.	'55165-60	'55165-70	'55165-80	UNIT
	PARAMETER	CONDITIONS	SYMBOL	MIN MAX	MIN MAX	MIN MAX	UNII
ta(C)	Access time from CAS	td(RLCL) = MAX	tCAC	17	20	20	ns
ta(CA)	Access time from column address	td(RLCL) = MAX	taa	30	35	40	ns
ta(CP)	Access time from CAS high	td(RLCL) = MAX	<sup>t</sup> CPA	35	40	45	ns
ta(R)	Access time from RAS	td(RLCL) = MAX	tRAC	60	70	80	ns
t <sub>a(G)</sub>	Access time of DQ from TRG low		<sup>t</sup> OEA	15	20	20	ns
ta(SQ)	Access time of SQ from SC high	C <sub>L</sub> = 30 pF	tSCA	15	20	25	ns
ta(SE)	Access time of SQ from SE low	C <sub>L</sub> = 30 pF	t <sub>SEA</sub>	12	15	20	ns
<sup>t</sup> dis(CH)	Disable time, random output from CAS high (see Note 8)	C <sub>L</sub> = 50 pF	<sup>t</sup> OFF	0 15	0 20	0 20	ns
<sup>t</sup> dis(G)	Disable time, random output from TRG high (see Note 8)	CL = 50 pF	<sup>t</sup> OEZ	0 15	0 20	0 20	ns
<sup>t</sup> dis(SE)	Disable time, serial output from SE high (see Note 8)	C <sub>L</sub> = 30 pF	tsez	0 10	0 15	0 20	ns

T Measured with outputs open. For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

NOTES: 7. Switching times for RAM port output are measured with a load equivalent to 1 TTL load and 50 pF. Data out reference level: VOH/VOL = 2 V/0.8 V. Switching times for SAM port output are measured with a load equivalent to 1 TTL load and 30 pF. Serial data out reference level: VOH / VOL = 2 V/0.8 V.

<sup>8.</sup> tdis(CH), tdis(G), and tdis(SE) are specified when the output is no longer driven.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature $\mbox{}^{\dagger}$

		ALT.	'551	65-60	'551	65-70	'551	65-80	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
tc(rd)	Cycle time, read	tRC	110		130		150		ns
t <sub>c(W)</sub>	Cycle time, write	twc	110		130		150		ns
<sup>t</sup> c(rdW)	Cycle time, read-modify-write	tRMW	150		175		200		ns
t <sub>c(P)</sub>	Cycle time, page-mode read, write	tPC	35		40	-	45		ns
tc(RDWP)	Cycle time, page-mode read-modify-write	t <sub>PRMW</sub>	80		90		100		ns
tc(TRD)	Cycle time, transfer read	tRC	110		130		150		ns
t <sub>c</sub> (SC)	Cycle time, serial clock (see Note 9)	tscc	18		22		30		ns
tw(CH)	Pulse duration, CAS high	<sup>t</sup> CPN	10		10		10		ns
tw(CL)	Pulse duration, CAS low (see Note 10)	t <sub>CAS</sub>	17	10 000	20	10 000	20	10 000	ns
tw(RH)	Pulse duration, RAS high	t <sub>RP</sub>	40	-	50		60		ns
<sup>t</sup> w(RL)	Pulse duration, RAS low (see Note 11)	tRAS	60	10 000	70	10 000	80	10 000	ns
tw(WL)	Pulse duration, WEx low	tWP	10		10		15		ns
tw(TRG)	Pulse duration, TRG low		15	***************************************	20		20		ns
tw(SCH)	Pulse duration, SC high (see Note 9)	tsc	5		8		10		ns
tw(SCL)	Pulse duration, SC low (see Note 9)	tSCP	5		8		10		ns
tw(GH)	Pulse duration, TRG high	tTP	20		20		20		ns
tw(RL)P	Pulse duration, RAS low (page mode)	tRASP	60	100 000	70	100 000	80	100 000	ns
t <sub>su(CA)</sub>	Setup time, column address before CAS low	tASC	0		0		0		ns
t <sub>su(SFC)</sub>	Setup time, DSF before CAS low	tFSC	0		0		0		ns
t <sub>su(RA)</sub>	Setup time, row address before RAS low	t <sub>ASR</sub>	0		0		0		ns
t <sub>su</sub> (WMR)	Setup time, WEx before RAS low	twsn	0		. 0		0		ns
t <sub>su(DQR)</sub>	Setup time, DQ before RAS low	tMS	0		0	***************************************	0		ns
t <sub>su(TRG)</sub>	Setup time, TRG high before RAS low	tTHS	0		0		0		ns
tsu(SFR)	Setup time, DSF low before RAS low	tFSR	0		. 0		0		ns
tsu(DCL)	Setup time, data valid before CAS low	tpsc	0		0		0		ns
t <sub>su(DWL)</sub>	Setup time, data valid before WEx low	tosw	0		0		0		ns
<sup>t</sup> su(rd)	Setup time, read command, WEx high before CAS low	tRCS	0		0		0		ns
<sup>t</sup> su(WCL)	Setup time, early write command, WEx low before CAS low	twcs	0		0		0		ns
t <sub>su(WCH)</sub>	Setup time, WEx low before CAS high, write	tCWL	15		15		20		ns
t <sub>su(WRH)</sub>	Setup time, WEx low before RAS high, write	tRWL	15		15		20		ns
th(CLCA)	Hold time, column address after CAS low	<sup>t</sup> CAH	10		10		15		ns
th(SFC)	Hold time, DSF after CAS low	tCFH	10		10		15		ns

<sup>†</sup> Timing measurements are referenced to VIL max and VIH min.

NOTES: 9. Cycle time assumes  $t_{\tilde{t}} = 3$  ns.

<sup>10.</sup> In a read-modify-write cycle, td(CLWL) and tsu(WCH) must be observed. Depending on the user's transition times, this may require

additional CAS low time [t<sub>w</sub>(CL)].

11. In a read-modify-write cycle, t<sub>d</sub>(RLWL) and t<sub>su</sub>(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time [tw(RL)].

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)†

		ALT.	'5516	5-60	'5516	5-70	'5516	5-80	
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
th(RA)	Hold time, row address after RAS low	tRAH	10		10		10	4 To 19	ns
th(TRG)	Hold time, TRG after RAS low	tтнн	10		10	- 10 mm	10		ns
th(RWM)	Hold time, write mask after RAS low	tRWH	10	7 ( )	10		10		ns
th(RDQ)	Hold time, DQ after RAS low (write-mask operation)	t <sub>MH</sub>	10		10		10		ns
th(SFR)	Hold time, DSF after RAS low	tRFH	10		10		10		ns
<sup>t</sup> h(RLCA)	Hold time, column address valid after RAS low (see Note 12)	t <sub>AR</sub>	30		30		35		ns
th(CLD)	Hold time, data valid after CAS low	tDH	15	- 1	15		15		ns
th(RLD)	Hold time, data valid after RAS low (see Note 12)	tDHR	35		35		35		ns
th(WLD)	Hold time, data valid after WEx low	t <sub>DH</sub>	15		15		15		ns
<sup>t</sup> h(CHrd)	Hold time, read, WEx low after CAS high (see Note 13)	tRCH	0		0		0		ns
<sup>t</sup> h(RHrd)	Hold time, read, WEx high after RAS high (see Note 13)	tRRH	0		0		0		ns
th(CLW)	Hold time, write, WEx low after CAS low	tWCH	10		15		15		ns
th(RLW)	Hold time, write, WEx low after RAS low (see Note 12)	twcn	30		35		35		ns
th(WLG)	Hold time, TRG high after WEx low (see Note 14)	<sup>t</sup> OEH	10		10		10		ns
th(SHSQ)	Hold time, SQ after SC high	tson	4		5		5	7 6 7	ns
th(RSF)	Hold time, DSF after RAS low	tFHR	30		30		35		ns
		tcsh	60		70		80		
td(RLCH)	Delay time, RAS low to CAS high  See Note 15	tCHR	10		10		15		ns
td(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		0		ns
<sup>t</sup> d(CLRH)	Delay time, CAS low to RAS high	tRSH	17		20		20		ns
td(CLWL)	Delay time, CAS low to WEx low (see Notes 16 and 17)	tCWD	37		45		45		ns
<sup>t</sup> d(RLCL)	Delay time, RAS low to CAS low (see Note )	tRCD	20	43	20	50	20	60	ns
td(CARH)	Delay time, column address valid to RAS high	tRAL	30		35		40		ns
<sup>t</sup> d(CACH)	Delay time, column address valid to CAS high	tCAL	30		35		40		ns
<sup>t</sup> d(RLWL)	Delay time, RAS low to WEx low (see Note 16)	tRWD	. 80		95		105		ns
td(CAWL)	Delay time, column address valid to WEx low (see Note 16)	tAWD	50		60		65		ns
td(CLRL)	Delay time, CAS low to RAS low (see Note 15)	tCSR	0		0		0		ns
td(RHCL)	Delay time, RAS high to CAS low (see Note 15)	tRPC	0		0		0		ns
td(CLGH)	Delay time, CAS low to TRG high for DRAM read cycles		17		20		20		ns
td(GHD)	Delay time, TRG high before data applied at DQ	tOED	10		15		15		ns

† Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

- NOTES: 12. The minimum value is measured when t<sub>d</sub>(RLCL) is set to t<sub>d</sub>(RLCL) min as a reference.

  13. Either t<sub>h</sub>(RHrd) or t<sub>h</sub>(CHrd) must be satisfied for a read cycle.

  14. Output-enable-controlled write. Output remains in the high-impedance state for the entire cycle.

  - 15. CBR refresh operation only
  - 16. Read-modify-write operation only
  - 17. TRG must disable the output buffers prior to applying data to the DQ pins.
  - 18. The maximum value is specified only to assure RAS access time.



SMVS165D - AUGUST 1992 - REVISED JUNE 1995

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) $\!\!\!\!\!^{\dagger}$

		ALT.	'55165-60		'5516	5-70	'55165-80		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	וואט
<sup>t</sup> d(RLTH)	Delay time, RAS low to TRG high (see Note 19)	t <sub>RTH</sub>	50		55		60		ns
td(RLSH)	Delay time, RAS low to first SC high after TRG high (see Note 19)	tRSD	65		70		80		ns
td(RLCA)	Delay time, RAS low to column address valid	tRAD	15	30	15	35	15	40	ns
<sup>t</sup> d(GLRH)	Delay time, TRG low to RAS high	tROH	10		15		15		ns
네(CLSH)	Delay time, CAS low to first SC high after TRG high (see Note 20)	tCSD	20		20		25		ns
네(SCTR)	Delay time, SC high to TRG high (see Notes 19 and 20)	†TSL	5		5		5		ns
td(THRH)	Delay time, TRG high to RAS high (see Note 19)	tTRD	-10		-10		-10		ns
td(THRL)	Delay time, TRG high to RAS low (see Note 21)	tTRP	40		50		60		ns
td(THSC)	Delay time, TRG high to SC high (see Note 19)	tTSD	10		10		15		ns
<sup>t</sup> d(RHMS)	Delay time, RAS high to last (most significant) rising edge of SC before boundary switch during split-register-transfer read cycles		15		20		20		ns
td(CLTH)	Delay time, CAS low to TRG high in real-time transfer read cycles	tстн	15		15		15		ns
td(CASH)	Delay time, column address to first SC in early-load transfer read cycles	<sup>t</sup> ASD	25		25		30		ns
td(CAGH)	Delay time, column address to $\overline{\mbox{TRG}}$ high in real-time transfer read cycles	tATH	20		20		20		ns
td(DCL)	Delay time, data to CAS low	tDZC	0		0		0		ns
td(DGL)	Delay time, data to TRG low	tDZO	0		0		0		ns
<sup>t</sup> d(MSRL)	Delay time, last (most significant) rising edge of SC to RAS low before boundary switch during split-transfer read cycles		15		20		20		ns
td(SCQSF)	Delay time, last (127 or 255) rising edge of SC to QSF switching at the boundary during split-register-transfer read cycles (see Note 2222)	tsad		20		25		30	ns
td(CLQSF)	Delay time, CAS low to QSF switching in transfer read cycles (see Note 2222)	tCQD		25		30		35	ns
d(GHQSF)	Delay time, TRG high to QSF switching in transfer read cycles (see Note 2222)	<sup>t</sup> TQD		20		25		30	ns
d(RLQSF)	Delay time, RAS low to QSF switching in transfer read cycles (see Note 2222)	<sup>t</sup> RQD		65	90 .	70		75	ns
rf(MA)	Refresh time interval, memory	tREF		8		8		8	ms
t	Transition time	ŧτ	3	50	3	50	3	50	ns

<sup>†</sup> Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

NOTES: 19. Real-time load transfer read or late-load transfer read cycle only

20. Early-load transfer read cycle only

21. Full-register (read) transfer cycles only

22. Switching times for QSF output are measured with a load equivalent to 1 TTL load and 30 pF and output reference level is VOH / VOL = 2 V/0.8 V.

#### SMVS165D - AUGUST 1992 - REVISED JUNE 1995




Figure 23. Read-Cycle Timing






Figure 24. Early-Write-Cycle Timing

Table 6. Early-Write-Cycle State Table

CYCLE		STATE	
CYCLE	1	2	3
Write operation (nonmasked)	Н	Don't care	Valid data
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data
Write operation with persistent write-per-bit	L	Don't care	Valid data







Figure 25. Late-Write-Cycle Timing (Output-Enable-Controlled Write)

Table 7. Late-Write-Cycle State Table


CYCLE		STATE	
CYCLE	1	2	3
Write operation (nonmasked)	н	Don't care	Valid data
Write operation with nonpersistent write-per-bit	L. S. S.	Write mask	Valid data
Write operation with persistent write-per-bit	L	Don't care	Valid data





<sup>†</sup> Load-write-mask-register cycle puts the device into the persistent write-per-bit mode.

Figure 26. Load-Write-Mask-Register-Cycle Timing (Early-Write Load)



<sup>†</sup> Load-write-mask-register cycle puts the device into the persistent write-per-bit mode.

Figure 27. Load-Write-Mask-Register-Cycle Timing (Late-Write Load)





Figure 28. Read-Write-/Read-Modify-Write-Cycle Timing

Table 8. Read-Write-/Read-Modify-Write-Cycle State Table

operation with nonpersistent write-per-bit		STATE					
THE STATE OF THE S	1	2	3				
Write operation (nonmasked)	н	Don't care	Valid data				
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data				
Write operation with persistent write-per-bit	L	Don't care	Valid data				





† Access time is  $t_{a(CP)}$  or  $t_{a(CA)}$  dependent. ‡ Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

NOTE A: A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper polarity of DSF is selected on the falling edge of RAS and CAS to select the desired write mode (normal, block write, etc.).

Figure 29. Enhanced-Page-Mode Read-Cycle Timing

### SMVS165D - AUGUST 1992 - REVISED JUNE 1995

#### tw(RL)P RAS td(RLCH) tw(RH) td(RLCL) td(CLRH) tw(CH) td(CHRL) tw(CL) td(CHRL) td(RLCA) tsu(CA) td(CACH) th(CLCA) th(RA) th(RLCA) td(CARH) Row Column Column <sup>t</sup>su(SFR) td(RSF) th(SFC) th(SFR) th(SFC) tsu(SFC) tsu(SFC) 2 tsu(TRG) th(TRG) → See Note A tsu(WMR) t<sub>su(WCH)</sub> ◀ t<sub>su(WCH)</sub> → th(RWM) → tsu(WRH) → tw(WL) t<sub>su(DWL)</sub>† tsu(DQR) th(CLD)† tsu(DCL) th(RDQ) th(WLD) th(RLD)

PARAMETER MEASUREMENT INFORMATION

† Referenced to the first falling edge of WEx or the falling edge of CAS, whichever occurs later

NOTE A: A read cycle or a read-modify-write cycle can be intermixed with write cycles, observing read and read-modify-write timing specifications. To assure page-mode cycle time, TRG must remain high throughout the entire page-mode operation if the late write feature is used. If the early write cycle timing is used, the state of TRG is a don't care after the minimum period th(TRG) from the falling edge of RAS.

Figure 30. Enhanced-Page-Mode Write-Cycle Timing Table 9. Enhanced-Page-Mode Write-Cycle State Table

CYCLE	STATE				
CYCLE	1	2	3	4.	5
Write operation (nonmasked)	L	L	Н	Don't care	Valid data
Write operation with nonpersistent write-per-bit	L	L	L	Write mask	Valid data
Write operation with persistent write-per-bit	L	L	L	Don't care	Valid data
Load write-mask register on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later.‡	н	L	Н	Don't care	Write mask

Load-write-mask-register cycle sets the device to the persistent write-per-bit mode. Column address at the falling edge of CAS is a don't care during this cycle.



#### PARAMETER MEASUREMENT INFORMATION tw(RL)P RAS td(RLCH) td(CLRH) td(CHRL) tc/RDWP d(RLCL) tw(CH) td(CHRL) CAS th(RA) <sup>t</sup>w(CL) td(CARH) tsu(CA) th(CLCA) tsu(RA) th(RLCA) td(CACH) A0-A8 Row Column Column + th(SFR) tsu(SFC) tsu(SFR) th(SFC) th(SFC) tsu(SFC) 2 DSF tsu(rd) t<sub>su(WCH)</sub> t<sub>su</sub>(WCH) td(CLWL) 냅(DCL) td(CAWL) - td(CLGH) td(RLWL) th(TRG) td(CLGH) tsu(WRH) tsu(TRG) tw(TRG) TRG tw(TRG) t<sub>su</sub>(WMR) tw(WL) th(RWM) WEx - t<sub>a(C)</sub>T ta(CA)† tsu(DWL) th(WLD) su(DQR) th(WLD) td(DCL) td(GHD) - th(RDQ) ta(CP)† DQ0-DQ15 Valid Out t<sub>a(G)</sub>† Valid Out td(DGL)

† Output can go from high-impedance to an invalid-data state prior to the specified access time. NOTE A: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

td(GHD) ★

- <sup>t</sup>dis(G)

ta(C)†

td(DGL) →

- ta(R)†

Figure 31. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing Table 10. Enhanced-Page-Mode Read-Modify-Write-Cycle State Table

CYCLE	STATE						
CTCLE	1	2	3	4	5		
Write operation (nonmasked)	L	L	Н	Don't care	Valid data		
Write operation with nonpersistent write-per-bit	L	L	L	Write mask	Valid data		
Write operation with persistent write-per-bit	L	L	L	Don't care	Valid data		
Load write-mask register on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later.\$	Н	L	н	Don't care	Write mask		

<sup>‡</sup> Load-write-mask register cycle sets the device to the persistent write-per-bit mode. Column address at the falling edge of CAS is a don't care during this cycle.






Figure 32. Load-Color-Register-Cycle Timing (Early-Write Load)






Figure 33. Load-Color-Register-Cycle Timing (Late-Write Load)




Figure 34. Block-Write-Cycle Timing (Early Write)

Table 11. Block-Write-Cycle State Table

CYCLE		STATE	
CYCLE	1	2	3
Block-write operation (nonmasked)	Н	Don't care	Column mask
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask
Block-write operation with persistent write-per-bit	L	Don't care	Column mask

Write-mask data

0: I/O write disable

1: I/O write enable

Column-mask data DQi - DQi+3

0: column write disable (i = 0, 4, 8, 12) 1: column write enable

Example:

DQ0 -- column 0 (address A1 = 0, A0 = 0)

DQ1 — column 1 (address A1 = 0, A0 = 1) DQ2 - column 2 (address A1 = 1, A0 = 0)

DQ3 - column 3 (address A1 = 1, A0 = 1)






Figure 35. Block-Write-Cycle Timing (Late Write)

Table 12. Block-Write-Cycle State Table

CYCLE	STATE				
CTOLE SECTION OF THE	1	2	3		
Block-write operation (nonmasked)	Н	Don't care	Column mask		
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask		
Block-write operation with persistent write-per-bit	L	Don't care	Column mask		

Write-mask data

I/O write disable 0:

I/O write enable

Column-mask data DQi - DQi+3

0: column write disable

(i = 0, 4, 8, 12)

1: column write enable

Example:


DQ0 - column 0 (address A1 = 0, A0 = 0)

DQ1 - column 1 (address A1 = 0, A0 = 1)

DQ2 - column 2 (address A1 = 1, A0 = 0)

DQ3 -- column 3 (address A1 = 1, A0 = 1)





† Referenced to the first WEx falling edge or the falling edge of CAS, whichever occurs later

NOTE A: To assure page-mode cycle time, TRG must remain high throughout the entire page-mode operation if the late write feature is used. If the early-write-cycle timing is used, the state of TRG is a don't care after the minimum period th(TRG) from the falling edge of RAS.

Figure 36. Enhanced-Page-Mode Block-Write-Cycle Timing

Table 13. Enhanced-Page-Mode Block-Write-Cycle State Table

OVALE.		STATE					
CYCLE	1	2	3				
Block-write operation (nonmasked)	Н	Don't care	Column mask				
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask				
Block-write operation with persistent write-per-bit	L	Don't care	Column mask				

Write-mask data 0:

I/O write disable

I/O write enable

Column-mask data DQi - DQi+3

0: column write disable

(i = 0, 4, 8, 12)

1: column write enable

Example:

DQ0 -- column 0 (address A1 = 0, A0 = 0)

DQ1 - column 1 (address A1 = 0, A0 = 1)

DQ2 - column 2 (address A1 = 1, A0 = 0)

DQ3 - column 3 (address A1 = 1, A0 = 1)






Figure 37. RAS-Only Refresh-Cycle Timing




Figure 38. CBR-Refresh-Cycle Timing

Table 14. CBR-Cycle State Table

OVALE	STATE					
CYCLE	1	2	3			
CBR refresh with option reset	Don't care	L	Н			
CBR refresh with no reset	Don't care	Н	Н			
CBR refresh with stop point set and no reset	Stop address	Н	L			





Figure 39. Hidden-Refresh-Cycle Timing

Table 15. Hidden-Refresh-Cycle State Table

CYCLE	STATE					
OTOLE	1	2	3			
CBR refresh with option reset	Don't care	L	Н			
CBR refresh with no reset	Don't care	н .	H			
CBR refresh with stop point set and no option reset	Stop address	Н	L'an an			






- NOTES: A. DQ outputs remain in the high-impedance state for the entire memory-to-data-register-transfer cycle. The memory-to-data-register-transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.
  - B. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., the SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit read from the data register after TRG has gone high must be activated by a positive transition of SC.
  - C. A0-A7: register tap point; A8: which half of the transferred row
  - D. Early-load operation is defined as  $t_h(TRG)$  min <  $t_h(TRG)$  <  $t_d(RLTH)$  min.

Figure 40. Full-Register-Transfer Read Timing, Early-Load Operations






NOTES: A. Random-mode (DQ) outputs remain in the high-impedance state for the entire memory-to-data-register-transfer cycle. The memory-to-data-register-transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.

- B. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., the SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit read from the data register after TRG has gone high must be activated by a positive transition of SC.
- C. A0-A7: register tap point; A8: which half of the transferred row
- D. Late load operation is defined as td(THRH) < 0 ns.

Figure 41. Full-Register-Transfer Read Timing, Real-Time Load Operation/Late-Load Operation






NOTE A: A0-A6: tap point of the given half; A7: don't care; A8: identifies the DRAM row half

Figure 42. Split-Register-Transfer Read Timing





NOTE A: While reading data through the serial-data register, TRG is a don't care except TRG must be held high when RAS goes low. This is to avoid the initiation of a register-data transfer operation.


Figure 43. Serial-Read Timing ( $\overline{SE} = V_{IL}$ )

#### PARAMETER MEASUREMENT INFORMATION RAS tsu(TRG) - th(TRG) TRG tc(SC) tc(SC) tw(SCH) tw(SCH) tw(SCH) - <sup>t</sup>w(SCL) tw(SCL) SC ta(SQ) ta(SQ) ta(SQ) th(SHSQ) ta(SE) th(SHSQ) Valid Out Valid Out Valid Out SQ Valid Out tdis(SE)

NOTE A: While reading data through the serial-data register, TRG is a don't care except TRG must be held high when RAS goes low. This is to avoid the initiation of a register-data transfer operation.

SE

Figure 44. Serial-Read Timing (SE-Controlled Read)




- NOTES: A. In order to achieve proper split-register operation, a full-register transfer read should be performed before the first split-register transfer cycle. This is necessary to initialize the data register and the starting tap location. First serial access can then begin either after the full-register transfer-read cycle (CASE I), during the first split-register transfer cycle (CASE II), or even after the first split-register transfer cycle (CASE III). There is no minimum requirement of SC clock between the full-register transfer-read cycle and the first split-register cycle.
  - B. A split-register transfer into the inactive half is not allowed until t<sub>d(MSRL)</sub> is met. t<sub>d(MSRL)</sub> is the minimum delay time between the rising edge of the serial clock of the last bit (bit 127 or 255) and the falling edge of RAS of the split-register transfer cycle into the inactive half. After the t<sub>d(MSRL)</sub> is met, the split-register transfer into the inactive half must also satisfy the minimum t<sub>d(RHMS)</sub> requirement. t<sub>d(RHMS)</sub> is the minimum delay time between the rising edge of RAS of the split-register transfer cycle into the inactive half and the rising edge of the serial clock of the last bit (bit 127 or 255).

Figure 45. Split-Register Operating Sequence



#### device symbolization



- Organization:
  - DRAM: 262144 Words × 16 Bits
  - SAM: 256 Words x 16 Bits.
- Dual-Port Accessibility Simultaneous and Asynchronous Access From the DRAM and **SAM Ports**
- Data Transfer Function From the DRAM to the Serial Data Register
- (4 × 4) × 4 Block-Write Feature for Fast Area Fill Operations. As Many as Four Memory Address Locations Written Per Cycle From the 16-Bit On-Chip Color Register
- Write-Per-Bit Feature for Selective Write to Each RAM I/O. Two Write-Per-Bit Modes to Simplify System Design
- Byte Write Control (CASL, CASU) Provides Flexibility
- Extended Data Output for Faster System **Cycle Time**
- Enhanced Page-Mode Operation for Faster Access
- CAS-Before-RAS (CBR) and Hidden **Refresh Modes**
- Long Refresh Period Every 8 ms (Max)
- Up to 55-MHz Uninterrupted Serial Data Streams
- 256 Selectable Serial-Register Starting Locations
- SE-Controlled Register-Status QSF
- Split-Register Transfer Read for Simplified Real-Time Register Load
- Programmable Split-Register Stop Point
- 3-State Serial Outputs Allow Easy **Multiplexing of Video Data Streams**
- All Inputs/Outputs and Clocks TTL Compatible
- Compatible With JEDEC Standards
- Texas instruments EPIC™ Process
- Designed to Work With the **Industry-Leading Texas Instruments Graphics Family**

<ul><li>Perfo</li></ul>	rmance Ran	ges:					
	ACCESS TIME ROW ENABLE	ACCESS TIME SERIAL DATA	DRAM CYCLE TIME	DRAM PAGE MODE	SERIAL CYCLE TIME	OPERATING CURRENT SERIAL PORT STANDBY	OPERATING CURRENT SERIAL PORT ACTIVE
	ta(R)	ta(SQ)	t <sub>c(W)</sub>	t <sub>C</sub> (P)	t <sub>c</sub> (SC)	lcc1	ICC1A
	(MAX)	(MAX)	(MIN)	(MIN)	(MIN)	(MAX)	(XAM)
TMS55161-60	60 ns	15 ns	110 ns	30 ns	18 ns	180 mA	225 mA
TMS55161-70	70 ns	20 ns	130 ns	30 ns	22 ns	165 mA	205 mA
TMS55161-80	80 ns	25 ns	150 ns	35 ns	30 ns	150 mA	185 mA

EPIC is a trademark of Texas Instruments Incorporated.

DGH PACKAGE (TOP VIEW)

	·				
vcc 🛚	10	$\cup$	64	ь	8C
TRG 🗆	2		63	6	SE
VSS 900 DG 10 DC 1	3		62		Vss
SQ0 🗆	4				8Q15
DQ0 🛚	5			5	DQ15
8Q1 🛛	6		59	0	SQ14
DQ1 🛛	7		58	0	DQ14
Vcc 🛚	8			0	Vcc
SQ2	9			5	SQ13
DQ2 🛛	10		55	0	DQ13
sos 🛚	11		54	2	SQ12
DQ3 🗓	12		53	0	DQ12 VSS
vss 🗓	13		53 52	Р.	Vss
SQ4	14		51 ]	μ	8Q11
DQ4 U	15		50	2	DQ11
8Q5 U	16		49	6	8Q10
DQ5	17 18		48 47	5	DQ10 VCC
vcc 🛚	18		47	Ε.	Vcc
SQ6 L	19		46 45 44 43	R	SQ9
DQ6 LJ	20		45	H	DQ9
SQ7 L	21		44	H	SQ8 DQ8
DQ7 L	22		43		DQ8
VSS H	23		42	Ħ.	Vss .
CASL	24		41	H.	DSF
we H	25		41 40 39	H.	NC / GND
RAS H	26		39	Ħ.	CASU
~≝ ⅓	27		38	Б	QSF
- ^7 H	28		37 36	Б	AD .
SQ6 CDG6 SQ7 CDG7 CASL CDG7 CASL CDG7 A8 A7 A6 A4	29		36	Ħ.	A0 A1 A2
. <u>∧</u> 5 H	30		35 34	Ħ.	A2
			34	Ħ	A3
Vcc □	32		33	۲	Vss

PIN NOMENCLATURE					
A0-A8 CASL, CASU DQ0-DQ15 DSF NC/GND  QSF RAS SC SE SQ0-SQ15 TRG VCC	Address Inputs Column-Address Strobe/Byte Selects DRAM Data I/O, Write Mask Data Special Function Select No Connect/Ground (Important: not connected internally to VSS) Special Function Output Row-Address Strobe Serial Clock Serial Enable Serial Data Output Output Enable, Transfer Select 5-V Supply (TYP)				
TRG	Output Enable, Transfer Select				

PRODUCTION DATA Information is current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas instruments incorporated

#### description

The TMS55161 multiport video RAM is a high-speed dual-ported memory device. It consists of a dynamic random-access memory (DRAM) organized as 262144 words of 16 bits each interfaced to a serial data register [serial-access memory (SAM)] organized as 256 words of 16 bits each. The TMS55161 supports three basic types of operation: random access to and from the DRAM, serial access from the serial register, and transfer of data from any row in the DRAM to the serial register. Except during transfer operations, the TMS55161 can be accessed simultaneously and asynchronously from the DRAM and SAM ports.

The TMS55161 is equipped with several features designed to provide higher system-level bandwidth and to simplify design integration on both the DRAM and SAM ports. On the DRAM port, greater pixel draw rates can be achieved by the device's  $(4 \times 4) \times 4$  block-write feature. The block-write mode allows 16 bits of data (present in an on-chip color data register) to be written to any combination of four adjacent column-address locations. As many as 64 bits of data can be written to memory during each  $\overline{\text{CAS}}$  cycle time. Also on the DRAM port, a write mask or a write-per-bit feature allows masking of any combination of the 16 inputs/outputs on any write cycle. The persistent write-per-bit feature uses a mask register which, once loaded, can be used on subsequent write cycles without reloading. The TMS55161 also offers byte control. Byte control can be applied in read cycles, write cycles, block-write cycles, load-write-mask-register cycles, and load-color-register cycles. The TMS55161 also offers extended output mode. The extended output mode is effective in both the page-mode cycles and standard cycles.

The TMS55161 offers a split-register-transfer read (DRAM to SAM) feature for the serial register (SAM port). This feature enables real-time register load implementation for truly continuous serial data streams without critical timing requirements. The register is divided into a high half and a low half. While one half is being read out of the SAM port, the other half can be loaded from the memory array. For applications not requiring real-time register load (for example, loads done during CRT retrace periods), the full-register mode of operation is retained to simplify system design.

The SAM port is designed for maximum performance. Data can be accessed from the SAM at serial rates up to 55 MHz. During the split-register-transfer read operations, internal circuitry detects when the last bit position is accessed from the active half of the register and immediately transfers control to the opposite half. A separate output, QSF, is included to indicate which half of the serial register is active.


All inputs, outputs, and clock signals on the TMS55161 are compatible with Series 74 TTL. All address lines and data-in lines are latched on chip to simplify system design. All data outs are unlatched to allow greater system flexibility.

The TMS55161 employs state-of-the-art Texas Instruments EPIC™ scaled-CMOS, double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

The TMS55161 is offered in a 64-pin small-outline gull-wing-leaded package (DGH suffix) for direct surface mounting.


The TMS55161 and other TI multiport video RAMs are supported by a broad line of graphics processors and control devices from Texas Instruments.

#### functional block diagram





#### functional block diagram (continued)



#### **Table 1. Function Table**

	RAS FALL			CAS <sub>X</sub> FALL	ADDRESS		DQ0-DQ15†		MNE	
FUNCTION	CAS <sub>X</sub> ‡	TRG	WE	DSF	DSF	RAS	CASx§	RAS	RAS CASU WE	
Reserved (do not use)	L	L	L	L	Х	Х	X	Х	Х	
CBR refresh (no reset) and stop point set¶	L	X	L	н	х	Stop Point#	×	×	×	CBRS
CBR refresh (option reset)	L	Х	Н	L	Х	Х	Х	X	X	CBR
CBR refresh (no reset)*	L	Х	Н	Н	Х	X	Х	X	Х	CBRN
Full-register-transfer read	н	L	Н	L	х	Row Addr	Tap Point	×	x	RT
Split-register-transfer read	н	L	н	Н	×	Row Addr	Tap Point	x	×	SRT
DRAM write (nonmasked)	н	Ι	H	L	L	Row Addr	Col Addr	х	Valid Data	RW
DRAM write (nonpersistent write-per-bit)	н	н	٦	Ĺ	L	Row Addr	Col Addr	Write Mask	Valid Data	RWM
DRAM write (persistent write-per-bit)	Н	Н	L	L	L	Row Addr	Col Addr	×	Valid Data	RWM
DRAM block write (nonmasked)	Н	н	Н	L	Н	Row Addr	Block Addr A2-A8	x	Col Mask	BW
DRAM block write (nonpersistent write-per-bit)	н	н	L	Ĺ	Н	Row Addr	Block Addr A2-A8	Write Mask	Col Mask	BWM
DRAM block write (persistent write-per-bit)	н	н	L	L	н	Row Addr	Block Addr A2-A8	x	Col Mask	BWM
Load write mask register □	н	Н	н	Н	L	Refresh Addr	х	X	Write Mask	LMR
Load color register	Н	Н	Н	Н	Н	Refresh Addr	×	x	Color Data	LCR

#### Legend:

= Don't care

Col Mask = H: Write to address/column enabled

Write Mask = H: Write to I/O enabled

- † DQ0-DQ15 are latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later.
- ‡ Logic L is selected when either or both CASL and CASU are low.
- § The column address and block address are latched on the first falling edge of CASx.
- ¶ CBRS cycle should be performed immediately after the power-up initialization cycle.
- #A0-A3, A8: don't care; A4-A7: stop-point code
- CBR refresh (option reset) mode ends persistent write-per-bit mode and stop-point mode.
- ★CBR refresh (no reset) mode is not end persistent write-per-bit mode or stop-point mode.
- □Load-write-mask-register cycle sets the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CBR (option reset) cycle.

SMVS161B - OCTOBER 1993 - REVISED JUNE 1995

Table 2. Pin Description Versus Operational Mode

PIN	DRAM	TRANSFER	SAM
A0 – A8	Row, column address	Row address, tap point	
CASL CASU	Column-address strobe, DQ output enable	Tap-address strobe	
DQ	DRAM data I/O, Write mask		
DSF	Block-write enable Write-mask-register-load enable Color-register-load enable CBR (option reset)	Split-register-transfer enable	
RAS	Row-address strobe	Row-address strobe	
SE			SQ output enable, QSF output enable
sc			Serial clock
sq			Serial data output
TRG	DQ output enable	Transfer enable	
WE	Write enable		
QSF			Serial-register status
NC/GND	Make no external connection or tie to system GND		
v <sub>cc</sub> †	5-V supply		
V <sub>SS</sub> †	Ground		

<sup>†</sup> For proper device operation, all VCC pins must be connected to a 5-V supply and all VSS pins must be tied to ground.

#### pin definitions

#### address (A0-A8)

Eighteen address bits are required to decode one of 262144 storage cell locations. Nine row-address bits are set up on pins A0-A8 and latched onto the chip on the falling edge of  $\overline{RAS}$ . Nine column-address bits are set up on pins A0-A8 and latched onto the chip on the first falling edge of CASx. All addresses must be stable on or before the falling edge of RAS and the first falling edge of CASx.

During the full-register-transfer read operation, the states of A0-A8 are latched on the falling edge of RAS to select one of the 512 rows where the transfer occurs. At the first falling edge of CASx, the column-address bits A0-A8 are latched. The most significant column-address bit (A8) selects which half of the row is transferred to the SAM. The appropriate 8-bit column address (A0-A7) selects one of 256 tap points (starting positions) for the serial data output.

During the split-register-transfer read operation, address bit A7 is ignored at the falling edge of CASx. An internal counter selects which half of the register is used. If the high half of the SAM is currently in use, the low half of the SAM is loaded with the low half of the DRAM half row, and vice versa. Column address (A8) selects the DRAM half row. The remaining seven address bits (A0-A6) are used to select 1 of 127 possible starting locations within the SAM. Locations 127 and 255 are not valid tap points.

#### row-address strobe (RAS)

RAS is similar to a chip enable, so that all DRAM cycles and transfer cycles are initiated by the falling edge of RAS. RAS is a control input that latches the states of the row address, WE, TRG, CASL, CASU, and DSF onto the chip to invoke DRAM and transfer read functions of the TMS55161.



#### column-address strobe (CASL, CASU)

CASL and CASU are control inputs that latch the states of the column address and DSF to control DRAM and transfer functions of the TMS55161. CASx also act as output enables for the DRAM output pins, DQ0-DQ15.

In DRAM operation, CASL enables data to be written to or read from the lower byte (DQ0-DQ7), and CASU enables data to be written to or from the upper byte (DQ8-DQ15).

In transfer operations, address bits A0-A8 are latched at the first falling edge of  $\overline{CASx}$  as the start position (tap) for the serial data output (SQ0-SQ15).

#### output enable/transfer select (TRG)

The  $\overline{TRG}$  pin selects either DRAM or transfer operation as  $\overline{RAS}$  falls. For DRAM operation,  $\overline{TRG}$  must be held high as RAS falls. During DRAM operation, TRG functions as an output enable for the DRAM output pins, DQ0-DQ15. For transfer operation, TRG must be brought low before RAS falls.

#### write mask select, write enable (WE)

In DRAM operation,  $\overline{\text{WE}}$  enables data to be written to the DRAM.  $\overline{\text{WE}}$  is also used to select the DRAM write-per-bit mode of operation. Holding WE low on the falling edge of RAS invokes the write-per-bit operation. The TMS55161 supports both the nonpersistent write-per-bit mode and the persistent write-per-bit mode.

#### special function select (DSF)

The DSF input is latched on the falling edge of  $\overline{\mathsf{RAS}}$  or the first falling edge of  $\overline{\mathsf{CASx}}$  similar to an address. DSF determines which of the following functions are invoked on a particular cycle:

- CBR refresh with no reset (CBRN)
- CBR refresh with no reset and stop-point set (CBRS)
- Block write (BW, BWM)
- Loading write-mask register for the persistent write-per-bit mode (LMR)
- Loading color register for the block-write mode (LCR)
- Split-register-transfer read (SRT)

#### DRAM data I/O, write mask data (DQ0-DQ15)

DRAM data is written or read through the common I/O DQ pins. The 3-state DQ output buffers provide direct TTL compatibility (no pullup resistors) with a fanout of one Series 74 TTL load. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state as long as either TRG or CASx is held high. Data does not appear at the outputs until after both CASx and TRG have been brought low. The write mask is latched into the device via the random DQ pins by the falling edge of RAS and is used on all write-per-bit cycles. In a transfer operation, the DQ outputs remain in the high-impedance state for the entire cycle.

#### serial data outputs (SQ0-SQ15)

Serial data is read from the SQ pins. The SQ output buffers provide direct TTL compatibility (no pullup resistors) with a fanout of one Series 74 TTL load. The serial outputs are in the high-impedance (floating) state as long as the serial enable pin,  $\overline{SE}$ , is high. The serial outputs are enabled when  $\overline{SE}$  is brought low.

#### serial clock (SC)

Serial data is accessed out of the data register from the rising edge of SC. The TMS55161 is designed to work with a wide range of clock duty cycles to simplify system design. There is no refresh requirement because the data registers that comprise the SAM are static. There is also no minimum SC operating frequency.



## TMS55161 262144 BY 16-BIT MULTIPORT VIDEO RAM

SMVS161B - OCTOBER 1993 - REVISED JUNE 1995

## serial enable (SE)

During serial-access operations,  $\overline{SE}$  is used as an enable/disable for the SQ outputs.  $\overline{SE}$  low enables the serial data output.  $\overline{SE}$  high disables the serial data output.  $\overline{SE}$  is also used as an enable/disable for output pin QSF.

IMPORTANT: While  $\overline{SE}$  is held high, the serial clock is not disabled. External SC pulses increment the internal serial-address counter regardless of the state of  $\overline{SE}$ . This ungated serial clock scheme minimizes access time of serial output from  $\overline{SE}$  low because the serial clock input buffer and the serial-address counter are not disabled by  $\overline{SE}$ .

## special function output (QSF)

QSF is an output pin that indicates which half of the SAM is being accessed. When QSF is low, the serial-address pointer is accessing the lower (least significant) 128 bits of the serial register (SAM). When QSF is high, the pointer is accessing the higher (most significant) 128 bits of the SAM.

During full-register-transfer operations, QSF can change state upon completing the cycle. This state is determined by the tap point loaded during the transfer cycle. The QSF output is enabled by  $\overline{\text{SE}}$ . If  $\overline{\text{SE}}$  is high, the QSF output is in the high-impedance state.

## no connect/ground (NC/GND)

The NC/GND pin should be tied to system ground or left floating for proper device operation.



## SINCOLD COLORES

## functional operation description

## random access operation

**Table 3. DRAM Function Table** 

		RAS	ALL	,	CAS <sub>X</sub> FALL	ADDF	RESS	DQ0-	DQ15 <sup>†</sup>	
FUNCTION	CASx‡	TRG	WE	DSF	DSF	RAS	CASx§	RAS	CASU CASU WE	MNE
Reserved (do not use)	L	L	L	L	X	х	Х	Х	Х	_
CBR refresh (no reset) and stop-point set¶	L	х	L	Н	х	Stop Point#	х	×	×	CBRS
CBR refresh (option reset)	L	Х	Н	L	Х	Х	X .	Х	Х	CBR
CBR refresh (no reset)★	L	Х	Н	Н	X	Х	Х	X	X	CBRN
DRAM write (nonmasked)	н	н	Н	L	L	Row Addr	Col Addr	x	Valid Data	RW
DRAM write (nonpersistent write-per-bit)	н	н	L	L	L	Row Addr	Col Addr	Write Mask	Valid Data	RWM
DRAM write (persistent write-per-bit)	Н	н	L	L	L	Row Addr	Col Addr	X	Valid Data	RWM
DRAM block write (nonmasked)	н	н	н	L	H	Row Addr	Block Addr A2-A8	×	Col Mask	BW
DRAM block write (nonpersistent write-per-bit)	н	Н	L	L	н	Row Addr	Block Addr A2-A8	Write Mask	Col Mask	вwм
DRAM block write (persistent write-per-bit)	Н	Н	L	L	н	Row Addr	Block Addr A2-A8	×	Col Mask	вwм
Load write-mask register □	Н	Н	н	Н	L	Refresh Addr	х	x	Write Mask	LMR
Load color register	н	н	Н	Н	Н	Refresh Addr	х	х	Color Data	LCR

## Legend:

C = Don't care

Col Mask = H: Write to address/column enabled

Write Mask = H: Write to I/O enabled

‡ Logic L is selected when either or both CASL and CASU are low.

 $\P$  CBRS cycle should be performed immediately after the power-up initialization cycle.

#A0-A3, A8: don't care; A4-A7: stop-point code

Il CBR refresh (option reset) mode ends persistent write-per-bit mode and stop-point mode.

★CBR refresh (no reset) mode is not end persistent write-per-bit mode or stop-point mode.

□Load-write-mask-register cycle sets the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CBR (option reset) cycle.

<sup>†</sup> DQ0-DQ15 are latched on either the first falling edge of  $\overline{\text{CASx}}$  or the falling edge of  $\overline{\text{WE}}$ , whichever occurs later.

<sup>§</sup> The column address and block address are latched on the first falling edge of  $\overline{\text{CASx}}$ .

## enhanced page mode

Enhanced-page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. This mode eliminates the time required for row-address setup, row-address hold, and address multiplex. The maximum RAS low time and the minimum CAS page cycle time are used to determine the number of columns that can be accessed.

Unlike conventional page-mode operations, the enhanced page mode allows the TMS55161 to operate at a higher data bandwidth. Data retrieval begins as soon as the column address is valid rather than when CASx transitions low. A valid column address can be presented immediately after the row-address hold time has been satisfied, usually well in advance of the falling edge of CASx. In this case, data is obtained after ta(C) max (access time from CASx low) if ta(CA) max (access time from column address) has been satisfied.

#### refresh

## CAS-before-RAS (CBR) refresh

CBR refreshes are accomplished by bringing either or both CASL and CASU low earlier than RAS. The external row address is ignored, and the refresh row address is generated internally. Three types of CBR refresh cycles are available. The CBR refresh (option reset) ends the persistent write-per-bit mode and the stop-point mode. The CBRN and CBRS refreshes (no reset) do not end the persistent write-per-bit mode or the stop-point mode. The 512 rows of the DRAM do not necessarily need to be refreshed consecutively as long as the entire refresh is completed within the required time period, t<sub>rf(MA)</sub>. The output buffers remain in the high-impedance state during the CBR refresh cycles regardless of the state of TRG.

#### hidden refresh

A hidden refresh is accomplished by holding both CASL and CASU low in the DRAM read cycle and cycling RAS. The output data of the DRAM read cycle remains valid while the refresh is being carried out. Like the CBR refresh, the refreshed row addresses are generated internally during the hidden refresh.

## RAS-only refresh

A RAS-only refresh is accomplished by cycling RAS at every row address. Unless CASx and TRG are low, the output buffers remain in the high-impedance state to conserve power. Externally generated addresses must be supplied during RAS-only refresh. Strobing each of the 512 row addresses with RAS causes all bits in each row to be refreshed.



## extended data output

The TMS55161 features extended data output during DRAM accesses. While RAS and TRG are low, the DRAM output remains valid even when CASx returns high. The output remains valid until WE is low, TRG is high, or both CASx and RAS are high. The extended-data-output mode functions in all read cycles including DRAM-read, page-mode-read, and read-modify-write cycles.




Figure 1. DRAM-Read Cycle With RAS-Controlled Output




Figure 2. DRAM-Read Cycle With CASx-Controlled Output






Figure 3. DRAM-Page-Read Cycle With Extended Output

## byte operation

Byte operation can be applied in DRAM read cycles, write cycles, block-write cycles, load-write-mask-register cycles and load-color-register cycles. In byte operation, the column address (A0–A8) is latched at the first falling edge of  $\overline{CASL}$ . In read cycles,  $\overline{CASL}$  enables the lower byte (DQ0–DQ7) and  $\overline{CASU}$  enables the upper byte (DQ8–DQ15) (see Figure 4).




Figure 4. Example of a Byte-Read Cycle

## byte operation (continued)

In byte-write operation, CASL enables data to be written to the lower byte (DQ0-DQ7) and CASU enables data to be written to the upper byte (DQ8-DQ15). In an early-write cycle, WE is brought low prior to both CASX signals. Data setup and hold times for DQ0-DQ15 are referenced to the first falling edge of CASX (see Figure 5).




Figure 5. Example of an Early-Write Cycle

## byte operation (continued)

For late-write or read-modify-write cycles, WE is brought low after either or both CASL and CASU fall. The data is strobed in with data setup and hold times for DQ0 – DQ15 referenced to WE (see Figure 6).




Figure 6. Example of a Late-Write Cycle

## write-per-bit

The write-per-bit feature allows masking any combination of the 16 DQs on any write cycle. The write-per-bit operation is invoked when  $\overline{WE}$  is held low on the falling edge of  $\overline{RAS}$ . If  $\overline{WE}$  is held high on the falling edge of  $\overline{RAS}$ , the write operation is performed without any masking. The TMS55161 offers two write-per-bit modes: the nonpersistent write-per-bit and the persistent write-per-bit.

## nonpersistent write-per-bit

When WE is low on the falling edge of RAS, the write mask is reloaded. A 16-bit binary code (the write-per-bit mask) is input to the device via the DQ pins and latched on the falling edge of RAS. The write-per-bit mask selects which of the 16 I/Os are to be written and which are not. After RAS has latched the on-chip write-per-bit mask, input data is driven onto the DQ pins and is latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later. CASL enables the lower byte (DQ0-DQ7) to be written through the mask and CASU enables the upper byte (DQ8-DQ15) to be written through the mask. If a data low (write mask = 0) is strobed into a particular I/O pin on the falling edge of RAS, data is not written to that I/O. If a data high (write mask = 1) is strobed into a particular I/O pin on the falling edge of RAS, data is written to that I/O (see Figure 7).




Figure 7. Example of a Nonpersistent Write-Per-Bit (Late-Write) Operation

## persistent write-per-bit

The persistent write-per-bit mode is initiated only by performing a load-write-mask-register cycle first. In the persistent write-per-bit mode, the write-per-bit mask is not overwritten but remains valid over an arbitrary number of write cycles until another LMR cycle is performed or power is removed.

The load-write-mask-register cycle is performed using DRAM write-cycle timing except DSF is held high on the falling edge of RAS and held low on the first falling edge of CASx. A binary code is input to the write-mask register via the random I/O pins and latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later. Byte-write control can be applied to the write mask during the load-write-mask-register cycle. The persistent write-per-bit mode can then be used in exactly the same way as the nonpersistent write-per-bit mode except that the input data on the falling edge of RAS is ignored. When the device is set to the persistent write-per-bit mode, it remains in this mode and is reset only by a CBR refresh with option reset cycle (see Figure 8).




Figure 8. Example of a Persistent Write-Per-Bit Operation

#### block write

The block-write feature allows up to 64 bits of data to be written simultaneously to one row of the memory array. This function is implemented as (4 columns × 4 DQs) repeated in four quadrants. In this manner, each of the four one-megabit quadrants can have up to four consecutive columns written at a time with up to four DQs per column (see Figure 9).




Figure 9. Block-Write Operation

Each one-megabit quadrant has a 4-bit column mask to mask off any or all of the four columns from being written with data. Nonpersistent write-per-bit or persistent write-per-bit functions can be applied to the block-write operation to provide write masking options. The DQ data is provided by four bits from the on-chip color register. Bits 0-3 from the 16-bit write-mask register, bits 0-3 from the 16-bit column-mask register, and bits 0-3 from the 16-bit color-data register configure the block write for the first quadrant, while bits 4-7, 8-11, and 12-15 of the corresponding registers control the other quadrants in a similar fashion (see Figure 10).



block write (continued) DQ12 3rd Guedrard DQ8 One Row of 0-511 2rd Quedrer 's Chereken DQ0 Column Mask 10 11 12 13 14 15 2 3 7 6 9 5

4 5 6 7 8 9

Color Register

Figure 10. Block Write With Masks



#### block write (continued)

Every four columns make a block, which makes 128 blocks along one row. Block 0 comprises columns 0 – 3, block 1 comprises columns 4 – 7, block 2 comprises columns 8 – 11, etc., as shown in Figure 11.




Figure 11. Block Columns Organization

During block-write cycles, only the seven most significant column addresses (A2-A8) are latched on the first falling edge of  $\overline{\text{CASx}}$  to decode one of the 128 blocks. Address bits A0-A1 are ignored. Each one-megabit quadrant has the same block selected.

A block-write cycle is entered in a manner similar to a DRAM write cycle except DSF is held high on the first falling edge of CASx. As in a DRAM write operation, CASL and CASU enable the corresponding lower and upper DRAM DQ bytes to be written, respectively. The column-mask data is input via the DQs and is latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later. The 16-bit color-data register must be loaded prior to performing a block write as described below. Refer to the write-per-bit section for details on use of the write-mask capability allowing additional performance options.

## Example of block write:

block-write column address = 110000000 (A0-A8 from left to right)

	bit 0			bit 15
color-data register	= 1011	1011	1100	0111
write-mask register	= 1110	1111	1111	1011
column-mask register	= 1111	0000	0111	1010
	1st	2nd	3rd	4th
	Quad	Quad	Quad	Quad

Column-address bits A0 and A1 are ignored. Block 0 (columns 0 – 3) is selected for each one-megabit quadrant. The first quadrant has DQ0-DQ2 written with bits 0-2 from the color-data register (101) to all four columns of block 0. DQ3 is not written and retains its previous data due to the write-mask-register bit 3 being a 0.

The second quadrant (DQ4-DQ7) has all four columns masked off due to the column mask bits 4-7 being 0, so that no data is written.

The third quadrant (DQ8-DQ11) has its four DQs written with bits 8-11 from the color-data register (1100) to columns 1-3 of its block 0. Column 0 is not written and retains its previous data on all four DQs due to the column mask-register bit 8 being 0.

The fourth quadrant (DQ12-DQ15) has DQ12, DQ14, and DQ15 written with bits 12, 14, and 15 from the color-data register to column 0 and column 2 of its block 0. DQ13 retains its previous data on all columns due to the write mask. Columns 1 and 3 retain their previous data on all DQs due to the column mask. If the previous data for the quadrant was all 0s, the fourth quadrant would contain the data pattern shown in Figure 12 after the block-write operation shown in the previous example.

## block write (continued)





Figure 12. Example of Fourth Quadrant After a Block-Write Operation

## load color register

The load-color-register cycle is performed using normal DRAM write-cycle timing except that DSF is held high on the falling edges of RAS, CASL, and CASU. The color register is loaded from pins DQ0 - DQ15, which are latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later. If only one CASx is low, only the corresponding byte of the color register is loaded. When the color register is loaded, it retains data until power is lost or until another load-color-register cycle is performed (see Figure 13 and Figure 14).



## Legend:


- 1. Refresh address
- 2. Row address
- Block address (A2-A8) is latched on the first falling edge of CASx.
- Color-register data
- Write-mask data: DQ0-DQ15 are latched on the falling edge of RAS.
- Column-mask data: DQi-DQi+3 (i = 0, 4, 8, 12) are latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later. \*\*\*\*\*\*\*\*\*\*\*\*\*

= don't care

Figure 13. Example of Block Writes



## load color register (continued)



#### Legend:

- Refresh address 1.
- 2. Row address
- Block address (A2-A8) is latched on the first falling edge of CASx. 3.
- 4. Color-register data
- Write-mask data: DQ0 -DQ15 are latched on the falling edge of CASx.
- Column-mask data: DQi-DQi+3 (i = 0, 4, 8, 12) are latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later.

= don't care

Figure 14. Example of a Persistent Block Write

## **DRAM-to-SAM transfer operation**

During the DRAM-to-SAM transfer operation, one half of a row (256 columns) in the DRAM array is selected to be transferred to the 256-bit serial-data register. The transfer operation is invoked by bringing TRG low and holding WE high on the falling edge of RAS. The state of DSF, which is latched on the falling edge of RAS, determines whether the full-register-transfer read operation or the split-register-transfer read operation is performed.

**Table 4. SAM Function Table** 

FUNCTION	RAS FALL			CASx FALL	ADDRESS		DQ0	-DQ15	MNE	
FUNCTION	CASx†	TRG	WE	DSF	DSF	RAS	CASx	RAS	CASx WE	CODE
Full-register-transfer read	Н	L	, <b>H</b>	L	х	Row Addr	Tap Point	х	×	RT
Split-register-transfer read	н	L	Н	Н	х	Row Addr	Tap Point	×	×	SRT

<sup>†</sup> Logic L is selected when either or both CASL and CASU are low.

X = don't care



## full-register-transfer read

A full-register-transfer read operation loads data from a selected half of a row in the DRAM into the SAM. TRG is brought low and latched at the falling edge of RAS. Nine row-address bits (A0–A8) are also latched at the falling edge of RAS to select one of the 512 rows available for the transfer. The nine column-address bits (A0–A8) are latched at the first falling edge of CASx, where address bit A8 selects which half of the row is transferred. Address bits A0–A7 select one of the SAM's 256 available tap points from which the serial data is read out (see Figure 15).




Figure 15. Full-Register-Transfer Read

A full-register-transfer read can be performed in three ways: early load, real-time load (or midline load), or late load. Each of these offers the flexibility of controlling the TRG trailing edge in the full-register-transfer read cycle (see Figure 16).




Figure 16. Example of Full-Register-Transfer Read Operations



## split-register-transfer read

In the split-register-transfer read operation, the serial-data register is split into halves. The low half contains bits 0-127, and the high half contains bits 128-255. While one half is being read out of the SAM port, the other half can be loaded from the memory array.




Figure 17. Split-Register-Transfer Read

To invoke a split-register-transfer read cycle, DSF is brought high, TRG is brought low, and both are latched at the falling edge of RAS. Nine row-address bits (A0-A8) are also latched at the falling edge of RAS to select one of the 512 rows available for the transfer. Eight of the nine column-address bits (A0-A6 and A8) are latched at the first falling edge of CASx. Column-address bit A8 selects which half of the row is to be transferred. Column-address bits A0-A6 select one of the 127 tap points in the specified half of the SAM. Column-address bit A7 is ignored, and the split-register-transfer is internally controlled to select the inactive register half.




Figure 18. Example of a Split-Register-Transfer Read Operation

A full-register-transfer read must precede the first split-register-transfer read to ensure proper operation. After the full-register-transfer read cycle, the first split-register-transfer read can follow immediately without any minimum SC clock requirement.



## split-register-transfer read (continued)

QSF indicates which half of the register is being accessed during serial-access operation. When QSF is low, the serial-address pointer is accessing the lower (least significant) 128 bits of the SAM. When QSF is high, the pointer is accessing the higher (most significant) 128 bits of the SAM. QSF changes state upon completing a full-register-transfer read cycle. The tap point loaded during the current transfer cycle determines the state of QSF. QSF also changes state when a boundary between two register halves is reached.




Figure 19. Example of a Split-Register-Transfer Read After a Full-Register Transfer Read




Figure 20. Example of Successive Split-Register-Transfer Read Operations



## serial-read operation

The serial-read operation can be performed through the SAM port simultaneously and asynchronously with DRAM operations except during transfer operations. Serial data can be read from the SAM by clocking SC starting at the tap point loaded by the preceding transfer cycle, proceeding sequentially to the most significant bit (bit 255), and then wrapping around to the least significant bit (bit 0), as shown in Figure 21.




Figure 21. Serial Pointer Direction for Serial Read

For split-register-transfer read operation, serial data can be read out from the active half of the SAM by clocking SC starting at the tap point loaded by the preceding split-register-transfer cycle. The serial pointer then proceeds sequentially to the most-significant bit of the half, bit 127 or bit 255. If there is a split-register-transfer read to the inactive half during this period, the serial pointer points next to the tap point location loaded by that split-register-transfer (see Figure 22).




Figure 22. Serial Pointer for Split-Register Read - Case I

If there is no split-register-transfer read to the inactive half during this period, the serial pointer points next to the least significant bit of the inactive half (bit 128 or bit 0) (see Figure 23).




Figure 23. Serial Pointer for Split-Register Read - Case II

## split-register programmable stop point

The TMS55161 offers programmable stop-point mode for split-register-transfer read operation. This mode can be used to improve 2-D drawing performance in a nonscanline data format.

In split-register-transfer read operation, the stop point is defined as a register location at which the serial output stops coming from one half of the SAM and switches to the opposite half of the SAM. While in stop-point mode, the SAM is divided into partitions whose length is programmed via row addresses A4-A7 in a CBR set (CBRS) cycle. The last serial-address location of each partition is the stop point (see Figure 24).




Figure 24. Example of the SAM With Partitions




## split-register programmable stop point (continued)

Stop-point mode is not active until the CBRS cycle is initiated. The CBRS operation is performed by holding  $\overline{\text{CASx}}$  and  $\overline{\text{WE}}$  low and DSF high on the falling edge of  $\overline{\text{RAS}}$ . The falling edge of  $\overline{\text{RAS}}$  also latches row addresses A4–A7, which are used to define the SAM's partition length. The other row-address inputs are don't care. Stop-point mode should be initiated after the initialization cycles have been performed (see Table 5).

MAXIMUM	A	DDRESS	AT RA	S IN CB	RS CYC	LE	NUMBER OF	STOP POINT LOCATIONS
PARTITION LENGTH	A8	A7	A6	A5	A4	A0-A3	PARTITIONS	STOP-POINT LOCATIONS
16	x	L	L	L.	L	х	16	15, 31, 47, 63, 79, 95, 111, 127, 143, 159, 175, 191, 207, 223, 239, 255
32	×	L	L	L	Н	X	8	31, 63, 95, 127, 159, 191, 223, 255
64	Х	L	L	Н	Н	Х	4	63, 127, 191, 255
128	х	L	н	н	н	х	2	127, 255

**Table 5. Programming Code for Stop-Point Mode** 

In stop-point mode, the tap point loaded during the split-register-transfer read cycle determines in which SAM partition the serial output begins and at which stop point the serial output stops coming from one half of the SAM and switches to the opposite half of the SAM (see Figure 25).






Figure 25. Example of Split-Register Operation With Programmable Stop Points

## 256-/512-bit compatibility of split-register programmable stop point

The stop-point mode is designed to be compatible both for 256-bit SAM and 512-bit SAM devices. After the CBRS cycle is initiated, the stop-point mode becomes active. In the stop-point mode, and only in the stop-point mode, the column-address bits AY7 and AY8 are internally swapped to assure the compatibility (see Figure 26). This address-bit swap applies to the column address, and it is effective for all DRAM and transfer cycles. For example, during the split-register-transfer cycle with stop point, column-address bit AY8 is a don't care and AY7 decodes the DRAM row half for the split-register-transfer. During stop-point mode, a CBR option reset (CBR) cycle is not recommended because it ends the stop-point mode and restores address bits AY7 and AY8 to their normal function. Consistent use of CBR cycles ensures that the TMS55161 remains in normal mode.




Figure 26. DRAM-to-SAM Mapping, Non Stop Point Versus Stop Point

IMPORTANT: For proper device operation in a split-register stop-point mode, a CBRS cycle should be initiated right after the power-up initialization cycles have been performed.

#### power up

To achieve proper device operation, an initial pause of  $200 \,\mu s$  is required after power up followed by a minimum of eight RAS cycles or eight CBR cycles to initialize the DRAM port. A full-register-transfer read cycle and two SC cycles are needed to initialize the SAM port.

After initialization, the internal state of the TMS55161 is as follows:

	STATE AFTER INITIALIZATION
QSF	Defined by the transfer cycle during initialization
Write mode	Nonpersistent mode
Write mask register	Undefined
Color register	Undefined
Serial-register tap point	Defined by the transfer cycle during initialization
SAM port	Output mode

absolute maximum ratings over operating free-air temperature range (unless other	wise noted)†
Supply voltage range, V <sub>CC</sub> (see Note 1)	1 V to 7 V
Input voltage range	
Short-circuit output current	
Power dissipation	1.1 W
Operating free-air temperature range, Ta	0°C to 70°C
Storage temperature range,T <sub>stg</sub>	-65°C to 150°C
† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stre functional operation of the device at these or any other conditions beyond those indicated under "recommended operating implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  NOTE 1: All voltage values are with respect to Vss.	

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VSS	Supply voltage		0		٧
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	-1		0.8	٧
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is for logic-voltage levels only.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			SAM	'55161-60	'55	161-70	'55161-80		LIMIT
	PARAMETER	TEST CONDITIONS†	PORT	MIN MA	X MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = -1 mA		2.4	2.4	4	2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA		0.	4	0.4		0.4	٧
lį	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 5.8 V, All other pins at 0 V to V <sub>CC</sub>		±1	0	±10		±10	μА
ю	Output current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V to V <sub>CC</sub> See Note 3		±1	0	±10		±10	μА
ICC1	Operating current ‡	See Note 4	Standby	18	0	165		150	mA
ICC1A	Operating current‡	t <sub>c(SC)</sub> = MIN	Active	22	5	205		185	mA
ICC2	Standby current	All clocks = VCC	Standby		5	5		5	mA
ICC2A	Standby current	t <sub>c(SC)</sub> = MIN	Active	7	0	65		60	mA
Іссз	RAS-only refresh current	See Note 4	Standby	18	0	165		150	mA
ICC3A	RAS-only refresh current	t <sub>C</sub> (SC) = MIN, See Note 4	Active	22	5	205		185	mA
ICC4	Page-mode current‡	t <sub>C(P)</sub> = MIN, See Note 5	Standby	14	0	140		120	mA
ICC4A	Page-mode current‡	t <sub>c(SC)</sub> = MIN, See Note 5	Active	18	5	185		165	mA
ICC5	CAS-before-RAS current	See Note 4	Standby	18	0	165		150	mA
ICC5A	CAS-before-RAS current	t <sub>C</sub> (SC) = MIN, See Note 4	Active	22	5	205		185	mA
ICC6	Data-transfer current	See Note 4	Standby	20	0	180		160	mA
ICC6A	Data-transfer current	t <sub>c(SC)</sub> = MIN	Active	25	0	225	`	200	mA

T For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

NOTES: 3. SE is disabled for SQ output leakage tests.

- 4. Measured with one address change while  $\overline{RAS} = V_{IL}$ .  $t_{c(rd)}$ ,  $t_{c(W)}$ ,  $t_{c(TRD)} = MIN$ .
- 5. Measured with one address change while CASx = VIH

<sup>‡</sup> Measured with outputs open

## capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		6	pF
C <sub>i(RC)</sub>	Input capacitance, address strobe inputs		7	pF
C <sub>i(W)</sub>	Input capacitance, write enable input		7	pF
C <sub>i(SC)</sub>	Input capacitance, serial clock		7	pF
C <sub>i(SE)</sub>	Input capacitance, serial enable		7	pF
C <sub>i(DSF)</sub>	Input capacitance, special function		7	pF
C <sub>i(TRG)</sub>	Input capacitance, transfer register input		. 7	pF
C <sub>o(O)</sub>	Output capacitance, SQ and DQ		. 7	pF
Co(QSF)	Output capacitance, QSF		9	рF

NOTE 6:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ , and the bias on pins under test is 0 V.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 7)

	PARAMETER	TEST	ALT.	'5516	1-60	'5516	1-70	'5516	1-80	UNIT
	PARAMETER	CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
ta(C)	Access time from CASx	td(RLCL) = MAX	tCAC		17		20		20	ns
ta(CA)	Access time from column address	td(RLCL) = MAX	t <sub>AA</sub>		30	1 1 1	35		40	'ns
ta(CP)	Access time from CASx high	td(RLCL) = MAX	<sup>t</sup> CPA		35		40		45	ns
ta(R)	Access time from RAS	t <sub>d(RLCL)</sub> = MAX	t <sub>RAC</sub>		60		70		80	ns
ta(G)	Access time of DQ from TRG low		<sup>t</sup> OEA		15		20		20	ns
ta(SQ)	Access time of SQ from SC high	C <sub>L</sub> = 30 pF	tSCA		15		20		25	ns
ta(SE)	Access time of SQ from SE low	C <sub>L</sub> = 30 pF	<sup>t</sup> SEA		12		15		20	ns
<sup>t</sup> dis(CH)	Disable time, random output from CASx high (see Note 8)	C <sub>L</sub> = 50 pF	<sup>t</sup> OFF	0	15	0	20	0	20	ns
<sup>t</sup> dis(RH)	Disable time, random output from RAS high (see Note 8)	C <sub>L</sub> = 50 pF		0	15	0	20	0	20	ns
<sup>t</sup> dis(G)	Disable time, random output from TRG high (see Note 8)	C <sub>L</sub> = 50 pF	<sup>t</sup> OEZ	0	15	0	20	0	20	ns
<sup>t</sup> dis(WL)	Disable time, random output from WE low (see Note 8)	C <sub>L</sub> = 30 pF	tWEZ	0	15	0	20	0	20	ns
<sup>t</sup> dis(SE)	Disable time, serial output from SE high (see Note 8)	C <sub>L</sub> = 30 pF	t <sub>SEZ</sub>	0	10	0	15	0	20	ns

T Measured with outputs open. For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

8. tdis(CH), tdis(RH), tdis(G), tdis(WL), and tdis(SE) are specified when the output is no longer driven.

NOTES: 7. Switching times for RAM port output are measured with a load equivalent to 1 TTL load and 50 pF. Data out reference level: VOH/VOL = 2 V/0.8 V. Switching times for SAM port output are measured with a load equivalent to 1 TTL load and 30 pF. Serial data out reference level: VOH / VOL = 2 V/0.8 V.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature<sup>†</sup>

14		ALT.	'551	61-60	'551	61-70	'551	61-80	
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>c(rd)</sub>	Cycle time, read	tRC	110		130		150		ns
tc(W)	Cycle time, write	twc	110		130		150		ns
<sup>t</sup> c(rdW)	Cycle time, read-modify-write	tRMW	150		175		200		ns
t <sub>C</sub> (P)	Cycle time, page-mode read, write	tPC	30		30		35	-	ns
tc(RDWP)	Cycle time, page-mode read-modify-write	tPRMW	80		90		100		ns
tc(TRD)	Cycle time, transfer read	tRC	110		130		150		ns
t <sub>c</sub> (SC)	Cycle time, serial clock (see Note 9)	tscc	18		22		30		ns
tw(CH)	Pulse duration, CASx high	tCPN	10		10		10		ns
tw(CL)	Pulse duration, CASx low (see Note 10)	tCAS	10	10 000	10	10 000	20	10 000	ns
tw(RH)	Pulse duration, RAS high	tRP	40		50		60		ns
<sup>t</sup> w(RL)	Pulse duration, RAS low (see Note 11)	tRAS	60	10 000	70	10 000	80	10 000	ns
tw(WL)	Pulse duration, WE low	tWP	10		10		15		ns
tw(TRG)	Pulse duration, TRG low		15		20		20		ns
tw(SCH)	Pulse duration, SC high (see Note 9)	tsc	5	1	8		10		ns
tw(SCL)	Pulse duration, SC low (see Note 9)	tSCP	5		8		10		ns
<sup>t</sup> w(GH)	Pulse duration, TRG high	tŢP	20		20		20		ns
<sup>t</sup> w(RL)P	Pulse duration, RAS low (page mode)	tRASP	60	100 000	70	100 000	80	100 000	ns
t <sub>su(CA)</sub>	Setup time, column address before CASx low	tASC	0		0		0		ns
t <sub>su(SFC)</sub>	Setup time, DSF before CASx low	tFSC	0		0		0		ns
t <sub>su(RA)</sub>	Setup time, row address before RAS low	†ASR	0		0		0		ns
t <sub>su</sub> (WMR)	Setup time, WE before RAS low	twsR	0		0		0		ns
t <sub>su(DQR)</sub>	Setup time, DQ before RAS low	tMS	0		0		0		ns
t <sub>su(TRG)</sub>	Setup time, TRG high before RAS low	tTHS	0		0		0		ns
tsu(SFR)	Setup time, DSF low before RAS low	tFSR	0		0	-	0		ns
t <sub>su(DCL)</sub>	Setup time, data valid before CASx low	tDSC	0		0		0	1 7 1	ns
t <sub>su(DWL)</sub>	Setup time, data valid before WE low	tDSW	0		0		0		ns
<sup>t</sup> su(rd)	Setup time, read command, $\overline{\text{WE}}$ high before $\overline{\text{CASx}}$ low	tRCS	0		0		0		ns
<sup>t</sup> su(WCL)	Setup time, early write command, WE low before CASx low	twcs	0		0		0		ns
t <sub>su(WCH)</sub>	Setup time, WE low before CASx high, write	tcwL	15		15		20		ns
t <sub>su(WRH)</sub>	Setup time, WE low before RAS high, write	tRWL	15		15		20		ns
th(CLCA)	Hold time, column address after CASx low	†CAH	10		10		15		ns
th(SFC)	Hold time, DSF after CASx low	tCFH	10		10		15		ns
th(RA)	Hold time, row address after RAS low	tRAH	10		10		10		ns

<sup>†</sup> Timing measurements are referenced to VIL max and VIH min.

NOTES: 9. Cycle time assumes  $t_t = 3$  ns.

In a read-modify-write cycle, t<sub>d(CLWL)</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CASx low time [t<sub>w(CL)</sub>].

In a read-modify-write cycle, t<sub>d</sub>(RLWL) and t<sub>SU(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time [t<sub>W(RL)</sub>].

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)†

			ALT.	'5516	1-60	'5516	1-70	'5516	1-80	·
			SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
th(TRG)	Hold time, TRG after RAS low		tтнн	10		10		10		ns
th(RWM)	Hold time, write mask after RAS low		tRWH	10		10		10		ns
<sup>t</sup> h(RDQ)	Hold time, DQ after RAS low (write-ma	sk operation)	tмн	10		10		10		ns
th(SFR)	Hold time, DSF after RAS low		tRFH	10		10		10		ns
th(RLCA)	Hold time, column address valid after $\overline{F}$ (see Note 12)	RAS low	t <sub>AR</sub>	30		30		35		ns
th(CLD)	Hold time, data valid after CASx low		tDH	15		15		15		ns
th(RLD)	Hold time, data valid after RAS low (see	e Note 12)	tDHR	35		35		35		ns
th(WLD)	Hold time, data valid after WE low		t <sub>DH</sub>	15		15		15		ns
<sup>t</sup> h(CHrd)	Hold time, read, WE high after CASx hi (see Note 13)	gh	tRCH	0		0		0		ns
<sup>t</sup> h(RHrd)	Hold time, read, WE high after RAS hig (see Note 13)	h	tRRH	0		0		0		ns
th(CLW)	Hold time, write, WE low after CASx low	N	tWCH	10		15		15		ns
th(RLW)	Hold time, write, WE low after RAS low	(see Note 12)	twcn	30		35		35		ns
th(WLG)	Hold time, TRG high after WE low (see	Note 14)	<sup>t</sup> OEH	10		10		10		ns
th(SHSQ)	Hold time, SQ valid after SC high		tson	4		- 5		5		ns
th(RSF)	Hold time, DSF after RAS low		tFHR	30		30		35		ns
th(CLQ)	Hold time, output valid after CASx low		tDHC	4		5		5		ns
			tCSH	53		60		80		
₹d(RLCH)	Delay time, RAS low to CASx high	See Note 15	t <sub>CHR</sub>	10		10		15		ns
td(CHRL)	Delay time, CASx high to RAS low		tCRP	0		0		0		ns
td(CLRH)	Delay time, CASx low to RAS high		tRSH	17		20		20		ns
td(CLWL)	Delay time, CASx low to WE low (see Notes 16 and 17)		tCWD	37		45		45		ns
td(RLCL)	Delay time, RAS low to CASx low (see	Note 18)	tRCD	20	43	20	50	20	60	ns
td(CARH)	Delay time, column address valid to RA	S high	tRAL	30		35		40		ns
td(CACH)	Delay time, column address valid to CA	Sx high	tCAL	30		35		40		ns
td(RLWL)	Delay time, RAS low to WE low (see No	ote 16)	tRWD	80		95		105		ns
td(CAWL)	Delay time, column address valid to WE low (see Note 16)		tAWD	50		60		65		ns
td(CLRL)	Delay time, CASx low to RAS low (see	Note 15)	tCSR	0		0		0		ns
td(RHCL)	Delay time, RAS high to CASx low (see	Note 15)	tRPC	. 0		0		0		ns
td(CLGH)	Delay time, CASx low to TRG high for DF	RAM read cycles		17		20		20		ns
td(GHD)	Delay time, TRG high before data application	ed at DQ	t <sub>OED</sub>	10		15		15		ns

Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

NOTES: 12. The minimum value is measured when t<sub>d</sub>(RLCL) is set to t<sub>d</sub>(RLCL) min as a reference.

13. Either t<sub>h</sub>(RHrd) or t<sub>h</sub>(CHrd) must be satisfied for a read cycle.

14. Output-enable-controlled write. Output remains in the high-impedance state for the entire cycle.

15. CAS-before-RAS refresh operation only

16. Read-modify-write operation only
 17. TRG must disable the output buffers prior to applying data to the DQ pins.

18. The maximum value is specified only to assure RAS access time.



# timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded) $^\dagger$

		ALT. SYMBOL	'55161-60		'55161-70		'55161-80		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	INI
td(RLTH)	Delay time, RAS low to TRG high (see Note 19)	tRTH	50		55		60		ns
<sup>t</sup> d(RLSH)	Delay time, RAS low to first SC high after TRG high (see Note 19)	tRSD	65		70		80		ns
td(RLCA)	Delay time, RAS low to column address valid	tRAD	15	30	15	35	15	40	ns
td(GLRH)	Delay time, TRG low to RAS high	tROH	10		15		15		ns
td(CLSH)	Delay time, CASx low to first SC high after TRG high (see Note 20)	tCSD	20		20		25		ns
td(SCTR)	Delay time, SC high to TRG high (see Notes 19 and 20)	tTSL	5	**.*	5		5		ns
td(THRH)	Delay time, TRG high to RAS high (see Note 19)	tTRD	-10	50.0	-10		-10		ns
td(THRL)	Delay time, TRG high to RAS low (see Note 21)	tTRP	40		50		60		ns
td(THSC)	Delay time, TRG high to SC high (see Note 19)	tTSD	10		10		15	4 1	ns
<sup>t</sup> d(RHMS)	Delay time, RAS high to last (most significant) rising edge of SC before boundary switch during split-register-transfer read cycles		15		20		20		ns
d(CLTH)	Delay time, CASx low to TRG high in real-time transfer read cycles	<sup>t</sup> CTH	15		15		15	4.1	ns
td(CASH)	Delay time, column address to first SC in early-load transfer read cycles	<sup>t</sup> ASD	25		25	·	30		ns
td(CAGH)	Delay time, column address to $\overline{\mbox{TRG}}$ high in real-time transfer read cycles	tATH	20		20		20		ns
d(DCL)	Delay time, data to CASx low	tDZC	0		0		0		ns
d(DGL)	Delay time, data to TRG low	t <sub>D</sub> ZO	0		0		0		ns
td(MSRL)	Delay time, last (most significant) rising edge of SC to $\overline{\text{RAS}}$ low before boundary switch during split-register-transfer read cycles		15		20		20		ns
d(SCQSF)	Delay time, last (127 or 255) rising edge of SC to QSF switching at the boundary during split-register-transfer read cycles (see Note 22)	tsQD		20		25		30	ns
td(CLQSF)	Delay time, $\overline{\text{CASx}}$ low to QSF switching in transfer read cycles (see Note 22)	tCQD		25		30		35	ns
d(GHQSF)	Delay time, TRG high to QSF switching in transfer read cycles (see Note 22)	tταρ		20		25		30	ns
d(RLQSF)	Delay time, RAS low to QSF switching in transfer read cycles (see Note 22)	<sup>t</sup> RQD		65		70		75	ns
rf(MA)	Refresh time interval, memory	tREF		8		8		8	ms
t	Transition time	tτ	3	50	3	50	3	50	ns

 $<sup>\</sup>ensuremath{^{\dagger}}$  Timing measurements are referenced to VIL max and VIH min.

NOTES: 19. Real-time load transfer read or late-load transfer read cycle only

- 20. Early-load transfer read cycle only
- 21. Full-register (read) transfer cycles only
- 22. Switching times for QSF output are measured with a load equivalent to 1 TTL load and 30 pF and output reference level is VOH / VOL = 2 V/0.8 V.






Figure 27. Read-Cycle Timing With CASx-Controlled Output






Figure 28. Read-Cycle Timing With RAS-Controlled Output




Figure 29. Early-Write-Cycle Timing

Table 6. Early-Write-Cycle State Table

OVOLE		STATE				
CYCLE	1	2	3			
Write operation (nonmasked)	Н	Don't care	Valid data			
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data			
Write operation with persistent write-per-bit	L	Don't care	Valid data			







Figure 30. Late-Write-Cycle Timing (Output-Enable-Controlled Write)

Table 7. Late-Write-Cycle State Table


CYCLE	STATE				
CYCLE	1	2	3		
Write operation (nonmasked)	Н	Don't care	Valid data		
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data		
Write operation with persistent write-per-bit	L	Don't care	Valid data		





<sup>†</sup> Load-write-mask-register cycle will put the device into the persistent write-per-bit mode.

Figure 31. Load-Write-Mask-Register-Cycle Timing (Early-Write Load)



<sup>†</sup> Load-write-mask-register cycle will put the device into the persistent write-per-bit mode.

Figure 32. Load-Write-Mask-Register-Cycle Timing (Late-Write Load)




Figure 33. Read-Write/Read-Modify-Write-Cycle Timing

Table 8. Read-Write/Read-Modify-Write-Cycle State Table

CYCLE		STATE				
CTOLE		1	2	3		
Write operation (nonmasked)	4.5	Н	Don't care	Valid data		
Write operation with nonpersistent write-per-bit		L	Write mask	Valid data		
Write operation with persistent write-per-bit		L	Don't care	Valid data		







Figure 34. Enhanced-Page-Mode Read-Cycle Timing

 $<sup>^\</sup>dagger$  Access time is  $t_{a(CP)}$  or  $t_{a(CA)}$  dependent.  $^\ddagger$  Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

NOTE A: A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper polarity of DSF is selected on the falling edge of RAS and CASx to select the desired write mode (normal, block write, etc.).



† Referenced to the first falling edge of CASx or the falling edge of WE, whichever occurs later


NOTE A: A read cycle or a read-modify-write cycle can be intermixed with write cycles, observing read and read-modify-write timing specifications. To assure page-mode cycle time, TRG must remain high throughout the entire page-mode operation if the late write feature is used. If the early write cycle timing is used, the state of TRG is a don't care after the minimum period th(TRG) from the falling edge of RAS.

Figure 35. Enhanced-Page-Mode Write-Cycle Timing
Table 9. Enhanced-Page-Mode Write-Cycle State Table

CYCLE	STATE						
CYCLE	1	2	. 3	4	5		
Write operation (nonmasked)	L	L	Н	Don't care	Valid data		
Write operation with nonpersistent write-per-bit	L	L	L	Write mask	Valid data		
Write operation with persistent write-per-bit	L	L	L	Don't care	Valid data		
Load-write mask on either the first falling edge of CASx or the falling edge of WE, whichever occurrs later.‡	н	L	н	Don't care	Write mask		

Load-write-mask-register cycle will set the device to the persistent write-per-bit mode. Column address at the falling edge of CASx is a don't care during this cycle.





† Output can go from the high-impedance to an invalid-data state prior to the specified access time.

NOTE A: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

Figure 36. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing
Table 10. Enhanced-Page-Mode Read-Modify-Write-Cycle State Table

CYCLE		STATE						
CTOLE	1	2	3	4	5			
Write operation (nonmasked)	L	L	Н	Don't care	Valid data			
Write operation with nonpersistent write-per-bit	L	L	L	Write mask	Valid data			
Write operation with persistent write-per-bit	L	L',	L	Don't care	Valid data			
Load write mask on either the first falling edge of CASx or the falling edge of WE, whichever occurs later.‡	н	L	н	Don't care	Write mask			

Load-write-mask cycle will set the device to the persistent write-per-bit mode. Column address at the falling edge of CASx is a don't care during this cycle.






Figure 37. Enhanced-Page-Mode Read/Write-Cycle Timing

 $<sup>^{\</sup>dagger}$  Access time is  $t_{a(CA)}$  dependent.  $^{\ddagger}$  Output can go from the high-impedance state to an invalid-data state prior to the specified access time.




Figure 38. Load-Color-Register-Cycle Timing (Early-Write Load)




Figure 39. Load-Color-Register-Cycle Timing (Late-Write Load)




Figure 40. Block-Write-Cycle Timing (Early Write)

Table 11. Block-Write-Cycle State Table

OVOLE	STATE					
CYCLE		2	3			
Block-write operation (nonmasked)	Н	Don't care	Column mask			
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask			
Block-write operation with persistent write-per-bit	L	Don't care	Column mask			

Write-mask data 0: I/O write disable

1: I/O write enable

Column-mask data DQi - DQi+3

0: column write disable

(i = 0, 4, 8, 12)

1: column write enable

Example:

DQ0 -- column 0 (address A1 = 0, A0 = 0)

DQ1 - column 1 (address A1 = 0, A0 = 1)

DQ2 - column 2 (address A1 = 1, A0 = 0)

DQ3 -- column 3 (address A1 = 1, A0 = 1)






Figure 41. Block-Write-Cycle Timing (Late Write)

Table 12. Block-Write-Cycle State Table

CYCLE	STATE					
CYCLE	1	2	3			
Block-write operation (nonmasked)	Н	Don't care	Column mask			
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask			
Block-write operation with persistent write-per-bit	L	Don't care	Column mask			

Write-mask data 0: I/O write disable

1: I/O write enable

Column-mask data DQi - DQi+3

(i = 0, 4, 8, 12)

0: column write disable 1: column write enable

Example:


DQ0 - column 0 (address A1 = 0, A0 = 0)

DQ1 - column 1 (address A1 = 0, A0 = 1)

DQ2 - column 2 (address A1 = 1, A0 = 0)

DQ3 - column 3 (address A1 = 1, A0 = 1)





† Referenced to the first falling edge of CASx or the falling edge of WE, whichever occurs later.

0: column write disable

NOTE A: To assure page-mode cycle time, TRG must remain high throughout the entire page-mode operation if the late-write feature is used. If the early-write cycle timing is used, the state of TRG is a don't care after the minimum period th(TRG) from the falling edge of RAS.

Figure 42. Enhanced-Page-Mode Block-Write-Cycle Timing

Table 13. Enhanced-Page-Mode Block-Write-Cycle State Table

CYCLE		STATE				
CYCLE	1	2	3			
Block-write operation (nonmasked)	н	Don't care	Column mask			
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask			
Block-write operation with persistent write-per-bit	L	Don't care	Column mask			

Write-mask data 0: I/O write disable

1: I/O write enable

Column-mask data DQi - DQi+3

(i = 0, 4, 8, 12) 1: column write enable

Example:

DQ0 - column 0 (address A1 = 0, A0 = 0)

DQ1 — column 1 (address A1 = 0, A0 = 1)

DQ2 — column 2 (address A1 = 1, A0 = 0)

DQ3 -- column 3 (address A1 = 1, A0 = 1)






Figure 43. RAS-Only Refresh-Cycle Timing




Figure 44. CBR-Refresh-Cycle Timing

Table 14. CBR-Cycle State Table

CYCLE	STATE			
CYCLE	1	2	3	
CBR refresh with option reset	Don't care	L	H	
CBR refresh with no reset	Don't care	Н	H	
CBR refresh with stop point set and no reset	Stop address	Н	L	





Figure 45. Hidden-Refresh-Cycle Timing

Table 15. Hidden-Refresh-Cycle State Table

CYCLE			
CYCLE	1	2	3
CBR refresh with option reset	Don't care	L	Н
CBR refresh with no reset	Don't care	н	н
CBR refresh with stop point set and no option reset	Stop address	Н	L






- NOTES: A. DQ outputs remain in the high-impedance state for the entire memory-to-data-register-transfer cycle. The memory-to-data-register-transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.
  - B. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit to read from the data register after TRG has gone high must be activated by a positive transition of SC.
  - C. A0 A7: register tap point; A8: identifies the half of the transferred row
  - D. Early-load operation is defined as  $t_h(TRG)$  min <  $t_h(TRG)$  <  $t_d(RLTH)$  min.

Figure 46. Full-Register-Transfer Read Timing, Early-Load Operations





NOTES: A. DQ outputs remain in the high-impedance state for the entire memory-to-data-register-transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.


Figure 47. Full-Register-Transfer Read Timing, Real-Time Load Operation/Late-Load Operation



B. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit to read from the data register after TRG has gone high must be activated by a positive transition of SC.

C. A0-A7: register tap point; A8: identifies the half of the transferred row


D. Late load operation is defined as  $t_d(THRH) < 0$  ns.



NOTE A: A0-A6: tap point of the given half; A7: don't care; A8: identifies the DRAM row half

Figure 48. Split-Register-Transfer Read Timing






NOTE A: While the data is being read through the serial-data register, TRG is a don't care, except TRG must be held high when RAS goes low.


This is to avoid the initiation of a register-data transfer operation.

Figure 49. Serial-Read-Cycle Timing ( $\overline{SE} = V_{IL}$ )



NOTE A: While the data is being read through the serial-data register, TRG is a don't care except TRG must be held high when RAS goes low. This is to avoid the initiation of a register-data transfer operation.

Figure 50. Serial-Read-Cycle Timing (SE-Controlled Read)




NOTES: A. In order to achieve proper split-register operation, a full-register-transfer read should be performed before the first split-register-transfer cycle. This is necessary to initialize the data register and the starting tap location. First serial access can then begin either after the full-register-transfer read cycle (CASE I), during the first split-register-transfer cycle (CASE III). There is no minimum requirement of SC clock between the full-register-transfer read cycle and the first split-register cycle.

B. A split-register-transfer into the inactive half is not allowed until t<sub>d(MSRL)</sub> is met. t<sub>d(MSRL)</sub> is the minimum delay time between the rising edge of the serial clock of the last bit (bit 127 or 255) and the falling edge of RAS of the split-register-transfer cycle into the inactive half. After the t<sub>d(MSRL)</sub> requirement is met, the split-register-transfer into the inactive half must also satisfy the minimum t<sub>d(RHMS)</sub> requirement. t<sub>d(RHMS)</sub> is the minimum delay time between the rising edge of RAS of the split-register-transfer cycle into the inactive half and the rising edge of the serial clock of the last bit (bit 127 or 255).

Figure 51. Split-Register Operating Sequence



# device symbolization



Vss

SQ15

**DGH PACKAGE** 

(TOP VIEW)

- Organization:
  - DRAM: 262 144 Words x 16 Bits
  - SAM: 256 Words × 16 Bits
- Dual-Port Accessibility Simultaneous and Asynchronous Access From the DRAM and SAM Ports
- Data Transfer Function From the DRAM to the Serial Data Register
- (4 × 4) × 4 Block-Write Feature for Fast Area Fill Operations. As Many as Four Memory Address Locations Written Per Cycle From the 16-Bit On-Chip Color Register
- Write-Per-Bit Feature for Selective Write to Each RAM I/O. Two Write-Per-Bit Modes to Simplify System Design
- Byte Write Control (WEL, WEU) Provides Flexibility
- Extended Data Output for Faster System Cycle Time
- Enhanced Page-Mode Operation for Faster Access
- CAS-Before-RAS (CBR) and Hidden Refresh Modes
- Long Refresh Period Every 8 ms (Max)
- Up to 55-MHz Uninterrupted Serial Data Streams
- 256 Selectable Serial Register Starting Locations
- SE-Controlled Register Status QSF
- Split Register-Transfer Read for Simplified Real-Time Register Load
- Programmable Split-Register Stop Point
- 3-State Serial Outputs Allow Easy Multiplexing of Video Data Streams
- All Inputs/Outputs and Clocks TTL Compatible
- Compatible With JEDEC Standards
- Texas Instruments EPIC™ CMOS Process
- Designed to Work With the Industry-Leading Texas Instruments Graphics Family
- Performance Ranges:

	DQ0 🔲 5	60 🏻
111 40	SQ1 🔲 6	60 D 59 D 58 D
AM to	DO1 [] 7	58 H

VCC TRG CVSS CSOO C

DQ15 SQ14 DQ14 VCC | 8 SQ2 | 9 VCC 57 D 8013 56 SQ2 | DQ2 | DQ3 | DQ3 | DQ3 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | DQ4 | 10 55 DQ13 DQ13 SQ12 DQ12 VSS D SQ11 DQ11 SQ10 11 53 52 13 14 51 15 50 16 49 DQ10 VCC DQ5 🔲 17 VCC | 18 SQ6 | 19 DQ6 | 20 SQ9 / GND

	H		E	
	su/ <u>u</u>	21	44 🖸	SQE
	DQ7 []	22	43 🏳	DQE
	vss 🗆	23	42	Vss
	WEL [	24	41	DSF
;	WEU [	25	40	NC.
	SQ7 DQ7 DQ7 WEL DWEU RAS	26	44 43 44 44 44 44 44 44 44 44 44 44 44 4	CAS
	A8 🛚	27 28	38   ] 37	QSF
	A7 🗆	28	37	A0
	A6 🗆	29	36 📮	A1
	A5 🗆	30	35 D	A2
	A4 [	31	34 🔲	A3
	\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$	30 31 32	33 🗖	VSS DSF NC / CAS QSF A0 A1 A2 A3 VSS
		COMPAGE		

	PIN NOMENCLATURE
A0-A8	Address Inputs
CAS	Column-Address Strobe
DQ0-DQ15	DRAM Data I/O, Write Mask Data
DSF	Special Function Select
NC/GND	No Connect/Ground
	(Important: not connected internally to VSS)
QSF	Special Function Output
RAS	Row-Address Strobe
SC	Serial Clock
SE	Serial Enable
SQ0-SQ15	Serial Data Output
TRG	Output Enable, Transfer Select
Vcc	5-V Supply (TYP)
Vss	Ground
WEL, WEU	DRAM Byte Write Enable Selects

	ROW ENABLE	ACCESS TIME SERIAL DATA	DRAM CYCLE TIME	PAGE MODE	SERIAL CYCLE TIME	OPERATING CURRENT SERIAL PORT STANDBY	OPERATING CURRENT SERIAL PORT ACTIVE
	t <sub>a(R)</sub>	ta(SQ)	t <sub>c(W)</sub>	t <sub>c(P)</sub>	t <sub>c</sub> (SC)	ICC1	ICC1A
	(MAX)	(XAM)	(MIN)	(MIN)	(MIN)	(MAX)	(MAX)
TMS55166-60	60 ns	15 ns	110 ns	30 ns	18 ns	180 mA	225 mA
TMS55166-70	70 ns	20 ns	130 ns	30 ns	22 ns	165 mA	205 mA
TMS55166-80	80 ns	25 ns	150 ns	35 ns	30 ns	150 mA	185 mA

EPIC is a trademark of Texas Instruments Incorporated



### description

The TMS55166 multiport video RAM is a high-speed dual-ported memory device. It consists of a dynamic random-access memory (DRAM) organized as 262 144 words of 16 bits each interfaced to a serial data register [serial-access memory (SAM)] organized as 256 words of 16 bits each. The TMS55166 supports three basic types of operation: random access to and from the DRAM, serial access from the serial register, and transfer of data from any row in the DRAM to the serial register. Except during transfer operations, the TMS55166 can be accessed simultaneously and asynchronously from the DRAM and SAM ports.

The TMS55166 is equipped with several features designed to provide higher system-level bandwidth and to simplify design integration on both the DRAM and SAM ports. On the DRAM port, greater pixel draw rates can be achieved by the device's  $(4 \times 4) \times 4$  block-write feature. The block-write mode allows 16 bits of data (present in an on-chip color data register) to be written to any combination of four adjacent column address locations. As many as 64 bits of data can be written to memory during each  $\overline{\text{CAS}}$  cycle time. Also on the DRAM port, a write mask or a write-per-bit feature allows masking of any combination of the 16 inputs/outputs on any write cycle. The persistent write-per-bit feature uses a mask register which, once loaded, can be used on subsequent write cycles without reloading. The TMS55166 also offers byte control. Byte control can be applied in write cycles, block-write cycles, load-write-mask-register cycles, and load-color-register cycles. The TMS55166 also offers extended output mode. The extended output mode is effective in both the page-mode and standard DRAM cycles.

The TMS55166 offers a split-register-transfer read (DRAM to SAM) feature for the serial register (SAM port). This feature enables real-time register load implementation for truly continuous serial data streams without critical timing requirements. The register is divided into a high half and a low half. While one half is being read out of the SAM port, the other half can be loaded from the memory array. For applications not requiring real-time register load (for example, loads done during CRT retrace periods), the full-register mode of operation is retained to simplify system design.

The SAM port is designed for maximum performance. Data can be accessed from the SAM at serial rates up to 55 MHz. During the split-register-transfer read operations, internal circuitry detects when the last bit position is accessed from the active half of the register and immediately transfers control to the opposite half. A separate output, QSF, is included to indicate which half of the serial register is active.

All inputs, outputs, and clock signals on the TMS55166 are compatible with Series 74 TTL. All address lines and data-in lines are latched on chip to simplify system design. All data outs are unlatched to allow greater system flexibility.

The TMS55166 employs state-of-the-art Texas Instruments EPIC™ scaled-CMOS, double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

The TMS55166 is offered in a 64-pin small-outline gull-wing-leaded package (DGH suffix) for direct surface mounting.


The TMS55166 and other TI multiport video RAMs are supported by a broad line of graphics processors and control devices from Texas Instruments.



# functional block diagram 1 of 4 Sub-Blocks (see next page) Input DSF-I Buffer Special-Input Function Buffer Column Logic Buffer 1 of 4 Sub-Blocks 16 (see next page) DQ0-DQ15 A0-A8 Row Output Buffer Buffer 1 of 4 Sub-Blocks (see next page) Serial-Address Refresh Counter Counter Split-Register Serial-SQ0-SQ15 € 16 Status Output Buffer QSF SE 1 of 4 Sub-Blocks (see next page) RAS → **CAS** → Timing Generator TRG → **WEx** →



# functional block diagram (continued)



### Table 1. Function Table

		RAS	FALL		CAS FALL	ADDF	ADDRESS		DQ0-DQ15†	
FUNCTION	CAS	TRG	WEx‡	DSF	DSF	RAS	CAS§	RAS	WEU CAS	CODE
Reserved (do not use)	L	L	L	L	Х	Х	Х	Х	Х	
CBR refresh (no reset) and stop point set $\P$	L	х	L	н	х	Stop Point#	×	×	×	CBRS
CBR refresh (option reset)	L	Х	Н	L	Х	Х	X	X	Х	CBR
CBR refresh (no reset)*	L	Х	Н	Н	Х	Х	Х	X	X	CBRN
Full-register-transfer read	н	L	н	L	х	Row Addr	Tap Point	x	x	RT
Split-register-transfer read	н	L	H.	н	х	Row Addr	Tap Point	×	×	SRT
DRAM write (nonmasked)	н	Н	Н	L	L	Row Addr	Col Addr	×	Valid Data	RW
DRAM write (nonpersistent write-per-bit)	н	Н	L	L	L	Row Addr	Col Addr	Write Mask	Valid Data	RWM
DRAM write (persistent write-per-bit)	н	Н	L	L	L	Row Addr	Col Addr	×	Valid Data	RWM
DRAM block write (nonmasked)	н	н	Н	L	н	Row Addr	Block Addr A2-A8	×	Col Mask	BW
DRAM block write (nonpersistent write-per-bit)	н	Н	L	L	н	Row Addr	Block Addr A2-A8	Write Mask	Col Mask	BWM
DRAM block write (persistent write-per-bit)	н	н	L	L	Н	Row Addr	Block Addr A2-A8	×	Col Mask	BWM
Load write mask register □	Н	Н	н	Н	L	Refresh Addr	×	×	Write Mask	LMR
Load color register	н	Н	Н	Н	Н	Refresh Addr	x	×	Color Data	LCR

# Legend:

= Don't care

Col Mask = H: Write to address/column enabled

Write Mask = H: Write to I/O enabled

- † DQ0-DQ15 are latched on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later.
- ‡ Logic L is selected when either or both WEL and WEU are low.
- § The column address and block address are latched on the falling edge of CAS.
- ¶ CBRS cycle should be performed immediately after the power-up initialization cycle.
- #A0-A3, A8: don't care; A4-A7: stop-point code
- || CBR refresh (option reset) mode ends persistent write-per-bit mode and stop-point mode.
- ★CBR refresh (no reset) mode will not end persistent write-per-bit mode or stop-point mode.
- □Load-write-mask-register cycle sets the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CBR (option reset) cycle.

Table 2. Pin Description Versus Operational Mode

PIN	DRAM	TRANSFER	SAM
A0-A8	Row, column address	Row address, tap point	
CAS	Column-address strobe, DQ output enable	Tap-address strobe	
DQ	DRAM data I/O, Write mask		
DSF	Block-write enable Write-mask-register-load enable Color-register-load enable CBR (option reset)	Split-register-transfer enable	
RAS	Row-address strobe	Row-address strobe	
SE			SQ output enable, QSF output enable
SC			Serial clock
SQ			Serial data output
TRG	DQ output enable	Transfer enable	
WEL WEU	Write enable, Write-per-bit enable	en en en en en en en en en en en en en e	# 1
QSF			Serial-register status
NC/GND	Make no external connection or tie to system GND		
vcct	5-V supply		
V <sub>SS</sub> †	Ground		

T For proper device operation, all VCC pins must be connected to a 5-V supply and all VSS pins must be tied to ground.

# pin definitions

### address (A0-A8)

Eighteen address bits are required to decode one of 262 144 storage cell locations. Nine row-address bits are set up on pins A0—A8 and latched onto the chip on the falling edge of RAS. Nine column-address bits are set up on pins A0—A8 and latched onto the chip on the falling edge of CAS. All addresses must be stable on or before the falling edge of RAS and the falling edge of CAS.

During the full-register-transfer read operation, the states of A0–A8 are latched on the falling edge of  $\overline{RAS}$  to select one of the 512 rows where the transfer occurs. At the falling edge of  $\overline{CAS}$ , the column-address bits A0–A8 are latched. The most significant column-address bit (A8) selects which half of the row is transferred to the SAM. The appropriate 8-bit column address (A0–A7) selects one of 256 tap points (starting positions) for the serial data output.

During the split-register-transfer read operation, address bit A7 is ignored at the falling edge of  $\overline{\text{CAS}}$ . An internal counter selects which half of the register is used. If the high half of the SAM is currently in use, the low half of the SAM is loaded with the low half of the DRAM half row, and vice versa. Column address (A8) selects the DRAM half row. The remaining seven address bits (A0–A6) are used to select 1 of 127 possible starting locations within the SAM. Locations 127 and 255 are not valid tap points.

### row-address strobe (RAS)

RAS is similar to a chip enable, so that all DRAM cycles and transfer cycles are initiated by the falling edge of RAS. RAS is a control input that latches the states of the row address, WEL, WEU, TRG, CAS, and DSF onto the chip to invoke DRAM and transfer functions of the TMS55166.



# column-address strobe (CAS)

CAS is a control input that latches the states of the column address and DSF to control DRAM and transfer functions of the TMS55166. CAS also acts as output enable for the DRAM output pins, DQ0-DQ15.

In transfer operations, address bits A0-A8 are latched at the falling edge of CAS as the start position (tap) for the serial data output (SQ0-SQ15).

### output enable/transfer select (TRG)

The TRG pin selects either DRAM or transfer operation as RAS falls. For DRAM operation, TRG must be held high as RAS falls. During DRAM operation, TRG functions as an output enable for the DRAM output pins, DQ0-DQ15. For transfer operation, TRG must be brought low before RAS falls.

# write mask select, write enable (WEL, WEU)

In DRAM operation, WEL enables data to be written to the lower byte (DQ0-DQ7) and WEU enables data to be written to the upper byte (DQ8-DQ15) of the DRAM. Both WEL and WEU have to be held high together to select the read mode. Bringing either or both  $\overline{WEL}$  and  $\overline{WEU}$  low selects the write mode.

 $\overline{
m WEL}$  and  $\overline{
m WEU}$  are also used to select the DRAM write-per-bit mode of operation. If either or both  $\overline{
m WEL}$  and  $\overline{
m WEU}$ are brought low on the falling edge of RAS, the write-per-bit operation is invoked. The TMS55166 supports both the nonpersistent write-per-bit mode and the persistent write-per-bit mode.

### special function select (DSF)

The DSF input is latched on the falling edge of RAS or CAS similar to an address. DSF determines which of the following functions are invoked on a particular cycle:

- CBR refresh with no reset (CBRN)
- CBR refresh with no reset and stop-point set (CBRS)
- Block write (BW, BWM)
- Loading write-mask register for the persistent write-per-bit mode (LMR)
- Loading write-color register for the block-write mode (LCR)
- Split-register-transfer read (SRT)

### DRAM data I/O, write mask data (DQ0-DQ15)

DRAM data is written or read through the common I/O DQ pins. The 3-state DQ output buffers provide direct TTL compatibility (no pullup resistors) with a fanout of one Series 74 TTL load. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state as long as either TRG or CAS is held high. Data does not appear at the outputs until after both CAS and TRG have been brought low. The write mask is latched into the device via the random DQ pins by the falling edge of RAS and is used on all write-per-bit cycles. In a transfer operation, the DQ outputs remain in the high-impedance state for the entire cycle.

### serial data outputs (SQ0-SQ15)

Serial data is read from the SQ pins. The SQ output buffers provide direct TTL compatibility (no pullup resistors) with a fanout of one Series 74 TTL load. The serial outputs are in the high-impedance (floating) state as long as the serial enable pin,  $\overline{SE}$ , is high. The serial outputs are enabled when  $\overline{SE}$  is brought low.

### serial clock (SC)

Serial data is accessed out of the data register from the rising edge of SC. The TMS55166 is designed to work with a wide range of clock duty cycles to simplify system design. There is no refresh requirement because the data registers that comprise the SAM are static. There is also no minimum SC operating frequency.



# TMS55166 262144 BY 16-BIT MULTIPORT VIDEO RAM

SMVS166B - OCTOBER 1993 - REVISED JUNE 1995

# serial enable (SE)

During serial-access operations,  $\overline{SE}$  is used as an enable/disable for the SQ outputs.  $\overline{SE}$  low enables the serial data output.  $\overline{SE}$  high disables the serial data output.  $\overline{SE}$  is also used as an enable/disable for output pin QSF.

IMPORTANT: While  $\overline{SE}$  is held high, the serial clock is not disabled. External SC pulses increment the internal serial-address counter regardless of the state of  $\overline{SE}$ . This ungated serial clock scheme minimizes access time of serial output from  $\overline{SE}$  low because the serial clock input buffer and the serial-address counter are not disabled by  $\overline{SE}$ .

### special function output (QSF)

QSF is an output pin that indicates which half of the SAM is being accessed. When QSF is low, the serial-address pointer is accessing the lower (least significant) 128 bits of the serial register (SAM). When QSF is high, the pointer is accessing the higher (most significant) 128 bits of the SAM. QSF changes state upon crossing a boundary between the two SAM halves.

During full-register-transfer operations, QSF can change state upon completing the cycle. This state is determined by the tap point loaded during the transfer cycle. The QSF output is enabled by  $\overline{\text{SE}}$ . If  $\overline{\text{SE}}$  is high, the QSF output is in the high-impedance state.

### no connect/ground (NC/GND)

The NC/GND pin should be tied to system ground or left floating for proper device operation.



# functional operation description

### random access operation

**Table 3. DRAM Function Table** 

FUNCTION	RAS FALL				CAS FALL	ADDRESS		DQ0-DQ15†		MNE
	CAS	TRG	WEx‡	DSF	DSF	RAS	CAS§	RAS	WEU CAS	CODE
Reserved (do not use)	L	L	L	L	Х	Х	Х	Х	X	_
CBR refresh (no reset) and stop point set¶	L	×	L	Н	х	Stop Point#	x	x	x	CBRS
CBR refresh (option reset)	L	Х	Н	L	Х	Х	Х	Х	Х	CBR
CBR refresh (no reset)★	L	Х	Н	Н	X	X	Х	X	X	CBRN
DRAM write (nonmasked)	н	н	Н	L	L	Row Addr	Col Addr	х	Valid Data	RW
DRAM write (nonpersistent write-per-bit)	н	н	L	L	L	Row Addr	Col Addr	Write Mask	Valid Data	RWM
DRAM write (persistent write-per-bit)	н	Н	L	L	L	Row Addr	Col Addr	х	Valid Data	RWM
DRAM block write (nonmasked)	Н	н	Н	L	н	Row Addr	Block Addr A2-A8	x	Col Mask	BW
DRAM block write (nonpersistent write-per-bit)	н	н	L	L	н	Row Addr	Block Addr A2-A8	Write Mask	Col Mask	вwм
DRAM block write (persistent write-per-bit)	н	Н	L	L .	н	Row Addr	Block Addr A2-A8	×	Col Mask	BWM
Load write-mask register □	н	Н	н	н	L	Refresh Addr	X	X	Write Mask	LMR
Load color register	Н	Н	н	н	н	Refresh Addr	х	×	Color Data	LCR

### Legend:

Don't care

= H: Write to address/column enabled Col Mask

Write Mask = H: Write to I/O enabled

‡ Logic L is selected when either or both WEL and WEU are low.

#A0-A3, A8: don't care; A4-A7: stop-point code

<sup>†</sup> DQ0-DQ15 are latched on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later.

<sup>§</sup> The column address and block address are latched on the falling edge of CAS.

<sup>¶</sup> CBRS cycle should be performed immediately after the power-up initialization cycle.

Il CBR refresh (option reset) mode ends persistent write-per-bit mode and stop-point mode.

<sup>★</sup>CBR refresh (no reset) mode will not end persistent write-per-bit mode or stop-point mode.

<sup>□</sup>Load-write-mask-register cycle sets the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CBR (option reset) cycle.

### enhanced page mode

Enhanced-page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. This mode eliminates the time required for row-address setup, row-address hold, and address multiplex. The maximum RAS low time and minimum CAS page cycle time are used to determine the number of columns that can be accessed.

Unlike conventional page-mode operations, the enhanced page mode allows the TMS55166 to operate at a higher data bandwidth. Data retrieval begins as soon as the column address is valid rather than when  $\overline{\text{CAS}}$  transitions low. A valid column address can be presented immediately after the row-address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{\text{CAS}}$ . In this case, data is obtained after  $t_{a(C)}$  max (access time from  $\overline{\text{CAS}}$  low) if  $t_{a(CA)}$  max (access time from column address) has been satisfied.

#### refresh

### CAS-before-RAS (CBR) refresh

CBR refreshes are accomplished by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$ . The external row address is ignored, and the refresh row address is generated internally. Three types of CBR refresh cycles are available. The CBR refresh (option reset) ends the persistent write-per-bit mode and the stop-point mode. The CBRN and CBRS refreshes (no reset) do not end the persistent write-per-bit mode or the stop-point mode. The 512 rows of the DRAM do not necessarily need to be refreshed consecutively as long as the entire refresh is completed within the required time period,  $t_{rf(MA)}$ . The output buffers remain in the high-impedance state during the CBR refresh cycles regardless of the state of  $\overline{TRG}$ .

### hidden refresh

A hidden refresh is accomplished by holding  $\overline{CAS}$  low in the DRAM read cycle and cycling  $\overline{RAS}$ . The output data of the DRAM read cycle remains valid while the refresh is being carried out. Like the CBR refresh, the refreshed row addresses are generated internally during the hidden refresh.

### RAS-only refresh

A RAS-only refresh is accomplished by cycling RAS at every row address. Unless CAS and TRG are low, the output buffers remain in the high-impedance state to conserve power. Externally generated addresses must be supplied during RAS-only refresh. Strobing each of the 512 row addresses with RAS causes all bits in each row to be refreshed.

### extended data output

The TMS55166 features extended data output during DRAM accesses. While RAS and TRG are low, the DRAM output remains valid even when CAS returns high. The output remains valid until WEx is low, TRG is high, or both CAS and RAS are high. The extended-data-output mode functions in all read cycles including DRAM-read, page-mode-read, and read-modify-write cycles.




Figure 1. DRAM-Read Cycle With RAS-Controlled Output






Figure 2. DRAM-Read Cycle With CAS-Controlled Output





Figure 3. DRAM-Page-Read Cycle With Extended Output

### byte-write operation

Byte-write operations can be applied in DRAM-write cycles, block-write cycles, load-write-mask-register cycles, and load-color-register cycles. Holding either or both WEL and WEU low selects the write mode. In normal write cycles, WEL enables data to be written to the lower byte (DQ0-DQ7) and WEU enables data to be written to the upper byte (DQ8-DQ15). For early-write cycles, one WEx is brought low before CAS falls. The other WEx can be brought low before or after CAS falls. The data is strobed in with data setup and hold times for DQ0-DQ15 referenced to CAS (see Figure 4).



<sup>†</sup> Either WEx can be brought low prior to CAS to initiate an early-write cycle.

Figure 4. Example of an Early-Write Cycle

# byte-write operation (continued)

For late-write or read-modify-write cycles, WEL and WEU are both held high before CAS falls. After CAS falls, either or both WEL and WEU are brought low to select the corresponding byte or bytes to be written. Data is strobed in by WEL and/or WEU with data setup and hold times for DQ0-DQ15 referenced to whichever WEX falls earlier (see Figure 5).




Figure 5. Example of a Late-Write Cycle

### write-per-bit

The write-per-bit feature allows masking any combination of the 16 DQs on any write cycle. The write-per-bit operation is invoked when either or both WEL and WEU are held low on the falling edge of RAS. Either individual WEx allows entry of the entire 16-bit mask on DQ0-DQ15. Byte control of the mask input is not allowed.

If both WEL and WEU are held high on the falling edge of RAS, the write operation is performed without any masking. The TMS55166 offers two write-per-bit modes: the nonpersistent write-per-bit and the persistent write-per-bit.

### nonpersistent write-per-bit

When either or both  $\overline{\text{WEL}}$  and  $\overline{\text{WEU}}$  are low on the falling edge of  $\overline{\text{RAS}}$ , the write mask is reloaded. A 16-bit binary code (the write-per-bit mask) is input to the device via the random DQ pins and latched on the falling edge of  $\overline{\text{RAS}}$ . The write-per-bit mask selects which of the 16 random I/Os are to be written and which are not. After  $\overline{\text{RAS}}$  has latched the on-chip write-per-bit mask, input data is driven onto the DQ pins and is latched on either the first falling edge of  $\overline{\text{WEx}}$  or the falling edge of  $\overline{\text{CAS}}$ , whichever occurs later.  $\overline{\text{WEL}}$  enables the lower byte (DQ0-DQ7) to be written through the mask and  $\overline{\text{WEU}}$  enables the upper byte (DQ8-DQ15) to be written through the mask. If a data low (write mask = 0) is strobed into a particular I/O pin on the falling edge of  $\overline{\text{RAS}}$ , data is written to that I/O. (see Figure 6).




Figure 6. Example of a Nonpersistent Write-Per-Bit (Late-Write) Operation

### persistent write-per-bit

The persistent write-per-bit mode is initiated only by performing a load-write-mask-register cycle first. In the persistent write-per-bit mode, the write-per-bit mask is not overwritten but remains valid over an arbitrary number of write cycles until another LMR cycle is performed or power is removed.

The load-write-mask-register cycle is performed using DRAM write-cycle timing except DSF is held high on the falling edge of  $\overline{RAS}$  and held low on the falling edge of  $\overline{CAS}$ . A binary code is input to the write-mask register via the random I/O pins and latched on either the first falling edge of  $\overline{WEx}$  or the falling edge of  $\overline{CAS}$ , whichever occurs later. Byte-write control can be applied to the write mask during the load-write-mask-register cycle. The persistent write-per-bit mode can then be used in exactly the same way as the nonpersistent write-per-bit mode except that the input data on the falling edge of  $\overline{RAS}$  is ignored. When the device is set to the persistent write-per-bit mode, it remains in this mode and is reset only by a CBR refresh with option reset cycle (see Figure 7).




Figure 7. Example of a Persistent Write-Per-Bit Operation

#### block write

The block-write feature allows up to 64 bits of data to be written simultaneously to one row of the memory array. This function is implemented as (4 columns × 4 DQs) repeated in four quadrants. In this manner, each of the four one-megabit quadrants can have up to four consecutive columns written at a time with up to four DQs per column (see Figure 8).




Figure 8. Block-Write Operaton

Each one-megabit quadrant has a 4-bit column mask to mask off any or all of the four columns from being written with data. Nonpersistent write-per-bit or persistent write-per-bit functions can be applied to the block-write operation to provide write-masking options. The DQ data is provided by four bits from the on-chip color register. Bits 0 – 3 from the 16-bit write-mask register, bits 0 – 3 from the 16-bit column-mask register, and bits 0 – 3 from the 16-bit color-data register configure the block write for the first quadrant, while bits 4 – 7, 8 – 11, and 12 – 15 of the corresponding registers control the other quadrants in a similar fashion (see Figure 9).






Figure 9. Block Write With Masks



### block write (continued)

Every four columns make a block, which makes 128 blocks along one row. Block 0 comprises columns 0-3, block 1 comprises columns 4-7, block 2 comprises columns 8-11, etc., as shown in Figure 10.




Figure 10. Block Columns Organization

During block-write cycles, only the seven most significant column addresses (A2 – A8) are latched on the falling edge of  $\overline{\text{CAS}}$  to decode one of the 128 blocks. Address bits A0 – A1 are ignored. Each one-megabit quadrant has the same block selected.

A block-write cycle is entered in a manner similar to a DRAM write cycle except DSF is held high on the first falling edge of CAS. As in a DRAM write operation, WEL and WEU enable the corresponding lower and upper DRAM DQ bytes to be written, respectively. The column-mask data is input via the DQs and is latched on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later. The 16-bit color-data register must be loaded prior to performing a block write as described below. Refer to the write-per-bit section for details on use of the write-mask capability allowing additional performance options.

# Example of block write:

block-write column address = 110000000 (A0 - A8 from left to right)

	bit 0			bit 15
color-data register	= 1011	1011	1100	0111
write-mask register	= 1110	1111	1111	1011
column-mask register	= 1111	0000	0111	1010
	1st	2nd	3rd	4th
	Quad	Quad	Ouad	Quad

Column-address bits A0 and A1 are ignored. Block 0 (columns 0-3) is selected for each one-megabit quadrant. The first quadrant has DQ0 – DQ2 written with bits 0-2 from the color-data register (101) to all four columns of block 0, DQ3 is not written and retains its previous data due to the write-mask register bit 3 being a 0.

The second quadrant (DQ4-DQ7) has all four columns masked off due to the column mask bits 4-7 being 0, so that no data is written.

The third quadrant (DQ8-DQ11) has its four DQs written with bits 8-11 from the color-data register (1100) to columns 1-3 of its block 0. Column 0 is not written and retains its previous data on all four DQs due to the column-mask-register bit 8 being 0.

The fourth quadrant (DQ12-DQ15) has DQ12, DQ14, and DQ15 written with bits 12, 14, and 15 from the color-data register to column 0 and column 2 of its Block 0. DQ13 retains its previous data on all columns due to the write mask. Columns 1 and 3 retain their previous data on all DQs due to the column mask. If the previous data for the quadrant was all 0s, the fourth quadrant would contain the data pattern shown in Figure 15 after the block-write operation shown in the previous example.



block write (continued)





Figure 11. Example of Fourth Quadrant After Block-Write Operation

# load color register

The load-color-register cycle is performed using normal DRAM write-cycle timing except that DSF is held high on the falling edges of RAS and CAS. The color register is loaded from pins DQ0 - DQ15, which are latched on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later. If only one WEx is low, only the corresponding byte of the color register is loaded. When the color register is loaded, it retains data until power is lost or until another load-color-register cycle is performed (see Figure 12 and Figure 13).



### Legend:


- 1. Refresh address
- 2. Row address
- 3. Block address (A2-A8) is latched on the falling edge of CAS.
- 4. Color-register data
- 5. Write-mask data: DQ0-DQ15 are latched on the falling edge RAS.
- 6. Column-mask data: DQi-DQi+3 (i = 0, 4, 8, 12) are latched on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later.

= don't care

Figure 12. Example of Block Writes



#### load color register (continued)



#### Legend:

- 1. Refresh address
- 2. Row address
- 3. Block address (A2-A8) is latched on the falling edge of CAS.
- 4. Color-register data
- 5. Write-mask data: DQ0-DQ15 are latched on the falling edge RAS.
- Column-mask data: DQi-DQi+3 (I = 0, 4, 8, 12) are latched on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later.



Figure 13. Example of a Persistent Block Write

#### **DRAM-to-SAM** transfer operation

During the DRAM-to-SAM transfer operation, one half of a row (256 columns) in the DRAM array is selected to be transferred to the 256-bit serial-data register. The transfer operation is invoked by bringing  $\overline{TRG}$  low and holding  $\overline{WEx}$  high on the falling edge of  $\overline{RAS}$ . The state of DSF, which is latched on the falling edge of  $\overline{RAS}$ , determines whether the full-register-transfer read operation or the split-register-transfer read operation is performed.

**Table 4. SAM Function Table** 

	RAS FALL			CAS FALL	ADDRESS		DQ0	-DQ15	MNE	
FUNCTION	CAS	TRG	WEx†	DSF	DSF	RAS	CAS	RAS	CAS WEx	CODE
Full-register-transfer read	Н	L	Н	L	х	Row Addr	Tap Point	×	х	RT
Split-register-transfer read	Н	L	Н	Н	х	Row Addr	Tap Point	×	х	SRT

<sup>†</sup> Logic L is selected when either or both WEL and WEU are low.



X = don't care

#### full-register-transfer read

A full-register-transfer read operation loads data from a selected half of a row in the DRAM into the SAM. TRG is brought low and latched at the falling edge of RAS. Nine row-address bits (A0 -A8) are also latched at the falling edge of RAS to select one of the 512 rows available for the transfer. The nine column-address bits (A0 - A8) are latched at the falling edge of CAS, where address bit A8 selects which half of the row is transferred. Address bits A0 -A7 select one of the SAM's 256 available tap points from which the serial data is read out (see Figure 14).




Figure 14. Full-Register-Transfer Read

A full-register-transfer read can be performed in three ways: early load, real-time load (or midline load), or late load. Each of these offers the flexibility of controlling the TRG trailing edge in the full-register-transfer read cycle (see Figure 15).




Figure 15. Example of Full-Register-Transfer Read Operations



#### split-register-transfer read

In the split-register-transfer read operation, the serial-data register is split into halves. The low half contains bits 0-127, and the high half contains bits 128-255. While one half is being read out of the SAM port, the other half can be loaded from the memory array.




Figure 16. Split-Register-Transfer Read

To invoke a split-register-transfer read cycle, DSF is brought high, TRG is brought low, and both are latched at the falling edge of RAS. Nine row-address bits (A0 –A8) are also latched at the falling edge of RAS to select one of the 512 rows available for the transfer. Eight of the nine column-address bits (A0 –A6 and A8) are latched at the falling edge of CAS. Column-address bit A8 selects which half of the row is to be transferred. Column-address bits A0–A6 select one of the 127 tap points in the specified half of the SAM. Column-address bit A7 is ignored, and the split-register-transfer is internally controlled to select the inactive register half.




Figure 17. Example of a Split-Register-Transfer Read Operation

A full-register-transfer read must precede the first split-register-transfer read to ensure proper operation. After the full-register-transfer read can follow immediately without any minimum SC clock requirement.

#### split-register-transfer read (continued)

QSF indicates which half of the register is being accessed during serial-access operation. When QSF is low, the serial-address pointer is accessing the lower (least significant) 128 bits of the SAM. When QSF is high, the pointer is accessing the higher (most significant) 128 bits of the SAM. QSF changes state upon completing a full-register-transfer read cycle. The tap point loaded during the current transfer cycle determines the state of QSF. QSF also changes state when a boundary between two register halves is reached.




Figure 18. Example of a Split-Register-Transfer Read After a Full-Register-Transfer Read




Figure 19. Example of Successive Split-Register-Transfer Read Operations



#### serial-read operation

The serial-read operation can be performed through the SAM port simultaneously and asynchronously with DRAM operations except during transfer operations. Serial data can be read from the SAM by clocking SC starting at the tap point loaded by the preceding transfer cycle, proceeding sequentially to the most significant bit (bit 255), and then wrapping around to the least significant bit (bit 0), as shown in Figure 20.




Figure 20. Serial Pointer Direction for Serial Read

For split-register operation, serial data can be read out from the active half of the SAM by clocking SC starting at the tap point loaded by the preceding split-register-transfer cycle. The serial pointer then proceeds sequentially to the most significant bit of the half, bit 127 or bit 255. If there is a split-register-transfer read to the inactive half during this period, the serial pointer points next to the tap point location loaded by that split-register-transfer (see Figure 21).




Figure 21. Serial Pointer for Split-Register Read - Case I

If there is no split-register-transfer read to the inactive half during this period, the serial pointer points next to the least significant bit of the inactive half (bit 128 or bit 0) (see Figure 22).




Figure 22. Serial Pointer for Split-Register Read - Case II

#### split-register programmable stop point

The TMS55166 offers programmable stop-point mode for split-register-transfer read operation. This mode can be used to improve 2-D drawing performance in a nonscanline data format.

In split-register-transfer read operation, the stop point is defined as a register location at which the serial output stops coming from one half of the SAM and switches to the opposite half of the SAM. While in stop-point mode, the SAM is divided into partitions whose length is programmed via row addresses A4–A7 in a CBR set (CBRS) cycle. The last serial-address location of each partition is the stop point (see Figure 23).




Figure 23. Example of the SAM With Partitions




### split-register programmable stop point (continued)

Stop-point mode is not active until the CBRS cycle is initiated. The CBRS operation is performed by holding  $\overline{CAS}$  and  $\overline{WEx}$  low and DSF high on the falling edge of  $\overline{RAS}$ . The falling edge of  $\overline{RAS}$  also latches row addresses A4–A7, which are used to define the SAM's partition length. The other row address inputs are don't care. Stop-point mode should be initiated after the initialization cycles have been performed (see Table 5).

MAXIMUM	A	DDRESS	AT RAS	S IN CBI	RS CYC	LE	NUMBER OF	OTOR POINT LOCATIONS			
PARTITION LENGTH	A8	A7	A6	A5	A4	A0-A3	PARTITIONS	STOP-POINT LOCATIONS			
16	×	L	L	L	L	×	16	15, 31, 47, 63, 79, 95, 111, 127, 143, 159, 175, 191, 207, 223, 239, 255			
32	Х	L	L	L	Н	X	8	31, 63, 95, 127, 159, 191, 223, 255			
64	Х	L	L	Н	Н	X	4	63, 127, 191, 255			
128 (default)	х	L	н	н	н	х	2	127, 255			

**Table 5. Programming Code for Stop-Point Mode** 

In stop-point mode, the tap point loaded during the split-register-transfer read cycle determines in which SAM partition the serial output begins and at which stop point the serial output stops coming from one half of the SAM and switches to the opposite half of the SAM (see Figure 24).






Figure 24. Example of Split-Register Operation With Programmable Stop Points

#### 256-/512-bit compatibility of split-register programmable stop point

The stop-point mode is designed to be compatible both for 256-bit SAM and 512-bit SAM devices. After the CBRS cycle is initiated, the stop-point mode becomes active. In the stop-point mode, and only in the stop-point mode, the column-address bits AY7 and AY8 are internally swapped to assure the compatibility (see Figure 25). This address-bit swap applies to the column address, and it is effective for all DRAM and transfer cycles. For example, during the split-register-transfer cycle with stop point, column-address bit AY8 is a don't care and AY7 decodes the DRAM row half for the split-register-transfer. During stop-point mode, a CBR option reset (CBR) cycle is not recommended because this ends the stop-point mode and restores address bits AY7 and AY8 to their normal functions. Consistent use of CBR cycles ensures that the TMS55166 remains in nomal mode.




Figure 25. DRAM-to-SAM Mapping, Non Stop Point Versus Stop Point

IMPORTANT: For proper device operation in the split-register stop-point mode, a CBRS cycle should be initiated right after the power-up initialization cycles have been performed.

#### power up

To achieve proper device operation, an initial pause of 200 µs is required after power up followed by a minimum of eight RAS cycles or eight CBR cycles to initialize the DRAM port. A full-register-transfer read cycle and two SC cycles are needed to initialize the SAM port.

After initialization, the internal state of the TMS55166 is as follows:

	STATE AFTER INITIALIZATION
QSF	Defined by the transfer cycle during initialization
Write mode	Nonpersistent mode
Write mask register	Undefined
Color register	Undefined
Serial-register tap point	Defined by the transfer cycle during initialization
SAM port	Output mode

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, V<sub>CC</sub> (see Note 1) -1 V to 7 V Voltage range on any pin -1 V to 7 V Short-circuit output current 50 mA Power dissipation 1.1 W Operating free-air temperature range, T<sub>A</sub> 0°C to 70°C Storage temperature range, T<sub>stq</sub> -65°C to 150°C

#### recommended operating conditions

				MIN	NOM	MAX	UNIT
Vcc	Supply voltage			4.5	5	5.5	٧
Vss	Supply voltage				0		٧
VIH	High-level input voltage	× 4		2.4		6.5	V
VIL	Low-level input voltage (see Note 2)			-1		0.8	٧
TA	Operating free-air temperature		* 4	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to Vss.

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

DADAMETED			SAM	'55166	3-60	'5516	6-70	'5516	6-80		
	PARAMETER	TEST CONDITIONS†	PORT	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
Vон	High-level output voltage	IOH = -1 mA		2.4		2.4		2.4	. "	٧	
VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA			0.4		0.4		0.4	٧	
11	Input current (leakage)	V <sub>C</sub> C = 5.5 V, V <sub>I</sub> = 0 V to 5.8 V, All other pins at 0 V to V <sub>C</sub> C			±10		±10	-	±10	μΑ	
Ю	Output current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V to V <sub>CC</sub> See Note 3			±10		±10		±10	μА	
ICC1	Operating current ‡	See Note 4	Standby		180		165		150	mA	
ICC1A	Operating current ‡	t <sub>c(SC)</sub> = MIN	Active		225		205		185	mA	
ICC2	Standby current	All clocks = V <sub>CC</sub>	Standby		5		5		5	mA	
ICC2A	Standby current	t <sub>c(SC)</sub> = MIN	Active		70		65		60	mA	
ССЗ	RAS-only refresh current	See Note 4	Standby		180		165		150	mA	
ІССЗА	RAS-only refresh current	t <sub>C</sub> (SC) = MIN, See Note 4	Active		225		205		185	mA	
ICC4	Page-mode current‡	t <sub>C(P)</sub> = MIN, See Note 5	Standby		140		140		120	mA	
ICC4A	Page-mode current‡	t <sub>C(SC)</sub> = MIN, See Note 5	Active		185		185		165	mA	
ICC5	CBR current	See Note 4	Standby		180		165		150	mA	
ICC5A	CBR current	t <sub>c(SC)</sub> = MIN, See Note 4	Active		225		205		185	mA	
ICC6	Data-transfer current	See Note 4	Standby		200		180		160	mA	
ICC6A	Data-transfer current	t <sub>c(SC)</sub> = MIN	Active		250		225		200	mA	

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

NOTES: 3. SE is disabled for SQ output leakage tests.

5. Measured with one address change while  $\overline{CAS} = V_{IH}$ 

## capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	-	6	pF
C <sub>i(RC)</sub>	Input capacitance, address strobe inputs		7	ρF
C <sub>i(W)</sub>	Input capacitance, write enable input		7	pF
C <sub>i(SC)</sub>	Input capacitance, serial clock		7	pF
C <sub>i(SE)</sub>	Input capacitance, serial enable		7	pF
C <sub>i(DSF)</sub>	Input capacitance, special function		7	pF
C <sub>i(TRG)</sub>	Input capacitance, transfer register input		7	pF
C <sub>o(O)</sub>	Output capacitance, SQ and DQ		7	pF
Co(QSF)	Output capacitance, QSF		9	pF

NOTE 6:  $V_{CC} = 5 V \pm 0.5 V$ , and the bias on pins under test is 0 V.



<sup>‡</sup> Measured with outputs open

<sup>4.</sup> Measured with one address change while  $\overline{RAS} = V_{IL} \cdot t_{c(rd)}$ ,  $t_{c(W)}$ ,  $t_{c(TRD)} = MIN$ .

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 7)

	DADAMETED	TEST	ALT.	'5516	6-60	'551€	6-70	'5516	UNIT	
	PARAMETER	CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
ta(C)	Access time from CAS	td(RLCL) = MAX	†CAC		17		20		20	ns
ta(CA)	Access time from column address	t <sub>d</sub> (RLCL) = MAX	taa		30		35		40	. ns
ta(CP)	Access time from CAS high	t <sub>d</sub> (RLCL) = MAX	<sup>t</sup> CPA		35	-	40		45	ns
ta(R)	Access time from RAS	td(RLCL) = MAX	†RAC		60		70		80	ns
ta(G)	Access time of DQ from TRG low		<sup>t</sup> OEA		15		20		20	ns
ta(SQ)	Access time of SQ from SC high	C <sub>L</sub> = 30 pF	tSCA		15		20		25	ns
ta(SE)	Access time of SQ from SE low	C <sub>L</sub> = 30 pF	tSEA .		12		15		20	ns
<sup>t</sup> dis(CH)	Disable time, random output from CAS high (see Note 8)	CL = 50 pF	<sup>t</sup> OFF	0	15	0	20	0	20	ns
<sup>t</sup> dis(RH)	Disable time, random output from RAS high (see Note 8)	C <sub>L</sub> = 50 pF		0	15	0	20	0	20	ns
<sup>t</sup> dis(G)	Disable time, random output from TRG high (see Note 8)	C <sub>L</sub> = 50 pF	tOEZ	0	15	0	20	0	20	ns
<sup>t</sup> dis(WL)	Disable time, random output from WE low (see Note 8)	C <sub>L</sub> = 30 pF	tWEZ	0	15	0	20	0	20	ns
<sup>t</sup> dis(SE)	Disable time, serial output from SE high (see Note 8)	C <sub>L</sub> = 30 pF	tSEZ	0	10	0	15	0	20	ns

<sup>†</sup> Measured with outputs open. For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

NOTES: 7. Switching times for RAM port output are measured with a load equivalent to 1 TTL load and 50 pF. Data out reference level: VOH/VOL = 2 V/0.8 V. Switching times for SAM port output are measured with a load equivalent to 1 TTL load and 30 pF. Serial data out reference level: VOH / VOL = 2 V/0.8 V.

<sup>8.</sup> tdis(CH), tdis(RH), tdis(G), tdis(WL), and tdis(SE) are specified when the output is no longer driven.

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature†

		ALT.	'551	66-60	'551	66-70	'551	66-80	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>c(rd)</sub>	Cycle time, read	tRC	110		130		150	Artis I	ns
t <sub>c(W)</sub>	Cycle time, write	twc	110		130		150		ns
tc(rdW)	Cycle time, read-modify-write	tRMW	150		175		200		ns
t <sub>c(P)</sub>	Cycle time, page-mode read, write	tPC	30		30		35		ns
tc(RDWP)	Cycle time, page-mode read-modify-write	tPRMW	80		90		100		ns
tc(TRD)	Cycle time, transfer read	tRC	110		130		150		ns
t <sub>c</sub> (SC)	Cycle time, serial clock (see Note 9)	tscc	18		22		30		ns
tw(CH)	Pulse duration, CAS high	tCPN	10		10		10		ns
tw(CL)	Pulse duration, CAS low (see Note 10)	tCAS	10	10 000	10	10 000	20	10 000	ns
tw(RH)	Pulse duration, RAS high	t <sub>RP</sub>	40		50		60		ns
<sup>t</sup> w(RL)	Pulse duration, RAS low (see Note 11)	t <sub>RAS</sub>	60	10 000	70	10 000	80	10 000	ns
tw(WL)	Pulse duration, WEx low	tWP	10		10		15		ns
tw(TRG)	Pulse duration, TRG low	1	15		20		20		ns
tw(SCH)	Pulse duration, SC high (see Note 9)	tsc	5		8		10		ns
tw(SCL)	Pulse duration, SC low (see Note 9)	tSCP	5		8		10		ns
tw(GH)	Pulse duration, TRG high	tTP	20		20		20		ns
tw(RL)P	Pulse duration, RAS low (page mode)	tRASP	60	100 000	70	100 000	80	100 000	ns
t <sub>su(CA)</sub>	Setup time, column address before CAS low	tASC	0		0		0		ns
t <sub>su(SFC)</sub>	Setup time, DSF before CAS low	tFSC	0		0		0		ns
t <sub>su(RA)</sub>	Setup time, row address before RAS low	tASR	0		0		0		ns
tsu(WMR)	Setup time, WEx before RAS low	twsn	0		0		0		ns
t <sub>su</sub> (DQR)	Setup time, DQ before RAS low	tMS	0		0		0		ns
tsu(TRG)	Setup time, TRG high before RAS low	tTHS	0		0		0		ns
<sup>t</sup> su(SFR)	Setup time, DSF low before RAS low	tFSR	0		0		0		ns
<sup>t</sup> su(DCL)	Setup time, data valid before CAS low	tosc	0		0		0,		ns
<sup>t</sup> su(DWL)	Setup time, data valid before WEx low	tosw	0		0		0		ns
<sup>t</sup> su(rd)	Setup time, read command, WEx high before CAS low	tRCS	0		0		0		ns
t <sub>su(WCL)</sub>	Setup time, early write command, WEx low before CAS low	twcs	0		0		0		ns
tsu(WCH)	Setup time, WEx low before CAS high, write	tcwL	15		15		20		ns
t <sub>su</sub> (WRH)	Setup time, WEx low before RAS high, write	tRWL	15		. 15		20		ns
th(CLCA)	Hold time, column address after CAS low	†CAH	10		10		15		ns
th(SFC)	Hold time, DSF after CAS low	tCFH	10		10		15		ns

<sup>†</sup> Timing measurements are referenced to VIL max and VIH min.

NOTES: 9. Cycle time assumes  $t_t = 3$  ns.

<sup>10.</sup> In a read-modify-write cycle, t<sub>d(CLWL)</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require

additional CAS low time [tw(CL)].

11. In a read-modify-write cycle, td(RLWL) and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time [tw(RL)].

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)†

			ALT.	'5516	6-60	'5516	6-70	'5516	6-80	UNIT
			SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> h(RA)	Hold time, row address after RAS low		t <sub>RAH</sub>	10		10		10		ns
th(TRG)	Hold time, TRG after RAS low		тнн	10		10		10		ns
th(RWM)	Hold time, write mask after RAS low		tRWH	10		10		10		ns
th(RDQ)	Hold time, DQ after RAS low (write-ma	sk operation)	tMH	10		10		10		ns
th(SFR)	Hold time, DSF after RAS low		tRFH	10		10		10		ns
th(RLCA)	Hold time, column address valid after F (see Note 12)	RAS low	t <sub>AR</sub>	30		30		35		ns
th(CLD)	Hold time, data valid after CAS low		t <sub>DH</sub>	15		15		15		ns
th(RLD)	Hold time, data valid after RAS low (see	e Note 12)	t <sub>DHR</sub>	35		35		35		ns
th(WLD)	Hold time, data valid after WEx low		t <sub>DH</sub>	15		15		15		ns
<sup>t</sup> h(CHrd)	Hold time, read, WEx high after CAS hi (see Note 13)	gh	<sup>t</sup> RCH	0		0		0		ns
<sup>t</sup> h(RHrd)	Hold time, read, WEx high after RAS hi (see Note 13)	gh	tRRH	0		0		0		ns
th(CLW)	Hold time, write, WEx low after CAS low	N	tWCH	- 10		15		15		ns
th(RLW)	Hold time, write, WEx low after RAS low	w (see Note 12)	twcr	30		35		35		ns
th(WLG)	Hold time, TRG high after WEx low (se-	e Note 14)	<sup>t</sup> OEH	10		10		10		ns
th(SHSQ)	Hold time, SQ after SC high		tson	4		5		5		ns
th(RSF)	Hold time, DSF after RAS low		t <sub>FHR</sub>	30		30		35		ns
th(CLQ)	Hold time, output valid after CAS low		tDHC	4		5		5		ns
•	Dalamatina DAO lamas OAO biah		tCSH	53		60		80		ne
td(RLCH)	Delay time, RAS low to CAS high	See Note 15	tCHR	10		10		15		ns
td(CHRL)	Delay time, CAS high to RAS low		t <sub>CRP</sub>	0		0		0		ns
td(CLRH)	Delay time, CAS low to RAS high		tRSH	17		20		20		ns
td(CLWL)	Delay time, CAS low to WEx low (see Notes 16 and 17)	7 ×	tCWD	37		45		45		ns
td(RLCL)	Delay time, RAS low to CAS low (see N	Note 18)	tRCD	20	43	20	50	20	60	ns
td(CARH)	Delay time, column address valid to RA	S high	tRAL	30		35		40		ns
td(CACH)	Delay time, column address valid to CA	S high	<sup>t</sup> CAL	30		35		40		ns
<sup>t</sup> d(RLWL)	Delay time, RAS low to WEx low (see N	Note 16)	tRWD	80		95		105		ns
td(CAWL)	Delay time, column address valid to $\overline{\text{WE}}$ (see Note 16)	Ex low	tAWD	50		60		65		ns
td(CLRL)	Delay time, CAS low to RAS low (see N	lote 15)	tCSR	0		0		0		ns
td(RHCL)	Delay time, RAS high to CAS low (see	Note 15)	tRPC	0		0		0	7	ns
td(CLGH)	Delay time, CAS low to TRG high for DR	RAM read cycles		17		20		20	1.1	ns
td(GHD)	Delay time, TRG high before data appli	<del></del>	<sup>t</sup> OED	10		15		15		ns

Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

NOTES: 12. The minimum value is measured when t<sub>d</sub>(RLCL) is set to t<sub>d</sub>(RLCL) min as a reference.

13. Either t<sub>h</sub>(RHrd) or t<sub>h</sub>(CHrd) must be satisfied for a read cycle.

14. Output-enable-controlled write. Output remains in the high-impedance state for the entire cycle.

15. CAS-before-RAS refresh operation only

16. Read-modify-write operation only

17. TRG must disable the output buffers prior to applying data to the DQ pins.

18. The maximum value is specified only to assure RAS access time.



## timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) $\!\!\!\!^{\dagger}$

		ALT.	'5516	6-60	'5516	6-70	'55166-80		UNIT	
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII	
<sup>t</sup> d(RLTH)	Delay time, RAS low to TRG high (see Note 19)	tRTH	50	1. 7.	55		60		ns	
<sup>t</sup> d(RLSH)	Delay time, RAS low to first SC high after TRG high (see Note 19)	tRSD	65		70		80		ns	
td(RLCA)	Delay time, RAS low to column address valid	tRAD	15	30	15	35	15	40	ns	
td(GLRH)	Delay time, TRG low to RAS high	tROH	10		15		15	2.1	ns	
td(CLSH)	Delay time, CAS low to first SC high after TRG high (see Note 20)	tCSD	20		20		25		ns	
td(SCTR)	Delay time, SC high to TRG high (see Notes 19 and 20)	tTSL	5		5		5		ns	
td(THRH)	Delay time, TRG high to RAS high (see Note 19)	tTRD	-10		-10		-10		ns	
<sup>t</sup> d(THRL)	Delay time, TRG high to RAS low (see Note 21)	tTRP	40		50		60		ns	
td(THSC)	Delay time, TRG high to SC high (see Note 19)	tTSD	10		10		15		ns	
<sup>t</sup> d(RHMS)	Delay time, RAS high to last (most significant) rising edge of SC before boundary switch during split-register-transfer read cycles		15		20		20		ns	
td(CLTH)	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{TRG}}$ high in real-time transfer read cycles	tстн	15		15		15		ns	
td(CASH)	Delay time, column address to first SC in early-load transfer read cycles	<sup>t</sup> ASD	25		25		30		ns	
td(CAGH)	Delay time, column address to $\overline{\mbox{TRG}}$ high in real-time transfer read cycles	tATH	20		20		20		ns	
td(DCL)	Delay time, data to CAS low	tDZC	0		0		0		ns	
td(DGL)	Delay time, data to TRG low	tozo	0		0		0		ns	
<sup>t</sup> d(MSRL)	Delay time, last (most significant) rising edge of SC to RAS low before boundary switch during split-transfer read cycles		15		20		20		ns	
td(SCQSF)	Delay time, last (127 or 255) rising edge of SC to QSF switching at the boundary during split-register-transfer read cycles (see Note 2222)	tsQD		20		25		30	ns	
td(CLQSF)	Delay time, CAS low to QSF switching in transfer read cycles (see Note 2222)	tCQD	#1 	25		30		35	ns	
<sup>t</sup> d(GHQSF)	Delay time, TRG high to QSF switching in transfer read cycles (see Note 2222)	tταρ		20		25	:	30	ns	
t <sub>d</sub> (RLQSF)	Delay time, RAS low to QSF switching in transfer read cycles (see Note 2222)	<sup>t</sup> RQD		65		70		75	ns	
t <sub>rf(MA)</sub>	Refresh time interval, memory	tREF		8		8		8	ms	
tt	Transition time	t <sub>T</sub>	3	50	. 3	50	3	50	ns	

<sup>†</sup> Timing measurements are referenced to VIL max and VIH min.

- 20. Early-load transfer read cycle only
- 21. Full-register (read) transfer cycles only
- Switching times for QSF output are measured with a load equivalent to 1 TTL load and 30 pF and output reference level is VOH / VOL = 2 V/0.8 V.

NOTES: 19. Real-time load transfer read or late-load transfer read cycle only




Figure 26. Read-Cycle Timing With CAS-Controlled Output






Figure 27. Read-Cycle Timing With RAS-Controlled Output




Figure 28. Early-Write-Cycle Timing

Table 6. Early-Write-Cycle State Table

CYCLE	STATE							
TOLE VALUE OF THE CONTRACT OF	1	2	3					
Write operation (nonmasked)	Н	Don't care	Valid data					
Write operation with nonpersistent write-per-bit	. L	Write mask	Valid data					
Write operation with persistent write-per-bit	L	Don't care	Valid data					







Figure 29. Late-Write-Cycle Timing (Output-Enable-Controlled Write)

Table 7. Late-Write-Cycle State Table


CYCLE		STATE	
CTOLE	1	2	3
Write operation (nonmasked)	н	Don't care	Valid data
Write operation with nonpersistent write-per-bit	r de Mar Leit de la	Write mask	Valid data
Write operation with persistent write-per-bit	L	Don't care	Valid data





<sup>†</sup> Load-write-mask-register cycle will put the device into the persistent write-per-bit mode.

Figure 30. Load-Write-Mask-Register-Cycle Timing (Early-Write Load)



<sup>†</sup> Load-write-mask-register cycle will put the device into the persistent write-per-bit mode.

Figure 31. Load-Write-Mask-Register-Cycle Timing (Late-Write Load)




Figure 32. Read-Write/Read-Modify-Write-Cycle Timing

Table 8. Read-Write/Read-Modify-Write-Cycle State Table

CYCLE	STATE			
CTOLE	1	2	3	
Write operation (nonmasked)	н	Don't care	Valid data	
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data	
Write operation with persistent write-per-bit	L	Don't care	Valid data	







Figure 33. Enhanced-Page-Mode Read-Cycle Timing

<sup>†</sup> Access time is  $t_{a(CP)}$  or  $t_{a(CA)}$  dependent.

‡ Output can go from the high-impedance state to an invalid data state prior to the specified access time.

NOTE A: A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper polarity of DSF is selected on the falling edge of RAS and CAS to select the desired write mode (normal, block write, etc.).



† Referenced to the first falling edge of WEx or the falling edge of CAS, whichever occurs later

NOTE A: A read cycle or a read-modify-write cycle can be intermixed with write cycles, observing read and read-modify-write timing specifications. To assure page-mode cycle time, TRG must remain high throughout the entire page-mode operation if the late write feature is used. If the early-write-cycle timing is used, the state of TRG is a don't care after the minimum period th(TRG) from the falling edge of RAS.


Figure 34. Enhanced-Page-Mode Write-Cycle Timing

Table 9. Enhanced-Page-Mode Write-Cycle State Table

CYCLE	STATE					
	1	2	3	4	5	
Write operation (nonmasked)	L	L	Н	Don't care	Valid data	
Write operation with nonpersistent write-per-bit	L	L	L	Write mask	Valid data	
Write operation with persistent write-per-bit	L	L	L	Don't care	Valid data	
	н	L	н	Don't care	Write mask	

Load-write-mask-register cycle will set the device to the persistent write-per-bit mode. Column address at the falling edge of CAS is a don't care during this cycle.





† Output can go from the high-impedance state to an invalid data state prior to the specified access time.

NOTE A: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

Figure 35. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing Table 10. Enhanced Page-Mode Read-Modify-Write-Cycle State Table

CYCLE	STATE				
CYCLE	1	2	3	4	5
Write operation (nonmasked)	L	L	Н	Don't care	Valid data
Write operation with nonpersistent write-per-bit	L	L	L	Write mask	Valid data
Write operation with persistent write-per-bit	L	L	L	Don't care	Valid data
<u>Load-write-mask register on either the first falling edge of WEx or the falling edge of CAS</u> , whichever occurs later.‡	Н	L	Н	Don't care	Write mask

Load-write-mask-register cycle will set the device to the persistent write-per-bit mode. Column address at the falling edge of CAS is a don't care during this cycle.






Figure 36. Enhanced-Page-Mode Read/Write-Cycle Timing

 $<sup>^{\</sup>dagger}$  Access time is  $t_{a(CA)}$  dependent.  $^{\ddagger}$  Output can go from the high-impedance state to an invalid-data state prior to the specified access time.




Figure 37. Load-Color-Register-Cycle Timing (Early-Write Load)






Figure 38. Load-Color-Register-Cycle Timing (Late-Write Load)



#### PARAMETER MEASUREMENT INFORMATION tc(W) tw(RL) RAS tw(RH) td(RLCH) **←** t<sub>t</sub> td(CLRH) td(RLCL) td(CHRL) → td(CHRL) tw(CL) CAS td(RLCA) th(CLCA) tw(CH) th(RLCA) td(RLCA) td(CARH) <sup>t</sup>su(RA) → | td(CACH) th(RA) tsu(CA) 8A-0A td(RSF) **Block Address** tsu(SFR) tsu(SFC) th(SFR) th(SFC) DSF th(TRG) tsu(TRG) → TRG tsu(WCH) th(RWM) tsu(WRH) tsu(WMR) tsu(WCL) th(CLW) th(RLW) tw(WL) WEX th(RLD) tsu(DCL) tsu(DQR) → th(CLD) th(RDQ) **DQ0-DQ15** 3

Figure 39. Block-Write-Cycle Timing (Early Write)

Table 11. Block-Write-Cycle State Table

CYCLE		STATE			
	1	2	3		
Block-write operation (nonmasked)	Н	Don't care	Column mask		
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask		
Block-write operation with persistent write-per-bit	L	Don't care	Column mask		

Write-mask data

0: I/O write disable

1: I/O write enable

Column-mask data DQi - DQi + 3

0: column write disable

(i = 0, 4, 8, 12) 1: column write enable

Example:

DQ0 -- column 0 (address A1 = 0, A0 = 0)

DQ1 — column 1 (address A1 = 0, A0 = 1)

DQ2 — column 2 (address A1 = 1, A0 = 0) DQ3 — column 3 (address A1 = 1, A0 = 1)



#### tc(W) tw(RL) RAS w(RH) td(RLCH) - te td(CLRH) td(RLCL) ⊢ td(CHRL) ─► td(CHRL) → tw(CL) CAS w(CH) td(RLCA) td(CACH) th(RLCA) td(CARH) th(RA) tsu(CA) tsu(RA) → th(CLCA) Row A0-A8 th(RSF) **Block Address** A2-A8 tsu(SFR) → | tsu(SFC) th(SFR) th(SFC) DSF tsu(TRG) TRG th(CLW) tsu(WCH) td(GHD) th(RLW) tsu(WRH) t<sub>su(WMR)</sub>

PARAMETER MEASUREMENT INFORMATION

Figure 40. Block-Write-Cycle Timing (Late Write)

tsu(DWL)

th(RLD)

Table 12. Block-Write-Cycle State Table

CYCLE		STATE			
	1	2	3		
Block-write operation (nonmasked)	н	Don't care	Column mask		
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask		
Block-write operation with persistent write-per-bit	L	Don't care	Column mask		

Write-mask data

0: I/O write disable 1: I/O write enable

Column-mask data DQi - DQi + 3

WEx

DQ0-DQ15

(i = 0, 4, 8, 12)

0: column write disable

1: column write enable

H- th(RWM)

t<sub>su(DQR)</sub>

2

- th(RDQ)

Example:

th(WLG)

tw(WL)

- th(WLD)

3


DQ0 - column 0 (address A1 = 0, A0 = 0)

DQ1 - column 1 (address A1 = 0, A0 = 1)

DQ2 - column 2 (address A1 = 1, A0 = 0)

DQ3 — column 3 (address A1 = 1, A0 = 1)





<sup>†</sup> Referenced to the first falling edge of WEx or the falling edge of CAS, whichever occurs later

NOTE A: To assure page-mode cycle time, TRG must remain high throughout the entire page-mode operation if the late write feature is used. If the early write cycle timing is used, the state of TRG is a don't care after the minimum period that the falling edge of RAS.

Figure 41. Enhanced-Page-Mode Block-Write-Cycle Timing

Table 13. Enhanced-Page-Mode Block-Write-Cycle State Table

CYCLE		STATE			
	1	2	3		
Block-write operation (nonmasked)	Н	Don't care	Column mask		
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask		
Block-write operation with persistent write-per-bit	L	Don't care	Column mask		

Write-mask data 0: I/O write disable Column-mask data DQi - DQi + 3

1: I/O write enable (i = 0, 4, 8, 12)

0: column write disable

1: column write enable

Example:

DQ0 - column 0 (address A1 = 0, A0 = 0)

DQ1 - column 1 (address A1 = 0, A0 = 1)

DQ2 - column 2 (address A1 = 1, A0 = 0)

DQ3 - column 3 (address A1 = 1, A0 = 1)






Figure 42. RAS-Only Refresh-Cycle Timing




Figure 43. CBR-Refresh-Cycle Timing

Table 14. CBR-Cycle State Table

		STATE			
CYCLE	1	2	3		
CBR refresh with option reset	Don't care	L	Н		
CBR refresh with no reset	Don't care	Н	Н		
CBR refresh with stop point set and no reset	Stop address	Н	L		





Figure 44. Hidden-Refresh-Cycle Timing

Table 15. Hidden-Refresh-Cycle State Table

CYCLE	STATE			
CTOLE CONTRACTOR OF THE CONTRA	1	2	3	
CBR refresh with option reset	Don't care	L	H	
CBR refresh with no reset	Don't care	H = 1	Н	
CBR refresh with stop point set and no option reset	Stop address	Н	L	






NOTES: A. DQ outputs remain in the high-impedance state for the entire memory-to-data-register-transfer cycle. The memory-to-data-register-transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.

- C. A0-A7: register tap point; A8: which half of the transferred row
- D. Early-load operation is defined as  $t_h(TRG)$  min  $< t_h(TRG) < t_d(RLTH)$  min.

Figure 45. Full-Register-Transfer Read Timing, Early-Load Operations



B. Once data is transferred into the data registers, the SAM is in the serial-read mode (i.e., SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit to read from the data register after TRG has gone high must be activated by a positive transition of SC.




NOTES: A. DQ outputs remain in the high-impedance state for the entire memory-to-data-register-transfer cycle. The memory to data register-transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.

- B. Once data is transferred into the data registers, the SAM is in the serial-read mode (i.e., SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit to read from the data register after TRG has gone high must be activated by a positive transition of SC.
- C. A0-A7: register tap point; A8: identifies the DRAM half of the row
- D. Late load operation is defined as td(THRH) < 0 ns.

Figure 46. Full-Register-Transfer Read Timing, Real-Time Load Operation/Late-Load Operation






NOTE A: A0-A6: tap point of the given half; A7: don't care; A8: identifies the DRAM half of the row

Figure 47. Split-Register-Transfer Read Timing






NOTE A: While reading data through the serial-data register, TRG is a don't care, except TRG must be held high when RAS goes low. This is to avoid the initiation of a register-data transfer operation.

Figure 48. Serial-Read Timing ( $\overline{SE} = V_{IL}$ )

# PARAMETER MEASUREMENT INFORMATION




NOTE A: While reading data through the serial-data register, TRG is a don't care except TRG must be held high when RAS goes low. This is to avoid the initiation of a register-data transfer operation.

Figure 49. Serial-Read Timing (SE-Controlled Read)

#### SMVS166B - OCTOBER 1993 - REVISED JUNE 1995

#### PARAMETER MEASUREMENT INFORMATION




- NOTES: A. In order to achieve proper split-register operation, a full-register-transfer read should be performed before the first split-register-transfer cycle. This is necessary to initialize the data register and the starting tap location. First serial access can then begin either after the full-register-transfer read cycle (CASE I), during the first split-register-transfer cycle (CASE II), or even after the first split-register-transfer cycle (CASE III). There is no minimum requirement of SC clock between the full-register-transfer read cycle and the first split-register cycle.
  - B. A split-register-transfer into the inactive half is not allowed until t<sub>d(MSRL)</sub> is met. t<sub>d(MSRL)</sub> is the minimum delay time between the rising edge of the serial clock of the last bit (bit 127 or 255) and the falling edge of RAS of the split-register-transfer cycle into the inactive half. After the t<sub>d(MSRL)</sub> is met, the split-register-transfer into the inactive half must also satisfy the minimum t<sub>d(RHMS)</sub> requirement. t<sub>d(RHMS)</sub> is the minimum delay time between the rising edge of RAS of the split-register-transfer cycle into the inactive half and the rising edge of the serial clock of the last bit (bit 127 or 255).

Figure 50. Split-Register Operating Sequence



# device symbolization



General Information	1
Selection Guide	2
Definition of Terms	3
DRAMs	4
SDRAM/VRAMs	5
SIMMS	6
EPROMs/OTP PROMs/Flash EEPROMs	7
Military Products	8
Military Products  Mechanical Data	9
Mechanical Data	9

# **Contents**

CHAPTER 6.	SINGLE-IN-	LINE MEMORY MODULES (SIMMS)	
TM4100GAD8	4 Mbyte	(4096K x 8) Single-Sided (Solder-tabbed)	6-3
TM497GU8	4 Mbyte	(4096K × 8) Single-Sided (Solder-tabbed)	6-9
TM4100EAD9	4 Mbyte	(4096K × 9) Single-Sided (Solder-tabbed)	3-15
TM497EU9	4 Mbyte	(4096K × 9) Single-Sided (Solder-tabbed)	3-23
TM124BBK32	4 Mbyte	(1024K × 32) Single-Sided (Gold-tabbed)	3-29
TM124BBK32S	4 Mbyte	(1024K × 32) Single-Sided (Solder-tabbed)	3-29
TM248CBK32	8 Mbyte	(2048K × 32) Double-Sided (Gold-tabbed)	3-29
TM248CBK32S	8 Mbyte	(2048K × 32) Double-Sided (Solder-tabbed)	3-29
TM124BBK32F	4 Mbyte	(1024K x 32) Single-Sided (Gold-tabbed)	3-39
TM124BBK32U	4 Mbyte	(1 024K × 32) Single-Sided (Solder-tabbed) 6	3-39
TM248CBK32F	8 Mbyte	(2048K × 32) Double-Sided (Gold-tabbed)	3-39
TM248CBK32U	8 Mbyte	(2048K x 32) Double-Sided (Solder-tabbed)	3-39
TM497BBK32	16 Mbyte	(4096K x 32) Single-Sided (Gold-tabbed) 6	3-47
TM497BBK32S	16 Mbyte	(4096K × 32) Single-Sided (Solder-tabbed) 6	3-47
TM893CBK32	32 Mbyte	(8192K × 32) Double-Sided (Gold-tabbed) 6	3-55
TM893CBK32S	32 Mbyte	(8192K × 32) Double-Sided (Solder-tabbed) 6	3-55
TM124MBK36B	4 Mbyte	(1024K × 36) Single-Sided (Gold-tabbed)	3-63
TM124MBK36R	4 Mbyte	(1024K x 36) Single-Sided (Solder-tabbed) 6	3-63
TM248NBK36B	8 Mbyte	(2048K × 36) Double-Sided (Gold-tabbed) 6	3-63
TM248NBK36R	8 Mbyte	(2048K x 36) Double-Sided (Solder-tabbed) 6	3-63
TM124MBK36F	4 Mbyte	(1 024K × 36) Single-Sided (Gold-tabbed) 6	3-73
TM124MBK36U	4 Mbyte	(1024K × 36) Single-Sided (Solder-tabbed) 6	3-73
TM248NBK36F	8 Mbyte	(2048K x 36) Double-Sided (Gold-tabbed) 6	3-73
TM248NBK36U	8 Mbyte	(2048K × 36) Double-Sided (Solder-tabbed) 6	3-73
TM124MBK36C	4 Mbyte	(1024K x 36) Single-Sided (Gold-tabbed)	3-81
TM124MBK36S	4 Mbyte	(1024K × 36) Single-Sided (Solder-tabbed) 6	3-81
TM248NBK36C	8 Mbyte	(2048K x 36) Double-Sided (Gold-tabbed)	3-81
TM248NBK36S	8 Mbyte	(2048K x 36) Double-Sided (Solder-tabbed) 6	3-81
TM124MBK36G	4 Mbyte	(1 024K x 36) Single-Sided (Gold-tabbed) 6	3-91
TM124MBK36V	4 Mbyte	(1024K × 36) Single-Sided (Solder-tabbed) 6	3-91
TM248NBK36G	8 Mbyte	(2048K × 36) Double-Sided (Gold-tabbed) 6	3-91
TM248NBK36V	8 Mbyte	(2048K × 36) Double-Sided (Solder-tabbed) 6	3-91
TM497MBK36A	16 Mbyte	(4096K × 36) Double-Sided (Gold-tabbed) 6	3-99
TM497MBK36Q	16 Mbyte	(4096K × 36) Double-Sided (Solder-tabbed) 6	3-99
TM497MBM36A	16 Mbyte	(4096K × 36) Single-Sided (Gold-tabbed) 6-	107
TM497MBM36Q	16 Mbyte	(4096K × 36) Single-Sided (Solder-tabbed) 6-	107
TM893NBM36A	32 Mbyte	(8192K × 36) Double-Sided (Gold-tabbed) 6-	
TM893NBM36Q	32 Mbyte	(8192K x 36) Double-Sided (Solder-tabbed) 6-	107



- Organization ... 4194304 × 8
- Single 5-V Power Supply (±10% Tolerance)
- 30-Pin Single In-Line Memory Module (SIMM) for Use With Sockets
- Utilizes Eight 4-Megabit DRAMs in Plastic Small-Outline J-Lead Packages (SOJs)
- Long Refresh Period
   16 ms (1024 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Performance Ranges:

	ACCESS	ACCESS	READ	
	TIME	TIME	TIME	OR
	t <sub>RAC</sub>	tAA	tCAC	WRITE
				CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'4100GAD8-60	60 ns	30 ns	15 ns	110 ns
'4100GAD8-70	70 ns	35 ns	18 ns	130 ns
'4100GAD8-80	80 ns	40 ns	20 ns	150 ns

- Common CAS Control for Eight Common Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature Range 0°C to 70°C

# description


The TM4100GAD8 is a dynamic random-access memory (DRAM) module organized as 4194304 × 8 bits in a 30-pin leadless single in-line memory module (SIMM).

The SIMM is composed of eight TMS44100DJ 4194304 × 1-bit DRAMs in 20/26-lead plastic small-outline J-lead packages (SOJ) mounted on a substrate with decoupling capacitors.

The TM4100GAD8 is available in the AD single-sided, leadless module for use with sockets.

The TM4100GAD8 is characterized for operation from 0°C to 70°C.

### SINGLE IN-LINE MODULE (TOP VIEW)



PIN	NOMENCLATURE
A0-A10	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
NC	No Internal Connection
RAS	Row-Address Strobe
Vcc	5-V Supply
Vss	Ground
₩ ¯	Write Enable

## operation

The TM4100GAD8 operates as eight TMS44100DJs connected as shown in the functional block diagram. Refer to the TMS44100 data sheet for details of its operation. The common I/O feature of the TM4100GAD8 dictates the use of early-write cycles to prevent contention on D and Q.



SMMS508C - MARCH 1992 - REVISED JUNE 1995


# single in-line memory module and components

PC substrate: 1,27 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for socketable devices: Nickel plate and solder plate over copper

# functional block diagram



# TM4100GAD8 4194304 BY 8-BIT DRAM MODULE

SMMS508C - MARCH 1992 - REVISED JUNE 1995

absolute maximum ratings over operating free-air temperature range (unless othe	rwise noted)†
Supply voltage range on any pin (see Note 1)	– 1 V to 7 V
Supply voltage range on V <sub>CC</sub>	
Short-circuit output current	
Power dissipation	8 W
Operating free-air temperature range, TA	0°C to 70°C
Storage temperature range	
† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are s functional operation of the device at these or any other conditions beyond those indicated under "recommended operation plied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.	

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	٧
TA	Operating free-air temperature	. 0		70	င

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic voltage levels only.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEGT GOUDITIONS	'4100GAD8-60		'4100GA	D8-70	'4100GAD8-80		UNIT
		TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4	. 1	0.4		0.4	٧
lį	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All other pins = 0 V to V <sub>CC</sub>		±10		±10	1949 1000	±10	μА
ō	Output current (leakage)	VO = 0 V to VCC, VCC = 5.5 V,		±10		±10		±10	μА
lcc1	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		840	1.	720		640	mA
	Chandles assured	V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high,		16		16		16	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high		8		8		8	mA
ICC3	Average refresh current (RAS only or CBR‡) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR <sup>‡</sup> )		840		720		640	mA
ICC4	Average page current (see Note 4)	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = minimum,  RAS low,  CAS cycling		720		640		560	mA

<sup>‡</sup> CAS-before-RAS (CBR) refresh

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 



NOTE 1: All voltage values are with respect to VSS.

<sup>4.</sup> Measured with a maximum of one address change while CAS = VIH

# TM4100GAD8 4194304 BY 8-BIT DRAM MODULE

SMMS508C - MARCH 1992 - REVISED JUNE 1995

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A10		40	pF
C <sub>i(RC)</sub>	Input capacitance, CAS and RAS		56	pF
C <sub>i(W)</sub>	Input capacitance, $\overline{W}$		56	pF
СО	Output capacitance (pins DQ1-DQ8)		12	pF

NOTE 5:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  and the bias on the pin under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER			'4100GAD8-70		'4100GAD8-80		UNIT
				MIN	MAX	MIN	MAX	UNII
tAA	Access time from column address		30		35		40	ns
†CAC	Access time from CAS low		15		18		20	ns
t <sub>CPA</sub>	Access time from column precharge		35		40		45	ns
tRAC	Access time from RAS low		60		70		80	ns
tCLZ	CAS to output in low impedance	0	-	0		0		ns
<sup>t</sup> OFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: topp is specified when the output is no longer driven.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'4100GA	AD8-60	'4100G/	AD8-70	'4100GA	AD8-80	LIAUT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>RC</sub>	Cycle time, random read or write (see Note 7)	110		130		150		ns
tPC	Cycle time, page-mode read or write (see Note 8)	40		45		50		ns
tCHR	Delay time, RAS low to CAS high (CBR refresh only)	15		15		20		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		ns
tCSH	Delay time, RAS low to CAS high	60		· 70		80		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	10		10		10		ns
<sup>t</sup> RAD	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns
†RAL	Delay time, column address to RAS high	30		35		40		ns
<sup>t</sup> CAL	Delay time, column address to CAS high	30		35		40		ns
tRCD	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	20	60	ns
tRPC	Delay time, RAS high to CAS low	0		0		. 0	-	ns
trsh	Delay time, CAS low to RAS high	15		18		20		ns
tCAH	Hold time, column address after CAS low	10		15		15		ns
tDHR	Hold time, data after RAS low (see Note 9)	50		55		60		ns
t <sub>DH</sub>	Hold time, data	10		15		15		ns
t <sub>AR</sub>	Hold time, column address after RAS low (see Note 9)	50		55		60		ns

NOTES: 7. All cycle times assume  $t_T = 5$  ns.

8. To assure tpc min, tASC should be ≥ tcp.

9. The minimum value is measured when t<sub>RCD</sub> is set to t<sub>RCD</sub> min as a reference.

10. The maximum value is specified only to assure access time.



SMMS508C - MARCH 1992 - REVISED JUNE 1995


# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'41000	3AD8-60	'41000	AD8-70	'41000	AD8-80	UINT
		MIN	MAX	MIN	MAX	MIN	MAX	UINI
<sup>t</sup> RAH	Hold time, row address after RAS low	10		10		10		ns
t <sub>RCH</sub>	Hold time, W high after CAS high (see Note 11)	0		0		0		ns
<sup>t</sup> RRH	Hold time, W high after RAS high (see Note 11)	0		0		0		ns
tWCH	Hold time, write after CAS low	15		15		15		ns
tWCR	Hold time, $\overline{W}$ low after $\overline{RAS}$ low (see Note 9)	50		55		60		ns
twr	Hold time, W high after RAS low (CBR refresh only)	10		10		10		ns
tWTH	Hold time, W low (test mode only)	10		10		10		ns
tRASP	Pulse duration, page mode, RAS low	60	100 000	70	100 000	. 80	100 000	ns
tRAS	Pulse duration, nonpage mode, RAS low	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
tWP	Pulse duration, write	15		15		15		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
tASR	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data before CAS low	0		0		0		ns
tRCS	Setup time, W high before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	15		18		20		ns
tRWL	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, W low before CAS low	0		0		0		ns
tWRP	Setup time, W high before RAS low (CBR refresh only)	10		10		10		ns
twrs	Setup time, W low (test mode only)	10		10		. 10		ns
t <sub>TAA</sub>	Access time from address (test mode)	35		40		45		ns
<sup>t</sup> TCPA	Access time from column precharge (test mode)	40		45		50		ns
t <sub>TRAC</sub>	Access time from RAS (test mode)	65		75		85		ns
t <sub>REF</sub>	Refresh time interval		16		16		16	ms
tγ	Transition time	2	50	2	50	2	50	ns

NOTES: 9: The minimum value is measured when t<sub>RCD</sub> is set to t<sub>RCD</sub> min as a reference.

11. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.

# device symbolization



YY = Year Code MM = Month Code

T = Assembly Site Code

-SS = Speed

NOTE A: The location of symbolization may vary.



# TM4100GAD8 4194304 BY 8-BIT DRAM MODULE

SMMS508C - MARCH 1992 - REVISED JUNE 1995



SMMS498A- APRIL 1994 - REVISED JUNE 1995

- Organization . . . 4194304 × 8
- Single 5-V Power Supply (±10% Tolerance)
- 30-Pin Single-In-Line Memory Module (SIMM) for Use With Sockets
- Utilizes Two 16-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead (SOJ)
   Packages
- Long Refresh Period
   32 ms (2048 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Performance Ranges:

	ACCESS TIME	ACCESS TIME	ACCESS TIME	READ OR WRITE
	tRAC (MAX)	t <sub>AA</sub> (MAX)	tCAC (MAX)	CYCLE (MIN)
'497GU8-60	60 ns	30 ns	15 ns	110 ns
'497GU8-70	70 ns	35 ns	18 ns	130 ns
'497GU8-80	80 ns	40 ns	20 ns	150 ns

- Common CAS Control for Eight Common Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature Range 0°C to 70°C
- Enhanced Page-Mode Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh


### description

The TM497GU8 is a 4M-byte dynamic random-access memory module organized as 4194304 × 8 bits in a 30-pin leadless single-in-line memory module (SIMM).

The SIMM is composed of two TMS417400DJ, 4194304 × 4-bit dynamic RAMs in 24/26-lead plastic small-outline J-lead (SOJ) packages mounted on a substrate with decoupling capacitors.

The TM497GU8 is available in the U single-sided, leadless module for use with sockets and is characterized for operation from 0°C to 70°C.

### U SINGLE-IN-LINE PACKAGE (TOP VIEW)



PIN N	IOMENCLATURE
A0-A10	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
NC	No Internal Connection
RAS	Row-Address Strobe
Vcc	5-V Supply
VSS	Ground
$\overline{w}$	Write Enable

### operation

The TM497GU8 operates as two TMS417400DJs connected as shown in the functional block diagram. Refer to the TMS417400 data sheet for details of its operation. The common I/O feature of the TM497GU8 dictates the use of early-write cycles to prevent contention on D and Q.

# power up

To achieve proper operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after full V<sub>CC</sub> level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only orCBR) cycle.


### single-in-line memory module and components

PC substrate: 1,27 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for socketable devices: Nickel plate and solder plate over copper

### functional block diagram





SMMS498A-APRIL 1994 - REVISED JUNE 1995

absolute maximum ratings over	operating free-air temperature range	(unless otherwise noted) <sup>†</sup>
Occambia colleges services 17		4 \ / 4 = 7 \ /

 Supply voltage range, V<sub>CC</sub>
 - 1 V to 7 V

 Voltage range on any pin (see Note 1)
 - 1 V to 7 V

 Storage temperature range, T<sub>stg</sub> ..... – 55°C to 125°C

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2.4		6.5	<b>V</b>
٧ <sub>L</sub>	Low-level input voltage (see Note 2)	-1		0.8	<b>V</b>
TA	Operating free-air temperature	0		70	င့

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		'497GU8-60		'497Gl	J8-70	'497GL	J8-80	UNIT	
		TEST CONDITIONS	TEST CONDITIONS MIN MAX		MIN MAX		MIN	MAX	UNIT
Vон	High-level output voltage	IOH = - 5 mA	2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
lj .	Input current (leakage)	$V_{CC} = 5 \text{ V}, \qquad V_I = 0 \text{ V to 6.5 V},$ All other pins = 0 V to $V_{CC}$		±10		±10		±10	μA
Ю	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}} = 5.5 \text{ V},  \text{V}_{O} = 0 \text{ V to V}_{CC},$		±10		±10		±10	μΑ
ICC1	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		220		200		180	mA
1	Standby current	V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high		. 4		4		4	mA
ICC2		V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high		2		2		2 2	mA
ICC3	Average refresh current (RAS- only or CBR) (see Note 3)	VCC = 5.5 V, Minimum cycle, RAS cycling, CAS high		220		200		180	mA
ICC4	Average page current (see Note 4)	VCC = 5.5 V, tpC = MIN, RAS low, CAS cycling		140		120		100	mA

NOTES: 3. Measured with a maximum of one address change while RAS = VIL

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

<sup>4.</sup> Measured with a maximum of one address change while CAS = VIH

# TM497GU8 4194304-WORD BY 8-BIT DYNAMIC RAM MODULE

SMMS498A-APRIL 1994 - REVISED JUNE 1995

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

		PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A10			10	pF
C <sub>i(RC)</sub>	Input capacitance, CAS and RAS			14	pF
C <sub>i(W)</sub>	Input capacitance, W			14	pF
Со	Output capacitance, DQ1-DQ8			7	pF

NOTE 5:  $V_{CC} = 5 V \pm 0.5 V$ , and the bias on the pin under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		'497GU8-60	'497GU8-70	'497GU8-80	UNIT
	PANAMETER		MIN MAX	MIN MAX	ONT
tAA	Access time from column address	30	35	40	ns
tCAC	Access time from CAS low	15	18	20	ns
tCPA	Access time from column precharge	35	40	45	ns
tRAC	Access time from RAS low	60	70	80	ns
tCLZ	CAS to output in low-impedance state	0	0	0	ns
toH	Output disable time from start of CAS high	3	3	3	ns
tOFF	Output disable time after CAS high (see Note 6)	0 15	0 18	0 20	ns

NOTE 6: tOFF is specified when the output is no longer driven.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

tRC         Cycle time, random read or write (see Note 7)         110         1           tpC         Cycle time, page-mode read or write (see Notes 7 and 8)         40           tRASP         Pulse duration, RAS low, page mode         60         100 000           tRAS         Pulse duration, RAS low, nonpage mode         60         10 000           tCAS         Pulse duration, CAS low         15         10 000           tCP         Pulse duration, CAS high         10         10           tRP         Pulse duration, RAS high (precharge)         40         10           tWP         Pulse duration, W low         10         10           tASC         Setup time, column address before CAS low         0         0           tASR         Setup time, row address before RAS low         0         0           tDS         Setup time, data before CAS low         0         0           tRCS         Setup time, W high before CAS low         0         0           tCWL         Setup time, W low before CAS high         15	197GU8-70	'497GU8-80	UNIT
tpC         Cycle time, page-mode read or write (see Notes 7 and 8)         40           tRASP         Pulse duration, RAS low, page mode         60 100 000           tRAS         Pulse duration, RAS low, nonpage mode         60 10 000           tCAS         Pulse duration, CAS low         15 10 000           tCP         Pulse duration, CAS high         10           tRP         Pulse duration, RAS high (precharge)         40           tWP         Pulse duration, W low         10           tASC         Setup time, column address before CAS low         0           tASR         Setup time, row address before RAS low         0           tDS         Setup time, data before CAS low         0           tRCS         Setup time, W high before CAS low         0           tCWL         Setup time, W low before CAS high         15	IN MAX	MIN MAX	O.V.I.
tRASP         Pulse duration, RAS low, page mode         60 100 000           tRAS         Pulse duration, RAS low, nonpage mode         60 10 000           tCAS         Pulse duration, CAS low         15 10 000           tCP         Pulse duration, RAS high         10           tRP         Pulse duration, RAS high (precharge)         40           tWP         Pulse duration, W low         10           tASC         Setup time, column address before CAS low         0           tASR         Setup time, row address before RAS low         0           tDS         Setup time, data before CAS low         0           tRCS         Setup time, W high before CAS low         0           tCWL         Setup time, W low before CAS high         15	30	150	ns
tRAS         Pulse duration, RAS low, nonpage mode         60         10 000           tCAS         Pulse duration, CAS low         15         10 000           tCP         Pulse duration, RAS high         10           tRP         Pulse duration, RAS high (precharge)         40           tWP         Pulse duration, W low         10           tASC         Setup time, column address before CAS low         0           tASR         Setup time, row address before RAS low         0           tDS         Setup time, data before CAS low         0           tRCS         Setup time, W high before CAS low         0           tCWL         Setup time, W low before CAS high         15	45	50	ns
tCAS         Pulse duration, CAS low         15         10 000           tCP         Pulse duration, CAS high         10           tRP         Pulse duration, RAS high (precharge)         40           tWP         Pulse duration, W low         10           tASC         Setup time, column address before CAS low         0           tASR         Setup time, row address before RAS low         0           tDS         Setup time, data before CAS low         0           tRCS         Setup time, W high before CAS low         0           tCWL         Setup time, W low before CAS high         15	70 100 000	80 100 000	ns
tcp Pulse duration, CAS high tnp Pulse duration, FAS high (precharge) 40 twp Pulse duration, W low 10 tasc Setup time, column address before CAS low 0 task Setup time, row address before FAS low 0 tobs Setup time, data before CAS low 0 tress Setup time, W high before CAS low 0 tress Setup time, W high before CAS low 10 tress Setup time, W low before CAS low 10 tress Setup time, W low before CAS low 10 tress Setup time, W low before CAS low 10 tress Setup time, W low before CAS low 10 tress Setup time, W low before CAS low 10 tress Setup time, W low before CAS low 11 tress Setup time, W low before CAS low 15	70 10 000	80 10 000	ns
tRP         Pulse duration, RAS high (precharge)         40           tWP         Pulse duration, W low         10           tASC         Setup time, column address before CAS low         0           tASR         Setup time, row address before RAS low         0           tDS         Setup time, data before CAS low         0           tRCS         Setup time, W high before CAS low         0           tCWL         Setup time, W low before CAS high         15	18 10 000	20 10 000	ns
twp         Pulse duration, W low         10           tASC         Setup time, column address before CAS low         0           tASR         Setup time, row address before RAS low         0           tDS         Setup time, data before CAS low         0           tRCS         Setup time, W high before CAS low         0           tCWL         Setup time, W low before CAS high         15	10	10	ns
tASC         Setup time, column address before CAS low         0           tASR         Setup time, row address before RAS low         0           tDS         Setup time, data before CAS low         0           tRCS         Setup time, W high before CAS low         0           tCWL         Setup time, W low before CAS high         15	50	60	ns
tASR         Setup time, row address before RAS low         0           tDS         Setup time, data before CAS low         0           tRCS         Setup time, W high before CAS low         0           tCWL         Setup time, W low before CAS high         15	10	10	ns
tDS         Setup time, data before \$\overline{CAS}\$ low         0           tRCS         Setup time, \$\overline{W}\$ high before \$\overline{CAS}\$ low         0           tCWL         Setup time, \$\overline{W}\$ low before \$\overline{CAS}\$ high         15	0	0	ns
trics Setup time, W high before CAS low 0 tows Setup time, W low before CAS high 15	0	0	ns
t <sub>CWL</sub> Setup time, ₩ low before CAS high 15	0	0	ns
	0	0	ns
0.1	18	20	ns
t <sub>RWL</sub> Setup time, W low before RAS high	18	20	ns
twcs Setup time, W low before CAS low 0	0	. 0	ns
twRP Setup time, W high before RAS low (CBR refresh only) 10	10	10	ns
t <sub>CAH</sub> Hold time, column address after <del>CAS</del> low 10	15	15	ns
t <sub>DH</sub> Hold time, data after CAS low 10	15	15	ns
t <sub>RAH</sub> Hold time, row address after RAS low 10	10	10	ns
t <sub>RCH</sub> Hold time, W high after CAS high (see Note 9) 0	0	0	ns
t <sub>RRH</sub> Hold time, W high after RAS high (see Note 9) 0	0	0	ns
twch Hold time, W low after CAS low 10	15	15	ns
twRH Hold time, W high after RAS low (CBR refresh only)	10	10	ns
t <sub>RHCP</sub> Hold time, RAS high from CAS precharge 35	40	45	ns
t <sub>CHR</sub> Delay time, RAS low to CAS high (CBR refresh only) 10	10	10	ns
tCRP Delay time, CAS high to RAS low 5	5	5	ns
t <sub>CSH</sub> Delay time, RAS low to CAS high 60	70	80	ns
t <sub>CSR</sub> Delay time, <del>CAS</del> low to <del>RAS</del> low (CBR refresh only) 5	5	5	ns
t <sub>RAD</sub> Delay time, RAS low to column address (see Note 10) 15 30	15 35	15 40	ns
t <sub>RAL</sub> Delay time, column address to RAS high 30	35	40	ns
	35	40	ns
t <sub>RCD</sub> Delay time, RAS low to CAS low (see Note 10) 20 45	20 52	20 60	ns
trec Delay time, RAS high to CAS low 0	0	0	ns
	18	20	ns
t <sub>REF</sub> Refresh time interval 32	32	32	ms
t <sub>T</sub> Transition time 3 30	3 30	3 30	ns

NOTES: 7. All cycle times assume  $t_T = 5$  ns.

8. To assure tpc min, tASC should be ≥ tcp.

9. Either that or that must be satisfied for a read cycle.
10. The maximum value is specified only to assure access time.



# **TM497GU8** 4194304-WORD BY 8-BIT DYNAMIC RAM MODULE SMMS498A-APRIL 1994 - REVISED JUNE 1995

# device symbolization

0	TM4 -SS	197GU8 Yymmt	0

YY = Year Code MM = Month Code T = Assembly Site Code -SS = Speed

NOTE: The location of the part number may vary.

- Organization . . . 4194304 × 9
- Single 5-V Power Supply (±10% Tolerance)
- 30-Pin Single In-Line Memory Module (SIMM) for Use With Sockets
- Utilizes Nine 4-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead Packages (SOJs)
- Long Refresh Period
   16 ms (1024 Cycles)
- All Inputs, Outputs, and Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	HEAD
	TIME	TIME	TIME	OR
	(trac)	(tCAC)	(tAA)	WRITE
		•		CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'4100EAD9-60	60 ns	15 ns	30 ns	110 ns
'4100EAD9-70	70 ns	18 ns	35 ns	130 ns
'4100EAD9-80	80 ns	20 ns	40 ns	150 ns

- Common CAS Control for Eight Common Data-In and Data-Out Lines
- Separate CAS Control for One Separate Pair of Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature Range 0°C to 70°C


# description

The TM4100EAD9 is a dynamic random-access memory module organized as 4194304 × 9 [bit nine (D9, Q9) is generally used for parity and is controlled by CAS9] in a 30-pin leadless single in-line memory module (SIMM).

This module is composed of nine TMS44100DJ, 4194304 × 1-bit dynamic RAMs (DRAMs) each in a 20/26-lead plastic small-outline J-lead package (SOJ) mounted on a substrate with decoupling capacitors.

The TM4100EAD9 is characterized for operation from 0°C to 70°C and is available in the AD single-sided, leadless module for use with sockets.


### SINGLE IN-LINE MODULE (TOP VIEW)



#### PIN NOMENCLATURE A0-A10 Address Inputs CAS, CAS9 Column-Address Strobe DQ1-DQ8 Data In/Data Out D9 Data In NC No Internal Connection Q9 Data Out RAS Row-Address Strobe 5-V Supply Vcc ٧ss Ground w Write Enable



### functional block diagram



# operation

The TM4100EAD9 operates as nine TMS44100DJs connected as shown in the functional block diagram. Refer to the TMS44100 data sheet for details of its operation. The common I/O feature of the TM4100EAD9 dictates the use of early-write cycles to prevent contention on D and Q.

# single in-line memory module and components

PC substrate: 1,27 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for socketable devices: Nickel plate and solder plate over copper

SMMS419C - NOVEMBER 1991 - REVISED JUNE 1995

# 

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	<b>&gt;</b>
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	· -1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	DADAMETED	PARAMETER TEST CONDITIONS '4100EAD9-60		'4100E	AD9-70	'4100EAD9-80		111117	
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4	:	2.4	-	٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4	100	0.4	٧
l <sub>l</sub>	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All others = 0 V to V <sub>CC</sub>		±10		±10		±10	μΑ
Ю	Output current (leakage)	$\frac{V_{CC}}{CAS}$ = 5.5 V, $V_{O}$ = 0 V to $V_{CC}$ ,		±10		±10		±10	μΑ
ICC1	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		945		810		720	mA
laas	Standby augrent	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V (TTL)		18		18		18	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = VCC - 0.2 V (CMOS)		9		9		9	mA
lcc3	Average refresh current (RAS only or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		945		810		720	mA
ICC4	Average page current (see Note 4)	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = minimum,  RAS low,  CAS cycling		810		720		630	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

4. Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ 

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A10		45	pF
C <sub>i(D)</sub>	Input capacitance, data input (pin D9)		5	pF
C <sub>i(RC)</sub>	Input capacitance, CAS and RAS		63	pF
C <sub>i(W)</sub>	Input capacitance, W		63	pF
C <sub>o(DQ)</sub>	Output capacitance, DQ1-Q8		12	pF
CO	Output capacitance, Q9		7	pF

NOTE 5:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER '4			'4100EAD9-70		'4100E	UNIT	
	PARAMETER		MAX	MIN	MAX	MIN	MAX	ONII
tAA	Access time from column address		30		35		40	ns
tCAC.	Access time from CAS low	- 4	15		18		20	ns
<sup>t</sup> CPA	Access time from column precharge		35		40		45	ns
<sup>t</sup> RAC	Access time from RAS low		60		70		80	ns
tCLZ	CAS to output in low-impedance	0		0		0		ns
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: toff is specified when the output is no longer driven.

SMMS419C - NOVEMBER 1991 - REVISED JUNE 1995

## timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'4100E	'4100EAD9-60		'4100EAD9-70		'4100EAD9-80	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>RC</sub>	Cycle time, random read or write (see Note 7)	110		130	ia Ni	150		ns
<sup>t</sup> PC	Cycle time, page-mode read or write (see Note 8)	40		45		50		ns
<sup>t</sup> RASP	Pulse duration, page mode RAS low (see Note 9)	60	100 000	70	100 000	80	100 000	ns
<sup>t</sup> RAS	Pulse duration, nonpage mode, RAS low (see Note 9)	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low (see Note 10)	15	10 000	18	10 000	20	10 000	ns
<sup>t</sup> CP	Pulse duration, CAS high	10	34	10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
tWP	Pulse duration, write	15	1	15		15		ns
t <sub>ASC</sub>	Setup time, column address before CAS low	0		0		0		ns
tasr	Setup time, row address before RAS low	0		0		0		ns
t <sub>DS</sub>	Setup time, data (see Note 11)	0		0		0		ns
t <sub>RCS</sub>	Setup time, read before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	15		18		20		ns
t <sub>RWL</sub>	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, W low before CAS low (early-write operation only)	0		0		0	1,934	ns
twsR	Setup time, W high (CBR refresh only)	10		10		10		ns
twrs	Setup time, W low (test mode only)	10		10		10		ns
<sup>t</sup> CAH	Hold time, column address after CAS low	10		15		15		ns
<sup>t</sup> DHR	Hold time, data after RAS low (see Note 12)	50		55		60		ns
<sup>t</sup> DH	Hold time, data (see Note 10)	10		15		15		ns
t <sub>AR</sub>	Hold time, column address after RAS low (see Note 12)	50		55		60	81	ns
<sup>t</sup> RAH	Hold time, row address after RAS low	10		10		10		ns
<sup>t</sup> RCH	Hold time, read after CAS high (see Note 13)	0		0		0		ns
tRRH	Hold time, read after RAS high (see Note 13)	0		-0		0		ns
tWCH	Hold time, write after CAS low (early-write operation only)	15		15		15		ns
twcr	Hold time, write after RAS low (see Note 12)	50		55		60	5.5	ns
twhr.	Hold time, W high (CBR refresh only)	10		. 10		10		ns
tWTH	Hold time, W low (test mode only)	10		10		10		ns
tCHR	Delay time, RAS low to CAS high (CBR refresh only)	15		15		20		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	10		10		10		ns

NOTES: 7. All cycle times assume  $t_T = 5$  ns.

8. To assure tpc min, tasc should be  $\geq$  5 ns.

- 9. In a read-write cycle, tRWD and tRWL must be observed.
- In a read-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.
   Referenced to the later of CAS or W in write operations
- 12. The minimum value is measured when  $t_{\mbox{RCD}}$  is set to  $t_{\mbox{RCD}}$  min as a reference.
- 13. Either tRRH or tRCH must be satisfied for a read cycle.




# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'4100E	'4100EAD9-60		AD9-70	'4100EAD9-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>RAD</sub>	Delay time, RAS low to column address (see Note 14)	15	30	15	35	15	40	ns
tRAL	Delay time, column address to RAS high	30		35		40		ns
tCAL.	Delay time, column address to CAS high	30		35		40		ns
tRCD	Delay time, RAS low to CAS low (see Note 14)	20	45	20	52	20	60	ns
tRPC	Delay time, RAS high to CAS low	0		0		0		ns
tRSH	Delay time, CAS low to RAS high	15		18		20		ns
<sup>t</sup> TAA	Access time from address (test mode)	35		40		45		ns
<sup>t</sup> TCPA	Access time from column precharge (test mode)	40		45		50		ns
TRAC	Access time from RAS (test mode)	65		75		85		ns
t <sub>REF</sub>	Refresh time interval		16		16		16	ms
ŧΤ	Transition time	2	50	2	50	2	50	ns

NOTE 14: The maximum value is specified only to assure access time.

# device symbolization



YY = Year Code

MM = Month Code

T = Assembly Site Code

-SS = Speed

NOTE: The location of symbolization may vary.



U SINGLE-IN-LINE PACKAGE

(TOP VIEW)

- Organization . . . 4194304 × 9
- Single 5-V Power Supply (±10% Tolerance)
- 30-Pin Single-in-Line Memory Module (SIMM) for Use With Sockets
- Utilizes One 4-Megabit and Two 16-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Long Refresh Period
   32 ms<sup>†</sup> (2048 Cycles)
- All Inputs, Outputs, and Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ OR
	TIME	TIME	TIME	WRITE
	(trac)	t(AA)	(tCAC)	CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'497EU9-60	60 ns	30 ns	15 ns	110 ns
'497EU9-70	70 ns	35 ns	18 ns	130 ns
'497EU9-80	80 ns	40 ns	20 ns	150 ns

- Common CAS Control for Eight Common Data-in and Data-Out Lines
- Separate CAS Control for One Separate Pair of Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature Range 0°C to 70°C
- Enhanced Page Mode Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh

# description

The TM497EU9 is a 4M-byte dynamic random-access memory (RAM) organized as 4194304 × 9 bits [bit nine (D9, Q9) is generally used for parity and is controlled by  $\overline{\text{CAS9}}$  in a 30-pin leadless single-in-line memory module (SIMM). The SIMM is composed of two TMS417400DJ, 4194304 × 4-bit dynamic RAMs, each in a 24/26-lead plastic small-outline J-lead (SOJ) package, and one TMS44100DJ, 4194304 × 1-bit dynamic RAM in a 20/26-lead plastic SOJ package, mounted on a substrate with decoupling capacitors.

PIN NOMENCLATURE							
A0-A10	Address inputs						
CAS, CAS9	Column-Address Strobe						
DQ1-DQ8	Data In/Data Out						
D9	Data In						
NC	No Connection						
Q9	Data Out						
RAS	Row-Address Strobe						
Vcc	5-V Supply						
VSS	Ground						
W	Write Enable						

The TM497EU9 is available in the U single-sided, leadless module for use with sockets and is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

† A0-A9 address lines must be refreshed every 16 ms.



SMMS499A - FEBRUARY 1994 - REVISED JUNE 1995

### operation

The TM497EU9 operates as two TMS417400DJs and one TMS44100DJ connected as shown in the functional block diagram (refer to the TMS417400 and TMS44100 data sheets for details of their operation). The common I/O feature of the TM497EU9 dictates the use of early write cycles to prevent contention on D and Q.

#### refresh

The refresh period is extended to 32 ms and, during this period, each of the 2048 rows must be strobed with  $\overline{\text{RAS}}$  in order to retain data.  $\overline{\text{CAS}}$  can remain high during the refresh sequence to conserve power. In addition, the ten least significant row addresses (A0-A9) must be refreshed every 16 ms as required by the TMS44100.

### power up

To achieve proper operation, an initial pause of 200  $\mu$ s followed by a minimum of eight initialization cycles is required after full V<sub>CC</sub> level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only or CBR) cycle.


# single-in-line memory module and components

PC substrate: 1,27 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for socketable devices: Nickel plate and solder plate over copper

## functional block diagram





SMMS499A - FEBRUARY 1994 - REVISED JUNE 1995

# 

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	-1		0.8	٧
TA	Operating free-air temperature	0		70	ဇ

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	DADAMETED	TEST COMPLETIONS	'497E	U9-60	'497EU9-70		'497EU9-80		UNIT
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
VOH	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
lį	Input current (leakage)	$V_{CC} = 5 \text{ V},$ $V_{I} = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to $V_{CC}$		±10		±10		±10	μА
ю	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}} = 5.5 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V to V}_{CC},$		±10		±10		±10	μА
ICC1	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		325		290		260	mA
	Standby current	V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high		6		6		6	mA
ICC2		V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high		3		3		3	IIIA
ICC3	Average refresh current (RAS-only or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle,  RAS cycling,  CAS high (RAS-only);  RAS low after CAS low (CBR)		325		290		260	mA
ICC4	Average page current (see Note 4)	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = MIN,  RAS low, CAS cycling		210		180		150	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

4. Measured with a maximum of one address change while CAS = VIH



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

### capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER		MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A10			15	pF
C <sub>i(D)</sub>	Input capacitance, data input (D9)			5	pF
C <sub>i(R)</sub>	Input capacitance, strobe input (RAS)			21	pF
Cura	Innut conceitones etrobe innute	CAS		14	
C <sub>i(C)</sub>	Input capacitance, strobe inputs	CAS9		7	pF
C <sub>i(W)</sub>	Input capacitance, $\overline{W}$			21	pF
C <sub>o(DQ)</sub>	Output capacitance (DQ1-DQ8)			7	ρF
C <sub>o(Q)</sub>	Output capacitance (Q9)			7	pF

NOTE 5:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ , and the bias on pin under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		'497EU9-60		U9-70	'497E	UNIT	
			MAX	MIN	MAX	MIN	MAX	ONIT
†AA	Access time from column address		30		35		40	ns
†CAC	Access time from CAS low		15		18		20	ns
t <sub>CPA</sub>	Access time from column precharge		35		40		45	ns
tRAC	Access time from RAS low		60		70		80	ns
tCLZ	CAS to output in low-impedance state	0		0		0		ns
t <sub>OH</sub>	Output disable time, start of CAS high	3		3		3		ns
<sup>t</sup> OFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: topp is specified when the output is no longer driven.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	'497	EU9-60	'497EU9-70		'497EU9-80		UNIT	
	FARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	ONIT	
<sup>t</sup> RC	Cycle time, random read or write (see Note 7)	110		130		150		ns	
tPC	Cycle time, page mode read or write (see Notes 7 and 8)	40		45		50		ns	
trasp	Pulse duration, page mode, RAS low	60	100 000	70	100 000	80	100 000	ns	
t <sub>RAS</sub>	Pulse duration, nonpage mode, RAS low	60	10 000	70	10 000	80	10 000	ns	
t <sub>CAS</sub>	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns	
t <sub>CP</sub>	Pulse duration, CAS high	10		10		10		ns	
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns	
twp	Pulse duration, W low	10		10		10		ns	
tasc	Setup time, column address before CAS low	0		0		. 0		ns	
t <sub>ASR</sub>	Setup time, row address before RAS low	0		0		0		ns	
tDS	Setup time, data before CAS low	0		0		0		ns	
t <sub>RCS</sub>	Setup time, W high before CAS low	0		0		. 0		ns	
tCWL	Setup time, W low before CAS high	15		18		20		ns	
t <sub>RWL</sub>	Setup time, W low before RAS high	15		18		20		ns	
twcs	Setup time, W low before CAS low	0		0		0		ns	
tWRP	Setup time, W high before RAS low (CBR refresh only)	10		10		10		ns	
<sup>t</sup> CAH	Hold time, column address after CAS low	10		15	٠.	15		ns	
t <sub>DH</sub>	Hold time, data after CAS low	10		15		15		ns	
t <sub>RAH</sub>	Hold time, row address after RAS low	10		10		10		ns	
t <sub>RCH</sub>	Hold time, W high after CAS high (see Note 9)	0		0		0		ns	
t <sub>RRH</sub>	Hold time, W high after RAS high (see Note 9)	0		0		0		ns	
¹WCH	Hold time, W low after CAS low	10		15		15		ns	
twr	Hold time, W high after RAS low (CBR refresh only)	10		10		10		ns	
t <sub>RHCP</sub>	Hold time, RAS high from CAS precharge	35		40		45		ns	
tCHR	Delay time, RAS low to CAS high (CBR refresh only)	10		10		10		ns	
tCRP	Delay time, CAS high to RAS low	5		5		5		ns	
tCSH	Delay time, RAS low to CAS high	60		70		80		ns	
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	5		5		5		ns	
t <sub>RAD</sub>	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns	
t <sub>RAL</sub>	Delay time, column address to RAS high	30		35		40		ns	
<sup>t</sup> CAL	Delay time, column address to CAS high	30		35		40		ns	
tRCD	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	20	60	ns	
t <sub>RPC</sub>	Delay time, RAS high to CAS low	0		0		0		ns	
tRSH	Delay time, CAS low to RAS high	15		18		20		ns	
t <sub>REF</sub>	Refresh time interval	1	32		32		32	ms	
ŧΤ	Transition time	3	30	3	30	3	30	ns	


NOTES: 7. All cycle times assume  $t_T = 5$  ns.

8. To assure tpc min, tASC should be ≥ tcp.

Either through or through must be satisfied for a read cycle.
 The maximum value is specified only to assure access time.



# device symbolization



YY = Year Code MM = Month Code

T = Assembly Site Code

-SS = Speed

NOTE: The location of the part number may vary.

# TM124BBK32, TM124BBK32S 1048576 BY 32-BIT TM248CBK32, TM248CBK32S 2097152 BY 32-BIT DYNAMIC RAM MODULE

SMMS132D - JANUARY 1991 - REVISED JUNE 1995

● Organization TM124BBK32 1 048 576 × 32	
TM248CBK322 097 152 × 32	
<ul> <li>Single 5-V Power Supply (±10 % Tolerance)</li> </ul>	
<ul> <li>72-pin Single In-Line Memory Module (SIMM) for Use With Sockets</li> </ul>	
<ul> <li>TM124BBK32-Utilizes Eight 4-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages</li> </ul>	

- TM248CBK32-Utilizes Sixteen 4-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Distributed Refresh Period 16 ms (1024 Cycles)
- All inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Common CAS Control for Eight Common Data-in and Data-Out Lines, in Four Blocks
- Presence Detect

•	Pe	rf	or	m	an	ce	R	an	a	89	:
_		•	•	•••		-			25		•

	ACCESS	ACCESS	READ
	TIME	TIME	OR
	trac	tCAC	WRITE
			CYCLE
	(MAX)	(MAX)	(MIN)
TM124BBK32-60	60 ns	15 ns	110 ns
TM124BBK32-70	70 ns	18 ns	130 ns
TM124BBK32-80	80 ns	20 ns	150 ns
TM248CBK32-60	60 ns	15 ns	110 ns
TM248CBK32-70	70 ns	18 ns	130 ns
TM248CBK32-80	80 ns	20 ns	150 ns

- Low Power Dissipation
- Operating Free-Air-Temperature Range 0°C to 70°C
- Gold-Tabbed Versions Available:†
  - TM124BBK32
  - TM248CBK32
- Tin-Lead (Solder) Tabbed Versions Available:
  - TM124BBK32S
  - TM248CBK32S

## description

#### **TM124BBK32**

The TM124BBK32 is a dynamic random-access memory (DRAM) organized as four times 1048576 × 8 in a 72-pin leadless single in-line memory module (SIMM). The SIMM is composed of eight TMS44400, 1048576 × 4-bit DRAMs, each in 20/26-lead plastic SOJ packages, mounted on a substrate together with decoupling capacitors. Each TMS44400 is described in the TMS44400 data sheet.

The TM124BBK32 is available in the single-sided BK leadless module for use with sockets.

The TM124BBK32 features RAS access times of 60 ns, 70 ns and 80 ns. This device is rated for operation from 0°C to 70°C

### TM248CBK32

The TM248CBK32 is a dynamic random-access memory organized as four times 2097152 × 8 in a 72-pin leadless SIMM. The SIMM is composed of sixteen TMS44400, 1048576 × 4-bit dynamic RAMs, each in 20/26-lead plastic SOJ packages SOJs, mounted on a substrate together with decoupling capacitors. Each TMS44400 is described in the TMS44400 data sheet.

The TM248CBK32 is available in the double-sided BK leadless module for use with sockets.

The TM248CBK32 features  $\overline{RAS}$  access times of 60 ns, 70 ns and 80 ns. This device is rated for operation from 0°C to 70°C

#### operation

### TM124BBK32

The TM124BBK32 operates as eight TMS44400DJs connected as shown in the functional block diagram. Refer to the TMS44400 data sheet for details of operation. The common I/O feature of the TM124BBK32 dictates the use of early write cycles to prevent contention on D and Q.

† Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.



Copyright © 1995, Texas Instruments Incorporated

# TM124BBK32, TM124BBK32S 1048576 BY 32-BIT TM248CBK32, TM248CBK32S 2097152 BY 32-BIT DYNAMIC RAM MODULE

SMMS132D - JANUARY 1991 - REVISED JUNE 1995

#### TM248CBK32

The TM248CBK32 operates as sixteen TMS44400DJs connected as shown in the functional block diagram. Refer to the TMS44400 data sheet for details of operation. The common I/O feature of the TM248CBK32 dictates the use of early write cycles to prevent contention on D and Q.

#### refresh

Refresh period is extended to 16 ms and, during this period, each of the 1024 rows must be strobed with RAS in order to retain data. A0-A9 address lines must be refreshed every 16 ms as required by the TMS44400 DRAM. CAS can remain high during the refresh sequence to conserve power.

# single in-line memory module and components


PC substrate:  $1,27 \pm 0,1$  mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage Bypass capacitors: Multilayer ceramic

Contact area for TM124BBK32 AND TM248CBK32: Nickel plate and gold plate over copper. Contact area for TM124BBK32S AND TM248CBK32S: Nickel plate and tin-lead over copper.



# TM124BBK32, TM124BBK32S 1048576 BY 32-BIT TM248CBK32, TM248CBK32S 2097152 BY 32-BIT DYNAMIC RAM MODULE


SMMS132D - JANUARY 1991 - REVISED JUNE 1995




<sup>†</sup> The packages shown here are not drawn to scale.



# functional block diagram (for TM124BBK32 and TM248CBK32, Side 1)



# functional block diagram (for TM248CBK32, Side 2)



TM124BBK32, TM124BBK32S 1048576 BY 32-BIT TM248CBK32, TM248CBK32S 2097152 BY 32-BIT DYNAMIC RAM MODULE

### TM124BBK32, TM124BBK32S 1048576 BY 32-BIT TM248CBK32, TM248CBK32S 2097152 BY 32-BIT DYNAMIC RAM MODULE

SMMS132D - JANUARY 1991 - REVISED JUNE 1995

### 

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	i		0.8	٧
TA	Operating free-air temperature	0		70	°င

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	DADAMETED	TEGT COMPLETIONS	'124BB	K32-60	'124BB	K32-70	'124BBI	(32-80	
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
ų	Input current (leakage)	$V_{CC} = 5 \text{ V}, \qquad V_{I} = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to $V_{CC}$		±10		±10		±10	μΑ
Ю	Output current (leakage)	$\frac{\text{V}_{\text{CC}}}{\text{CAS}} = 5.5 \text{ V}, \qquad \text{V}_{\text{O}} = 0 \text{ V to V}_{\text{CC}},$		±10		±10		±10	μА
ICC1	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		840		720		640	mA
laaa	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V (TTL)		16		16		16	mA
ICC2		After 1 memory cycle, RAS and CAS high, VIH = VCC - 0.2 V (CMOS)		8		8		8	IIIA
lCC3	Average refresh current (RAS only or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		840		720		640	mA
ICC4	Average page current (see Note 4)	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = minimum, CAS cycling		720		640		560	mA

NOTES: 3. Measured with a maximum of one address change while RAS = VII



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

<sup>4.</sup> Measured with a maximum of one address change while CAS = VIH

### TM124BBK32, TM124BBK32S 1048576 BY 32-BIT TM248CBK32, TM248CBK32S 2097152 BY 32-BIT DYNAMIC RAM MODULE

SMMS132D - JANUARY 1991 - REVISED JUNE 1995

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	DADAMETED	TEST SOMETIONS	'248CB	K32-60	'248CBI	<b>&lt;32-70</b>	'248CB	(32-80	UNIT
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
lį	Input current (leakage)	$V_{CC} = 5 \text{ V},$ $V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to $V_{CC}$		±20		±20		±20	μΑ
Ю	Output current (leakage)	$\frac{V_{CC}}{CAS}$ high		±20		±20		±20	μА
ICC1	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		856		736		656	mA
	Standby current	After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> =2.4 V (TTL)		32		32	32 32 16 16		mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = VCC - 0.2 V (CMOS)		16		16			
lCC3	Average refresh current (RAS only or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		1680		1440		1280	mA
ICC4	Average page current (see Note 4)	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = minimum, RAS low, CAS cycling		736		656		576	mA

NOTES: 3. Measured with a maximum of one address change while RAS = VIL

4. Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ 

### capacitance over recommended ranges of supply voltage and operating free-air temperature f = 1 MHz (see Note 5)

		'124B	BK32	'248CI	UNIT	
C <sub>i(A)</sub> C <sub>i(R)</sub>		MIN	MAX	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		40		80	рF
	Input capacitance, RAS		28		28	pF
C <sub>i(C)</sub>	Input capacitance, CAS		14		28	pF
C <sub>i(W)</sub>	Input capacitance, $\overline{W}$		56		112	pF
C <sub>o(DQ)</sub>	Output capacitance on DQ pins		7		14	pF

NOTE 5:  $V_{CC} = 5 V \pm 0.5 V$  and the bias on pins under test is 0 V.

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		'124BBK32-60 '248CBK32-60		'124BBK32-70 '248CBK32-70		'124BBK32-80 '248CBK32-80	
		MIN	MAX	MIN	MAX	MIN	MAX	۸,
tAA	Access time from column-address		30	-	35		40	ns
tCAC	Access time from CAS low		15		18		20	ns
<sup>t</sup> CPA	Access time from column precharge		35		40	* 1	45	ns
t <sub>RAC</sub>	Access time from RAS low		60	7	70		80	ns
t <sub>CLZ</sub>	CAS to output in low Z	0		0		0		ns
<sup>t</sup> OFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: toff is specified when the output is no longer driven.



### TM124BBK32, TM124BBK32S 1048576 BY 32-BIT TM248CBK32, TM248CBK32S 2097152 BY 32-BIT DYNAMIC RAM MODULE

SMMS132D - JANUARY 1991 - REVISED JUNE 1995

#### timing requirements over recommended range of supply voltage and operating free-air temperature

			3K32-60 3K32-60		K32-70 K32-70		K32-80 K32-80	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> RC	Cycle time, random read or write (see Note 7)	110		130		150		ns
tPC	Cycle time, page-mode read or write (see Note 8)	40		45		50		ns
tCP	Pulse duration, CAS high	10	. :	10		10		ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
tRASP	Pulse duration, page mode, RAS low	60	100 000	70	100 000	80	100 000	ns
t <sub>RAS</sub>	Pulse duration, nonpage mode, RAS low	60	10 000	70	10 000	80	10 000	ns
tWP	Pulse duration, write	15		15		15		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data	0		0		0		ns
tRCS	Setup time, read before CAS low	0		0		0		ns
twcs	Setup time, W low before CAS low	0		0		0		ns
twsR	Setup time, W high (CBR refresh only)	10		10		10		ns
tCWL	Setup time, W low before CAS high	15		18		20		ns
<sup>t</sup> RWL	Setup time, W low before RAS high	15		18		20		ns
twrs	Setup time, W low (test mode only)	. 10		10		. 10		ns
<sup>t</sup> CAH	Hold time, column address after CAS low	10		15		15		ns
t <sub>RAH</sub>	Hold time, row address after RAS low	10		10		10		ns
t <sub>AR</sub>	Hold time, column address after RAS low (see Note 9)	50		55		60		ns
t <sub>DHR</sub>	Hold time, data after RAS low (see Note 9)	50		55		60		ns
<sup>t</sup> DH	Hold time, data	. 10		15		15		ns
tRCH	Hold time, read after CAS high (see Note 10)	0		0		0	* "	ns
<sup>t</sup> RRH	Hold time, read after RAS high (see Note 10)	0		0		0		ns
tWCH	Hold time, write after CAS low	15		15		15		ns
twhr	Hold time, W high (CBR refresh only)	10		10		10	-	ns
twcr	Hold time, write after RAS low	∴ 50		55		60		ns
twTH	Hold time, W low (test mode only)	10		10		10	1 J. 1	ns
tCSH	Delay time, RAS low to CAS high	60		70		80		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		ns
tRCD	Delay time, RAS low to CAS low (see Note 11)	20	45	20	52	20	60	ns
tCHR	Delay time, RAS low to CAS high (CBR refresh only)	15		15		20		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	10	***	10		10		ns
t <sub>RAD</sub>	Delay time, RAS low to column address (see Note 11)	15	30	15	35	15	40	ns
<sup>t</sup> RAL	Delay time, column address to RAS high	30		35	• .	40		ns

NOTES: 7. All cycle times assume t<sub>T</sub> = 5 ns.

8. To assure tp\_min, tASC should be ≥ 5 ns.

9. The minimum value is measured when  $t_{\mbox{RCD}}$  is set to  $t_{\mbox{RCD}}$  min as a reference.

Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
 Maximum value specified only to assure access time.




## TM124BBK32, TM124BBK32S 1048576 BY 32-BIT TM248CBK32, TM248CBK32S 2097152 BY 32-BIT DYNAMIC RAM MODULE

SMMS132D - JANUARY 1991 - REVISED JUNE 1995

### timing requirements over recommended range of supply voltage and operating free-air temperature (concluded)

		'124BB '248CB		'124BBK32-70 '248CBK32-70		'124BBK32-80 '248CBK32-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> CAL	Delay time, column address to CAS high	30		35		40		ns
tRPC	Delay time, RAS high to CAS low (CBR refresh only)	0		0		0		ns
tRSH	Delay time, CAS low to RAS high	15		18		20		ns
t <sub>TAA</sub>	Access time from address (test mode)	35		40		45		ns
†TRAC	Access time from RAS (test mode)	65		75		85		ns
†TCPA	Access time from column precharge (test mode)	40		45		50		ns
t <sub>REF</sub>	Refresh time interval		16		16		16	ms
tŢ	Transition time	2	50	2	50	2	50	ns

### device symbolization (TM124BBK32 illustrated)



YY = Year Code

MM = Month Code

T = Assembly Site Code

-SS = Speed Code

NOTE: Location of symbolization may vary.

SMMS649A - DECEMBER 1994 - REVISED JUNE 1995

- Organization
   TM124BBK32F...1 048 576 x 32
   TM248CBK32F...2 097 152 x 32
- Single 5-V Power Supply (±10% Tolerance)
- 72-Pin Single-in-Line Memory Module (SIMM) for Use With Socket
- TM124BBK32F Utilizes Two 16-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- TM248CBK32F Utilizes Four 16-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Long Refresh Period
   16 ms (1024 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Common CAS Control for Eight Common Data-in and Data-Out Lines in Four Blocks
- Enhanced Page-Mode Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh

- Presence Detect
- Performance Ranges:

	ACCESS TIME trac	ACCESS TIME taa	ACCESS TIME CAC	READ OR WRITE
	(MAX)	(MAX)	(MAX)	CYCLE (MIN)
'124BBK32F-60	60 ns	30 ns	15 ns	110 ns
'124BBK32F-70	70 ns	35 ns	18 ns	130 ns
'124BBK32F-80	80 ns	40 ns	20 ns	150 ns
'248CBK32F-60	60 ns	30 ns	15 ns	110 ns
'248CBK32F-70	70 ns	35 ns	18 ns	130 ns
'248CBK32F-80	80 ns	40 ns	20 ns	150 ns
	'124BBK32F-70 '124BBK32F-80 '248CBK32F-60 '248CBK32F-70	TIME TRAC  (MAX)  '124BBK32F-60 60 ns '124BBK32F-70 70 ns '124BBK32F-80 80 ns '248CBK32F-60 60 ns '248CBK32F-70 70 ns	TIME TIME TAA  (MAX) (MAX)  '124BBK32F-60 60 ns 30 ns '124BBK32F-70 70 ns 35 ns '124BBK32F-80 80 ns 40 ns '248CBK32F-60 60 ns 30 ns '248CBK32F-70 70 ns 35 ns	TIME TIME TAX TAX TAX TAX TAX TAX TAX TAX TAX TAX

- Low Power Dissipation
- Operating Free-Air Temperature Range 0°C to 70°C
- Gold-Tabbed Versions Available:†
  - TM124BBK32F
  - TM248CBK32F
- Tin-Lead (Solder) Tabbed Versions Available:
  - TM124BBK32U
  - TM248CBK32U

### description

#### TM124BBK32F

The TM124BBK32F is a 32-megabit dynamic random-access memory (DRAM) organized as four times 1048576 × 8 in a 72-pin SIMM. The SIMM is composed of two TMS418160DZ, 1 048 576 × 16-bit DRAMs, each in a 42-lead plastic SOJ package mounted on a substrate with decoupling capacitors. The TMS418160DZ is described in the TMS418160 data sheet. The TM124BBK32F SIMM is available in the single-sided BK-leadless module for use with sockets.

#### TM248CBK32F

The TM248CBK32F is a 64-megabit DRAM organized as four times 2 097 152 × 8 in a 72-pin SIMM. The SIMM is composed of four TMS418160DZ, 1 048 576 × 16-bit DRAMs, each in a 42-lead plastic SOJ package mounted on a substrate with decoupling capacitors. The TMS418160DZ is described in the TMS418160 data sheet. The TM248CBK32F SIMM is available in the double-sided BK-leadless module for use with sockets.


#### operation


The TM124BBK32F operates as two TMS418160DZs connected as shown in the functional block diagram and Table 1. The TM248CBK32F operates as four TMS418160DZs connected as shown in the functional block diagram and Table 1. The common I/O feature dictates the use of early-write cycles to prevent contention on D and O.

<sup>†</sup>Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.



SMMS649A - DECEMBER 1994 - REVISED JUNE 1995





PRESENCE DETECT											
SIGNAL (PIN)					PD2 (68)	PD3 (69)	PD4 (70)				
	80 ns	Vss	Vss	NC	VSS						
TM124BBK32F	70 ns	VSS	VSS	VSS	NC						
	60 ns	VSS	VSS	NC	NC						
	80 ns	NC	NC	NC	VSS						
TM248CBK32F	70 ns	NC	NC	VSS	NC						
	60 ns	NC	NC	NC	NC						

SMMS649A - DECEMBER 1994 - REVISED JUNE 1995

**Table 1. Connection Table** 

DATA BLOCK	R/	NSx .	
DAIA BLOCK	SIDE 1	SIDE 2 <sup>†</sup>	CASX
DQ0-DQ7	-DQ7 RAS0 RAS1		CAS0
DQ8-DQ15	RAS0	RAS1	CAS1
DQ16-DQ23	RAS2	RAS3	CAS2
DQ24-DQ31	RAS2	RAS3	CAS3


<sup>†</sup> Side 2 applies to the TM248CBK32F only.

#### single-in-line memory module and components


PC substrate:  $1,27 \pm 0,1$  mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage Bypass capacitors: Multilayer ceramic

Contact area for TM124BBK32F and TM248CBK32F: Nickel plate and gold plate over copper Contact area for TM124BBK32U and TM248CBK32U: Nickel plate and tin/lead over copper

### functional block diagram (TM124BBK32F and TM248CBK32F, side 1)



#### functional block diagram (TM248CBK32F, side 2)



SMMS649A - DECEMBER 1994 - REVISED JUNE 1995

### 

Voltage range on any pin (see Note 1) — 1 V to 7 V

Short-circuit output current — 50 mA

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to VSS.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	-1		0.8	٧
TA	Operating free-air temperature	0	-	70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	04041222	TEGT COMPLETIONS	'124BBK	32F-60	'124BBK	32F-70	'124BBK	32F-80	
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = – 5 mA	2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
lj ·	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All other pins = 0 V to V <sub>CC</sub>		± 10		± 10		± 10	μA
ю	Output current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V to V <sub>CC</sub> , CAS high		± 10		± 10		± 10	μА
ICC1	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cycle		180		160		140	mA
1		V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high		4		4		4	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high		2		2		2	mA
ICC3	Average refresh current (RAS only or CBR)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR)		180		160		140	mA
ICC4	Average page current	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = MIN, RAS low, CAS cycling		180		160		140	mA

SMMS649A - DECEMBER 1994 - REVISED JUNE 1995

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) $^\dagger$

	DADAMETED	TECT COMPLETIONS	'248CBK32F-60	'248CBK32F-70	'248CBK32F-80	UNIT
	PARAMETER	TEST CONDITIONS	MIN MAX	MIN MAX	MIN MAX	UNII
Vон	High-level output voltage	I <sub>OH</sub> = – 5 mA	2.4	2.4	2.4	٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA	0.4	0.4	0.4	٧
lį	Input current (leak- age)	$V_{CC} = 5.5 \text{ V},$ $V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to $V_{CC}$	± 10	± 10	± 10	μΑ
Ю	Output current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_{O} = 0 \text{ V to V}_{CC}, \overline{CAS} \text{ high}$	± 20	± 20	± 20	μΑ
ICC1	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle	184	164	144	mA
laas	Standby ourrent	V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high	8	8	8	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high	4	4	4	mA
lCC3	Average refresh current (RAS only or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR)	360	320	280	mA
ICC4	Average page current (see Note 4)	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = MIN,  RAS low, CAS cycling	184	164	144	mA

<sup>†</sup> For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 3. Measured with a maximum of one address change while RAS = VII

### capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER	'124BI	'124BBK32F		'248CBK32F	
	PARAMETER	MIN	MAX	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A9		10		20	pF
C <sub>i(R)</sub>	Input capacitance, RAS inputs		7		7	pF
C <sub>i(C)</sub>	Input capacitance, CAS inputs		7		14	pF
C <sub>i(W)</sub>	Input capacitance, $\overline{W}$		14		28	pF
Co(DQ)	Output capacitance on DQ0-DQ31		7		14	pF

NOTE 5:  $V_{CC} = 5 V \pm 0.5 V$ , and the bias on pins under test is 0 V.



<sup>4.</sup> Measured with a maximum of one address change while CAS = VIH

SMMS649A - DECEMBER 1994 - REVISED JUNE 1995

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature

tCAC Access	PARAMETER	'124BBK32F-60 '248CBK32F-60		'124BBK32F-70 '248CBK32F-70		'124BBK32F-80 '248CBK32F-80		UNIT
			MAX	MIN	MAX	MIN	MAX	
tAA	Access time from column address		30		35		40	ns
t <sub>CAC</sub>	Access time from CAS low		15		18	167	20	ns
tRAC	Access time from RAS low		60		70		80	ns
<sup>t</sup> CPA	Access time from column precharge		35	7 (44.1	40		45	ns
tCLZ	CAS to output in low-impedance state	0		0		0	4 (4)	ns
tон	Output disable time from start of CAS high	3	,	3		3		ns
<sup>t</sup> OFF	Output disable time after CAS high (see Note 6)	Ó	. 15	0	18	0	20	ns

NOTE 6: topp is specified when the output is no longer driven.

### timing requirements over recommended ranges of supply voltage and operating free-air temperature

			K32F-60 K32F-60	'124BBK32F-70 '248CBK32F-70		'124BBK32F-80 '248CBK32F-80		UNIT
and the			MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> RC	Cycle time, random read or write (see Note 7)	110		130		150	M.	ns
<sup>t</sup> RWC	Cycle time, read-write	155		181		205		ns
t <sub>PC</sub>	Cycle time, page-mode read or write (see Notes 7 and 8)	40		45		50		ns
†RASP	Pulse duration, page mode, RAS low	60	100 000	70	100 000	80	100 000	ns
t <sub>RAS</sub>	Pulse duration, nonpage mode, RAS low	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
twp	Pulse duration, W low	10		10		10		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data before CAS low	0		0		0		ns
tRCS	Setup time, W high before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	15	***************************************	18		20		ns
tRWL	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, W low before CAS low	0		0		0		ns
tWRP	Setup time, W high before RAS low (CBR refresh only)	10		10		10		ns
<sup>t</sup> CAH	Hold time, column address after CAS low	10		15		15		ns
tRHCP	Hold time, RAS high from CAS precharge	35	· · · · · · · · · · · · · · · · · · ·	40		45		ns
<sup>t</sup> DH	Hold time, data after CAS low	10		15		15		ns
t <sub>RAH</sub>	Hold time, row address after RAS low	10		10	·	10		ns
†RCH	Hold time, W high after CAS high (see Note 9)	0		0		0	,	ns
tRRH	Hold time, W high after RAS high (see Note 9)	0		0		0		ns

NOTES: 7. All cycles assume  $t_T = 5$  ns.

8. To assure tpc min, tASC should be ≥ tcp.

9. Either tRRH or tRCH must be satisfied for a read cycle.


SMMS649A - DECEMBER 1994 - REVISED JUNE 1995

### timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'124BBK32F-60 '248CBK32F-60		'124BBK32F-70 '248CBK32F-70		'124BBK32F-80 '248CBK32F-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
₹WCH	Hold time, W low after CAS low	10		15		15		ns
twRH	Hold time, W high after RAS low (CBR refresh only)	10		10		10		ns
tCHR	Delay time, RAS low to CAS high (CBR refresh only)	10		10		10		ns
tCRP	Delay time, CAS high to RAS low	5		5		5		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	5		5		5		ns
tRAD	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns
tRAL	Delay time, column address to RAS high	30		35		40		ns
t <sub>CAL</sub>	Delay time, column address to CAS high	30		35		40		ns
t <sub>RCD</sub>	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	20	60	ns
t <sub>RPC</sub>	Delay time, RAS high to CAS low (CBR only)	0		0		0		ns
tRSH	Delay time, CAS low to RAS high	15		18		20		ns
tREF	Refresh time interval		16		16		16	ms
tT	Transition time	3	30	3	30	3	30	ns

NOTE 10: The maximum value is specified only to assure access time.

### device symbolization (TM124BBK32F illustrated)



YY = Year Code

MM = Month Code

T = Assembly Site Code

-SS = Speed Code

NOTE: Location of symbolization may vary.

SMMS649A - DECEMBER 1994 - REVISED JUNE 1995

### TM497BBK32, TM497BBK32S 4194304 BY 32-BIT DYNAMIC RAM MODULE

SMMS433B - JANUARY 1993 - REVISED JUNE 1995

- Organization . . . 4194304 × 32
- Single 5-V Power Supply (±10% Tolerance)
- 72-Pin Single-in-Line Memory Module (SIMM) for Use With Sockets
- Utilizes Eight 16-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Long Refresh Period
   32 ms (2048 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Common CAS Control for Eight Common Data-in and Data-Out Lines in Four Blocks
- Enhanced Page Mode Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh

- Presence Detect
- Performance Ranges:

	ACCESS TIME *TRAC (MAX)	ACCESS TIME tAA (MAX)	ACCESS TIME CAC (MAX)	READ OR WRITE CYCLE (MIN)
'497BBK32-60	60 ns	30 ns	15 ns	110 ns
'497BBK32-70	70 ns	35 ns	18 ns	130 ns
'497BBK32-80	80 ns	40 ns	20 ns	150 ns

- Low Power Dissipation
- Operating Free-Air-Temperature Range 0°C to 70°C
- Gold-Tabbed Version Available:<sup>†</sup> TM497BBK32
- Tin-Lead (Solder) Tabbed Version Available: TM497BBK32S

#### description

The TM497BBK32 is a 16M-byte dynamic random-access memory (DRAM) organized as four times 4194304 × 8 in a 72-pin leadless single-in-line memory module (SIMM). The SIMM is composed of eight TMS417400DJ, 4194304 × 4-bit DRAMs, each in 24/26-lead plastic small-outline J-lead (SOJ) packages mounted on a substrate with decoupling capacitors. The TMS417400DJ is described in the TMS417400 data sheet.

The TM497BBK32 SIMM is available in the single-sided BK leadless module for use with sockets. The TM497BBK32 SIMM features RAS access times of 60 ns, 70 ns, and 80 ns. This device is characterized for operation from 0°C to 70°C.

#### operation

The TM497BBK32 operates as eight TMS417400DJs connected as shown in the functional block diagram and Table 1. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.

#### refresh

The refresh period is extended to 32 ms and, during this period, each of the 2048 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

#### power up


PRODUCTION DATA information is current as of publication data. Products conform to specifications per the terms of Toxas instruments standard warranty. Production processing does not necessarily include

To achieve proper operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after full  $V_{CC}$  level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only or CBR) cycle.

<sup>†</sup> Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.



## **BK SINGLE-IN-LINE PACKAGE** (TOP VIEW) $\pm$ VSS DQ0 DQ16 DQ16 DQ17 DQ17 DQ18 DQ3 DQ18 DQ3 DQ18 VCC A0 A1 A2 A3 A4 A5 A6 A10 DQ4 DQ18 DQ18 DQ18 DQ18 DQ18 A7 NC VCC A8 A9 NC PASS NC NC NC NC 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 55 55 60 61 62 63 64 66 66 66 67 68 69 70 71 72 (+)



PIN N	OMENCLATURE
A0-A10	Address Inputs
CAS0-CAS3	Column-Address Strobe
DQ0-DQ31	Data In/Data Out
NC	No Connection
PD1-PD4	Presence Detects
RASO, RAS2	Row-Address Strobe
Vcc	5-V Supply
VSS	Ground
W	Write Enable

		PRESENC	E DETECT	V		
SIGNAI (PIN)	L .	PD1 (67)	PD2 (68)	PD3 (69)	PD4 (70)	
	80 ns	80 ns V <sub>SS</sub>	VSS	NC	NC	VSS
TM497BBK32	70 ns	VSS	NC	VSS	NC	
	60 ns	Vss	NC	NC	NC	

DYNAMIC RAM MODULE SMMS433B - JANUARY 1993 - REVISED JUNE 1995

**Table 1. Connection Table** 

DATA BLOCK	RASx	CASx
DQ0-DQ7	RASO	CAS0
DQ8-DQ15	RAS0	CAS1
DQ16-DQ23	RAS2	CAS2
DQ24-DQ31	RAS2	CAS3


### single-in-line memory module and components

PC substrate: 1,27 ± 0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for TM497BBK32: Nickel plate and gold plate over copper Contact area for TM497BBK32S: Nickel plate and tin-lead over copper

### functional block diagram



TM497BBK32, TM497BBK32S 4194304 BY 32-BIT

SMMS433B - JANUARY 1993 - REVISED JUNE 1995

absolute maximum ratings over operating free-air temperature range (unless oth	erwise noted)†
Supply voltage range, V <sub>CC</sub> (see Note 1)	1 V to 7 V
Voltage range on any pin (see Note 1)	1 V to 7 V
Short-circuit output current	50 mA
Power dissipation	8 W
Operating free-air temperature range, T <sub>A</sub>	
Storage temperature range, T <sub>stg</sub>	

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	>
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1	-	0.8	٧
TA	Operating free-air temperature	0		70	ပ္

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	DADAMETED		'497BB	K32-60	'497BBI	K32-70	'497BBI	<b>&lt;32-80</b>	11617	
PARAMETER		TEST CONDITIONS‡	MIN MAX		MIN MAX		MIN MAX		UNIT	
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		٧	
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧	
lį ,	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All others = 0 V to V <sub>CC</sub>		± 80		± 80		± 80	μА	
ю	Output current (leakage)	$\frac{V_{CC}}{CAS} = 5.5 \text{ V},  V_{O} = 0 \text{ V to V}_{CC},$		± 10		± 10	-	± 10	μΑ	
lCC1	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		880		800		720	mA	
	Observation	V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high		16		16		16	mA	
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high		8		8		8	mA	
lCC3	Average refresh current (RAS only or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR)		880		800		720	mA	
ICC4	Average page current (see Note 4)	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = MIN, RAS low, CAS cycling		560		480		400	mA	

For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

<sup>4.</sup> Measured with a maximum of one address change while CAS = VIH

### TM497BBK32, TM497BBK32S 4194304 BY 32-BIT DYNAMIC RAM MODULE

SMMS433B - JANUARY 1993 - REVISED JUNE 1995

### capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	Control of the second	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs			40	pF
C <sub>i(R)</sub>	Input capacitance, RAS inputs			28	pF
C <sub>i(C)</sub>	Input capacitance, CAS inputs			14	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input			56	pF
C <sub>o(DQ)</sub>	Output capacitance on DQ pins		100	7	pF

NOTE 5:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ , and the bias on pins under test is 0 V.

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	'497BB	K32-60	'497BB	K32-70	'497BBI	<b>&lt;32-80</b>	UNIT
	FANAMETEN		MAX	MIN	MAX	MIN	MAX	UNII
tAA	Access time from column address		30		35		40	ns
tCAC	Access time from CAS low		15		18		20	ns
tCPA	Access time from column precharge		35		40		45	ns
tRAC	Access time from RAS low	1	60		70		80	ns
tCLZ	CAS to output in low-impedance state	0		0	- P	0		ns
tон	Output disable time from start of CAS high	3		3		3		ns
<sup>t</sup> OFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: topp is specified when the output is no longer driven.

### timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'497BBK32-60 MIN MAX		'497BBK32-70 MIN MAX		'497BBK32-80 MIN MAX		
								UNIT
tRC	Cycle time, random read or write (see Note 7)	110		130		150		ns
tPC	Cycle time, page-mode read or write (see Notes 7 and 8)	40	and a	45	Yes Dist	50		ns
tRASP .	Pulse duration, page-mode, RAS low	60	100 000	70	100 000	80	100 000	ns
tRAS	Pulse duration, non-page-mode, RAS low	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	.18	10 000	20	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
twp	Pulse duration, W low	10		10	61, 1	10		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
tASR	Setup time, row address before RAS low	0		0		. 0		ns
tps	Setup time, data before CAS low	0		0		0	11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ns
tRCS	Setup time, W high before CAS low	0		0		0	a service Veneral control	ns
tcwL	Setup time, W-low before CAS high	15		18		20		ns
tRWL	Setup time, W-low before RAS high	15		18		20		ns
twcs	Setup time, W-low before CAS low	0	i, wij	0		0		ns
tWRP	Setup time, W-high before RAS low (CBR refresh only)	10		10		10		ns

NOTES: 7. All cycles assume  $t_T = 5$  ns.

8. To assure tpc min, tASC should be ≥ tcp.


SMMS433B - JANUARY 1993 - REVISED JUNE 1995

### timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'497BBI	K32-60	'497BB	K32-70	'497BB	K32-80	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> CAH	Hold time, column address after CAS low	10		15		15		ns
tRHCP.	Hold time, RAS high from CAS precharge	35		40		45		ns
<sup>t</sup> DH	Hold time, data after CAS low	10		15		15		ns
t <sub>RAH</sub>	Hold time, row address after RAS low	10		10		10		ns
<sup>t</sup> RCH	Hold time, W high after CAS high (see Note 9)	0		0		0		ns
t <sub>RRH</sub>	Hold time, W high after RAS high (see Note 9)	0	-	0		0		ns
tWCH -	Hold time, ₩ low after CAS low	10		15		15		ns
tWRH	Hold time, $\overline{W}$ high after $\overline{RAS}$ low (CBR refresh only)	10		10		10		∵ ∕ns
tCHR	Delay time, RAS low to CAS high (CBR refresh only)	10		10		10		ns
tCRP	Delay time, CAS high to RAS low	5		5		5		ns
t <sub>CSH</sub>	Delay time, RAS low to CAS high	60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	5		- 5		5		ns
t <sub>RAD</sub>	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns
t <sub>RAL</sub>	Delay time, column address to RAS high	30		35		40		ns
<sup>t</sup> CAL	Delay time, column address to CAS high	30		35		40		ns
tRCD	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	20	60	ns
tRPC	Delay time, RAS high to CAS low (CBR only)	0		0		0		ns
tRSH	Delay time, CAS low to RAS high	15		18		20		ns
t <sub>REF</sub>	Refresh time interval		32		32		32	ms
tŢ	Transition time	3	30	3	30	3	30	ns

- 9. Either tRRH or tRCH must be satisfied for a read cycle.
- 10. The maximum value is specified only to assure access time.

### device symbolization



YY = Year Code

MM = Month Code

T = Assembly Site Code

-SS = Speed Code

NOTE: The location of the part number may vary.

### TM497BBK32, TM497BBK32S 4194304 BY 32-BIT DYNAMIC RAM MODULE SMMS433B - JANUARY 1993 - REVISED JUNE 1995

### TM893CBK32, TM893CBK32S 8388608 BY 32-BIT DYNAMIC RAM MODULE

SMMS652A - FEBRUARY 1995 - REVISED JUNE 1995

- Organization TM893CBK32...8388608 x 32 Bit
- Single 5-V Power Supply (±10% Tolerance)
- 72-Pin, Leadless Single In-Line Memory Module (SIMM) for Use With Sockets
- TM893CBK32 Utilizes Sixteen 16-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Long Refresh Period
   32 ms (2048 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Common CAS Control for Eight Common Data-in and Data-Out Lines in Four Blocks
- Enhanced Page-Mode Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh

- Presence Detect
- Performance Ranges:

	ACCESS TIME trac	ACCESS TIME <sup>t</sup> AA	ACCESS TIME tCAC	READ OR WRITE CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'893CBK32-60	60 ns	30 ns	15 ns	110 ns
'893CBK32-70	70 ns	35 ns	18 ns	130 ns
'893CBK32-80	80 ns	40 ns	20 ns	150 ns

- Low Power Dissipation
- Operating Free-Air-Temperature Range 0°C to 70°C
- Gold-Tabbed Versions Available:<sup>†</sup> TM893CBK32
- Tin-Lead (Solder) Tabbed Versions Available: TM893CBK32S

#### description

The TM893CBK32 is a 32-megabyte, dynamic random-access memory organized as four times 8388608 × 8 bits in a 72-pin, leadless single in-line memory module (SIMM). The SIMM is composed of 16 TMS417400DJ, 4194304 × 4-bit dynamic RAMs, each in 24/26-lead plastic small-outline J-lead (SOJ) packages mounted on a substrate with decoupling capacitors. The TMS417400DJ is described in the TMS417400 data sheet. The TM893CBK32 SIMM is available in the double-sided BK leadless module for use with sockets.

#### operation

The TM893CBK32 operates as sixteen TMS417400DJs connected as shown in the functional block diagram and Table 1. The common I/O feature dictates the use of early-write cycles to prevent contention on D and Q.

#### refresh


The refresh period is extended to  $32 \, \text{ms}$ , and during this period each of the 2048 rows must be strobed with  $\overline{\text{RAS}}$  to retain data. To conserve power,  $\overline{\text{CAS}}$  can remain high during the refresh sequence.


#### power up

To achieve proper operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after full V<sub>CC</sub> level is achieved. These eight initialization cycles must include at least one refresh (RAS-only or CBR) cycle.

<sup>†</sup>Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.







#### TM893CBK32 (SIDE VIEW)



#### PIN NOMENCLATURE

A0-A10	Address Inputs
CASO-CAS3	Column-Address Strobe
DQ0-DQ31	Data In/Data Out
NC	No Connection
PD1-PD4	Presence Detects
RASO-RAS3	Row-Address Strobe
Vcc	5-V Supply
VSS	Ground
w	Write Enable

PRESENCE DETECT											
SIGNAL (F	PIN)	PD1 (67)	PD2 (68)	PD3 (69)	PD4 (70)						
	80 ns	NC	VSS	NC	VSS						
TM893CBK32	70 ns	NC	Vss	Vss	NC						
	60 ns	NC	Vss	NC	NC						

**Table 1. Connection Table** 

DATA BLOCK	RA	Sx	CASx
DAIA BLOCK	SIDE 1	SIDE 2	CASX
DQ0-DQ7	RAS0	RAS1	CAS0
DQ8-DQ15	RAS0	RAS1	CAS1
DQ16-DQ23	RAS2	RAS3	CAS2
DQ24-DQ31	RAS2	RAS3	CAS3


### single in-line memory module and components

PC substrate: 1,27 ± 0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic


Contact area for TM893CBK32: Nickel plate and gold plate over copper Contact area for TM893CBK32S: Nickel plate and tin-lead over copper

#### functional block diagram (side 1)



TM893CBK32, TM893CBK32S 8388608 BY 32-BIT DYNAMIC RAM MODULE SMMS682A - FEBRUARY 1995 - REVISED JUNE 1

### functional block diagram (side 2)



SMMS652A - FEBRUARY 1995 - REVISED JUNE 1995

absolute maximum ratings over operating free-air temperature range (	unless otherwise noted)†
Voltage range on V <sub>CC</sub> (see Note 1)	– 1 V to 7 V
Voltage range on any pin (see Note 1)	
Short-circuit output current	50 mA
Power dissipation (TM893CBK32)	
Operating free-air temperature range, TA	
Storage temperature range, T <sub>stg</sub>	

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	<b>V</b>
VIH	High-level input voltage	2.4		6.5	٧
۷ <sub>IL</sub>	Low-level input voltage (see Note 2)	-1		0.8	٧
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	ARAMETER TEST CONDITIONS		'893BBK32-60 MIN MAX		K32-70	'893BBK32-80		UNIT
PARAMETER		TEST CONDITIONS	MIN			MIN MAX		MAX	UNII
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V
կ	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All others = 0 V to V <sub>CC</sub>		±20		±20		±20	μΑ
ю	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}} = 5.5 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V to V}_{CC},$		±20		± 20		± 20	μΑ
ICC1	Read or write cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		896		816		736	mA
laas	Standby current	V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high		32		32	-	32	mA
ICC2		V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high		16		16		16	mA
ICC3	Average refresh current (RAS only or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR)		1760		1600		1440	mA
ICC4	Average page current (see Note 4)	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = Minimum, RAS low, CAS cycling		576		496		416	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

<sup>4.</sup> Measured with a maximum of one address change while CAS = VIH

### TM893CBK32, TM893CBK32S 8388608 BY 32-BIT DYNAMIC RAM MODULE

SMMS652A - FEBRUARY 1995 - REVISED JUNE 1995

### capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

		DADAMETED	'893CBK32	UNIT	
		PARAMETER	MIN MAX	UNII	
C <sub>i(A)</sub>	Input capacitance, A0-A10			80	pF
C <sub>i(R)</sub>	Input capacitance, RAS inputs			28	pF
C <sub>i(C)</sub>	Input capacitance, CAS inputs			28	pF
C <sub>i(W)</sub>	Input capacitance, W			112	pF
Co(DQ)	Output capacitance on DQ pins	and the second second		14	pF

NOTE 5:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  and the bias on pins under test is 0 V.

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		'893CBK32-60		'893CBK32-70		'893CBK32-80	
			MAX	MIN	MAX	MIN	MAX	UNIT
tAA	Access time from column-address		30		35		.40	ns
t <sub>CAC</sub>	Access time from CAS low		15		18		20	ns
<sup>t</sup> CPA	Access time from column precharge		35		40		45	ns
tRAC	Access time from RAS low		. 60		70		80	ns
tCLZ	CAS to output in the low-impedance state	0		0		0		ns
tон	Output disable from start of CAS high	3		3		3		ns
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	- 0	20	ns

NOTE 6: topp is specified when the output is no longer driven.

### timing requirements over recommended ranges of supply voltage and operating free-air temperature

			'893CBK32-60		'893CBK32-70		'893CBK32-80	
			MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>RC</sub>	Cycle time, random read or write (see Note 7)	110		130		150		ns
<sup>t</sup> PC	Cycle time, page-mode read or write (see Notes 7 and 8)	40		45		50		ns
<sup>t</sup> RASP	Pulse duration, page mode, RAS low	60	100 000	70	100 000	80	100 000	ns
t <sub>RAS</sub>	Pulse duration, nonpage mode, RAS low	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
<sup>t</sup> CP	Pulse duration, CAS high (precharge)	10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
tWP	Pulse duration, W low	10		10	* 1	10		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
<sup>t</sup> ASR	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data before CAS low	0		0		0		ns
t <sub>RCS</sub>	Setup time, W high before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	15		18		20	`	ns
tRWL	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, W low before (precharge) CAS low	0		0		0		ns
twRP	Setup time, W high before RAS low (CBR refresh only)	10		. 10		-10		ns

NOTES: 7. All cycles assume  $t_T = 5$  ns.

8. To assure tpc min, tASC should be ≥ tcp.



SMMS652A - FEBRUARY 1995 - REVISED JUNE 1995

### timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

		'893CB	'893CBK32-60		K32-70	'893CBI	K32-80	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
<sup>t</sup> CAH	Hold time, column address after CAS low	10		15		15		ns
<sup>t</sup> DH	Hold time, data after $\overline{\sf CAS}$ and $\overline{\sf W}$ low	10		15		15		ns
t <sub>RAH</sub>	Hold time, row address after RAS low	10		10		10		ns
tRCH .	Hold time, W high after CAS high (see Note 9)	0		0		0		ns
tRRH	Hold time, W high after RAS high (see Note 9)	0		0		0		ns
<b>tRHCP</b>	Hold time, RAS high from CAS precharge	35		40		45		ns
tWCH	Hold time, W low after CAS low	10		15		15		ns
twRH	Hold time, W high after RAS low (CBR refresh only)	10		10		10		ns
t <sub>CHR</sub>	Delay time, RAS low to CAS high (CBR refresh only)	10		10		10		ns
tCRP	Delay time, CAS high to RAS low	5		5		5		ns
tcsH	Delay time, RAS low to CAS high	60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	5		5		5		ns
t <sub>RAD</sub>	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns
<sup>t</sup> RAL	Delay time, column address to RAS high	30		35		40		ns
<sup>t</sup> CAL	Delay time, column address to CAS high	30		35		40		ns
tRCD	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	20	60	ns
<sup>t</sup> RPC	Delay time, RAS high to CAS low (CBR refresh only)	0		0		0		ns
<sup>t</sup> RSH	Delay time, CAS low to RAS high	15		18		20		ns
t <sub>REF</sub>	Refresh time interval		32		32		32	ms
ŧΤ	Transition time	3	30	3	30	3	30	ns

NOTES: 9. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.

10. The maximum value is specified only to assure access time.

# TM893CBK32, TM893CBK32S 8388608 BY 32-BIT DYNAMIC RAM MODULE SMMS652A - FEBRUARY 1995 - REVISED JUNE 1995



### TM124MBK36B, TM124MBK36R 1048576 BY 36-BIT TM248NBK36B, TM248NBK36R 2097152 BY 36-BIT DYNAMIC RAM MODULE

SMMS137E - JANUARY 1991 - REVISEDJUNE 1995

- Organization TM124MBK36B . . . 1 048 576 × 36 TM248NBK36B . . . 2 097 152 × 36
- Single 5-V Power Supply (±10% Tolerance)
- 72-pin Leadless Single In-Line Memory Module (SIMM) for Use With Sockets
- TM124MBK36B—Utilizes Eight 4-Megabit **DRAMs in Plastic Small-Outline J-Lead** (SOJ) Packages and One 4-Megabit Quad-CAS DRAM in a Plastic Small-Outline J-Lead (SOJ) Package
- TM248NBK36B--Utilizes Sixteen 4-Megabit **DRAMs in Plastic Small-Outline J-Lead** (SOJ) Packages and Two 4-Megabit Quad-CAS DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Long Refresh Period 16 ms (1024 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Common CAS Control for Nine Common Data-In and Data-Out Lines, in Four Blocks
- Enhanced Page Mode Operation with CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh

- Presence Detect
- Performance Ranges:

	ACCESS TIME	ACCESS TIME	ACCESS TIME	READ OR
	trac	t <sub>AA</sub>	tCAC	WRITE
	(MAX)	(MAX)	(MAX)	CYCLE (MIN)
'124MBK36B-60	60 ns	30 ns	15 ns	110 ns
'124MBK36B-70	70 ns	35 ns	18 ns	130 ns
'124MBK36B-80	80 ns	40 ns	20 ns	150 ns
'248NBK36B-60	60 ns	30 ns	15 ns	110 ns
'248NBK36B-70	70 ns	35 ns	18 ns	130 ns
'248NBK36B-80	80 ns	40 ns	20 ns	150 ns

- Low Power Dissipation
- Operating Free-Air Temperature Range 0°C to 70°C
- Gold-Tabbed Versions Available:†
  - TM124MBK36B
  - TM248NBK36B
- Tin-Lead (Solder) Tabbed Versions Available:
  - TM124MBK36R
  - TM248NBK36R

#### description

#### **TM124MBK36B**

The TM124MBK36B is a dynamic random-access memory (DRAM) organized as four times 1 048 576 x 9 (bit 9 is generally used for parity) in a 72-pin leadless single in-line memory module (SIMM). The SIMM is composed of eight TMS44400DJ. 1 048 576 x 4-bit DRAMs, each in 20/26-lead plastic small-outline J-lead packages (SOJs), and one TMS44460DJ, 1 048 576 × 4-bit Quad-CAS DRAM in a 24/26-lead plastic small-outline J-lead package (SOJ), mounted on a substrate with decoupling capacitors. Each TMS44400DJ and TMS44460DJ is described in the TMS44400 or TMS44460 data sheet, respectively.

The TM124MBK36B is available in the single-sided BK leadless module for use with sockets.

The TM124MBK36B features RAS access times of 60 ns, 70 ns, and 80 ns. This device is rated for operation from 0°C to 70°C.

#### TM248NBK36B

The TM248NBK36B is a DRAM organized as four times 2 097 152 x 9 (bit 9 is generally used for parity) in a 72-pin leadless SIMM. The SIMM is composed of sixteen TMS44400DJ, 1 048 576 x 4-bit DRAMs, each in 20/26-lead plastic small-outline J-lead packages (SOJs), and two TMS44460DJ, 1 048 576 × 4-bit Quad-CAS DRAMs, each in a 24/26-lead plastic small-outline J-lead package (SOJ), mounted on a substrate with decoupling capacitors. Each TMS44400DJ and TMS44460DJ is described in the TMS44400 and TMS44460 data sheet, respectively.

<sup>†</sup> Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.



## TM124MBK36B, TM124MBK36R 1048576 BY 36-BIT TM248NBK36B, TM248NBK36R 2097152 BY 36-BIT DYNAMIC RAM MODULE

SMMS137E - JANUARY 1991 - REVISEDJUNE 1995

#### TM248NBK36B (continued)

The TM124NBK36B is available in the double-sided BK leadless module for use with sockets.

The TM124NBK36B features RAS access times of 60 ns, 70 ns, and 80 ns. This device is rated for operation from 0°C to 70°C

#### operation


#### **TM124MBK36B**

The TM124MBK36B operates as eight TMS444400DJs and one TMS44460DJ connected as shown in the functional block diagram and Table 1. The parity bits are provided by the TMS44460DJ and are controlled by RAS2. To ensure proper parity bit operation all memory accesses should include a RAS2 pulse. Refer to the TMS44400 and TMS44460 data sheets for details of operation. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.

#### TM248NBK36B

The TM248NBK36B operates as sixteen TMS44400DJs and two TMS44460DJs connected as shown in the functional block diagram and Table 1. The parity bits are provided by the TMS44460DJ and are controlled by RAS2 on side 1 and RAS3 on side 2. To ensure proper parity bit operation, all memory accesses should include a RAS2 or RAS3 pulse. Refer to the TMS44400 and TMS44460 data sheets for details of operation. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.

# TM124MBK36B, TM124MBK36R 1048576 BY 36-BIT TM248NBK36B, TM248NBK36R 2097152 BY 36-BIT DYNAMIC RAM MODULE SMMS137E-JANUARY 1991-REVISEDJUNE 1995



### TM124MBK36B, TM124MBK36R 1048576 BY 36-BIT TM248NBK36B, TM248NBK36R 2097152 BY 36-BIT DYNAMIC RAM MODULE SMMS137E - JANUARY 1991 - REVISEDJUNE 1995

**Table 1. Connection Table** 

DATA BLOOK	RA	CASx			
DATA BLOCK	SIDE 1	SIDE 2 <sup>†</sup>	CASX		
DQ0-DQ7	RASO	RAS1	CASO		
DQ8	RAS2	RAS3	CASO		
DQ9-DQ16	RASO	RAS1	CAS1		
DQ17	RAS2	RAS3	CAS1		
DQ18-DQ25	RAS2	RAS3	CAS2		
DQ26	RAS2	RAS3	CAS2		
DQ27-DQ34	RAS2	RAS3	CAS3		
DQ35	RAS2	RAS3	CAS3		

<sup>†</sup> Side 2 applies to the TM248NBK36B only.


#### single-in-line memory module and components

PC substrate: 1,27 ± 0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage


Bypass capacitors: Multilayer ceramic

Contact area for TM124MBK36B and TM248NBK36B: Nickel plate and gold plate over copper Contact area for TM124MBK36R and TM248NBK36R: Nickel plate and tin-lead over copper

### functional block diagram (TM124MBK36B and TM248NBK36B, side 1)



### functional block diagram (TM248NBK36B, side 2)



### TM124MBK36B, TM124MBK36R 1048576 BY 36-BIT TM248NBK36B, TM248NBK36R 2097152 BY 36-BIT DYNAMIC RAM MODULE

SMMS137E - JANUARY 1991 - REVISEDJUNE 1995

absolute maximum ratings over operating free-air temperature range (unless of	therwise noted)†
Voltage range on any pin (see Note 1)	
Voltage range on V <sub>CC</sub> (see Note 1)	1 V to 7 V
Short-circuit output current	50 mA
Power dissipation	9 W
Operating free-air temperature range, TA	0°C to 70°C
Storage temperature range, T <sub>stg</sub>	55°C to 125°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	- 1		0.8	٧
TA	Operating free-air temperature	.0		70	ပ္

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			'124MBK	36B-60	'124MBK36B-70	'124MBK36B-80	
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN MAX	MIN MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4	2.4	V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4	0.4	0.4	٧
lį .	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All other pins = 0 V to V <sub>CC</sub>		± 10	± 10	± 10	μА
ю	Output current (leakage)	$\frac{V_{CC}}{CAS}$ high		± 10	± 10	± 10	μА
lcc1	Read or write cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		945	810	720	mA
•		After 1 memory cycle, RAS and CAS high, VIH = 2.4 V (TTL)		18	18	18	mA
ICC2 Standby	Standby current	After 1 memory cycle, RAS and CAS high, VIH = VCC - 0.2 V (CMOS)		9	9	9	mA
ICC3	Average refresh current (RAS only or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		945	810	720	mA
ICC4	Average page current (see Note 4)	VCC = 5.5 V, tpC = minimum,  RAS low, CAS cycling		810	720	630	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

4. Measured with a maximum of one address change while CAS = VIH



### TM124MBK36B, TM124MBK36R 1048576 BY 36-BIT TM248NBK36B, TM248NBK36R 2097152 BY 36-BIT DYNAMIC RAM MODULE SMMS137E - JANUARY 1991 - REVISEDJUNE 1995

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			'248NBK	36B-60	'248NBK	36B-70	'248NBK	UNIT	
	PARAMETER	TEST CONDITIONS	MIN MAX		MIN MAX		MIN	MAX	וואט
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		<b>v</b>
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
lį.	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All other pins = 0 V to V <sub>CC</sub>		± 20		± 20		± 20	μА
ю	Output current (leakage)	$\frac{\text{V}_{\text{CC}}}{\text{CAS}} = 5.5 \text{ V}, \qquad \text{V}_{\text{O}} = 0 \text{ V to V}_{\text{CC}},$		± 20		± 20		± 20	μА
ICC1	Read or write cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		963		828		738	mA
		After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> = 2.4 V (TTL)		36		36	1:	36	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = VCC - 0.2 V (CMOS)		18		18		18	mA
lcc3	Average refresh current (RAS only or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)	<u>-</u>	1890		1620		1440	mA
ICC4	Average page current (see Note 4)	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = minimum, RAS low, CAS cycling		828		738		648	mA

NOTES: 3. Measured with a maximum of one address change while RAS = VIL

### capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

		'124MBK36B		'248NBK36B	UNIT
	PARAMEIER	MIN	MAX	MIN MAX	UNII
C <sub>i(A)</sub>	Input capacitance, A0-A9		45	90	pF
C <sub>i(R)</sub>	Input capacitance, RAS		35	35	pF
C <sub>i(C)</sub>	Input capacitance, CAS		21	42	pF
C <sub>i(W)</sub>	Input capacitance, $\overline{W}$		63	126	pF
C <sub>o(DQ)</sub>	Output capacitance on DQ pins		7.	14	pF

NOTE 5:  $V_{CC} = 5 V \pm 0.5 V$  and the bias on pins under test is 0 V.

<sup>4.</sup> Measured with a maximum of one address change while CAS = VIH

SMMS137E - JANUARY 1991 - REVISEDJUNE 1995

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		36B-60 36B-60	'124MBK '248NBK		'124MBK '248NBK	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	
†CAC	Access time from CAS low		15		18		20	ns
tAA	Access time from column address		30		35		40	ns
t <sub>RAC</sub>	Access time from RAS low		60		70		. 80	ns
t <sub>CPA</sub>	Access time from column precharge		35		40		45	ns
tCLZ	CAS to output in low impedance	0		0		0		ns
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: topp is specified when the output is no longer driven.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

		, , , , , , , , , , , , , , , , , , , ,	K36B-60 K36B-60		K36B-70 K36B-70		K36B-80 K36B-80	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Cycle time, random read or write (see Note 7)	110		130		150		ns
<sup>t</sup> RWC	Cycle time, read write	130		153		175		ns
t <sub>PC</sub>	Cycle time, page-mode read or write (see Note 8)	40		45	The second second	50		ns
tRASP	Pulse duration, page mode, RAS low	60	100 000	70	100 000	80	100 000	ns
tRAS	Pulse duration, nonpage mode, RAS low	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
tCP	Pulse duration, CAS high	10		- 10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
tWP	Pulse duration, write	15		15	tight.is	15		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data	0		0		0		ns
tRCS	Setup time, read before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	15		18		20		ns
<sup>t</sup> RWL	Setup time, W low before RAS high	15	······································	18		20		ns
twcs	Setup time, W low before CAS low	0		0		0		ns
twsR	Setup time, W high (see Note 9)	10		10		10		ns

NOTES: 7. All cycles assume  $t_T = 5$  ns.

8. To assure tpc min, tASC should be ≥ 5 ns.

9. CBR refresh only



SMMS137E - JANUARY 1991 - REVISEDJUNE 1995


# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'124MBK		'124MBK '248NBK		'124MBK36B-80 '248NBK36B-80		UNIT
	<u> 사람은 하늘 보는 것</u> 보고 있는 것이 없는 것이 없는 것이다.	MIN	MAX	MIN	MAX	MIN	MAX	
tCAH	Hold time, column address after CAS low	10		15		15		ns
tDHR	Hold time, data after RAS low (see Note 10)	50		55	. 7 1 4	60		ns
<sup>t</sup> DH	Hold time, data	10		15		15		ns
tAR .	Hold time, column address after RAS low (see Note 10)	50		55	alija ja si	60		ns
tCLCH	Hold time, CAS low to CAS high	5		5		5		ns
trah .	Hold time, row address after RAS low	. 10		10		10		ns
tRCH .	Hold time, read after CAS high (see Note 11)	0		0		0		ns
trrh	Hold time, read after RAS high (see Note 11)	0	,	0		0		ns
₩CH	Hold time, write after CAS low	15		15		15		ns
twcr	Hold time, write after RAS low (see Note 10)	50		55		60		ns
twhr.	Hold time, ₩ high (see Note 9)	10		10		10		ns
tCHR	Delay time, RAS low to CAS high (see Note 9)	15		15		20		ns
tCRP	Delay time, CAS high to RAS low	.0	1. 7	0		0		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		ns
<sup>t</sup> CSR	Delay time, CAS low to RAS low (see Note 9)	10		10		10		ns
trad .	Delay time, RAS low to column address (see Note 12)	15	30	15	35	15	40	ns
†RAL	Delay time, column address to RAS high	30		35		40		ns
tCAL.	Delay time, column address to CAS high	30		35		40		ns
†RCD	Delay time, RAS low to CAS low (see Note 12)	20	45	20	52	20	60	ns
tRPC	Delay time, RAS high to CAS low (see Note 9)	0		0		0		ns
tRSH	Delay time, CAS low to RAS high	15		18		20		ns
<sup>t</sup> REF	Refresh time interval		16		16		16	ms
tŢ	Transition time	2	50	2	50	2	50	ns

NOTES: 9. CBR refresh only

- 10. The minimum value is measured when tRCD is set to tRCD min as a reference.
- 11. Either tRRH or tRCH must be satisfied for a read cycle.
- 12. The maximum value is specified only to assure access time.

### device symbolization (TM124MBK36B illustrated)



YY = Year Code

MM = Month Code

T = Assembly Site Code

-SS = Speed Code

NOTE: Location of symbolization may vary.



SMMS650A - APRIL 1995 - REVISED JUNE 1995

- Organization
   TM124MBK36F...1 048 576 x 36
   TM248NBK36F...2 097 152 x 36
- Single 5-V Power Supply (±10% Tolerance)
- 72-Pin Single-In-Line Memory Module (SIMM) for Use With Socket
- TM124MBK36F Utilizes Two 16-Megabit and One 4-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- TM248NBK36F Utilizes Four 16-Megabit and Two 4-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Long Refresh Period . . . 16 ms (1024 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Common CAS Control for Nine Common Data-in and Data-Out Lines in Four Blocks
- Enhanced Page-Mode Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh

- Presence Detect
- Performance Ranges:

ACCESS TIME TRAC	ACCESS TIME tAA	ACCESS TIME CAC	READ OR WRITE
(MAX)	(MAX)	(MAX)	CYCLE (MIN)
60 ns	30 ns	15 ns	110 ns
70 ns	35 ns	18 ns	130 ns
80 ns	40 ns	20 ns	150 ns
60 ns	30 ns	15 ns	110 ns
70 ns	35 ns	18 ns	130 ns
80 ns	40 ns	20 ns	150 ns
	TIME tRAC (MAX) 60 ns 70 ns 60 ns 70 ns	TIME TIME TAA  (MAX) (MAX) 0 60 ns 30 ns 0 70 ns 35 ns 0 80 ns 40 ns 60 ns 30 ns 70 ns 35 ns	TIME TIME TIME TAA TCAC  (MAX) (MAX) (MAX)  60 ns 30 ns 15 ns  70 ns 35 ns 18 ns  80 ns 40 ns 20 ns  60 ns 30 ns 15 ns  70 ns 35 ns 18 ns

- Low Power Dissipation
- Operating Free-Air Temperature Range: 0°C to 70°C
- Gold-Tabbed Versions Available:<sup>†</sup>
  - TM124MBK36F
  - TM248NBK36F
- Tin-Lead (Solder) Tabbed Versions Available:
  - TM124MBK36U
  - TM248NBK36U

### description

### TM124MBK36F

The TM124MBK36F is a 4-MByte dynamic random-access memory (DRAM) organized as four times  $1048576 \times 9$  in a 72-pin single-in-line memory module (SIMM). The SIMM is composed of two TMS418160DZ,  $1048576 \times 16$ -bit dynamic RAMs, each in a 42-lead plastic small-outline J-lead (SOJ) package and one TMS44460DJ,  $1048576 \times 4$ -bit DRAM in a 24/26-lead plastic small-outline J-lead (SOJ) package mounted on a substrate with decoupling capacitors. The TMS418160DZ and TMS44460DJ are described in the TMS418160 and TMS44460 data sheets, respectively. The TM124MBK36F SIMM is available in the single-sided BK leadless module for use with sockets.

### TM248NBK36F


The TM248NBK36F is an 8-MByte DRAM organized as four times 2097152 × 9 in a 72-pin single-in-line memory module (SIMM). The SIMM is composed of four TMS418160DZ, 1 048 576 × 16-bit dynamic RAMs, each in a 42-lead plastic small-outline J-lead (SOJ) package and two TMS44460DJ, 1 048576 × 4-bit DRAMs, each in a 24/26-lead plastic small-outline (SOJ) package mounted on a substrate with decoupling capacitors. The TMS418160DZ and TMS44460DJ are described in the TMS418160 and TMS44460 data sheets, respectively. The TM248NBK36F SIMM is available in the double-sided BK leadless module for use with sockets.

### operation

The TM124MBK36F operates as two TMS418160DZs and one TMS44460DJ connected as shown in the functional block diagram and Table 1. The TM248NBK36F operates as four TMS418160DZs and two TMS44460DJs connected as shown in the functional block diagram and Table 1. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.

† Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.

TEXAS INSTRUMENTS Copyright @ 1995, Texas Instruments Incorporated





PD4 (70)

Vss

NC

NC

Vss

NC

NC

SMMS650A - APRIL 1995 - REVISED JUNE 1995

**Table 1. Connection Table** 

DATA BLOCK	RA	.Sx	
DAIA BLOCK	SIDE 1	SIDE 2 <sup>†</sup>	CASX
DQ0-DQ7	RAS0	RAS1	CASO
DQ8	RAS2	RAS3	CASO
DQ9-DQ16	RASO	RAS1	CAS1
DQ17	RAS2	RAS3	CAS1
DQ18-DQ25	RAS2	RAS3	CAS2
DQ26	RAS2	RAS3	CAS2
DQ27-DQ34	RAS2	RAS3	CAS3
DQ35	RAS2	RAS3	CAS3

<sup>†</sup> Side 2 applies to the TM248NBK36F only.

### single in-line memory module and components


PC substrate: 1,27  $\pm$  0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic


Contact area for TM124MBK36F and TM248NBK36F: Nickel plate and gold plate over copper Contact area for TM124MBK36U and TM248NBK36U: Nickel plate and tin/lead over copper

SMMS650A - APRIL 1995 - REVISED JUNE 1995

### functional block diagram [TM124MBK36F and TM248NBK36F, side 1]



### functional block diagram [TM248NBK36F, side 2]



SMMS650A - APRIL 1995 - REVISED JUNE 1995

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

	•		•	•	•
Supply voltage rang	e, V <sub>CC</sub> (see No	ite 1)			– 1 V to 7 V
Voltage range on ar	y pin (see Note	1)			– 1 V to 7 V
Short-circuit output	current				50 mA
Power dissipation	TM124MBK3	6F, TM124MBK3	6U		3 W
•	TM248NBK36	6F, TM248NBK36	SU		6W
Operating free-air te	emperature rang	је, Т <sub>А</sub>			0°C to 70°C
Storage temperature	e range, T <sub>eta</sub> .				55°C to 125°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2.4	-	6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	٧
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

3	DADAMETED	TEST CONDITIONS	'124MBK	36F-60	'124MBK	36F-70	'124MBK36F-80		UNIT
1 3 3	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
Vон	High-level output voltage	l <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	l <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
lį:	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All other pins = 0 V to V <sub>CC</sub>	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	± 10		± 10		± 10	μΑ
ю	Output current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_{O} = 0 \text{ V to V}_{CC},$ $\overline{CAS}$ high		± 10		± 10		± 10	μΑ
lCC1	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cycle		285		250		220	mA
المحا	Standby current	V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high		6		6	Nets Daniel Die Grand	6	mA
ICC2		V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high		3	•	3		3	mA
ICC3	Average refresh current (RAS only or CBR)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR)		285		250		220	mA
ICC4	Average page current	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = MIN, RAS low, CAS cycling		250		220		190	mA

SMMS650A - APRIL 1995 - REVISED JUNE 1995

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) $^\dagger$

100	DAMA44555		'248NBK	36F-60	'248NBK	36F-70	'248NBK36F-80		
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = – 5 mA	2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0.4	٧
lj .	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All other pins = 0 V to V <sub>CC</sub>		± 10		± 10		± 10	μΑ
ю	Output current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V to V <sub>CC</sub> , CAS high		± 20		± 20		± 20	μА
lCC1	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		391		256		226	mA .
		V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high		12		12		12	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> − 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high		6		6		6	mA
lCC3	Average refresh current (RAS only or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR)		570		500		440	mA
ICC4	Average page current (see Note 4)	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = MIN,  RAS low, CAS cycling		256		226		196	mA

<sup>†</sup> For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

4. Measured with a maximum of one address change while CAS = VIH

## capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	DADAUFTED		'124MBK36F		'248NBK36F	UNIT
	PARAMETER		MIN	MAX	MIN MAX	UNII
Ci(A)	Input capacitance, address inputs			15	30	pF
		RAS2, RAS3		14	14	ρF
C <sub>i(R)</sub>	input capacitance, HAS inputs	RASO, RAST		7	7	pr
C <sub>i(C)</sub>	Input capacitance, CAS inputs			14	28	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input		100	21	42	pF
C <sub>o(DQ)</sub>	Output capacitance on DQ pins			7	14	pF

NOTE 5: Bias on pins under test is 0 V.

SMMS650A - APRIL 1995 - REVISED JUNE 1995

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		'124MBK36F-60 '248NBK36F-60		'124MBK36F-70 '248NBK36F-70		'124MBK36F-80 '248NBK36F-80	
		MIN	MAX	MIN	MAX	MIN	MAX	
tAA	Access time from column address		30		35		40	ns
†CAC	Access time from CAS low		15		18		20	ns
tRAC	Access time from RAS low		60		70		80	ns
<sup>‡</sup> CPA	Access time from column precharge		35		40		45	ns
tCLZ	CAS to output in low-impedance state	0		0		0		ns
tон	Output disable time from start of CAS high	3		3		3		ns
<sup>t</sup> OFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: topp is specified when the output is no longer driven.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature

			3K36F-60 3K36F-60	'124MBK36F-70 '248NBK36F-70		'124MBK36F-80 '248NBK36F-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> RC	Cycle time, random read or write (see Note 7)	110		130		150		ns
tPC	Cycle time, page-mode read or write (see Notes 7 and 8)	40		45		50		ns
<sup>t</sup> RASP	Pulse duration, page mode, RAS low	60	100 000	70	100 000	80	100 000	ns
t <sub>RAS</sub>	Pulse duration, nonpage mode, RAS low	60	10 000	70	10 000	80	10 000	ns
t <sub>CAS</sub>	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
t <sub>CP</sub>	Pulse duration, CAS high (precharge)	10		10		10		ns
t <sub>RP</sub>	Pulse duration, RAS high (precharge)	40		50		60		ns
tWP	Pulse duration, W low	10		10		10		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data before CAS low	0		0		0		ns
<sup>t</sup> RĊS	Setup time, W high before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	15		18		20		ns
<sup>t</sup> RWL	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, W low before CAS low	0		0		0		ns
tWRP	Setup time, W high before RAS low (CBR refresh only)	10		10		10		ns
<sup>t</sup> CAH	Hold time, column address after CAS low	10		15		15		ns
tRHCP	Hold time, RAS high from CAS precharge	35		40		45		ns
<sup>t</sup> DH	Hold time, data after CAS low	10		15		15		ns
tRAH	Hold time, row address after RAS low	10		. 10		10		ns
tRCH	Hold time, W high after CAS high (see Note 9)	0		0		0		ns
tRRH	Hold time, W high after RAS high (see Note 9)	0		0		0		ns
tWCH	Hold time, W low after CAS low	10		15		15		ns
twRH	Hold time, W high after RAS low (CBR refresh only)	10		10		10		ns

NOTES: 7. All cycles assume  $t_T = 5$  ns.

8. To assure tpc min, tASC should be ≥ tcp.

9. Either tRRH or tRCH must be satisfied for a read cycle.




SMMS650A - APRIL 1995 - REVISED JUNE 1995

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued):

		'124MBK36F-60 '248NBK36F-60		'124MBK36F-70 '248NBK36F-70		'124MBK36F-80 '248NBK36F-80		UNIT
	angline and the control of the contr	MIN	MAX	MIN	MAX	MIN	MAX	
tCHR	Delay time, RAS low to CAS high (CBR refresh only)	10		10		10		ns
tCRP	Delay time, CAS high to RAS low	5		5		5		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	5		5	1	5		ns
t <sub>RAD</sub>	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns
†RAL	Delay time, column address to RAS high	30		35		40		ns
tCAL	Delay time, column address to CAS high	30		35		40		ns
<sup>t</sup> RCD	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	20	60	ns
t <sub>RPC</sub>	Delay time, RAS high to CAS low (CBR only)	0		0		0		ns
tRSH	Delay time, CAS low to RAS high	15		18	. '	20		ns
t <sub>REF</sub>	Refresh time interval		16		16		16	ms
t <sub>T</sub>	Transition time	3	30	. 3	30	3	30	ns

NOTE 10: The maximum value is specified only to assure access time.

### device symbolization (TM124MBK36F illustrated)



YY = Year Code MM = Month Code

T = Assembly Site Code

-SS = Speed Code

NOTE: Location of symbolization may vary.

SMMS138B - MARCH 1992 - REVISED JUNE 1995

- Organization TM124MBK36C...1048576 x 36 TM248NBK36C...2097152 x 36
- Single 5-V Power Supply (±10% Tolerance)
- 72-pin Leadless Single In-Line Memory Module (SIMM)
- TM124MBK36C Utilizes Eight 4-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages and Two 4-Megabit Quad-CAS DRAMs in Plastic SOJ Packages
- TM248NBK36C Utilizes Sixteen 4-Megabit DRAMs in Plastic SOJ Packages and Four 4-Megabit Quad-CAS DRAMs in Plastic SOJ Packages
- Long Refresh Period
   16 ms (1024 Cycles)
- All inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Common CAS Control for Nine Common Data-in and Data-Out Lines, in Four Blocks

- Enhanced Page Mode Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh
- Presence Detect
- Performance Ranges:

ACCESS	ACCESS TIME	ACCESS TIME	READ OR
<sup>t</sup> RAC	taa	*CAC	WRITE CYCLE
(MAX)	(MAX)	(MAX)	(MIN)
60 ns	30 ns	15 ns	110 ns
70 ns	35 ns	18 ns	130 ns
80 ns	40 ns	20 ns	150 ns
60 ns	30 ns	15 ns	110 ns
70 ns	35 ns	18 ns	130 ns
80 ns	40 ns	20 ns	150 ns
	TIME tRAC (MAX) 0 60 ns 0 70 ns 0 80 ns 0 70 ns	TIME TIME tRAC tAA  (MAX) (MAX) 0 60 ns 30 ns 0 70 ns 35 ns 0 80 ns 40 ns 0 60 ns 30 ns 0 70 ns 35 ns	TIME TIME TIME tRAC tAA tCAC  (MAX) (MAX) (MAX) (MAX) 0 60 ns 30 ns 15 ns 0 70 ns 35 ns 18 ns 0 80 ns 40 ns 20 ns 0 60 ns 30 ns 15 ns 0 70 ns 35 ns 18 ns

- Low Power Dissipation
- Operating Free-Air-Temperature Range 0°C to 70°C
- Gold-Tabbed Versions Available:†
  - TM124MBK36C
  - TM248NBK36C
- Tin-Lead (Solder) Tabbed Versions
  - TM124MBK36S
  - TM248NBK36S

### description

#### TM124MBK36C

The TM124MBK36C is a dynamic random-access memory (DRAM) organized as four times  $1048576 \times 9$  (bit 9 is generally used for parity) in a 72-pin leadless single in-line memory module (SIMM). The SIMM is composed of eight TMS44400DJ,  $1048576 \times 4$ -bit DRAMs, each in 20/26-lead plastic small-outline J-lead packages (SOJs), and two TMS44460DJ,  $1048576 \times 4$ -bit Quad- $\overline{CAS}$  DRAMs, in 24/26-lead plastic SOJs mounted on a substrate with decoupling capacitors. Each TMS44400DJ and TMS44460DJ is described in the TMS44400 and TMS44460 data sheets, respectively.

The TM124MBK36C is available in the single-sided BK leadless module for use with sockets.

The TM124MBK36C features RAS access times of 60 ns, 70 ns, and 80 ns. This device is characterized for operation from 0°C to 70°C.

<sup>†</sup> Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.



SMMS138B - MARCH 1992 - REVISED JUNE 1995

### TM248NBK36C

The TM248NBK36C is a DRAM organized as four times 2 097 152  $\times$  9 (bit 9 is generally used for parity) in a 72-pin leadless SIMM) The SIMM is composed of sixteen TMS44400DJ, 1 048576  $\times$  4-bit DRAMs, each in 20/26-lead plastic SOJs, and four TMS44460DJ, 1 048576  $\times$  4-bit Quad- $\overline{CAS}$  DRAMs, in 24/26-lead plastic SOJs mounted on a substrate with decoupling capacitors. Each TMS44400DJ and TMS44460DJ is described in the TMS44400 or TMS44460 data sheet, respectively.

The TM248NBK36C is available in the double-sided BK leadless module for use with sockets.

The TM248NBK36C features RAS access times of 60 ns, 70 ns, and 80 ns. This device is rated for operation from 0°C to 70°C.

### operation

### TM124MBK36C


The TM124MBK36C operates as eight TMS44400DJs and two TMS44460DJs connected as shown in the functional block diagram and Table 1. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.

### TM248NBK36C

The TM248NBK36C operates as sixteen TMS44400DJs and four TMS44460DJs connected as shown in the functional block diagram and Table 1. The common I/O feature dictates the use of early write cycles to prevent contention on D and O.



SMMS138B - MARCH 1992 - REVISED JUNE 1995



**Table 1. Connection Table** 

DATA BLOCK	RA	Sx	-
DAIA BLOCK	SIDE 1	SIDE 2 <sup>†</sup>	CASX
DQ0-DQ7	RASO	RAS1	CASO
DQ8	RASO	RAS1	CASO
DQ9-DQ16	RASO	RAST	CAS1
DQ17	RASO	RAST	CAS1
DQ18-DQ25	RAS2	RAS3	CAS2
DQ26	RAS2	RAS3	CAS2
DQ27-DQ34	RAS2	RAS3	CAS3
DQ35	RAS2	RAS3	CAS3


<sup>†</sup> Side 2 applies to the TM248NBK36C only.

### single-in-line memory module and components

PC substrate: 1,27 ± 0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage Bypass capacitors: Multilayer ceramic

Contact area for TM124MBK36C and TM248NBK36C: Nickel plate and gold plate over copper Contact area for TM124MBK36S and TM248NBK36S: Nickel plate and tin-lead over copper


### functional block diagram (for TM124MBK36C and TM248NBK36C, Side 1)



TM124MBK36C, TM124MBK36S 1048576 BY 36-BI1 TM248NBK36C, TM248NBK36S 2097152 BY 36-BI1

RAM MODU

### functional block diagram (for TM248NBK36C, Side 2)



TM124MBK36C, TM248NBK36C,

TM124MBK36S 1097152 BY 36-BIT TM248NBK36S 2097152 BY 36-BIT

SMMS138B - MARCH 1992 - REVISED JUNE 1995

absolute maximum ratings over operating free-air temperature range (ur	nless otherwise noted)†
Supply voltage range on V <sub>CC</sub> (see Note 1)	– 1 V to 7 V
Supply voltage range on any pin (see Note 1)	
Short-circuit output current	50 mA
Power dissipation	
Operating free-air temperature range, $T_{\Delta}$	0°C to 70°C
Storage temperature range, T <sub>stq</sub>	

NOTE 1: All voltage values are with respect to VSS.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	0		70	ů

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST COMPLETIONS	'124MBK	36C-60	'124MBK	36C-70	'124MBK36C-80		UNIT
		TEST CONDITIONS	MIN	MIN MAX		MIN MAX		MAX	] UNII
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
lį į	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All other pins = 0 V to V <sub>CC</sub>		± 10		± 10		± 10	μΑ
ю	Output current (leakage)	$V_{CC} = 5.5 \text{ V},  V_{O} = 0 \text{ V to V}_{CC},$ $\overline{CAS}$ high		± 10		± 10		± 10	μА
lCC1	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		1050		900		800	mA
1	Chandle	V <sub>IH</sub> = 2.4 V (TTL), after 1 memory cycle, RAS and CAS high		20		20		20	mA
ICC2	ICC2 Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), after 1 memory cycle, RAS and CAS high		10		,10		10	mA
ICC3	Average refresh current (RAS only or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		1050		900		800	mA
ICC4	Average page current (see Note 4)	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = Minimum,  RAS low,  CAS cycling		900		800		700	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

4. Measured with a maximum of one address change while CAS = VIH



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SMMS138B - MARCH 1992 - REVISED JUNE 1995

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST SOUDITIONS	'248NBK	36C-60	'248NBK36C-70		'248NBK36C-80		UNIT
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MIN MAX		MIN MAX	
VOH	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
lj ,	Input current (leakage)	$V_{CC} = 5.5 \text{ V},  V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to $V_{CC}$		± 20		± 20	adik -	± 20	μΑ
ю	Output current (leakage)	$\frac{V_{CC}}{CAS}$ high		± 20		± 20		± 20	μΑ
ICC1	Read or write cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		1070		920		820	mA
	Standby current	V <sub>IH</sub> = 2.4 V (TTL), after 1 memory cycle, RAS and CAS high		40		40		40	mA
ICC2		VIH = V <sub>CC</sub> - 0.2 V (CMOS), after 1 memory cycle, RAS and CAS high		20		20		20	mA
lCC3	Average refresh current (RAS only or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		2100		1800		1600	mA
ICC4	Average page current (see Note 4)	VCC = 5.5 V, tpC = Minimum, RAS low, CAS cycling		920		820		720	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

### capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER	'124MB	(36C	'248NBK36C	UNIT
	PARAMETER	MIN	MAX	MIN MAX	UNII
C <sub>i(A)</sub>	Input capacitance, A0-A9		50	100	pF
C <sub>i(R)</sub>	Input capacitance, RAS inputs		35	35	pF
C <sub>i(C)</sub>	Input capacitance, CAS inputs		21	42	pF
C <sub>i(W)</sub>	Input capacitance, W		70	140	pF
Co(DQ)	Output capacitance on DQ pins		7	14	pF

NOTE 5:  $V_{CC}$  equal to 5 V  $\pm$  0.5 V and the bias on pins under test is 0 V.

<sup>4.</sup> Measured with a maximum of one address change while CAS = VIH

SMMS138B - MARCH 1992 - REVISED JUNE 1995

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		(36C-60 (36C-60	'124MBK '248NBK		'124MBK '248NBK	UNIT	
l		MIN	MAX	MIN	MAX	MIN	MAX	
tCAC	Access time from CAS low		15		18		20	ns
tAA	Access time from column-address		30		35		40	ns
tRAC	Access time from RAS low		60		70		80	ns
t <sub>CPA</sub>	Access time from column precharge	<sup>4</sup>	35		40		45	ns
tCLZ	CAS to output in low Z	0		0		0		ns
<sup>t</sup> OFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: topp is specified when the output is no longer driven.

### timing requirements over recommended ranges of supply voltage and operating free-air temperature

			K36C-60 K36C-60	'124MBK36C-70 '248NBK36C-70		'124MBK36C-80 '248NBK36C-80		UNIT
k		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Cycle time, random read or write (see Note 7)	110		130		150		ns
t <sub>RWC</sub>	Cycle time, read-write	130		153		175		ns
t <sub>PC</sub>	Cycle time, page-mode read or write (see Note 8)	40		45		50		ns
trasp	Pulse duration, page mode, RAS low	60	100 000	70	100 000	80	100 000	ns
t <sub>RAS</sub>	Pulse duration, nonpage mode, RAS low	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
<sup>t</sup> CP	Pulse duration, CAS high	10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
twp	Pulse duration, write	15		15		15		ns
tASC	Setup time, column address before CAS low	0	ί.	0		0		ns
t <sub>ASR</sub>	Setup time, row address before RAS low	. 0		0		0		ns
tDS	Setup time, data	0		0		0		ns
t <sub>RCS</sub>	Setup time, read before CAS low	0		0	14.	0		ns
tCWL	Setup time, W time before CAS high	15		18		20		ns
tRWL	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, W low before CAS low	0		0		0		ns
twsR	Setup time, W high (CBR refresh only)	10		10		10		ns
<sup>t</sup> CAH	Hold time, column address after CAS low	10		15	*	15		ns
t <sub>DHR</sub>	Hold time, data after RAS low (see Note 9)	50		55	2	60		ns
<sup>t</sup> DH	Hold time, data	10		15		15		ns
tAR	Hold time, column address after RAS low (see Note 99)	50		55		60		ns
tCLCH	Hold time, CAS low to CAS high	5		5		5		ns
tRAH	Hold time, row address after RAS low	10		10		10		ns
tRCH	Hold time, read after CAS high (see Note 10)	0		0		0		ns
tRRH	Hold time, read after RAS high (see Note 10)	0		0		0		ns

NOTES: 7. All cycles assume  $t_T = 5$  ns.

8. To assure tpc min, tASC should be ≥ 5 ns.

9. The minimum value is measured when tRCD is set to tRCD min as a reference.

10. Either tRRH or tRCH must be satisfied for a read cycle.



SMMS138B - MARCH 1992 - REVISED JUNE 1995


## timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

			'124MBK36C-60 '248NBK36C-60		'124MBK36C-70 '248NBK36C-70		'124MBK36C-80 '248NBK36C-80	
		MIN	MAX	MIN	MAX	MIN	MAX	
tWCH	Hold time, write after CAS low	15		15		15		ns
twcR	Hold time, write after RAS low (see Note 9)	50		55		60		ns
tWHR	Hold time, W high (CBR refresh only)	10		10		10		ns
tCHR	Delay time, RAS low to CAS high (CBR refresh only)	15		15		20		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	10		10		10		ns
tRAD	Delay time, RAS low to column address (see Note 11)	15	. 30	15	35	15	40	ns
t <sub>RAL</sub>	Delay time, column address to RAS high	30		35		40		ns
tCAL.	Delay time, column address to CAS high	30		35		40		ns
tRCD	Delay time, RAS low to CAS low (see Note 11)	20	45	20	52	20	60	ns
t <sub>RPC</sub>	Delay time, RAS high to CAS low (CBR refresh only)	0		0		0		ns
tRSH	Delay time, CAS low to RAS high	15		18		20		ns
tREF	Refresh time interval		16		16		16	ms
tŢ	Transition time	2	50	2	50	2	50	ns

NOTES: 9. The minimum value is measured when  $t_{RCD}$  is set to  $t_{RCD}$  min as a reference.

- 10. Either tRRH or tRCH must be satisfied for a read cycle.
- 11. The maximum value is specified only to assure access time.

### device symbolization (TM124MBK36C illustrated)



YY = Year Code

MM = Month Code

T = Assembly Site Code

-SS = Speed Code

NOTE: Location of symbolization may vary.



SMMS651A - MAY 1995 - REVISED JUNE 1995

- Organization TM124MBK36G...1 048 576 x 36 TM248NBK36G...2 097 152 x 36
- Single 5-V Power Supply (±10% Tolerance)
- 72-Pin Single-in-Line Memory Module (SIMM) for Use With Socket
- TM124MBK36G Utilizes Two 16-Megabit and Two 4-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- TM248NBK36G Utilizes Four 16-Megabit and Four 4-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Long Refresh Period
   16 ms (1024 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Common CAS Control for Nine Common Data-in and Data-Out Lines in Four Blocks
- Enhanced Page-Mode Operation With CASx-Before-RAS (CBR), RASx-Only, and Hidden Refresh

- Presence Detect
- Performance Ranges:

•	ACCESS TIME <sup>t</sup> rac	ACCESS TIME <sup>t</sup> AA	ACCESS TIME CAC	READ OR WRITE CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'124MBK36G-60	60 ns	30 ns	15 ns	110 ns
'124MBK36G-70	70 ns	35 ns	18 ns	130 ns
'124MBK36G-80	80 ns	40 ns	20 ns	150 ns
'248NBK36G-60	60 ns	30 ns	15 ns	110 ns
'248NBK36G-70	70 ns	35 ns	18 ns	130 ns
'248NBK36G-80	80 ns	40 ns	20 ns	150 ns

- Low Power Dissipation
- Operating Free-Air Temperature Range 0°C to 70°C
- Gold-Tabbed Versions Available:<sup>†</sup> TM124MBK36G TM248NBK36G
- Tin-Lead (Solder) Tabbed Versions Available:

TM124MBK36V TM248NBK36V

### description

### **TM124MBK36G**

The TM124MBK36G is a 4M-byte dynamic random-access memory (DRAM) organized as four times 1048576 × 9 in a 72-pin SIMM. The SIMM is composed of two TMS418160DZ, 1 048 576 × 16-bit DRAMs, each in a 42-lead plastic SOJ package and two TMS44460DJ, 1 048576 × 4-bit DRAMs, in a 24/26-lead plastic SOJ package mounted on a substrate with decoupling capacitors. The TMS418160DZ and TMS44460DJ are described in the TMS418160 and TMS44460 data sheets respectively. The TM124MBK36G SIMM is available in the single-sided BK leadless module for use with sockets.

### **TM248NBK36G**

The TM248NBK36G is an 8M-byte DRAM organized as four times 2097152  $\times$  9 in a 72-pin SIMM. The SIMM is composed of four TMS418160DZ, 1 048 576  $\times$  16-bit DRAMs, each in a 42-lead plastic SOJ package and four TMS44460DJ, 1 048576  $\times$  4-bit DRAMs, each in a 24/26-lead plastic SOJ package mounted on a substrate with decoupling capacitors. The TMS418160DZ and TMS44460DJ are described in the TMS418160 and TMS44460 data sheets, respectively. The TM248NBK36G SIMM is available in the double-sided BK leadless module for use with sockets.

### operation

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.


The TM124MBK36G operates as two TMS418160DZs and two TMS44460DJs connected as shown in the functional block diagram and Table 1. The TM248NBK36G operates as four TMS418160DZs and four TMS44460DJs connected as shown in the functional block diagram and Table 1. The common I/O feature dictates the use of early-write cycles to prevent contention on D and Q.

<sup>†</sup>Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.



6-91

SMMS651A - MAY 1995 - REVISED JUNE 1995



<sup>†</sup> The packages shown here are not drawn to scale.

SMMS651A - MAY 1995 - REVISED JUNE 1995

**Table 1. Connection Table** 

DATA DI COK	RA	Sx	
DATA BLOCK	SIDE 1 SIDE 2 <sup>†</sup>		CASX
DQ0-DQ7	RASO	RAS1	CASO
DQ8	RASO	RAS1	CASO
DQ9-DQ16	RASO	RAS1	CAS1
DQ17	RASO	RAS1	CAS1
DQ18-DQ25	RAS2	RAS3	CAS2
DQ26	RAS2	RAS3	CAS2
DQ27-DQ34	RAS2	RAS3	CAS3
DQ35	RAS2	RAS3	CAS3

<sup>†</sup> Side 2 applies to the TM248NBK36G only.

### single in-line memory module and components


PC substrate:  $1,27 \pm 0,1$  mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic


Contact area for TM124MBK36G and TM248NBK36G: Nickel plate and gold plate over copper Contact area for TM124MBK36V and TM248NBK36V: Nickel plate and tin/lead over copper

SMMS651A - MAY 1995 - REVISED JUNE 1995

### functional block diagram [TM124MBK36G and TM248NBK36G, side 1]



### functional block diagram [TM248NBK36G, side 2]



SMMS651A - MAY 1995 - REVISED JUNE 1995

### 

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	-1		0.8	٧
TA	Operating free-air temperature	0		70	င့

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	'124MBK	36G-60	'124MBK3	6G-70	'124MBK36G-80		UNIT	
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII	
Vон	High-level output voltage	I <sub>OH</sub> = – 5 mA	2.4		2.4		2.4		٧	
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	, V	
lį	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All other pins = 0 V to V <sub>CC</sub>		± 10		± 10		± 10	μА	
ю	Output current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V to V <sub>CC</sub> , CASx high		± 10	٠	± 10		± 10	μА	
lcc1	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cycle		390		340		300	mA	
laa-	Standby current	V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RASx and CASx high		8		8		8	mA	
ICC2	Standby Current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After 1 memory cycle, RASx and CASx high		4		4		4	mA	
ICC3	Average refresh current (RASx only or CBR)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RASx cycling, CASx high (RASx only), RASx low after CASx low (CBR)		390		340		300	mA	
ICC4	Average page current	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = MIN, RASx low, CASx cycling		320		280		240	mA	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

SMMS651A - MAY 1995 - REVISED JUNE 1995

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)†

	DADAMETED	TEST CONDITIONS	'248NBK36G-60		'248NBK36G-70		'248NBK36G-80		
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN MAX		UNIT
VOH	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V .
lj.	Input current (leakage)	$V_{CC}$ = 5.5 V, $V_{I}$ = 0 V to 6.5 V, All other pins = 0 V to $V_{CC}$		± 10	1	± 10	Ma The second	± 10	μА
ю	Output current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_{O} = 0 \text{ V to } V_{CC}, \overline{CAS} \text{ high}$		± 20		± 20		± 20	μА
ICC1	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		398		348		308	mA
	Chandles assured	V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high		16		16		16	mA
ICC2	Standby current	VIH = V <sub>CC</sub> - 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high		8		8		8	mA
ІССЗ	Average refresh current (RAS only or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle,  RAS cycling,  CAS high (RAS only),  RAS low after CAS low (CBR)		780		680		600	mA
ICC4	Average page current (see Note 4)	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = MIN, RAS low, CAS cycling		328		288		248	mA

<sup>†</sup> For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

### capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER		3K36G	'248NBK36G		UNIT
	PARAMETER	MIN	MAX	MIN	MAX	UNII
C <sub>i(A)</sub>	Input capacitance, address inputs		20		40	pF
C <sub>i(R)</sub>	Input capacitance, RAS inputs		14		14	pF
C <sub>i(C)</sub>	Input capacitance, CAS inputs		14		28	рF
C <sub>i(W)</sub>	Input capacitance, $\overline{W}$		28		56	pF
CO(DQ)	Output capacitance on DQ pins		7		. 14	pF

NOTE 5:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ , and the bias on pins under test is 0 V.

NOTES: 3. Measured with a maximum of one address change while RAS = VIL

<sup>4.</sup> Measured with a maximum of one address change while CAS = VIH

SMMS651A - MAY 1995 - REVISED JUNE 1995

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature

			'124MBK36G-60 '248NBK36G-60		'124MBK36G-70 '248NBK36G-70		'124MBK36G-80 '248NBK36G-80	
			MAX	MIN	MAX	MIN	MAX	
tAA	Access time from column address		30		35		40	ns
†CAC	Access time from CAS low		15		18		20	ns
†RAC	Access time from RAS low		60		70		80	ns
<sup>‡</sup> CPA	Access time from column precharge		35		40		45	ns
tCLZ	CAS to output in low-impedance state	0		0		0		ns
tОН	Output disable time from start of CAS high	3		3		3		ns
<sup>t</sup> OFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: topp is specified when the output is no longer driven.

### timing requirements over recommended ranges of supply voltage and operating free-air temperature

1			K36G-60 K36G-60		K36G-70 K36G-70	'124MBK36G-80 '248NBK36G-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Cycle time, random read or write (see Note 7)	110		130		150		ns
<sup>t</sup> PC	Cycle time, page-mode read or write (see Notes 7 and 8)	40		45		50		ns
tRASP	Pulse duration, page mode, RAS low	60	100 000	70	100 000	80	100 000	ns
t <sub>RAS</sub>	Pulse duration, nonpage mode, RAS low	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
<sup>t</sup> CP	Pulse duration, CAS high (precharge)	10		10	14.	10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
tWP	Pulse duration, $\overline{W}$ low	10		10		10		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
<sup>t</sup> ASR	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data before CAS low	0	-	0		0		ns
tRCS	Setup time, W high before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	15		18		20		ns
tRWL	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, W low before CAS low	0		0		0		ns
tWRP	Setup time, W high before RAS low (CBR refresh only)	10		10		10		ns
<sup>t</sup> CAH	Hold time, column address after CAS low	10		15		15		ns
tRHCP	Hold time, RAS high from CAS precharge	35	-	40		45		ns
<sup>t</sup> DH	Hold time, data after CAS low	10		15		15		ns
t <sub>RAH</sub>	Hold time, row address after RAS low	10		10		10		ns
tRCH	Hold time, W high after CAS high (see Note 9)	0		0		0		ns
tRRH	Hold time, W high after RAS high (see Note 9)	. 0		0		0		ns
tWCH	Hold time, W low after CAS low	10		15		15		ns
twr	Hold time, W high after RAS low (CBR refresh only)	10		10		10		ns

NOTES: 7. All cycles assume t<sub>T</sub> = 5 ns.

8. To assure tpc min, t<sub>ASC</sub> should be ≥ t<sub>CP</sub>.
9. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.


SMMS651A - MAY 1995 - REVISED JUNE 1995

## timing requirements over recommended ranges of supply voltage and operating free-air temperature

					'124MBK36G-70 '248NBK36G-70		'124MBK36G-80 '248NBK36G-80	
		MIN	MAX	MIN	MAX	MIN	MAX	
tCHR	Delay time, RAS low to CAS high (CBR refresh only)	10		10	1.5	10		ns .
tCRP	Delay time, CAS high to RAS low	5		5	100	5	1.	ns
tCSH	Delay time, RAS low to CAS high	60		70		80	an e in	ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	5		5		5		ns
tRAD ·	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns
tRAL	Delay time, column address to RAS high	30		35		40		ns
tCAL.	Delay time, column address to CAS high	30		35		40		ns
t <sub>RCD</sub>	Delay time, RAS low to CAS low (see Note 10)	20	45	20	-52	20	60	ns
t <sub>RPC</sub>	Delay time, RAS high to CAS low (CBR only)	0		0		0		ns
tRSH	Delay time, CAS low to RAS high	15		18		20		ns
t <sub>REF</sub>	Refresh time interval		16		16		16	ms
tŢ .	Transition time	3	30	3	30	3	30	ns

NOTE 10: The maximum value is specified only to assure access time.

### device symbolization (TM124MBK36G illustrated)



YY = Year Code

MM = Month Code

T = Assembly Site Code

-SS = Speed Code

NOTE: Location of symbolization may vary.

### TM497MBK36A, TM497MBK36Q 4194304 BY 36-BIT

DYNAMIC RAM MODULE SMMS446C - DECEMBER 1992 - REVISED JUNE 1995

- Organization . . . 4 194 304 × 36
- Single 5-V Power Supply (±10% Tolerance)
- 72-Pin Single-in-Line Memory Module (SIMM) for Use With Sockets
- Utilizes Eight 16-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages and Four 4-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Long Refresh Period
   32 ms (2048 Cycles)<sup>†</sup>
- All Inputs, Outputs, Clocks Fully TTL Compatible
- Common CAS Control for Nine Common Data-In and Data-Out Lines in Four Blocks
- Separate RAS Control for Eighteen Data-In and Data-Out Lines in Two Blocks
- 3-State Output

### Performance Ranges:

	ACCESS TIME tRAC (MAX)	ACCESS TIME tCAC (MAX)	ACCESS TIME <sup>t</sup> AA (MAX)	READ OR WRITE CYCLE (MIN)
'497MBK36A-60	60 ns	15 ns	30 ns	110 ns
'497MBK36A-70	70 ns	18 ns	35 ns	130 ns
'497MBK36A-80	80 ns	20 ns	40 ns	150 ns

- Low Power Dissipation
- Operating Free-Air Temperature Range 0°C to 70°C
- Presence Detect
- Gold-Tabbed Version Available:<sup>‡</sup> TM497MBK36A
- Tin-Lead (Solder) Tabbed Version Available: TM497MBK36Q

### description

The TM497MBK36A is a 16M-byte dynamic random-access memory (DRAM) organized as four times 4194304 × 9 (bit 9 is generally used for parity) in a 72-pin leadless single-in-line memory module (SIMM). The SIMM is composed of eight TMS417400DJ, 4194304 × 4-bit DRAMs, each in 24/26-lead plastic SOJ packages, and four TMS44100DJ, 4194304 × 1-bit DRAMs, each in 20/26-lead plastic SOJ packages mounted on a substrate with decoupling capacitors. Each TMS417400DJ and TMS44100DJ is described in the TMS417400 and TMS44100 data sheets (respectively).

The TM497MBK36A is available in a double-sided BK leadless module for use with sockets. The TM497MBK36A features RAS access times of 60 ns, 70 ns, and 80 ns. This device is characterized for operation from 0°C to 70°C.

### operation

The TM497MBK36A operates as eight TMS417400DJs and four TMS44100DJs connected as shown in the functional block diagram and Table 1. Refer to the TMS417400 and TMS44100 data sheets for details of operation. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.

### refresh

The refresh period is extended to 32 ms and, during this period, each of the 2048 rows must be strobed with RAS in order to retain data. Address line A10 must be used as most significant refresh address line (lowest frequency) to assure correct refresh for both TMS417400 and TMS44100. A0-A9 address lines must be refreshed every 16 ms as required by the TMS44100 DRAM. CAS can remain high during the refresh sequence to conserve power.


### power up


To achieve proper operation, an initial pause of 200  $\mu$ s followed by a minimum of eight initialization cycles is required after full  $V_{CC}$  level is achieved. These eight initialization cycles need to include at least one refresh [RAS-only or  $\overline{CAS}$ -before-RAS (CBR)] cycle.

<sup>‡</sup> Part numbers in this data sheet refer only to the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.



<sup>†</sup>A0-A9 address lines must be refreshed every 16 ms.





PIN NOMENCLATURE							
Address Inputs							
Column-Address Strobe							
Data In/Data Out							
Parity							
No Connection							
Presence Detects							
Row-Address Strobe							
5-V Supply							
Ground							
Write Enable							

PRESENCE DETECT							
SIGNAL (PIN)		PD1 (67)	PD2 (68)	PD3 (69)	PD4 (70)		
	80 ns	VSS	NC	NC	Vss		
TM497MBK36A	70 ns	VSS	NC	VSS	· NC		
	60 ns	Vss	NC	NC	NC		



**Table 1. Connection Table** 


DATA BLÓCK	RASx	CASX
DQ0-DQ7 DQ8	RAS0	CASO
DQ9-DQ16 DQ17	RAS0	CAS1
DQ18-DQ25 DQ26	RAS2	CAS2
DQ27-DQ34 DQ35	RAS2	CAS3

### single-in-line memory module and components

PC substrate: 1,27 ± 0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for TM497MBK36A: Nickel plate and gold plate over copper Contact area for TM497MBK36Q: Nickel plate and tin-lead over copper



### TM497MBK36A, TM497MBK36Q 4194304 BY 36-BIT DYNAMIC RAM MODULE

SMMS446C - DECEMBER 1992 - REVISED JUNE 1995

absolute maximum ratings over operating free-air temperature range (unle	ess otherwise noted)†
Supply voltage range, V <sub>CC</sub> (see Note 1)	1 V to 7 V
Voltage range on any pin (see Note 1)	1 V to 7 V
Short-circuit output current	50 mA
Power dissipation	
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stq</sub>	

NOTE 1: All voltage values are with respect to VSS.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
٧c	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	-1		0.8	٧
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TECT CONDITIONS	'497MBK36A-60	'497MBK36A-70	'497MBK36A-80	UNIT
	PARAMETER	R TEST CONDITIONS	MIN MAX	MIN MAX	MIN MAX	UNII
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4	2.4	2.4	٧
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4.2 mA	0.4	0.4	0.4	٧
i <sub>l</sub>	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All other pins = 0 V to V <sub>CC</sub>	± 120	± 120	± 120	μА
ю	Output current (leakage)	$\frac{V_{CC}}{CAS}$ = 5.5 V, $V_{O}$ = 0 V to $V_{CC}$ ,	± 10	± 10	± 10	μΑ
lCC1	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle	1300	1160	1040	mA
laaa	Standby current	V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high	24	24	24	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> – 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high	12	12	12	mA
ICC3	Average refresh current (RAS only or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR)	1300	1160	1040	mA
ICC4	Average page current (see Note 4)	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = MIN  RAS low, CAS cycling	920	800	680	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>4.</sup> Measured with a maximum of one address change while CAS = VIH

### TM497MBK36A, TM497MBK36Q 4194304 BY 36-BIT DYNAMIC RAM MODULE

SMMS446C - DECEMBER 1992 - REVISED JUNE 1995

## capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	P	PARAMETER		MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs				60	pF
C <sub>i(C)</sub>	Input capacitance, CAS inputs				21	pF
C <sub>i(R)</sub>	Input capacitance, RAS inputs				42	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input				84	pF
Co	Output conscitones		DQ pins		7	ρF
0	Output capacitance		Parity pins		12	pr

NOTE 5:  $V_{CC} = 5 V \pm 0.5 V$ , and the bias on pins under test is 0 V.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		'497MBK36A-60		'497MBK36A-70		'497MBK36A-80	
			MAX	MIN	MAX	MIN	MAX	UNIT
†AA	Access time from column address		30		35		40	ns
†CAC	Access time from CAS low		15		18		20	ns
<sup>t</sup> CPA	Access time from column precharge		35		40		45	ns
†RAC	Access time from RAS low		60		70		80	ns
tCLZ	CAS to output in low-impedance state	0		0		0		ns
tOH .	Output disable time, start of CAS high	3	No.	3	1	3		ns
<sup>t</sup> OFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: topp is specified when the output is no longer driven.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'497MBK36A-60		'497MBK36A-70		'497MBK36A-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
<sup>t</sup> RC	Cycle time, random read or write (see Note 7)	110		130		150		ns
tPC .	Cycle time, page-mode read or write (see Notes 7 and 8)	40		45		50		ns
<b>tRASP</b>	Pulse duration, page-mode, RAS low	60	100 000	70	100 000	80	100 000	ns
tRAS	Pulse duration, nonpage-mode, RAS low	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
twp	Pulse duration, W low	10		10		10		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data before CAS low	0		0		0		ns
t <sub>RCS</sub>	Setup time, W high before CAS low	. 0		0		0.		ns
tCWL	Setup time, W low before CAS high	15		18		20		ns
tRWL	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, W low before CAS low	0		0		0		ns
tWRP	Setup time, W high before RAS low (CBR refresh only)	10		10		10		ns

NOTES: 7. All cycles assume t<sub>T</sub> = 5 ns.

8. To assure tpc min, tASC should be ≥ tcp.



DYNAMIC RAM MODULE SMMS446C - DECEMBER 1992 - REVISED JUNE 1995


### timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'497MBK	36A-60	'497MBK	36A-70	'497MBK36A-80		
	<u> </u>	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> CAH	Hold time, column address after CAS low	15		15		15		ns
†RHCP	Hold time, RAS high from CAS precharge	35		40		45		ns
<sup>t</sup> DH	Hold time, data after CAS low	15		15		15		ns
t <sub>RAH</sub>	Hold time, row address after RAS low	10		10		10		ns
t <sub>RCH</sub>	Hold time, W high after CAS high (see Note 9)	0		0		0		ns
t <sub>RRH</sub>	Hold time, W high after RAS high (see Note 9)	0		0		0		ns
†WCH	Hold time, W low after CAS low	10		15		15		ns
tWRH	Hold time, W high after RAS low (CBR refresh only)	10		10		10		ns
tCHR	Delay time, RAS low to CAS high (CBR refresh only)	10		10		10		ns
tCRP	Delay time, CAS high to RAS low	5		5		5		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	5		5		5		ns
tRAD -	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns
<sup>t</sup> RAL	Delay time, column address to RAS high	30		35		40		ns
tCAL.	Delay time, column address to CAS high	30		35		40		ns
<sup>t</sup> RCD	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	20	60	ns
<sup>t</sup> RPC	Delay time, RAS high to CAS low	0		0		0		ns
<sup>t</sup> RSH	Delay time, CAS low to RAS high	15		18		20		ns
t <sub>REF</sub>	Refresh time interval		32		32		32	ms
tτ	Transition time	3	30	3	30	3	30	ns

NOTES: 9. Either tRRH or tRCH must be satisfied for a read cycle.

10. The maximum value is specified only to assure access time.

### device symbolization



YY = Year Code

MM = Month Code

T = Assembly Site Code

-SS = Speed Code

NOTE: Location of symbolization may vary.

#### TM497MBK36A, TM497MBK36Q 4194304 BY 36-BIT DYNAMIC RAM MODULE SMMS446C - DECEMBER 1992 - REVISED JUNE 1995

#### TM497MBM36A, TM497MBM36Q 4194304 BY 36-BIT TM893NBM36A, TM893NBM36Q 8388608 BY 36-BIT DYNAMIC RANDOM-ACCESS MEMORY MODULES

SMMS653A - MAY 1995 - REVISED JUNE 1995

- Organization
   TM497MBM36A...4194304 x 36
   TM893NBM36A...8388608 x 36
- Single 5-V Power Supply (±10% Tolerance)
- 72-Pin Leadless Single-In-Line Memory Module (SIMM) for Use With Sockets
- TM497MBM36A Utilizes Eight 16-Megabit and Four 4-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- TM893NBM36A Utilizes Sixteen
   16-Megabit and Eight 4-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ)
   Packages
- Long Refresh Period
   32 ms (2048 Cycles)
- All inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Common CAS Control for Nine Common
   Data-In and Data-Out Lines in Four Blocks
- Enhanced Page-Mode Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh

- Present Detect
- Operating Free-Air-Temperature Range 0°C to 70°C
- Performance Ranges:

	ACCESS TIME TRAC	ACCESS TIME <sup>t</sup> AA	ACCESS TIME tCAC	READ OR WRITE CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'497MBM36A-60	60 ns	30 ns	15 ns	110 ns
'497MBM36A-70	70 ns	35 ns	18 ns	130 ns
'497MBM36A-80	80 ns	40 ns	20 ns	150 ns
'893NBM36A-60	60 ns	30 ns	15 ns	110 ns
'893NBM36A-70	70 ns	35 ns	18 ns	130 ns
'893NBM36A-80	80 ns	40 ns	20 ns	150 ns

- Gold-Tabbed Versions Available:† TM497MBM36A TM893NBM36A
- Tin-Lead (Solder) Tabbed Versions Available:

TM497MBM36Q TM893NBM36Q

#### description

#### **TM497MBM36A**

The TM497MBM36A is a 16-megabyte dynamic random-access memory (DRAM) organized as four times 4194304 × 9 (bit 9 is generally used for parity) in a 72-pin, leadless single-in-line memory module (SIMM). The SIMM is composed of eight TMS417400DJ, 4194304 × 4-bit DRAMs, each in 24/26-lead plastic small-outline J-lead (SOJ) packages and four TMS44100DJ, 4194304 × 1-bit DRAMs, each in 20/26-lead plastic small-outline J-lead (SOJ) packages mounted on a substrate with decoupling capacitors. The TMS417400DJ and TMS44100DJ are described in the TMS417400 and TMS44100 data sheets, respectively. The TM497MBM36A SIMM is available in the single-sided, BM leadless module for use with sockets.

#### TM893NBM36A

The TM893NBM36A is a 32-megabyte DRAM organized as four times 8388608 × 9 (bit 9 is generally used for parity) in a 72-pin, leadless single-in-line memory module (SIMM). The SIMM is composed of sixteen TMS417400DJ, 4194304 × 4-bit DRAMs, each in 24/26-lead plastic small-outline J-lead (SOJ) packages and eight TMS44100DJ, 4194304 × 1-bit DRAMs, each in 20/26-lead plastic small-outline J-lead (SOJ) packages mounted on a substrate with decoupling capacitors. The TMS417400DJ and TMS44100DJ are described in the TMS417400 and TMS44100 data sheets, respectively. The TM893NBM36A SIMM is available in the double-sided, BM leadless module for use with sockets.

#### operation

#### **TM497MBM36A**

The TM497MBM36A operates as eight TMS417400DJs and four TMS44100DJs connected as shown in the functional block diagram and Table 1. The common I/O feature dictates the use of early-write cycles to prevent contention on D and O.

<sup>†</sup> Part numbers in this data sheet refer only to the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.



#### TM497MBM36A, TM497MBM36Q 4194304 BY 36-BIT TM893NBM36A, TM893NBM36Q 8388608 BY 36-BIT DYNAMIC RANDOM-ACCESS MEMORY MODULES

SMMS653A - MAY 1995 - REVISED JUNE 1995

#### TM893NBM36A

The TM893NBM36A operates as sixteen TMS417400DJs and eight TMS44100DJs connected as shown in the functional block diagram and Table 1. The common I/O feature dictates the use of early-write cycles to prevent contention on D and Q.

#### refresh

The refresh period is extended to 32 ms and, during this period, each of the 2048 rows must be strobed with  $\overline{\text{RAS}}$  in order to retain data. Address line A10 must be used as the most significant refresh address line (lowest frequency) to ensure correct refresh for both TMS417400 and TMS44100. Address lines A0–A9 must be refreshed every 16 ms as required by the TMS44100 DRAM. To conserve power,  $\overline{\text{CAS}}$  can remain high during the refresh sequence.

#### power up

To achieve proper operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after full V<sub>CC</sub> level is achieved. These eight initialization cycles must include at least one refresh (RAS-only or CBR-refresh) cycle.

**Table 1. Connection Table** 

DATA BLOCK	R/	RASX	
DATA BLOCK	SIDE 1	SIDE 2†	CASX
DQ0-DQ7 DQ8	RAS0	RAS1	CAS0
DQ9-DQ16 DQ17	RAS0	RAS1	CAS1
DQ18-DQ25 DQ26	RAS2	RAS3	CAS2
DQ27-DQ34 DQ35	RAS2	RAS3	CAS3

<sup>†</sup> Side 2 applies to the TM893NBM36A.


#### single-in-line-memory module and components


PC substrate: 1, 27 ± 0,1 mm (0.05 inch) nominal thickness; inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for TM497MBM36A and TM893NBM36A: Nickel plate and gold plate over copper Contact area for TM497MBM36Q and TM893NBM36Q: Nickel plate and tin/lead over copper

## TM497MBM36A, TM497MBM36Q 4194304 BY 36-BIT TM893NBM36A, TM893NBM36Q 8388608 BY 36-BIT DYNAMIC RANDOM-ACCESS MEMORY MODULES SMMS653A-MAY 1995 - REVISED JUNE 1995





	PRES	SENCE DE	TECT		
SIGNAL (PIN)		PD1 (67)	PD2 (68)	PD3 (69)	PD4 (70)
	80 ns	Vss	NC	NC	VSS
TM497MBM36A	70 ns	VSS	NC	VSS	NC
	60 ns	Vss	NC	NC	NC
	80 ns	NC	VSS	NC	VSS
TM893NBM36A	70 ns	NC	VSS	VSS	NC
	60 ns	NC	Vss	NC	NC

Row-Address Strobe


5-V Supply

Write Enable

Ground




#### functional block diagram (TM497MBM36A and TM893NBM36A, side 1)



TM497MBM36A, TM497MBM36Q 4194304 BY 36-BIT TM893NBM36A, TM893NBM36Q 8388608 BY 36-BIT DYNAMIC RANDOM-ACCESS MEMORY MODULES SMMS683A-ARPIL 1995 - REVISED JUNE 1995

#### functional block diagram (TM893NBM36A, side 2)



TM497MBM36A,

TM497MBM36Q 4194304 BY 36-BIT

TM893NBM36A, TM893NBM36Q 8388608 BY 36-BIT DYNAMIC RANDOM-ACCESS MEMORY MODULES

#### TM497MBM36A, TM497MBM36Q 4194304 BY 36-BIT TM893NBM36A, TM893NBM36Q 8388608 BY 36-BIT DYNAMIC RANDOM-ACCESS MEMORY MODULES

SMMS653A - MAY 1995 - REVISED JUNE 1995

#### 

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2.4	2	6.5	٧
VIL	Low-level input voltage (see Note 2)	-1		0.8	٧
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	DADAMETER		'497MBM36A-60		'497MBM3	36A-70	'497MBN	UNIT	
	PARAMETER	TEST CONDITIONS <sup>‡</sup>	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
l <sub>l</sub>	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All other pins = 0 V to V <sub>CC</sub>		± 10		± 10		± 10	μА
ю	Output current (leakage)	$V_{CC} = 5.5 \text{ V}, \qquad V_{O} = 0 \text{ V to V}_{CC},$ $\overline{\text{CAS}}$ high		± 10		± 10		± 10	μА
lCC1	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cycle		1300		1160		1040	mA
		V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high		24	- 1	24		24	mA
ICC2	Standby current	VIH = V <sub>CC</sub> - 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high		12		12		12	mA
ССЗ	Average refresh current (RAS-only refresh or CBR)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS-only refresh); RAS low after CAS low (CBR)		1300		1160		1040	mA
ICC4	Average page current	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = MIN, RAS low, CAS cycling		920		800		680	mA

For test conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to Vss.

#### TM497MBM36A, TM497MBM36Q 4194304 BY 36-BIT TM893NBM36A, TM893NBM36Q 8388608 BY 36-BIT DYNAMIC RANDOM-ACCESS MEMORY MODULES

SMMS653A - MAY 1995 - REVISED JUNE 1995

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

	PARAMETER	TEST CONDITIONS!	'893NBM36A-60		'893NBM36A-70		'893NBM36A-80		UNIT
	PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	MAX	MIN	MAX	MIN	MAX	UNII
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
lį	Input current (leakage)	$V_{CC}$ = 5.5 V, $V_I$ = 0 V to 6.5 V, All other pins = 0 V to $V_{CC}$		± 20		± 20	, .	± 20	μΑ
ю	Output current (leakage)	$\frac{V_{CC}}{CAS}$ = 5.5 V, $V_{O}$ = 0 V to $V_{CC}$ , $\overline{CAS}$ high		± 20		± 20		± 20	μΑ
ICC1	Read- or write-cycle current (one RAS active, see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		1324		1184		1064	mA
	Standby current	V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high		48		48		48	mA
ICC2		V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), Aftér 1 memory cycle, RAS and CAS high		24		24		24	mA
ІССЗ	Average refresh current (RAS only or CBR, see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS-only refresh); RAS low after CAS low (CBR)		1324		1184		1064	mA
ICC4	Average page current (one RAS active, see Note 4)	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = MIN, RAS low, CAS cycling		944		824		704	mA

<sup>†</sup> For test conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

NOTES: 3. Measured with a maximum of one address change while RAS = VIL

Measured with a maximum of one address change while CAS = VIH

## capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz (see Note 5)

-	PARAMETER	'497ME	М36А	'893NMB36A		UNIT	
	PARAMETER	MIN	MAX	MIN	MAX	UNII	
C <sub>i(A)</sub>	Input capacitance, A0-A10			60		120	pF
C <sub>i(R)</sub>	Input capacitance, RAS inputs		1	42		42	pF
C <sub>i(C)</sub>	Input capacitance, CAS inputs	and the second of the		21		42	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input			84		168	pF
C	Output conselfence	DQ pins		7		14	pF
C <sub>o(DQ)</sub>	Output capacitance	Parity pins	10	12	. 19	24	pF

NOTE 5:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ , and the bias on pins under test is 0 V.

## TM497MBM36A, TM497MBM36Q 4194304 BY 36-BIT TM893NBM36A, TM893NBM36Q 8388608 BY 36-BIT DYNAMIC RANDOM-ACCESS MEMORY MODULES

SMMS653A - MAY 1995 - REVISED JUNE 1995

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	'497MBM36A-60 '893NBM36A-60		'497MBM36A-70 '893NBM36A-70		'497MBM36A-80 '893NBM36A-80		UNIT
			MAX	MIN	MAX	MIN	MAX	
tAA	Access time from column address		30		35		40	ns
†CAC	Access time from CAS low		15		18		20	ns
tRAC	Access time from RAS low		60		70		80	ns
tCPA	Access time from column precharge		35		40		45	ns
t <sub>CLZ</sub>	CAS low to output in low-impedance state	0		0		0		ns
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns
<sup>t</sup> OH	Output disable time, start of CAS high	3		3		3		ns

NOTE 6: tOFF is specified when the output is no longer driven.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature

					'497MBM36A-70 '893NBM36A-70		'497MBM36A-80 '893NBM36A-80	
		MIN	MAX	MIN	MAX	MIN	MAX	
tRC	Cycle time, random read or write (see Note 7)	110		130		150	·	ns
tPC	Cycle time, page-mode read or write (see Notes 7 and 8)	40		45		50		ns
<sup>t</sup> RASP	Pulse duration, page mode, RAS low,	60	100 000	70	100 000	80	100 000	ns
tRAS .	Pulse duration, nonpage mode, RAS low	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
t <sub>CP</sub>	Pulse duration, CAS high	10	-	10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
tWP	Pulse duration, W low	10		10	* 1. 	10		ns
tASC	Setup time, column address before CAS low	0		0	8	0		ns
t <sub>ASR</sub>	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data before CAS low	0		0		0		ns
tRCS	Setup time, W high before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	15		18		20		ns
tRWL	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, W low before CAS low	0		0		0		ns
tWRP	Setup time, W high before RAS low (CBR refresh only)	10		10		10		ns
t <sub>CAH</sub>	Hold time, column address after CAS low	10		15		15		ns
<sup>t</sup> RHCP	Hold time, RAS high from CAS precharge	35	1.	40		45		ns
<sup>t</sup> DH	Hold time, data after CAS low	10		15		15		ns
<sup>t</sup> RAH	Hold time, row address after RAS low	10		10		10		ns
<sup>t</sup> RCH	Hold time, W high after CAS high (see Note 9)	0		0		0		ns
t <sub>RRH</sub>	Hold time, W high after RAS high (see Note 9)	0		0		0		ns
tWCH	Hold time, W low after CAS low	10		15		15		ns
twr	Hold time, W high after RAS low (CBR refresh only)	10		10		10		ns

NOTES: 7. All cycle times assume  $t_T = 5$  ns.

8. To assure tpc min, tASC should be ≥ tcp.

9. Either tRRH or tRCH must be satisfied for a read cycle.

#### TM497MBM36A, TM497MBM36Q 4194304 BY 36-BIT TM893NBM36A, TM893NBM36Q 8388608 BY 36-BIT DYNAMIC RANDOM-ACCESS MEMORY MODULES


SMMS653A - MAY 1995 - REVISED JUNE 1995

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

			'497MBM36A-60 '893NBM36A-60		'497MBM36A-70 '893NBM36A-70		'497MBM36A-80 '893NBM36A-80	
		MIN	MAX	MIN	MAX	MIN	MAX	
tCHR	Delay time, RAS low to CAS high (CBR refresh only)	10	•	10		10		ns
<sup>t</sup> CRP	Delay time, CAS high to RAS low	5		5		5		ns
<sup>t</sup> CSH	Delay time, RAS low to CAS high	60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	5		5		5		ns
<sup>t</sup> RAD	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns
†RAL	Delay time, column address to RAS high	30		35		40		ns
<sup>t</sup> CAL	Delay time, column address to CAS high	30		35		40		ns
t <sub>RCD</sub>	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	20	60	ns
†RPC	Delay time, RAS high to CAS low (CBR refresh only)	0		0		0		ns
tRSH	Delay time, CAS low to RAS high	15		18		20		ns
t <sub>REF</sub>	Refresh time interval		32		32		32	ms
tΤ	Transition time	3	30	3	30	3	30	ns

NOTE 10: The maximum value is specified only to assure access time.

#### device symbolization (TM497MBM36A illustrated)



Year Code Month Code Assembly Site Code

-SS Speed Code

NOTE: Location of symbolization may vary.

# TM497MBM36A, TM497MBM36Q 4194304 BY 36-BIT TM893NBM36A, TM893NBM36Q 8388608 BY 36-BIT DYNAMIC RANDOM-ACCESS MEMORY MODULES MMS653A-MAY 1995 - REVISED JUNE 1995

General Information	1
Selection Guide	2
Definition of Terms	3
DRAMs	4
SDRAM/VRAMs	5
SIMMS	6
EPROMs/OTP PROMs/Flash EEPROMs	7
EPROMs/OTP PROMs/Flash EEPROMs Military Products	<b>7</b>
Military Products	8
Military Products  Mechanical Data	8

#### **Contents**

CHAPTER 7.		EMORY E PROGRAMMABLE READ-ONLY MEMORY (EPROM) PROGRAMMABLE MEMORY (OTP)	
TMS28F512A	524288-bit	(64K × 8) 12-V Flash Memory	7-3
TMS28F010B	1048576-bit	(128K × 8) 12-V Flash Memory	
TMS28F210	1048576-bit	(64K x 16) 12-V Flash Memory	
TMS28F020	2097152-bit	(256K × 8) Flash Memory	
TMS28F200	2097152-bit	(256K × 8/512K × 16) Flash Memory	7-87
TMS28F400	4194304-bit	(256K × 8/512K × 16) Flash Memory	7-115
TMS27C256	262144-bit	(32K × 8) CMOS EPROM	
TMS27PC256	262144-bit	(32K × 8) CMOS OTP PROM	7-143
TMS27C510	524288-bit	(64K × 8) CMOS EPROM	7-155
TMS27PC510	524288-bit	(64K × 8) CMOS OTP PROM	7-155
TMS27C512	524288-bit	(64K × 8) CMOS EPROM	7-167
TMS27PC512	524288-bit	(64K × 8) CMOS OTP PROM	
TMS27C010A	1048576-bit	(128K × 8) CMOS EPROM	7-179
TMS27PC010A	1 048 576-bit	(128K × 8) CMOS OTP PROM	7-179
TMS27C210A	1048576-bit	(64K × 16) CMOS EPROM	7-191
TMS27PC210A	1 048 576-bit	(64K × 16) CMOS OTP PROM	7-191
TMS27C020	2097152-bit	(256K × 8) CMOS EPROM	7-201
TMS27PC020	2097152-bit	(256K × 8) CMOS OTP PROM	7-201
TMS27C040	4194304-bit	(512K × 8) CMOS EPROM	7-211
TMS27PC040	4194304-bit	(512K × 8) CMOS OTP PROM	
TMS27C240	4194304-bit	(256K × 16) CMOS EPROM	7-221
TMCCZDCCAO	4104204 bit	(OFEK 16) CMOS OTO DOOM	7 221

SMJS514A - FEBRUARY 1994 - REVISED JUNE 1995

- Organization . . . 64K × 8-Bit Flash Memory
- All Inputs/Outputs TTL Compatible
- V<sub>CC</sub> Tolerance ±10%
- Maximum Access / Minimum Cycle Time

'28F512A-10 100 ns '28F512A-12 120 ns 150 ns '28F512A-15 '28F512A-17 170 ns

- Industry-Standard Programming Algorithm
- PEP4 Version Available With 168-Hour **Burn-in and Choice of Operating Temperature Ranges**
- Chip Erase Before Reprogramming
- 10000 and 1000 Program/Erase Cycles
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active Write . . . 55 mW
  - Active Read . . . 165 mW
  - Electrical Erase . . . 82.5 mW
  - Standby . . . 0.55 mW (CMOS-Input Levels)
- Automotive Temperature Range
  - 40°C to 125°C


#### description

The TMS28F512A Flash memory is a 524 288-bit, programmable read-only memory that can be electrically bulk-erased and reprogrammed. It is available in 10000 and 1000 program/erase endurance cycle versions.


The TMS28F512A is offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting-hole rows on 15,2-mm (600-mil) centers, a 32-lead plastic leaded chip-carrier package with 1,25-mm (50-mil) lead spacing (FM suffix), a 32-lead thin small-outline package (DD suffix), and a reverse-pinout TSOP package (DU suffix).

The TMS28F512A is characterized for operation in temperature ranges of 0°C to 70°C (NL, FML, DDL, and DUL suffixes), -40°C to 85°C (NE, FME, DDE, and DUE suffixes), and -40°C to 125°C (NQ, FMQ, DDQ, and DUQ suffixes). All package types are offered with 168-hour burn-in (4 suffix).

#### N PACKAGE (TOP VIEW)



#### **FM PACKAGE** (TOP VIEW)




## PIN NOMENCLATURE


A0-A15	Address Inputs
DQ0-DQ7	Inputs (programming)/Outputs
Ē	Chip Enable
G	Output Enable
NC	No Internal Connection
Vcc	5-V Power Supply
VPP	12-V Power Supply
V <sub>SS</sub>	Ground
w̃	Write Enable

#### **DD PACKAGE** (TOP VIEW) A11 0 32 ] G A9 2 31 ] A10 **8**A 3 30 ]E A13 4 29 DQ7 A14 5 28 DQ6 NC 6 27 DQ5 $\overline{\mathsf{W}}$ 26 DQ4 25 DQ3 Vcc 8 $V_{PP}$ 9 24 $]V_{SS}$ NC 10 23 DQ2 A15 11 22 DQ1 A12 12 21 DQ0 A7 0A [ 13 20 A6 14 19 ]A1 A5 15 18 ] A2 A4 17 ] A3 16 **DU PACKAGE REVERSE PINOUT** (TOP VIEW) <u>ត</u>្រ 1 32 A11 A10 [ 2 31 A9 Ē 3 30 **A8** DQ7 [ 4 29 A13 DQ6 5 28 A14 DQ5 6 27 NC $\overline{\mathbf{w}}$ DQ4 [ 7 26 DQ3 8 25 Vcc Vss [ 9 24 $V_{PP}$ DQ2 10 23 NC DQ1 [ 11 22 A15 DQ0 [ 21 A12 12 A0 [ 13 20 A7 A1 [ ] A6 14 19 A2 [ **A5** 15 18 A3 [ 16 17 A4

#### device symbol nomenclature




#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the N package.

#### functional block diagram



**Table 1. Operation Modes** 

					F	UNCTION		
	MODE	V <sub>PP</sub> ‡ (1)	Ē (22)	G (24)	A0 (12)	A9 (26)	(31)	DQ0-DQ7 (13-15, 17-21)
	Read	VPPL	VIL	VIL	X	X	VIH	Data Out
	Output Disable	VPPL	VIL	VIH	X	X	VIH	Hi-Z
Read	Standby and Write Inhibit	VPPL	VIH	Х	Х	х	X	Hi-Z
	Alexandres Calendres Manda	.,		.,	VIL		.,	Mfr Equivalent Code 89h
	Algorithm-Selection Mode	VPPL	VIL	VIL	VIH	VID	VIH	Device Equivalent Code B8h
	Read	VPPH	VIL	VIL	Х	х	VIH	Data Out
Read /	Output Disable	VPPH	VIL	ViH	Х	Х	VIH	Hi-Z
Write	Standby and Write Inhibit	VPPH	VIH	Х	Х	Х	X	Hi-Z
	Write	VPPH	VIL	VIH	Х	X	VIL	Data In

TX can be VIL or VIH.

#### operation

#### read/output disable

When the outputs of two or more TMS28F512As are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of other devices. To read the output of the TMS28F512A, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins.

#### standby and write inhibit

Active  $I_{CC}$  current can be reduced from 30 mA to 1 mA by applying a high TTL level on  $\overline{E}$  or to 100  $\mu$ A with a high CMOS level on  $\overline{E}$ . In this mode, all outputs are in the high-impedance state. The TMS28F512A draws active current when it is deselected during programming, erasure, or program/erase verification. It continues to draw active current until the operation is terminated.

#### algorithm-selection mode

The algorithm-selection mode provides access to a binary code identifying the correct programming and erase algorithms. This mode is activated when A9 is forced to  $V_{\rm ID}$ . Two identifier bytes are accessed by toggling A0. All other addresses must be held low. A0 low selects the manufacturer equivalent code 89h, and A0 high selects the device equivalent code B8h, as shown in the algorithm-selection mode table below:

122121228	N. 11	-			PII	NS				
IDENTIFIER§	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
Manufacturer Equivalent Code	VIL	1	0	0	0	1	0	0	1	89
Device Equivalent Code	VIH	1	0	1	1	1	0	0	0	B8

 $<sup>\</sup>S \overline{E} = \overline{G} = V_{|L|}$ , A1 - A8 = V<sub>|L|</sub>, A9 = V<sub>|D|</sub>, A10-A15 = V<sub>|L|</sub>, Vpp = VppL.

#### programming and erasure

In the erased state, all bits are at a logic 1. Before erasing the device, all memory bits must be programmed to a logic 0. Afterwards, the entire chip is erased. At this point, the bits, now logic 1s, can be programmed accordingly. Refer to the Fastwrite and Fasterase algorithms for further detail.



<sup>\*</sup>VPPL ≤ VCC + 2 V; VPPH is the programming voltage specified for the device. For more details, see recommended operating conditions.

#### command register

The cornmand register controls the program and erase functions of the TMS28F512A. The algorithm-selection mode can be activated using the command register in addition to the previously described method. When  $V_{PP}$  is high, the contents of the command register and the function being performed can be changed. The command register is written to when  $\overline{E}$  is low and  $\overline{W}$  is pulsed low. The address is latched on the leading edge of the pulse, while the data is latched on the trailing edge. Accidental programming or erasure is minimized because two commands must be executed to invoke either operation.

#### power supply considerations

Each device should have a  $0.1-\mu F$  ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$  to suppress circuit noise. Changes in current drain on  $V_{PP}$  requires it to have a bypass capacitor as well. Printed circuit traces for both power supplies should be appropriate to handle the current demand.

**Table 2. Command Definitions** 

001111110	REQUIRED	FIRS	ST BUS CYCLE		SECON	SECOND BUS CYCLE				
COMMAND	BUS CYCLES	OPERATION†	ADDRESS	DATA	OPERATION†	ADDRESS	DATA			
Read	1	Write	Х	00h	Read	RA	RD			
Algorithm-Selection Mode	3	Write	×	90h	Read	0000 0001	89h B8h			
Set-Up-Erase/Erase	2	Write	×	20h	Write	X	20h			
Erase Verify	2	Write	EA	A0h	Read	×	EVD			
Set-Up-Program/Program	2	Write	X	40h	Write	PA	PD			
Program Verify	2	Write	×	COh	Read	×	PVD			
Reset	2	Write	X	FFh	Write	X	FFh			

<sup>†</sup> Modes of operation are defined in Table 1.

#### Legend:

- EA Address of memory location to be read during erase verify
- RA Address of memory location to be read
- PA Address of memory location to be programmed. Address is latched on the falling edge of  $\overline{W}$ .
- RD Data read from location RA during the read operation
- EVD Data read from location EA during erase verify
- PD Data to be programmed at location PA. Data is latched on the rising edge of  $\overline{W}$ .
- PVD Data read from location PA during program verify

SMJS514A - FEBRUARY 1994 - REVISED JUNE 1995

#### command definitions

#### read command

Memory contents can be accessed while  $V_{PP}$  is high or low. When  $V_{PP}$  is high, writing 00h into the command register invokes the read operation. When the device is powered up, the default contents of the command register are 00h and the read operation is enabled. The read operation remains enabled until a different valid command is written to the command register.

#### algorithm-selection-mode command

The algorithm-selection mode is activated by writing 90h into the command register. The manufacturer equivalent code (89h) is identified by the value read from address location 0000h, and the device equivalent code (B8h) is identified by the value read from address location 0001h.

#### set-up-erase/erase commands

The erase algorithm initiates with  $\overline{E} = V_{IL}$ ,  $\overline{W} = V_{IL}$ ,  $\overline{G} = V_{IH}$ ,  $V_{PP} = V_{PPH}$ , and  $V_{CC} = 5$  V. To enter the erase mode, write the set-up-erase command, 20h, into the command register. After the TMS28F512A is in the erase mode, writing a second erase command, 20h, into the command register invokes the erase operation. The erase operation begins on the rising edge of  $\overline{W}$  and ends on the rising edge of the next  $\overline{W}$ . The erase operation requires 10 ms to complete before the erase-verify command, A0h, can be loaded.

Maximum erase timing is controlled by the internal stop timer. When the stop timer terminates the erase operation, the device enters an inactive state and remains inactive until a valid erase-verify, read, or reset command is received.

#### erase-verify command

All bytes must be verified following an erase operation. After the erase operation is complete, an erased byte can be verified by writing the erase-verify command, A0h, into the command register. This command causes the device to exit the erase mode on the rising edge of  $\overline{W}$ . The address of the byte to be verified is latched on the falling edge of  $\overline{W}$ . The erase-verify operation remains enabled until a valid command is written to the command register.

To determine whether or not all the bytes have been erased, the TMS28F512A applies a margin voltage to each byte. If FFh is read from the byte, all bits in the designated byte have been erased. The erase-verify operation continues until all of the bytes have been verified. If FFh is not read from a byte, an additional erase operation needs to be executed. Figure 2 shows the combination of commands and bus operations for electrically erasing the TMS28F512A.

#### set-up-program/program commands

The programming algorithm initiates with  $\overline{E}=V_{IL}, \overline{W}=V_{IL}, \overline{G}=V_{IH}, V_{PP}=V_{PPH}$ , and  $V_{CC}=5$  V. To enter the programming mode, write the set-up-program command, 40h, into the command register. The programming operation is invoked by the next write-enable pulse. Addresses are latched internally on the falling edge of  $\overline{W}$ , and data is latched internally on the rising edge of  $\overline{W}$ . The programming operation begins on the rising edge of  $\overline{W}$  and ends on the rising edge of the next  $\overline{W}$  pulse. The program operation requires 10  $\mu$ s for completion before the program-verify command, C0h, can be loaded.

Maximum program timing is controlled by the internal stop timer. When the stop timer terminates the program operation, the device enters an inactive state and remains inactive until a valid program-verify, read, or reset command is received.



SMJS514A - FEBRUARY 1994 - REVISED JUNE 1995

#### program-verify command

The TMS28F512A can be programmed sequentially or randomly because it is programmed one byte at a time. Each byte must be verified after it is programmed. The program-verify operation prepares the device to verify the most recently programmed byte. To invoke the program-verify operation, C0h must be written into the command register. The program-verify operation ends on the rising edge of  $\overline{W}$ .

While verifying a byte, the TMS28F512A applies an internal margin voltage to the designated byte. If the true data and programmed data match, programming continues to the next designated byte location; otherwise, the byte must be reprogrammed. Figure 1 shows how commands and bus operations are combined for byte programming.

#### reset command

To reset the TMS28F512A after set-up-erase command or set-up-program command operations without changing the contents in memory, write FFh into the command register two consecutive times. After executing the reset command, a valid command must be written into the command register to change to a new state.

#### Fastwrite algorithm

The TMS28F512A is programmed using the Texas Instruments Fastwrite algorithm shown in Figure 1. This algorithm programs in a nominal time of two seconds.

#### Fasterase algorithm


The TMS28F512A is erased using the Texas Instruments Fasterase algorithm shown in Figure 2. The memory array needs to be completely programmed (using the Fastwrite algorithm) before erasure begins. Erasure typically occurs in one second.

#### parallel erasure

To reduce total erase time, several devices can be erased in parallel. Since each Flash EEPROM can erase at a different rate, every device must be verified separately after each erase pulse. After a given device has been successfully erased, the erase command should not be issued to this device again. All devices that complete erasure should be masked until the parallel erasure process is finished (see Figure 3).

Examples of how to mask a device during parallel erase include driving the  $\overline{E}$  pin high, writing the read command (00h) to the device when the others receive a set-up-erase or erase command, or disconnecting it from all electrical signals with relays or other types of switches.






NOTES: A. Refer to the recommended operating conditions for the value of VPPH.

Figure 1. Programming Flowchart: Fastwrite Algorithm


B. Refer to the recommended operating conditions for the value of VPPL.



NOTES: A. Refer to the recommended operating conditions for the value of VPPH.

B. Refer to the recommended operating conditions for the value of VppL.

Figure 2. Flash-Erase Flowchart: Fasterase Algorithm



<sup>†</sup> n = number of devices being erased.

Figure 3. Parallel-Erase Flow Diagram

#### **TMS28F512A 524288-BIT FLASH MEMORY**

SMJS514A - FEBRUARY 1994 - REVISED JUNE 1995

absolute maximum ratings over	operating free-air te	mperature range (unic	ess otherwise noted)†
Supply voltage range, V <sub>CC</sub> (see I	Note 1)		0.6 V to 7 V
Supply voltage range, VPP	· · · · · · · · · · · · · · · · · · ·		– 0.6 V to 14 V
Input voltage range (see Note 2):	All inputs except A9 .		$\dots$ - 0.6 V to V <sub>CC</sub> + 1 V
	A9		– 0.6 V to 13.5 V
Output voltage range (see Note 3	8)		$\dots$ - 0.6 V to $V_{CC}$ + 1 V
Operating free-air temperature ra	nge during read/erase/	program, T <sub>A</sub>	
	NL, FML, DDL, DUL .		0°C to 70°C
	NE, FME, DDE, DUE		40°C to 85°C
	NQ, FMQ, DDQ, DUQ		40° C to 125°C
Storage temperature range, $T_{stg}$			65°C to 150°C
† Stresses beyond those listed under "absolute m	aximum ratings" may cause pe	ermanent damage to the device.	These are stress ratings only, and

functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to V<sub>SS</sub>.

  2. The voltage on any input pin can undershoot to 2.0 V for periods less than 20 ns.
  - 3. The voltage on any output pin can overshoot to 7.0 V for periods less than 20 ns.

#### recommended operating conditions

				MIN	TYP	MAX	UNIT
Vcc	Supply voltage	During write/read/flas	sh erase	4.5	5	5.5	٧
\/	Cumply voltage	During read only (Vp	PL)	0		V <sub>CC</sub> + 2	٧
VPP	Supply voltage	During write/read/flas	sh erase (VppH)	11.4	12	12.6	٧
V <sub>ID</sub>	Voltage level on A9 fo	r algorithm-selection mode		11.5		13	٧
V	High-level dc input vo	ltaaa	TTL	2		V <sub>CC</sub> +0.5	V
VIH	riigii-ievei ac iriput vo	itage	смоѕ	V <sub>CC</sub> - 0.5		V <sub>CC</sub> +0.5	<b>V</b>
	I am laval da lamid val	·	TTL	-0.5		0.8	v
VIL	Low-level dc input vol	tage	CMOS	GND - 0.2		GND+0.2	٧
			NL, FML, DDL, DUL suffix	0		70	
TA	Operating free-air tem	perature	NE, FME, DDE, DUE suffix	-40		85	°C
			NQ, FMQ, DDQ, DUQ suffix	-40		125	

SMJS514A - FEBRUARY 1994 - REVISED JUNE 1995

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN TYP I	MAX	UNIT
	Lilah lawal awtawi walta aa		I <sub>OH</sub> = - 2.5 mA	2.4		
VOH	High-level output voltage		I <sub>OH</sub> = - 100 μA	V <sub>CC</sub> - 0.4		٧
v/	1 11 1 1		I <sub>OL</sub> = 5.8 mA		0.45	
VOL	Low-level output voltage		I <sub>OL</sub> = 100 μA		0.1	٧
ID	A9 algorithm-selection-mo	de current	A9 = V <sub>ID</sub> max		200	μΑ
1.	I	All except A9	V <sub>I</sub> = 0 V to 5.5 V		±1	
4	Input current (leakage)	A9	V <sub>I</sub> = 0 V to 13 V	**************** <b>±</b>	200	μΑ
Ю	Output current (leakage)		V <sub>O</sub> = 0 V to V <sub>CC</sub>		±10	μΑ
	\( \)	المراقع ما أما	Vpp = VppH, Read mode		200	μΑ
IPP1	Vpp supply current (read,	standby)	Vpp = VppL		±10	μА
IPP2	Vpp supply current (durin (see Note 4)	g program pulse)	Vpp = VppH		30	mA
IPP3	Vpp supply current (durin (see Note 4)	g flash erase)	Vpp = VppH		30	mA
IPP4	Vpp supply current (durin- verify) (see Note 4)	g program/erase-	Vpp = VppH		5.0	mA
	VCC supply current	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>		1	mΑ
Iccs	(standby)	CMOS-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>CC</sub>		100	μА
lcc1	V <sub>CC</sub> supply current (active	e read)	$V_{CC} = 5.5 \text{ V},  \overline{E} = V_{IL},  f = 6 \text{ MHz},$ Outputs open		30	mA
ICC2	VCC average supply curre (see Note 4)	ent (active write)	$V_{CC} = 5.5 \text{ V},  \overline{E} = V_{ L},  \text{Programming in progress}$		10	mA
ІССЗ	V <sub>CC</sub> average supply current (flash erase)		VCC = 5.5 V, $\overline{E}$ = V <sub>IL</sub> , Erasure in progress		15	mA
ICC4	V <sub>CC</sub> average supply curre (program/erase-verify) (se		V <sub>CC</sub> = 5.5 V, $\overline{E}$ = V <sub>IL</sub> , V <sub>PP</sub> = V <sub>PPH</sub> , Program/erase-verify in progress		15	mA

NOTE 4: Not 100% tested; characterization data available

SMJS514A - FEBRUARY 1994 - REVISED JUNE 1995

## capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1~\text{MHz}^\dagger$

	PARAMETER	TEST CONDITIONS	MIN M	AX	UNIT
CI	Input capacitance	V <sub>1</sub> = 0 V, f = 1 MHz		6	pF
CO	Output capacitance	V <sub>O</sub> = 0 V, f = 1 MHz		12	pF

<sup>†</sup> Capacitance measurements are made on sample basis only.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature

		TEST	ALTERNATE	'28F51	2A-10	'28F51	12A-12	'28F5	12A-15	'28F51	2A-17	
		CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> a(A)	Access time from address, A	,	tAVQV		100		120	,	150		170	ns
<sup>t</sup> a(E)	Access time from E		tELQV		100		120		150		170	ns
t <sub>en(G)</sub>	Access time from G		tGLQV		45		50	andre st	55		60	ns
t <sub>c</sub> (R)	Cycle time, read		tavav	100		120		150		170		ns
<sup>t</sup> d(E)	Delay time, E low to low-Z output	C <sub>L</sub> = 100 pF, 1 Series 74	t <sub>ELQX</sub>	0		0		0		0		ns
<sup>t</sup> d(G)	Delay time, G low to low-Z output	TTL Load, Input t <sub>r</sub> ≤ 20 ns,	tGLQX	0		0	***	0		0		ns
<sup>t</sup> dis(E)	Chip disable time to Hi-Z output	Input t <sub>f</sub> ≤ 20 ns	t <sub>EHQZ</sub>	0	55	0	55	0	55	0	55	ns
<sup>t</sup> dis(G)	Output disable time to Hi-Z output		<sup>t</sup> GHQZ	0	30	0	30	0	35	0	35	ns
<sup>t</sup> h(D)	Hold time, data valid from address, $\overline{E}$ , or $\overline{G}^{\ddagger}$	4 4	tAXQX	0		0		0		0		ns
t <sub>rec(W)</sub>	Write recovery time before read		twHGL	6		6	N	6		6		μs

<sup>‡</sup> Whichever occurs first

#### TMS28F512A 524288-BIT FLASH MEMORY

SMJS514A - FEBRUARY 1994 - REVISED JUNE 1995

#### timing requirements—write/erase/program operations

1 .	DADAMETED	ALTERNATE	'28	F512A-	10	'28			
	PARAMETER	SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
t <sub>c(W)</sub>	Cycle time, write using W	† <sub>AVAV</sub>	100	4		120			ns
tc(W)PR	Cycle time, programming operation	twhwh1	10	4.5		10			με
tc(W)ER	Cycle time, erase operation	tWHWH2	9.5	10		9.5	10		ms
th(A)	Hold time, address	twlax	55			60			ns
t <sub>h(E)</sub>	Hold time, E	tWHEH	0			0			ns
th(WHD)	Hold time, data valid after $\overline{W}$ high	twhox	. 10			10	-		ns
tsu(A)	Setup time, address	t <sub>AVWL</sub>	0			0			ns
tsu(D)	Setup time, data	t <sub>DVWH</sub>	50			50			ns
tsu(E)	Setup time, E before W	t <sub>ELWL</sub>	20			20			ns
t <sub>su</sub> (EHVPP)	Setup time, E high to Vpp ramp	tEHVP	100			100			ns
t <sub>su(VPPEL)</sub>	Setup time, Vpp to E low	t∨PEL	1.0			1.0			μs
trec(W)	Recovery time, W before read	twhgL	6			6			μs
trec(R)	Recovery time, read before W	tGHWL	0			0			μs
tw(W)	Pulse duration, W (see Note 5)	twlwh	60			60			ns
tw(WH)	Pulse duration, W high	twhwL	20			20			ns
tr(VPP)	Rise time, Vpp	tvppr	1			1			μs
t <sub>f</sub> (VPP)	Fall time, Vpp	typpf	1			1			μs


	PARAMETER STATES	ALTERNATE	'28	F512A-	15	'28			
	PARAMETER	SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
t <sub>c(W)</sub>	Cycle time, write using W	t <sub>AVAV</sub>	150			170			ns
t <sub>c</sub> (W)PR	Cycle time, programming operation	twhwH1	10			10			μs
tc(W)ER	Cycle time, erase operation	twHwH2	9.5	10		9.5	10		ms
t <sub>h(A)</sub>	Hold time, address	twlax	, 60			70			ns
th(E)	Hold time, E	tWHEH	. 0			0	-		ns
th(WHD)	Hold time, data valid after W high	twhox	10			10			ns
tsu(A)	Setup time, address	tavwl	0		-	0			ns
tsu(D)	Setup time, data	tD/WH	50			50			ns
t <sub>su(E)</sub>	Setup time, E before W	tELWL	20			20			ns
t <sub>su(EHVPP)</sub>	Setup time, E high to Vpp ramp	tEHVP	100			100			ns
t <sub>su(VPPEL)</sub>	Setup time, Vpp to E low	tvpel	1.0			1.0			μs
trec(W)	Recovery time, W before read	twhgL	6			6			μs
t <sub>rec(R)</sub>	Recovery time, read before W	t <sub>GHWL</sub>	0			0			μs
tw(W)	Pulse duration, W (see Note 5)	twlwH	60			60			ns
tw(WH)	Pulse duration, W high	tWHWL	20			20			ns
tr(VPP)	Rise time, Vpp	tvppr	1			1			μs
t <sub>f</sub> (VPP)	Fall time, Vpp	tvppf	1			1			μs

NOTE 5: Rise/fall time ≤ 10 ns

#### timing requirements — alternative E-controlled writes


	DADAMETED	ALTERNATE	'28F51	2A-10	'28F51	2A-12	'28F51	2A-15	'28F51:	2A-17	LIMIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>c</sub> (W)	Cycle time, write using E	†AVAV	100		120		150		170		ns
<sup>t</sup> c(E)PR	Cycle time, programming operation	tEHEH	10		10		10		10		μ8
<sup>t</sup> h(EA)	Hold time, address	t <sub>ELAX</sub>	75		80		- 80		90		ns
<sup>t</sup> h(ED)	Hold time, data	tEHDX	10		10		10		10		ns
th(W)	Hold time, W	tEHWH	0		0		0		0		ns
t <sub>su(A)</sub>	Setup time, address	t <sub>AVEL</sub>	0		0		0		0		ns
t <sub>su(D)</sub>	Setup time, data	<sup>t</sup> DVEH	50		50		50		50		ns
t <sub>su(W)</sub>	Setup time, W before E	tWLEL	. 0		0		0		0		ns
t <sub>su(VPPEL)</sub>	Setup time, Vpp to E low	tVPEL.	1.0		1.0		1.0		1.0		μs
trec(E)R	Recovery time, write using E before read	<sup>t</sup> EHGL	6		6		6		6		μS
trec(E)W	Recovery time, read before write using $\overline{\mathbf{E}}$	<sup>t</sup> GHEL	0		0		0		0		μ\$
t <sub>w(E)</sub>	Pulse duration, write using E	<sup>t</sup> ELEH	70		70		70		80		ns
tw(EH)	Pulse duration, write, E high	<sup>t</sup> EHEL	20		20		20		20		ns

#### PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

NOTE A: C<sub>L</sub> includes probe and fixture capacitance.



**VOLTAGE WAVEFORMS** 

Figure 4. Load Circuit and Voltage Waveforms

AC testing inputs are driven at 2.4 V for logic high and 0.45 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low on both inputs and outputs. Each device should have a 0.1- $\mu$ F ceramic capacitor connected between V<sub>CC</sub> and V<sub>SS</sub> as close as possible to the device pins.




Figure 5. Read-Cycle Timing




Figure 6. Write-Cycle Timing




Figure 7. Write-Cycle (Alternative E-Controlled Writes) Timing




Figure 8. Flash-Erase-Cycle Timing

#### TMS28F512A 524288-BIT FLASH MEMORY

SMJS514A - FEBRUARY 1994 - REVISED JUNE 1995




SMJS824A - MAY 1995 - REVISED JUNE 1995

- Organization . . . 128K × 8-Bit Flash Memory
- Pin Compatible With Existing 1-Megabit EPROMs
- V<sub>CC</sub> Tolerance ±10%
- All Inputs/Outputs TTL Compatible
- Maximum Access/Minimum Cycle Time
   '28F010B-90 90 ns
   '28F010B-10 100 ns

'28F010B-12 120 ns '28F010B-15 150 ns

- Industry-Standard Programming Algorithm
- PEP4 Version Available With 168-Hour Burn-in, and Choice of Operating Temperature Ranges
- 100000 and 10000 Program/Erase-Cycle Versions Available
- Latchup immunity of 250 mA on All input and Output Lines
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - -Active Write . . . 55 mW
  - -Active Read . . . 165 mW
  - -Electrical Erase . . . 82.5 mW
  - -Standby . . . 0.55 mW (CMOS-Input Levels)
- Automotive Temperature Range - 40°C to 125°C




PIN NOMENCLATURE	
A0-A16	Address Inputs
DQ0-DQ7	Inputs (programming)/Outputs
Ē	Chip Enable
G	Output Enable
NC	No Internal Connection
Vcc	5-V Power Supply
Vpp	12-V Power Supply
V <sub>SS</sub>	Ground
พื้	Write Enable

NOTE: Refer to page 2 for the DD and DU pinouts.


#### description

The TMS28F010B is a 1048576-bit, programmable read-only memory that can be electrically bulk-erased and reprogrammed. It is available in 100000 and 10000 program/erase-endurance-cycle versions.


The TMS28F010B Flash Memory is offered in a 32-lead plastic leaded chip-carrier package using 1,25-mm (50-mil) lead spacing (FM suffix), a 32-lead thin small-outline package (DD suffix), and a reverse pinout TSOP package (DU suffix).



## device symbol nomenclature




# logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FM package.

# functional block diagram



**Table 1. Operation Modes** 

					F	UNCTIONT		
	MODE	Vpp <sup>‡</sup> (1)	Ē (22)	(24)	A0 (12)	A9 (26)	(31)	DQ0-DQ7 (13-15, 17-21)
	Read	VPPL	VIL	VIL	X	X	VIH	Data Out
	Output Disable	VPPL	VIL	VIH	X	X	VIH	Hi-Z
Read	Standby and Write Inhibit	VPPL	VIH	Х	Х	Х	×	Hi-Z
	Algorithm Coloction Made	\/·		1/	VIL	\/-		Mfr Equivalent Code 89h
	Algorithm-Selection Mode	VPPL	VIL	VIL	VIH	VID	VIH	Device Equivalent Code B4h
	Read	VPPH	VIL	VIL	Х	Х	VIH	Data Out
Read/	Output Disable	VPPH	VIL	ViH	Х	X	VIH	Hi-Z
Write	Standby and Write Inhibit	VPPH	VIH	×	X	Х	Х	Hi-Z
	Write	VPPH	V <sub>IL</sub>	ViH	X	×	VIL	Data In

TX can be VIL or VIH.

### operation

### read/output disable

When the outputs of two or more TMS28F010Bs are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of other devices. To read the output of the TMS28F010B, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins.

### standby and write inhibit

Active  $I_{CC}$  current can be reduced from 30 mA to 1 mA by applying a high TTL level on  $\overline{E}$  or to 100  $\mu$ A with a high CMOS level on  $\overline{E}$ . In this mode, all outputs are in the high-impedance state. The TMS28F010B draws active current when it is deselected during programming, erasure, or program/erase verification. It continues to draw active current until the operation is terminated.

### algorithm-selection mode

The algorithm-selection mode provides access to a binary code identifying the correct programming and erase algorithms. This mode is activated when A9 (pin 26) is forced to  $V_{\rm ID}$ . Two identifier bytes are accessed by toggling A0. All other addresses must be held low. A0 low selects the manufacturer equivalent code 89h, and A0 high selects the device equivalent code B4h, as shown in the algorithm-selection mode table below:

IDENTIFIEDS					PII	NS				
IDENTIFIER§	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
Manufacturer Equivalent Code	VIL	~1	0	0	0	1	0	0	1	89
Device Equivalent Code	VIH	1	0	1	1	0	1	0	0	B4

 $<sup>\</sup>S \overline{E} = \overline{G} = V_{IL}$ , A1-A8 =  $V_{IL}$ , A9 =  $V_{ID}$ , A10-A16 =  $V_{IL}$ ,  $V_{PP} = V_{PPL}$ .

### programming and erasure

In the erased state, all bits are at a logic 1. Before erasing the device, all memory bits must be programmed to a logic 0. Afterwards, the entire chip is erased. At this point, the bits, now logic 1s, can be programmed accordingly. Refer to the Fastwrite and Fasterase algorithms for further detail.



<sup>&</sup>lt;sup>‡</sup> VppL ≤ VcC + 2 V; VppH is the programming voltage specified for the device. For more details, refer to the recommended operating conditions.

### command register

The command register controls the program and erase functions of the TMS28F010B. The algorithm-selection mode can be activated using the command register in addition to the previously described method. When  $V_{PP}$  is high, the contents of the command register and the function being performed can be changed. The command register is written to when  $\overline{E}$  is low and  $\overline{W}$  is pulsed low. The address is latched on the leading edge of the pulse, while the data is latched on the trailing edge. Accidental programming or erasure is minimized because two commands must be executed to invoke either operation. The command register is inhibited when  $V_{CC}$  is below the erase/write lockout voltage,  $V_{LKO}$ .

### power supply considerations

Each device should have a  $0.1-\mu F$  ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$  to suppress circuit noise. Changes in current drain on  $V_{PP}$  require it to have a bypass capacitor as well. Printed-circuit traces for both power supplies should be appropriate to handle the current demand.

**Table 2. Command Definitions** 

00111110	REQUIRED	FIRS	ST BUS CYCLE	SECOND BUS CYCLE				
COMMAND	BUS CYCLES	OPERATION	ADDRESS	DATA	OPERATION†	ADDRESS	DATA	
Read	1	Write	Х	00h	Read	RA	RD	
Algorithm-Selection Mode	3	Write	×	90h	Read	0000 0001	89h B4h	
Set-Up-Erase/Erase	2	Write	X	20h	Write	Х	20h	
Erase Verify	2	Write	EA	A0h	Read	Х	EVD	
Set-Up-Program/Program	2	Write	X	40h	Write	PA	PD	
Program Verify	2	Write	×	C0h	Read	Х	PVD	
Reset	2	Write	Х	FFh	Write	X	FFh	

<sup>†</sup> Modes of operation are defined in Table 1.

### Legend:

PD

EA Address of memory location to be read during erase verify

RA Address of memory location to be read

PA Address of memory location to be programmed. Address is latched on the falling edge of W

RD Data read from location RA during the read operation

EVD Data read from location EA during erase verify

Data to be programmed at location PA. Data is latched on the rising edge of  $\overline{W}$ 

PVD Data read from location PA during program verify

# 1048576-BIT FLASH MEMORY

SMJS824A - MAY 1995 - REVISED JUNE 1995

### command definitions

### read command

Memory contents can be accessed while VPP is high or low. When VPP is high, writing 00h into the command register invokes the read operation. When the device is powered up, the default contents of the command register are 00h and the read operation is enabled. The read operation remains enabled until a different valid command is written to the command register.

### algorithm-selection mode command

The algorithm-selection mode is activated by writing 90h into the command register. The manufacturer-equivalent code (89h) is identified by the value read from address location 0000h, and the device-equivalent code (B4h) is identified by the value read from address location 0001h.

### set-up-erase/erase commands

The erase-algorithm initiates with  $\overline{E} = V_{IL}$ ,  $\overline{W} = V_{IL}$ ,  $\overline{G} = V_{IH}$ ,  $V_{PP} = V_{PPH}$ , and  $V_{CC} = 5$  V. To enter the erase mode, write the set-up-erase command, 20h, into the command register. After the TMS28F010B is in the erase mode, writing a second erase command, 20h, into the command register invokes the erase operation. The erase operation begins on the rising edge of  $\overline{W}$  and ends on the rising edge of the next  $\overline{W}$ . The erase operation requires at least 9.5 ms to complete before the erase-verify command, A0h, can be loaded.

Maximum erase timing is controlled by the internal stop timer. When the stop timer terminates the erase operation, the device enters an inactive state and remains inactive until a command is received.

### program-verify command

The TMS28F010B can be programmed sequentially or randomly because it is programmed one byte at a time. Each byte must be verified after it is programmed. The program-verify operation prepares the device to verify the most recently programmed byte. To invoke the program-verify operation, C0h must be written into the command register. The program-verify operation ends on the rising edge of  $\overline{W}$ .

While verifying a byte, the TMS28F010B applies an internal margin voltage to the designated byte. If the true data and programmed data match, programming continues to the next designated byte location; otherwise, the byte must be reprogrammed. Figure 1 shows how commands and bus operations are combined for byte programming.

### erase-verify command

All bytes must be verified following an erase operation. After the erase operation is complete, an erased byte can be verified by writing the erase-verify command, A0h, into the command register. This command causes the device to exit the erase mode on the rising edge of W. The address of the byte to be verified is latched on the falling edge of  $\overline{W}$ . The erase-verify operation remains enabled until a command is written to the command register.

To determine whether or not all the bytes have been erased, the TMS28F010B applies a margin voltage to each byte. If FFh is read from the byte, all bits in the designated byte have been erased. The erase-verify operation continues until all of the bytes have been verified. If FFh is not read from a byte, an additional erase operation needs to be executed. Figure 2 shows the combination of commands and bus operations for electrically erasing the TMS28F010B.

### set-up-program/program commands

The programming algorithm initiates with  $\overline{E} = V_{|L}$ ,  $\overline{W} = V_{|L}$ ,  $\overline{G} = V_{|H}$ ,  $V_{PP} = V_{PPH}$ , and  $V_{CC} = 5$  V. To enter the programming mode, write the set-up-program command, 40h, into the command register. The programming operation is invoked by the next write-enable pulse. Addresses are latched internally on the falling edge of  $\overline{W}$ , and data is latched internally on the rising edge of W. The programming operation begins on the rising edge of  $\overline{W}$  and ends on the rising edge of the next  $\overline{W}$  pulse. The program operation requires 10  $\mu s$  for completion before the program-verify command, C0h, can be loaded.



### set-up-program/program commands (continued)

Maximum program timing is controlled by the internal stop timer. When the stop timer terminates the program operation, the device enters an inactive state and remains inactive until a command is received.

### reset command

To reset the TMS28F010B after set-up-erase command or set-up-program command operations without changing the contents in memory, write FFh into the command register two consecutive times. After executing the reset command, the device defaults to the read mode.

### Fastwrite algorithm

The TMS28F010B is programmed using the Texas Instruments Fastwrite algorithm shown in Figure 1. This algorithm programs in a nominal time of two seconds.


### Fasterase algorithm

The TMS28F010B is erased using the Texas Instruments Fasterase algorithm shown in Figure 2. The memory array needs to be completely programmed (using the Fastwrite algorithm) before erasure begins. Erasure typically occurs in one second.

### parallel erasure

To reduce total erase time, several devices can be erased in parallel. Since each Flash Memory can erase at a different rate, every device must be verified separately after each erase pulse. After a given device has been successfully erased, the erase command should not be issued to this device again. All devices that complete erasure should be masked until the parallel erasure process is finished (see Figure 3).


Examples of how to mask a device during parallel erase include driving the  $\overline{E}$  pin high, writing the read command (00h) to the device when the others receive a set-up-erase or erase command, or disconnecting it from all electrical signals with relays or other types of switches.



NOTES: A. Refer to the recommended operating conditions for the value of VPPH.

Figure 1. Programming Flowchart: Fastwrite Algorithm


B. Refer to the recommended operating conditions for the value of VppL.



NOTES: A. Refer to the recommended operating conditions for the value of VPPH.

B. Refer to the recommended operating conditions for the value of VppL.

Figure 2. Flash-Erase Flowchart: Fasterase Algorithm



<sup>†</sup> n = number of devices being erased.

Figure 3. Parallel-Erase Flow Diagram

# 1048576-BIT FLASH MEMORY

SMJS824A - MAY 1995 - REVISED JUNE 1995

absolute maximum ratings over	operating free-air temperature ra	inge (unless otherwise noted)†
Supply voltage range, Vcc (see	Note 1)	0.6 V to 7 V
	, , , , , , , , , , , , , , , , , , ,	
Input voltage range (see Note 2	: All inputs except A9	0.6 V to V <sub>CC</sub> + 1 V
	A9	
Output voltage range (see Note	3)	
	ange during read/erase/program, TA	
	L	0°C to 70°C
	E	40°C to 85°C
	Q	40° C to 125°C
Storage temperature range, T <sub>sto</sub>		65°C to 150°C
functional operation of the device at these or	maximum ratings" may cause permanent damage any other conditions beyond those indicated und donditions for extended periods may affect devices.	ler "recommended operating conditions" is not

# recommended operating conditions

				MIN	TYP	MAX	UNIT
Vcc	Supply voltage	During write/read/flash erase		4.5	5	5.5	V
V	Cumphyyoltogo	During read only (VppL)		0		VCC+2	٧
VPP	Supply voltage	During write/read/flash erase (V	PH)	11.4	12	12.6	V
V.	High-level dc input	roltogo	TTL	2		V <sub>CC</sub> +0.5	V
VIH	nigit-level ac input	/Olage	CMOS	V <sub>CC</sub> - 0.5		V <sub>CC</sub> +0.5	V
	Low-level dc input v	altaga	TTL	-0.5		0.8	V
VIL	Low-level ac input v	ollage	CMOS	GND - 0.2		GND+0.2	V
VID	Voltage level on A9	for algorithm-selection mode		11.5		13	V

NOTES:
1. All voltage values are with respect to VSS.
2. The voltage on any input pin can undershoot to -2 V for periods less than 20 ns.
3. The voltage on any output pin can overshoot to 7 V for periods less than 20 ns.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST CO	NDITIONS	MIN	MAX	UNIT
V	Lileb level entrutueltere		I <sub>OH</sub> = - 2.5 mA		2.4		V
VOH	High-level output voltage		l <sub>OH</sub> = - 100 μA		V <sub>CC</sub> - 0.4		<b>v</b>
1/	l au lauri autoritari		I <sub>OL</sub> = 5.8 mA		0.45	V	
VOL	Low-level output voltage		I <sub>OL</sub> = 100 μA			0.1	V
ID	A9 algorithm-selection-mode current		A9 = V <sub>ID</sub> max			200	μΑ
4.	Innut coment (lookens)	All except A9	V <sub>I</sub> = 0 V to 5.5 V			±1	4
11	Input current (leakage)	A9	V <sub>I</sub> = 0 V to 13 V			± 200	μА
ō	Output current (leakage)		V <sub>O</sub> = 0 V to V <sub>C</sub>	)		±10	μΑ
I	Van averalis averant (road (standby))		Vpp = VppH,	Read mode	17	200	μΑ
lPP1	Vpp supply current (read/standby)		Vpp = VppL			±10	μΑ
IPP2	Vpp supply current (during program )	oulse) (see Note 4)	V <sub>PP</sub> = V <sub>PPH</sub>			30	mA
IPP3	Vpp supply current (during flash eras	e) (see Note 4)	Vpp = VppH			30	mA
IPP4	Vpp supply current (during program/ (see Note 4)	erase-verify)	Vpp = VppH			5.0	mA
		TTL-input level	V <sub>CC</sub> = 5.5 V,	E = VIH		1	mA
Iccs	VCC supply current (standby)	CMOS-input level	V <sub>CC</sub> = 5.5 V,	E = V <sub>CC</sub>		100	μА
lCC1	VCC supply current (active read)		V <sub>CC</sub> = 5.5 V f = 6 MHz,	Ē = V <sub>IL</sub> , I <sub>OUT</sub> = 0 mA		30	mA
ICC2	V <sub>CC</sub> average supply current (active v	vrite) (see Note 4)	V <sub>CC</sub> = 5.5 V, Programming in	Ē = V <sub>IL</sub> , progress		10	mA
ICC3	V <sub>CC</sub> average supply current (flash er	ase) (see Note 4)	V <sub>CC</sub> = 5.5 V, Erasure in progr	Ē = V <sub>IL</sub> , ess		15	mA
ICC4	V <sub>CC</sub> average supply current (program (see Note 4)	n/erase-verify)	V <sub>CC</sub> = 5.5 V, V <sub>PP</sub> = V <sub>PPH</sub> , Program/erase-	E = V <sub>IL</sub> ,		15	mA
VLKO	VCC erase/write-lockout voltage		Vpp = VppH		2.5		٧

NOTE 4: Not 100% tested; characterization data available.

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $\mathbf{f}=\mathbf{1}~\mathbf{MHz}^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V, f = 1 MHz	6	pF
Co	Output capacitance	V <sub>O</sub> = 0 V, f = 1 MHz	12	рF

<sup>†</sup> Capacitance measurements are made on sample basis only.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	ARAMETER	TEST	ALTERNATE	'28F01	0B-90	'28F01	0B-10	'28F01	0B-12	'28F01	0B-15	UNIT
	ARAMETER	CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	וואט
ta(A)	Access time from address, A0-A16		<sup>t</sup> AVQV		90		100	١	120		150	ns
<sup>t</sup> a(E)	Access time from chip enable, E		t <sub>ELQV</sub>		90		100		120		150	ns
<sup>t</sup> en(G)	Access time from output enable, G		<sup>t</sup> GLQV		35		45		50		55	ns
<sup>t</sup> c(R)	Cycle time, read		<sup>t</sup> AVAV	90		100		120		150		ns
<sup>t</sup> d(E)	Delay time, E low to low-Z output	C <sub>L</sub> = 100 pF,	t <sub>ELQX</sub>	0	٠.	0		0		. 0		ns
<sup>t</sup> d(G)	Delay time, G low to low-Z output	1 Series 74 TTL load, Input t <sub>r</sub> ≤ 20 ns,	<sup>t</sup> GLQX	0		0		0		0		ns
<sup>t</sup> dis(E)	Chip disable time to Hi-Z output	Input t <sub>f</sub> ≤ 20 ns	<sup>t</sup> EHQZ	0	45	0	55	0	55	0	55	ns
<sup>t</sup> dis(G)	Output disable time to Hi-Z output		<sup>t</sup> GHQZ	0	30	0	30	0	30	0	35	ns
<sup>t</sup> h(D)	Hold time, data valid from address, $\overline{E}$ or $\overline{G}^{\dagger}$		tAXQX	0		0		0		0		ns
t <sub>rec(W)</sub>	Write recovery time before read		twHGL	6		6		6		6		μs

<sup>†</sup> Whichever occurs first

# TMS28F010B 1048576-BIT FLASH MEMORY

SMJS824A - MAY 1995 - REVISED JUNE 1995

# timing requirements-write/erase/program operations

	DADAMETER	ALTERNATE	'28	F010B-	90	'28	F010B-1	10	UNIT
	PARAMETER	SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNII
t <sub>c(W)</sub>	Cycle time, write using W	†AVAV	90			100			ns
tc(W)PR	Cycle time, programming operation	twHwH1	10			10	R. Lines		μs
tc(W)ER	Cycle time, erase operation	twHwH2	9.5			9.5	10		ms
th(A)	Hold time, address	tWLAX	40			55			ns
<sup>t</sup> h(E)	Hold time, E	twheh	0			0	i sare	No all the	ns
th(WHD)	Hold time, data valid after W high	twhox	10			. 10			ns
tsu(A)	Setup time, address	tavwl	0			0	A A A	1 4	ns
tsu(D)	Setup time, data	tD/WH	40	100		50			ns
<sup>t</sup> su(E)	Setup time, E before W	tELWL	15			20			ns
t <sub>su(VPPEL)</sub>	Setup time, Vpp to E going low	tVPEL	. 1			1			μs
trec(W)	Recovery time, W before read	twhgL	6			6			μs
t <sub>rec(R)</sub>	Recovery time, read before W	t <sub>GHWL</sub>	0			0			μs
tw(W)	Pulse duration, W (see Note 5)	tWLWH	40	2 Y		60			ns
tw(WH)	Pulse duration, W high	twhwL	20			20			ns
t <sub>r(VPP)</sub>	Rise time, Vpp	tvppr	1			1			μs
t <sub>f</sub> (VPP)	Fall time, Vpp	tvppf	1			1			μs


	DADAMETED	ALTERNATE	'28	F010B-	12	'28	F010B-	15	UNIT
	PARAMETER	SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNII
t <sub>c</sub> (W)	Cycle time, write using W	† <sub>AVAV</sub>	120			150			ns
t <sub>c</sub> (W)PR	Cycle time, programming operation	twhwh1	10			10		1	μs
tc(W)ER	Cycle time, erase operation	tWHWH2	9.5	10		9.5	10		ms
th(A)	Hold time, address	tWLAX	60			60			ns
th(E)	Hold time, E	tWHEH	0	,		. 0			ns
th(WHD)	Hold time, data valid after W high	twhox	10			10			ns
tsu(A)	Setup time, address	t <sub>AVWL</sub>	0			0			ns
t <sub>su(D)</sub>	Setup time, data	t <sub>DVWH</sub>	50			50			ns
t <sub>su(E)</sub>	Setup time, E before W	t <sub>ELWL</sub>	20			20	• 1 •		ns
t <sub>su</sub> (VPPEL)	Setup time, Vpp to E low	t∨PEL	1			1			μs
t <sub>rec(W)</sub>	Recovery time, W before read	twHGL	6			6			μs
t <sub>rec(R)</sub>	Recovery time, read before W	<sup>t</sup> GHWL	0			0			μs
tw(W)	Pulse duration, W (see Note 5)	twlwh	60			60			ns
tw(WH)	Pulse duration, W high	twhwL	20			20			ns
t <sub>r</sub> (VPP)	Rise time, Vpp	tvppr	1			1			μs
t <sub>f</sub> (VPP)	Fall time, Vpp	tvppf	1			1			μ\$

NOTE 5: Rise/fall time ≤ 10 ns

## timing requirements — alternative E-controlled writes

	DADAUETED	ALTERNATE	'28F01	0B- <del>9</del> 0	'28F01	0B-10	'28F01	0B-12	'28F01	0B-15	LINET
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>c(W)</sub>	Cycle time, write using E	t <sub>AVAV</sub>	90		100		120		150		ns
<sup>t</sup> c(E)PR	Cycle time, programming operation	teheh	10		10		10		10		με
th(EA)	Hold time, address	t <sub>ELAX</sub>	45		75		80		80		ns
th(ED)	Hold time, data	tEHDX	10		10		10		10		ns
th(W)	Hold time, W	tEHWH	0		0		0		0		ns
<sup>t</sup> su(A)	Setup time, address	t <sub>AVEL</sub>	0		0		0		0		ns
<sup>t</sup> su(D)	Setup time, data	t <sub>DVEH</sub>	35		50		50		50		ns
t <sub>su(W)</sub>	Setup time, W before E	tWLEL	0		0		0		0		ns
t <sub>su(VPPEL)</sub>	Setup time, $V_{PP}$ to $\overline{E}$ low	tVPEL	1		1		1		1		μ8
t <sub>rec(E)R</sub>	Recovery time, write using E before read	<sup>t</sup> EHGL	6		6		6		6		μ8
t <sub>rec(E)W</sub>	Recovery time, read before write using E	<sup>t</sup> GHEL	0		0		0		0		με
tw(E)	Pulse duration, write using E	tELEH	45		70		70		70		ns
tw(EH)	Pulse duration, write, E high	tehel.	20		20		20		20		ns


### **PARAMETER MEASUREMENT INFORMATION**



NOTE A: CL includes probe and fixture capacitance.

Figure 4. AC Test Output Load Circuit

### AC testing input/output waveforms



AC testing inputs are driven at 2.4 V for logic high and 0.45 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low on both inputs and outputs. Each device should have a 0.1- $\mu$ F ceramic capacitor connected between V<sub>CC</sub> and V<sub>SS</sub> as close as possible to the device pins.




Figure 5. Read-Cycle Timing




Figure 6. Write-Cycle Timing




Figure 7. Write-Cycle (Alternative E-Controlled Writes) Timing




Figure 8. Flash-Erase-Cycle Timing

# TMS28F010B 1048576-BIT FLASH MEMORY

SMJS824A - MAY 1995 - REVISED JUNE 1995



### Organization . . . 64K × 16 Flash Memory

- Pin Compatible With Existing 1-Megabit EPROMs
- All Inputs/Outputs TTL Compatible
- V<sub>CC</sub> Tolerance ±10%
- Maximum Access/Minimum Cycle Time

'28F210-10 100 ns '28F210-12 120 ns '28F210-15 150 ns '28F210-17 170 ns

- Industry-Standard Programming Algorithm
- PEP4 Version Available With 168-Hour Burn-in and Choice of Operating Temperature Ranges
- Chip Erase Before Reprogramming
- 10000 and 1000 Program/Erase Cycles
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - -Active Write . . . 55 mW
  - -Active Read . . . 165 mW
  - -Electrical Erase . . . 82.5 mW
  - -Standby . . . 0.55 mW (CMOS-Input Levels)
- Automotive Temperature Range
   40°C to 125°C


### description

The TMS28F210 is a 1048576-bit, programmable read-only memory that can be electrically bulk erased and reprogrammed. It is available in 10000 and 1000 program/erase endurance cycle versions.


The TMS28F210 flash memory is offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting-hole rows on 15,2 mm (600-mil) center and a 44-lead plastic leaded-chip carrier package using 1,25 mm (50-mil) lead spacing (FN suffix).

The TMS28F210 is characterized for operation in temperature ranges of 0°C to 70°C (NL and FNL suffixes), -40°C to 85°C (NE and FNE suffixes), and -40°C to 125°C (NQ and FNQ suffixes). All packages are offered with 168-hour burn-in (4 suffix).

### N PACKAGE (TOP VIEW)



# FN PACKAGE (TOP VIEW)





PIN NOMENCLATURE					
A0-A15 DQ0-DQ15 E G NC VCC VSS VPP W	Address Inputs Inputs (programming)/Outputs Chip Enable Output Enable No Internal Connection 5-V Power Supply Ground 12-V Power Supply† Program				

<sup>†</sup>Only in program mode


Copyright © 1995, Texas Instruments Incorporated

# device symbol nomenclature





<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the N package.



Data In

		T				FUNCT	ION†		
	MODE	N PACKAGE	V <sub>PP</sub> ‡	Ē	G	A0	A9	W	DQ0-DQ15
MODE		N PACKAGE	1	2	20	21	31	39	3-10, 12-19
		FN PACKAGE	2	3	22	24	35	43	21-14, 11-4
	Read		VPPL	VIL	VIL	Х	Х	VIH	Data Out
,	Output Disable		VPPL	VIL	VIH	Х	Х	VIH	Hi-Z
Read	Standby and Write Inf	nibit	VPPL	VIH	X	Х	Х	×	Hi-Z
	Algorithm-Selection M	lada	V		V.,	VIL	\/	V	Mfr Equivalent Code 0097h
	Algoritim-Selection W		VPPL	VIL	VIL	VIH	VID	VIH	Device Equivalent Code 00E5h
	Read		VPPH	VIL	VIL	Х	Х	VΗ	Data Out
Read/	Output Disable		VPPH	VIL	VIH	Х	X	VIH	Hi-Z
Write	Standby and Write Inhibit		VPPH	VIH	Х	Х	Х	Х	Hi-Z

Table 1. Operation Modes

٧н

Х

VIL

VIL

VPPH

### operation

### read/output disable

When the outputs of two or more TMS28F210s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of other devices. To read the output of the TMS28F210, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins.

### standby and write inhibit

Active  $I_{CC}$  current can be reduced from 50 mA to 1 mA by applying a high TTL level on  $\overline{E}$  or to 100  $\mu$ A with a high CMOS level on  $\overline{E}$ . In this mode, all outputs are in the high-impedance state. The TMS28F210 draws active current when it is deselected during programming, erasure, or program/erase verification. It continues to draw active current until the operation is terminated.

### algorithm-selection mode

The algorithm-selection mode provides access to a binary code identifying the correct programming and erase algorithms. This mode is activated when A9 is forced to  $V_{\rm ID}$ . Two identifier bytes are accessed by toggling A0. All other addresses must be held low. A0 low selects the manufacturer-equivalent code 0097h, and A0 high selects the device-equivalent code 00E5h, as shown in the algorithm-selection mode table below:

IDENTIFIER <sup>1</sup>		PINS <sup>§</sup>								
IDENTIFIER.	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
Manufacturer-Equivalent Code	V <sub>IL</sub>	1	0	0	1	0	1	1	1	0097
Device-Equivalent Code	VIH	1	1	1	0	0	1	0	1	00E5

 $<sup>\</sup>frac{$D8-D15$ are not shown in the table because the upper 8 data bits read 0.$ 

### programming and erasure

In the erased state, all bits are at a logic 1. Before erasing the device, all memory bits must be programmed to a logic 0. Afterwards, the entire chip is erased. At this point, the bits, now logic 1s, can be programmed accordingly. Refer to the Fastwrite and Fasterase algorithms for further detail.



Write

† X can be V<sub>IL</sub> or V<sub>IH</sub>.

<sup>\*</sup> VPPL ≤ VCC + 2 V; VPPH is the programming voltage specified for the device. For more details, see the recommended operating conditions.

 $<sup>^{\</sup>P}\overline{E} = \overline{G} = A1 - A8 = A10 - A15 = V_{IL}, A9 = V_{ID}, VPP = VPPL$ 

### command register

The command register controls the program and erase functions of the TMS28F210. The algorithm-selection mode can be activated using the command register in addition to the previously described method. When  $V_{PP}$  is high, the contents of the command register and the function being performed can be changed. The command register is written to when  $\overline{E}$  is low and  $\overline{W}$  is pulsed low. The address is latched on the leading edge of the pulse, while the data is latched on the trailing edge. Accidental programming or erasure is minimized because two commands must be executed to invoke either operation.

### power supply considerations

Each device should have a  $0.1-\mu F$  ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$  to suppress circuit noise. Changes in current drain on  $V_{PP}$  require it to have a bypass capacitor as well. Printed circuit traces for both power supplies should be appropriate to handle the current demand.

**Table 2. Command Definitions** 

001114	REQUIRED	FIRS	ST BUS CYCLE	SECOND BUS CYCLE				
COMMAND	BUS CYCLES	OPERATION†	ADDRESS	DATA	OPERATION†	ADDRESS	DATA	
Read	1	Write	Х	0000h	Read	RA	RD	
Algorithm-Selection Mode	3	Write	X	0090h	Read	0000 0001	0097h 00E5h	
Set-Up-Erase/Erase	2	Write	×	0020h	Write	х	20h	
Erase Verify	2	Write	EA	00A0h	Read	X	EVD	
Set-Up-Program/Program	2	Write	X	0040h	Write	PA	PD	
Program Verify	2	Write	×	00C0h	Read	X	PVD	
Reset	2	Write	X	00FFh	Write	X	00FFh	

<sup>†</sup> Modes of operation are defined in Table 1.

Legend:

EA Address of memory location to be read during erase verify

RA Address of memory location to be read

PA Address of memory location to be programmed. Address is latched on the falling edge of W.

RD Data read from location RA during the read operation

EVD Data read from location EA during erase verify

PD Data to be programmed at location PA. Data is latched on the rising edge of W.

PVD Data read from location PA during program verify



### command definitions

### read command

Memory contents can be accessed while  $V_{PP}$  is high or low. When  $V_{PP}$  is high, writing 0000h into the command register invokes the read operation. When the device is powered up, the default contents of the command register are 0000h and the read operation is enabled. The read operation remains enabled until a different valid command is written to the command register.

### algorithm-selection-mode command

The algorithm-selection mode is activated by writing 0090h into the command register. The manufacturer equivalent code (0097h) is identified by the value read from address location 0000h, and the device equivalent code (00E5h) is identified by the value read from address location 0001h.

### set-up-program/program commands

The programming algorithm initiates with  $\overline{E} = V_{IL}$ ,  $\overline{W} = V_{IL}$ ,  $\overline{G} = V_{IH}$ ,  $V_{PP} = V_{PPH}$ , and  $V_{CC} = 5$  V. To enter the programming mode, write the set-up-program command, 0040h, into the command register. The programming operation is invoked by the next write-enable pulse. Addresses are latched internally on the falling edge of  $\overline{W}$ , and data is latched internally on the rising edge of  $\overline{W}$ . The programming operation begins on the rising edge of  $\overline{W}$  and ends on the rising edge of the next  $\overline{W}$  pulse. The program operation requires 10  $\mu$ s for completion before the program-verify command. 00C0h, can be loaded.

Maximum program timing is controlled by the internal stop timer. When the stop timer terminates the program operation, the device enters an inactive state and remains inactive until a valid program-verify, read, or reset command is received.

### program-verify command

The TMS28F210 can be programmed sequentially or randomly because it is programmed one word at a time. Each word must be verified after it is programmed. The program-verify operation prepares the device to verify the most recently programmed word. To invoke the program-verify operation, 00C0h must be written into the command register. The program-verify operation ends on the rising edge of  $\overline{W}$ .

While verifying a word, the TMS28F210 applies an internal margin voltage to the designated word. If the true data and programmed data match, programming continues to the next designated word location; otherwise, the word must be reprogrammed. Figure 1 shows how commands and bus operations are combined for word programming.

### set-up-erase/erase commands

The erase algorithm initiates with  $\overline{E} = V_{IL}$ ,  $\overline{W} = V_{IL}$ ,  $\overline{G} = V_{IH}$ ,  $V_{PP} = V_{PPH}$ , and  $V_{CC} = 5$  V. To enter the erase mode, write the set-up-erase command, 0020h, into the command register. After the TMS28F210 is in the erase mode, writing a second erase command, 0020h, into the command register invokes the erase operation. The erase operation begins on the rising edge of  $\overline{W}$  and ends on the rising edge of the next  $\overline{W}$ . The erase operation requires 10 ms to complete before the erase-verify command, 00A0h, can be loaded.

Maximum erase timing is controlled by the internal stop timer. When the stop timer terminates the erase operation, the device enters an inactive state and remains inactive until a valid erase-verify, read, or reset command is received.

### erase-verify command

All words must be verified following an erase operation. After the erase operation is complete, an erased word can be verified by writing the erase-verify command, 00A0h, into the command register. This command causes the device to exit the erase mode on the rising edge of  $\overline{W}$ . The address of the word to be verified is latched on the falling edge of  $\overline{W}$ . The erase-verify operation remains enabled until a valid command is written to the command register.



### erase-verify command (continued)

To determine whether or not all the words have been erased, the TMS28F210 applies a margin voltage to each word. If FFFFh is read from the word, all bits in the designated word have been erased. The erase-verify operation continues until all of the words have been verified. If FFFFh is not read from a word, an additional erase operation needs to be executed. Figure 2 shows the combination of commands and bus operations for electrically erasing the TMS28F210.

### reset command

To reset the TMS28F210 after set-up-erase command or set-up-program command operations without changing the contents in memory, write 00FFh into the command register two consecutive times. After executing the reset command, a valid command must be written into the command register to change to a new state.

### Fastwrite algorithm

The TMS28F210 is programmed using the Texas Instruments Fastwrite algorithm shown in Figure 1. This algorithm programs in a nominal time of two seconds.

### Fasterase algorithm


The TMS28F210 is erased using the Texas Instruments Fasterase algorithm shown in Figure 2. The memory array needs to be completely programmed (using the Fastwrite algorithm) before erasure begins. Erasure typically occurs in one second.

### parallel erasure

To reduce total erase time, several devices can be erased in parallel. Since each Flash EEPROM can erase at a different rate, every device must be verified separately after each erase pulse. After a given device has been successfully erased, the erase command should not be issued to this device again. All devices that complete erasure should be masked until the parallel erasure process is finished (see Figure 3).

Examples of how to mask a device during parallel erase include driving the  $\overline{E}$  pin high, writing the read command (0000h) to the device when the others receive a set-up-erase or erase command, or disconnecting it from all electrical signals with relays or other types of switches.






NOTES: A. Refer to the recommended operating conditions for the value of VppH.

B. Refer to the recommended operating conditions for the value of VppL.

Figure 1. Programming Flowchart: Fastwrite Algorithm



NOTES: A. Refer to the recommended operating conditions for the value of VppH.

Figure 2. Flash-Erase Flowchart: Fasterase Algorithm

B. Refer to the recommended operating conditions for the value of VppL.




Figure 3. Parallel-Erase Flow Diagram

absolute maximum ratings over	operating free-air	temperature range (unless	otherwise noted)†
Supply voltage range, V <sub>CC</sub> (see I	Note 1)		0.6 V to 7 V
Programming supply voltage range	ge, V <sub>PP</sub>		0.6 V to 14 V
Input voltage range (see Note 2):	All inputs except A9		-0.6 V to V <sub>CC</sub> + 1 V
	A9		0.6 V to 13.5 V
Output voltage range (see Note 3	)	* • • • • • • • • • • • • • • • • • • •	-0.6 V to V <sub>CC</sub> + 1 V
Operating free-air temperature ra	nge during read/eras	se/program, T <sub>A</sub>	
	NL, FNL		0°C to 70°C
	NE, FNE		40°C to 85°C
	NQ, FNQ		40° C to 125°C
Storage temperature range, T <sub>stg</sub>		• • • • • • • • • • • • • • • • • • • •	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to VSS.

- 2. The voltage on any input can undershoot to -2 V for periods less than 20 ns.
- 3. The voltage on any output can overshoot to 7 V for periods less than 20 ns.

### recommended operating conditions

		and the second		MIN	TYP	MAX	UNIT
Vcc	Supply voltage	During write/read/flash	During write/read/flash erase			5.5	٧
V	Drogramming outputs weltage	During read only (VppL)		0		V <sub>CC</sub> +2	٧
VPP	/PP Programming supply voltage During write/read/flash erase		erase (VppH)	11.4	12	12.6	٧
VID	Voltage level on A9 for algorith	11.5		13	٧		
VIH High-level dc input voltage			πι			V <sub>CC</sub> +0.5	V
VIH	High-level dc input voitage	•	CMOS	V <sub>CC</sub> - 0.5		٧	
VIL	Low-level dc input voltage		ΠL	-0.5	-0.5 0.8		V
VIL.	Low-level uc input voltage	CMOS		GND - 0.2	GND - 0.2 GND+0.2		
			NL, FNL suffix	0		70	1
T <sub>A</sub> Operating free-air temperature		NE, FNE suffix		<b>-40</b> 85		85	°C
			NQ, FNQ suffix	- 40		125	

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST CON	DITIONS	MIN	MAX	UNIT
V	High level autout valence	TTL	I <sub>OH</sub> = - 2.5 mA		2.4		V
VOH	High-level output voltage	CMOS	l <sub>OH</sub> = - 100 μA		V <sub>CC</sub> - 0.4		<b>V</b>
V	Low-level output voltage	TTL	I <sub>OL</sub> = 5.8 mA			0.45	V .
VOL	Low-level output voltage	CMOS	I <sub>OL</sub> = 100 μA			0.1	•
1.	Input current (leakage)	All except A9	" V <sub>I</sub> = 0 V to 5.5 V			±1	μА
1	input current (leakage)	A9	V <sub>I</sub> = 0 V to 13 V			± 200	μΛ
9	Output current (leakage)		Vo = 0 V to Vcc			±10	μΑ
ID	A9 algorithm-selection-mode current		A9 = V <sub>ID</sub> max			TBD	mA
	V combinement (read (standby)		Vpp = VppH,	Read mode		200	μΑ
lPP1	Vpp supply current (read/standby)		Vpp = VppL			±10	μА
IPP2	Vpp supply current (during program pu	ilse) (see Note 4)	Vpp = VppH			50	mA
IPP3	Vpp supply current (during flash erase	) (see Note 4)	Vpp = VppH			50	. mA
IPP4	Vpp supply current (during program/el (see Note 4)	rase verify)	Vpp = VppH	•		5.0	mA
	Management (standba)	TTL-input level	V <sub>CC</sub> = 5.5 V,	E = VIH		1	mA
Iccs	VCC supply current (standby)	CMOS-input level	V <sub>CC</sub> = 5.5 V,	E = V <sub>CC</sub>		100	μА
lCC1	VCC supply current (active read)		V <sub>CC</sub> = 5.5 V, f = 6 MHz,	E = V <sub>IL</sub> , Outputs open		50	mA
lCC2	VCC average supply current (active wr	ite) (see Note 4)	V <sub>CC</sub> = 5.5 V, Programming in pro	Ē = V <sub>IL</sub> , ogress		10	mA
ІССЗ	VCC average supply current (flash era	se) (see Note 4)	V <sub>CC</sub> = 5.5 V, Erasure in progress	Ē = V <sub>IL</sub> , s		15	mA
ICC4	V <sub>CC</sub> average supply current (program,	erase verify)	V <sub>CC</sub> = 5.5 V, V <sub>PP</sub> = V <sub>PPH</sub> , Program / erase ve	$\overline{E} = V_{ L}$ , rify in progress		15	mA

NOTE 4: Not 100% tested; characterization data available

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $\mathbf{f} = \mathbf{1} \ \mathbf{MHz^{\dagger}}$

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
CI	Input capacitance	V <sub>I</sub> = 0 V, f = 1 MHz	6	pF
Co	Output capacitance	V <sub>O</sub> = 0 V, f = 1 MHz	12	pF

<sup>†</sup> Capacitance measurements are made on sample basis only.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

		TEST	ALTERNATE	'28F210-10		'28F210-12		'28F210-15		'28F210-17		UNIT
		CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> a(A)	Access time from address		tAVQV		100		120		150		170	ns
<sup>t</sup> a(E)	Access time from E		†ELQV		100		120		150		170	ns
<sup>t</sup> a(G)	Access time from G	e en en en en en en en en en en en en en	tGLQV		45	4.	50		55		60	ns
<sup>t</sup> c(R)	Cycle time, read		†AVAV	100		120		150		170		ns
<sup>t</sup> d(E)	Delay time, chip enable low to low-Z output	C <sub>L</sub> = 100 pF,	†ELQX	0		0		0		0		ns
td(G)	Delay time, G low to low-Z output	1 Series 74 TTL load, Input t <sub>r</sub> ≤ 20 ns,	tGLQX	0		0		0		0		ns
<sup>t</sup> dis(E)	Chip disable to Hi-Z output	input t <sub>f</sub> ≤ 20 ns	<sup>t</sup> EHQZ	0	55	0.	55	0	55	0	55	ns
<sup>t</sup> dis(G)	Hold time, output enable to Hi-Z output		<sup>t</sup> GHQZ	0	30	0	30	0	35	0	35	ns
<sup>t</sup> h(D)	Hold time, data valid from address, E, or G†		tAXQX	0		0		0		0		ns
<sup>t</sup> rec(W)	Write recovery time before read		<sup>t</sup> WHGL	6		6		6		6		με

<sup>†</sup> Whichever occurs first



# timing requirements—write/erase/program operations

		ALTERNATE	'2	BF210-1	0	'2	BF210-1	2	
	t.	SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
t <sub>c(W)</sub>	Cycle time, write using W	t <sub>AVAV</sub>	100			120			ns
t <sub>c(W)PR</sub>	Cycle time, programming operation	twhwH1	10			10			με
tc(W)ER	Cycle time, erase operation	tWHWH2	9.5	10		9.5	10		ms
t <sub>h(A)</sub>	Hold time, address	tWLAX	55			60			ns
t <sub>h(E)</sub>	Hold time, E	tWHEH	0			0			ns
th(WHD)	Hold time, data valid after $\overline{W}$ high	tWHDX	10			10			ns
t <sub>su(A)</sub>	Setup time, address	t <sub>AVWL</sub>	0			0			ns
t <sub>su(D)</sub>	Setup time, data	tD/WH	50			50			ns
t <sub>su(E)</sub>	Setup time, E before W	tELWL.	20			20			ns
t <sub>su(EHVPP)</sub>	Setup time, E high to Vpp ramp	t <sub>EHVP</sub>	100			100			ns
t <sub>su(VPPEL)</sub>	Setup time, Vpp to E low	tVPEL	1			1			με
t <sub>rec</sub> (W)	Recovery time, W before read	twhgl.	6			6	-		μs
t <sub>rec(R)</sub>	Recovery time, read before W	<sup>t</sup> GHWL	0			0			μs
tw(W)	Pulse duration, W (see Note 5)	twlwh	60			60			ns
tw(WH)	Pulse duration, W high	twhwL	20			20			ns
t <sub>r</sub> (VPP)	Rise time, Vpp	typpr	1			1			με
t <sub>f</sub> (VPP)	Fall time, Vpp	tVPPF	1			1			μs

		ALTERNATE	'2	'28F210-15			'28F210-17		
		SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
t <sub>c(W)</sub>	Cycle time, write using W	tavav	150			170			ns
t <sub>c(W)PR</sub>	Cycle time, programming operation	twHwH1	10			10			με
t <sub>c(W)ER</sub>	Cycle time, erase operation	tWHWH2	9.5	10		9.5	10		ms
th(A)	Hold time, address	tWLAX	60			70			ns
th(E)	Hold time, E	tWHEH	0			0			ns
th(WHD)	Hold time, data valid after W high	twhox	10			10			ns
t <sub>su(A)</sub>	Setup time, address	†AVWL	0			0			ns
<sup>t</sup> su(D)	Setup time, data	t <sub>DVWH</sub>	50	. 10.0		50			ns
t <sub>su(E)</sub>	Setup time, E before W	t <sub>ELWL</sub>	20			20			ns
t <sub>su(EHVPP)</sub>	Setup time, E high to Vpp ramp	tEHVP	100			100			ns
t <sub>su(VPPEL)</sub>	Setup time, Vpp to E low	tVPEL	1			1			μs
t <sub>rec(W)</sub>	Recovery time, W before read	twhgl	6			6			με
trec(R)	Recovery time, read before W	tGHWL	0			0			μs
tw(W)	Pulse duration, W (see Note 5)	twlwh	60			60			ns
tw(WH)	Pulse duration, W high	twhwL	20			20			ns
t <sub>r</sub> (VPP)	Rise time, Vpp	t∨PPR	1			1			μs
t <sub>f</sub> (VPP)	Fall time, Vpp	typpf	1		7.7	1			μs


NOTE 5: Rise/fall time ≤ 10 ns.

# **PRODUCT PREVIEW**


### timing requirements—alternative E-controlled writes

		ALTERNATE	'28F21	0-10	'28F21	10-12	'28F2'	0-15	'28F21	0-17	
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>c(W)</sub>	Cycle time, write using E	tavav	100		120		150		170		ns
tc(E)PR	Cycle time, programming operation	teheh	10		10		10		10		με
<sup>t</sup> h(EA)	Hold time, address	t <sub>ELAX</sub>	75		80		80		90		ns
th(ED)	Hold time, data	tEHDX	10		10		10		10		ns
th(W)	Hold time, W	tEHWH	0		0		0		, 0		ns
t <sub>su(A)</sub>	Setup time, address	†AVEL	0		0		0		0		ns
tsu(D)	Setup time, data	<sup>t</sup> DVEH	50		50		50		50		ns
t <sub>su(W)</sub>	Setup time, $\overline{W}$ before $\overline{\overline{E}}$	tWLEL	0		0		0		0		ns
t <sub>su(VPPEL)</sub>	Setup time, Vpp to E low	tVPEL	1		1		1		1		με
<sup>t</sup> rec(E)R	Recovery time, write using E before read	<sup>t</sup> EHGL	6		6		6		6		μ8
t <sub>rec(E)W</sub>	Recovery time, read before write using E	<sup>t</sup> GHEL	0		0		0		0		μS
tw(E)	Pulse duration, write using E	t <sub>ELEH</sub>	70		70		70		80		ns
tw(EH)	Pulse duration, write, E high	tEHEL	20		20		20		20		ns

### PARAMETER MEASUREMENT INFORMATION



NOTE A: C<sub>L</sub> includes probe and fixture capacitance.



**VOLTAGE WAVEFORMS** 

Figure 4. Load Circuit and Voltage Waveforms

AC testing inputs are driven at 2.4 V for logic high and 0.45 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low on both inputs and outputs. Each device should have a 0.1- $\mu$ F ceramic capacitor connected between V<sub>CC</sub> and V<sub>SS</sub> as close as possible to the device pins.




Figure 5. Read-Cycle Timing




Figure 6. Write-Cycle Timing

PRODUCT PREVIEW




Figure 7. Write-Cycle (Alternative E-Controlled Writes) Timing





Figure 8. Flash-Erase-Cycle Timing

- Organization . . . 256K × 8-Bits
- Pin Compatible With Existing 2-Megabit EPROMs
- V<sub>CC</sub> Tolerance ±10%
- All inputs/Outputs TTL Compatible
- Maximum Access/Minimum Cycle Time '28F020-10 100 ns '28F020-12 120 ns

'28F020-12 120 ns '28F020-15 150 ns '28F020-17 170 ns

- Industry-Standard Programming Algorithm
- PEP4 Version Available With 168-Hour Burn-in and Choice of Operating Temperature Ranges
- 100000 and 10000 Program/Erase-Cycle Versions Available
- Latchup immunity of 250 mA on All input and Output Lines
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active Write . . . 55 mW
  - Active Read . . . 165 mW
  - Electrical Erase . . . 82.5 mW
  - Standby . . . 0.55 mW (CMOS-Input Levels)
- Automotive Temperature Range
  - 40°C to 125°C




PIN NO	OMENCLATURE
A0-A17	Address Inputs
DQ0-DQ7	Inputs (programming)/Outputs
Ē	Chip Enable
G	Output Enable
Vcc	5-V Power Supply
Vpp	12-V Power Supply
VSS	Ground
W	Write Enable

### description


The TMS28F020 flash memory is a 2097152-bit, programmable read-only memory that can be electrically bulk-erased and reprogrammed. It is available in 100 000 and 10 000 program/erase-endurance-cycle versions.

The TMS28F020 is offered in a 32-lead plastic leaded chip-carrier package using 1,25-mm (50-mil) lead spacing (FM suffix) and a 32-lead thin small-outline package (DD suffix).


### DD PACKAGE (TOP VIEW)



### device symbol nomenclature




### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FM package.

### functional block diagram



### operation

The operation of the TMS28F020 is fully summarized in Table 1 with required signal levels shown for each operation. The sections following the table describe operations in detail.

**Table 1. Operation Modes** 

					F	UNCTIONT		
	MODE	V <sub>PP</sub> ‡ (1)	Ē (22)	G (24)	A0 (12)	A9 (26)	(31)	DQ0-DQ7 (13-15, 17-21)
	Read	VPPL	VIL	VIL	X	X	VIH	Data Out
	Output Disable	VPPL	VIL	VIH	X	X	VIH	Hi-Z
Read	Standby and Write inhibit	VPPL	ViH	X	Х	X	Х	Hi-Z
	Algorithm-Selection Mode	V	1/11	1/4.	VIL	V	V	Mfr-Equivalent Code 89h
	Algorithm-Selection Mode	VPPL	VIL	VIL	VIH	VID	VIH	Device-Equivalent Code BDh
	Read	VPPH	VIL	VIL	X	X	VIH	Data Out
Read/	Output Disable	VPPH	VIL	ViH	X	X	VIH	Hi-Z
Write	Standby and Write Inhibit	VPPH.	VIH	X	Х	X	Х	Hi-Z
	Write	VPPH	VIL	VIH	X	X	VIL	Data In

<sup>&</sup>lt;sup>†</sup>X can be V<sub>II</sub> or V<sub>IH</sub>.

### read/output disable

When the outputs of two or more TMS28F020s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of other devices. To read the output of the TMS28F020, a low-level signal is applied to  $\overline{E}$  and  $\overline{G}$ . All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these terminals.

### standby and write inhibit

Active  $I_{CC}$  current can be reduced from 30 mA to 1 mA by applying a high TTL level on  $\overline{E}$  or to 100  $\mu$ A with a high CMOS level on  $\overline{E}$ . In this mode, all outputs are in the high-impedance state. The TMS28F020 draws active current when it is deselected during programming, erasure, or program/erase verification. It continues to draw active current until the operation is terminated.

### algorithm-selection mode

The algorithm-selection mode provides access to a binary code identifying the correct programming and erase algorithms. This mode is activated when A9 is forced to  $V_{\rm ID}$ . Two identifier bytes are accessed by toggling A0. All other addresses must be held low. A0 low selects the manufacturer-equivalent code 89h, and A0 high selects the device-equivalent code BDh, as shown in the algorithm-selection mode table below:

IDENTIFIEDS	TERMINALS									
IDENTIFIERS	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
Manufacturer-Equivalent Code	VIL	1	0	0	0	1	0	. 0	1	89
Device-Equivalent Code	VIH	1	0	1	1	1	1	0	1	BD

 $<sup>\</sup>frac{\$E = G}{} = V_{IL}$ , A1 – A8 =  $V_{IL}$ , A9 =  $V_{ID}$ , A10 – A17 =  $V_{IL}$ ,  $V_{PP} = V_{PPL}$ .

### programming and erasure

In the erased state, all bits are at a logic 1. Before erasing the device, all memory bits must be programmed to a logic 0. Afterward, the entire chip is erased. At this point, the bits, now logic 1s, can be programmed accordingly (refer to the Fastwrite and Fasterase algorithms for further detail).



<sup>‡</sup> VPPL ≤ VCC+2 V; VPPH is the programming voltage specified for the device. For more details, refer to the recommended operating conditions.

### command register

The command register controls the program and erase functions of the TMS28F020. The algorithm-selection mode can be activated using the command register in addition to the method described in the algorithm-selection mode section. When  $V_{PP}$  is high, the contents of the command register and the function being performed can be changed. The command register is written to when  $\overline{E}$  is low and  $\overline{W}$  is pulsed low. The address is latched on the leading edge of the pulse and the data is latched on the trailing edge. Accidental programming or erasure is minimized because two commands must be executed to invoke either operation. The command register is inhibited when  $V_{CC}$  is below the erase/write lockout voltage,  $V_{LKO}$ .

### power supply considerations

Each device should have a  $0.1-\mu F$  ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$  to suppress circuit noise. Changes in current drain on  $V_{PP}$  require it to have a bypass capacitor to  $V_{SS}$  as well. Printed-circuit traces for both power supplies should be appropriate to handle the current demand.

**Table 2. Command Definitions** 

COMMAND	REQUIRED				SECOND BUS CYCLE				
COMMAND	CYCLES	OPERATION†	ADDRESS	DATA	OPERATION†	ADDRESS	DATA		
Read	1	Write	Х	00h	Read	RA	RD		
Algorithm-Selection Mode	3	Write	×	90h	Read	0 0000 0 0001	89h BDh		
Set-Up-Erase/Erase	2	Write	X	20h	Write	х	20h		
Erase Verify	2	Write	EA	A0h	Read	Х	EVD		
Set-Up-Program/Program	2	Write	X	40h	Write	PA	PD		
Program Verify	2	Write	X	C0h	Read	×	PVD		
Reset	2	Write	. X	FFh	Write	×	FFh		

<sup>†</sup> Modes of operation are defined in Table 1.

Legend:

EA Address of memory location to be read during erase verify

RA Address of memory location to be read

PA Address of memory location to be programmed. Address is latched on the falling edge of  $\overline{W}$ .

RD Data read from location RA during the read operation

EVD Data read from location EA during erase verify

PD Data to be programmed at location PA. Data is latched on the rising edge of  $\overline{W}$ .

PVD Data read from location PA during program verify



### command definitions

### read command

Memory contents can be accessed while  $V_{PP}$  is high or low. When  $V_{PP}$  is high, writing 00h into the command register invokes the read operation. When the device is powered up, the default contents of the command register are 00h and the read operation is enabled. The read operation remains enabled until a different valid command is written to the command register.

### algorithm-selection-mode command

The algorithm-selection mode is activated by writing 90h into the command register. The manufacturer-equivalent code (89h) is identified by the value read from address location 00000h, and the device-equivalent code (BDh) is identified by the value read from address location 00001h.

### set-up-erase/erase commands

The erase algorithm begins with  $\overline{E} = V_{IL}$ ,  $\overline{W} = V_{IL}$ ,  $\overline{G} = V_{IH}$ ,  $V_{PP} = V_{PPH}$ , and  $V_{CC} = 5$  V. To enter the erase mode, write the set-up-erase command, 20h, into the command register. Writing a second erase command, 20h, into the command register invokes the erase operation. The erase operation begins on the rising edge of  $\overline{W}$  and ends on the rising edge of the next  $\overline{W}$ . The erase operation requires 10 ms to complete before the erase-verify command, A0h, can be loaded.

Maximum erase timing is controlled by the internal stop timer. When the stop timer terminates the erase operation, the device enters an inactive state and remains inactive until a command is received.

### erase-verify command

All bytes must be verified following an erase operation. After the erase operation is complete, an erased byte can be verified by writing the erase-verify command, A0h, into the command register. This command causes the device to exit the erase mode on the rising edge of  $\overline{W}$ . The address of the byte to be verified is latched on the falling edge of  $\overline{W}$ . The erase-verify operation remains enabled until a command is written to the command register.

To determine whether or not all the bytes have been erased, the TMS28F020 applies a margin voltage to each byte. If FFh is read from the byte, all bits in the designated byte have been erased. The erase-verify operation continues until all of the bytes have been verified. If FFh is not read from a byte, an additional erase operation must be executed. Figure 1 shows the combination of commands and bus operations for electrically erasing the TMS28F020.

### set-up-program/program commands

The programming algorithm begins with  $\overline{E} = V_{IL}$ ,  $\overline{W} = V_{IL}$ ,  $\overline{G} = V_{IH}$ ,  $V_{PP} = V_{PPH}$ , and  $V_{CC} = 5$  V. To enter the programming mode, write the set-up-program command, 40h, into the command register. The programming operation is invoked by the next write-enable pulse. Addresses are latched internally on the falling edge of  $\overline{W}$ , and data is latched internally on the rising edge of  $\overline{W}$ . The programming operation begins on the rising edge of  $\overline{W}$  and ends on the rising edge of the next  $\overline{W}$  pulse. The program operation requires 10  $\mu$ s for completion before the program-verify command, C0h, can be loaded.

Maximum program timing is controlled by the internal stop timer. When the stop timer terminates the program operation, the device enters an inactive state and remains inactive until a command is received.



### program-verify command

The TMS28F020 can be programmed sequentially or randomly because it is programmed one byte at a time. Each byte must be verified after it is programmed. The program-verify operation prepares the device to verify the most recently programmed byte. To invoke the program-verify operation, C0h must be written into the command register. The program-verify operation ends on the rising edge of  $\overline{W}$ .

While verifying a byte, the TMS28F020 applies an internal margin voltage to the designated byte. If the true data and programmed data match, programming continues to the next designated byte location; otherwise, the byte must be reprogrammed. Figure 2 shows how commands and bus operations are combined for byte programming.

### reset command

To reset the TMS28F020 after set-up-erase command or set-up-program command operations without changing the contents in memory, write FFh into the command register two consecutive times. After executing the reset command, the device will default to the read mode.

### Fastwrite algorithm

The TMS28F020 is programmed using the Texas Instruments Fastwrite algorithm shown in Figure 2. This algorithm programs in a nominal time of four seconds.


### Fasterase algorithm

The TMS28F020 is erased using the Texas Instruments Fasterase algorithm shown in Figure 1. The memory array needs to be completely programmed (using the Fastwrite algorithm) before erasure begins. Erasure typically occurs in two seconds.

### parallel erasure

To reduce total erase time, several devices can be erased in parallel. Since each Flash memory can erase at a different rate, every device must be verified separately after each erase pulse. After a given device has been successfully erased, the erase command should not be issued to this device again for this erase cycle. All devices that complete erasure should be masked until the parallel erasure process is finished (see Figure 3).


Examples of how to mask a device during parallel erase include driving  $\overline{E}$  high, writing the read command (00h) to the device when the others receive a set-up-erase or erase command, or disconnecting it from all electrical signals with relays or other types of switches.



NOTES: A. Refer to the recommended operating conditions for the value of VPPH.

Figure 1. Flash-Erase Flowchart: Fasterase Algorithm


B. Refer to the recommended operating conditions for the value of VppL.



NOTES: A. Refer to the recommended operating conditions for the value of VPPH.

Figure 2. Programming Flowchart: Fastwrite Algorithm

B. Refer to the recommended operating conditions for the value of VppL.



† n = number of devices being erased.

Figure 3. Parallel-Erase Flow Diagram

absol	lute maximum ratings over operating free-air temperature range (	unless otherwise noted)†
5	Supply voltage range, V <sub>CC</sub> (see Note 1)	0.6 V to 7 V
	Supply voltage range, V <sub>PP</sub>	
ı	Input voltage range (see Note 2): All inputs except A9	0.6 V to V <sub>CC</sub> + 1 V
	A9	0.6 V to 13.5 V
	Output voltage range (see Note 3)	0.6 V to V <sub>CC</sub> + 1 V
(	Operating free-air temperature range during read/erase/program, T <sub>A</sub> :	
	<u> </u>	0°C to 70°C
	E	40°C to 85°C
	Q	40°C to 125°C
5	Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

NOTES: 1. All voltage values are with respect to VSS.

- 2. The voltage on any input can undershoot to -2 V for periods less than 20 ns.
- 3. The voltage on any output can overshoot to 7 V for periods less than 20 ns.

### recommended operating conditions

				MIN	TYP	MAX	UNIT
Vcc	Supply voltage	During write/read/flash erase		4.5	5	5.5	V
V	Cumply valtage	During read only (VPPL)	During read only (VppL)			V <sub>CC</sub> + 2	٧
VPP	Supply voltage	During write/read/flash erase (	VPPH)	11.4	12	12.6	<b>V</b>
VIH	V <sub>IH</sub> High-level dc input voltage		TTL inputs	2		V <sub>CC</sub> + 0.5	V
VIН	night-level ac input	voltage	CMOS inputs	V <sub>CC</sub> - 0.5		V <sub>CC</sub> + 0.5	<b>V</b>
Vii	Low-level dc input	voltono	TTL inputs	-0.5		0.8	٧
VIL	Low-level ac input	voltage	CMOS inputs	GND - 0.2		GND + 0.2	· ·
V <sub>ID</sub>	Voltage level on A9	for algorithm-selection mode		11.5		13	٧

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST CON	IDITIONS	MIN	MAX	UNIT
V	High level autout valtage		I <sub>OH</sub> = - 2.5 mA		2.4		V
VOH	High-level output voltage		I <sub>OH</sub> = - 100 μA		V <sub>CC</sub> - 0.4		v
	Law law day day day		I <sub>OL</sub> = 5.8 mA			0.45	
VOL	Low-level output voltage		I <sub>OL</sub> = 100 μA			0.1	V
ID	A9 algorithm-selection-mode current		A9 = V <sub>ID</sub> max			200	μА
ı.	land surrent (lanks and	All except A9	V <sub>I</sub> = 0 V to 5.5 V			±1	
11	Input current (leakage)	A9	V <sub>I</sub> = 0 V to 13 V			± 200	μΑ
Ю	Output current (leakage)		V <sub>O</sub> = 0 V to V <sub>C</sub> (	·		±10	μΑ
<b>.</b>	Van august (read/standbu)		Vpp = VppH,	Read mode		200	μА
IPP1	Vpp supply current (read/standby)		Vpp = VppL			±10	μΑ
IPP2	Vpp supply current (during program puls	e) (see Note 4)	Vpp = VppH			30	mA
IPP3	Vpp supply current (during flash erase) (see Note 4)		Vpp = VppH			30	mA
IPP4	Vpp supply current (during program/eras (see Note 4)	e verify)	Vpp = VppH			5	mA
	V	TTL-input level	V <sub>CC</sub> = 5.5 V,	Ē = VIH		1	mA
ICCS	VCC supply current (standby)	CMOS-input level	V <sub>CC</sub> = 5.5 V,			100	μА
lCC1"	V <sub>CC</sub> supply current (active read)		V <sub>CC</sub> = 5.5 V, f = 6 MHz,	Ē = V <sub>IL</sub> , I <sub>OUT</sub> = 0 mA		30	mA
ICC2	V <sub>CC</sub> average supply current (active write	) (see Note 4)	V <sub>CC</sub> = 5.5 V, Programming in	E = V <sub>IL</sub> , progress		10	mA
ICC3	VCC average supply current (flash erase)	) (see Note 4)	V <sub>CC</sub> = 5.5 V, Erasure in progra	Ē = V <sub>IL</sub> , ess		15	mA
ICC4	V <sub>CC</sub> average supply current (program/en	ase verify)	V <sub>CC</sub> = 5.5 V, V <sub>PP</sub> = V <sub>PPH</sub> , Program/erase v	$\overline{E} = V_{ L}$ , rerify in progress	·	15	mA
VLKO	VCC erase/write lockout voltage		Vpp = VppH		2.5		V

NOTE 4: Not 100% tested; characterization data available.

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $\mathbf{f}=\mathbf{1}~\mathbf{MHz}^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
Ci	Input capacitance	V <sub>i</sub> = 0 V		pF
Co	Output capacitance	V <sub>O</sub> = 0 V	12	pF

<sup>†</sup> Capacitance measurements are made on sample basis only.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	NADAMETED.	TEST	ALTERNATE	'28F02	0-10	'28F02	20-12	'28F02	20 - 15	'28F02	20-17	UNIT
	PARAMETER	CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> a(A)	Access time from address, A0-A17		†AVQV		100		120		150		170	ns
<sup>t</sup> a(E)	Access time from chip enable, E	·	t <sub>ELQV</sub>		100		120		150		170	ns
<sup>t</sup> en(G)	Access time from output enable, G		t <sub>GLQV</sub>		45		50		55		60	ns
t <sub>c(R)</sub>	Cycle time, read	,	t <sub>AVAV</sub>	100		120		150		170		ns
<sup>t</sup> d(E)	Delay time, E going low to low-impedance output		tELQX	0		0		0		0		ns
<sup>t</sup> d(G)	Delay time, G going low to low-impedance output	C <sub>L</sub> = 100 pF, 1 Series 74 TTL load, Input t <sub>r</sub> ≤ 20 ns,	<sup>t</sup> GLQX	0		0		0		0		ns
<sup>t</sup> dis(E)	Chip disable time to high-impedance output	Input t <sub>f</sub> ≤ 20 ns	<sup>t</sup> EHQZ	0	55	0	55	0	55	0	55	ns
<sup>t</sup> dis(G)	Output disable time to high-impedance output		<sup>t</sup> GHQZ	0	30	0	30	0	35	0	35	ns
<sup>t</sup> h(D)	Hold time, data valid from address, $\overline{E}$ or $\overline{G}^{\dagger}$		tAXQX	0		0		0		0		ns
<sup>t</sup> rec(W)	Write recovery time before read	te je e	twHGL	6		6		6		6		με

<sup>†</sup> Whichever occurs first

### timing requirements-write/erase/program operations

		ALTERNATE	'2	BF020-1	0	'2	BF020-1	2	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
t <sub>c</sub> (W)	Cycle time, write using W	tavav	100			120			ns
tc(W)PR	Cycle time, programming operation	twhwh1	10			10			μs
tc(W)ER	Cycle time, erase operation	tWHWH2	9.5	10		9.5	10		ms
th(A)	Hold time, address	tWLAX	55			60			ns
th(E)	Hold time, E	tWHEH	0			0			ns
th(WHD)	Hold time, data valid after W high	tWHDX	10			10			ns
t <sub>su(A)</sub>	Setup time, address	t <sub>AVWL</sub>	0			0			ns
t <sub>su(D)</sub>	Setup time, data	tD/WH	50			50			ns
t <sub>su(E)</sub>	Setup time, E before W	tELWL	20			20			ns
t <sub>su(VPPEL)</sub>	Setup time, Vpp to E going low	tVPEL	1			1		!	μs
trec(W)	Recovery time, W before read	twhgl	6			6			μs
trec(R)	Recovery time, read before W	t <sub>GHWL</sub>	0			0			μS
tw(W)	Pulse duration, W (see Note 5)	twlwh	60			60			ns
tw(WH)	Pulse duration, W high	tWHWL	20			20			ns
t <sub>r</sub> (VPP)	Rise time, Vpp	typpr	1			1			μs
t <sub>f</sub> (VPP)	Fall time, Vpp	typpF	1			1			μs


		ALTERNATE	'2	BF020-1	5	'2	UNIT		
		SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNII
t <sub>c(W)</sub>	Cycle time, write using W	tavav	150			170			ns
t <sub>c</sub> (W)PR	Cycle time, programming operation	twHwH1	10			10			μs
tc(W)ER	Cycle time, erase operation	tWHWH2	9.5	10		9.5	10		ms
th(A)	Hold time, address	tWLAX	60			70			ns
th(E)	Hold time, E	twheh	0			0			ns
th(WHD)	Hold time, data valid after W high	tWHDX	10			10			ns
t <sub>su(A)</sub>	Setup time, address	t <sub>AVWL</sub>	0			0			ns
t <sub>su(D)</sub>	Setup time, data	t <sub>D</sub> VWH	50			50		,	ns
t <sub>su(E)</sub>	Setup time, E before W	tELWL	20			20			ns
t <sub>su</sub> (VPPEL)	Setup time, Vpp to E going low	tVPEL	1			1			μs
trec(W)	Recovery time, W before read	twhgl	6			6			μs
t <sub>rec(R)</sub>	Recovery time, read before W	tGHWL	0			0			μs
tw(W)	Pulse duration, W (see Note 5)	twlwh	60			60		-	ns
tw(WH)	Pulse duration, W high	twhwL	20			20			ns
t <sub>r(VPP)</sub>	Rise time, Vpp	tvppr	1			1			μs
t <sub>f</sub> (VPP)	Fall time, Vpp	typpF	1			1			μs

NOTE 5: Rise/fall time ≤ 10 ns

### timing requirements — alternative $\overline{\textbf{E}}$ -controlled writes

		ALTERNATE	'28F02	0-10	'28F020-12		'28F020-15		'28F020-17		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>c</sub> (W)	Cycle time, write using E	t <sub>AVAV</sub>	100		120		150		170		ns
<sup>t</sup> c(E)PR	Cycle time, programming operation	teheh .	10		10		10		10		μs
th(EA)	Hold time, address	tELAX	75		80		80		90		ns
th(ED)	Hold time, data	tEHDX	10		10		10		10		ns
th(W)	Hold time, W	tEHWH	0		0		0		0		ns
t <sub>su(A)</sub>	Setup time, address	t <sub>AVEL</sub>	0		0		0		0		ns
t <sub>su(D)</sub>	Setup time, data	<sup>t</sup> DVEH	50		50		50		50		ns
t <sub>su(W)</sub>	Setup time, W before E	tWLEL	0		0		0		0		ns
t <sub>su(VPPEL)</sub>	Setup time, Vpp to E low	tVPEL	1		1		1		1		μs
trec(E)R	Recovery time, write using E before read	tEHGL	6		6		6		6		μs
trec(E)W	Recovery time, read before write using E	<sup>t</sup> GHEL	0		0		0		0		μs
tw(E)	Pulse duration, write using E	<sup>t</sup> ELEH	70		70		70		80		ns
tw(EH)	Pulse duration, write, E high	tehel.	20		20		20		20		ns

### PARAMETER MEASUREMENT INFORMATION



NOTE A: CL includes probe and fixture capacitance.

### **LOAD CIRCUIT**

**VOLTAGE WAVEFORMS** 

The ac testing inputs are driven at 2.4 V for logic high and 0.45 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low on both inputs and outputs. Each device should have a 0.1- $\mu$ F ceramic capacitor connected between V<sub>CC</sub> and V<sub>SS</sub> as close as possible to the device terminals.

Figure 4. Load Circuit and Voltage Waveforms






Figure 5. Read-Cycle Timing




Figure 6. Write-Cycle Timing




Figure 7. Write-Cycle (Alternative E-Controlled Writes) Timing




Figure 8. Flash-Erase-Cycle Timing

### TMS28F200BZT, TMS28F200BZB 2097152-BIT BOOT-BLOCK FLASH MEMORY

SMJS200B - JUNE 1994 - REVISED JUNE 1995

Organization     Two 8K-Byte Parameter Blocks	DBJ PACKAGE (TOP VIEW)				
- One 96K-Byte Main Block	V <sub>PP</sub> (1 44) <u>RP</u>				
- One 128K-Byte Main Block	NC 0 2 43 ) W				
- One 16K-Byte Protected Boot Block	NC (3 42) A8				
<ul> <li>Top or Bottom Boot Locations</li> </ul>	A7 4 41 A9				
<ul> <li>All Inputs/Outputs TTL Compatible</li> </ul>	A6 5 40 A10				
Maximum Access/Minimum Cycle Time	A5 [6 39] A11				
•	A4 [] 7 38 [] A12				
$V_{CC} \pm 5\%$ $V_{CC} \pm 10\%$	A3 (  8 37   ) A13 A2 (  9 36   ) A14				
'28F200BZ-6-x 60 ns	A1 0 10 350 A15				
'28F200BZ-70-x 70 ns	A0 1 11 34 1 A16				
'28F200BZ-80-x 80 ns	E 12 33 BYTE				
'28F200BZ-90-x 90 ns	V <sub>SS</sub> (13 32) V <sub>SS</sub>				
● 100000 and 10000 Program/Erase Cycle	G 14 31 DQ15/A_1				
Versions	DQ0 d 15 30 DQ7				
	DQ8 (16 29 DQ14				
Three Temperature Ranges	DQ1 0 17 28 0 DQ6				
- Commercial 0°C to 70°C	DQ9 ( 18 27 ) DQ13				
<ul><li>Extended – 40°C to 85°C</li></ul>	DQ2 ( 19 26 ) DQ5				
<ul><li>Automotive – 40°C to 125°C</li></ul>	DQ10 0 20 25 DQ12				
● Low Power Dissipation (V <sub>CC</sub> = 5.5 V)	DQ3 (  21 24  ) DQ4				
- Active Write 330 mW (Byte Write)	DQ11 (22 23) V <sub>CC</sub>				
- Active Read 330 mW (Byte Read)					
- Active Write 358 mW (Word Write)	PIN NOMENCLATURE				
Addition to the control of the contr					

	PIN NOMENCLATURE
A0-A16	Address Inputs
BYTE	Byte Enable
DQ0-DQ14	Data In/Out
DQ15/A_1	Data In/Out (word-wide mode),
	Low-Order Address (byte-wide mode)
DU	Do Not Use
Ē	Chip Enable
G	Output Enable
NC	No Internal Connection
RP	Reset/Deep Power-Down
Vcc	5-V Power Supply
VPP	12-V Power Supply for Program/Erase
Vss	Ground
w	Write Enable

### description

The TMS28F200BZx is a 2097152-bit, boot-block flash memory that can be electrically block erased and reprogrammed. The TMS28F200BZx is organized in a blocked architecture consisting of one 16K-byte protected boot block, two 8K-byte parameter blocks, one 96K-byte main block, and one 128K-byte main block. The device can be ordered with either a top or bottom boot-block configuration. Operation as a 256K-byte (8-bit) or a 128K-word (16-bit) organization is user-definable.

Embedded program and block-erase functions are fully automated by an on-chip write state machine (WSM), simplifying these operations and relieving the system microcontroller of these secondary tasks. WSM status can be monitored by an on-chip status register to determine progress of program/erase tasks. The device features user-selectable block erasure.



- Active Read . . . 330 mW (Word Read)

- Deep Power-Down Mode . . . 0.0066 mW

- Standby . . . 0.55 mW (CMOS-Input

 Fully Automated On-Chip Erase and Word/Byte Program Operations
 Write Protection for Boot Block
 Command State Machine (CSM)

 Erase Suspend/Resume
 Algorithm-Selection Identifier


Block Erase . . . 165 mW

Levels)


### description (continued)

The TMS28F200BZx flash memory is offered in a 44-pin PSOP and a 56-pin TSOP package. It is available in three temperature ranges: 0°C to 70°C, – 40°C to 85°C, and – 40°C to 125°C.

## DBR PACKAGE (TOP VIEW)




### device symbol nomenciature





**ADVANCE INFORMATION** 

### functional block diagram



### architecture

The TMS28F200BZx uses a blocked architecture to allow independent erasure of selected memory blocks. Any address within a block address range selects that block for the required read, program, or erase operation.

### block memory maps

The TMS28F200BZx is available with the block architecture mapped in either of two configurations: the boot block located at the top or at the bottom of the memory array, as required by different microprocessors. The TMS28F200BZB (bottom boot block) is mapped with the 16K-byte boot block located at the low-order address range (00000h to 01FFFh). The TMS28F200BZT (top boot block) is inverted with respect to the TMS28F200BZB with the boot block located at the high-order address range (1E000h to 1FFFFh). Both of these address ranges are for word-wide mode. Figure 2 and Figure 3 show the memory maps for these configurations.

SMJS200B - JUNE 1994 - REVISED JUNE 1995

### block memory maps (continued)




Figure 1. TMS28F200BZT (Top Boot Block) Memory Map




Figure 2. TMS28F200BZB (Bottom Boot Block) Memory Map

### boot-block data protection

The 16K-byte boot block is used to store key system data that is seldom changed in normal operation. To protect data within this memory sector, the  $\overline{\mathsf{RP}}$  terminal can be used to provide a lockout to eliminate accidental erase or program operations. When  $\overline{\mathsf{RP}}$  is operated with normal TTL/CMOS logic levels, the contents of the boot block cannot be erased or reprogrammed. Changes to the contents of the boot block can be made only when  $\overline{\mathsf{RP}}$  is at  $\mathsf{V}_{\mathsf{HH}}$  (nominally 12 V) during normal write/erase operations.

### parameter block

Two parameter blocks of 8K bytes each can be used like a scratch pad to store frequently updated data. Alternately, the parameter blocks can be used for additional boot- or main-block data. If a parameter block is used to store additional boot-block data, caution should be exercised because the parameter block does not have the boot-block data-protection safety feature.



# **ADVANCE INFORMATION**

### main block

Primary memory on the TMS28F200BZx is located in two main blocks. One of the blocks has storage capacity of 128K bytes and the other block has storage capacity of 96K bytes.

### command state machine (CSM)

The CSM is the interface between an external microprocessor and the write state machine and status register on the memory chip. When the WSM has completed a task, the WSM status (WSMS) bit (SB7) is set to a logic high (1), allowing the CSM to respond to the full command set.

### status register (SR)

The status register provides a means of determining whether the state of a program/erase operation is pending or complete. The status register is read by writing a read-status command to the CSM and reading the resulting status code on I/O terminals DQ0-DQ7. This is valid for operation in either the byte- or word-wide mode. When the device is operating in the word-wide mode, the high order I/Os (DQ8-DQ15) are set to 00h when performing a read-status operation.

After a read-status command has been given, the data appearing on DQ0-DQ7 remains as the status register data until a new command is issued to the CSM. To return the device to other modes of operation, a new command must be issued to the CSM.

Register data is updated on the falling edge of  $\overline{G}$  or  $\overline{E}$ . The latest falling edge of either of these two signals updates the latch within a given read cycle. Latching data prevents errors from occurring should the register input change during a status-register read. To assure that the status-register output contains updated status data,  $\overline{E}$  or  $\overline{G}$  must be toggled for each subsequent status read.

The status register provides the internal state of the WSM to the external microprocessor. During periods when the WSM is active, the status register can be polled to determine the WSMS. Table 1 defines the status register bits and their functions.

### TMS28F200BZT, TMS28F200BZB 2097152-BIT BOOT-BLOCK FLASH MEMORY

SMJS200B - JUNE 1994 - REVISED JUNE 1995

### status register (SR) (continued)

**Table 1. Status Register Bit Definitions and Functions** 

STATUS BIT	FUNCTION	DATA	COMMENTS
SB7	Write-state-machine status (WSMS)	1 = Ready 0 = Busy	If SB7 = 0, the WSM has not completed an erase or programming operation. If SB7 = 1 (ready), other polling operations can be performed. SB7 does not automatically update WSM status at the completion of a WSM task. If the WSM status bit shows busy (0), the user must periodically toggle $\overline{E}$ or $\overline{G}$ to determine when the WSM has completed an operation (SB7 = 1).
SB6	Erase-suspend status (ESS)	1 = Erase suspended 0 = Erase in progress or completed	When an erase-suspend command is issued, the WSM halts execution and sets the ESS bit high (SB6 = 1) indicating that the erase operation has been suspended. The WSMS bit is also set high (SB7 = 1) indicating that the erase-suspend operation has been successfully completed. The ESS bit remains at a high level until an erase-resume command is input to the CSM (code D0h).
SB5	Erase status (ES)	1 = Block erase error 0 = Block erase good	SB5 = 0 indicates that a successful block erasure has occurred. SB5 = 1 indicates that an erase error has occurred. In this case, the WSM has completed the maximum allowed erase pulses determined by the internal algorithm, but this was insufficient to completely erase the device.
SB4	Program status (PS)	1 = Byte/word program error 0 = Byte/word program good	SB4 = 0 indicates successful programming has occurred at the addressed block location. SB4 = 1 indicates that the WSM was unable to correctly program the addressed block location.
SB3	Vpp status (Vpps)	1 = Program abort: Vpp too low 0 = Vpp good	SB3 provides information on the status of Vpp during programming. If Vpp is too low after a program or erase command has been issued, SB3 is set to a 1 indicating that the programming operation is aborted. The Vpp status bit is not assured to give accurate feedback between VppH and VppL.
SB2- SB0	Reserved		These bits should be masked out when reading the status register.

### operation

Device operations are selected by entering standard JEDEC 8-bit command codes with conventional microprocessor timing into an on-chip command state machine (CSM) through I/O terminals DQ0-DQ7. When the device is powered up, internal reset circuitry initializes the chip to a read-array mode of operation. Changing the mode of operation requires a command code to be entered into the CSM. Table 2 lists the CSM codes for all modes of operation.

The on-chip status register allows the progress of various operations to be monitored. The status register is interrogated by entering a read-status-register command into the CSM (cycle 1) and reading the register data on I/O terminals DQ0-DQ7 (cycle 2). Status-register bits SB0 through SB7 correspond to DQ0 through DQ7.

### operation (continued)

Table 2. Command State Machine Codes for Device Mode Selection

COMMAND CODE ON DQ0-DQ7 <sup>†</sup>	DEVICE MODE							
00h	Invalid/Reserved							
10h	Alternate Program Setup							
20h	Block-Erase Setup							
40h	Program Setup							
50h	Clear-Status Register							
70h	Read-Status Register							
90h	Algorithm Selection							
B0h	Erase Suspend							
D0h	Erase Resume/Block-Erase Confirm							
FFh	Read Array							

<sup>†</sup> DQ0 is the least significant bit. DQ8-DQ15 are any valid 2-state level.

### command definition

Once a specific command code has been entered, the WSM executes an internal algorithm generating the necessary timing signals to program, erase, and verify data. See Table 3 for the CSM command definitions and data for each of the bus cycles.

Following the read-algorithm-selection-code command, two read cycles are required to access the manufacturer-equivalent code and the device-equivalent code as shown in Table 4 and Table 5.

**Table 3. Command Definitions** 

	BUS	FIRS	T BUS CYCL	.E	SECOND BUS CYCLE		
COMMAND	CYCLES REQUIRED	OPERATION	ADDRESS	CSM INPUT	OPERATION	ADDRESS	DATA IN/OUT
		Read O	erations				
Read Array	1	Write	×	FFh	Read	Х	Data Out
Read Algorithm-Selection Code	3	Write	Х	90h	Read	A0	M/D
Read-Status Register	2	Write	X	70h	Read	X	SRB
Clear-Status Register	1 1	Write	X	50h	1 - 124%		
		Progra	m Mode				
Program Setup/Program (byte/word)	2	Write	PA	40h or 10h	Write	PA	PD
		Erase O	perations				
Block-Erase Setup/ Block-Erase Confirm	2	Write	BEA	20h	Write	BEA	D0h
Erase Suspend/ Erase Resume	2	Write	х	B0h	Write	Х	D0h

### Legend:

BEA Block-erase address. Any address selected within a block selects that block for erase.

M/D Manufacturer-equivalent/device-equivalent code

PA Address to be programmed

PD Data to be programmed at PA

SRB Status-register data byte that can be found on DQ0-DQ7



### byte-wide or word-wide mode selection

The memory array is divided into two parts: an upper half byte that outputs data through I/Os DQ8-DQ15, and a lower half byte that outputs data through DQ0-DQ7. Device operation in either byte-wide or word-wide mode is user-selectable and is determined by the logic state of BYTE. When BYTE is at a logic high level, the device is in the word-wide mode and data is written to or read from I/Os DQ0-DQ15. When BYTE is at a logic low, the device is in the byte-wide mode and data is written to or read from I/Os DQ0-DQ7. In the byte-wide mode, I/Os DQ8-DQ14 are placed in the high-impedance state and DQ15/A\_1 becomes the low-order address terminal and selects either the upper or lower half of the array. Array data from the upper half (DQ8-DQ15) and the lower half (DQ0-DQ7) are multiplexed and appear on DQ0-DQ7. Table 4 and Table 5 summarize operations for word-wide mode and byte-wide mode.

Table 4. Operation Modes for Word-Wide Mode (BYTE = VIH)

MODE	Ē	G	RP	W	A9	A0	Vpp	DQ0-DQ15	
Read	VIL	VIL	VIH	VIH	Х	Х	X	Data out	
	VIL	VIL	VIH	VIH	V <sub>ID</sub>	VIL	Х	Manufacturer-equivalent code 0089h	
Algorithm-selection mode	V	VIL	ViH	VIH	VID	VIH	4 ×	Device-equivalent code 2274h (top boot block)	
	VIL							Device-equivalent code 2275h (bottom boot block)	
Output disable	V <sub>IL</sub>	VIH	VIH	VIH	X	Х	Х	High impedance	
Standby	VIH	X	VIH	Х	X	X	Х	High impedance	
Reset/deep power down	X	×	V <sub>IL</sub>	X	X	X	X	High impedance	
Write (see Note 1)	V <sub>IL</sub>	VIH	V <sub>IH</sub> or V <sub>H</sub> H	V <sub>IL</sub>	Х	Х	V <sub>PPL</sub> or V <sub>PPH</sub>	Data in	

Table 5. Operation Modes for Byte-Wide Mode (BYTE = VIL)

MODE	Ē	G	RP	W	A9	A0	Vpp	DQ15/A_1	DQ8-DQ14	DQ0-DQ7	
Read lower byte	VIL	VIL	VIH	VIH	Х	X	Х	VIL	Hi-Z	Data out	
Read upper byte	VIL	V <sub>IL</sub>	VIH	VIH	X	X	X	ViH	Hi-Z	Data out	
	VIL	VIL	VIН	VIH	VID	VIL	х	×	Hi-Z	Manufacturer-equivalent code 89h	
Algorithm-selection mode			.,		\			v	Hi-Z	Device-equivalent code 74h (top boot block)	
	VIL	VIL	VIH	VIH	VID	VIH	X	X		Device-equivalent code 75h (bottom boot block)	
Output disable	VIL	VIH	VIH	VIH	Х	Х	X	X	Hi-Z	High impedance	
Standby	VIH	X	VIH	Х	Х	X	Х	X	Hi-Z	High impedance	
Reset/deep power down	×	×	VIL	х	х	X	x	х	Hi-Z	High impedance	
Write (see Note 1)	V <sub>IL</sub>	ViH	V <sub>IH</sub> or VHH	VIL	x	x	VPPL or VPPH	x	Hi-Z	Data in	

NOTE 1: When writing commands to the '28F200BZx, Vpp must be VppH for block-erase or program commands to be executed and RP must be held at VhH for the entire boot block program or erase operation.

### command state machine (CSM) operations

The CSM decodes instructions for read, read algorithm-selection code, read status register, clear status register, program, erase, erase suspend, and erase resume. The 8-bit command code is input to the device on DQ0-DQ7 (see Table 2 for CSM codes). During a program or erase cycle, the CSM informs the WSM that a program or erase cycle has been requested. During a program cycle, the WSM controls the program sequences and the CSM responds only to status reads.

During an erase cycle, the CSM responds to status reads and erase suspend. When the WSM has completed its task, the WSM status bit (SB7) is set to a logic high and the CSM responds to the full command set. The CSM stays in the current command state until the microprocessor issues another command.

The WSM successfully initiates an erase or program operation only when  $V_{PP}$  is within its correct voltage range  $(V_{PPH})$ . For data protection, it is recommended that  $\overline{RP}$  be held at a logic low during a CPU reset.

### read operations

There are three read operations available: read array, read algorithm-selection code, and read status register.

### read array

The array is read by entering the command code FFh on DQ0–DQ7. Control terminals  $\overline{E}$  and  $\overline{G}$  must be at a logic low (V<sub>IL</sub>) and  $\overline{W}$  and  $\overline{RP}$  must be at a logic high (V<sub>IH</sub>) to read data from the array. Data is available on DQ0–DQ15 (word-wide mode) or DQ0–DQ7 (byte-wide mode). Any valid address within any of the blocks selects that block and allows data to be read from the block.

### read algorithm-selection code

Algorithm-selection codes are read by entering command code 90h on DQ0-DQ7. Two bus cycles are required for this operation: the first to enter the command code and a second to read the device-equivalent code. Control terminals  $\overline{E}$  and  $\overline{G}$  must be at a logic low  $(V_{IL})$  and  $\overline{W}$  and  $\overline{RP}$  must be at a logic high  $(V_{IH})$ . Two identifier bytes are accessed by toggling A0. The manufacturer-equivalent code is obtained on DQ0-DQ7 with A0 at a logic low  $(V_{IL})$ . The device-equivalent code is obtained when A0 is set to a logic high  $(V_{IH})$ . Alternately, the manufacturer- and device-equivalent codes can be read by applying  $V_{ID}$  (nominally 12 V) to A9 and selecting the desired code by toggling A0 high or low. All other addresses are don't care (see Table 3, Table 4, and Table 5).

### read status register

The status register is read by entering the command code 70h on DQ0–DQ7. Control terminals  $\overline{E}$  and  $\overline{G}$  must be at a logic low ( $V_{IL}$ ) and  $\overline{W}$  and  $\overline{RP}$  must be at a logic high ( $V_{IH}$ ). Two bus cycles are required for this operation: one to enter the command code and a second to read the status register. In a given read cycle, status register contents are updated on the falling edge of  $\overline{E}$  or  $\overline{G}$ , whichever occurs last within the cycle.

### clear status register

The internal circuitry can set only the  $V_{PP}$  status (SB3), the program status (SB4), and the erase status (SB5) bits of the status register. The clear-status-register command (50h) allows the external microprocessor to clear these status bits and synchronize to internal operations. When the status bits are cleared, the device returns to the read array mode.

### boot-block programming/erasing

Should changes to the boot block be required,  $\overline{RP}$  must be set to  $V_{HH}$  (12 V) and  $V_{PP}$  to the programming voltage level ( $V_{PPH}$ ). If an attempt is made to write, erase, or erase suspend the boot block without  $\overline{RP}$  at  $V_{HH}$ , an error signal is generated on SB4 (program-status bit) or SB5 (erase-status bit).

A program-setup command can be aborted by writing FFh (in byte-wide mode) or FFFFh (in word-wide mode) during the second cycle. After writing FFh or FFFFh during the second cycle, the CSM responds only to status reads. When the WSM status bit (SB7) is set to a logic high, signifying termination of the nonprogram operation is terminated, all commands to the CSM become valid again.



### TMS28F200BZT, TMS28F200BZB 2097152-BIT BOOT-BLOCK FLASH MEMORY

SMJS200B - JUNE 1994 - REVISED JUNE 1995

### normal programming

There are two CSM commands for programming: program setup and alternate program setup (see Table 2 on page 7). After the desired command code is entered, the WSM takes over and correctly sequences the device to complete the program operation. During this time, the CSM responds only to status reads until the program operation has been completed, after which all commands to the CSM become valid again. Once a program command has been issued, the WSM cannot normally be interrupted until the program algorithm is completed (see Figure 4 and Figure 4). Taking RP to V<sub>IL</sub> during programming aborts the program operation. During programming, V<sub>PP</sub> must remain at V<sub>PPH</sub>. Only 0s are written and compared during a program operation. If 1s are programmed, the memory cell contents do not change and no error occurs.

A program-setup command can be aborted by writing FFh (in byte-wide mode) or FFFFh (in word-wide mode) during the second cycle. After writing all 1s during the second cycle, the CSM responds only to status reads. When the WSM status bit (SB7) is set to a logic high, signifying the nonprogram operation is terminated, all commands to the CSM become valid again.

### erase operations

There are two erase operations that can be performed by the TMS28F200BZx devices: block erase and erase suspend/erase resume. An erase operation must be used to initialize all bits in an array block to 1s. After block-erase confirm is issued, the CSM responds only to status reads or erase-suspend commands until the WSM completes its task.

### block erasure

Block erasure inside the memory array sets all bits within the addressed block to logic 1s. Erasure is accomplished only by blocks; data at single address locations within the array cannot be individually erased. Any valid address within the parameter or main blocks acts as a block selector and allows that block to be erased.  $\overline{RP}$  must be at V<sub>HH</sub> for changing the data content of the boot block. Block erasure is initiated by a command sequence to the CSM: block-erase setup (20h) followed by block-erase confirm (D0h). A two-command erase sequence protects against accidental erasure of memory contents.

Erase setup and confirm commands are latched on the rising edge of  $\overline{E}$  or  $\overline{W}$ , whichever occurs first. Block addresses are latched during the block-erase-confirm command on the rising edge of  $\overline{E}$  or  $\overline{W}$  (see Figure 5). When the block-erase-confirm command is complete, the WSM automatically executes a sequence of events to complete the block erasure. During this sequence, the block is programmed with logic 0s, data is verified, all bits in the block are erased, and finally, verification is performed to assure that all bits are correctly erased. Monitoring of the erase operation is possible through the status register (see read status register).

### erase suspend/erase resume

During the execution of an erase operation, the erase-suspend command (B0h) can be entered to direct the WSM to suspend the erase operation. Once the WSM has reached the suspend state, it allows the CSM to respond only to the read-array, read-status-register, and erase-resume commands. During the erase-suspend operation, array data should be read from a block other than the one being erased. To resume the erase operation, an erase-resume command (D0h) must be issued to cause the CSM to clear the suspend state previously set (see Figure 5 and Figure 10).

### automatic power-saving mode

Substantial power savings can be realized during periods when the array is not being read. During this time, the device switches to the automatic power-saving mode. When the device switches to this mode,  $I_{CC}$  is typically reduced from 40 mA to 1 mA ( $I_{OUT}$  = 0 mA). The low level of power is maintained until another read operation is initiated. In this mode, the I/O terminals retain the data from the last memory address read until a new address is read. This mode is entered automatically if no address or control pins toggle within a 200-ns time-out period. At least one transition on  $\overline{E}$  must occur after power up to activate this mode.




# ADVANCE INFORMATION

### reset/deep power-down mode

Very low levels of power consumption can be attained by using a special terminal,  $\overline{RP}$ , that disables internal device circuitry. When  $\overline{RP}$  is at a CMOS logic low of 0.0 V  $\pm$  0.2 V, an I<sub>CC</sub> value on the order of 0.2  $\mu$ A (or 1  $\mu$ W of power) is achievable. This is important in portable applications where extended battery life is of major concern.

A recovery time is required when exiting from deep power-down mode. For a read-array operation, a minimum of 300 ns is required before data is valid, and a minimum of 215 ns in deep power-down mode is required before data input to the CSM can be recognized. With  $\overline{RP}$  at ground, the WSM is reset and the status register is cleared, effectively eliminating accidental programming to the array during system reset. After restoration of power, the device does not recognize any operation command until  $\overline{RP}$  is returned to a  $V_{IH}$  or  $V_{HH}$  level.

Should  $\overline{\mathsf{RP}}$  become low during a program or erase operation, the device becomes nonfunctional (is in a power-down state) and data being written or erased is invalid or indeterminate, requiring that the operation be performed again after power restoration.



BUS OPERATION	COMMAND	COMMENTS						
Write	Write program setup	Data = 40h or 10h Addr = Address of byte to be programmed						
Write	Write data	Data = Byte to be programmed Addr = Address of byte to be programmed						
Read		Status register data. Toggle G or E to updat status register.						
Standby		Check SB7 1 = Ready, 0 = Busy						

BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby		Check SB4 1 = Byte program error (see Note C)

NOTES: A. Full status-register check can be done after each word or after a sequence of words.

B. SB3 must be cleared before attempting additional program/erase operations.

No

SB4 = 0

**Byte Program Passed** 


Yes

C. SB4 is cleared only by the clear-status-register command, but it does not prevent additional program operation attempts.

Byte Program

Falled

Figure 3. Automated Byte-Programming Flowchart




BUS OPERATION	COMMAND	COMMENTS						
Write	Write program setup	Data = 40h or 10h Addr = Address of word to be programmed						
Write	Write data	Data = Word to be programmed  Addr = Address of word to be programmed						
Read		Status register data. Toggle G or E to update status register.						
Standby		Check SB7 1 = Ready, 0 = Busy						

Repeat for subsequent words.

Write FFh after the last word-programming operation to reset the device to read-array mode.

### **FULL STATUS-REGISTER-CHECK FLOW**



BUS OPERATION	COMMAND	COMMENTS				
Standby		Check SB3 1 = Detect Vpp low (see Note B)				
Standby		Check SB4  1 = Word program failed (see Note C)				


NOTES: A. Full status-register check can be done after each word or after a sequence of words.

B. SB3 must be cleared before attempting additional program/erase operations.

C. SB4 is cleared only by the clear-status-register command, but it does not prevent additional program operation attempts.


Figure 4. Automated Word-Programming Flowchart





BUS OPERATION	COMMAND	СОММЕ	NTS						
Write	Write erase setup	Data = 20h Block Addr =	Address within block to be erased						
Write	Erase	Data = D0h Block Addr =	Address within block to be erased						
Read		Status register data. Toggle G or E to update status register							
Standby		Check SB7 1 = Ready, 0 =	Busy						
Repeat for subsequent blocks. Write FFh after the last block-erase operation to reset the device to read-array mode.									

**FULL STATUS-REGISTER-CHECK FLOW** 




BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby		Check SB4 and SB5 1 = Block-erase command error
Standby		Check SB5 1 = Block-erase failed (see Note C)

NOTES: A. Full status-register check can be done after each word or after a sequence of words.

B. SB3 must be cleared before attempting additional program/erase operations.

C. SB5 is cleared only by the clear-status-register command in cases where multiple blocks are erased before full status is checked.

Figure 5. Automated Block-Erase Flowchart



BUS OPERATION	COMMAND	COMMENTS
Write	Erase suspend	Data = B0h
Read		Status register data. Toggle G or E to update status register.
Standby		Check SB7 1 = Ready
Standby		Check SB6 1 = Suspended
Write	Read memory	Data = FFh
Read		Read data from block other than that being erased.
Write	Erase resume	Data = D0h

NOTE A: Refer to block-erase flowchart for complete erasure procedure.

Figure 6. Erase-Suspend/Resume Flowchart

abs	bsolute maximum ratings over operating free-air temperature range (ur	nless otherwise noted) <sup>†</sup>
	Supply voltage range, V <sub>CC</sub> (see Note 2)	– 0.6 V to 7 V
	Supply voltage range, Vpp (see Note 2)	
	Input voltage range: All inputs except A9, RP	
	RP, A9 (see Note )	– 0.6 V to 13.5 V
	Output voltage range (see Note 4)	$\dots$ - 0.6 V to $V_{CC}$ + 1 V
	Operating free-air temperature range, TA, during read/erase/program: L suffix	0°C to 70°C
	E suffix .	– 40°C to 85°C
	Q suffix	– 40°C to 125°C
	Storage temperature range. Teta	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 2. All voltage values are with respect to VSS.

- 3. The voltage on any input can undershoot to -2 V for periods less than 20 ns.
- 4. The voltage on any output can overshoot to 7 V for periods less than 20 ns.

### recommended operating conditions

				MIN	NOM	MAX	UNIT
Vaa	Cupply voltage	During write/read/errors/errors	'28F200BZ-x-6	4.75	5	5.25	V
Vcc	Supply voltage	During write/read/erase/erase suspend	All others	4.5	5	5.5	٧
V	Cunnicuskana	During read only (VPPL)		. 0		6.5	. V
VPP	Supply voltage	During write/erase/erase suspend (VPPH)	11.4	12	12.6	٧	
V	H High-level dc input voltage		TTL	2		V <sub>CC</sub> + 0.5	٧
VIH.	mign-level ac inp	ut voltage	CMOS	V <sub>CC</sub> - 0.5		V <sub>CC</sub> + 0.5	٧
V.,	Low lovel de lan	ut voltage	ΠL	- 0.5	V., I	0.8	٧
VIL	Low-level dc inpu	CMOS	V <sub>SS</sub> - 0.2		V <sub>SS</sub> + 0.2	V	
VLKO	V <sub>CC</sub> lock-out vol	tage from write/erase		2	25.35		V
VHH	RP unlock voltag	(€		11.5	12	13	V

## word/byte-write and block-erase performance, $T_A = 25$ °C, $V_{PP} = 12$ V (see Note 5)

PARAMETER	'28F200BZx-6		'28F200BZx-70			'28F200BZx-80			'28F200BZx-90			UNIT	
raname:en	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII
Main-block erase time		2.2			2.2			2.2			2.2		s
Main-block byte-program time		3.2			3.2			3.2			3.2		s
Main-block word-program time		1.6			1.6			1.6			1.6		s
Parameter/boot-block erase time		0.32			0.32			0.32			0.32		s

NOTE 5: Excludes system-level overhead

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature using test conditions given in Table 6 (unless otherwise noted)

	PA	RAMETER	TEST (	CONDITIONS	MIN	MAX	UNIT	
Vон	High-level output volta	ige		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = - 2.5 mA	2.4		V
VOL	Low-level output volta	ge		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 5.8 mA		0.45	٧
٧ <sub>ID</sub>	A9 selection code volt	age				11.5	13	٧
lį	Input current (leakage	), except for A9 wher	1 A9 = V <sub>ID</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0 V to 5.5 V		±1	μΑ
ID	A9 selection code cur	rent		A9 = V <sub>ID</sub>			500	μΑ
IRP	RP boot-block unlock	current					500	μА
Ю	Output current (leakaç	je)		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0 V to V <sub>C</sub> C		±10	μΑ
IPPS	Vpp standby current (	(standby)		V <sub>PP</sub> ≤ V <sub>CC</sub>			10	μΑ
IPPL	Vpp supply current (re	eset/deep power-dov	vn mode)	RP = V <sub>SS</sub> ± 0.	2 V		5	μΑ
IPP1	Vpp supply current (re	ead)		V <sub>PP</sub> > V <sub>CC</sub>			200	μΑ
IPP2	Vpp supply current (a	ctive byte write)	VPP = VPPH, Programming i	n progress		30	mA	
IPP3	Vpp supply current (a	ctive word write)	Vpp = VppH, Programming i	n progress		40	mA	
IPP4	Vpp supply current (b	lock erase)	VPP = VPPH, Block erase in	progress		30	mA	
IPP5	Vpp supply current (e	rase suspend)		VPP = VPPH, Block erase su		200	μΑ	
1	V <sub>CC</sub> supply current	TTL-input level		V <sub>CC</sub> = 5.5 V,	E = RP = VIH		1.5	mA
Iccs	(standby)	CMOS-input level		V <sub>CC</sub> = 5.5 V,	E = RP = VIH		100	μΑ
ICCL	VCC supply current (re	eset/deep power-	0°C to 70°C - 40°C to 85°C	RP = V <sub>SS</sub> ± 0.2 V			1.2	μΑ
	down mode)		- 40°C to 125°C				8	μА
1	V <sub>CC</sub> supply current	TTL-input level		V <sub>CC</sub> = 5.5 V, f = 10 MHz,	Ē = V <sub>IL</sub> , I <sub>OUT</sub> = 0 mA		60	mA
ICC1	(active read)	CMOS-input level	CMOS-input level		E = V <sub>SS</sub> ± 0.2 V, I <sub>OUT</sub> = 0 mA		55	mA
ICC2	V <sub>CC</sub> supply current (a	ctive byte write) (see	V <sub>CC</sub> = 5.5 V, Programming in	n progress		60	mA	
ICC3	V <sub>CC</sub> supply current (a	ctive word write) (see	V <sub>CC</sub> = 5.5 V, Programming in	n progress		65	mA	
ICC4	V <sub>CC</sub> supply current (b	lock erase) (see Note	es 10 and 11)	V <sub>CC</sub> = 5.5 V, Block erase in		30	mA	
ICC5	VCC supply current (e	rase suspend) (see N	lotes 10 and 11)	V <sub>CC</sub> = 5.5 V, Block erase su	Ē = V <sub>IH</sub> , spended		10	mA

NOTES: 6. Not 100% tested; characterization data available

### **Table 6. AC Test Conditions**

SPEED DESIGNATOR	IOL (mA)	IOH (mA)	Vz† (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	V <sub>IL</sub> (V)	V <sub>IH</sub> (V)	C <sub>LOAD</sub> (pF)	t <sub>f</sub> (ns)	t <sub>r</sub> (ns)	TEMPERATURE
-6	5.8	- 2.5	1.5	1.5	1.5	0	3.0	30	<10	<10	0°C to 70°C
-70, -80, -90	5.8	- 2.5	1.5	8.0	2.0	0.45	2.4	100	<10	<10	- 40°C to 125°C

 $<sup>{}^{\</sup>dagger}V_{Z}$  is the measured value used to detect high impedance.



<sup>7.</sup> All ac current values are RMS unless otherwise noted.

SMJS200B - JUNE 1994 - REVISED JUNE 1995

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz, $V_{\rm I}$ = 0 V

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Ci	Input capacitance			8	pF
Co	Output capacitance	V <sub>O</sub> = 0 V		12	pF

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

		ALT.	'28F200	BZx-6	'28F200I	3Zx-70	'28F200I	3Zx-80	'28F200E	Zx-90	
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(A)	Access time from A0-A16	tAVQV		60		70		- 80		90	ns
ta(E)	Access time from E	t <sub>ELQV</sub>		60		70	100	80		90	ns
ta(G)	Access time from G	<sup>t</sup> GLQV		30		35		40		45	ns
t <sub>c(R)</sub>	Cycle time, read	t <sub>AVAV</sub>	60		70		80		90		ns
<sup>t</sup> d(E)	Delay time, E low to low-impedance output	<sup>t</sup> ELQX	0		0		0		0		ns
<sup>t</sup> d(G)	Delay time, G low to low-impedance output	<sup>t</sup> GLQX	0		. 0		0		0		ns
<sup>t</sup> dis(E)	Disable time, E to high-impedance output	<sup>t</sup> EHQZ		20		25		30		35	ns
<sup>t</sup> dis(G)	Disable time, G to high-impedance output	<sup>t</sup> GHQZ		20		25		30		35	ns
<sup>t</sup> h(D)	Hold time, DQ valid from A0-A16, E, or G, whichever occurs first	taxqx	. 0	1	0		0		0		ns
t <sub>su(EB)</sub>	Setup time, BYTE from E low	tELFL tELFH		5		5		5		5	ns
<sup>t</sup> d(RP)	Output delay time from RP high	<sup>t</sup> PHQV		300		300		300		300	ns
<sup>t</sup> dis(BL)	Disable time, BYTE low to DQ8-DQ15 in high-impedance state	<sup>t</sup> FLQV		20		25		30		35	ns
<sup>t</sup> a(BH)	Access time from BYTE switching high	<sup>t</sup> FHQV		60		70		80		90	ns

SMJS200B - JUNE 1994 - REVISED JUNE 1995

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

# write/erase operations — W-controlled writes

		ALT.	'28F200	BZx-6	'28F200I	3Zx-70	'28F200E	3Zx-80	'28F200E	3Zx-90	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
tc(W)	Cycle time, write	t <sub>AVAV</sub>	60		70		80		90		ns
tc(W)OP	Cycle time, duration of programming operation	tWHQV1	6		6		6		7		μs
<sup>t</sup> c(W)ERB	Cycle time, erase operation (boot block)	tWHQV2	0.3		0.3		0.3		0.4		s
t <sub>c</sub> (W)ERP	Cycle time, erase operation (parameter block)	tWHQV3	0.3		0.3		0.3		0.4		S
tc(W)ERM	Cycle time, erase operation (main block)	tWHQV4	0.6		0.6		0.6		0.7		s
<sup>t</sup> d(RPR)	Delay time, boot-block relock	<sup>t</sup> PHBR		100		100		100		100	ns
th(A)	Hold time, A0-A16	twhax	10		10		10		10		ns
th(D)	Hold time, DQ valid	tWHDX	0		0		0		0		ns
t <sub>h(E)</sub>	Hold time, E	tWHEH	10		10		10		10		ns
th(VPP)	Hold time, Vpp from valid status register bit	tQVVL	0		0		0	,	0		ns
th(RP)	Hold time, RP at V <sub>HH</sub> from valid status register bit	<sup>t</sup> QVPH	0		0		0		0	!	ns
t <sub>su(A)</sub>	Setup time, A0-A16	tAVWH	50		50		50		50		ns
t <sub>su(D)</sub>	Setup time, DQ	tDVWH	50		50		50		50		ns
t <sub>su(E)</sub>	Setup time, $\overline{\mathbf{E}}$ before write operation	tELWL	0		0		0		0		ns
t <sub>su(RP)</sub>	Setup time, RP at V <sub>HH</sub> to W going high	<sup>t</sup> PHHWH	100		100		100		100		ns
t <sub>su(VPP)</sub>	Setup time, $Vpp$ to $\overline{W}$ going high	tvpwH	100		100		100		100		ns
<sup>t</sup> w(W)	Pulse duration, W low	tWLWH	50		50		50		50		ns
tw(WH)	Pulse duration, W high	tWLWL	10		20		30		30		ns
trec(RPHW)	Recovery time, RP high to W going low	<sup>t</sup> PHWL	215		215		215		215		ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

# write/erase operations — E-controlled writes

		ALT.	'28F200BZx-6 '28F200BZx-70 '		'28F200BZx-80		'28F200BZx-90		UNIT		
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNI
t <sub>c(W)</sub>	Cycle time, write using E	†AVAV	60		70		80		90		ns
<sup>t</sup> c(E)OP	Cycle time, duration of programming operation using E	tEHQV1	6		6		6		7		μs
<sup>t</sup> c(E)ERB	Cycle time, erase operation using $\overline{E}$ (boot block)	tEHQV2	0.3		0.3		0.3		0.4		s
<sup>t</sup> c(E)ERP	Cycle time, erase operation using E (parameter block)	tEHQV3	0.3		0.3		0.3		0.4		8
<sup>t</sup> c(E)ERM	Cycle time, erase operation using E (main block)	tEHQV4	0.6		0.6		0.6		0.7		8
<sup>t</sup> d(RPR)	Delay time, boot-block relock	<sup>t</sup> PHBR		100		100		100		100	ns
th(A)	Hold time, A0-A16	tEHAX	10		10		10		10		ns
th(D)	Hold time, DQ valid	tEHDX .	- 0		0		0		0		ns
th(W)	Hold time, W	<sup>t</sup> EHWH	10		10		10		10		ns
<sup>t</sup> h (VPP)	Hold time, Vpp from valid status-register bit	tQVVL	0		0		0		0		ns
th(RP)	Hold time, RP at V <sub>HH</sub> from valid status-register bit	<sup>t</sup> QVPH	0		0		0.0		0		ns
<sup>t</sup> su(A)	Setup time, A0-A16	<sup>t</sup> AVEH	50		50		50		50		ns
t <sub>su(D)</sub>	Setup time, DQ valid	<sup>‡</sup> DVEH	50		50		50		50		ns
t <sub>su(W)</sub>	Setup time, W before E	†WLEL	0		0		0		0		ns
<sup>t</sup> su(RP)	Setup time, $\overline{RP}$ at $V_{HH}$ to $\overline{E}$ going high	t <sub>PHHEH</sub>	100		100		100		100		ns
<sup>t</sup> su(VPP)	Setup time, Vpp to E going high	t∨PEH	100		100		100		100		ns
<sup>t</sup> w(E)	Pulse duration, E low, write using E	teleh	50		50		50		50		ns
<sup>t</sup> w(EH)	Pulse duration, E high, write using E	<sup>t</sup> EHEL	10		20		30		30		ns
t <sub>rec(RPHE)</sub>	Recovery time, RP high to E going low	<sup>t</sup> PHEL	215		215		215		215		ns




Figure 7. Read-Cycle Timing




Figure 8. Write-Cycle Timing (W-Controlled Write)




Figure 9. Write-Cycle Timing (E-Controlled Write)




Figure 10. Erase-Cycle Timing (W-Controlled Write)




Figure 11. Erase-Cycle Timing (E-Controlled Write)




Figure 12. BYTE Timing, Changing From Word-Wide to Byte-Wide Mode






Figure 13. BYTE Timing, Changing From Byte-Wide to Word-Wide Mode

# TMS28F200BZT, TMS28F200BZB 2097152-BIT BOOT-BLOCK FLASH MEMORY

SMJS200B - JUNE 1994 - REVISED JUNE 1995



•	Organization  - Two 8K-Byte Parameter Blocks			DBJ PA (TOP	
	<ul> <li>One 96K-Byte Main Block</li> </ul>		V	ър (1	44 D RP
	<ul> <li>Three 128K-Byte Main Blocks</li> </ul>			IĊ ( 2	43 D W
	- One 16K-Byte Protected Boot B	llock	A·	17 🛭 3	42 A8
	- Top or Bottom Boot Locations		,	47 <b>[</b> 4	41 A9
	All Inputs/Outputs TTL Compatible	la		<b>46</b> ₫ 5	40 A10
_	•			45 [ 6	39 A11
•	Maximum Access/Minimum Cycle	Time		44 [] 7	38 A12
	V <sub>CC</sub> ± 5% V <sub>CC</sub> ± 10%			43 I 8	37 A13
	'28F400BZ-6-x	60 ns		<b>1</b> 2 [] 9	36 A14
			,	<b>₹1 ⊈ 10</b>	35 A15
	'28F400BZ-70-x		,	<u>10</u> ₫ 11	34 DA16
	'28F400BZ-80-x			Ē ( 12	33 D BYTE
	'28F400BZ-90-x	90 ns	V	SS 0 13 G 0 14	32 V <sub>SS</sub>
•	100000 and 10000 Program/Erase	Cycle		G ( 14	31 DQ15/A_1
	Versions	•	DC	20 🛭 15	30 DQ7
_			DC	28 🛘 16	29 DQ14
•	Three Temperature Ranges		DC	21 🛭 17	28 DQ6
	<ul> <li>Commercial 0°C to 70°C</li> </ul>		DC	29 d 18	27 DQ13
	<ul><li>Extended – 40°C to 85°C</li></ul>		DC	22 ( 19	26 DQ5
	- Automotive 40°C to 125°C		DQ.	10 0 20	25 DQ12
	Low Power Dissipation (V <sub>CC</sub> = 5.5	: VA	DO	23 🛭 21	24 DQ4
•			DQ	11 ( 22	23 V <sub>CC</sub>
	<ul><li>Active Write 330 mW (Byte V</li><li>Active Read 330 mW (Byte F</li></ul>	•			

	PIN NOMENCLATURE
A0-A17	Address Inputs
BYTE	Byte Enable
DQ0-DQ14	Data In/Out
DQ15/A_1	Data In/Out (word-wide mode),
	Low-Order Address (byte-wide mode)
DU	Do Not Use
Ē	Chip Enable
G	Output Enable
NC	No Internal Connection
RP	Reset/Deep Power Down
Vcc ·	5-V Power Supply
VPP	12-V Power Supply for Program/Erase
VSS	Ground
₩	Write Enable

# description

The TMS28F400BZx is a 4194304-bit, boot-block flash memory that can be electrically block-erased and reprogrammed. The TMS28F400BZx is organized in a blocked architecture consisting of one 16K-byte protected boot block, two 8K-byte parameter blocks, one 96K-byte main block, and three 128K-byte main blocks. The device can be ordered with either a top or bottom boot-block configuration. Operation as a 512K-byte (8-bit) or a 256K-word (16-bit) organization is user definable.

Embedded program and block-erase functions are fully automated by an on-chip write state machine (WSM), simplifying these operations and relieving the system microcontroller of these secondary tasks. WSM status can be monitored by an on-chip status register to determine progress of program/erase tasks. The device features user-selectable block erasure.

Active Write . . . 358 mW (Word Write)Active Read . . . 330 mW (Word Read)

Deep Power-Down Mode ... 0.0066 mW
 Fully Automated On-Chip Erase and Word/Byte Program Operations
 Write Protection for Boot Block
 Command State Machine (CSM)
 Erase Suspend/Resume
 Algorithm-Selection Identifier

- Standby . . . 0.55 mW (CMOS-Input

- Block Erase . . . 165 mW


## description (continued)

The TMS28F400BZx flash memory is offered in a 44-pin PSOP and a 56-pin TSOP package and is available in three temperature ranges: 0°C to 70°C, - 40°C to 85°C, and - 40°C to 125°C.

### **DBR PACKAGE** (TOP VIEW)


1			
NC ===	1 0	56	→ NC
NC =	2	55	→ A16
A15 □	<b>3</b>	54	BYTE
A14 □	4	53	□ V <sub>SS</sub>
A13 ==	5	52	VSS DQ15/A_1
A12 ===	6	51	DQ7
A11	7	50	☐ DQ14
A10 □	<b>  8</b>	49	DQ6
A9 ====	9	48	DQ13
A8 <u></u>	10	47 E	DQ5
NC =	11	46	□ DQ12
NC =	12	45	□ DQ4
₩□	13	44 E	□ V <sub>CC</sub>
RP =	14	43	
NC =	15	42	□ V <sub>CC</sub>
			DQ11
NC ==	16	41	DQ3
V <sub>PP</sub> $\square$	17	40	□ DQ10
DU 🗀	18	39	DQ2
NC ==	19	38	DQ9
A17 □	20	37	DQ1
A7 💳	21	36 ₺	DQ8
A6 □	22	35 🗄	DQ0
A5 ===	23	34 E	<u>G</u>
A4 ==	24	33	
A3 ==	25	32	— VSS ≡ E
		· · · · · · · · · · · · · · · · · · ·	
A2 ===	26	31	□ A0
A1 💳	27	30	→ NC
NC ===	28	29	→ NC
l			

# device symbol nomenclature





### functional block diagram



### architecture

The TMS28F400BZx uses a blocked architecture to allow independent erasure of selected memory blocks. Any address within a block address range selects that block for the required read, program, or erase operation.

### block memory maps

The TMS28F400BZx is available with the block architecture mapped in either of two configurations: the boot block located at the top or at the bottom of the memory array, as required by different microprocessors. The TMS28F400BZB (bottom boot block) is mapped with the 16K-byte boot block located at the low-order address range (00000h to 01FFFh). The TMS28F400BZT (top boot block) is inverted with respect to the TMS28F400BZB with the boot block located at the high-order address range (3E000h to 3FFFFh). Both of these address ranges are for word-wide mode. Figure 2 and Figure 3 show the memory maps for these configurations.

POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

## block memory maps (continued)

Addesss Range	×8 Configuration		×16 Configuration	Addesss Range
7FFFFh	Boot Block 16K Addresses	Alle North America	Boot Block 8K Addresses	3FFFFh
7C000h 7BFFFh	Parameter Block	a de la companya de La companya de la  Parameter Block	3E000h 3DFFFh	
7A000h 79FFFh	8K Addresses Parameter Block		4K Addresses Parameter Block	3D000h 3CFFFh
78000h	8K Addresses		4K Addresses	3C000h 3BFFFh
60000h	Main Block 96K Addresses		Main Block 48K Addresses	30000h
5FFFFh 40000h	Main Block 128K Addresses		Main Block 64K Addresses	2FFFFh 20000h
3FFFFh 20000h	Main Block 128K Addresses		Main Block 64K Addresses	1FFFFh 10000h
1FFFFh 00000h	Main Block 128K Addresses		Main Block 64K Addresses	0FFFFh
DQ15/A	is LSB Address		A0 is LSB Address	

Figure 1. TMS28F400BZT (Top Boot Block) Memory Map

Addesss Range	×8 Configuration	×16 Configuration	Addesss Range
7FFFFh	Main Block	Main Block	3FFFFh
60000h	128K Addresses	64K Addresses	30000h
5FFFFh	Main Block	Main Block	2FFFFh
40000h	128K Addresses	64K Addresses	20000h
3FFFFh	Main Block	Main Block	1FFFFh
20000h	128K Addresses	64K Addresses	10000h
1FFFFh	Main Block	Main Block	OFFFFh
08000h	96K Addresses	48K Addresses	04000h
07FFFh	Parameter Block	Parameter Block	03FFFh
06000h	8K Addresses	4K Addresses	03000h
05FFFh	Parameter Block	Parameter Block	02FFFh
04000h	8K Addresses	4K Addresses	02000h
03FFFh	Boot Block	Boot Block	01FFFh
00000h	16K Addresses	8K Addresses	00000h
DQ15//	A_1 is LSB Address	A0 is LSB Address	<del></del>

Figure 2. TMS28F400BZB (Bottom Boot Block) Memory Map



### boot-block data protection

The 16K-byte boot block is used to store key system data that is seldom changed in normal operation. To protect data within this memory sector, the  $\overline{RP}$  terminal can be used to provide a lockout to eliminate accidental erase or program operations. When  $\overline{RP}$  is operated with normal TTL/CMOS logic levels, the contents of the boot block cannot be erased or reprogrammed. Changes to the contents of the boot block can be made only when  $\overline{RP}$  is at  $V_{HH}$  (nominally 12 V) during normal write/erase operations.

### parameter block

Two parameter blocks of 8K bytes each can be used like a scratch pad to store frequently updated data. Alternately, the parameter blocks can be used for additional boot- or main-block data. If a parameter block is used to store additional boot-block data, caution should be exercised because the parameter block does not have the boot-block data-protection safety feature.

### main block

Primary memory on the TMS28F400BZx is located in four main blocks. Three of the blocks have storage capacity of 128K bytes and the fourth block has storage capacity of 96K bytes.

### command state machine (CSM)

The CSM is the interface between an external microprocessor and the write state machine and status register on the memory chip. When the WSM has completed a task, the WSMS bit (SB7) is set to a logic high (1), allowing the CSM to respond to the full command set.

### status register (SR)

The status register provides a means of determining whether the state of a program/erase operation is pending or complete. The status register is read by writing a read-status command to the CSM and reading the resulting status code on I/O terminals DQ0-DQ7. This is valid for operation in either the byte- or word-wide mode. When the device is operating in the word-wide mode, the high order I/Os (DQ8-DQ15) are set to 00h when performing a read-status operation.

After a read-status command has been given, the data appearing on DQ0-DQ7 remains as the status register data until a new command is issued to the CSM. To return the device to other modes of operation, a new command must be issued to the CSM.

Register data is updated on the falling edge of  $\overline{G}$  or  $\overline{E}$ . The latest falling edge of either of these two signals updates the latch within a given read cycle. Latching data prevents errors from occurring should the register input change during a status-register read. To ensure that the status-register output contains updated status data,  $\overline{E}$  or  $\overline{G}$  must be toggled for each subsequent status read.

The status register provides the internal state of the WSM to the external microprocessor. During periods when the WSM is active, the status register can be polled to determine the WSM status (WSMS). Table 1 defines the status register bits and their functions.

# TMS28F400BZT, TMS28F400BZB 4194304-BIT BOOT-BLOCK FLASH MEMORY

SMJS400B - JUNE 1994 - REVISED JUNE 1995

### status register (SR) (continued)

**Table 1. Status Register Bit Definitions and Functions** 

STATUS BIT	FUNCTION	DATA	COMMENTS
SB7	Write-state-machine status (WSMS)	1 = Ready 0 = Busy	If SB7 = 0, the WSM has not completed an erase or programming operation. If SB7 = 1 (ready), other polling operations can be performed. SB7 does not automatically update WSM status at the completion of a WSM task. If the WSM status bit shows busy (0), the user must periodically toggle $\overline{E}$ or $\overline{G}$ to determine when the WSM has completed an operation (SB7 = 1).
SB6	Erase-suspend status (ESS)	1 = Erase suspended 0 = Erase in progress or completed	When an erase-suspend command is issued, the WSM halts execution and sets the ESS bit high (SB6 = 1) indicating that the erase operation has been suspended. The WSMS bit is also set high (SB7 = 1) indicating that the erase-suspend operation has been successfully completed. The ESS bit remains at a high level until an erase-resume command is input to the CSM (code D0h).
SB5	Erase status (ES)	1 = Block erase error 0 = Block erase good	SB5 = 0 indicates that a successful block erasure has occurred. SB5 = 1 indicates that an erase error has occurred. In this case, the WSM has completed the maximum allowed erase pulses determined by the internal algorithm, but this was insufficient to completely erase the device.
SB4	Program status (PS)	1 = Byte/word program error 0 = Byte/word program good	SB4 = 0 indicates successful programming has occurred at the addressed block location. SB4 = 1 indicates that the WSM was unable to correctly program the addressed block location.
SB3	Vpp status (Vpps)	1 = Program abort: Vpp too low 0 = Vpp good	SB3 provides information on the status of Vpp during programming. If Vpp is too low after a program or erase command has been issued, SB3 is set to a 1 indicating that the programming operation is aborted. The Vpp status bit is not assured to give accurate feedback between VppH and VppL.
SB2- SB0	Reserved		These bits should be masked out when reading the status register.

### operation

Device operations are selected by entering standard JEDEC 8-bit command codes with conventional microprocessor timing into an on-chip CSM through I/O terminals DQ0-DQ7. When the device is powered up, internal reset circuitry initializes the chip to a read-array mode of operation. Changing the mode of operation requires a command code to be entered into the CSM. Table 2 lists the CSM codes for all modes of operation.

The on-chip status register allows the progress of various operations to be monitored. The status register is interrogated by entering a read-status register command into the CSM (cycle 1) and reading the register data on I/O terminals DQ0-DQ7 (cycle 2). Status-register bits SB0 through SB7 correspond to DQ0 through DQ7.

## operation (continued)

Table 2. Command State Machine Codes for Device Mode Selection

COMMAND CODE ON DQ0-DQ7†	DEVICE MODE
00h	Invalid/Reserved
10h	Alternate Program Setup
20h	Block-Erase Setup
40h	Program Setup
50h	Clear Status Register
70h	Read Status Register
90h	Algorithm Selection
B0h	Erase Suspend
D0h	Erase Resume/Block-Erase Confirm
FFh	Read Array

<sup>&</sup>lt;sup>†</sup> DQ0 is the least significant bit. DQ8-DQ15 are any valid 2-state level.

### command definition

Once a specific command code has been entered, the WSM executes an internal algorithm generating the necessary timing signals to program, erase, and verify data. See Table 3 for the CSM command definitions and data for each of the bus cycles.

Following the read-algorithm-selection-code command, two read cycles are required to access the manufacturer-equivalent code and the device-equivalent code as shown in Table 4 and Table 5.

**Table 3. Command Definitions** 

	BUS	FIRS	T BUS CYCL	.E	SECO	ND BUS CYC	LE
COMMAND	CYCLES REQUIRED	OPERATION	ADDRESS	CSM INPUT	OPERATION	ADDRESS	DATA IN/OUT
		Read Op	erations				
Read Array	1	Write	Х	FFh	Read	х	Data Out
Read Algorithm-Selection Code	3	Write	X	90h	Read	A0	M/D
Read Status Register	2	Write	×	70h	Read	х	SRB
Clear Status Register	1	Write	Х	50h			
	-	Progra	m Mode				
Program Setup/Program (byte/word)	2	Write	PA	40h or 10h	Write	PA	PD
		Erase O	perations				
Block-Erase Setup/ Block-Erase Confirm	2	Write	BEA	20h	Write	BEA	D0h
Erase Suspend/ Erase Resume	2	Write	х	B0h	Write	х	D0h

### Legend:

BEA Block-erase address. Any address selected within a block selects that block for erase.

M/D Manufacturer-equivalent/device-equivalent code

PA Address to be programmed

PD Data to be programmed at PA

SRB Status-register data byte that can be found on DQ0-DQ7



# TMS28F400BZT, TMS28F400BZB 4194304-BIT BOOT-BLOCK FLASH MEMORY

SMJS400B - JUNE 1994 - REVISED JUNE 1995

### byte-wide or word-wide mode selection

The memory array is divided into two parts: an upper half byte that outputs data through I/Os DQ8-DQ15 and a lower half byte that outputs data through DQ0-DQ7. Device operation in either byte-wide or word-wide mode is user-selectable and is determined by the logic state of BYTE. When BYTE is at a logic high level, the device is in the word-wide mode and data is written to or read from I/Os DQ0-DQ15. When BYTE is at a logic low, the device is in the byte-wide mode and data is written to or read from I/Os DQ0-DQ7. In the byte-wide mode, I/Os DQ8-DQ14 are placed in the high-impedance state and DQ15/A\_1 becomes the low-order address terminal and selects either the upper or lower half of the array. Array data from the upper half (DQ8-DQ15) and the lower half (DQ0-DQ7) are multiplexed and appear on DQ0-DQ7. Table 4 and Table 5 summarize operations for word-wide mode and byte-wide mode.

Table 4. Operation Modes for Word-Wide Mode (BYTE = VIH)

MODE	Ē	G	RP	W	A9	A0	Vpp	DQ0-DQ15
Read	٧ <sub>IL</sub>	VIL	VIH	VIH	Х	Х	X	Data out
	VIL	VIL	VIH	VIH	V <sub>ID</sub> V <sub>IL</sub> X Manufacturer-equ		Manufacturer-equivalent code 0089h	
Algorithm-selection mode	V <sub>IL</sub>	VIL	V <sub>IH</sub>	٧н	V <sub>ID</sub>	ViH	x	Device-equivalent code 4470h (top boot block)
								Device-equivalent code 4471h (bottom boot block)
Output disable	VIL	VIH	VIH	VIH	X	×	Х	High impedance
Standby	VIH	Х	VIH	Х	X	Х	X	High impedance
Reset/deep power down	X	Х	VIL	Х	Х	Х	Х	High impedance
Write (see Note 1)	V <sub>IL</sub>	VIH	V <sub>IH</sub> or VHH	VIL	×	х	VppLor VppH	Data in

Table 5. Operation Modes for Byte-Wide Mode (BYTE = VIL)

MODE	Ē	G	RP	W	A9	A0	Vpp	DQ15/A_1	DQ8-DQ14	DQ0-DQ7	
Read lower byte	VIL	VIL	VIH	VIH	Х	Х	Х	VIL	Hi-Z	Data out	
Read upper byte	٧ <sub>IL</sub>	٧ <sub>IL</sub>	VIH	VIH	Х	Х	Х	VIH	Hi-Z	Data out	
	VIL	VIL	VIH	VIH	VID	VIL	х	x	Hi-Z	Manufacturer-equivalent code 89h	
Algorithm-selection mode		V	Mana						<u> </u>	Device-equivalent code 70h (top boot block)	
	VIL VIL		VIH	VIH	VID	VIH	X	×	Hi-Z	Device-equivalent code 71h (bottom boot block)	
Output disable	V <sub>IL</sub>	VIH	VIH	VIH	X	X	Х	Х	Hi-Z	High impedance	
Standby	VIH	Х	VIH	X	Х	Х	Х	×	Hi-Z	High impedance	
Reset/deep power down	X	х	VIL	х	X	×	х	х	Hi-Z	High impedance	
Write, (see Note 1)	VIL	VIH	V <sub>IH</sub> or VHH	VIL	x	×	VPPL or VPPH	x	Hi-Z	Data in	

NOTE 1: When writing commands to the '28F400BZx, Vpp must be VppH for block-erase or program commands to be executed and RP must be held at VHH for the entire boot-block program or erase operation.



### command state machine (CSM) operations

The CSM decodes instructions for read array, read algorithm-selection code, read status register, clear status register, program, erase, erase suspend, and erase resume. The 8-bit command code is input to the device on DQ0-DQ7 (see Table 2 for CSM codes). During a program or erase cycle, the CSM informs the WSM that a program or erase cycle has been requested. During a program cycle, the WSM controls the program sequences and the CSM responds only to status reads.

During an erase cycle, the CSM responds to status reads and the erase suspend command. When the WSM has completed its task, the WSM status bit (SB7) is set to a logic high and the CSM responds to the full command set. The CSM stays in the current command state until the microprocessor issues another command.

The WSM successfully initiates an erase or program operation only when  $V_{PP}$  is within its correct voltage range  $(V_{PPH})$ . For data protection, it is recommended that  $\overline{RP}$  be held at a logic low during a CPU reset.

### read operations

There are three read operations available: read array, read algorithm-selection code, and read status register.

### read array

The array is read by entering the command code FFh on DQ0-DQ7. Control terminals  $\overline{E}$  and  $\overline{G}$  must be at a logic low (V<sub>IL</sub>) and  $\overline{W}$  and  $\overline{RP}$  must be at a logic high (V<sub>IH</sub>) to read data from the array. Data is available on DQ0-DQ15 (word-wide mode) or DQ0-DQ7 (byte-wide mode). Any valid address within any of the blocks selects that block and allows data to be read from the block.

### read algorithm-selection code

Algorithm-selection codes are read by entering command code 90h on DQ0-DQ7. Two bus cycles are required for this operation. The first bus cycle is used to enter the command code and the second bus cycle is used to read the device-equivalent code. Control terminals  $\overline{E}$  and  $\overline{G}$  must be at a logic low ( $V_{IL}$ ) and  $\overline{W}$  and  $\overline{RP}$  must be at a logic high ( $V_{IH}$ ). Two identifier bytes are accessed by toggling A0. The manufacturer-equivalent code is obtained on DQ0-DQ7 with A0 at a logic low ( $V_{IL}$ ). The device-equivalent code is obtained when A0 is set to a logic high ( $V_{IH}$ ). Alternately, the manufacturer- and device-equivalent codes can be read by applying  $V_{ID}$  (nominally 12 V) to A9 and selecting the desired code by toggling A0 high or low. All other addresses are don't care (see Table 3, Table 4, and Table 5).

### read status register

The status register is read by entering the command code 70h on DQ0–DQ7. Control terminals  $\overline{E}$  and  $\overline{G}$  must be at a logic low (V<sub>IL</sub>) and  $\overline{W}$  and  $\overline{RP}$  must be at a logic high (V<sub>IH</sub>). Two bus cycles are required for this operation: one to enter the command code and a second to read the status register. In a given read cycle, status register contents are updated on the falling edge of  $\overline{E}$  or  $\overline{G}$ , whichever occurs last within the cycle.

### clear status register

The internal circuitry can set only the V<sub>PP</sub> status bit (SB3), the program status bit (SB4) and the erase status bit (SB5) bits of the status register. The clear status register command (50h) allows the external microprocessor to clear these status bits and synchronize to internal operations. When the status bits are cleared, the device returns to the read array mode.

### boot-block programming/erasing

Should changes to the boot block be required,  $\overline{RP}$  must be set to  $V_{HH}$  (12 V) and  $V_{PP}$  to the programming voltage level ( $V_{PPH}$ ). If an attempt is made to write, erase or erase-suspend the boot block without  $\overline{RP}$  at  $V_{HH}$ , an error signal is generated on SB4 (program-status bit) or SB5 (erase-status bit).

A program-setup command can be aborted by writing FFh (in byte-wide mode) or FFFFh (in word-wide mode) during the second cycle. After writing FFh or FFFFh during the second cycle, the CSM responds only to status reads. When the WSM status bit (SB7) is set to a logic high, signifying the nonprogram operation is terminated, all commands to the CSM become valid again.



## TMS28F400BZT, TMS28F400BZB 4194304-BIT BOOT-BLOCK FLASH MEMORY

SMJS400B - JUNE 1994 - REVISED JUNE 1995

### normal programming

There are two CSM commands for programming: program setup and alternate program setup (see Table 2). After the desired command code is entered, the WSM takes over and correctly sequences the device to complete the program operation. During this time, the CSM responds only to status reads until the program operation has been completed, after which all commands to the CSM become valid again. Once a program command has been issued, the WSM cannot normally be interrupted until the program algorithm has been completed (see Figure 4 and Figure 4). Taking RP to V<sub>IL</sub> during programming aborts the program operation. During programming, V<sub>PP</sub> must remain at V<sub>PPH</sub>. Only 0s are written and compared during a program operation. If 1s are programmed, the memory cell contents do not change and no error occurs.

A program-setup command can be aborted by writing FFh (in byte-wide mode) or FFFFh (in word-wide mode) during the second cycle. After writing all 1s during the second cycle, the CSM responds only to status reads. When the WSM status bit (SB7) is set to a logic high, signifying the nonprogram operation is terminated, all commands to the CSM become valid again.

### erase operations

There are two erase operations that can be performed by the TMS28F400BZx devices: block erase and erase suspend/erase resume. An erase operation must be used to initialize all bits in an array block to 1s. After block-erase confirm is issued, the CSM responds only to status reads or erase-suspend commands until the WSM completes its task.

### block erasure

Block erasure inside the memory array sets all bits within the addressed block to logic 1s. Erasure is accomplished only by blocks; data at single address locations within the array cannot be individually erased. Any valid address within the parameter or main blocks acts as a block selector and allows that block to be erased.  $\overline{\text{RP}}$  must be at  $V_{\text{HH}}$  for changing the data content of the boot block. Block erasure is initiated by a command sequence to the CSM: block-erase setup (20h) followed by block-erase confirm (D0h). A two-command erase sequence protects against accidental erasure of memory contents.

Erase setup and confirm commands are latched on the rising edge of  $\overline{E}$  or  $\overline{W}$ , whichever occurs first. Block addresses are latched during the block-erase-confirm command on the rising edge of  $\overline{E}$  or  $\overline{W}$  (see Figure 5). When the block-erase-confirm command is complete, the WSM automatically executes a sequence of events to complete the block erasure. During this sequence, the block is programmed with logic 0s, data is verified, all bits in the block are erased, and finally, verification is performed to ensure that all bits are correctly erased. Monitoring of the erase operation is possible through the status register (see read status register).

### erase suspend/erase resume

During the execution of an erase operation, the erase-suspend command (B0h) can be entered to direct the WSM to suspend the erase operation. Once the WSM has reached the suspend state, it allows the CSM to respond only to the read-array, read-status-register, and erase-resume commands. During the erase-suspend operation, array data should be read from a block other than the one being erased. To resume the erase operation, an erase-resume command (D0h) must be issued to cause the CSM to clear the suspend state previously set (see Figure 5 and Figure 10).

### automatic power-saving mode

Substantial power savings can be realized during periods when the array is not being read. During this time, the device switches to the automatic power-saving mode. When the device switches to this mode,  $I_{CC}$  is typically reduced from 40 mA to 1 mA ( $I_{OUT}$  = 0 mA). The low level of power is maintained until another read operation is initiated. In this mode, the I/O terminals retain the data from the last memory address read until a new address is read. This mode is entered automatically if no address or control pins toggle within a 200-ns time-out period. At least one transition on  $\overline{E}$  must occur after power up to activate this mode.




### reset/deep power-down mode

Very low levels of power consumption can be attained by using a special terminal,  $\overline{RP}$ , disable internal device circuitry. When  $\overline{RP}$  is at a CMOS logic low of  $0.0\,\text{V} \pm 0.2\,\text{V}$ , an  $I_{CC}$  value on the order of  $0.2\,\mu\text{A}$ , or  $1\,\mu\text{W}$  of power, is achievable. This is important in portable applications where extended battery life is of major concern.


A recovery time is required when exiting from deep power-down mode. For a read-array operation, a minimum of 300 ns is required before data is valid, and a minimum of 215 ns in deep power-down mode is required before data input to the CSM can be recognized. With  $\overline{RP}$  at ground, the WSM is reset and the status register is cleared, effectively eliminating accidental programming to the array during system reset. After restoration of power, the device does not recognize any operation command until  $\overline{RP}$  is returned to a  $V_{IH}$  or  $V_{HH}$  level.

Should  $\overline{\mathsf{RP}}$  become low during a program or erase operation, the device becomes nonfunctional (is in a power-down state) and data being written or erased is invalid or indeterminate, requiring that the operation be performed again after power restoration.



BUS OPERATION	COMMAND	COMMENTS
Write	Write program setup	Data = 40h or 10h Addr = Address of byte to be programmed
Write	Write data	Data = Byte to be programmed Addr = Address of byte to be programmed
Read		Status register data. Toggle G or E to update status register.
Standby		Check SB7 1 = Ready, 0 = Busy
Write FFh afte	sequent bytes r the last byte-	programming operation to

reset the device to read array mode.



BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby		Check SB4 1 = Byte program error (see Note C)


NOTES: A. Full status-register check can be done after each word or after a sequence of words.

B. SB3 must be cleared before attempting additional program/erase operations.

C. SB4 is cleared only by the clear-status-register command, but it does not prevent additional program operation attempts.

Figure 3. Automated Byte-Programming Flowchart


**ADVANCE INFORMATION** 



BUS OPERATION	COMMAND	COMMENTS
Write	Write program setup	Data = 40h or 10h Addr = Address of word to be programmed
Write	Write data	Data = Word to be programmed Addr = Address of word to be programmed
Read		Status register data. Toggle G or E to update status register.
Standby		Check SB7 1 = Ready, 0 = Busy

Repeat for subsequent words.

Write FFh after the last word-programming operation to reset the device to read array mode.




BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby	, m	Check SB4  1 = Word program failed (see Note C)

NOTES: A. Full status-register check can be done after each word or after a sequence of words.

B. SB3 must be cleared before attempting additional program/erase operations.

C. SB4 is cleared only by the clear-status-register command, but it does not prevent additional program operation attempts.

Figure 4. Automated Word-Programming Flowchart



BUS OPERATION	COMMAND	COMMENTS				
Write	Write erase setup	Data = 20h Block Addr = Address within block to be erased				
Write	Erase	Data = D0h Block Addr = Address within block to be erased				
Read		Status register data. Toggle G or E to update status register				
Standby	-	Check SB7 1 = Ready, 0 = Busy				
Write FFh after	Repeat for subsequent blocks. Write FFh after the last block-erase operation to reset the device to read array mode.					

	Status-Register Data Read		
	SB3 = 0	No (	Vpp Range Error
	Yes SB4 = 1, SB5 = 1	Yes (	Command Sequence Error
	No SB5 = 0	No (	Block Erase Failed
("	Yes Block Erase Passed	D	


BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby		Check SB4 and SB5 1 = Block-erase command error
Standby		Check SB5 1 = Block erase failed (see Note C)

NOTES: A. Full status-register check can be done after each word or after a sequence of words.

B. SB3 must be cleared before attempting additional program/erase operations.

C. SB5 is cleared only by the clear-status-register command in cases where multiple blocks are erased before full status is checked.

Figure 5. Automated Block-Erase Flowchart



BUS OPERATION	COMMAND	COMMENTS
Write	Erase suspend	Data = B0h
Read		Status register data. Toggle G or E to update status register.
Standby		Check SB7 1 = Ready
Standby		Check SB6 1 = Suspended
Write	Read memory	Data = FFh
Read		Read data from block other than that being erased.
Write	Erase resume	Data = D0h

NOTE A: Refer to automated block-erase flowchart for complete erasure procedure.

Figure 6. Erase-Suspend/Resume Flowchart

# TMS28F400BZT, TMS28F400BZB 4194304-BIT BÓOT-BLOCK FLASH MEMORY

SMJS400B - JUNE 1994 - REVISED JUNE 1995

absolute maximum ratings over operating free-air temperature r	ange (unless otherwise noted)†
Supply voltage range, V <sub>CC</sub> (see Note 2)	0.6 V to 7 V
Supply voltage range, Vpp (see Note 2)	
Input voltage range: All inputs except A9, RP	0.6 V to V <sub>CC</sub> + 1 V
RP, A9 (see Note )	
Output voltage range (see Note 4)	0.6 V to V <sub>CC</sub> + 1 V
Operating free-air temperature range, T <sub>A</sub> , during read/erase/program:	L suffix 0°C to 70°C
	E suffix 40°C to 85°C
	Q suffix 40°C to 125°C
Storage temperature range, T <sub>stg</sub>	– 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 2. All voltage values are with respect to VSS.
  - 3. The voltage on any input can undershoot to -2 V for periods less than 20 ns.
  - 4. The voltage on any output can overshoot to 7 V for periods less than 20 ns.

### recommended operating conditions

				MIN	NOM	MAX	UNIT
V	O. mah		'28F400BZx-6	4.75	5	5.25	V
VCC Supp	Supply voltage	During write/read/erase/erase suspend	All others	4.5	5	5.5	V
V <sub>PP</sub> Su	During read only (VppL)					6.5	٧
	Supply voltage	During write/erase/erase suspend (VppH)		11.4	12	12.6	٧
, i	High-level dc input voltage		TTL	2		V <sub>CC</sub> + 0.5	, V
VIH	mign-ievei ac inp	ut voltage	CMOS	V <sub>CC</sub> - 0.5		V <sub>CC</sub> + 0.5	V
V	Low-level dc input voltage		TTL	- 0.5		0.8	V
VIL	Low-level ac inpi	ut voitage	CMOS	V <sub>SS</sub> - 0.2		VSS + 0.2	٧
VLKO	VCC lock-out vo	Itage from write/erase		2			٧
VHH	RP unlock voltag	<b>je</b>		11.5	12	13	٧

# word/byte-write and block-erase performance, T<sub>A</sub> = 25°C, V<sub>PP</sub> = 12 V (see Note 5)

PARAMETER	'28F400BZx-6			'28F400BZx-70			'28F400BZx-80			'28F400BZx-90			UNIT
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII
Main-block erase time		2.2			2.2			2.2			2.2		s
Main-block byte-program time		3.2			3.2			3.2			3.2		s
Main-block word-program time		1.6			1.6			1.6			1.6		s
Parameter/boot-block erase time		0.32			0.32			0.32			0.32		s

NOTE 5: Excludes system-level overhead



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature using test conditions given in Table 6 (unless otherwise noted)

	PA	RAMETER		TEST (	CONDITIONS	MIN	MAX	UNIT
Voн	High-level output volta	ige		V <sub>CC</sub> = 4.5 V,	IOH = - 2.5 mA	2.4		٧
VOL	Low-level output volta	ge		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 5.8 mA		0.45	٧
$V_{\text{ID}}$	A9 selection code volt	age				11.5	13	٧
lj .	Input current (leakage	), except for A9 whe	n A9 = VID	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0 V to 5.5 V		±1	μΑ
IID	A9 selection code curr	rent		A9 = V <sub>ID</sub>			500	μΑ
IRP	RP boot-block unlock	current					500	μΑ
Ю	Output current (leakag	je)		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0 V to V <sub>CC</sub>		±10	μА
IPPS	Vpp standby current (	(standby)		V <sub>PP</sub> ≤ V <sub>CC</sub>			10	μΑ
IPPL	Vpp supply current (re	eset/deep power-do	wn mode)	RP = VSS ± 0.	2 V		5	μА
IPP1	Vpp supply current (re	ead)		V <sub>PP</sub> > V <sub>CC</sub>			200	μА
IPP2	Vpp supply current (a	ctive byte write)	VPP = VPPH, Programming i	n progress		30	mA	
IPP3	Vpp supply current (active word write)			Vpp = VppH, Programming i	n progress		40	mA
IPP4	Vpp supply current (block erase)			Vpp = VppH, Block erase in	progress		30	mA
IPP5	Vpp supply current (e	rase suspend)		Vpp = VppH, Block erase su	4	200	μА	
lana	V <sub>CC</sub> supply current	TTL-input level		V <sub>CC</sub> = 5.5 V,	E = RP = VIH		1.5	mA
Iccs	(standby)	CMOS-input level		V <sub>CC</sub> = 5.5 V,	E = RP = VIH		100	μА
ICCL	VCC supply current (re	(reset/deep power- 0°C to 70°C - 40°C to 85°C		RP = V <sub>SS</sub> ± 0.:		1.2	μΑ	
	down mode)		- 40°C to 125°C				8	μΑ
laa.	V <sub>CC</sub> supply current	TTL-input level		V <sub>CC</sub> = 5.5 V, f = 10 MHz,	E = V <sub>IL</sub> I <sub>OUT</sub> = 0 mA		60	mA
ICC1	(active read)	CMOS-input level	V <sub>CC</sub> = 5.5 V, f = 10 MHz,	$\overline{E} = V_{SS} \pm 0.2 \text{ V},$ $I_{OUT} = 0 \text{ mA}$		55	mA	
ICC2	V <sub>CC</sub> supply current (active byte write) (see Notes 10 and 11)			V <sub>CC</sub> = 5.5 V, Programming i	n progress		60	mA
ССЗ	V <sub>CC</sub> supply current (a	ctive word write) (se	e Notes 10 and 11)	VCC = 5.5 V, Programming i		65	mA	
ICC4	V <sub>CC</sub> supply current (b	lock erase) (see Not	es 10 and 11)	V <sub>CC</sub> = 5.5 V, Block erase in		30	mA	
ICC5	V <sub>CC</sub> supply current (e	rase suspend) (see	Notes 10 and 11)	V <sub>CC</sub> = 5.5 V, Block erase su	Ē = V <sub>IH</sub> , spended		10	mA

NOTES: 6. Not 100% tested; characterization data available

### **Table 6. AC Test Conditions**

SPEED DESIGNATOR	IOL (mA)	IOH (mA)	Vz† (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	۷ <sub>ا</sub> ــ (۷)	VIH (V)	C <sub>LOAD</sub> (pF)	t <sub>f</sub> (ns)	t <sub>r</sub> (ns)	TEMPERATURE
-6	5.8	- 2.5	1.5	1.5	1.5	0	3.0	30	<10	<10	0°C to 70°C
-70, -80, -90	5.8	-2.5	1.5	0.8	2.0	0.45	2.4	100	<10	<10	- 40°C to 125°C

t VZ is the measured value used to detect high impedance.

<sup>7.</sup> All current values are RMS unless otherwise noted.

# TMS28F400BZT, TMS28F400BZB 4194304-BIT BOOT-BLOCK FLASH MEMORY

SMJS400B - JUNE 1994 - REVISED JUNE 1995

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz, $V_{\rm I}$ = 0 V

1,127.2	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Ci	Input capacitance			8	рF
Co	Output capitance	V <sub>O</sub> = 0 V		12	pF

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

		ALT.	'28F400BZx-6		'28F400E	3Zx-70	'28F400I	3Zx-80	'28F400BZx-90		
	PARAMETER		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(A)	Access time from A0-A17	tAVQV		60		70		80		90	ns
<sup>t</sup> a(E)	Access time from E	t <sub>ELQV</sub>		60		70		80		90	ns
ta(G)	Access time from G	t <sub>GLQV</sub>		30		35		40		45	ns
<sup>t</sup> c(R)	Cycle time, read	tavav	60		70		80		90		ns
<sup>t</sup> d(E)	Delay time, E low to low-impedance output	t <sub>ELQX</sub>	0		0		0		0		ns
<sup>t</sup> d(G)	Delay time, G low to low-impedance output	<sup>t</sup> GLQX	0		0	1	0		0		ns
<sup>t</sup> dis(E)	Disable time, E to high-impedance output	tEHQZ		20		25		30		35	ns
<sup>t</sup> dis(G)	Disable time, G to high-impedance output	<sup>t</sup> GHQZ		20		25		30		35	ns
<sup>t</sup> h(D)	Hold time, DQ valid from A0-A17, E, or G, whichever occurs first	taxox	0		0		0		0		ns
<sup>t</sup> su(EB)	Setup time, BYTE from E low	tELFL tELFH		5		5		5		5	ns
<sup>t</sup> d(RP)	Output delay time from RP high	<sup>t</sup> PHQV		300		300		300		300	ns
<sup>t</sup> dis(BL)	Disable time, BYTE low to DQ8-DQ15 in high-impedance state	<sup>t</sup> FLQV		20		25		30		35	ns
<sup>t</sup> a(BH)	Access time from BYTE switching high	tFHQV		60		70		80		90	ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature

# write/erase operations — W-controlled writes

		ALT.	'28F400BZx-6		'28F400BZx-70		'28F400BZx-80		'28F400BZx-90		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
tc(W)	Cycle time, write	t <sub>AVAV</sub>	60		70		80		90		ns
tc(W)OP	Cycle time, duration of programming operation	tWHQV1	6		6		6		7		μs
<sup>t</sup> c(W)ERB	Cycle time, erase operation (boot block)	tWHQV2	0.3		0.3		0.3		0.4		s
<sup>t</sup> c(W)ERP	Cycle time, erase operation (parameter block)	tWHQV3	0.3		0.3		0.3		0.4		S
<sup>t</sup> c(W)ERM	Cycle time, erase operation (main block)	tWHQV4	0.6		0.6		0.6		0.7		s
<sup>t</sup> d(RPR)	Delay time, boot-block relock	<sup>t</sup> PHBR		100		100		100		100	ns
th(A)	Hold time, A0-A17	twhax	10		10		10		10		ns
th(D)	Hold time, DQ valid	tWHDX	0		0		0		0		ns
t <sub>h(E)</sub>	Hold time, E	tWHEH	10		10		10		10		ns
<sup>t</sup> h(VPP)	Hold time, Vpp from valid status register bit	<sup>t</sup> QVVL	0		0		0		0		ns
<sup>t</sup> h(RP)	Hold time, RP at V <sub>HH</sub> from valid status register bit	<sup>t</sup> QVPH	0		0		0		0		ns
t <sub>su(A)</sub>	Setup time, A0-A17	tavwh .	50		50		50		50		ns
t <sub>su(D)</sub>	Setup time, DQ	<sup>t</sup> DVWH	50		50		50		50		ns
<sup>t</sup> su(E)	Setup time, E before write operation	<sup>t</sup> ELWL	0		. 0		0		0		ns
<sup>t</sup> su(RP)	Setup time, RP at V <sub>HH</sub> to W going high	<sup>t</sup> PHHWH	100		100		100		100		ns
<sup>t</sup> su(VPP)	Setup time, Vpp to W going high	t∨pwн	100		100	*	100		100		ns
tw(W)	Pulse duration, W low	twLwH	50		50		50		50		ns
tw(WH)	Pulse duration, W high	tWLWL	10		` 20		30		30		ns
trec(RPHW)	Recovery time, RP high to W going low	<sup>t</sup> PHWL	215		215		215		215		ns

### TMS28F400BZT, TMS28F400BZB 4194304-BIT BOOT-BLOCK FLASH MEMORY

SMJS400B - JUNE 1994 - REVISED JUNE 1995

### timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

write/erase operations — E-controlled writes

		ALT.	'28F400	BZx-6	'28F400E	3Zx-70	'28F400I	3Zx-80	'28F400E	3Zx-90	
-		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> c(W)	Cycle time, write using E	t <sub>AVAV</sub>	60		70		80	]	90		ns
<sup>t</sup> c(E)OP	Cycle time, duration of programming operation using E	<sup>t</sup> EHQV1	6		6		6	-	7		μs
<sup>t</sup> c(E)ERB	Cycle time, erase operation using $\overline{E}$ (boot block)	tEHQV2	0.3		0.3		0.3		0.4		s
<sup>t</sup> c(E)ERP	Cycle time, erase operation using E (parameter block)	tEHQV3	0.3		0.3		0.3	·	0.4		s
<sup>t</sup> c(E)ERM	Cycle time, erase operation using $\overline{\mathbf{E}}$ (main block)	tEHQV4	0.6		0.6		0.6		0.7		s
<sup>t</sup> d(RPR)	Delay time, boot-block relock	t <sub>PHBR</sub>		100		100		100		100	ns
th(A)	Hold time, A0-A17	t <sub>EHAX</sub>	10		10		10		10		ns
th(D)	Hold time, DQ valid	t <sub>EHDX</sub>	0		0		0		0		ns
th(W)	Hold time, W	tEHWH	10		10		10		10		ns
th (VPP)	Hold time, Vpp from valid status-register bit	<sup>t</sup> QVVL	0		0	N.	0		0	Age of	ns
th(RP)	Hold time, RP at V <sub>HH</sub> from valid status-register bit	<sup>t</sup> QVPH	0		0		0	: '-	0		ns
<sup>t</sup> su(A)	Setup time, A0-A17	<sup>t</sup> AVEH	50		50		50		50		ns
tsu(D)	Setup time, DQ valid	<sup>t</sup> DVEH	50		50		50		50		ns
su(W)	Setup time, W before E	tWLEL	0		0		0		0		ns
<sup>t</sup> su(RP)	Setup time, RP at V <sub>HH</sub> to E going high	tPHHEH	100		100		100		100		ns
tsu(VPP)	Setup time, Vpp to $\overline{\mathbb{E}}$ going high	tVPEH	100		100		100		100		ns
<sup>l</sup> w(E)	Pulse duration, $\overline{\mathbb{E}}$ low, write using $\overline{\mathbb{E}}$	<sup>t</sup> ELEH	50		50		50		50		ns
<sup>t</sup> w(EH)	Pulse duration, E high, write using E	t <sub>EHEL</sub>	10		20		30	44.	30		ns
trec(RPHE)	Recovery time, RP high to E going low	tPHEL	215		215		215		215		ns






Figure 7. Read-Cycle Timing

Write

Power Up

**Automated** 

Write

Write Valid




Figure 8. Write-Cycle Timing (W-Controlled Write)

**ADVANCE INFORMATION** 




Figure 9. Write-Cycle Timing (E-Controlled Write)

### PARAMETER MEASUREMENT INFORMATION




Figure 10. Erase-Cycle Timing (W-Controlled Write)

**ADVANCE INFORMATION** 

# **ADVANCE INFORMATION**




Figure 11. Erase-Cycle Timing (E-Controlled Write)




Figure 12. BYTE Timing, Changing From Word-Wide to Byte-Wide Mode




Figure 13. BYTE Timing, Changing From Byte-Wide to Word-Wide Mode



### TMS28F400BZT, TMS28F400BZB 4194304-BIT BOOT-BLOCK FLASH MEMORY

SMJS400B - JUNE 1994 - REVISED JUNE 1995



### TMS27C256 262144-BIT UV ERASABLE PROGRAMMABLE TMS27PC256 262144-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995

This Data Sheet is Applicable to All TMS27C256s and TMS27PC256s Symbolized With Code "B" as Described on Page 157.

- Organization . . . 32K × 8
- Single 5-V Power Supply
- Pin Compatible With Existing 256K MOS ROMs, PROMs, and EPROMs
- All inputs / Outputs Fully TTL Compatible
- Max Access/Min Cycle Time

V<sub>CC</sub> ± 10%

'27C/PC256-10 100 ns
'27C/PC256-12 120 ns
'27C/PC256-15 150 ns
'27C/PC256-17 170 ns
'27C/PC256-20 200 ns
'27C/PC256-25 250 ns


- Power Saving CMOS Technology
- Very High-Speed SNAP! Pulse Programming
- 3-State Output Buffers
- 400-mV Minimum DC Noise immunity With Standard TTL Loads
- Latchup immunity of 250 mA on Ali input and Output Lines
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active . . . 165 mW Worst Case
  - Standby . . . 1.4 mW Worst Case (CMOS Input Levels)
- PEP4 Version Available With 168-Hour Burn-in, and Choices of Operating Temperature Ranges
- 256K EPROM Available With MIL-STD-883C Class B High Reliability Processing (SMJ27C256)

### description


The TMS27C256 series are 262144-bit, ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC256 series are 262144-bit, onetime electrically programmable read-only memories.

### J AND N PACKAGES (TOP VIEW)



#### FM PACKAGE (TOP VIEW)



#### PIN NOMENCLATURE A0-A14 Address Inputs DQ0-DQ7 Inputs (programming)/Outputs Chip Enable/Powerdown G **Output Enable** GND Ground NC No Internal Connection NU Make No External Connection 5-V Power Supply V<sub>C</sub>C 13-V Power Supply VPP

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# TMS27C256 262144-BIT UV ERASABLE PROGRAMMABLE TMS27PC256 262144-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995

### description (continued)

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C256 and the TMS27PC256 are pin compatible with 28-pin 256K MOS ROMs, PROMs, and EPROMs.

The TMS27C256 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting-hole rows on 15,2-mm (600-mil) centers. The TMS27PC256 OTP PROM is offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting-hole rows on 15,2-mm (600-mil) centers. The TMS27PC256 OTP PROM is also supplied in a 32-lead plastic leaded chip-carrier package using 1,25-mm (50-mil) lead spacing (FM suffix).

The TMS27C256 and TMS27PC256 are offered with two choices of temperature ranges of 0°C to 70°C (JL, NL, and FML suffixes) and –40°C to 85°C (JE, NE, and FME suffixes). The TMS27C256 and the TMS27PC256 are also offered with 168-hour burn-in on both temperature ranges (JL4, FML4, JE4, and FME4 suffixes); see table below.

All package styles conform to JEDEC standards.

EPROM AND OTP PROM	TEMPERAT	R OPERATING URE RANGES EP4 BURN-IN	SUFFIX FOR PEP4 168-HR. BURN-IN VS TEMPERATURE RANGES			
	0°C TO 70°C	- 40°C TO 85°C	0°C TO 70°C	- 40°C TO 85°C		
TMS27C256-XXX	JL	JE	JL4	JE4		
TMS27PC256-XXX	NL	NE	NL4	NE4		
TMS27PC256-XXX	FML	FME	FML4	FME4		

These EPROMs and OTP PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 13-V supply is needed for programming . All programming signals are TTL level. These devices are programmable by the SNAP! Pulse programming algorithm. The SNAP! Pulse programming algorithm uses a Vpp of 13 V and a  $V_{CC}$  of 6.5 V for a nominal programming time of four seconds. For programming outside the system, existing EPROM programmers can be used. Locations can be programmed singly, in blocks, or at random.

### TMS27C256 262144-BIT UV ERASABLE PROGRAMMABLE TMS27PC256 262144-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995

### operation

The seven modes of operation are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for  $V_{PP}$  during programming (13 V for SNAP! Pulse), and 12 V on A9 for the signature mode.

		MODE <sup>†</sup>										
FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT		ATURE DDE				
Ē	.V <sub>IL</sub>	VIL	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub> .	VIH	V	IL				
G	V <sub>IL</sub>	VIH	Х	VIH	VIL	×	V	IL				
Vpp	Vcc	Vcc	Vcc	V <sub>PP</sub>	VPP	VPP	Vcc					
Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc					
A9	X	Х	Х	X	Х	×	V <sub>H</sub> ‡	V <sub>H</sub> ‡				
A0	Х	Х	Х	X	Х	×	V <sub>IL</sub>	VIH				
							CO	DE				
DQ0-DQ7	Data Out	Hi-Z	Hi-Z	Data In	Data Out	Hi-Z	MFG	DEVICE				
		[			ł		97	· 04				

<sup>&</sup>lt;sup>†</sup> X can be V<sub>IL</sub> or V<sub>IH</sub>.

### read/output disable

When the outputs of two or more TMS27C256s or TMS27PC256s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins DQ0 through DQ7.

### latchup immunity

Latchup immunity on the TMS27C256 and TMS27PC256 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input-output layout approach controls latchup without compromising performance or packing density.

#### power down

Active  $I_{CC}$  supply current can be reduced from 30 mA to 500  $\mu$ A (TTL-level inputs) or 250  $\mu$ A (CMOS-level inputs) by applying a high TTL or CMOS signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

#### erasure (TMS27C256)

Before programming, the TMS27C256 EPROM is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). EPROM erasure before programming is necessary to assure that all bits are in the logic high state. Logic lows are programmed into the desired locations. A programmed logic low can be erased only by ultraviolet light. The recommended minimum exposure dose (UV intensity × exposure time) is 15-W•s/cm². A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C256, the window should be covered with an opaque label.



 $<sup>^{\</sup>ddagger}V_{H} = 12 V \pm 0.5 V.$ 

# TMS27C256 262144-BIT UV ERASABLE PROGRAMMABLE TMS27PC256 262144-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995

### initializing (TMS27PC256)

The one-time programmable TMS27PC256 PROM is provided with all bits in the logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into an OTP PROM cannot be erased.

### **SNAP!** Pulse programming

The 256K EPROM and OTP PROM are programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which programs in a nominal time of four seconds. Actual programming time varies as a function of the programmer used.

Data is presented in parallel (eight bits) on pins DQ0 to DQ7. Once addresses and data are stable,  $\overline{E}$  is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds (µs) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100-µs pulses per byte are provided before a failure is recognized.

The programming mode is achieved when  $V_{PP}=13\,V$ ,  $V_{CC}=6.5\,V$ ,  $\overline{G}=V_{IH}$ , and  $\overline{E}=V_{IL}$ . More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with  $V_{CC}=V_{PP}=5\,V$ .

### program inhibit

Programming can be inhibited by maintaining a high level input on the  $\overline{\mathsf{E}}$  pin.

### program verify

Programmed bits can be verified with  $V_{PP} = 13 \text{ V}$  when  $\overline{G} = V_{IL}$  and  $\overline{E} = V_{IH}$ .

### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to  $12 \text{ V} \pm 0.5 \text{ V}$ . Two identifier bytes are accessed by A0; i.e.,  $A0 = V_{IL}$  accesses the manufacturer code, which is output on DQ0–DQ7;  $A0 = V_{IH}$  accesses the device code, which is output on DQ0–DQ7. All other addresses must be held at  $V_{IL}$ . The manufacturer code for these devices is 97, and the device code is 04.



SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995





Figure 1. SNAP! Pulse Programming Flowchart

### TMS27C256 262144-BIT UV ERASABLE PROGRAMMABLE TMS27PC256 262144-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995

### logic symbol†



<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for J and N packages.

### 

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

### TMS27C256 262144-BIT UV ERASABLE PROGRAMMABLE TMS27PC256 262144-BIT PROGRAMMABLE READ-ONLY MEMORY SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995

### recommended operating conditions

				MIN	NOM	MAX	UNIT
Vaa	Cumhu veliege	Read mo	de (see Note 2)	4.5	5	5.5	V
Vcc	Supply voltage	SNAPI P	ulse programming algorithm	6.25	6.5	6.75	
V Cuarkushara		Read mo	de	V <sub>CC</sub> -0.6		V <sub>CC</sub> +0.6	V
VPP	Vpp Supply voltage		ulse programming algorithm	12.75	13	13.25	•
Viv. High toyal da inguit college			TTL	2		V <sub>CC</sub> +1	V
VII.	V <sub>IH</sub> High-level dc input voltage		CMOS	VCC - 0.2		V <sub>CC</sub> +1	•
V	Low-level dc input voltage		ΠL	- 0.5		0.8	٧
٧ <sub>IL</sub>	Low-level of input voltage		CMOS	- 0.5		0.2	<b>V</b>
TA			'27C256JL, JL4 '27PC256NL, NL4, FML, FML4	0		70	င
TA	Operating free-air temperature		'27C256JE, JE4 '27PC256NE, NE4, FME, FME4	- 40		85	℃

NOTE 2: VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or Vcc is applied.

### electrical characteristics over recommended ranges of operating conditions

	PARAM	IETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
	Liber level de evitevit ve	<b>h</b>	I <sub>OH</sub> = -2.5 mA	•	3.5	3.5		
VOH	High-level dc output vo	evel ac output voltage			V <sub>CC</sub> - 0.1	V <sub>CC</sub> - 0.1		
VOI Low-level dc output voltage		I <sub>OL</sub> = 2.1 mA			1.5	0.4	V	
VOL	Low-level ac output voi	lage	I <sub>OL</sub> = 20 μA				0.1	٧.
l <sub>l</sub>	Input current (leakage)		V <sub>I</sub> = 0 V to 5.5 V		150 110		±1	μΑ
Ю	Output current (leakage	<b>3</b> )	V <sub>O</sub> = 0 V to V <sub>C</sub> O	<b>)</b>			±1	μА
IPP1	Vpp supply current		Vpp = Vcc = 5.	5 V		1	10	μА
IPP2	Vpp supply current (du	ring program pulse)	Vpp = 13 V			35	50	mA
1	V <sub>CC</sub> supply current	TTL-input level	V <sub>CC</sub> = 5.5 V,	E=VIH		250	500	
ICC1	(standby)	CMOS-input level	V <sub>CC</sub> = 5.5 V,	E = VCC		100	250	μΑ
ICC2	VCC supply current (ac	itive)	V <sub>CC</sub> = 5.5 V, t <sub>cycle</sub> = minimun outputs open	E = V <sub>IL</sub> , n cycle time,		15	30	mA

### capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1~\text{MHz}^{\ddagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0, f = 1 MHz		6	10	pF
Co	Output capacitance	V <sub>O</sub> = 0, f = 1 MHz		10	14	pF

<sup>†</sup> Typical values are at TA = 25°C and nominal voltages.

<sup>‡</sup> Capacitance measurements are made on a sample basis only.

# TM\$27C256 262144-BIT UV ERASABLE PROGRAMMABLE TM\$27PC256 262144-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995

### switching characteristics over recommended range of operating conditions

	PARAMETER	TEST CONDITIONS (SEE NOTES 3 AND 4)	'27C256-10 '27PC256-10		'27C256-12 '27PC256-12		'27C256-15 '27PC256-15		UNIT	
		(SEE NOTES 3 AND 4)	MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>a(A)</sub>	Access time from address			100		120		150	ns	
ta(E)	Access time from chip enable	1		100		120		150	ns	
ten(G)	Output enable time from G	C <sub>L</sub> = 100 pF, 1 Series 74 TTL Load,		55		55		75	ns	
<sup>t</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $\dagger$	Input t <sub>f</sub> ≤ 20 ns, input t <sub>f</sub> ≤ 20 ns	0	45	0	45	0	60	ns	
t <sub>V</sub> (A)	Output data valid time after change of address, E, or G, whichever occurs first		0		0		0		ns	

PARAMETER		TEST CONDITIONS (SEE NOTES 3 AND 4)	'27C256-17 '27PC256-17		'27C256-20 '27PC256-20		'27C256-25 '27PC256-25		UNIT
		(SEE NOTES 3 AND 4)	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address	W		170		200		250	ns
ta(E)	Access time from chip enable			170		200		250	ns
ten(G)	Output enable time from G	C <sub>L</sub> = 100 pF, 1 Series 74 TTL Load.		75		75		100	ns
<sup>t</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $\dagger$	Input t <sub>f</sub> ≤ 20 ns, Input t <sub>f</sub> ≤ 20 ns	0	60	0	60	0	60	ns
<sup>t</sup> v(A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first $\dagger$		0		0		0		ns

TValue calculated from 0.5 V delta to measured level. This parameter is only sampled and not 100% tested.

### switching characteristics for programming: $V_{CC}$ = 6.50 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C (see Note 3)

PARAMETER	MIN	MAX	UNIT
tdis(G) Output disable time from G	0	130	ns
ten(G) Output enable time from G		150	ns

NOTES: 3. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low). (Reference page 9.)

### recommended timing requirements for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V, $T_A$ = 25°C (see Note 3)

		MIN	NOM	MAX	UNIT
t <sub>h(A)</sub>	Hold time, address	0			μs
th(D)	Hold time, data	2			μs
tw(IPGM)	Pulse duration, initial program	95	100	105	μs
<sup>t</sup> su(A)	Setup time, address	2			μs
<sup>t</sup> su(G)	Setup time, G	2			μs
<sup>t</sup> su(E)	Setup time, E	2			μs
<sup>t</sup> su(D)	Setup time, data	2			μs
t <sub>su(VPP)</sub>	Setup time, Vpp	2			μs
t <sub>su</sub> (VCC)	Setup time, V <sub>CC</sub>	2			μs


NOTE 3: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low). (Reference page 9.)



<sup>4.</sup> Common test conditions apply for the tdis except during programming.

SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995


### PARAMETER MEASUREMENT INFORMATION



NOTE A: C<sub>L</sub> includes probe and fixture capacitance.

Figure 2. AC Testing Output Load Circuit

### AC testing input/output wave forms



A.C. testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.





Figure 3. Read-Cycle Timing

SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995



<sup>†</sup>tdis(G) and ten(G) are characteristics of the device but must be accommodated by the programmer

Figure 4. Program-Cycle Timing (SNAP! Pulse Programming)


<sup>‡ 13-</sup>V VPP and 6.5-V VCC for SNAP! Pulse programming

### TMS27C256 262144-BIT UV ERASABLE PROGRAMMABLE TMS27PC256 262144-BIT PROGRAMMABLE READ-ONLY MEMORY


SMLS256G - SEPTEMBER 1984 - REVISED JUNE 1995

### device symbolization

This data sheet is applicable to all TI TMS27C256 CMOS EPROMs and TMS27PC256 CMOS OTP PROMs with the data sheet revision code "B" as shown below.



### TYPICAL TMS27C/PC256 CHARACTERISTICS



SMLS510B - AUGUST 1990 - REVISED JUNE 1995

- Organization . . . 64K × 8
- Single 5-V Power Supply
- Pin Compatible With Existing 1 Meg MOS ROMs, PROMs, and EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access / Min Cycle Times

V<sub>CC</sub> ± 10%
'27C510-12 120 ns
'27C/PC510-15 150 ns
'27C/PC510-17 170 ns
'27C/PC510-20 200 ns
'27C/PC510-25 250 ns


- Power Saving CMOS Technology
- Very High Speed SNAP! Pulse Programming
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active . . . 165 mW Worst Case
  - Standby . . . 1.4 mW Worst Case (CMOS-Input Levels)
- PEP4 Version Available With 168-Hour Burn-In, and Choices of Operating Temperature Range
- 512K EPROM Available With MIL-STD-883C Class B High Reliability Processing (SMJ27C510)

### description

The TMS27C510 series are 524288-bit, ultraviolet-light erasable, electrically programmable read-only memories.


The TMS27PC510 series are 524288-bit, onetime electrically programmable read-only memories.

These devices are fabricated using power saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.



J AND N PACKAGES





	PIN NOMENCLATURE								
<u>A</u> 0-A15	Address Inputs								
DQ0-DQ7	Chip Enable Inputs (programming)/Outputs								
G	Output Enable								
GND	Ground								
NC	No Internal Connection								
Vcc	5-V Power Supply								
VPP	12-13 V Power Supply								

SMLS510B - AUGUST 1990 - REVISED JUNE 1995

### description (continued)

The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C510 and the TMS27PC510 are pin compatible with 32-pin 1-megabit MOS ROMs, PROMs, and EPROMs.

The TMS27C510 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting-hole rows on 15,2-mm (600-mil) centers. The TMS27C510 is available with two choices of temperature ranges of 0°C to 70°C (JL suffix) and – 40°C to 85°C (JE suffix). The TMS27C510 is also offered with 168-hour burn-in on both temperature ranges (JL4 and JE4 suffixes). (See table below.)

The TMS27PC510 PROM is offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting-hole rows on 15,2-mm (600-mil) centers. The TMS27PC510 is also supplied in a 32-lead plastic leaded chip-carrier package using 1,25-mm (50-mil) lead spacing (FM suffix). The TMS27PC510 is specified for operation from 0°C to 70°C, and – 40°C to 85°C.

All package styles conform to JEDEC standards.

EPROM	SUFFIX FOR OPERATING TEMPERATURE RANGES WITHOUT PEP4 BURN-IN		SUFFIX FOR PEP4 168-HR. BURN-IN VS TEMPERATURE RANGES		
	0°C TO 70°C	- 40°C TO 85°C	0°C TO 70°C	- 40°C TO 85°C	
TMS27C510-XXX	JL	JE	JL4	JE4	
TMS27PC510-XXX	NL, FML	NE, FME	<del>-</del>	NE4, FME4	

These EPROMs and PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other (13-V) supply is needed for programming. All programming signals are TTL level. These devices are programmable by a SNAP! Pulse programming algorithm. The SNAP! Pulse programming algorithm uses a V<sub>PP</sub> of 13.0 V and a V<sub>CC</sub> of 6.5 V for a nominal programming time of seven seconds. For programming outside the system, existing EPROM programers can be used. Locations can be programmed singly, in blocks, or at random.

### operation

The seven modes of operation are in the following table. Read mode requires a single 5-V supply. All inputs are TTL level except for V<sub>PP</sub> during programming (13.0 V for SNAP! Pulse), and 12 V on A9 for the signature mode.

		MODET												
FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT		ATURE ODE						
Ē	V <sub>IL</sub>	V <sub>IL</sub>	ViH	VIL	V <sub>IH</sub>	ViH	\	/IL						
Ğ	V <sub>IL</sub>	VIH	х	VIH	VIL	X	VIL							
Vpp	Vcc	Vcc	Vcc	Vpp	VPP	V <sub>PP</sub>	V	CC						
Vcc	VCC	Vcc	Vcc	Vcc	Vcc	Vcc	V	CC						
A9	X	×	×	X	Х	Х	VH <sup>‡</sup>	∨ <sub>H</sub> ‡						
A0	Χ.,	X	X	Х	X	Х	VIL	VIH						
-			4.				CC	DDE						
DQ0-DQ7	Data Out	Hi-Z	Hi-Z	Data In	Data Out	Hi-Z	MFG	DEVICE						
							97	15						

TX can be VIL or VIH.



 $<sup>^{\</sup>ddagger}V_{H} = 12 V \pm 0.5 V.$ 

SMLS510B - AUGUST 1990 - REVISED JUNE 1995

### read/output disable

When the outputs of two or more TMS27C510s or TMS27PC510s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins DQ0 to DQ7.

### latchup immunity

Latchup immunity on the TMS27C510 and TMS27PC510 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. Input/output layout approach controls latchup without compromising performance or packing density.

### powerdown

Active  $I_{CC}$  current can be reduced from 30 mA to 500  $\mu$ A by applying a high TTL input on  $\overline{E}$  and to 100  $\mu$ A by applying high CMOS input on  $\overline{E}$ . In this mode all outputs are in the high-impedance state.

### erasure (TMS27C510)

Before programming, the TMS27C510 EPROM is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity × exposure time) is 15-W s/cm². A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C510, the window should be covered with an opaque label. After erasure (all bits in logic 1 state), logic 0s are programmed into the desired locations. A programmed zero can be erased only by ultraviolet light.

### initializing (TMS27PC510)

The one-time programmable TMS27PC510 PROM is provided with all bits in logic 1 state, then logic 0s are programmed into the desired locations. Logic 0s programmed into a PROM cannot be erased.

### **SNAP! Pulse programming**

The 512K EPROM and PROM can be programmed using the TI SNAP! Pulse programming algorithm as illustrated by the flowchart in Figure 1, which can reduce programming time to a nominal 7 seconds. Actual programming time varies as a function of the programmer used.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds (µs) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100-µs pulses per byte are provided before a failure is recognized.

The programming mode is achieved when  $V_{PP} = 13.0 \text{ V}$ ,  $V_{CC} = 6.5 \text{ V}$ ,  $\overline{G} = V_{IH}$ , and  $\overline{E} = V_{IL}$ . Data is presented in parallel (eight bits) on pins DQ0 to DQ7. Once addresses and data are stable,  $\overline{E}$  is pulsed.

More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5 \text{ V}$ .

#### program inhibit

Programming can be inhibited by maintaining a high level input on the E pin.

### program verify

Programmed bits can be verified with  $V_{PP} = 13.0 \text{ V}$  when  $\overline{G} = V_{IL}$  and  $\overline{E} = V_{IH}$ .



SMLS510B - AUGUST 1990 - REVISED JUNE 1995

### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to 12 V  $\pm$  0.5 V. Two identifier bytes are accessed by A0; i.e., A0 =  $V_{IL}$  accesses the manufacturer code which is output on DQ0–DQ7; A0 =  $V_{IH}$  accesses the device code which is output on DQ0–DQ7. All other addresses must be held at  $V_{IL}$ . The manufacturer code for these devices is 97, and the device code is 15.





Figure 1. SNAP! Pulse Programming Flowchart

SMLS510B - AUGUST 1990 - REVISED JUNE 1995

### logic symbols†



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. J and N packages illustrated.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub> (see Note 1)	
Supply voltage range, V <sub>PP</sub> (see Note 1)	
Input voltage range (see Note 1): All inputs except A9	– 0.6 V to 6.5 V
A9	
Output voltage range (see Note 1)	0.6 V to V <sub>CC</sub> + 1 V
Operating free-air temperature range ('27C510 JL and JL4;	
'27PC510 NL, FML, NE, and FME)	
Operating free-air temperature range ('27C510 JE, JE4, NE4, and FME4)	
Storage temperature range, T <sub>stg</sub>	– 65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.

SMLS510B - AUGUST 1990 - REVISED JUNE 1995

### recommended operating conditions

				MIN	NOM	MAX	UNIT
	Cumphinaltone	Read mode (see N	lote 2)	4.5	5	5.5	٧
Vcc	Supply voltage	SNAP! Pulse progr	SNAP! Pulse programming algorithm			6.75	<b>'</b>
Vpp Supply voltage		Read mode		V <sub>CC</sub> -0.6		V <sub>CC</sub> +0.6	V
VPP	Supply voltage	SNAP! Puise progr	ramming algorithm 12.75		13	13.25	· •
V	High-level dc input voltage		TTL	2		V <sub>CC+1</sub>	V
VIH	nigh-level uc input voltage	,	CMOS	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +1	V
V			TTL	- 0.5		0.8	V
VIL	Low-level dc input voltage		CMOS	- 0.5		0.2	٧
TA	Operating free-air temperature			(see T	ge 2)	°C	

NOTE 2: V<sub>CC</sub> must be applied before or at the same time as V<sub>PP</sub> and removed after or at the same time as V<sub>PP</sub>. The device must not be inserted into or removed from the board when V<sub>PP</sub> or V<sub>CC</sub> is applied.

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST CONDITIONS	MIN TYPT	MAX	UNIT
V	High level autout valtage		I <sub>OH</sub> = - 2.5 mA	3.5		V
VOH	High-level output voltage		IOH = - 20 μA	V <sub>CC</sub> - 0.1		· ·
Vai	Low-level output voltage		I <sub>OL</sub> = 2.1 mA	4.5	0.4	v
VOL Low-level output voltage			I <sub>OL</sub> = 20 μA		0.1	V
4	Input current (leakage)		V <sub>I</sub> = 0 V to 5.5 V		±1	μА
Ю	Output current (leakage)		Vo = 0 V to Vcc		±1	μΑ
IPP1	Vpp supply current	Market Company	Vpp = V <sub>CC</sub> = 5.5 V	1	10	μА
IPP2	Vpp supply current (during progra	am pulse)	Vpp = 13 V	35	50	mA
laa.	Ve a cumply current (standby)	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>	250	500	· A
ICC1	VCC supply current (standby)	CMOS-input level	V <sub>CC</sub> = 5.5 V,	100	250	μΑ
ICC2	V <sub>CC</sub> supply current (active)		V <sub>CC</sub> = 5.5 V, $\overline{E}$ = V <sub>IL</sub> , t <sub>cycle</sub> = minimum cycle time, outputs open	15	30	mA

<sup>†</sup> Typical values are at TA = 25°C and nominal voltages.

### capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz<sup>‡</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V, f = 1 MHz		6	10	pF
Co	Output capacitance	V <sub>O</sub> = 0 V, f = 1 MHz		10	14	рF

<sup>†</sup> Typical values are at TA = 25°C and nominal voltages.

Capacitance measurements are made on sample basis only.

SMLS510B - AUGUST 1990 - REVISED JUNE 1995

### switching characteristics over recommended ranges of operating conditions

PARAMETER		TEST CONDITIONS (SEE NOTES 3 AND 4)		'27C510-12 '27PC510-12		'27C510-15 '27PC510-15		
		(SEE NOTES 3 AND 4)	MIN	MAX	MIN	MAX		
ta(A)	Access time from address			120		150	ns	
ta(E)	Access time from chip enable	C <sub>L</sub> = 100 pF,		120		150	ns	
ten(G)	Output enable time from G	1 Series 74 TTL Load,		55		75	ns	
<sup>t</sup> dis	Output disable time from G or E, whichever occurs first	input t <sub>r</sub> ≤ 20 ns,	0	45	0	60	ns	
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first $^{\dagger}$	input t <sub>f</sub> ≤ 20 ns	0		0		ns	

PARAMETER		TEST CONDITIONS (SEE NOTES 3 AND 4)	'27C510-17 '27PC510-17		'27C51		'27C51	UNIT	
		(SEE NOTES 3 AND 4)	MIN		MIN	MAX	MIN	MAX	
ta(A)	Access time from address			170		200		250	ns
ta(E)	Access time from chip enable			170		200	,	250	ns
ten(G)	Output enable time from G	C <sub>L</sub> = 100 pF, 1 Series 74 TTL Load,		75		75		100	ns
<sup>t</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $\dagger$	Input t <sub>f</sub> ≤ 20 ns, input t <sub>f</sub> ≤ 20 ns	0	60	0	60	0	60	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first $\dagger$		0		0		0		ns

<sup>†</sup> Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

### switching characteristics for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13.0 V (SNAP! Pulse), $T_A$ = 25°C (see Note 3)

		PARAMETER	MIN	MAX	UNIT
<sup>t</sup> dis(G)	Output disable time from G		0	130	ns
ten(G)	Output enable time from G			150	ns

### recommended timing requirements for programming, $V_{CC}$ = 6.5 V and $V_{PP}$ = 13.0 V (SNAP! Pulse), $T_A$ = 25°C (see Note 3)


			MIN	NOM	MAX	UNIT
tw(PGM)	Pulse duration, program	SNAP! Pulse programming algorithm	95	100	105	μs
<sup>t</sup> su(A)	Setup time, address		2			μs
t <sub>su(G)</sub>	Setup time, G		2			μs
t <sub>su(E)</sub>	Setup time, E		2			μs
t <sub>su(D)</sub>	Setup time, data		2			μs
t <sub>su(VPP)</sub>	Setup time, Vpp		2			μs
tsu(VCC)	Setup time, VCC		2			μS
th(A)	Hold time, address		0			μs
th(D)	Hold time, data		2			μs

NOTES: 3. For all switching characteristics, the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic 1 and 0.8 V for logic 0. (Reference page 9.)

<sup>4.</sup> Common test conditions apply for the t<sub>dis</sub> except during programming.

SMLS510B - AUGUST 1990 - REVISED JUNE 1995


### PARAMETER MEASUREMENT INFORMATION



NOTE A: C<sub>L</sub> includes probe and fixture capacitance.

Figure 2. AC Testing Output Load Circuit

### AC testing input/output wave forms



AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.





Figure 3. Read-Cycle Timing



 $<sup>\</sup>dagger \, t_{dis(G)}$  and  $t_{en(G)}$  are characteristics of the device but must be accommodated by the programmer.

Figure 4. Program-Cycle Timing

<sup>‡ 13.0-</sup>V Vpp and 6.5-V VCC for SNAP! Pulse programming


SMLS510B - AUGUST 1990 - REVISED JUNE 1995

### 

**Month of Manufacture** 

Month of Manufacture

### TYPICAL TMS27C/P0C510 CHARACTERISTICS



SMLS512F - NOVEMBER 1985 - REVISED JUNE 1995

This Data Sheet is Applicable to All TMS27C512s and TMS27PC512s Symbolized with Code "B" as Described on Page 182.

- Organization . . . 64K × 8
- Single 5-V Power Supply
- Pin Compatible With Existing 512K MOS ROMs, PROMs, and EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time

V <sub>CC</sub> ± 10%	
'27C/PC512-10	100 ns
'27C/PC512-12	120 ns
'27C/PC512-15	150 ns
'27C/PC512-20	200 ns
'27C/PC512-25	250 ns

- Power Saving CMOS Technology
- Very High-Speed SNAP! Pulse Programming
- 3-State Output Buffers
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup immunity of 250 mA on All input and Output Lines
- Low Power Dissipation (V<sub>CC</sub> = 5.25 V)
  - Active ... 158 mW Worst Case
  - Standby . . . 1.4 mW Worst Case (CMOS Input Levels)
- PEP4 Version Available With 168-Hour Burn-in, and Choices of Operating Temperature Ranges
- 512K EPROM Available With MIL-STD-883C Class B High Reliability Processing (SMJ27C512)

### description


The TMS27C512 series are 524288-bit, ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC512 series are 524288-bit, onetime electrically programmable read-only memories.

### J AND N PACKAGES (TOP VIEW)




### FM PACKAGE (TOP VIEW)



#### **PIN NOMENCLATURE** A0-A15 Address Inputs Chip Enable/Powerdown DQ0-DQ7 Inputs (programming)/Outputs **G/Vpp** 13-V Programming Power Supply **GND** Ground NC No Internal Connection NU Make No External Connection Vcc 5-V Power Supply

TEXAS INSTRUMENTS

### TMS27C512 524288-BIT UV ERSABLE PROGRAMMABLE TMS27PC512 524288-BIT PROGRAMMABLE READ-ONLY MEMORY SMLS512F - NOVEMBER 1985 - REVISED JUNE 1995



#### TMS27PC512 **DU PACKAGE REVERSE PINOUT** (TOP VIEW)

G/V <sub>PP</sub>	口	1	$\nabla$						32		A11
A10		2							31		A9
Ē		3							30		<b>8</b> A
DQ7		4							29		A13
DQ6		5							28		A14
DQ5		6							27		NC
DQ4		7							26		NC
DQ3		8							25		Vcc
VSS		9			** :				24		NC
DQ2		10							23		NC
DQ1		11							22		A15
DQ0		12							21		A12
A0		13							20		A7
A1		14		)					19		A6
A2		15							18		A5
АЗ	Ц	16							17	$\square$	A4
	L					 	 	 		•	

SMLS512F - NOVEMBER 1985 - REVISED JUNE 1995

### description (continued)

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C512 and the TMS27PC512 are pin compatible with 28-pin 512K MOS ROMs, PROMs, and EPROMs.

The TMS27C512 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27PC512 OTP PROM is offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27PC512 OTP PROM is also supplied in a 32-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FM suffix), and in a 32-lead thin small-outline package (DD and DU suffixes).

The TMS27C512 and TMS27PC512 are offered with two choices of temperature ranges of 0°C to 70°C (JL, NL, FML, and DDL suffixes) and – 40°C to 85°C (JE, NE, FME, and DDE suffixes). The TMS27C512 and TMS27PC512 are also offered with a 168-hour burn-in on both temperature ranges (JL4, NL4, FML4, DDL4, JE4, NE4, FME4, and DDE4 suffixes); see table below.

All package styles conform to JEDEC standards.

EPROM AND OTP	TEMPERAT	R OPERATING URE RANGES EP4 BURN-IN	SUFFIX FOR PEP4 168 HR. BURN-IN VS TEMPERATURE RANGES			
PROM	0°C TO 70°C	- 40°C TO 85°C	0°C TO 70°C	- 40°C TO 85°C		
TMS27C512-xxx	JL	JE	JL4	JE4		
TMS27PC512-xxx	NL	NE	NL4	NE4		
TMS27PC512-xxx	FML	FME	FML4	FME4		
TMS27PC512-xxx	DDL	DDE	DDL4	DDE4		
TMS27PC512-xxx	DUL	DUE	DUL4	DUE4		

These EPROMs and OTP PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 13-V supply is needed for programming. All programming signals are TTL level. The device is programmed using the SNAP! Pulse programming algorithm. The SNAP! Pulse programming algorithm uses a VPP of 13 V and a VCC of 6.5 V for a nominal programming time of seven seconds. For programming outside the system, existing EPROM programmers can be used. Locations can be programmed singly, in blocks, or at random.

# TMS27C512 524288-BIT UV ERSABLE PROGRAMMABLE TMS27PC512 524288-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS512F - NOVEMBER 1985 - REVISED JUNE 1995

#### operation

The seven modes of operation are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for V<sub>PP</sub> during programming (13 V for SNAP! Pulse) and 12 V on A9 for signature mode.

				MODE	†			:	
FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT	SIGNATURE MODE		
Ē	V <sub>IL</sub>	V <sub>IL</sub>	VIH	V <sub>IL</sub>	VIL	VIH	V	IL .	
G/V <sub>PP</sub>	VIL	ViH	X	V <sub>PP</sub>	V <sub>IL</sub>	V <sub>PP</sub>	V	İL	
VCC	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	V(	C	
A9	X	Х	Х	×	Х	×	VH <sup>‡</sup>	VH <sup>‡</sup>	
A0	Х	Х	Х	×	Х	×	V <sub>IL</sub>	VIH	
							CC	DE	
DQ0-DQ7	Data Out	Hi-Z	Hi-Z	Data In	Data Out	Hi-Z	MFG	DEVICE	
		l .			F 4 1		97	85	

X can be VIL or VIH.

#### read/output disable

When the outputs of two or more TMS27C512s or TMS27PC512s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}/V_{PP}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins DQ0 through DQ7.

#### latchup immunity

Latchup immunity on the TMS27C512 and TMS27PC512 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input-output layout approach controls latchup without compromising performance or packing density.

#### power down

Active  $I_{CC}$  supply current can be reduced from 30 mA to 500  $\mu$ A (TTL-level inputs) or 250  $\mu$ A (CMOS-level inputs) by applying a high TTL/CMOS signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

#### erasure (TMS27C512)

Before programming, the TMS27C512 EPROM is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 angstroms). EPROM erasure before programming is necessary to assure that all bits are in the logic high state. Logic lows are programmed into the desired locations. A programmed logic low can be erased only by ultraviolet light. The recommended minimum exposure dose (UV intensity × exposure time) is 15-W·s/cm². A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C512, the window should be covered with an opaque label.



 $<sup>^{\</sup>ddagger}V_{H} = 12 V \pm 0.5 V.$ 

## TMS27C512 524288-BIT UV ERSABLE PROGRAMMABLE TMS27PC512 524288-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS512F - NOVEMBER 1985 - REVISED JUNE 1995

#### initializing (TMS27PC512)

The one-time programmable TMS27PC512 PROM is provided with all bits in the logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into a PROM cannot be erased.

#### **SNAP! Pulse programming**

The 512K EPROM and OTP PROM are programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which programs in a nominal time of seven seconds. Actual programming time varies as a function of the programmer used.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds (µs) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100-µs pulses per byte are provided before a failure is recognized.

The programming mode is achieved with  $\overline{G}/V_{PP} = 13 \text{ V}$ ,  $V_{CC} = 6.5 \text{ V}$ , and  $\overline{E} = V_{|L}$ . Data is presented in parallel (eight bits) on pins DQ0 to DQ7. Once addresses and data are stable,  $\overline{E}$  is pulsed.

More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with  $V_{CC} = 5 \text{ V}$ ,  $\overline{G}/V_{PP} = V_{IL}$ , and  $\overline{E} = V_{IL}$ .

#### program inhibit

Programming can be inhibited by maintaining a high level input on the Epin.

#### program verify

Programmed bits can be verified when  $\overline{G}/V_{PP}$  and  $\overline{E} = V_{II}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to  $12 \text{ V} \pm 0.5 \text{ V}$ . Two identifier bytes are accessed by A0; i.e.,  $A0 = V_{IL}$  accesses the manufacturer code, which is output on DQ0–DQ7;  $A0 = V_{IH}$  accesses the device code, which is output on DQ0–DQ7. All other addresses must be held at  $V_{IL}$ . The manufacturer code for these devices is 97, and the device code is 85.





Figure 1. SNAP! Pulse Programming Flowchart

#### TMS27C512 524288-BIT UV ERSABLE PROGRAMMABLE TMS27PC512 524288-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS512F - NOVEMBER 1985 - REVISED JUNE 1995

#### logic symbols†



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for J and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) <sup>‡</sup>
Supply voltage range, V <sub>CC</sub> (see Note 1)
Supply voltage range, Vpp
Input voltage range (see Note 1): All inputs except A9
A9 –0.6 V to 13.5 V
Output voltage range (see Note 1)
Operating free-air temperature range ('27C512JL and JL4, '27PC512NL and NL4,
FML and FML4, DDL and DDL4) 0°C to 70°C
Operating free-air temperature range ('27C512 JE and JE4, '27PC512 NE and NE4,
FME and FME4, DDE and DDE4)40°C to 85°C
Storage temperature range, T <sub>strt</sub>

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to GND.

TEXAS INSTRUMENTS

#### TMS27C512 524288-BIT UV ERSABLE PROGRAMMABLE TMS27PC512 524288-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS512F - NOVEMBER 1985 - REVISED JUNE 1995

#### recommended operating conditions

				MIN	NOM	MAX	UNIT
Voo	Cupalityaltage	Rea	ad mode (see Note 2)	4.5	5	5.5	V
Vcc	Supply voltage	SN	AP! Pulse programming algorithm	6.25	6.5	6.75	<b>V</b>
G/V <sub>PP</sub>	Supply voltage	SN	API Pulse programming algorithm	12.75	13	13.25	V
V <sub>IH</sub> High-level dc input v	High lovel de input velte	~~	TTL	2		V <sub>CC</sub> +1	v
	nign-ievei dc input voitage		CMOS	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +1	Y .
V.	Low-level dc input voltag	πL		- 0.5		0.8	v
VIL	Low-level dc input voitag	je.	CMOS	- 0.5		0.2	<b>V</b>
<sup>T</sup> A	Operating free-air temperature		TMS27C512JL, JL4 TMS27PC512NL, NL4, FML, FML4, DDL, DDL4	0		70	°C
TA	Operating free-air temperature		TMS27C512JE, JE4 TMS27PC512NE, NE4, FME, FME4, DDE, DDE4	- 40		85	°C

NOTE 2: V<sub>CC</sub> must be applied before or at the same time as  $\overline{G}$ /V<sub>PP</sub> and removed after or at the same time as  $\overline{G}$ /V<sub>PP</sub>. The device must not be inserted into or removed from the board when V<sub>PP</sub> or V<sub>CC</sub> is applied.

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST CONDITIONS	MIN TYPT	MAX	UNIT
V	High-level dc output voltage		I <sub>OH</sub> = - 2.5 mA	3.5		V
VOH	VOH Trigit-level de output voitage		IOH = - 20 μA	V <sub>CC</sub> - 0.1		<b>v</b>
VOL Low-level dc output voltage		I <sub>OL</sub> = 2.1 mA		0.4	V	
		I <sub>OL</sub> = 20 μA	0.1			
l <sub>l</sub>	Input current (leakage)		V <sub>I</sub> = 0 V to 5.5 V		±1	μΑ
Ю	Output current (leakage)		V <sub>O</sub> = 0 V to V <sub>CC</sub>		±1	μΑ
lpp	G/Vpp supply current (during p	orogram pulse)	G/Vpp = 13 V	35	50	mA
	Very growth growers (standing)	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>	250	500	
ICC1	VCC supply current (standby) CMOS-input level		V <sub>CC</sub> = 5.5 V, E = V <sub>CC</sub>	100	250	μА
ICC2	V <sub>CC</sub> supply current (active)		V <sub>CC</sub> = 5.5 V, $\overline{E}$ = V <sub>IL</sub> , t <sub>cycle</sub> = minimum cycle time, outputs open	15	30	mA

## capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 $\rm MHz^{\ddagger}$

	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
CI	Input capacitance	V <sub>I</sub> = 0 V,	f = 1 MHz		6	10	pF
СО	Output capacitance	V <sub>O</sub> = 0 V,	f = 1 MHz		10	14	pF
C <sub>G/VPP</sub>	G/Vpp input capacitance	$\overline{G}/V_{PP} = 0 V$	f = 1 MHz		20	25	pF

<sup>†</sup> Typical values are at TA = 25°C and nominal voltages.

<sup>‡</sup> Capacitance measurements are made on a sample basis only.

#### TMS27C512 524288-BIT UV ERSABLE PROGRAMMABLE TMS27PC512 524288-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS512F - NOVEMBER 1985 - REVISED JUNE 1995

#### switching characteristics over recommended ranges of operating conditions

	PARAMETER	TEST CONDITIONS (SEE NOTES 3 AND 4)	'27C5 '27PC		'27C5' '27PC5	UNIT	
		(SEE NOTES 3 AND 4)	MIN	MAX	MIN	MAX	
ta(A)	Access time from address	,		100		120	ns
ta(E)	Access time from chip enable	C <sub>L</sub> = 100 pF,		100		120	ns
ten(G)	Output enable time from G/Vpp	1 Series 74 TTL Load,		55		55	ns
<sup>t</sup> dis	Output disable time from $\overline{G}/V_{PP}$ or $\overline{E}$ , whichever occurs first $\dagger$	input t <sub>r</sub> ≤ 20 ns, Input t <sub>f</sub> ≤ 20 ns	0	45	0	45	ns
<sup>t</sup> v(A)	Output data valid time after change of address, $\overline{E},$ or $\overline{G}/Vpp,$ whichever occurs first $^{\dagger}$	niput q ≤ 20 fis	0		0		ns

	PARAMETER	TEST CONDITIONS (SEE NOTES 3 AND 4)	'27C5	UNIT	
		(SEE NOTES 3 AND 4)	MIN		MAX
ta(A)	Access time from address			150	ns
ta(E)	Access time from chip enable	C <sub>L</sub> = 100 pF,		150	ns
t <sub>en(G)</sub>	Output enable time from G/Vpp	1 Series 74 TTL Load,		75	ns
<sup>t</sup> dis	Output disable time from $\overline{G}/V_{PP}$ or $\overline{E}$ , whichever occurs first $\dagger$	input t <sub>r</sub> ≤ 20 ns,	0	60	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E},$ or $\overline{G}/V_{PP}$ whichever occurs first $\!$	input t <sub>i</sub> ≤ 20 ns	0		ns

	PARAMETER	TEST CONDITIONS (SEE NOTES 3 AND 4)	'27C5		'27C5 '27PC5	UNIT	
		(SEE NOTES 3 AND 4)	MIN				
ta(A)	Access time from address			200		250	ns
ta(E)	Access time from chip enable	C <sub>L</sub> = 100 pF,		200		250	ns
ten(G)	Output enable time from G/Vpp	1 Series 74 TTL Load,		75		100	ns
<sup>t</sup> dis	Output disable time from $\overline{G}/V_{PP}$ or $\overline{E}$ , whichever occurs first $\dagger$	Input t <sub>r</sub> ≤ 20 ns,	0	60	0	60	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E},$ or $\overline{G}/V_{PP}$ whichever occurs first $\overline{I}$	input t <sub>f</sub> ≤ 20 ns	0		0		ns

<sup>†</sup> Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

## switching characteristics for programming: $V_{CC}$ = 6.50 V and $\overline{G}/V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C (see Note 3)

	PARAMETER	MIN	MAX	UNIT
tdis(G)	Disable time, output from G/Vpp	0	. 130	ns

NOTES: 3. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (Reference page 10.)

4. Common test conditions apply for tdis except during programming.

# TMS27C512 524288-BIT UV ERSABLE PROGRAMMABLE TMS27PC512 524288-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS512F - NOVEMBER 1985 - REVISED JUNE 1995

recommended timing requirements for programming:  $V_{CC}$  = 6.50 V and  $\overline{G}/V_{PP}$  = 13 V (SNAP! Pulse),  $T_A$  = 25°C (see Note 3)

			1.1			MIN	TYP	MAX	UNIT
tw(IPGM)	Pulse duration, initial program	1,44.				95	100	105	μs
t <sub>su(A)</sub>	Setup time, address					2			μs
t <sub>su(D)</sub>	Setup time, data					2			μs
t <sub>su(VPP</sub>	Setup time, G/Vpp	:				2			μs
t <sub>su(VCC)</sub>	Setup time, V <sub>CC</sub>					2			μs
t <sub>h(A)</sub>	Hold time, address			1,545		 0			μs
t <sub>h(D)</sub>	Hold time, data					 2			μs
t <sub>h</sub> (VPP)	Hold time, G/Vpp					2			μs
t <sub>rec(PG)</sub>	Recovery time, G/Vpp					 2			μs
<sup>t</sup> EHD	Data valid from E low							1	μs
t <sub>r(PG)G</sub>	Rise time, G/Vpp					50			ns

NOTE 3. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (Reference below.)

#### PARAMETER MEASUREMENT INFORMATION





Figure 2. AC Testing Output Load Circuit

#### AC testing input/output wave forms



A.C. testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.

SMLS512F - NOVEMBER 1985 - REVISED JUNE 1995

#### PARAMETER MEASUREMENT INFORMATION





Figure 3. Read-Cycle Timing



 $<sup>\</sup>dagger\,t_{dis(G)}$  is a characteristic of the device but must be accommodated by the programmer.

Figure 4. Program-Cycle Timing (SNAP! Pulse Programming)




<sup>‡ 13-</sup>V G/VPP and 6.5-V VCC for SNAP! Pulse programming.

# TMS27C512 524288-BIT UV ERSABLE PROGRAMMABLE TMS27PC512 524288-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS512F - NOVEMBER 1985 - REVISED JUNE 1995

#### device symbolization

This data sheet is applicable to all TI TMS27C512 CMOS EPROMs and TMS27PC512 CMOS OTP PROMs with the data sheet revision code "B" as shown below.



SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995

- Organization . . . 128K × 8
- Single 5-V Power Supply
- Operationally Compatible With Existing Megabit EPROMs
- Industry Standard 32-Pin Dual-In-line Package, 32-Lead Plastic Leaded Chip Carrier, and 32-Lead Thin Small-Outline Package
- All inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time

 $V_{CC} \pm 10\%$ '27C010A-10 100 ns '27C/PC010A-12 120 ns '27C/PC010A-15 150 ne '27C/PC010A-20 200 ns


- 8-Bit Output For Use in Microprocessor-Based Systems
- Very High-Speed SNAP! Pulse **Programming**
- Power-Saving CMOS Technology
- 3-State Output Buffers
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Pins
- No Pullup Resistors Required
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active . . . 165 mW Worst Case
  - Standby . . . 0.55 mW Worst Case (CMOS-Input Levels)
- PEP4 Version Available With 168-Hour **Burn-In and Choices of Operating Temperature Ranges**

#### description


The TMS27C010A series are 1048576-bit, ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC010A series are 1048576-bit, one-time electrically programmable read-only memories.

#### J AND N PACKAGES (TOP VIEW)



#### **FM PACKAGE** (TOP VIEW)



	PIN NOMENCLATURE
A0-A16	Address Inputs
DQ0-DQ7	Inputs (programming)/Outputs
E	Chip Enable
G	Output Enable
GND	Ground
NC	No Internal Connection
PGM	Program
VCC	5-V Power Supply
VPP	13-V Power Supply †

<sup>†</sup> Only in program mode



SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995

#### TMS27PC010A...DD PACKAGE<sup>†</sup> (TOP VIEW) A11 0 32 ٦Ġ **A9** 2 31 ] A10 Œ **A8** 3 30 A13 29 DQ7 A14 5 28 DQ6 NC DQ5 6 27 PMG DQ4 26 Vcc 8 25 DQ3 $V_{PP}$ 9 24 ]v<sub>ss</sub> DQ2 A16 23 10 A15 22 DQ1 11 A12 12 21 **A7** 13 20 ] A0 **A6** 14 19 ] A1 **A5** 15 18 **A2 A4** 16 ] A3 17 TMS27PC010A... DU PACKAGET **REVERSE PINOUT** (TOP VIEW) Ğ $\nabla$ 32 A11 A10 2 Α9 31 E 3 30 **A8** DQ7 4 29 A13 DQ6 A14 5 28 DQ5 6 27 NC **PGM** DQ4 7 26 DQ3 8 25 Vcc 24 $V_{PP}$ V<sub>22</sub> DQ2 23 10 A16 DQ1 11 22 A15 DQ0 12 21 A12 A0 13 A7 20 **A1** 14 19 A6

**A5** 

A4

18

17

A2

АЗ

15

16

<sup>†</sup> The packages shown are for pinout reference only.

SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995

#### description (continued)

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pullup resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The TMS27C010A EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27C010A is also offered with two choices of temperature ranges, 0°C to 70°C (JL suffix) and -40°C to 85°C (JE suffix). The TMS27C010A is also offered with 168-hour burn-in on both temperature ranges (JL4 and JE4 suffix). (See table below.)

The TMS27PC010A OTP PROM is offered in a dual-in-line plastic package (N suffix), a 32-pin, plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FM suffix), and a 32-lead TSOP package (DD and DU suffixes). The TMS27PC010A is offered with two choices of temperature ranges, 0°C to 70°C (NL, FML, DDL, and DUL suffixes) and – 40°C to 85°C (NE, FME, DDE, and DUE suffixes). (See table below.)

EPROM AND OTP PROM	TEMPERAT	R OPERATING URE RANGES EP4 BURN-IN	168 HOU	FOR PEP4 R BURN-IN TURE RANGES
	0°C to 70°C	- 40°C to 85°C	0°C to 70°C	- 40°C to 85°C
TMS27C010A-xxx	JL	JE	JL4	JE4
	NL	NE	NL4	NE4
TMS27PC010A-xxx	FML	FME	FML4	FME4
IMS2/PCUTUA-XXX	DDL	DDE		
	DUL	DUE		

These EPROMs and OTP PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 13-V supply is needed for programming. All programming signals are TTL level. These devices are programmable using the SNAP! Pulse programming algorithm. The SNAP! Pulse programming algorithm uses a  $V_{PP}$  of 13 V and a  $V_{CC}$  of 6.5 V for a nominal programming time of thirteen seconds. For programming outside the system, existing EPROM programmers can be used. Locations can be programmed singly, in blocks, or at random.

SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995

#### operation

The seven modes of operation are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for V<sub>PP</sub> during programming (13 V for SNAP! Pulse), and 12 V on A9 for signature mode.

				MODE				
FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT	SIGNATU	RE MODE
Ē	V <sub>IL</sub>	VIL	VIH	VIL	V <sub>IL</sub>	VIH	V	IL
G	٧ <sub>IL</sub>	VIH	X	VIH	V <sub>IL</sub>	X	٧	IL
PGM	X	Х	X	VIL	VIH	X	<b>)</b>	<b>(</b>
VPP	Vcc	Vcc	Vcc	V <sub>PP</sub>	Vpp	Vpp	٧(	C
Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	V(	C
A9	Х	X	×	х	Х	X	v <sub>H</sub> ‡	VH <sup>‡</sup>
A0	Х	Х	×	Х	Х	X	V <sub>IL</sub>	V <sub>IH</sub>
						×.	CO	DE
DQ0-DQ7	Data Out	Hi-Z	Hi-Z	Data In	Data Out	Hi-Z	MFG	DEVICE
							97	D6

<sup>†</sup> X can be VIL or VIH.

#### read/output disable

When the outputs of two or more TMS27C010As or TMS27PC010As are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high level signal to one of these pins.

#### latchup immunity

Latchup immunity on the TMS27C010A and TMS27PC010A is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.

#### power down

Active  $I_{CC}$  supply current can be reduced from 30 mA to 500  $\mu$ A by applying a high TTL input on  $\overline{E}$  and to 100  $\mu$ A by applying a high CMOS input on  $\overline{E}$ . In this mode all outputs are in the high-impedance state.

#### erasure (TMS27C010A)

Before programming, the TMS27C010A EPROM is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity x exposure time) is 15-W·s/cm². A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C010A, the window should be covered with an opaque label. After erasure (all bits in logic high state), logic lows are programmed into the desired locations. A programmed low can be erased only by ultraviolet light.

#### initializing (TMS27PC010A)

The one-time programmable TMS27PC010A PROM is provided with all bits in the logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into an OTP PROM cannot be erased.



 $<sup>^{\</sup>ddagger}V_{H} = 12 V \pm 0.5 V.$ 

SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995

#### **SNAP!** Pulse programming

The TMS27C010A and TMS27PC010A are programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which programs in a nominal time of thirteen seconds. Actual programming time varies as a function of the programmer used.

The SNAPI Pulse programming algorithm uses an initial pulse of 100 microseconds (µs) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100-µs pulses per byte are provided before a failure is recognized.

The programming mode is achieved when  $V_{PP} = 13 \text{ V}$ ,  $V_{CC} = 6.5 \text{ V}$ ,  $\overline{E} = V_{IL}$ ,  $\overline{G} = \underline{V_{IH}}$ . Data is presented in parallel (eight bits) on pins DQ0 through DQ7. Once addresses and data are stable,  $\overline{PGM}$  is pulsed low.

More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5 \text{ V} \pm 10\%$ .

#### program inhibit

Programming can be inhibited by maintaining a high level input on the  $\overline{E}$  or  $\overline{PGM}$  pins.

#### program verify

Programmed bits can be verified with  $V_{PP} = 13 \text{ V}$  when  $\overline{G} = V_{IL}$ ,  $\overline{E} = V_{IL}$ , and  $\overline{PGM} = V_{IH}$ .

SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995




Figure 1. SNAP! Pulse Programming Flowchart



SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995


#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 26) is forced to 12 V. Two identifier bytes are accessed by toggling A0. All addresses must be held low. The signature code for these devices is 97D6. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code D6 (Hex), as shown by the signature mode table below.

IDENTIFIER†	PINS										
IDENTIFIEN.	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX	
MANUFACTURER CODE	VIL	1	0	0	1	0	1	1	1	97	
DEVICE CODE	VIH	1	1	0	1	0	1	1	0	D6	

TE = G = VIL, A1 - A8 = VIL, A9 = VH, A10-A16 = VIL, VPP = VCC.

#### logic symbol‡



<sup>‡</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. J package illustrated.

#### TMS27C010A 1048576-BIT UV ERASABLE PROGRAMMABLE TMS27PC010A 1048576-BIT PROGRAMMABLE READ-ONLY MEMORY SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995

absolute maximum ratings over operating free-air temperature range (unless oth	erwise noted)†
Supply voltage range, V <sub>CC</sub> (see Note 1)	0.6 V to 7 V
Supply voltage range, VPP	0.6 V to 14 V
Input voltage range, All inputs except A9	0.6 V to V <sub>CC</sub> + 1 V
A9	0.6 V to 13.5 V
Output voltage range, with respect to V <sub>SS</sub> (see Note 1)	0.6 V to V <sub>CC</sub> + 1 V
Operating free-air temperature range ('27C010AJL and JL4,	
'27PC010ANL, FML, DDL, and DUL)	0°C to 70°C
Operating free-air temperature range ('27C010AJE and JE4,	
'27PC010ANE, FME, DDE, and DUE)	40°C to 85°C
Storage temperature range, T <sub>stg</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to GND.

#### recommended operating conditions

				'27C01 '27C01 '27C01 '27C01	UNIT		
				MIN	TYP	MAX	
	Supply	Read mode (see Note 2)		4.5	5	5.5	V
VCC	voltage	SNAP! Pulse programming algo	orithm	6.25	6.5	6.75	V
· · ·	Supply	Read mode (see Note 3)		V <sub>CC</sub> -0.6	Vcc	VCC+0.6	V
VPP	voltage	SNAP! Pulse programming algo	orithm	12.75	13	13.25	V
	I link lavel d	- ii	TTL	2		V <sub>CC</sub> +0.5	v
VIH	riign-ievei a	c input voltage	CMOS	V <sub>CC</sub> -0.2		VCC+0.5	
.,	1 1 1 -1 -		TTL	- 0.5		0.8	v
VIL	Low-level ac	c input voltage	CMOS	- 0.5		GND+0.2	' '
TA	Operating from	ee-air temperature	'27C010AJL,JL4 '27PC010ANL, FML, DDL, DUL	0	-	70	°C
TA	Operating fr	ee-air temperature	'27C010AJE,JE4 '27PC010ANE, FME, DDE, DUE	- 40		85	°C

NOTES: 2. V<sub>CC</sub> must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or Vcc is applied.

3. During programming, Vpp must be maintained at 13 V  $\pm$  0.25 V.

SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V	High level de entre de colores		l <sub>OH</sub> = -20 μA	V <sub>CC</sub> -0.2		V
VOH	High-level dc output voltage		I <sub>OH</sub> = -2.5 mA	3.5		٧
V	Love lovel de cutout vettere		I <sub>OL</sub> = 2.1 mA		0.4	· V
VOL	Low-level dc output voltage	·	I <sub>OL</sub> = 20 μA		0.1	V
1 <sub> </sub>	Input current (leakage)		V <sub>I</sub> = 0 V to 5.5 V		±1	μΑ
Ю	Output current (leakage)		V <sub>O</sub> = 0 V to V <sub>CC</sub>		±1	μΑ
IPP1	Vpp supply current		Vpp = V <sub>CC</sub> = 5.5 V		10	μΑ
IPP2	Vpp supply current (during program	pulse)	Vpp = 13 V		- 50	mA
	Management (standby)	TTL-input level	V <sub>CC</sub> = 5.5 V, <u>E</u> = V <sub>IH</sub>	500		
ICC1	V <sub>CC</sub> supply current (standby)	CMOS-input level	$V_{CC} = 5.5 \text{ V},  \overline{E} = V_{CC} \pm 0.2 \text{ V}$		100	μΑ
lCC2	VCC supply current (active) (output	open)	V <sub>CC</sub> = 5.5 V, E = V <sub>IL</sub> t <sub>cycle</sub> = minimum cycle time <sup>†</sup> , outputs open		30	mA

<sup>†</sup> Minimum cycle time = maximum access time.

## capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1~\mathrm{MHz^{\ddagger}}$

	PARAMETER	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
CI	Input capacitance	$V_{\parallel} = 0 \text{ V},  f = 1 \text{ MHz}$		4	8	pF
Co	Output capacitance	V <sub>O</sub> = 0 V, f = 1 MHz		6	10	pF

<sup>‡</sup> Capacitance measurements are made on sample basis only.

#### switching characteristics over recommended ranges of operating conditions (see Notes 4 and 5)

PARAMETER		TEST CONDITIONS	'27C010A-10		'27C010A-12 '27PC010A-12		'27C010A-15 '27PC010A-15		'27C010A-20 '27PC010A-20		UNIT
		CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			100		120		150		200	ns
ta(E)	Access time from chip enable			100		120		150		200	ns
ten(G)	Output enable time from $\overline{G}$	CL = 100 pF, 1 Series 74		55		55		75		75	ns
<sup>t</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $\overline{\ }$	TTL load, Input t <sub>f</sub> ≤ 20 ns,	0	50	0	50	0	60	0	60	ns
<sup>t</sup> v(A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first $\P$	Input t <sub>f</sub> ≤ 20 ns	0		0		0		0		ns

<sup>¶</sup> Value calculated from 0.5-V delta to measured output level.

NOTES: 4. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low (reference AC testing waveform).

5. Common test conditions apply for tdis except during programming.



<sup>§</sup> All typical values are at T<sub>A</sub> = 25°C and nominal voltages.

#### TMS27C010A 1048576-BIT UV ERASABLE PROGRAMMABLE TMS27PC010A 1048576-BIT PROGRAMMABLE READ-ONLY MEMORY SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995

#### switching characteristics for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C (see Note 4)

	PARAMETER	MIN	MAX	UNIT
tdis(G)	Disable time, output disable time from $\overline{G}$	0	130	ns
ten(G)	Enable time, output enable time from $\overline{\mathbf{G}}$		150	ns


## recommended timing requirements for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C, (see Note 4)

			MIN	TYP	MAX	UNIT
tw(PGM)	Pulse duration, program	SNAP! Pulse programming algorithm	95	100	105	μs
<sup>t</sup> su(A)	Setup time, address		2			μs
t <sub>su(E)</sub>	Setup time, E	A VIII TO THE TOTAL TO THE TOTAL TOTAL TO THE TOTAL TO	2			μs
t <sub>su(G)</sub>	Setup time, G		2			μs
<sup>t</sup> su(D)	Setup time, data		2			μs
t <sub>su(VPP)</sub>	Setup time, Vpp		2		4.4	μs
t <sub>su(VCC)</sub>	Setup time, V <sub>CC</sub>		. 2			μs
t <sub>h(A)</sub>	Hold time, address		0			μs
<sup>t</sup> h(D)	Hold time, data		2			μs

NOTE 4: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low (reference AC testing waveform).

SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995


#### PARAMETER MEASUREMENT INFORMATION



NOTE A: CL includes probe and fixture capacitance.

Figure 2. AC Test Output Load Circuit

#### AC testing input/output wave forms



AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.





Figure 3. Read-Cycle Timing

#### PROGRAMMING INFORMATION



 $<sup>\</sup>dagger t_{dis(G)}$  and  $t_{en(G)}$  are characteristics of the device but must be accommodated by the programmer.

Figure 4. Program-Cycle Timing (SNAP! Pulse Programming)

<sup>‡ 13-</sup>V VPP and 6.5-V VCC for SNAP! Pulse programming.

SMLS310C - NOVEMBER 1990 - REVISED JUNE 1995

J PACKAGE

- Wide-Word Organization . . . 64K × 16
- Single 5-V Power Supply
- Operationally Compatible With Existing Megabit EPROMs
- 40-Pin Dual-in-Line Package and 44-Lead Plastic Leaded Chip Carrier
- All Inputs/Outputs Fully TTL Compatible
- ±10% V<sub>CC</sub> Tolerance
- Max Access/Min Cycle Time


'27C210A-10 100 ns '27C/PC210A-12 120 ns '27C/PC210A-15 150 ns '27C/PC210A-20 200 ns '27C/PC210A-25 250 ns

- 16-Bit Output For Use in Microprocessor-Based Systems
- Very High-Speed SNAP! Pulse Programming
- Power-Saving CMOS Technology
- 3-State Output Buffers
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Pins
- No Pullup Resistors Required
- Low Power Dissipation
  - Active . . . 275 mW Worst Case
  - Standby . . . 0.55 mW Worst Case (CMOS-Input Levels)
- PEP4 Version Available With 168-Hour Burn-In and Choices of Operating Temperature Ranges


#### description

The TMS27C210A series are 1048576-bit, ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC210A series are 1048576-bit, one-time electrically programmable read-only memories.



#### FN PACKAGE (TOP VIEW)



# PIN NOMENCLATURE A0-A15 Address Inputs DQ0-DQ15 Inputs (programming) / Outputs E Chip Enable G Output Enable GND Ground NC No Internal Connection PGM Program VCC 5-V Power Supply

13-V Power Supply<sup>‡</sup>

VPP



<sup>†</sup> Pins 11 and 30 must be connected externally to ground.

<sup>‡</sup> Only in program mode.

SMLS310C - NOVEMBER 1990 - REVISED JUNE 1995

#### description (continued)

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The TMS27C210A EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27C210A is also offered with two choices of temperature ranges, 0°C to 70°C (JL suffix) and – 40°C to 85°C (JE suffix). The TMS27C210A is also offered with 168-hour burn-in on both temperature ranges (JL4 and JE4 suffixes).

The TMS27PC210A OTP PROM is offered in a 44-pin plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FN suffix). The TMS27PC210A is offered with two choices of temperature ranges, 0°C to 70°C (FNL suffix) and -40°C to 85°C (FNE suffix). The TMS27PC210A is also offered with 168 hour burn-in on both temperature ranges (FNL4 and FNE4 suffixes). (See table below.)

EPROM AND OTP PROM	TEMPERATU	OPERATING JRE RANGES EP4 BURN-IN	SUFFIX FOR PEP4 168 HOUR BURN-IN VS TEMPERATURE RANGES			
	0°C to 70°C	- 40°C to 85°C	0°C to 70°C	- 40°C to 85°C		
TMS27C210A-xx	JL	JE	JL4	JE4		
TMS27PC210A-xx	FNL	FNE	FNL4	FNE4		

These EPROMs and OTP PROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor based systems. One other (13 V) supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used.

#### operation

The seven modes of operation for the TMS27C210A and TMS27PC210A are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for V<sub>PP</sub> during programming (13 V), and 12 V on A9 for signature mode.

				MODE	•			
FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT	SIGNATU	RE MODE
Ē	VIL	VIL	VIH	V <sub>IL</sub>	٧ <sub>IL</sub>	VIH	V	L
G	۷ <sub>IL</sub>	VIH	Х	VIH	VIL	Х	٧	L
PGM	X	X	X	V <sub>IL</sub>	VIH	X	>	(
VPP	Vcc	Vcc	Vcc	VPP	Vpp	VPP	Vo	C
VCC	Vcc	Vcc	Vcc	Vcc	Vcc	VCC	۷ر	C
A9	X	Х	Х	X	Х	Х	V <sub>H</sub> ‡	V <sub>H</sub> ‡
Α0	X	Х	Х	X	Х	Х	VIL	VIH
							CO	DE
DQ0-DQ15	Data Out	Hi-Z	Hi-Z	Data In	Data Out	Hi-Z	MFG	DEVICE
	4						97	AB

TX can be VIL or VIH.



 $<sup>^{\</sup>ddagger}$  V<sub>H</sub> = 12 V ± 0.5 V.

SMLS310C - NOVEMBER 1990 - REVISED JUNE 1995

#### read/output disable

When the outputs of two or more TMS27C210As or TMS27PC210As are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a single device, a low level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high level signal to one of these pins.

#### latchup immunity

Latchup immunity on the TMS27C210A and TMS27PC210A is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001, "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family", available through TI Sales Offices.

#### power down

Active  $I_{CC}$  supply current can be reduced from 50 mA to 500  $\mu$ A by applying a high TTL input on  $\overline{E}$  and to 100  $\mu$ A by applying a high CMOS input on  $\overline{E}$ . In this mode all outputs are in the high-impedance state.

#### erasure (TMS27C210A)

Before programming, the TMS27C210A is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity × exposure time) is 15-W•s/cm². A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C210A the window should be covered with an opaque label.

#### initializing (TMS27PC210A)

The one-time programmable TMS27PC210A PROM is provided with all bits in the logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into an OTP PROM cannot be erased.

#### SNAP! Pulse programming

The TMS27C210A and TMS27PC210A are programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which can program in a nominal time of seven seconds. Actual programming time varies as a function of the programmer used.

The SNAP! Pulse programming algorithm uses an initial pulse of 100 microseconds (μs) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100-μs pulses per byte are provided before a failure is recognized.

The programming mode is achieved when  $V_{PP} = 13 \text{ V}$ ,  $V_{CC} = 6.5 \text{ V}$ ,  $\overline{E} = V_{IL}$ .  $\overline{G} = V_{IH}$ . Data is presented in parallel (16 bits) on pins DQ0 through DQ15. Once addresses and data are stable,  $\overline{PGM}$  is pulsed low.

More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5 \text{ V} \pm 10\%$ .



#### TMS27C210A 1048576-BIT UV ERASABLE PROGRAMMABLE TMS27PC210A 1048576-BIT PROGRAMMABLE READ-ONLY MEMORY SMLS310C - NOVEMBER 1990 - REVISED JUNE 1995

#### program inhibit

Programming can be inhibited by maintaining a high level input on the E or PGM pins.

#### program verify

Programmed bits can be verified with  $V_{PP} = 13 \text{ V}$  when  $\overline{G} = V_{II}$ ,  $\overline{E} = V_{II}$ , and  $\overline{PGM} = V_{IH}$ 

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to 12 V. Two identifier bytes are accessed by toggling A0. DQ0-DQ7 contain the valid codes. All other addresses must be held low. The signature code for these devices is 97AB. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code AB (Hex), as shown by the signature mode table below.

IDENTIFIER <sup>†</sup>		PINS								
IDENTIFIER:	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
MANUFACTURER CODE	VIL	1 .	0	0	1	0	1	1	1	97
DEVICE CODE	VIH	-1	0	1	0	1	0	1	1	AB

TE = G = VIL, A9 = VH, A1 - A8 = VIL, A10-A15 = VIL, VPP = VCC, PGM = VIH or VIL.





Figure 1. SNAP! Pulse Programming Flowchart

SMLS310C - NOVEMBER 1990 - REVISED JUNE 1995

#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $^{\ddagger}$

Supply voltage range, V <sub>CC</sub> (see Note 1)	0.6 V to / V
Supply voltage range, VPP	0.6 V to 14 V
Input voltage range (see Note 1): All inputs except A9	
A9	0.6 V to 13.5 V
Output voltage range (see Note 1)	$-0.6 \text{ V to V}_{CC} + 1 \text{ V}$
Operating free-air temperature range ('27C210AJL and JL4, '27PC210AFN	L) 0° C to 70°C
Operating free-air temperature range ('27C210AJE and JE4)	– 40° C to 85°C
Storage temperature range, Tota	65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

#### TMS27C210A 1048576-BIT UV ERASABLE PROGRAMMABLE TMS27PC210A 1048576-BIT PROGRAMMABLE READ-ONLY MEMORY SMLS310C - NOVEMBER 1990 - REVISED JUNE 1995

#### recommended operating conditions

			TMS27 TMS27 TMS27 TMS27 TMS27	UNIT				
				MIN	NOM	MAX		
Van	Supply voltage	Read mo	ode (see Note 2)	4.5	5	5.5	V	
VCC	Supply voltage S	SNAP! P	ulse programming algorithm	6.25	6.5	6.75	٧	
V	Read		Read mode		Vcc	V <sub>CC</sub> +0.6	v	
VPP	Supply voltage S	SNAP! P	ulse programming algorithm	12.75	13	13.25		
V	High level de level veltege		ΠL	2		V <sub>CC</sub> +0.5	V	
VIH	High-level dc input voltage		CMOS	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +0.5		
	Law law all de law de valle a		ΠL	- 0.5		0.8	٧	
VIL	Low-level dc input voltage		CMOS	- 0.5		GND+0.2	V	
TA	Operating free-air temperature		'27C210AJL, JL4 '27PC210AFNL	0		70	°C	
TA	Operating free-air temperature		'27C210AJE, JE4	- 40		85	°C	

NOTE 2: VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or Vcc is applied.

#### electrical characteristics over recommended ranges of operating conditions

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT	
V -	I the ferral de audust valence		I <sub>OH</sub> = - 20 μA	V <sub>CC</sub> - 0.2		V	
VOH	High-level dc output voltage		IOH = - 2 mA	2.4	2.4		
	Leveleral de cutert veltere	I <sub>OL</sub> = 2.1 mA		0.4	V		
VOL	Low-level dc output voltage		I <sub>OL</sub> = 20 μA		0.1	, , <b>v</b>	
1	Input current (leakage)		V <sub>I</sub> = 0 V to 5.5 V		±1	μА	
Ю	Output current (leakage)		V <sub>O</sub> = 0 V to V <sub>CC</sub>		±1	μΑ	
IPP1	Vpp supply current		Vpp = V <sub>CC</sub> = 5.5 V		10	μΑ	
IPP2	Vpp supply current (during program pulse)		Vpp = 13 V		50	mA	
1	Management (standby)	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>		500	·	
ICC1	VCC supply current (standby)	CMOS-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>CC</sub>		100	μА	
lCC2	V <sub>CC</sub> supply current (active)	V <sub>CC</sub> = 5.5 V, $\overline{E}$ = V <sub>IL</sub> , t <sub>cycle</sub> = minimum cycle time, outputs open†		50	mA		

<sup>†</sup> Minimum cycle time = maximum address access time.

## capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 $\rm MHz^{\ddagger}$

	PARAMETER	-	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
CI	Input capacitance		V <sub>I</sub> = 0 V, f = 1 MHz		8	12	pF
Co	Output capacitance		V <sub>O</sub> = 0 V, f = 1 MHz		12	15	pF

<sup>‡</sup> Capacitance measurements are made on a sample basis only.



<sup>§</sup> Typical values are at TA = 25°C and nominal voltages.

SMLS310C - NOVEMBER 1990 - REVISED JUNE 1995

## switching characteristics over full ranges of recommended operating conditions (see Notes 3 and 4)

ı	PARAMETER	TEST CONDITIONS	'27C210A-10		'27C210A-12 '27PC210A-12		'27C210A-15 '27PC210A-15		'27C210A-20 '27PC210A-20		'27C210A-25 '27PC210A-25		UNIT
		CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			100		120		150		200		250	ns
<sup>t</sup> a(E)	Access time from chip enable			100		120	/	150		200		250	ns
<sup>t</sup> en(G)	Output enable time from G	CL = 100 pF,		55		55		75		75		100	ns
<sup>t</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $\dagger$	1 Series 74 TTL load, Input t <sub>f</sub> ≤ 20 ns, Input t <sub>f</sub> ≤ 20 ns	0	50	0	50	0	60	• 0	60	0	60	ns
<sup>t</sup> v(A)	Output data valid time after change of address, E, or G, whichever occurs first†		0		0		0		0		0		ns

T Value calculated from 0.5 V delta to measured level. This parameter is only sampled and not 100% tested.

NOTES: 3. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (reference AC testing waveform)

4. Common test conditions apply for tdis except during programming.

## switching characteristics for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C (see Note 3)

		PARAMETER	MIN	MAX	UNIT
tdis(G)	Output disable time from $\overline{\mathbf{G}}$		0	100	ns
ten(G)	Output enable time from G			150	ns


## recommended timing requirements for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C, (see Note 3)

				MIN	TYP	MAX	UNIT
tw(PGM)	Pulse duration, program	 SNAP! Pulse p	rogramming algorithm	95	100	105	μs
t <sub>su(A)</sub>	Setup time, address			2			μs
t <sub>su(E)</sub>	Setup time, E			2			μs
t <sub>su(G)</sub>	Setup time, G			2			μs
t <sub>su(D)</sub>	Setup time, data			2			μs
t <sub>su(VPP)</sub>	Setup time, Vpp			2			μs
tsu(VCC)	Setup time, V <sub>CC</sub>		The second secon	2			μs
<sup>t</sup> h(A)	Hold time, address			0			μs
th(D)	Hold time, data			2	- 1		μs

NOTE 3: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (reference AC testing waveform)

SMLS310C - NOVEMBER 1990 - REVISED JUNE 1995


#### PARAMETER MEASUREMENT INFORMATION



NOTE A: CL includes probe and fixture capacitance.

Figure 2. AC Testing Output Load Circuit

#### AC testing input/output wave forms



AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.





Figure 3. Read-Cycle Timing

#### PROGRAMMING INFORMATION



 $<sup>^\</sup>dagger$  t<sub>dis(G)</sub> and t<sub>en(G)</sub> are characteristics of the device but must be accommodated by the programmer.  $^\ddagger$  13-V Vpp and 6.5-V V<sub>CC</sub> for SNAP! Pulse programming.

Figure 4. Program-Cycle Timing (SNAP! Pulse Programming)

# TMS27C020 2097152-BIT UV ERASABLE PROGRAMMABLE TMS27PC020 2097152-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995

- Organization . . . 256K × 8
- Single 5-V Power Supply
- Operationally Compatible With Existing Megabit EPROMs
- Industry Standard 32-Pin Dual-In-line Package and 32-Lead Plastic Leaded Chip Carrier
- All Inputs/Outputs Fully TTL Compatible
- ±10% V<sub>CC</sub> Tolerance
- Max Access/Min Cycle Time
   V<sub>CC</sub> ± 10%

'27C/PC020-12 120 ns '27C/PC020-15 150 ns '27C/PC020-20 200 ns '27C/PC020-25 250 ns


- 8-Bit Output For Use in Microprocessor-Based Systems
- Very High-Speed SNAP! Pulse Programming
- Power Saving CMOS Technology
- 3-State Output Buffers
- 400 mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Pins
- No Pullup Resistors Required
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active . . . 165 mW Worst Case
  - Standby . . . 0.55 mW Worst Case (CMOS-input Levels)
- PEP4 Version Available With 168-Hour Burn-In, and Choices of Operating Temperature Ranges


#### description

The TMS27C020 series are 2097152-bit, ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC020 series are one-time electrically programmable read-only memories.

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pullup resistors. Each output can drive one Series 74 TTL circuit without external resistors.





PIN NOMENCLATURE										
PIN NUMENCLATURE										
A0-A17 Address Inputs										
DQ0-DQ7	Inputs (programming) / Outputs									
Ē	Chip Enable									
G	Output Enable									
GND	Ground									
PGM	Program									
Vcc	5-V Power Supply									
VPP	13-V Power Supply‡									

<sup>†</sup> The ADVANCE INFORMATION notice applies to this package. ‡ Only in program mode.

PRODUCTION DATA information is current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

#### TMS27C020 2097152-BIT UV ERASABLE PROGRAMMABLE TMS27PC020 2097152-BIT PROGRAMMABLE

READ-ONLY MEMORY

SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995

#### description (continued)

The TMS27C020 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15.2-mm (600-mil) centers. The TMS27C020 is also offered with two choices of temperature ranges of 0° to 70°C (JL suffix) and - 40°C to 85°C (JE suffix). The TMS27C020 is also offered with 168-hour burn-in on both temperature ranges (JL4 and JE4 suffixes). (See table below.)

The TMS27PC020 is offered in a 32-lead plastic leaded chip carrier using 1,25 mm (50 mil) lead spacing (FM suffix). The TMS27PC020 is offered with a temperature range of 0°C to 70°C.

EPROM		ATING TEMPERATURE OUT PEP4 BURN-IN	SUFFIX FOR PEP4 168 HR. BURN-II VS. TEMPERATURE RANGES		
· ·	0°C to 70°C	- 40°C to 85°C	0°C to 70°C	- 40°C to 85°C	
TMS27C020-XXX	JL	JE	JL4	JE4	
TMS27PC020-XXX	27PC020-XXX FML				

These EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (13 V) supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used.

#### operation

The seven modes of operation for the TMS27C020 and TMS27PC020 are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (13 V), and VH (12 V) on A9 for the signature mode.

			. "	MODE				
FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	RIFY PROGRAM SIGNAT		RE MODE
E	V <sub>IL</sub>	V <sub>IL</sub>	VIH	V <sub>IL</sub>	VIL	VIH	V	'IL
G	VIL	V <sub>IH</sub>	×	VIH	VIL	X	V	'IL
PGM	Х	X	х	VIL	VIH	X		X
Vpp	Vcc	Vcc	Vcc	V <sub>PP</sub>	Vpp	Vpp	V	CC
Vcc	VCC	VCC	Vcc	Vcc	Vcc	VCC	V	CC
A9	: X	Х	X	Х	Х	X	V <sub>H</sub> ‡	V <sub>H</sub> ‡
A0	Х	Х	Х	Х	Х	X	VIL	ViH
							CC	DE
DQ0-DQ7	Data Out	Hi-Z	Hi-Z	Data In	Data Out	Hi-Z	MFG	DEVICE
							97	32

TX can be VIL or VIH

#### read/output disable

When the outputs of two or more TMS27C020s or TMS27PC020s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a single device, a low level signal is applied to the E and G pins. All other devices in the circuit should have their outputs disabled by applying a high level signal to one of these pins.

#### latchup immunity

Latchup immunity on the TMS27C020 and TMS72PC020 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.



 $V_{H} = 12 V \pm 0.5 V$ 

#### TMS27C020 2097152-BIT UV ERASABLE PROGRAMMABLE TMS27PC020 2097152-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995

#### power down

Active  $I_{CC}$  supply current can be reduced from 30 mA to 500  $\mu$ A by applying a high TTL input on  $\overline{E}$  and to 100  $\mu$ A by applying a high CMOS input on  $\overline{E}$ . In this mode all outputs are in the high-impedance state.

#### erasure

Before programming, the TMS27C020 is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity × exposure time) is 15-W·s/cm². A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C020, the window should be covered with an opaque label. After erasure (all bits in logic high state), logic lows are programmed into the desired locations. A programmed low can be erased only by ultraviolet light.

#### **SNAP! Pulse programming**

The TMS27C020 and TMS27PC020 are programmed using the TI SNAP! Pulse programming algorithm, illustrated by the flowchart in Figure 1, which programs in a nominal time of twenty-six seconds. Actual programming time varies as a function of the programmer used.

The SNAP! Pulse programming algorithm uses an initial pulse of 100 microseconds (µs) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100-µs pulses per byte are provided before a failure is recognized.

The programming mode is achieved when  $V_{PP} = 13 \text{ V}$ ,  $V_{CC} = 6.5 \text{ V}$ ,  $\overline{E} = V_{IL}$ ,  $\overline{G} = V_{IH}$ . Data is presented in parallel (eight bits) on pins DQ0 through DQ7. Once addresses and data are stable,  $\overline{PGM}$  is pulsed low.

More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5 \text{ V} \pm 10\%$ .

#### program inhibit

Programming can be inhibited by maintaining a high level input on the E or PGM pins.

#### program verify

Programmed bits can be verified with  $V_{PP} = 13 \text{ V}$  when  $\overline{G} = V_{IL}$ ,  $\overline{E} = V_{IL}$ , and  $\overline{PGM} = V_{IH}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 26) is forced to 12 V. Two identifier bytes are accessed by toggling A0. All addresses must be held low. The signature code for the TMS27C020 is 9732. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code 32 (Hex), as shown by the signature mode table below.

IDENTIFIER†	PINS									
IDENTIFIEM:	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
MANUFACTURER CODE	VIL	1	0	0	1	0	1	1	1 1	97
DEVICE CODE	VIH	0	0	1	1	0	0	1	0	32

TE = G = VIL, A1 - A8 = VIL, A9 = VH, A10-A17 = VIL, VPP = VCC.



SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995





Figure 1. SNAP! Pulse Programming Flowchart

## TMS27C020 2097152-BIT UV ERASABLE PROGRAMMABLE TMS27PC020 2097152-BIT PROGRAMMABLE

READ-ONLY MEMORY SMLS020B – NOVEMBER 1990 – REVISED JUNE 1995

#### iogic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers are for the J package.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub> (see Note 1)	0.6 V to 7 V
Supply voltage range, V <sub>PP</sub>	0.6 V to 14 V
Input voltage range (see Note 1), All inputs except A9	-0.6 V to V <sub>CC</sub> + 1 V
A9	0.6 V to 13.5 V
Output voltage range, with respect to V <sub>SS</sub> (see Note 1)	$-0.6 \text{ V to V}_{CC} + 1 \text{ V}$
Operating free-air temperature range ('27C020 JL and JL4)	
Operating free-air temperature range ('27C020JE and JE4)	
Storage temperature range, T <sub>stq</sub>	

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

## TMS27C020 2097152-BIT UV ERASABLE PROGRAMMABLE TMS27PC020 2097152-BIT PROGRAMMABLE

**READ-ONLY MEMORY** 

SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995

#### recommended operating conditions

,				MIN	TYP	MAX	UNIT	
	Supply with an	Read mode (se	e Note 2)	4.5	5	5.5	V	
VCC	Supply voltage	SNAP! Pulse pr	ogramming algorithm	6.25	6.5	6.75	٧	
V	Owner to the sec	Read mode		V <sub>CC</sub> -0.6	Vcc	V <sub>CC</sub> +0.6	V	
VPP	Supply voltage	SNAP! Pulse pr	SNAP! Pulse programming algorithm			13.25	V	
	I link in all de lands alken		TTL	2		V <sub>CC</sub> +0.5	V	
νн	nign-ievei ac input voitage	High-level dc input voltage		V <sub>CC</sub> -0.2		V <sub>CC</sub> +0.5	<b>V</b>	
V	Low level de input veltege		TTL	-0.5		0.8	V	
VIL	Low-level dc input voltage		CMOS	-0.5		GND+0.2	٧	
TA	Operating free-air temperature		'27C020JL, JL4	0		70	င့	
TA	Operating free-air temperature	*	'27C020 JE, JE4	- 40	* .	85	္င	

NOTE 2: V<sub>CC</sub> must be applied before or at the same time as V<sub>PP</sub> and removed after or at the same time as V<sub>PP</sub>. The device must not be inserted into or removed from the board when V<sub>PP</sub> or V<sub>CC</sub> is applied.

#### electrical characteristics over full ranges of operating conditions

	PARAMETER		TEST CONDITIONS	MIN MAX	UNIT
	I lieb level de codendo eltere		I <sub>OH</sub> = -20 μA	V <sub>CC</sub> - 0.2	V
Vон	High-level dc output voltage		I <sub>OH</sub> = -2 mA	2.4	1
V			I <sub>OL</sub> = 2.1 mA	0.4	V
VOL	Low-level dc output voltage		I <sub>OL</sub> = 20 μA	0.1	]
lį	Input current (leakage)		V <sub>I</sub> = 0 V to 5.5 V	±1	μА
Ю	Output current (leakage)		V <sub>O</sub> = 0 V to V <sub>CC</sub>	±1	μА
IPP1	Vpp supply current		Vpp = V <sub>CC</sub> = 5.5 V	10	μА
IPP2	Vpp supply current (during program	pulse)	Vpp = 13 V	50	mA
	\( \tag{-1} \)	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>	500	
ICC1	VCC supply current (standby)	CMOS-input level	V <sub>CC</sub> = 5.5 V, $\overline{E}$ = V <sub>CC</sub> ± 0.2 V	100	μΑ
ICC2	VCC supply current (active)		V <sub>CC</sub> = 5.5 V, E = V <sub>IL</sub> t <sub>cycle</sub> = minimum cycle time, outputs open†	30	mA

<sup>†</sup> Minimum cycle time = maximum access time.

## capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1~\text{MHz}^\ddagger$

	PARAMETER	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
Cı	Input capacitance	V <sub>I</sub> = 0 V, f = 1 MHz		4	8	pF
Co	Output capacitance	V <sub>O</sub> = 0 V, f = 1 MHz		6	10	pF

<sup>‡</sup> Capacitance measurements are made on sample basis only.

<sup>§</sup> All typical values are at T<sub>A</sub> = 25°C and nominal voltages.

#### TMS27C020 2097152-BIT UV ERASABLE PROGRAMMABLE TMS27PC020 2097152-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995

## switching characteristics over full ranges of recommended operating conditions (see Notes 3 and 4)

	PARAMETER	TEST '27C020-12 '27PC020-12			'27C020-15 '27PC020-15		27C020-20 27PC020-20		'27C020-25 '27PC020-25		UNIT
		CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			120		150		200		250	ns
ta(E)	Access time from chip enable			120		150		200		250	ns
ten(G)	Output enable time from G	CL = 100 pF, 1 Series 74		55		75		75		100	ns
<sup>t</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $\dagger$	TTL load, Input t <sub>r</sub> ≤ 20 ns, Input t <sub>f</sub> ≤ 20 ns	0	50	0	60	0	60	0	80	ns
t <sub>V</sub> (A)	Output data valid time after change of address, E, or G, whichever occurs first		0		0		0		0		ns

<sup>†</sup> Value calculated from 0.5-V delta to measured output level. This parameter is sampled and not 100% tested.

## switching characteristics for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C (see Note 3)

		PARAMETER		ý.	MIN	MAX	UNIT
<sup>t</sup> dis(G)	Output disable time from $\overline{\mathbf{G}}$				0	100	ns
ten(G)	Output enable time from G					150	ns

## recommended timing requirements for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_{\Delta}$ = 25°C, (see Note 3)

			MIN	TYP	MAX	UNIT
tw(PGM)	Pulse duration, program	SNAP! Pulse programming algorithm	95	100	105	μs
tsu(A)	Setup time, address		2			μs
t <sub>su(E)</sub>	Setup time, E		2			μs
t <sub>su(G)</sub>	Setup time, G	_ 4.1	2			μs
t <sub>su(D)</sub>	Setup time, data		2			μs
t <sub>su</sub> (VPP)	Setup time, Vpp		2			μs
t <sub>su(VCC)</sub>	Setup time, V <sub>CC</sub>		2			μs
<sup>t</sup> h(A)	Hold time, address		0			μs
t <sub>h(D)</sub>	Hold time, data		2			μs


NOTE 3: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (reference AC Testing Wave Form)

NOTES: 3. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (reference AC Testing Wave Form)

<sup>4.</sup> Common test conditions apply for tdis except during programming.

SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995


#### PARAMETER MEASUREMENT INFORMATION



NOTE A: CL includes probe and fixture capacitance.

Figure 2. AC Testing Output Load Circuit

#### AC testing input/output wave forms



AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.





Figure 3. Read-Cycle Timing

#### TMS27C020 2097152-BIT UV ERASABLE PROGRAMMABLE TMS27PC020 2097152-BIT PROGRAMMABLE **READ-ONLY MEMORY**

SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995

#### PARAMETER MEASUREMENT INFORMATION



<sup>†</sup>  $t_{dis(G)}$  and  $t_{en(G)}$  are characteristics of the device but must be accommodated by the programmer. ‡ 13-V V<sub>PP</sub> and 6.5-V V<sub>CC</sub> for SNAP! Pulse programming.

Figure 4. Program-Cycle Timing (SNAP! Pulse Programming)

# TMS27C020 2097152-BIT UV ERASABLE PROGRAMMABLE TMS27PC020 2097152-BIT PROGRAMMABLE READ-ONLY MEMORY SMLS020B - NOVEMBER 1990 - REVISED JUNE 1995



SMLS040E - NOVEMBER 1990 - REVISED JUNE 1995

- Organization . . . 512K × 8
- Single 5-V Power Supply
- Industry Standard 32-Pin Dual In-Line Package and 32-Lead Plastic Leaded Chip Carrier
- All Inputs/Outputs Fully TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Max Access/Min Cycle Time

V<sub>CC</sub> ± 10% '27C/PC040-10 100 ns '27C/PC040-12 120 ns '27C/PC040-15 150 ns

- 8-Bit Output For Use in Microprocessor-Based Systems
- Power-Saving CMOS Technology
- 3-State Output Buffers
- 400-mV Assured DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Pins
- No Pullup Resistors Required
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active . . . 275 mW Worst Case
  - Standby . . . 0.55 mW Worst Cas E (CMOS-Input Levels)
- PEP4 Version Available With 168-Hour Burn-In, and Choice of Two Operating Temperature Ranges


#### description

The TMS27C040 series are 4194304-bit, ultraviolet-light erasable, electrically programmable read-only memories.


The TMS27PC040 series are 4194304-bit, one-time electrically programmable read-only memories.

These devices are fabricated using CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits. Each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus.





#### TMS27PC040 FM PACKAGE (TOP VIEW)



PII	NOMENCLATURE
A0-A18	Address Inputs
DQ0-DQ7	inputs (programming)/Outputs
Ē G	Chip Enable
ত্র	Output Enable
GND	Ground
Vcc	5-V Supply
VPP	13-V Power Supply†

<sup>†</sup> Only in program mode.

SMLS040E - NOVEMBER 1990 - REVISED JUNE 1995

#### description (continued)

The TMS27C040 is offered in a 600-mil ceramic dual-in-line package (J suffix). The TMS27C040 is offered with two choices of temperature ranges of 0°C to 70°C (JL suffix) and - 40°C to 85°C (JE suffix). The TMS27C040 is also offered with 168-hour burn-in on both temperature ranges (JL4 and JE4 suffixes). (See table below.)

The TMS27PC040 is offered in a 32-lead plastic leaded chip carrier package (FM suffix). The TMS27PC040 is characterized for operation from 0°C to 70°C (FML suffix).

FUNCTION	TEMPERATI	R OPERATING URE RANGES EP4 BURN-IN	SUFFIX FOR OPERATING TEMPERATURE RANGES WITH PEP4 168 HR. BURN-IN			
	0°C TO 70°C	-40 °C TO 85°C	0°C TO 70°C	-40 °C TO 85°C		
TMS27C040-XXX	JL	JE	JL4	JE4		
TMS27PC040-XXX	FML					

These EPROMs and PROMS operate from a single 5-V supply (in the read mode), and they are ideal for use in microprocessor-based systems. One other (13 V) supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used.

#### operation

The seven modes of operation are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (13 V), and VH (12 V) on A9 for the signature mode.

MODE		FUNCTION †								
MODE	Ē	G	Vpp	VCC	A9	AO	DQ0-DQ7			
Read	VIL	VIL	Vcc	Vcc	Х	Х	Data Out			
Output Disable	VIL	VIH	Vcc	Vcc	Х	Х	Hi-Z			
Standby	VIH	Х	Vcc	Vcc	Х	Х	Hi-Z			
Programming	VIL	VIH	VPP	Vcc	X	Х	Data In			
Program Inhibit	ViH	V <sub>IH</sub>	Vpp	Vcc	Х	2 X	Hi-Z			
Verify	VIH	VIL	VPP	Vcc	Х	Х	Data Out			
Claratura Mada	V	\.\.	\\\			VIL	MFG Code 97			
Signature Mode	V <sub>IL</sub> V <sub>IL</sub>	Vcc	Vcc	VH <sup>‡</sup>	VIH	Device Code 50				

TX can be V<sub>II</sub> or V<sub>IH</sub>

#### read/output disable

When the outputs of two or more TMS27C040s or TMS27PC040s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a single device, a low level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high level signal to one of these pins.

#### latchup immunity

Latchup immunity on the TMS27C040 and TMS27PC040 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.



<sup>‡</sup>VH = 12 V ± 0.5 V

SMLS040E - NOVEMBER 1990 - REVISED JUNE 1995

#### power down

Active  $I_{CC}$  supply current can be reduced from 50 mA to 1 mA by applying a high TTL input on  $\overline{E}$  and to 100  $\mu$ A by applying a high CMOS input on  $\overline{E}$ . In this mode all outputs are in the high-impedance state.

#### erasure (TMS27C040)

Before programming, the TMS27C040 EPROM is erased by exposing the chip through the transparent lid to a high intensity ultraviolet-light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity × exposure time) is 15-W·s/cm². A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C040, the window should be covered with an opaque label. After erasure (all bits in logic high state), logic lows are programmed into the desired locations. A programmed low can be erased only by ultraviolet light.

#### initializing (TMS27PC040)

The one-time programmable TMS27PC040 PROM is provided with all bits in logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into an OTP PROM cannot be erased.

#### **SNAP!** Pulse programming

The TMS27C040 and TMS27PC040 are programmed by using the SNAP! Pulse programming algorithm. The programming sequence is shown in the SNAP! Pulse programming flow chart (Figure 1).

The initial setup is  $V_{PP} = 13 \text{ V}$ ,  $V_{CC} = 6.5 \text{ V}$ ,  $\overline{E} = V_{IH}$ , and  $\overline{G} = V_{IH}$ . Once the initial location is selected, the data is presented in parallel (eight bits) on pins DQ0 through DQ7. Once addresses and data are stable, the programming mode is achieved when  $\overline{E}$  is pulsed low  $(V_{IL})$  with a pulse duration of  $t_{W(PGM)}$ . Every location is programmed only once before going to interactive mode.

In the interactive mode, the word is verified at  $V_{PP} = 13 \text{ V}$ ,  $V_{CC} = 6.5 \text{ V}$ ,  $\overline{E} = V_{IH}$ , and  $\overline{G} = V_{IL}$ . If the correct data is not read, the programming is performed by pulling  $\overline{E}$  low with a pulse duration of  $t_{w(PGM)}$ . This sequence of verification and programming is performed up to a maximum of 10 times. When the device is fully programmed, all bytes are verified with  $V_{CC} = V_{PP} = 5 \text{ V} \pm 10\%$ .

#### program inhibit

Programming can be inhibited by maintaining high level inputs on the  $\overline{E}$  and  $\overline{G}$  pins.

#### program verify

Programmed bits can be verified with  $V_{PP} = 13 \text{ V}$  when  $\overline{G} = V_{IL}$ , and  $\overline{E} = V_{IH}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 26) is forced to 12 V. Two identifier bytes are accessed by toggling A0. All other addresses must be held low. The signature code for the TMS27C040 is 9750. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code 50 (Hex), as shown by the signature mode table below.

IDENTIFIERT					PII	NS				
	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
MANUFACTURER CODE	VIL	1	0	0	1	0	1	1	1	97
DEVICE CODE	VIH	0	1	0	1	0	0	0	0	50

 $^{\dagger} \vec{E} = \vec{G} = V_{IL}$ , A1-A8 =  $V_{IL}$ , A9 =  $V_{H}$ , A10-A18 =  $V_{IL}$ ,  $V_{PP} = V_{CC}$ .



SMLS040E - NOVEMBER 1990 - REVISED JUNE 1995





Figure 1. SNAP! Pulse Programming Flow Chart

MLS040E - NOVEMBER 1990 - REVISED JUNE 1995

#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers are for the J package.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, vcc	(see Note 1)	
Supply voltage range, VPP	(see Note 1)	0.6 V to 14 V
Input voltage range (see N	ote 1), All inputs except A9	0.6 V to V <sub>CC</sub> + 1 V
	A9	–0.6 V to 13 V
Output voltage range, with	respect to V <sub>SS</sub> (see Note 1)	0.6 V to V <sub>CC</sub> + 1 V
Operating free-air tempera	ture range ('27C040JL and JL4;'27PC040-	FML) 0°C to 70°C
	ture range ('27C040JE and JE4)	
	, T <sub>stn</sub>	

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

SMLS040E - NOVEMBER 1990 - REVISED JUNE 1995

#### recommended operating conditions

				MIN	TYP	MAX	UNIT
	Sunahusahasa	Read mode (see Note 2)		4.5	5	5.5	٧
vcc	Supply voltage	SNAP! Pulse programming	SNAP! Pulse programming algorithm			6.75	٧
\/	Complementary	Read mode	Read mode			V <sub>CC</sub> + 0.6	٧
VPP	Supply voltage	SNAP! Pulse programming a	algorithm	12.75	13	13.25	٧
VIH	Lifety level de level veltere		TTL	2		V <sub>CC</sub> + 0.5	٧
	High-level dc input voltage		смоѕ	V <sub>CC</sub> - 0.2		V <sub>CC</sub> + 0.5	V
14	Law layed de lawy vallage		TTL	- 0.5		0.8	٧
VIL	Low-level dc input voltage		CMOS	- 0.5		0.2	٧
T <sub>A</sub>	Operating free-air temperature	'27C040JL and JL4 '27PC040FML		0		70	°C
TA	Operating free-air temperature	'27C040JE and JE4		- 40		85	°C

NOTE 2: VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or Vcc is applied.

#### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST CO	ONDITIONS	MIN	MAX	UNIT
	Link lovel de evine Avelhane		I <sub>OH</sub> = - 400 μA	2.4		V	
VOH	nign-level ac output voltage		IOH = - 20 μA	V <sub>CC</sub> - 0.1		. •	
V	Law level de estas à sellere		I <sub>OL</sub> = 2.1 mA			0.4	V
VOL	Low-level dc output voltage Input current (leakage) Output current (leakage) 1 Vpp supply current 2 Vpp supply current (during program		I <sub>OL</sub> = 20 μA			0.1	
lį į	Input current (leakage)		V <sub>I</sub> = 0 V to 5.5 V			±1	μΑ
Ю			Vo = 0 V to Vcc		±1	μΑ	
IPP1	Vpp supply current	Y a	VPP = VCC = 5.5		10	μΑ	
IPP2	Vpp supply current (during progra	am pulse)	Vpp = 12.75 V			50	mA
1	M	TTL-Input level	V <sub>CC</sub> = 5.5 V,	Ē = VIH		. 1	- mA
ICC1	VCC supply current (standby)	CMOS-Input level	V <sub>CC</sub> = 5.5 V,	E = VCC		100	μА
ICC2	VCC supply current (active)		E = V <sub>IL</sub> , t <sub>cycle</sub> = minimun outputs open†	VCC = 5.5 V n cycle time,		50	mA

<sup>†</sup> Minimum cycle time = maximum access time.

## capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1~\text{MHz}^{\S}$

	PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V		4	8	рF
Co	Output capacitance	V <sub>O</sub> = 0 V		8	12	рF

<sup>‡</sup> Capacitance measurements are made on sample basis only.

<sup>§</sup> All typical values are at T<sub>A</sub> = 25°C and nominal voltages.

SMLS040E - NOVEMBER 1990 - REVISED JUNE 1995

### switching characteristics over recommended ranges of operating conditions (see Notes 3 and 4)

	PARAMETER	TEST CONDITIONS	'27C040-10 '27 PC040-10 MIN MAX		'27C040-12 '27 PC040-12		'27C040-15 '27PC040-15		UNIT
					MIN	MAX	MIN	MAX	
ta(A)	Access time from address	C <sub>L</sub> = 100 pF,		100		120		150	ns
ta(E)	Access time from chip enable			100		120		150	ns
t <sub>en(G)</sub>	Output enable time from G	1 Series 74		50		50		50	ns
<sup>t</sup> dis	Output disable time from $\overline{G}$ or $\overline{E},$ whichever occurs first	TTL load, Input $t_f \le 20 \text{ ns}$ , Input $t_f \le 20 \text{ ns}$	0	50	0	50	0	50	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first $\dagger$		0		0		0		ns

<sup>†</sup> Value calculated from 0.5-V delta to measured output level.

## switching characteristics for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C (see Note 3)

	PARAMETER	MIN	MAX	UNIT
tdis(G)	Output disable time from G	0	100	ns
ten(G)	Output enable time from G		150	ns

### recommended timing requirements for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C, (see Note 3)

				100	MIN	TYP	MAX	UNIT
tw(PGM)	Pulse duration, program	SNA	AP! Pulse programmir	ng algorithm	95	100	105	μs
t <sub>su(A)</sub>	Setup time, address				2			μs
t <sub>su(E)</sub>	Setup time, E				2			μs
tsu(G)	Setup time, G	-			2			μs
<sup>t</sup> su(D)	Setup time, data				2			μs
t <sub>su(VPP)</sub>	Setup time, Vpp				2			μs
tsu(VCC)	Setup time, V <sub>CC</sub>		•		2			μs
<sup>t</sup> h(A)	Hold time, address				0			μs
th(D)	Hold time, data				2			μs


NOTE 3: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (reference AC Testing Wave Form)

NOTES: 3. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (reference AC Testing Wave Form)

<sup>4.</sup> Common test conditions apply for tdis except during programming.

SMLS040E - NOVEMBER 1990 - REVISED JUNE 1995


#### PARAMETER MEASUREMENT INFORMATION



NOTE A: CL includes probe and fixture capacitance.

Figure 2. AC Testing Output Load Circuit

#### AC testing input/output wave forms



AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.





Figure 3. Read-Cycle Timing

SMLS040E - NOVEMBER 1990 - REVISED JUNE 1995

#### PARAMETER MEASUREMENT INFORMATION



† 13-V Vpp and 6.5-V V<sub>CC</sub> for SNAP! Pulse programming

Figure 4. Program-Cycle Timing (SNAP! Pulse Programming)

## TMS27C040 4194304-BIT UV ERASABLE PROGRAMMABLE TMS27PC040 4194304-BIT PROGRAMMABLE READ-ONLY MEMORY SMLS040E - NOVEMBER 1990 - REVISED JUNE 1995



SMLS240C - NOVEMBER 1990 - REVISED JUNE 1995

- Wide-Word Organization ... 256K × 16
- Single 5-V Power Supply
- All Inputs/Outputs Fully TTL Compatible
- Static Operations (No Clocks, No Refresh)
- Max Access/Min Cycle Time

V<sub>CC</sub> ± 10% '27C/PC240-10 100 ns '27C/PC240-12 120 ns '27C/PC240-15 150 ns

- 16-Bit Output For Use in Microprocessor-Based Systems
- Very High Speed SNAP! Pulse Programming
- Power-Saving CMOS Technology
- 3-State Output Buffers
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup immunity of 250 mA on All input and Output Lines
- No Pullup Resistors Required
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active ... 275 mW Worst Case
  - Standby . . . 0.55 mW Worst Case (CMOS-Input Levels)
- PEP4 Version Available With 168-Hour Burn-in, and Choices of Operating Temperature Ranges

#### description

The TMS27C240 series are 4194304-bit, ultraviolet-light erasable, electrically programmable read-only memories.


The TMS27PC240 series are 4194304-bit, one-time electrically programmable read-only memories.

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

#### TMS27C240 J PACKAGE (TOP VIEW)

Vpp[	1	40	]Vcc
Ē	2	39	] A17
DQ15[	3	38	A16
DQ14[	4	37	A15
DQ13[	5	36	A14
DQ12[	6	35	A13
DQ11 [	7	34	A12
DQ10[	8	33	] A11
DQ9[	9	32	] A10
DQ8[	10	31	] A9
GND‡[	11	30	] GND‡
DQ7[	12	29	] A8
DQ6[	13	28	] A7
DQ5[	14	27	] A6
DQ4[	15	26	] A5
DQ3[	16	25	A4
DQ2[	17	24	A3
DQ1	18	23	A2
DQ0	19	22	A1
₫	20	21	A0


#### TMS27PC240 FN PACKAGE (TOP VIEW)



PIN	NOMENCLATURE
A0-A17	Address Inputs
DQ0-DQ15	Inputs (programming)/Outputs
Ē	Chip Enable
G	Output Enable
GND	Ground
NC	No Connection
VCC Vpp	5-V Supply
VDD	13-V Power Supply ‡

<sup>†</sup>Pins 11 and 30 (J package) and pins 12 and 34 (FN package) must be connected externally to ground.

Copyright © 1995, Texas Instruments Incorporated





<sup>&</sup>lt;sup>‡</sup> Only in program mode

SMLS240C - NOVEMBER 1990 - REVISED JUNE 1995

#### description (continued)

The TMS27C240 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27C240 is also offered with two choices of temperature ranges of 0°C to 70°C (JL suffix) and – 40°C to 85°C (JE suffix). The TMS27C240 is also offered with 168-hour burn-in on both temperature ranges (JL4 and JE4 suffixes). (See table below.)

The TMS27PC240 OTP PROM is offered in a 44-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FN suffix). The TMS27PC240 is characterized for a temperature range of 0°C to 70°C.

	TEMPERATI	R OPERATING URE RANGES EP4 BURN-IN	SUFFIX FOR PEP4 168 HR. BURN-IN VS TEMPERATURE RANGES				
	0°C TO 70°C	- 40°C TO 85°C	0°C TO 70°C	- 40°C TO 85°C			
TMS27C240-XXX	JL	JE	JL4	JE4			
TMS27PC240-XXX	FNL	FNE	N/A	N/A			

These EPROMs and OTP PROMs operate from a single 5-V supply (in the read mode), and they are ideal for use in microprocessor-based systems. One other (13 V) supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used.

#### operation

The eight modes of operation for the TMS27C240 and TMS27PC240 are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for V<sub>PP</sub> during programming (13 V for SNAP! Pulse), and 12 V on A9 for the signature mode.

-				FUNCTION †			
	E	G	Vpp	Vcc	A9	A0	I/O
Read	VIL	VIL	Vcc	Vcc	×	x	DQ0-DQ7 DQ8-DQ15
Output Disable	V <sub>IL</sub>	VIH	Vcc	Vcc	×	X	Hi-Z
Standby	VIH	х	Vcc	Vcc	х	X	Hi-Z
Programming	V <sub>IL</sub>	VIH	VPP	VCC	X	×	Data In
Verify	VIH	l V <sub>IL</sub>	VPP	Vcc	. X	X	Data Out
Program Inhibit	VIH	VIH	VPP	Vcc	X	X	Hi-Z
Signature Mode (Mfg)	VIL	VIL	Vcc	Vcc	∨ <sub>H</sub> ‡	VIL	Mfg Code 0097
Signature Mode (Device)	VIL	VIL	Vcc	Vcc	∨ <sub>H</sub> ‡	VIH	Device Code 0030

TX can be VIL or VIH.

#### read/output disable

When the outputs of two or more TMS27C240s or TMS27PC240s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins.

 $<sup>^{\</sup>ddagger}V_{H} = 12 V \pm 0.5 V.$ 

SMLS240C - NOVEMBER 1990 - REVISED JUNE 1995

#### latchup immunity

Latchup immunity on the TMS27C240 and TMS27PC240 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input-output layout approach controls latchup without compromising performance or packing density.

#### power down

Active  $I_{CC}$  supply current can be reduced from 50 mA to 1 mA by applying a high TTL input on  $\overline{E}$  and to 100  $\mu$ A by applying a high CMOS input on  $\overline{E}$ . In this mode all outputs are in the high-impedance state.

#### erasure (TMS27C240)

Before programming, the TMS27C240 is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity × exposure time) is 15-W·s/cm². A 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C240, the window should be covered with an opaque label.

#### initializing (TMS27PC240)

The one-time programmable TMS27PC240 PROM is provided with all bits in the logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into an OTP PROM cannot be erased.

#### **SNAP!** Pulse programming

The TMS27C240 and TMS27PC240 are programmed by using the SNAP! Pulse programming algorithm. The programming sequence is shown in the SNAP! Pulse programming flow chart, see Figure 1.

The initial setup is  $V_{PP} = 13 \text{ V}$ ,  $V_{CC} = 6.5 \text{ V}$ ,  $\overline{E} = V_{IH}$ , and  $\overline{G} = V_{IH}$ . Once the initial location is selected, the data is presented in parallel (eight bits) on pins DQ0 through DQ15. Once addresses and data are stable, the programming mode is achieved when  $\overline{E}$  is pulsed low  $(V_{IL})$  with a pulse duration of  $t_{W(PGM)}$ . Every location is programmed only once before going to interactive mode.

In the interactive mode, the word is verified at  $V_{PP}=13$  V,  $V_{CC}=6.5$  V,  $\overline{E}=V_{IH}$ , and  $\overline{G}=V_{IL}$ . If the correct data is not read, the programming is performed by pulling  $\overline{E}$  low with a pulse duration of  $t_{w(PGM)}$ . This sequence of verification and programming is performed up to a maximum of 10 times. When the device is fully programmed, all bytes are verified with  $V_{CC}=V_{PP}=5$  V  $\pm$  10%.

#### program inhibit

Programming can be inhibited by maintaining a high level input on the  $\overline{E}$  and  $\overline{G}$  pins.

#### program verify

Programmed bits can be verified with  $V_{PP} = 13 \text{ V}$  when  $\overline{G} = V_{IL}$  and  $\overline{E} = V_{IH}$ .



SMLS240C - NOVEMBER 1990 - REVISED JUNE 1995

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 31 for the J package) is forced to 12 V. Two identifier bytes are accessed by toggling A0. DQ0–DQ7 contain the valid codes. All other addresses must be held low. The signature code for these devices is 9730. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code 30 (Hex), as shown by the signature mode table below.

IDENTIFIED <sup>†</sup>					PI	NS				
IDENTIFIER†	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
MANUFACTURER CODE	VIL	1	0	0	1	0	1	. 1	1	97
DEVICE CODE	VIH	0	0	- 1	1	0	0	0	0	30

TE = G = VIL, A9 = VH, A1 - A8 = VIL, A10-A17 = VIL, VPP = VCC, PGM = VIH or VIL.





Figure 1. SNAP! Pulse Programming Flowchart



SMLS240C - NOVEMBER 1990 - REVISED JUNE 1995

#### logic symbol†



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers are for the J package.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡ Ormali craltana nama N. . . /aaa Nata di

Supply voltage range, V <sub>CC</sub> (see Note 1)	
Supply voltage range, VPP	0.6 V to 13 V
Input voltage range (see Note 1): All inputs except A9	0.6 V to V <sub>CC</sub> + 1 V
A9	0.6 V to 13.5 V
Output voltage range (see Note 1)	0.6 V to V <sub>CC</sub> + 1 V
Operating free-air temperature range ('27C240JL and JL4,	
'27PC240FNL)	0° C to 70° C
Operating free-air temperature range ('27C240JE and JE4)	– 40° C to 85° C
Storage temperature range, T <sub>stq</sub>	65°C to 150° C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to GND.

SMLS240C - NOVEMBER 1990 - REVISED JUNE 1995

#### recommended operating conditions

				MIN	NOM	MAX	UNIT	
V	Sunnhauskass	Read mode (s	see Note 2)	4.5	5	5.5	V	
VCC	Supply voltage	SNAP! Pulse	programming algorithm	6.25	6.5		•	
\/	Supply voltage	Read mode		V <sub>CC</sub> -0.6		V <sub>CC</sub> +0.6	V	
VPP	Supply voltage	SNAP! Pulse	programming algorithm	12.75	13	13.25	٧	
VIH	I light to call do innut units and		TTL	2		V <sub>CC</sub> +0.5	V	
	nigh-level dc input voltage	High-level dc input voltage		V <sub>CC</sub> - 0.2		V <sub>CC</sub> +0.5	V	
V	Law level de lanut veltage		TTL	- 0.5		0.8	V	
VIL	Low-level ac input voltage	Low-level dc input voltage		- 0.5		0.2		
T <sub>A</sub>	Operating free-air temperature		'27C240JL, JL4 '27PC240FNL	0		70	°C	
TA	Operating free-air temperature		'27C240 JE, JE4	- 40		85	°C	

NOTE 2: V<sub>CC</sub> must be applied before or at the same time as V<sub>PP</sub> and removed after or at the same time as V<sub>PP</sub>. The device must not be inserted into or removed from the board when V<sub>PP</sub> or V<sub>CC</sub> is applied.

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
V	High level de entent voltege	i <sub>OH</sub> = - 400 μA	2.4	V
VOH	High-level dc output voltage	ΙΟΗ = – 20 μΑ	V <sub>CC</sub> - 0.1	<b>v</b>
V	Lour level de cuteut veltere	I <sub>OL</sub> = 2.1 mA	0.4	V
VOL	Low-level dc output voltage	I <sub>OL</sub> = 20 μA	0.1	· V
1į	Input current (leakage)	V <sub>I</sub> = 0 V to 5.5 V	±1	μА
Ю	Output current (leakage)	V <sub>O</sub> = 0 V to V <sub>CC</sub>	±1	μА
IPP1	Vpp supply current	Vpp = V <sub>CC</sub> = 5.5 V	10	μA
IPP2	Vpp supply current (during program pulse)	Vpp = 13 V	50	mA
1	1/00 avents avenue (standles)	V <sub>CC</sub> = 5.5 V, $\overline{E}$ = V <sub>IH</sub>	1. 14 14 14	mA
ICC1	VCC supply current (standby)	V <sub>CC</sub> = 5.5 V, $\overline{E}$ = V <sub>CC</sub>	100	μА
ICC2	V <sub>CC</sub> supply current (active)	V <sub>CC</sub> = 5.5 V, E = V <sub>IL</sub> , t <sub>cycle</sub> = minimum cycle time, outputs open	50	mA

## capacitance over recommended ranges of supply voltage and operating free-air temperature, $\mathbf{f} = \mathbf{1} \ \mathbf{MHz^{\dagger}}$

	PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V		4	8	pF
Co	Output capacitance	V <sub>O</sub> = 0 V		8	12	pF

<sup>†</sup> Capacitance measurements are made on a sample basis only.

<sup>&</sup>lt;sup>‡</sup> Typical values are at T<sub>A</sub> = 25°C and nominal voltages.

SMLS240C - NOVEMBER 1990 - REVISED JUNE 1995

## switching characteristics over recommended ranges of operating conditions (see Notes 3 and 4)

PARAMETER		TEST CONDITIONS	'27C240-10 '27PC240-10		'27C240-12 '27PC240-12		'27C240-15 '27PC240-15		UNIT
		MIN MAX		MIN	MAX	MIN	MAX		
ta(A)	Access time from address			100	1.0	120		150	ns
ta(E)	Access time from chip enable	C <sub>L</sub> = 100 pF,		100		120		150	ns
ten(G)	Output enable time from G	1 Series 74		50		50		50	ns
<sup>t</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $\uparrow$	TTL load, input t <sub>f</sub> ≤ 20 ns, input t <sub>f</sub> ≤ 20 ns	0	50	0	50	0	50	ns
t <sub>v(A)</sub>	Output data valid time after change of address, E, or G, whichever occurs first <sup>†</sup>	input q 2 20 110	0		0		0		ns

TValue calculated from 0.5 V delta to measured level. This parameter is only sampled and not 100% tested.

## switching characteristics for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C (see Note 3)

		PARAMETER		MIN	MAX	UNIT
<sup>t</sup> dis(G)	Output disable time from G			0	100	ns
ten(G)	Output enable time from G				150	ns

## recommended timing requirements for programming: $V_{CC}$ = 6.5 V and $V_{PP}$ = 13 V (SNAP! Pulse), $T_A$ = 25°C, (see Note 3)

					MIN	TYP	MAX	UNIT
tw(PGM)	Pulse duration, program	SN	API Pulse program	ming algorithm	95	100	105	μs
t <sub>su(A)</sub>	Setup time, address			24 4 4	2			μs
t <sub>su(E)</sub>	Setup time, E				2			μs
t <sub>su(G)</sub>	Setup time, G				2			μs
t <sub>su(D)</sub>	Setup time, data				2			μs
t <sub>su(VPP)</sub>	Setup time, Vpp				2			μs
t <sub>su(VCC)</sub>	Setup time, V <sub>CC</sub>				2			μs
<sup>t</sup> h(A)	Hold time, address				0			μs
t <sub>h(D)</sub>	Hold time, data				2			μs


NOTE 3: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (reference AC Testing Wave Form)

NOTES: 3. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (reference AC Testing Wave Form)

<sup>4.</sup> Common test conditions apply for tdis except during programming.

SMLS240C - NOVEMBER 1990 - REVISED JUNE 1995


#### PARAMETER MEASUREMENT INFORMATION



NOTE A: CL includes probe and fixture capacitance.

Figure 2. AC Testing Output Load Circuit

#### AC testing input/output wave forms



A.C. testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.





Figure 3. Read-Cycle Timing

SMLS240C - NOVEMBER 1990 - REVISED JUNE 1995

#### PARAMETER MEASUREMENT INFORMATION



† 13-V Vpp and 6.5-V V<sub>CC</sub> for SNAPI Pulse programming

Figure 4. Programming-Cycle Timing (SNAP! Pulse Programming)

General Information	1	
Selection Guide	2	
Definition of Terms	3	
DRAMs	4	
SDRAM/VRAMs	5	
SIMMS	6	
EPROMs/OTP PROMs/Flash EEPROMs	7	
Military Products	8	
Mechanical Data	9	
Logic Symbols	10	
Quality and Reliability	11	
Electrostatic Discharge Guidelines	12	

#### **Contents**

<b>CHAPTER 8.</b>	MILITARY	PRODUCTS
Military Introduct	ion	8-3
DYNAMIC RAI	MS	
SMJ44C256	1048576-bit	(256K × 4) Enhanced Page Mode 8-5
SMJ4C1024	1048576-bit	(1 024K × 1) Enhanced Page Mode 8-25
SMJ44100	4194304-bit	(4096K × 1) Enhanced Page Mode 8-45
SMJ44400	4197304-bit	(1024K × 4) Enhanced Page Mode 8-65
SMJ416100	16777216-bit	(16385K x 1) Enhanced Page Mode 8-85
SMJ416400	16777216-bit	(4096K × 4) Enhanced Page Mode 8-105
SMJ416160	16777216-bit	(1024K x 16) Enhanced Page Mode 8-123
SMJ418160	16777216-bit	(1024K × 16) Enhanced Page Mode 8-123
VIDEO RAMS		
SMJ44C251B	1048576-bit	(256K × 4) Multiport Video RAM
SMJ55161	4194304-bit	(256K × 16) Multiport Video RAM 8-197
SMJ55166	4194304-bit	(256K × 16) Multiport Video RAM
EPROMS		
SMJ27C128	131072-bit	(16K × 8) UV Erasable Programmable Read-Only Memory 8-319
SMJ27C040	4194304-bit	(512K × 8) UV Erasable Programmable Read-Only Memory 8-331

This section contains Military MOS Memory data sheets.

For additional information on Military devices and availability, please refer to the *Military Selection Guide* (literature number SCYC002), or contact your local TI Field Sales Office.

SGMS034C - MAY 1989 - REVISED JUNE 1995

- Organization . . . 262144 Words × 4 Bits
- Single 5-V Supply (10% Tolerance)
- Processed to MIL-STD-833, Class B
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR
	ta(R)	ta(C)	ta(CA)	WRITE
	(trac)	(tcac)	(tCAA)	CYCLE
	(MAX)	(XAM)	(MAX)	(MIN)
SMJ44C256-80	80 ns	20 ns	40 ns	150 ns
SMJ44C256-10	100 ns	25 ns	45 ns	190 ns
SMJ44C256-12	120 ns	30 ns	55 ns	220 ns
SMJ44C256-15	150 ns	40 ns	70 ns	260 ns

- Enhanced Page Mode Operation With CAS-Before-RAS (CBR) Refresh
- Long Refresh Period
   512-Cycle Refresh in 8 ms (Max)
- All Inputs and Clocks are TTL Compatible

- 3-State Unlatched Output
- Low Power Dissipation
- Packaging Offered:
- 20-Pin 300-Mil Ceramic DIP (JD Suffix)
- 20-Lead Ceramic Surface-Mount Package (HJ Suffix)
- 20-Pin Ceramic Flat Pack (HK Suffix)
- 20-Terminal Leadless Ceramic
   Surface-Mount Package (FQ Suffix)
- 20-Terminal Low-Profile Leadless Ceramic Surface-Mount Package (HL Suffix)
- 20-Pin Ceramic Zig Zag In-Line Package (SV Suffix)
- Operating Free-Air Temperature Range
   55°C to 125°C

JD PACKAGE	HJ PACKAGE			
(TOP VIEW)	(TOP VIEW)			
DQ1 [ 1 20 ] V <sub>SS</sub> DQ2 [ 2 19 ] DQ4 W [ 3 18 ] DQ3 RAS [ 4 17 ] CAS TF [ 5 16 ] G A0 [ 6 15 ] A8 A1 [ 7 14 ] A7 A2 [ 8 13 ] A6 A3 [ 9 12 ] A5 VCC [ 10 11 ] A4	DQ1	4		

(TOP VIEW)								
DQ1 DQ2	1 2	20 V <sub>SS</sub> 19 DQ4						
RAS CTF	3 4 5	18 DQ3 17 CAS 16 G						
A0 ====================================	6	15 A8 14 A7						
A2	8 9 10	13 A6 12 A5 11 A4						

HK PACKAGE

PIN	NOMENCLATURE
A0-A8	Address Inputs
CAS	Column Address Strobe
DQ1-DQ4	Data In/Data Out
G	Data Output Enable
RAS	Row Address Strobe
TF	Test Function
Vcc	5-V Supply
Vss	Ground
W	Write Enable

FQ/HL PACKAGES				SV PACKAGE			
(TOP VIEW)				(TOP VIEW)			
DQ1   DQ2   RAS   TF   A0   A1   A2   Vcc	1° 2 3 4 5 5 9 10 11 12 13	26 25 24 23 22 18 17 16 15 14	V <sub>SS</sub> DQ4 DQ3 CAS G A8 A7 A6 A5 A4	G DQ3 Vss DQ2 RAS A0 A2 Vcc A5 A7	] 1 ] 3 ] 5 ] 7 ] 9 ] 11 ] 13 ] 15 ] 17	2[ 4[ 6[ 8[] 10[ 12[ 14[] 16[] 18[] 20[	CAS DQ4 DQ1 W TF A1 A3 A4 A6 A8

EPIC is a trademark of Texas Instruments Incorporated.

SGMS034C - MAY 1989 - REVISED JUNE 1995

#### description

The SMJ44C256 series is a set of high-speed, 1048576-bit dynamic random access memories (DRAMs), organized as 262 144 words of four bits each. These devices employ EPIC™ (Enhanced Performance Implanted CMOS) technology for high performance, reliability, and low power.


These devices feature maximum RAS access times of 80 ns, 100 ns, 120 ns, and 150 ns. Maximum power dissipation is as low as 305 mW operating and 16.5 mW standby on 150-ns devices.

The EPIC technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. ICC peaks are 140 mA typical, and an input voltage undershoot of -1 V can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 54/174 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ44C256 is offered in 20-pin ceramic dual-in-line packages (JD suffix) and 20/26-terminal ceramic leadless carriers (FQ/HL suffixes), 20/26-pin leaded carrier (HJ suffix), a 20-pin flatpack (HK suffix), and a 20-pin ceramic zig-zag in-line package (SV suffix). They are specified for operation from -55°C to125°C.

#### logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the JD package.

EPIC is a trademark of Texas Instruments Incorporated.



#### functional block diagram



#### operation

#### enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum  $\overline{RAS}$  low time and the  $\overline{CAS}$  page cycle time used. With minimum  $\overline{CAS}$  page cycle time, all 512 columns specified by column addresses A0 through A8 can be accessed without intervening  $\overline{RAS}$  cycles.

Unlike conventional page mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The column address latches to the first  $\overline{CAS}$  falling edge. This feature allows the SMJ44C256 to operate at a wider data bandwidth than conventional page mode parts, since data retrieval begins as soon as column address is valid rather than when  $\overline{CAS}$  goes low. This performance improvement is referred to as enhanced page mode. Valid column address can be presented immediately after  $t_{h(RA)}$  (row address hold time) has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{a(C)}$  maximum (access time from  $\overline{CAS}$  low), if  $t_{a(CA)}$  maximum (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{a(C)}$  or  $t_{a(CP)}$  (access time from rising edge of  $\overline{CAS}$ ).



SGMS034C - MAY 1989 - REVISED JUNE 1995

#### address (A0 through A8)

Eighteen address bits are required to decode 1 of 262144 storage cell locations. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by  $\overline{RAS}$ . Nine column-address bits are set up on pins A0 through A8 and latched onto the chip by  $\overline{CAS}$ . All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. In the SMJ44C256,  $\overline{CAS}$  is used as a chip select, activating the output buffer as well as latching the address bits into the column-address buffers.

#### write enable (W)

The read or write mode is selected through  $\overline{W}$ . A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from the standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early-write), data out remains in the high-impedance state for the entire cycle, permitting a write operation with  $\overline{G}$  grounded.

#### data in (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{CAS}$  is already low, the data is strobed in by  $\overline{W}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{G}$  must be high to bring the output buffers to the high-impedance state prior to applying data to the I/O lines.

#### data out (DQ1-DQ4)

The 3-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  and  $\overline{G}$  are brought low. In a read cycle the output becomes valid after the access time interval  $t_{a(C)}$  that begins with the negative transition of  $\overline{CAS}$  as long as  $t_{a(R)}$  and  $t_{a(CA)}$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{CAS}$  and  $\overline{G}$  are low.  $\overline{CAS}$  or  $\overline{G}$  going high returns it to a high-impedance state. This is accomplished by bringing  $\overline{G}$  high prior to applying data, thus satisfying  $t_{d(GHD)}$ .

#### output enable (G)

 $\overline{G}$  controls the impedance of the output buffers. When  $\overline{G}$  is high, the buffers remain in the high-impedance state. Bringing  $\overline{G}$  low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both  $\overline{G}$  and  $\overline{CAS}$  to be brought low for the output buffers, to go into the low-impedance state. Once in the low-impedance state, they remain in the low-impedance state until either  $\overline{G}$  or  $\overline{CAS}$  is brought high.

#### refresh

A refresh operation must be performed at least once every 8 ms to retain data. This can be achieved by strobing each of the 512 rows (A0-A8). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{\text{RAS}}$ -only operation can be used by holding  $\overline{\text{CAS}}$  at the high (inactive) level, conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a  $\overline{\text{RAS}}$ -only refresh. Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{\text{CAS}}$  at  $V_{\text{IL}}$  after a read operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle.

#### **CBR** refresh

CBR refresh is utilized by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$  [see parameter  $t_{d(\text{CLRL})\text{R}}$ ] and holding it low after  $\overline{\text{RAS}}$  falls [see parameter  $t_{d(\text{RLCH})\text{R}}$ ]. For successive CBR refresh cycles,  $\overline{\text{CAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . The external address is ignored and the refresh address is generated internally. The external address is also ignored during the hidden refresh option.



#### SMJ44C256 262144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

SGMS034C - MAY 1989 - REVISED JUNE 1995

#### power up

To achieve proper device operation, an initial pause of 200  $\mu$ s followed by a minimum of eight initialization (refresh) cycles is required after power-up to the full  $V_{CC}$  level.

#### test function pin

During normal device operation the TF pin must either be disconnected or biased at a voltage less than or equal to  $V_{CC}$ .

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	0 V to 7 V
Voltage range on any pin (see Note 1)	
Short-circuit output current	
Continuous total power dissipation	1 W
Operating free-air temperature range, T <sub>A</sub>	– 55°C to 125°C
Storage temperature range, T <sub>stg</sub>	– 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
Vss	Supply voltage		0		٧
VIΗ	High-level input voltage	2.4		6.5	٧
V <sub>IL</sub>	Low-level input voltage (see Note 2)	-1		8.0	٧
TA	Operating free-air temperature	- 55			°C
TC	Case temperature			125	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

NOTE 1: All voltage values are with respect to VSS.

SGMS034C - MAY 1989 - REVISED JUNE 1995

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	'44C2	56-80	'44C2	56-10	0 '44C256-12		'44C256-15		UNIT
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA	,	0.4		0.4		0.4		0.4	٧
4	Input current (leakage)	$V_{CC} = 5 \text{ V}, \qquad V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to $V_{CC}$		± 10		± 10		± 10		± 10	μА
ю	Output current (leakage)	$\frac{V_{CC}}{CAS}$ = 5.5 V, $V_{O}$ = 0 to $V_{CC}$ ,		± 10		± 10		± 10		± 10	μА
ICC1	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, t <sub>C</sub> (rdW) = minimum		80		70		60		55	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> = 2.4 V		3		3		<b>3</b>		3	mA
ICC3	Average refresh current (RAS only, or CBR)	V <sub>CC</sub> = 5.5 V, t <sub>C(rdW)</sub> = minimum, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		75		65		55		50	mA
ICC4	Average page current	$\frac{V_{CC} = 5.5 \text{ V},}{\text{RAS low}}$ $\frac{t_{C(P)} = \text{minimum},}{\text{CAS cycling}}$		50		45		35		30	mA

## capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

PARAMETER	DADAMETED	HL/JI	D/FQ	Н	J	Н	<b>(</b>	S	/	UNIT
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
C <sub>i(A)</sub>	Input capacitance, address inputs		6		.7		8		9	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		7		7		8		8	рF
C <sub>i(W)</sub>	Input capacitance, write-enable input		7		7		7		7	pF
Co	Output capacitance		7		9		10		8	pF

NOTE 3: Capacitance is sampled only at initial design and after any major change. Samples are tested at 0 V and 25°C with a 1-MHz signal applied to the pin under test. All other pins are open.

SGMS034C - MAY 1989 - REVISED JUNE 1995

#### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)

PARAMETER		ALT.	'44C256-80		'44C256-10		'44C256-12		'44C256-15		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(C)	Access time from CAS low	†CAC		20		25		30		40	ns
ta(CA)	Access time from column-address	taa		40		45		55		70	ns
ta(RL)	Access time from RAS low	tRAC		80		100		120		150	ns
ta(G)	Access time from G low	†GAC		20		25		30		40	ns
<sup>t</sup> a(CP)	Access time from CAS high column precharge	<sup>t</sup> CPA		40		50		60		75	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high (see Note 4)	<sup>t</sup> OFF		20		25		30		35	ns
<sup>t</sup> dis(G)	Output disable time after $\overline{G}$ high (see Note 4)	<sup>t</sup> GOFF		20		25		30		35	ns

NOTE 4: tdis(CH) and tdis(G) are specified when the output is no longer driven. The outputs are disabled by bringing either  $\overline{G}$  or  $\overline{CAS}$  high.

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

	PARAMETER	ALT.	'440	256-80	'440	256-10	'440	256-12	'440	256-15	UNIT
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>c(rd)</sub>	Cycle time, read (see Note 6)	tRC	150		190	-	220		260		ns
t <sub>c(W)</sub>	Cycle time, write	twc	150		190		220		260		ns
<sup>t</sup> c(rdW)	Cycle time,read-write/read- modify-write	tRWC	225		270		305		355		ns
t <sub>C</sub> (P)	Cycle time, page-mode read or write (see Note 7)	tPC	50		55		65		80		ns
<sup>t</sup> c(PM)	Cycle time, page-mode read- modify-write	t <sub>PRWC</sub>	115		135		150		175		ns
tw(CH)	Pulse duration, CAS high	tCP	10		10		15		25		ns
<sup>t</sup> w(CL)	Pulse duration, CAS low (see Note 8)	tCAS	20	10 000	25	10 000	30	10 000	40	10 000	ns
<sup>t</sup> w(RH)	Pulse duration, RAS high (precharge)	tRP	60		80		90		100		ns
<sup>t</sup> w(RL)	Pulse duration, nonpage mode RAS low (see Note 9)	<sup>t</sup> RAS	80	10 000	100	10 000	120	10 000	150	10 000	ns
<sup>t</sup> w(RL)P	Pulse duration, page mode RAS low (see Note 9)	<sup>t</sup> RASP	80	100 000	100	100 000	120	100 000	150	100 000	ns
tw(WL)	Pulse duration, write low	tWP	15		15		20	·	25		ns
<sup>t</sup> su(CA)	Setup time, column address before CAS low	tASC	5		5		5		5		ns

NOTES: 5. Timing measurements in this table are referenced to VIL max and VIH min.

6. All cycle times assume tt = 5 ns.

 7. To assure t<sub>C</sub>(P) min, t<sub>SU</sub>(CA) should be ≥ t<sub>W</sub>(CH).
 8. In a read-modify-write cycle, t<sub>d</sub>(CLWL) and t<sub>SU</sub>(WCH) must be observed. Depending on the user's transition times, this can require additional  $\overline{\text{CAS}}$  low time [tw(CL)].

9. In a read-modify-write cycle, td(RLWL) and tsu(WRH) must be observed. Depending on the user's transition times, this can require additional RAS low time [tw(RL)].



SGMS034C - MAY 1989 - REVISED JUNE 1995

# timing requirements over recommended ranges of supply voltage and operating temperature (continued) (see Note 5)

	DADAMETED	ALT.	'44C2	56-80	'44C256-10		'44C2	56-12	'44C256-15		UNIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
<sup>t</sup> su(RA)	Setup time, row address before RAS low	tasr.	0		0		0		0		ns
<sup>t</sup> su(D)	Setup time, data before W low (see Note 10)	tDS	0		0		0		0		ns
<sup>t</sup> su(rd)	Setup time, W high before CAS low	tRCS	0		0		0		0		ns
t <sub>su</sub> (WCL)	Setup time, $\overline{W}$ low before $\overline{CAS}$ low (see Note 11)	twcs	0		0		0		. 0		ns
<sup>t</sup> su(WCH)	Setup time, W low before CAS high	tCWL	20		25		30		40		ns
t <sub>su</sub> (WRH)	Setup time, W low before RAS high	tRWL	20		25		30		40		ns
th(CA)	Hold time, column address after CAS low (see Note 10)	<sup>t</sup> CAH	15		20		20		25		ns
th(RA)	Hold time, row address after RAS low	<sup>t</sup> RAH	15		15		15		15		ns
<sup>t</sup> h(RLCA)	Hold time, column address after RAS low (see Note 12)	<sup>t</sup> AR	60		70		80		100	i.	ns
<sup>t</sup> h(D)	Hold time, data after CAS low (see Note 10)	<sup>t</sup> DH	15		20		25		30		ns
<sup>t</sup> h(RLD)	Hold time, data after RAS low (see Note 12)	t <sub>DHR</sub>	60		70		85		110		ns
th(WLGL)	Hold time, G high after W low	<sup>t</sup> GH	20		25		30		40		ns
<sup>t</sup> h(CHrd)	Hold time, W high after CAS high (see Note 14)	<sup>t</sup> RCH	0		0		0		0		ns
<sup>t</sup> h(RHrd)	Hold time, W high after RAS high (see Note 14)	t <sub>RRH</sub>	10	,	10		10		10		ns
th(CLW)	Hold time, W low after CAS low (see Note 11)	tWCH.	15		20		25		30		ns
th(RLW)	Hold time, W low after RAS low (see Note 12)	twcr	65		75		90		105		ns
td(RLCH)	Delay time, RAS low to CAS high	t <sub>CSH</sub>	80		100		120		150		ns
td(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		0		0		ns
td(CLRH)	Delay time, CAS low to RAS high	tRSH	20		25		30		40	4 - B	ns
td(CLWL)	Delay time, CAS low to W low (see Note 15)	tCWD	60		70		80		90		ns
td(RLCL)	Delay time, RAS low to CAS low (see Note 13)	<sup>t</sup> RCD	30	60	30	75	30	90	30	110	ns
td(RLCA)	Delay time, RAS low to column address (see Note 13)	<sup>t</sup> RAD	20	40	20	55	20	65	25	80	ns

NOTES: 5. Timing measurements in this table are referenced to VIL max and VIH min.

10. Referenced to the later of CAS or W in write operations.

11. Early-write operation only

12. The minimum value is measured when  $t_{d(RLCL)}$  is set to  $t_{d(RLCL)}$  min as a reference.

13. Maximum value specified only to assure access time.

Either th(RHrd) or th(CHrd) must be satisfied for a read cycle.
 Read-modify-write operation only



SGMS034C - MAY 1989 - REVISED JUNE 1995


# timing requirements over recommended ranges of supply voltage and operating temperature (continued) (see Note 5)

	PARAMETER	ALT.	'44C2	56-80	'44C256-10		'44C25	6-12	'44C256-15		UNIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
<sup>t</sup> d(CARH)	Delay time, column address to RAS high	tRAL	40		45		55		70		ns
<sup>t</sup> d(CACH)	Delay time, column address to CAS high	<sup>t</sup> CAL	40		45		55		70		ns
<sup>t</sup> d(RLWL)	Delay time, $\overline{RAS}$ low to $\overline{W}$ low (see Note 15)	tRWD	130		150		170		200		ns
<sup>t</sup> d(CAWL)	Delay time, column address to W low (see Note 15)	tAWD	80		95		105		120		ns
<sup>t</sup> d(GHD)	Delay time, $\overline{\mathbf{G}}$ high before data at DQ	tGDD	20		25		30		40		ns
<sup>t</sup> d(GLRH)	Delay time, G low to RAS high	t <sub>GSR</sub>	20		25		30		40		ns
<sup>t</sup> d(RLCH)R	Delay time, RAS low to CAS high (see Note 16)	tCHR	20		25		25		30		ns
td(CLRL)R	Delay time, CAS low to RAS low (see Note 16)	<sup>t</sup> CSR	- 10		10		10		15		ns
td(RHCL)R	Delay time, RAS high to CAS low (see Note 16)	<sup>t</sup> RPC	0		0	•	0	2.6	0		ns
t <sub>rf</sub>	Refresh time interval	tREF		8		8		8		8	ms
tt	Transition time (see Note 17)	ŧτ									ns

NOTES: 5. Timing measurements in this table are referenced to VIL max and VIH min.

- 15. Read-modify-write operation only
- 16. CBR refresh only
- 17. System transition times (rise and fall) are to be a minimum of 3 ns and a maximum of 50 ns.


# PARAMETER MEASUREMENT INFORMATION



NOTE A: CL includes probe and fixture capacitance.

Figure 1. Load Circuits for Timing Parameters






NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 2. Read-Cycle Timing

SGMS034C - MAY 1989 - REVISED JUNE 1995

# PARAMETER MEASUREMENT INFORMATION



G Don't Care

Figure 3. Early-Write-Cycle Timing




Figure 4. Write-Cycle Timing

SGMS034C - MAY 1989 - REVISED JUNE 1995

Don't Care

#### PARAMETER MEASUREMENT INFORMATION tc(rdW) tw(RL) RAS tw(CL) tw(RH) td(RLCL) ╬ td(CHRL) ─ CAS th(RA) tw(CH) tsu(CA) tsu(RA) td(RLCA) - th(CA) Row X Don't Care XX Column t<sub>su(WCH)</sub> th(RLCA) + td(RLWL) t<sub>su(WRH)</sub> +▶ t<sub>su(rd)</sub> tw(WL) ─► Don't Care Don't Care td(CAWL) - td(CLWL) tsu(D) th(D) See Note A DQ1-Don't Care Valid Out Valid In Don't Care DQ4 ta(R) tdls(G) ta(G) td(GHD)


NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

G

**Don't Care** 

Figure 5. Read-Write-/Read-Modify-Write-Cycle Timing

th(WLGL)




NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

- B. A write-cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
- C. Access time is ta(CP)- or ta(CA)-dependent.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing

SGMS034C - MAY 1989 - REVISED JUNE 1995


## PARAMETER MEASUREMENT INFORMATION



NOTES: A. A read cycle or a read-modify-write cycle can be intermixed with the write cycles as long as the read and read-modify-write timing specifications are not violated.

B. Referenced to CAS or W, whichever occurs last.

Figure 7. Enhanced-Page-Mode Write-Cycle Timing (see Note A)



NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

B. A read or write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing (see Note B)

SGMS034C - MAY 1989 - REVISED JUNE 1995




Figure 9. RAS-Only Refresh Timing




Figure 10. Hidden-Refresh-Cycle (Enhanced Page Mode) Timing

# SMJ44C256 262144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

SGMS034C -- MAY 1989 -- REVISED JUNE 1995

# PARAMETER MEASUREMENT INFORMATION tc(rd) tw(RL) td(RLCH)R td(RLCH)R Don't Care Don't Care

Figure 11. Automatic CBR Refresh-Cycle Timing

# SMJ44C256 262144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

SGMS034C - MAY 1989 - REVISED JUNE 1995



# SMJ4C1024 1048576-BIT DYNAMIC RANDOM-ACCESS MEMORY

SGMS023D - DECEMBER 1988 - REVISED JUNE 1995

- **HJ PACKAGE** JD PACKAGE Organization . . . 1048576 x 1 (TOP VIEW) (TOP VIEW) Processed to MIL-STD-883. Class B D 26 ບ<sub>SS</sub> рΠ 18 VSS Single 5-V Supply (10% Tolerance) W۲ 2 25 □Q WΠ 2 17[] Q **Performance Ranges:** RAS CAS 3 24 RAS II 16 CAS 3 ACCESS ACCESS READ TF 23 □ NC TF ( 15∏ A9 TIME TIME TIME OR NC. 22 A9 14∏ A8 WRITE A0 [ 5 ta(R) ta(C) ta(CA) (trac) (tCAC) (tAA) CYCLE А1 П 13 A A7 6 (MIN) (MAX) (MAX) (MAX) A2 [ 12∏ A6 7 18 🗆 A8 A0□ '4C1024-80 80 ns 20 ns 40 ns 150 ns A3 [] 8 11 A5 '4C1024-10 100 ns 25 ns 45 ns 190 ns A1□ 10 17 □ A7 10 A4 Vcc [] '4C1024-12 120 ns 30 ns 55 ns 220 ns A2 11 16 🗌 A6 '4C1024-15 150 ns 40 ns 70 ns 260 ns A3□ 12 □ A5 15 Enhanced Page Mode Operation for Faster 14 A4 V<sub>CC</sub>L 13 **Memory Access HK PACKAGE** - Higher Data Bandwidth Than (TOP VIEW) **Conventional Page Mode Parts**  Random Single-Bit Access Within a Row 20 ٧ss With a Column Address ₩⊏ Q 2 19 RAS □ CAS 3 18 One of Ti's CMOS Megabit DRAM Family □ NC TF = 4 17 Including SMJ44C256 - 256K × 4 NC = 3 A9 5 16 **Enhanced Page Mode** 8A c A0 □ 6 15 CAS-Before-RAS (CBR) Refresh 7 3 A7 A1 [ 14 3 A6 A2 □ 8 13 Long Refresh Period A3 = 9 12 ⊐ A5 512-Cycle Refresh in 8 ms (Max) 10 - A4 V<sub>CC</sub> ⊏ 11 3-State Unlatched Output Low-Power Dissipation Texas instruments EPIC™ Process
- TTL-Compatible

   Packaging Offered:
  - 20/26-Lead Ceramic Surface Mount Package (HJ Suffix)

All Inputs/Outputs and Clocks Are

- 18-Pin 300-Mil Ceramic DIP (JD Suffix)
- 20-Pin Ceramic Flat Pack (HK Suffix)
- 20/26-Terminal Leadless Ceramic Surface Mount Package (FQ/HL Suffixes)
- 20-Pin Ceramic Zig-Zag in-Line Package (SV Suffix)
- Operating Temperature Range
   55°C to 125°C

FQ/HL PACKA (TOP VIEW		SV PACKAGE (TOP VIEW)						
D☐ 1 26 W☐ 2 25 RAS☐ 3 24 TF☐ 4 23 NC☐ 5 22	Vss Q CAS NC A9	A9 10 Q 3 D 5 RAS 7 NC 9 A0 11 A2 13	2 CAS 4 Vss 6 W 8 TF 10 NC 12 A1					
A0 9 18 A1 10 17 A2 11 16 A3 12 15 VCC 13 14	A8 A7 A6 A5 A4	V <sub>CC</sub> 15 A5 17 A7 19	14 A3 16 A4 18 A6 20 A8					

PIN NOMENCLATURE						
- A0-A9	Address Inputs					
CAS	Column Address Strobe					
D	Data In					
NC	No Internal Connection					
Q	Data Out					
RAS	Row Address Strobe					
TF	Test Function					
Vcc	5-V Supply					
Vss	Ground					
W	Write Enable					

EPIC is a trademark of Texas Instruments Incorporated



## description

The SMJ4C1024 is a high-speed, 1 048576-bit dynamic random-access memory (RAM) organized as 1 048576 words of one bit each. It employs enhanced performance implanted CMOS (EPIC™) technology for high performance, reliability, and low power at a low cost.

This device features maximum  $\overline{\text{RAS}}$  access times of 80 ns, 100 ns, 120 ns, and 150 ns. Maximum power dissipation is as low as 305 mW operating and 16.5 mW standby on 150 ns devices.

The EPIC™ technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. IDD peaks are 140 mA typical, and a –1 V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 54 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ4C1024 is offered in an 18-pin ceramic dual-in-line package (JD suffix), a 20/26-terminal ceramic leadless carrier package (FQ/HL suffixes), a 20/26-pin leaded carrier package (HJ suffix), a 20-pin flatpack (HK suffix), and a 20-pin ceramic zig-zag in-line package (SV suffix). They are characterized for operation from – 55°C to 125°C.

# operation

## enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row address setup and hold and address multiplexing is eliminated. The maximum number of columns that can be accessed is determined by the maximum  $\overline{RAS}$  low time and the  $\overline{CAS}$  page cycle time used. With minimum  $\overline{CAS}$  page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening  $\overline{RAS}$  cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature lets the SMJ4C1024 operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as the column address is valid rather than when  $\overline{CAS}$  goes low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after the row address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{a(C)}$  maximum (access time from  $\overline{CAS}$  low), if  $t_{a(CA)}$  maximum (access time from column address) has been satisfied. If the column addresses for the next page cycle are valid at the same time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{a(C)}$  or  $t_{a(CP)}$  (access time from rising edge of  $\overline{CAS}$ ).

# address (A0-A9)

Twenty address bits are required to decode 1 of 1048576 storage cell locations. Ten row-address bits are set up on inputs A0 through A9 and latched onto the chip by  $\overline{\text{RAS}}$ . The ten column-address bits are set up on pins A0 through A9 and latched onto the chip by  $\overline{\text{CAS}}$ . All addresses must be stable on or before the falling edges of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ .  $\overline{\text{RAS}}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{\text{CAS}}$  is used as a chip select to activate the output buffer as well as latch the address bits into the column-address buffer.

#### write enable (W)

The read or write mode is selected through  $\overline{W}$ . A logic high on the  $\overline{W}$  input selects the read mode, and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out remains in the high-impedance state for the entire cycle, permitting common I/O operation.



## data in (D)

Data-in is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip latch. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$ , and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{CAS}$  is already low, and the data is strobed in by  $\overline{W}$  with setup and hold times referenced to this signal.

## data out (Q)

The 3-state output buffers provide direct TTL compatibility (no pullup resistor required) with a fanout of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high impedance (floating) state until  $\overline{CAS}$  is brought low. In a read cycle the output becomes valid after the access time  $t_{a(C)}$ .  $t_{a(C)}$  begins with the negative transition of  $\overline{CAS}$  as long as  $t_{a(R)}$  and  $t_{a(CA)}$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{CAS}$  is low; when  $\overline{CAS}$  goes high, the output returns to a high-impedance state. In a delayed-write or read-modify-write cycle, the output follows the sequence for the read cycle.

#### refresh

A refresh operation must be performed at least once every 8 ms to retain data. This can be achieved by strobing each of the 512 rows (A0–A8). A normal read or write cycle refreshes all bits in each selected row. A  $\overline{RAS}$ -only operation can be used by holding  $\overline{CAS}$  at the high (inactive) level, conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh. Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{CAS}$  at  $V_{IL}$  after a read operation and cycling  $\overline{RAS}$  after a specified precharge period, similar to a  $\overline{RAS}$ -only refresh cycle.

## CAS-before-RAS (CBR) refresh

CBR refresh is used by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$  (see parameter  $t_{d(\text{CLRL})R}$ ) and holding it low after  $\overline{\text{RAS}}$  falls (parameter  $t_{d(\text{RLCH})R}$ ). For successive CBR refresh cycles,  $\overline{\text{CAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . The external address is ignored and the refresh address is generated internally. The external address is also ignored during the hidden refresh cycles.


## power up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after full  $V_{CC}$  level is achieved.

# test function pin


During normal device operation TF must be disconnected or biased at a voltage less than or equal to  $V_{CC}$ .

# logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. The pin numbers shown are for the 18-pin JD package.

# functional block diagram



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin (see Note 1)	– 1 V to 7 V
Voltage range on V <sub>CC</sub>	
Short-circuit output current, IOS	
Power dissipation	
Operating temperature range, T <sub>A</sub>	55°C to 125°C
Storage temperature range, T <sub>stq</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to V<sub>SS</sub>.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VιΗ	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		8.0	V
TA	Minimum operating free-air temperature	- 55			°C.
TC	Maximum operating case temperature			125	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.



# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	DAMETER	TEST	'4C10	24-80	'4C10	24-10	'4C10	24-12	'4C10	24-15	
PA	ARAMETER	CONDITIONS		MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voitage	I <sub>OH</sub> = -5 mA	2.4		2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4		0.4	٧
l <sub>i</sub>	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All other pins = 0 V to V <sub>CC</sub>		± 10		± 10	31 d. 1	± 10		± 10	μΑ
ю	Output current (leakage)	$\frac{V_{CC} = 5.5 \text{ V}}{\text{CAS high}}$ V <sub>O</sub> = 0 V to V <sub>CC</sub> ,		± 10		± 10		± 10		± 10	μА
lcc1	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cycle	11.	75	,	70	7	60		55	mA
I <sub>CC2</sub>	Standby current	After 1 memory cycle, RAS and CAS high, V <sub>IH</sub> = 2.4 V		3		3		3		3	mA
ICC3	Average refresh current (RAS only or CBR)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		70		65		55		50	mA
ICC4	Average page current	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \text{tpc} = \text{minimum}, \\ \hline CAS \text{ cycling}$		50		45		35		30	mA

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

	PARAMETER	HL/JI	HL/JD/FQ		HJ		K	sv		UNIT
	PARAMETER		MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		6		7		8		9	pF
C <sub>i(D)</sub>	Input capacitance, data input		5		5		6		7	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		7		7		8		8	рF
C <sub>i(W)</sub>	Input capacitance, write-enable input		7		7		7	1.00	7	pF
Co	Output capacitance		7		9		10		8	pF

NOTE 3: Capacitance is sampled only at initial design and after any major change. Samples are tested at 0 V and 25°C with a 1 MHz signal applied to the pin under test. All other pins are open.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)

	DADAMETED	ALT.	'4C1024-80		'4C1024-10		'4C1024-12		'4C1024-15		UNIT
	PARAMETER		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
ta(C)	Access time from CAS low	tCAC		20		25		30		40	ns
t(CA)	Access time from column address	tAA		40	5 15	45		55		70	ns
t(R)	Access time from RAS low	tRAC		80		100		120		150	ns
ta(CP)	Access time from column precharge	<sup>t</sup> CPA		40	4 4 A 1	40	100	60	4	75	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high (see Note 4)	tOFF		20		25		30		35	ns

NOTE 4: tdis(CH) is specified when the output is no longer driven. The output is disabled by bringing CAS high.



# 1048576-BIT DYNAMIC RANDOM-ACCESS MEMORY

SGMS023D - DECEMBER 1988 - REVISED JUNE 1995

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

		ALT.	'4C10	024-80	'4C1	024-10	'4C1	024-12	'4C1024-15		LINIT	
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
<sup>t</sup> c(rd)	Cycle time, read (see Note 6)	t <sub>RC</sub>	150		190		220		260		ns	
<sup>t</sup> c(W)	Cycle time, write	twc	150		190		220		260		ns	
<sup>t</sup> c(rdW)	Cycle time, read-write/read-modify-write	tRWC	175		220		265		315		ns	
t <sub>c</sub>	Cycle time, page-mode read or write (see Note 7)	tPC	50	-	55		65		80		ns	
<sup>t</sup> c(PM)	Cycle time, page-mode read-modify-write	tPRWC	75		85		110		135		ns .	
tw(CH)	Pulse duration, CAS high	tCP	10		10		15		25		ns	
tw(CL)	Pulse duration, CAS low (see Note 8)	†CAS	20	10 000	25	10000	30	10000	40	10000	ns	
<sup>t</sup> w(RH)	Pulse duration, RAS high (precharge)	tRP	60		80		90		100		ns	
<sup>t</sup> w(RL)	Pulse duration, nonpage mode, RAS low (see Note 9)	<sup>t</sup> RAS	80	10 000	100	10000	120	10000	150	10000	ns	
tw(RL)P	Pulse duration, page mode, RAS low (see Note 9)	tRASP	80	100 000	100	100 000	120	100 000	150	100 000	ns	
tw(WL)	Pulse duration, write	tWP	15		15		20		25		ns	
<sup>t</sup> su(CA)	Setup time, column address before CAS low	tASC	0		3		3		3		ns	
<sup>t</sup> su(RA)	Setup time, row address before RAS low	t <sub>ASR</sub>	0		0		0		0		ns	
<sup>t</sup> su(D)	Setup time, data (see Note 10)	tDS	0		0		0		0		ns	
<sup>t</sup> su(rd)	Setup time, read before CAS low	tRCS	0		0		0		0		ns	
t <sub>su(WCL)</sub>	Setup time, W low before CAS low (see Note 11)	twcs	0		. 0		0		0	-	ns	
<sup>t</sup> su(WCH)	Setup time, W low before CAS high	tCWL	20		25		30		40		ns	
<sup>t</sup> su(WRH)	Setup time, W low before RAS high	tRWL	20		25		30		40		ns	
th(CA)	Hold time, column address after CAS low	t <sub>CAH</sub>	15		20		20		25		ns	
th(RA)	Hold time, row address after RAS low	tRAH	12		15		15		20		ns	

NOTES: 5. Timing measurements in this table are referenced to  $V_{IL}$  max and  $V_{IH}$  min.

- 6. All cycle times assume t<sub>t</sub> = 5 ns.
  7. To assure t<sub>C</sub>(P) min, t<sub>SU</sub>(CA) should be ≥ t<sub>W</sub>(CH).
  8. In a read-modify-write cycle, t<sub>d</sub>(CLWL) and t<sub>SU</sub>(WCH) must be observed.
- 9. In a read-modify-write cycle,  $t_{d(RLWL)}$  and  $t_{su(WRH)}$  must be observed.
- 10. Referenced to the later of CAS or W in write operations
- 11. Early write operation only



# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 5) (continued)


10 to 10 to		ALT.	'4C10	24-80	'4C1024-10		'4C10	24-12	'4C1024-15		LINUT	
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
th(RCLA)	Hold time, column address after RAS low (see Note 12)	tAR	60		70		80		100		ns	
<sup>t</sup> h(D)	Hold time, data (see Note 10)	tDH	15		20		25		30	1.50	ns	
<sup>t</sup> h(RLD)	Hold time, data after RAS low (see Note 12)	t <sub>DHR</sub>	60		70		85		110		ns	
<sup>t</sup> h(CHrd)	Hold time, read after CAS high (see Note 15)	tRCH	0		. 0		Ö		0		ns	
<sup>t</sup> h(RHrd)	Hold time, read after RAS high (see Note 15)	tRRH	10		10		10		10		ns	
th(CLW)	Hold time, write after CAS low (see Note 11)	twcH	15		- 20		25		30		ns	
<sup>t</sup> h(RLW)	Hold time, write after RAS low (see Note 12)	twcn	60		70		85		100		ns	
td(RLCH)	Delay time, RAS low to CAS high	tCSH	80		100		120		150		ns	
<sup>t</sup> d(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		. 0		0		ns	
<sup>t</sup> d(CLRH)	Delay time, CAS low to RAS high	trsh	20		25		30		40		ns	
<sup>t</sup> d(CLWL)	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (see Note 13)	tcwD	20		25		40		50		ns	
td(RLCL)	Delay time, RAS low to CAS low (see Note 14)	<sup>t</sup> RCD	22	60	28	75	28	90	33	110	ns	
<sup>t</sup> d(RLCA)	Delay time, RAS low to column address (see Note 14)	<sup>t</sup> RAD	17	40	20	55	20	65	25	80	ns	
<sup>t</sup> d(CARH)	Delay time, column address to RAS high	<sup>t</sup> RAL	40		45		55		70		ns	
td(CACH)	Delay time, column address to CAS high	tCAL	40		45		55		70		ns	
<sup>t</sup> d(RLWL)	Delay time, $\overline{RAS}$ low to $\overline{W}$ low (see Note 13)	tRWD	80		100		130		160		ns	
<sup>t</sup> d(CAWL)	Delay time, column address to $\overline{W}$ low (see Note 13)	tAWD	40		45		65		80		ns	
td(RLCH)R	Delay time, RAS low to CAS high (see Note 16)	t <sub>CHR</sub>	20		25		25		30		ns	
td(CLRL)R	Delay time, CAS low to RAS low (see Note 16)	tCSR	10		10		10		15		ns	
td(RHCL)R	Delay time, RAS high to CAS low (see Note 16)	tRPC	0		0		0		0		ns	
t <sub>rf</sub>	Refresh time interval	t <sub>REF</sub>		8		8		8		8	ms	
t <sub>t</sub>	Transition time (see Note 17)				_				-		ns	

NOTES: 5. Timing measurements in this table are referenced to  $V_{IL}$  max and  $V_{IH}$  min.

- 10. Referenced to the later of CAS or W in write operations.
- 11. Early-write operation only
- 12. The minimum value is measured when  $t_{d(RLCL)}$  is set  $t_{d(RLCL)}$  min as a reference.
- 13. Read-modify-write operation only
- 14. Maximum value specified only to assure access time.
- 15. Either th(RHrd) or th(CHrd) must be satisfied for a read cycle.
- 16. CBR refresh only
- 17. Transition times (rise and fall) for RAS and CAS are to be minimum of 3 ns and a maximum of 50 ns.




## PARAMETER MEASUREMENT INFORMATION



NOTE A: CL includes probe and fixture capacitance.

Figure 1. Load Circuits for Timing Parameters



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 2. Read-Cycle Timing


# PARAMETER MEASUREMENT INFORMATION tc(W) tw(RL) RAS td(CLRH) tw(RH) td(RLCL) tw(CL) td(CHRL) td(RLCH) CAS t<sub>su(RA)</sub> td(CACH) tw(CH) td(CARH) th(RA) - ▼ tsu(CA) th(RLCA) Don't Care Column td(RLCA) t<sub>su(WCH)</sub> tsu(WRH) th(RLW) th(CLW) tsu(WCL) Don't Care tw(WL) | ← t<sub>h(D)</sub> tsu(D) th(RLD) Don't Care Valid Data

Figure 3. Early-Write-Cycle Timing

# PARAMETER MEASUREMENT INFORMATION tc(W) tw(RL) RAS td(CLRH) tw(RH) td(RLCL) td(CHRL) td(RLCH) tw(CL) CAS tsu(CA) tw(CH) th(RA) † td(CARH) t<sub>su(RA)</sub> td(CACH) th(RLCA) Column Don't Care A0-A9 th(CA) td(RLCA) tsu(WCH) t<sub>su(WRH)</sub> Don't Care Don't Care th(RLW) tw(WL) th(D) t<sub>su(D)</sub> th(RLD) Valid Data **Don't Care** tdis(CH) Not Valid


Figure 4. Write-Cycle Timing

# PARAMETER MEASUREMENT INFORMATION



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.


Figure 5. Read-Write-/Read-Modify-Write-Cycle Timing



NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

- B. A write cycle or a read-modify cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
- C. Access time is  $t_{a(CP)}$  or  $t_{a(CA)}$  dependent.


Figure 6. Enhanced-Page-Mode Read-Cycle Timing



NOTES: A. A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.

B. Referenced to CAS or W, whichever occurs last.

Figure 7. Enhanced-Page-Mode Write-Cycle Timing



NOTES: A. Output can go the from high-impedance state to an invalid-data state prior to the specified access time.

B. A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing






Figure 9. RAS-Only Refresh-Cycle Timing




Figure 10. Hidden-Refresh-Cycle Timing




Figure 11. Automatic-CBR-Refresh-Cycle Timing

# SMJ4C1024 1048576-BIT DYNAMIC RANDOM-ACCESS MEMORY

SGMS023D - DECEMBER 1988 - REVISED JUNE 1995



**HR PACKAGE** JD/JDB PACKAGES Processed to MIL-STD-883, Class B Organization . . . 4194304 x 1 Single 5-V Power Supply (±10% Tolerance) **Performance Ranges:** ACCESS ACCESS ACCESS READ TIME TIME TIME OR WRITE **CYCLE** (tAA) (trac) (tcac) (MAX) (MAX) (MAX) (MIN) SMJ44100-80 80 ns 20 ns 40 ns 150 ns SMJ44100-10 100 ns 25 ns 50 ns 180 ns

 Enhanced Page Mode Operation for Faster **Memory Access** 

30 ns

55 ns

210 ns

- Higher Data Bandwidth Than **Conventional Page-Mode Parts** 

120 ns

- Random Single-Bit Access Within a Row With a Column Address
- CAS-Before-RAS (CBR) Refresh
- Long Refresh Period 1024-Cycle Refresh in 16 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation

SMJ44100-12

- Texas Instruments EPIC™ CMOS Process
- All Inputs/Outputs and Clocks are TTL Compatible
- Packaging Options:
  - 18-Pin, 400 mil Ceramic DIP (JD Suffix)
  - 18-Pin, 300 mil Ceramic DIP (JDB Suffix)
  - 20-Pin, Ceramic Flatpack (HR Suffix)
  - 20-Pad, 350 × 675 Ceramic Chip Carrier (HL Suffix)
  - Additional Package Options Planned
- Military Temperature Range
  - -55 °C to 125°C

# description

(ТОР \	/IEW)	(ТОР	VIEW)
D	18 V <sub>SS</sub> 17 Q 16 CAS 15 A9 14 A8 13 A7 12 A6 11 A5 10 A4	D   1 W   2 RAS   3 NC   4 A10   5 A0   6 A1   7 A2   8 A3   9 VCC   10	20 V <sub>SS</sub> 19 Q 18 CAS 17 NC 16 A9 15 A8 14 A7 13 A6 12 A5 11 A4
		CKAGE VIEW)	
	p 🛮 1	26 Vee	

(TOP VIEW)			
RAS		26 25 24 23 22	V <sub>SS</sub> Q CAS NC
	L.		A9
A0	9	18	<b>8</b> A
A1	10	17	A7
A2	11	16	A6
А3	12	15	A5
Vcc	<u> </u>	14	A4

PIN NOMENCLATURE		
A0-A10	Address Inputs	
CAS	Column-Address Strobe	
D	Data In	
NC	No Internal Connection	
Q	Data Out	
RAS	Row-Address Strobe	
₩	Write Enable	
Vcc	5-V Supply	
Vcc Vss	Ground	

The SMJ44100 is a series of high-speed 4194304-bit dynamic random-access memories (DRAMs), organized as 4194304 words of one bit each. They employ state-of-the-art enhanced performance implanted CMOS EPIC™ technology for high performance, reliability, and low power operation.

The SMJ44100 features maximum row access time of 80 ns, 100 ns, and 120 ns. Maximum power dissipation is as low as 385 mW operating and 22 mW standby.

All inputs and outputs, including clocks, are compatible with Series 54 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data-out lines are unlatched to allow greater system flexibility.

EPIC is a trademark of Texas Instruments Incorporated.

# description (continued)

The SMJ44100 is offered in a 300-mil 18-pin ceramic dual-in-line package (JDB suffix), an 18-pin ceramic dual-in-line package (JD suffix), a 20-pin ceramic flatpack (HR suffix), and a 20-pad 350  $\times$  675 ceramic chip carrier package (HL suffix). All packages are guaranteed for operation from - 55°C to 125°C.

## operation

# enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum RAS low time and the CAS page cycle time used. With minimum CAS page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening RAS cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the SMJ44100 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when  $\overline{CAS}$  goes low. This performance improvement is referred to as enhanced page mode. Valid column address can be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{CAC}$  maximum (access time from  $\overline{CAS}$  low), if  $t_{AA}$  maximum (access time from column address) has been satisfied. In the event that column addresses for the next cycle are valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{CAC}$  or  $t_{CPA}$  (access time from rising edge of  $\overline{CAS}$ ).

## address (A0-A10)

Twenty-two address bits are required to decode 1 of 4194304 storage cell locations. Eleven row-address bits are set up on inputs A0 through A10 and latched onto the chip by  $\overline{RAS}$ . The eleven column-address bits are set up on pins A0 through A10 and latched onto the chip by  $\overline{CAS}$ . All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select, activating the output buffer as well as latching the address bits into the column-address buffer.

## write enable (W)

The read or write mode is selected through  $\overline{W}$ . A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out remains in the high-impedance state for the entire cycle permitting common I/O operation.

#### data in (D)

Data is written during a write or read-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-write cycle,  $\overline{CAS}$  is already low, the data is strobed in by  $\overline{W}$  with setup and hold times referenced to this signal.



## data out (Q)

The high-impedance state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{\text{CAS}}$  is brought low. In a read cycle the output becomes valid after the access time interval t<sub>CAC</sub> that begins with the negative transition of  $\overline{\text{CAS}}$  as long as t<sub>RAC</sub> and t<sub>AA</sub> are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{\text{CAS}}$  is low;  $\overline{\text{CAS}}$  going high returns it to a high-impedance state. In a delayed-write or read-write cycle, the output follows the sequence for the read cycle.

#### refresh

A refresh operation must be performed at least once every 16 ms to retain data. This can be achieved by strobing each of the 1024 rows (A0-A9, A10 is ignored). A normal read or write cycle refreshes all bits in each row that is selected as well as the corresponding row relative to A10. A  $\overline{RAS}$ -only operation can be used by holding  $\overline{CAS}$  at the high (inactive) level, conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh. Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{CAS}$  at  $V_{IL}$  after a read operation and cycling  $\overline{RAS}$  after a specified precharge period, similar to a  $\overline{RAS}$ -only refresh cycle. The external address is ignored during the hidden refresh cycles.

# CAS-before-RAS (CBR) refresh

CBR refresh is utilized by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$  (see parameter  $t_{\text{CSR}}$ ) and holding it low after  $\overline{\text{RAS}}$  falls (see parameter  $t_{\text{CHR}}$ ). For successive CBR refresh cycles,  $\overline{\text{CAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . The external address is ignored and the refresh address is generated internally.

## power-up


To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after full  $V_{CC}$  level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only or CBR) cycle.

#### test mode

An industry standard design for test (DFT) mode is incorporated in the SMJ44100. A  $\overline{\text{CBR}}$  cycle with  $\overline{\text{W}}$  low (WCBR) cycle is used to enter test mode. In the test mode, data is written into and read from eight sections of the array in parallel. Data is compared upon reading and if all bits are equal, the data-out pin goes high. If any one bit is different, the data-out pin goes low. Any combination read, write, read-write, or page-mode can be used in test mode. The test mode function reduces test times by enabling the 4M DRAM to be tested as if it were a 512K DRAM, where row address 10, column address 10, and also column address 0 are not used. A  $\overline{\text{RAS}}$ -only or CBR refresh cycle is used to exit the DFT mode.

SGMS040D - JANUARY 1991 - REVISED JUNE 1995


#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown are for the HM package.



#### functional block diagram



#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Voltage range on any pin (see Note 1)	
Voltage range on V <sub>CC</sub>	
Short-circuit output current	
Power dissipation	
Operating free-air temperature range, T <sub>A</sub>	
Storage temperature range, T <sub>sto</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### NOTE 1: All voltage values are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
ViH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	-1		0.8	٧
TA	Minimum operating temperature	- 55			°C
TC	Maximum operating case temperature			125	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

SGMS040D - JANUARY 1991 - REVISED JUNE 1995

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	DADAMETED	TEGT COMPLETIONS	'4410	08-00	'4410	0-10	'4410	0-12	UNIT
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
VOH	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
l <sub>1</sub>	Input current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to $V_{CC}$		± 10		± 10	-	± 10	μΑ
ю	Output current (leakage)	$\frac{V_{CC}}{CAS}$ high		± 10		± 10		± 10	μĄ
lcc1	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle	1	85		80		70	mA
I <sub>CC2</sub>	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V (TTL)		4		4		4	mA
lCC3	Average refresh current (RAS only, or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		85		75	*	65	mA
ICC4	Average page current (see Note 4)	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = minimum,  RAS low, CAS cycling		50		40		35	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

		PARAMETER		MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	1,			7	pF
C <sub>i(D)</sub>	Input capacitance, data inputs				7	рF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		 , .		10	рF
C <sub>i(W)</sub>	Input capacitance, write-enable input				10	pF
Co	Output capacitance				10	рF

NOTE 5: V<sub>CC</sub> = 5 V ± 0.5 V and the bias on pins under test is 0 V. Capacitance is sampled only at initial design and after any major change.

# switching characteristics over recommended ranges of supply voltage range and operating free-air temperature

	PARAMETER		'4410	0-80	'4410	0-10	'4410	0-12	UNIT
	PARAMETER		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tAA	Access time from column address			40		50		55	ns
tCAC	Access time from CAS low			20		25		30	ns
tCPA	Access time from column precharge			45		50		55	ns
t <sub>RAC</sub>	Access time from RAS low	- 1		80		100		120	ns
<sup>t</sup> OFF	Output disable time after CAS high (see Note 6)	. ,		20		25		30	ns

NOTE 6: tOFF is specified when the output is no longer driven. The output is disabled when CAS is brought high.

<sup>4.</sup> Measured with a maximum of one address change while CAS = VIH

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'44100-80		'441	00-10	'44100-12		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
<sup>t</sup> RC	Cycle time, random read or write (see Note 7)	150		180		210		ns
tRWC .	Cycle time, read-write	175		210		245		ns
t <sub>PC</sub>	Cycle time, page-mode read or write (see Note 8)	50		60		65		ns
<sup>t</sup> PRWC	Cycle time, page-mode read-write	. 70		85		95		ns
<sup>t</sup> RASP	Pulse duration, page mode, RAS low (see Note 9)	80	100 000	100	100 000	120	100 000	ns
<sup>t</sup> RAS	Pulse duration, nonpage mode, RAS low (see Note 9)	80	10 000	100	10 000	120	10 000	ns
t <sub>CAS</sub>	Pulse duration, CAS low (see Note 10)	20	10 000	25	10 000	30	10 000	ns
<sup>t</sup> CP	Pulse duration, CAS high	10		10		15		ns
tRP	Pulse duration, RAS high (precharge)	60		70		80		ns
twp	Pulse duration, write	15		20		25		ns
tasc	Setup time, column address before CAS low	0		0		0		ns
<sup>t</sup> ASR	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data (see Note 11)	0		0		0		ns
t <sub>RCS</sub>	Setup time, read before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	20		25		30		ns
<sup>t</sup> RWL	Setup time, W low before RAS high	20		25		30		ns
twcs	Setup time, W low before CAS low (early-write operation only)	0		0		0		ns
twsR	Setup time, W high (CBR refresh only)	10		10		10		ns
<sup>t</sup> CAH	Hold time, column address after CAS low	15		20		20		ns
t <sub>DHR</sub>	Hold time, data after RAS low	60		75		90		ns
<sup>t</sup> DH	Hold time, data (see Note 11)	15		20		25		ns
t <sub>AR</sub>	Hold time, column address after RAS low (see Note 13)	60		75		90		ns
t <sub>RAH</sub>	Hold time, row address after RAS low	10		15		15		ns
tRCH	Hold time, read after CAS high (see Note 12)	0		0		0		ns
tRRH	Hold time, read after RAS high (see Note 12)	0		0		0		ns
tWCH	Hold time, write after CAS low (early-write operation only)	15		20		25		ns
twcr	Hold time, write after RAS low (see Note 10)	60	************	75		90		ns
twhr	Hold time, W high (CBR refresh only)	10		10		10		ns
tAWD	Delay time, column address to $\overline{W}$ low (read-write operation only)	40		50		55		ns
CHR	Delay time, RAS low to CAS high (CBR refresh only)	20		20		25		ns
CRP	Delay time, CAS high to RAS low	0		0		0		ns
CSH	Delay time, RAS low to CAS high	80		100		120		ns
CSR	Delay time, CAS low to RAS low (CBR refresh only)	10		10		10		ns
tCWD	Delay time, CAS low to W low (read-write operation only)	20		25		30		ns

NOTES: 7. All cycle times assume  $t_T = 5$  ns.

- 8. To assure tpc min, tASC should be ≥ tcp.
- 9. In a read-write cycle, tRWD and tRWL must be observed.
- In a read-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.
   Referenced to the later of CAS or W in write operations
- 12. Either tRRH or tRCH must be satisfied for a read cycle.
- 13. The minimum value is measured when tRDC is set to tRCD min as a reference.




# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'4410	0-80	'4410	0-10	'4410	0-12	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>RAD</sub>	Delay time, RAS low to column address (see Note 14)	15	40	20	50	20	65	ns
tRAL	Delay time, column address to RAS high	40		50		55		ns
t <sub>CAL</sub>	Delay time, column address to CAS high	40	1	50		55		ns
†RCD	Delay time, RAS low to CAS low (see Note 14)	20	60	25	75	25	90	ns
t <sub>RPC</sub>	Delay time, RAS high to CAS low	0		0		0		ns
tRSH	Delay time, CAS low to RAS high	20		25		30		ns
t <sub>RWD</sub>	Delay time, RAS low to W low (read-write operation only)	80		100		120		ns
tCLZ	CAS to output in low Z (see Note 15)	0		0		0		ns
tREF	Refresh time interval		16		16		16	ms
tŢ	Transition time (see Note 16)							

NOTES: 14. Maximum value specified only to assure access time.


- 15. Valid data is presented at the output after all access times are satisfied. The output can go from the high-impedance state to an invalid-data state prior to the specified access times as the output is driven when CAS goes low.
- 16. Transition times (rise and fall) for RAS and CAS are to be minimum of 3 ns and maximum of 50 ns.

#### PARAMETER MEASUREMENT INFORMATION



NOTE A: C<sub>L</sub> includes probe and fixture capacitance.

Figure 1. Load Circuits for Timing Parameters



NOTE A: Valid data is presented at the output after all access times are satisfied. The output can go from the high-impedance state to an invalid-data state prior to the specified access times as the output is driven when CAS goes low.

Figure 2. Read-Cycle Timing






Figure 3. Early-Write-Cycle Timing



NOTE A: Valid data is presented at the output after all access times are satisfied. The output can go from the high-impedance state to an invalid-data state prior to the specified access times as the output is driven when  $\overline{CAS}$  goes low.


Figure 4. Write-Cycle Timing



NOTE A: Valid data is presented at the output after all access times are satisfied. The output can go from the high-impedance state to an invalid-data state prior to the specified access times as the output is driven when CAS goes low.

Figure 5. Read-Write-Cycle Timing






NOTES: A. Valid data is presented at the output after all access times are satisfied. The output can go from the high-impedance state to an invalid-data state prior to the specified access times as the output is driven when CAS goes low.

B. Access time is tCPA or tAA dependent.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing




NOTES: A. Referenced to CAS or W, whichever occurs last.

B. A read cycle or a read-write cycle can be intermixed with a write cycle as long as read and read-write timing specifications are not violated.

Figure 7. Enhanced-Page-Mode Write-Cycle Timing






- NOTES: A. Valid data is presented at the output after all access times are satisfied. The output can go from the high-impedance state to an invalid-data state prior to the specified access times as the output is driven when CAS goes low.
  - B. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Read-Write-Cycle Timing

SGMS040D - JANUARY 1991 - REVISED JUNE 1995






NOTES: A. Transition times (rise and fall) for RAS and CAS are to be minimum of 3 ns and maximum of 50 ns.

B. A10 is a don't care.

Figure 9. RAS-Only Refresh-Cycle Timing



NOTES: A. Transition times (rise and fall) for RAS and CAS are to be minimum of 3 ns and maximum of 50 ns.

B. A10 is a don't care.


Figure 10. Automatic CBR Refresh-Cycle Timing

**Don't Care** 

· HI-Z

SGMS040D - JANUARY 1991 - REVISED JUNE 1995

#### PARAMETER MEASUREMENT INFORMATION



NOTE A: Transition times (rise and fall) for RAS and CAS are to be minimum of 3 ns and maximum of 50 ns.

Figure 11. Hidden-Refresh-Cycle (Read) Timing




Figure 12. Hidden-Refresh-Cycle (Write) Timing

### SMJ44100 4194304-WORD BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS040D - JANUARY 1991 - REVISED JUNE 1995

	SGMS041D - JANUARY 1991 - REVISED JUNE 18
<ul> <li>Processed to MiL-STD-883, Class B</li> <li>Organization 1 048 576 × 4</li> </ul>	JDB OR HR PACKAGES HL PACKAGE (TOP VIEW)
● Single 5-V Power Supply (±10% Tolerance)  ● Performance Ranges:  ACCESS ACCESS ACCESS READ  TIME TIME TIME OR WRITE  (trac) (tcac) (taa) CYCLE  (MAX) (MAX) (MAX) (MIN)  SMJ44400-80 80 ns 20 ns 40 ns 150 ns  SMJ44400-10 100 ns 25 ns 45 ns 180 ns	DQ1
SMJ44400-12 120 ns 30 ns 55 ns 210 ns  ■ Enhanced Page Mode Operation for Faster Memory Access  — Higher Data Bandwidth Than	A3 9 12 A5 A1 10 17 A7  VCC 10 11 A4 A2 11 16 A6  A3 12 15 A5  VCC 13 14 A4
Conventional Page-Mode Parts     Random Single-Bit Access Within a Row     With a Column Address     CAS-Before-RAS (CBR) Refresh	SV PACKAGE (TOP VIEW)  OE 10 2 CAS

	- CAS-I	Before-RAS	(CBR)	Refresh
--	---------	------------	-------	---------

- Long Refresh Period 1024-Cycle Refresh in 16 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments Enhanced Performance Implanted CMOS (EPIC™) Process
- All Inputs/Outputs and Clocks are TTL Compatible
- Packaging Options:
  - 20-Pin, 300-Mil Ceramic Side-Brazed DIP (JDB suffix)
  - 20-Pin Ceramic Flatpack (HR Suffix)
  - 20-Pad, 350 × 675 Ceramic Chip Carrier (HL suffix)
  - 20-Pin Ceramic ZIP (SV suffix)
  - Additional Package Options Planned
- Military Temperature Range -55 to 125°C

PIN	NOMENCLATURE
A0-A9	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ4	Data In/Data Out
ŌĒ	Output Enable
RAS	Row-Address Strobe
$\overline{w}$	Write Enable
Vcc	5-V Supply
Vss	Ground

DQ4

DQ1

W

A9 10L

l A1 12

A4 16∐

A6 18L

8

14 **A3** 

20

DQ3 3

V<sub>SS</sub> 🗍 5

DQ2 7

RAS 9

AO 11

A2 13

A7 19

D 15

17 A5

#### description

The SMJ44400 is a series of high-speed 4194304-bit dynamic random-access memories (DRAMs), organized as 1048576 words of four bits each. The series employs state-of-the-art EPIC™ technology for high performance, reliability, and low-power operation.

The SMJ44400 features maximum row access times of 80 ns, 100 ns, and 120 ns. Maximum power dissipation is as low as 360 mW operating and 22 mW standby.

All inputs and outputs, including clocks, are compatible with Series 54 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

EPIC is a trademark of Texas Instruments Incorporated.



SGMS041D - JANUARY 1991 - REVISED JUNE 1995

#### description (continued)

The SMJ44400 is offered in a 300-mil, 20-pin ceramic side-brazed dual-in-line package (JDB suffix), a 20-pin ceramic flatpack (HR suffix), a 20-pad 350 × 675 ceramic chip carrier (HL suffix), and a 20-pin ceramic zig-zag in-line package (SV suffix). All packages are characterized for operation from –55°C to 125°C.

#### operation

#### enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum  $\overline{RAS}$  low time and the  $\overline{CAS}$  page cycle time used. With minimum  $\overline{CAS}$  page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening  $\overline{RAS}$  cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the column addresses. This feature allows the SMJ44400 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when  $\overline{CAS}$  goes low. This performance improvement is referred to as enhanced page mode. Valid column address can be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{CAC}$  maximum (access time from  $\overline{CAS}$  low), if  $t_{AA}$  maximum (access time from column address) has been satisfied. In the event that column addresses for the next cycle are valid at the time  $\overline{CAS}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{CAC}$  or  $t_{CPA}$  (access time from rising edge of  $\overline{CAS}$ ).

#### address (A0-A9)

Twenty address bits are required to decode 1 of 1048576 storage cell locations. Ten row-address bits are set up on inputs A0 through A9 and latched onto the chip by  $\overline{RAS}$ . The ten column-address bits are set up on pins A0 through A9 and latched onto the chip by  $\overline{CAS}$ . All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select, activating the output buffer as well as latching the address bits into the column-address buffer.

#### write enable (W)

The read or write mode is selected through  $\overline{W}$ . A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out remains in the high-impedance state for the entire cycle permitting a write operation independent of the state of  $\overline{OE}$ . This permits early-write operation to be completed with  $\overline{OE}$  grounded.

#### data in/out (DQ1-DQ4)

The high-impedance output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  and  $\overline{OE}$  are brought low. In a read cycle the output becomes valid after all access times are satisfied. The output remains valid while  $\overline{CAS}$  and  $\overline{OE}$  are low.  $\overline{CAS}$  or  $\overline{OE}$  going high returns it to the high-impedance state.



#### output enable (OE)

OE controls the impedance of the output buffers. When OE is high, the buffers remain in the high-impedance state. Bringing OE low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both RAS and CAS to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they remain in the low-impedance state until either OE or CAS is brought high.

#### refresh

A refresh operation must be performed at least once every 16 ms to retain data. This can be achieved by strobing each of the 1024 rows (A0-A9). A normal read or write cycle refreshes all bits in each row that is selected. A RAS-only operation can be used by holding CAS at the high (inactive) level, conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh. Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding CAS at V<sub>IL</sub> after a read operation and cycling RAS after a specified precharge period, similar to a RAS-only refresh cycle. The external address is ignored during the hidden refresh cycles.

#### CAS-before-RAS (CBR) and hidden refresh

CBR refresh is utilized by bringing CAS low earlier than RAS (see parameter t<sub>CSR</sub>) and holding it low after RAS falls (see parameter  $t_{CSR}$ ). For successive CBR refresh cycles,  $\overline{CAS}$  can remain low while cycling  $\overline{RAS}$ . The external address is ignored and the refresh address is generated internally. During CBR refresh cycles the outputs remain in the high-impedance state.

Hidden refresh can be performed while maintaining valid data at the output pins. This is accomplished by holding CAS at V<sub>IL</sub> after a read operation. RAS is cycled after the specified read cycle parameters are met. Hidden refresh can also be used in conjunction with an early-write cycle. CAS is maintained at VIL while RAS is cycled, once all the specified early-write parameters are met. Externally generated addresses must be used to specify the location to be accessed during the initial RAS cycle of a hidden refresh operation. Subsequent RAS cycles (refresh cycles) use the internally-generated addresses and the external address is ignored.

#### power up


To achieve proper device operation, an initial pause of 200 µs followed by a minimum of eight initialization cycles is required after full  $V_{CC}$  level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only or CBR) cycle.

#### test mode

An industry standard Design For Test (DFT) mode is incorporated in the SMJ44400. A CBR with  $\overline{W}$  low (WCBR) cycle is used to enter test mode. In the test mode, data is written into and read from eight sections of the array in parallel. All data is written into the array through DQ1. Data is compared upon reading and if all bits are equal, all DQ pins go high. If any one bit is different, all the DQ pins go low. Any combination read, write, read-write, or page-mode can be used in the test mode. The test mode function reduces test times by enabling the 1M × 4-bit DRAM to be tested as if it were a 512K DRAM where column address 0 is not used. A RAS-only or CBR refresh cycle is used to exit the DFT mode.




#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pinouts illustrated are for the HL package.

#### functional block diagram



SGMS041D - JANUARY 1991 - REVISED JUNE 1995

#### absolute maximum ratings over operating temperature range (unless otherwise noted)†

Voltage range on any pin (see Note 1)	
Voltage range on V <sub>CC</sub>	
Short-circuit output current	50 mA
Power dissipation	1 W
Operating temperature range, T <sub>A</sub> –	55°C to 125°C
Storage temperature range, T <sub>sto</sub> –	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	-1	-	0.8	V
TA	Minimum operating temperature	- 55			င့
TC	Maximum operating case temperature			125	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER			'44400-80		'44400-10		'44400-12		
		TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4	-	2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
ij .	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All other pins = 0 V to V <sub>CC</sub>		± 10	. :	± 10		± 10	μА
Ю	Output current (leakage)	$\frac{V_{CC}}{CAS}$ high		± 10	-	± 10		± 10	μА
ICC1	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		85		80		70	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V		4		4		4	mA
ICC3	Average refresh current (RAS only, or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		85		75		65	mA
ICC4	Average page current (see Note 4)	VCC = 5.5 V, tpC = minimum, RAS low, CAS cycling		50		40		35	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

4. Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ 

### SMJ44400 1 048 576-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS041D - JANUARY 1991 - REVISED JUNE 1995

#### capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

		PARAMETER				MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs						7	рF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		100				10	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input						10	рF
Co	Output capacitance			-			10	рF

NOTE 5: V<sub>CC</sub> = 5 V ± 0.5 V and the bias on pins under test is 0 V. Capacitance is sampled only at initial design and after any major change.

#### switching characteristics over recommended ranges of supply voltage and operating free-air temperature

			'44400-10	'44400-12	UNIT
		MIN MAX	MIN MA	K MIN MAX	UNII
tAA	Access time from column address	40	4	5 55	ns
tCAC	Access time from CAS low	20	2	5 30	ns
t <sub>CPA</sub>	Access time from column precharge	45	5	0 55	ns
tRAC	Access time from RAS low	80	10	0 120	ns
<sup>t</sup> OEA	Access time from OE low	20	2	5 30	ns
tOFF	Output disable time after CAS high (see Note 6)	20	2	5 30	ns
tOEZ	Output disable time after OE high (see Note 6)	20	2	5 30	ns

NOTE 6: toff and tofz are specified when the output is no longer driven. The outputs are disabled by bringing either OE or CAS high.

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'44400-80		'44400-10		'44400-12		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
tRC	Cycle time, random read or write (see Note 7)	150		180		210		ns
t <sub>RWC</sub>	Cycle time, read-write	205		245		285		ns
tPC	Cycle time, page-mode read or write (see Note 8)	50		60		65		ns
tPRWC	Cycle time, page-mode read-write	100		120		135		ns
<sup>t</sup> RASP	Pulse duration, page mode, RAS low (see Note 9)	80	100 000	100	100 000	120	100 000	ns
<sup>t</sup> RAS	Pulse duration, nonpage mode, RAS low (see Note 9)	80	10 000	100	10 000	120	10 000	ns
tCAS	Pulse duration, CAS low (see Note 10)	20	10 000	25	10 000	30	10 000	ns
t <sub>CP</sub>	Pulse duration, CAS high	10		10		15		ns
tRP	Pulse duration, RAS high (precharge)	60		70		80		ns
tWP	Pulse duration, write	15		20		25		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
<sup>t</sup> ASR	Setup time, row address before RAS low	0		0		0		ns
t <sub>DS</sub>	Setup time, data (see Note 11)	0	~	0		0		ns
tRCS	Setup time, read before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	20		25		30		ns
tRWL	Setup time, W low before RAS high	20		25		30		ns
twcs	Setup time, W low before CAS low (early-write operation only)	0		0		0		ns
WSR	Setup time, W high (CBR refresh only)	10		10		10		ns
tCAH	Hold time, column address after CAS low	15		20		20		ns
t <sub>DHR</sub>	Hold time, data after RAS low	60		75		90		ns
<sup>t</sup> DH	Hold time, data (see Note 11)	15		20		25		ns
t <sub>AR</sub>	Hold time, column address after RAS low (see Note 10)	60		75		90		ns
<sup>t</sup> RAH	Hold time, row address after RAS low	10		15		15		ns
tRCH .	Hold time, read after CAS high (see Note 12)	0	1	0		0		ns
trrh	Hold time, read after RAS high (see Note 12)	0		0		0		ns
tWCH	Hold time, write after CAS low (early-write operation only)	15		20		25		ns
WCR	Hold time, write after RAS low (see Note 10)	60		75		90		ns
WHR	Hold time, W high (CBR refresh only)	10		10		10		ns
OEH	Hold time, OE command	20		25		30		ns
tron	Hold time, RAS referenced to OE	20		25		30		ns
AWD	Delay time, column address to $\overline{W}$ low (read-write operation only)	70		80		90		ns
CHR	Delay time, RAS low to CAS high (CBR refresh only)	20		20		25		ns
CRP	Delay time, CAS high to RAS low	0		0		0		ns
CSH	Delay time, RAS low to CAS high	80		100		120		ns
CSR	Delay time, CAS low to RAS low (CBR refresh only)	10		10		10		ns
CWD	Delay time, CAS low to W low (read-write operation only)	50		60		70		ns

NOTES: 7. All cycle times assume  $t_T = 5$  ns.

8. To assure tpc min, tASC should be ≥ tcp.

In a read-write cycle, t<sub>RWD</sub> and t<sub>RWL</sub> must be observed.
 In a read-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.
 Referenced to the later of CAS or W in write operations

12. Either tRRH or tRCH must be satisfied for a read cycle.




# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'4440	'44400-80		'44400-10		'44400-12	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
†RAD	Delay time, RAS low to column address (see Note 13)	15	40	20	50	20	65	ns
t <sub>RAL</sub>	Delay time, column address to RAS high	40		50		55	2	ns
tCAL	Delay time, column address to CAS high	40		50		55		ns
tRCD	Delay time, RAS low to CAS low (see Note 13)	20	60	25	75	25	90	ns
t <sub>RPC</sub>	Delay time, RAS high to CAS low	0		0		0		ns
tRSH	Delay time, CAS low to RAS high	20		25		30		ns
tRWD	Delay time, $\overline{RAS}$ low to $\overline{W}$ low (read-write operation only)	110		135		160		ns
tCLZ	CAS to output in low Z (see Note 14)	0		. 0		0		ns
<sup>t</sup> OED	OE to data delay	20		25		30		ns
t <sub>REF</sub>	Refresh time interval		16		16		16	ms
tΤ	Transition time (see Note 15)							

NOTES: 13. Maximum value specified only to assure access time.


- 14. Valid data is presented at the outputs after all access times are satisfied but can go from the high-impedance state to an invalid-data state prior to the specified access times as the outputs are driven when CAS and OE are low.
- 15. Transition times (rise and fall) for RAS and CAS are to be a minimum of 3 ns and a maximum of 50 ns.

#### PARAMETER MEASUREMENT INFORMATION



NOTE A: CL includes probe and fixture capacitance.

Figure 1. Load Circuits for Timing Parameters



NOTE A: Valid data is presented at the outputs after all access times are satisfied but can go from the high-impedance state to an invalid-data state prior to the specified access times as the outputs are driven when  $\overline{\text{CAS}}$  and  $\overline{\text{OE}}$  are low.

Figure 2. Read-Cycle Timing




Figure 3. Early-Write-Cycle Timing





Figure 4. Write-Cycle Timing

SGMS041D - JANUARY 1991 - REVISED JUNE 1995


#### PARAMETER MEASUREMENT INFORMATION



NOTE A: Valid data is presented at the outputs after all access times are satisfied but can go from the high-impedance state to an invalid-data state prior to the specified access times as the outputs are driven when  $\overline{\text{CAS}}$  and  $\overline{\text{OE}}$  are low.

Figure 5. Read-Write Cycle Timing






NOTES: A. Valid data is presented at the outputs after all access times are satisfied but can go from the high-impedance state to an invalid-data state prior to the specified access times as the outputs are driven when CAS and OE are low.

B. Access time is tCPA or tAA dependent.


Figure 6. Enhanced-Page-Mode Read-Cycle Timing



NOTES: A. Referenced to CAS or W, whichever occurs last.

B. A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 7. Enhanced-Page-Mode Write-Cycle Timing



- NOTES: A. Valid data is presented at the outputs after all access times are satisfied but can go from the high-impedance state to an invalid-data state prior to the specified access times as the outputs are driven when  $\overline{CAS}$  and  $\overline{OE}$  are low.
  - B. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Read-Write-Cycle Timing




Figure 9. RAS-Only Refresh Timing







Figure 10. Automatic-CBR-Refresh-Cycle Timing



NOTE A: Valid data is presented at the outputs after all access times are satisfied but can go from the high-impedance state to an invalid-data state prior to the specified access times as the outputs are driven when CAS and OE are low.

Figure 11. Hidden-Refresh-Cycle (Read) Timing






Figure 12. Hidden-Refresh-Cycle (Write) Timing

## SMJ44400 1 048 576-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS041D - JANUARY 1991 - REVISED JUNE 1995

- Organization . . . 16777216 × 1 Bits
- Single 5-V Power Supply (10% Tolerance)
- Performance Ranges:

	<b>ACCESS</b>	<b>ACCESS</b>	ACCESS	READ	
	TIME	TIME	TIME	<b>OR WRITE</b>	
	<b>t</b> RAC	<sup>t</sup> CAC	t <sub>AA</sub>	CYCLE	
	(MAX)	(MAX)	(MAX)	(MIN)	
'416100-70	70 ns	18 ns	35 ns	130 ns	
'416100-80	80 ns	20 ns	40 ns	150 ns	
'416100-10	100 ns	25 ns	45 ns	180 ns	

- Enhanced Page-Mode Operation for Faster Memory Access
- CAS-Before-RAS (CBR) Refresh
- Long Refresh Period:
   4096 Cycles Refresh in 32 ms
- 3-State Unlatched Output
- Low Power Dissipation
- All inputs, Outputs and Clocks Are TTL Compatible
- Operating Free-Air Temperature Range:
   55°C to 125°C


## description

The SMJ416100 series is a set of high-speed 16777216-bit dynamic random-access memories (DRAMs), organized as 16777216-bit words by one bit each. They employ enhanced performance implanted CMOS (EPIC™) technology for high performance, reliability, and low power. These devices feature maximum RAS access times of 70 ns. 80 ns. and 10 ns.


All inputs, outputs, and clocks are compatible with Series 54 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ416100 is offered in a 450-mil 24/28-terminal surface-mount small-outline leadless chip carrier (FNC suffix) and a 450-mil 28-lead flatpack (HKB suffix). The packages are characterized for operation from - 55°C to 125°C.

#### FNC PACKAGE (TOP VIEW)




#### HKB PACKAGE (TOP VIEW)



PIN NOMENCLATURE							
A0-A11	Address Inputs						
CAS	Column-Address Strobe						
D	Data In						
NC	No Internal Connection						
Q	Data Out						
RAS	Row-Address Strobe						
₩	Write Enable						
Vcc	5-V Supply						
VSS	Ground						


EPIC is a trademark of Texas Instruments Incorporated.

## logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## functional block diagram





#### operation

#### enhanced page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. The time required to set up and strobe row addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by t<sub>RAS</sub>, the maximum RAS low time.

The column-address buffers in this CMOS device are activated on the falling edge of  $\overline{AAS}$ . They act as a transparent or flow-through latch while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the addresses into these buffers and also serves as an output-enable. This feature allows the SMJ416100 to operate at a higher data bandwidth than conventional page-mode parts because retrieval begins as soon as the column address is valid rather than when  $\overline{CAS}$  transitions low. The performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after row-address hold time is satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after t<sub>CAC</sub> maximum (access time from  $\overline{CAS}$  low) if t<sub>AA</sub> maximum (access time from column address) and t<sub>BAC</sub> are satisfied. If the column address for the next cycle is valid at the time  $\overline{CAS}$  goes high, access time is determined by the later occurrence of t<sub>CPA</sub> or t<sub>CAC</sub>.

#### address (A0-A11)

Twenty-four address bits are required to decode 1 of 16777216 storage-cell locations. Twelve row-address bits are set up on inputs A0 through A11 and latched during a normal access and during  $\overline{\text{RAS}}$ -only refresh as the device requires 4096 refresh cycles. Twelve column-address bits are set up on A0 through A11 and latched onto the chip by  $\overline{\text{CAS}}$ . All addresses must be stable on or before the falling edges of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ .  $\overline{\text{RAS}}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{\text{CAS}}$  is used as a chip select, activating the output buffer as well as latching the address bits into the column buffer.

#### write enable (W)

The read or write mode is selected through  $\overline{W}$ . A logic high on  $\overline{W}$  selects the read mode and a logic low selects the write mode.  $\overline{W}$  can be driven from standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out remains in the high-impedance state for the entire cycle, permitting common I/O operation.

#### data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{CAS}$  is already low and data is strobed in by  $\overline{W}$  with setup and hold times referenced to this signal.

#### data out (Q)

The 3-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 54 TTL loads. The output is in the high-impedance (floating) state until  $\overline{CAS}$  is brought low. In a read cycle, the output becomes valid at the latest occurrence of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$ , or  $t_{CPA}$  and remains valid while  $\overline{CAS}$  is low.  $\overline{CAS}$  going high returns it to the high-impedance state. In a delayed-write or read-modify-write cycle, the output does not change but retains the state just read.



## **DYNAMIC RANDOM-ACCESS MEMORY**

SGMS045C - NOVEMBER 1992 - REVISED JUNE 1995

#### refresh

A refresh operation must be performed at least once every 32 ms to retain data by strobing each of the 4096 rows (A0–A11). A normal read or write cycle refreshes all bits in each row that is selected. A RAS-only operation can be used by holding CAS at a high (inactive) level, conserving power because the output buffer remains in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh. Hidden refresh can be performed by holding CAS at V<sub>IL</sub> after a read operation and cycling RAS after the specified precharge period, similar to a RAS-only refresh cycle except with CAS held low. Valid data is maintained at the output throughout the hidden-refresh cycle. The external address is ignored and the hidden-refresh address is generated internally.

#### CAS-before-RAS (CBR) refresh

CBR refresh is utilized by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$  (see parameter  $t_{\text{CSR}}$ ) and holding it low after  $\overline{\text{RAS}}$  falls (see parameter  $t_{\text{CHR}}$ ). For successive CBR-refresh cycles,  $\overline{\text{CAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . For this mode of refresh, the external addresses are ignored and the refresh address is generated internally.

#### power up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after full  $V_{CC}$  level is achieved. These eight initialization cycles must include at least one refresh (RAS-only or CBR) cycle.



absolute maximum ratings over operating free-air tem	perature range (unless otherwise noted)†
Supply voltage range, V <sub>CC</sub>	– 1 V to 7 V
Voltage range on any pin (see Note 1)	
Short-circuit output current	50 mA
Power dissipation	
Operating free-air temperature range, TA	– 55°C to 125°C
Storage temperature range, T <sub>sto</sub>	

NOTE 1: All voltage values are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	-1		0.8	٧
TA	Operating free-air temperature	- 55		125	ပံ

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				'416100-70		'416100-80		'416100-10	
	PARAMETER TEST CONDITIONS		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
lį	Input current (leakage)	$V_{CC} = 5.5 \text{ V}, \qquad V_I = 0 \text{ V to } 6.5 \text{ V},$ All others = 0 V to $V_{CC}$		± 10		± 10		± 10	μА
ю	Output current (leakage)	$\frac{V_{CC}}{CAS}$ high $V_{O} = 0$ V to $V_{CC}$ ,		± 10		± 10		± 10	μΑ
lCC1	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		80		70		60	mA
	Standby current	After one memory cycle, RAS and CAS high, V <sub>IH</sub> = 2.4 V (TTL)		2		2		2	mA
ICC2		After one memory cycle, RAS and CAS high, VIH = VCC - 0.2 V (CMOS)		1		1		1	mA
ICC3	Average refresh current (RAS-only refresh or CBR) (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS-only refresh), RAS low after CAS low (CBR)		80		70		60	mA
ICC4	Average page current (see Note 4)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS low, CAS cycling		65		60		55	mA
ICC7	Standby current output enable (see Note 5)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS = V <sub>IH</sub> , CAS = V <sub>IL</sub> , Data out = enabled		5		5		5	mA

NOTES: 3. Measured with a maximum of one address change while RAS = V<sub>IL</sub>

4. Measured with a maximum of one address change while CAS = VIH

5. Measured with indicated conditions following a normal read cycle



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A11 <sup>†</sup>		9	pF
C <sub>i(D)</sub>	Input capacitance, D†		8	pF
C <sub>i(RC)</sub>	Input capacitance, CAS and RAS†		. 8	pF
C <sub>i(W)</sub>	Input capacitance, WT		8	pF
Co	Output capacitance †		14	pF

<sup>†</sup> Input capacitance for ZIP (SV suffix) package is 12 pF.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 7)

	PARAMETER		'416100-70		'416100-80		'416100-10		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	ORIT
tAA	Access time from column address			35		40		45	ns
<sup>t</sup> CAC	Access time from CAS low	e e		18		20		25	ns
<sup>t</sup> CPA	Access time from column precharge			40		45		50	ns
<sup>t</sup> RAC	Access time from RAS low			70		80		100	ns
<sup>t</sup> OEA	Access time from OE low			18		18		18	ns
<sup>t</sup> OFF	Output disable time after CAS high (see Note 8)		0	18	0	20	0	25	ns
<sup>t</sup> OEZ	Output disable time after OE high (see Note 8)		0	18	0	20	0	25	ns

NOTES: 7. Valid data is presented at the output after all access times are satisfied. Valid data can go from the high-impedance state to an invalid data state prior to the specified access times as the output is driven when CAS goes low.

NOTE 6: Capacitance is sampled only at initial design and after any major changes. Samples are tested at 0 V and 25°C with a 1-MHz signal applied to the terminal under test. All other terminals are open.

<sup>8.</sup> topp is specified when the output is no longer driven. The output is disabled by bringing CAS high.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'416	'416100-70		100-80	'416100-10		LIMIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>RC</sub>	Cycle time, random read or write (see Note 9)	130		150		180		ns
tRWC	Cycle time, read-write (see Note 9)	153		175		210		ns
tPC	Cycle time, page mode read or write (see Notes 9 and 10)	45		50		55		ns
<sup>t</sup> PRWC	Cycle time, page mode read-write (see Note 9)	68		75		85		ns
<sup>t</sup> RASP	Pulse duration, RAS low, page mode (see Note 11)	70	100 000	80	100 000	100	100 000	ns
t <sub>RAS</sub>	Pulse duration, RAS low, nonpage mode (see Note 11)	70	10 000	80	10 000	100	10 000	ns
t <sub>CAS</sub>	Pulse duration, CAS low (see Note 12)	18	10 000	20	10 000	25	10 000	ns
<sup>t</sup> CP	Pulse duration, CAS high	10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	50		60		70		ns
twp	Pulse duration, W low	10		10		10		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data (see Note 13)	0		0		0		ns
tRCS	Setup time, W high before CAS low	0		0		0		ns
<sup>t</sup> CWL	Setup time, W low before CAS high	18		20		25		ns
tRWL	Setup time, W low before RAS high	18		20	* -	25		ns
twcs	Setup time, W low before CAS low (early-write operation only)	0		0		0		ns
tWRP	Setup time, W high before RAS low (CBR refresh only)	10		10		10		ns
tCAH	Hold time, column address after CAS low	15		15		15		ns
<sup>t</sup> DH	Hold time, data (see Note 13)	15		15		15		ns
<sup>t</sup> RAH	Hold time, row address after RAS low	10		10		10		ns
<sup>t</sup> RCH	Hold time, W high after CAS high (see Note 14)	0		0	· .	0		ns
<sup>t</sup> RRH	Hold time, W high after RAS high (see Note 14)	0		0		5		ns
tWCH	Hold time, W low after CAS low (early-write operation only)	15		15		15		ns
<sup>t</sup> WRH	Hold time, W high after RAS low (CBR refresh only)	10		10		10		ns
<sup>t</sup> RHCP	Hold time, RAS high from CAS precharge	40		45		50		ns
tAWD	Delay time, column address to $\overline{W}$ low (read-write operation only)	35		40		45		ns
tCHR	Delay time, RAS low to CAS high (CBR refresh only)	10		10		20		ns
tCRP	Delay time, CAS high to RAS low	5		5		5		ns
tCSH	Delay time, RAS low to CAS high	70		80		100		ns
<sup>t</sup> CSR	Delay time, CAS low to RAS low (CBR refresh only)	5		5		10		ns
tCWD	Delay time, CAS low to W low (read-write operation only)	18		20		25		ns

NOTES: 9. All cycle times assume  $t_T = 5$  ns, referenced to  $V_{IH}$  (min) and  $V_{IL}$  (max).


- 10. To assure tpc min, tASC should be ≥ tcp.
- 11. In a read-write cycle, tRWD and tRWL must be observed.
- In a read-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.
   Referenced to the later of CAS or W in write operations
- 14. Either tRRH or tRCH must be satisfied for a read cycle.


timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

			'416100-70		'416100-80		'416100-10	
			MAX	MIN	MAX	MIN	MAX	UNIT
tRAD	Delay time, RAS low to column address (see Note 15)	15	35	15	40	15	55	ns
tRAL	Delay time, column address to RAS high	35		40		45		ns
tCAL.	Delay time, column address to CAS high	35	1.5	40		45		ns
tRCD	Delay time, RAS low to CAS low (see Note 15)	20	52	20	60	20	75	ns
t <sub>RPC</sub>	Delay time, RAS high to CAS low	0		0		0		ns
tRSH	Delay time, CAS low to RAS high	18	41	20		25		ns
tRWD	Delay time, RAS low to W low (read-write operation only)	70		80		100		ns
tCPW	Delay time, W low after CAS precharge (read-write operation only)	40		45		50		ns
t <sub>REF</sub>	Refresh time interval		32		32		32	ms
tŢ	Transition time (see Note 16)							

NOTES: 15. The maximum value is specified only to assure access time.

### PARAMETER MEASUREMENT INFORMATION






LOAD CIRCUIT

**VOLTAGE WAVEFORMS** 

Figure 1. Load Circuits and Voltage Waveforms

The actiming parameters are specified with reference to the minimum valid high-level voltage and the maximum valid low-level voltage for each signal. This corresponds to 2.4 V and 0.8 V for inputs; 2.4 V and 0.4 V for outputs with the given load circuit.

<sup>16.</sup> Transition times (rise and fall) for RAS and CAS are to be a minimum of 3 ns and a maximum of 30 ns.



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 2. Read-Cycle Timing




Figure 3. Early-Write-Cycle Timing






Figure 4. Write-Cycle Timing



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 5. Read-Write-Cycle Timing




NOTES: A. Access time is tCPA, tCAC or tAA dependent.

B. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing


## PARAMETER MEASUREMENT INFORMATION



NOTES: A. Referenced to CAS or W, whichever occurs last

B. A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 7. Enhanced-Page-Mode Write-Cycle Timing



NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

B. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Read-Write-Cycle Timing






Figure 9. RAS-Only Refresh-Cycle Timing




Figure 10. Automatic-CBR-Refresh-Cycle Timing




Figure 11. Hidden-Refresh-Cycle (Read) Timing




Figure 12. Hidden-Refresh-Cycle (Write) Timing



## SMJ416400 4194304-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

SGMS042D - MARCH 1992 - REVISED JUNE 1995

•	Organization 4 134304 x 4
•	Single 5-V Power Supply (10% Tolerance)
•	Performance Ranges:

	ACCESS TIME <sup>t</sup> RAC (MAX)	ACCESS TIME tCAC (MAX)	ACCESS TIME taa (MAX)	READ OR WRITE CYCLE (MIN)
'416400-70	70 ns	18 ns	35 ns	130 ns
'416400-80	80 ns	20 ns	40 ns	150 ns
'416400-10	100 ns	25 ns	45 ns	180 ns


- Enhanced Page-Mode Operation for Faster Memory Access
- CAS-Before-RAS (CBR) Refresh
- Long Refresh Period
   4096 Cycles Refresh in 32 ms
- 3-State Unlatched Output
- Low Power Dissipation
- All Inputs, Outputs, and Clocks are TTL Compatible
- Operating Free-Air Temperature Range
   55°C to 125°C

#### description

The SMJ416400 series is a set of high-speed 16777216-bit dynamic random-access memories (DRAMs), organized as 4194304 words by four bits each. They employ enhanced performance implanted CMOS (EPIC™) technology for high performance, reliability, and low power.

These devices feature maximum RAS access times of 70 ns, 80 ns, and 100 ns. All inputs, outputs, and clocks are compatible with Series 54 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ416400 is offered in 450-mil 24/28-pin surface-mount small-outline leadless-chip carrier (FNC suffix), 28-lead flatpack (HKB suffix), and 24-lead ZIP (SV suffix) packages. The packages are characterized for operation from -55°C to 125°C.




#### HKB PACKAGE (TOP VIEW)

V <sub>CC</sub>	1	28	V <sub>SS</sub>
DQ1	2	27	DQ4
DQ2	3	26	DQ3
₩ =====	4	25	<u>CAS</u>
RAS ====	5	24	ŌĒ
A11	6	23	A9
NC	7	22	NC
NC	8	21	NC
A10 ======	9	20	A8
A0 =====	10	19	A7
A1	11	18	A6
A2 =====	12	17	A5
A3 =====	13	16	A4
V <sub>CC</sub>	14	15	V <sub>SS</sub>
			,

PIN NOMENCLATURE						
A0-A11	Address Inputs					
CAS	Column-Address Strobe					
DQ1-DQ4	Data In/Data Out					
NC	No Internal Connection					
ŌĒ	Output Enable					
RAS	Row-Address Strobe					
W	Write Enable					
Vcc	5-V Supply					
Vss	Ground					


EPIC is a trademark of Texas Instruments Incorporated.

## logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FNC and HKB packages.

## functional block diagram



<sup>‡</sup> Column address 10 and column address 11 are not used.



#### operation

#### enhanced page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. The time required to set up and strobe row addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by t<sub>RAS</sub>, the maximum RAS low width.

The column-address buffers in this CMOS device are activated on the falling edge of  $\overline{AAS}$ . They act as a transparent or flow-through latch while  $\overline{CAS}$  is high. The falling edge of  $\overline{CAS}$  latches the addresses into these buffers and also serves as an output enable. This feature allows the SMJ416400 to operate at a higher data bandwidth than conventional page-mode parts because retrieval begins as soon as the column address is valid, rather than when  $\overline{CAS}$  transitions low. The performance improvement is referred to as enhanced page mode. Valid column address can be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{CAS}$ . In this case, data is obtained after  $t_{CAC}$  maximum (access time from  $\overline{CAS}$  low) if  $t_{AA}$  maximum (access time from column address) and  $t_{OEA}$  have been satisfied. When the column address for the next cycle is valid at the time  $\overline{CAS}$  goes high, access time is determined by the later occurrence of  $t_{CPA}$  or  $t_{CAC}$ .

#### address (A0-A11)

Twenty-two address bits are required to decode 1 of 4194304 storage-cell locations. Twelve row-address bits are set on inputs A0 through A11 and latched onto the chip by the row-address strobe,  $\overline{RAS}$ . Ten column-address bits are set on A0 through A9 and latched onto the chip by the column-address strobe,  $\overline{CAS}$ . Row address A11 is required during a normal access and during  $\overline{RAS}$ -only refresh as the device requires 4096 refresh cycles. All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select, activating the output buffer, as well as latching the address bits into the column-address buffer.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on  $\overline{W}$  selects the read mode and a logic low selects the write mode.  $\overline{W}$  can be driven from standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out remains in the high-impedance state for the entire cycle permitting a write operation independent of the state of  $\overline{OE}$ . This permits early-write operation to be completed with  $\overline{OE}$  grounded.

#### data-in/data-out (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In the early-write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{CAS}$  is already low; data is strobed in by  $\overline{W}$  with setup and hold times referenced to this signal.

The 3-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two series 54 TTL loads. The output is in the high-impedance (floating) state until  $\overline{CAS}$  is brought low. In a read cycle, the output becomes valid at the latest occurrence of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$ , or  $t_{CPA}$  and remains valid while  $\overline{CAS}$  is low.  $\overline{CAS}$  going high returns it to the high-impedance state. In a delayed-write or read-modify-write cycle, the output does not change, but retains the state just read.

#### output enable (OE)

 $\overline{\text{OE}}$  controls the impedance of the output buffers. When  $\overline{\text{OE}}$  is high, the buffers remain in the high-impedance state. Bringing  $\overline{\text{OE}}$  low during a normal cycle activates the output buffers, putting them in the low-impedance state. Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  must be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, the output buffers remain in the low-impedance state until either  $\overline{\text{OE}}$  or  $\overline{\text{CAS}}$  is brought high.



#### refresh

A refresh operation must be performed at least once every 32 ms to retain data. This can be achieved by strobing each of the 4096 rows (A0–A11). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding  $\overline{CAS}$  at a high (inactive) level, conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh. Hidden refresh can be performed by holding  $\overline{CAS}$  at  $V_{IL}$  after a read operation and cycling  $\overline{RAS}$  after the specified precharge period, similar to a  $\overline{RAS}$ -only refresh cycle except with  $\overline{CAS}$  held low. Valid data is maintained at the output throughout the hidden-refresh cycle. An internal-refresh address provides the refresh address during hidden refresh.

## CAS-before-RAS (CBR) refresh

CBR refresh is utilized by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$  (see parameter  $t_{\text{CSR}}$ ) and holding it low after  $\overline{\text{RAS}}$  falls (see parameter  $t_{\text{CHR}}$ ). For successive CBR refresh cycles,  $\overline{\text{CAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . For this mode of refresh, the external addresses are ignored and the refresh address is generated internally.

#### power up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after full  $V_{CC}$  level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only or CBR) cycle.

## absolute maximum ratings over operating free-air temperature†

Supply voltage range, V <sub>CC</sub>	– 1 V to 7 V
Voltage range on any pin (see Note 1)	
Short-circuit output current	
Power dissipation	1 W
Operating free-air temperature range, T <sub>A</sub>	55°C to 125°C
Storage temperature range, T <sub>stq</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VιΗ	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	-1.		0.8	<b>&gt;</b>
TA	Operating free-air temperature	- 55		125	ů

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEGT COMPLETIONS	'416400-70		'41640	08-00	'41640		
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		٧
Vol	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
l <sub>l</sub>	Input current (leakage)	V <sub>I</sub> = 0 V to 6.5 V, All others = 0 V to V <sub>CC</sub>		± 10		± 10		± 10	μА
Ю	Output current (leakage)	V <sub>O</sub> = 0 V to V <sub>CC</sub> , CAS high		± 10		± 10		± 10	μΑ
ICC1	Read- or write-cycle current (see Note)	V <sub>CC</sub> = 5.5 V, Minimum cycle		80		70		60	mA
	Chandles assured	V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high		2		2		2	mA
ICC2	Standby current	VIH = V <sub>CC</sub> - 0.05 V (CMOS), After 1 memory cycle, RAS and CAS high		1		1		1	mA
ІССЗ	Average refresh current (RAS only or CBR)†	RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		80		70		60	mA
ICC4	Average page current (see Note 4)†	RAS low, CAS cycling		65		60		55	mA
ICC7	Standby current output enable†	RAS = V <sub>IH</sub> , CAS = V <sub>IL</sub> , Data out = enabled		5		5		5	mA

<sup>†</sup> Minimum cycle, V<sub>CC</sub> = 5.5 V

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

4. Measured with a maximum of one address change while CAS = VIH

## capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

		PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A11‡		40.	9	pF
C <sub>i(RC)</sub>	Input capacitance, RAS and CAS‡			8	pF
C <sub>i(OE)</sub>	Input capacitance, OE ‡			8	pF
C <sub>i(W)</sub>	Input capacitance, W‡		100	8	pF
Со	Output capacitance			14	pF

‡ Input capacitance for ZIP (SV suffix) package is 12 pF.

NOTE 5: Capacitance is sampled only at initial design and after any major change. Samples are tested at 0 V and 25°C with a 1-MHz signal applied to the pin under test. All other pins are open.

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 6)

			'416400-70		'416400-80		'41640		
12.5	PARAMETER		MIN	MIN MAX		MAX	MIN	MAX	UNIT
t <sub>AA</sub>	Access time from column-address			35		40		45	ns
tCAC	Access time from CAS low			18		20		25	ns
tCPA	Access time from column precharge			40		45		50	ns
†RAC	Access time from RAS low			70		80		100	ns
<sup>t</sup> OEA	Access time from OE low			18		20		25	ns
tOFF	Output disable time after CAS high (see Note 7)		0	18	0	20	. 0	25	ns
<sup>t</sup> OEZ	Output disable time after OE high (see Note 7)	200	0	18	0	20	0	25	ns

NOTES: 6. Valid data is presented at the outputs after all access times are satisfied but can go from the high-impedance state to an invalid-data state prior to the specified access times as the outputs are driven when CAS goes low.

7. toff and tofz are specified when the outputs are no longer driven. The outputs are disabled by bringing either OE or CAS high.

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'416400-70		'416	400-80	'416400-10		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
<sup>t</sup> RC	Cycle time, random read or write (see Note 8)	130		150		180	1.5	ns
tRWC	Cycle time, read-write (see Note 8)	181		205		245		ns
<sup>t</sup> PC	Cycle time, page mode read or write (see Notes 8 and 9)	45		50		55		ns
<sup>t</sup> PRWC	Cycle time, page mode read-write (see Note 8)	96		105		120		ns
t <sub>RASP</sub>	Pulse duration, RAS low, page mode (see Note 10)	70	100 000	80	100 000	100	100 000	ns
t <sub>RAS</sub>	Pulse duration, RAS low, nonpage mode (see Note 10)	70	10 000	80	10 000	100	10 000	ns
t <sub>CAS</sub>	Pulse duration, CAS low (see Note 11)	18	10 000	20	10 000	25	10 000	ns
tCP	Pulse duration, CAS high	10		10		10	- S - 20 -	ns
tRP	Pulse duration, RAS high (precharge)	50		60		70		ns
tWP	Pulse duration, $\overline{\mathbf{W}}$ low	10		10		10		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data (see Note 12)	0		0		0		ns
tRCS	Setup time, W high before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	18		20		25		ns
<sup>t</sup> RWL	Setup time, W low before RAS high	18		20		25		ns
twcs	Setup time, W low before CAS low (early-write operation only)	0		0		0	4	ns
tWRP	Setup time, W high before RAS low (CBR refresh only)	10		10		10		ns
<sup>t</sup> CAH	Hold time, column address after CAS low	15		15		15		ns
<sup>t</sup> DH	Hold time, data (see Note 12)	15		15		15		ns
<sup>t</sup> RAH	Hold time, row address after RAS low	10		10		10		ns
tRCH	Hold time, W high after CAS high (see Note 13)	0		. 0		0		ns
<sup>t</sup> RRH	Hold time, W high after RAS high (see Note 13)	0		0		5		ns

NOTES: 8. All cycle times assume  $t_T = 5$  ns, referenced to  $V_{IH(min)}$  and  $V_{IL(max)}$ .

9. To assure tpc min, tASC should be ≥ tcp.

10. In a read-write cycle, tRWD and tRWL must be observed.

In a read-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.
 Referenced to the later of CAS or W in write operations

13. Either tare or tach must be satisfied for a read cycle.


## timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

	'416400-70		'41640	08-00	'416400-10		
	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Hold time, W low after CAS low (early-write operation only)	15		15		15		ns
Hold time, $\overline{W}$ high after $\overline{RAS}$ low (CBR refresh only)	10		10		10		ns
Hold time, OE command	18		20		25		ns
Hold time, RAS referenced to OE	10		10		10		ns
Hold time, RAS high from CAS precharge	40		45		50		ns
Delay time, column address to $\overline{W}$ low (read-write operation only)	63		70		80		ns
Delay time, RAS low to CAS high (CBR refresh only)	10		10		20		ns
Delay time, CAS high to RAS low	5		5		5		ns
Delay time, RAS low to CAS high	70		80		100		ns
Delay time, CAS low to RAS low (CBR refresh only)	5		5		10		ns
Delay time, CAS low to W low (read-write operation only)	46		50		60		ns
Delay time, OE to data	18		20		25		ns
Delay time, RAS low to column address (see Note 14)	15	35	15	40	15	55	ns
Delay time, column address to RAS high	35		40		45		ns
Delay time, column address to CAS high	35		40		45		ns
Delay time, RAS low to CAS low (see Note 14)	20	52	20	60	20	75	ns
Delay time, RAS high to CAS low	0		0		0		ns
Delay time, CAS low to RAS high	18		20		25		ns
Delay time, RAS low to W low (read-write operation only)	98		110		135		ns
Delay time, $\overline{W}$ low after $\overline{\text{CAS}}$ precharge (read-write operation only)	63		70		80		ns
Refresh time interval		32		32		32	ms
Transition time (see Note 15)							
	Hold time, W high after RAS low (CBR refresh only)  Hold time, OE command  Hold time, RAS referenced to OE  Hold time, RAS high from CAS precharge  Delay time, column address to W low (read-write operation only)  Delay time, RAS low to CAS high (CBR refresh only)  Delay time, RAS low to CAS high  Delay time, RAS low to RAS low  Delay time, CAS low to RAS low (CBR refresh only)  Delay time, CAS low to W low (read-write operation only)  Delay time, CAS low to W low (read-write operation only)  Delay time, RAS low to column address (see Note 14)  Delay time, column address to RAS high  Delay time, column address to CAS high  Delay time, RAS low to CAS low (see Note 14)  Delay time, RAS low to CAS low (see Note 14)  Delay time, RAS low to CAS low (see Note 14)  Delay time, RAS low to RAS high  Delay time RAS low to RAS high  Delay time RAS low to RAS high  Delay time RAS low to RAS high  Delay time RAS low to RAS high  Delay time RAS low to RAS high  Delay time RAS low to RAS high  Delay time RAS low to RAS high  Delay time RAS low to RAS high  Delay time RAS low to RAS high  Delay time RAS low to RAS high  Delay time RAS low to RAS high  Delay time RAS low to RAS high  Delay time RAS low to RAS high  Delay time RAS low to RAS high  Delay	Hold time, W low after CAS low (early-write operation only)  15 Hold time, W high after RAS low (CBR refresh only) 10 Hold time, OE command 18 Hold time, RAS referenced to OE 10 Hold time, RAS referenced to OE 10 Hold time, RAS high from CAS precharge 40 Delay time, column address to W low (read-write operation only) 63 Delay time, RAS low to CAS high (CBR refresh only) 10 Delay time, CAS high to RAS low 5 Delay time, RAS low to CAS high 70 Delay time, CAS low to RAS low (CBR refresh only) 5 Delay time, CAS low to W low (read-write operation only) 46 Delay time, CAS low to W low (read-write operation only) 46 Delay time, CAS low to column address (see Note 14) 15 Delay time, column address to RAS high 25 Delay time, column address to CAS high 26 Delay time, Column address to CAS high 27 Delay time, Column address to CAS high 36 Delay time, RAS low to CAS low (see Note 14) 29 Delay time, RAS low to CAS low (see Note 14) 20 Delay time, RAS high to CAS low 30 Delay time, RAS high to CAS low 31 Delay time, RAS low to RAS high 32 Delay time, RAS low to RAS high 33 Delay time, RAS low to CAS low (see Note 14) 34 Delay time, RAS low to CAS low (see Note 14) 35 Delay time, RAS low to RAS high 36 Delay time, RAS low to RAS high 37 Delay time, RAS low to RAS high 38 Delay time, RAS low to RAS high 39 Delay time, RAS low to RAS high 39 Delay time, RAS low to RAS high low (read-write operation only) 39 Delay time, RAS low to RAS precharge (read-write operation only) 30 Refresh time interval	Hold time, W low after CAS low (early-write operation only)  Hold time, W high after RAS low (CBR refresh only)  Hold time, OE command  Hold time, RAS referenced to OE  Hold time, RAS ingh from CAS precharge  Delay time, column address to W low (read-write operation only)  Delay time, RAS low to CAS high (CBR refresh only)  Delay time, CAS high to RAS low  Delay time, CAS high to RAS low  Delay time, CAS low to RAS low (CBR refresh only)  Delay time, CAS low to RAS low (CBR refresh only)  Delay time, CAS low to W low (read-write operation only)  Delay time, CAS low to W low (read-write operation only)  Delay time, CAS low to CAS high  Delay time, CAS low to CAS high  Delay time, COE to data  Delay time, COE to data  Delay time, COE to data  Delay time, COE to data  Delay time, COE to data  Delay time, COE to data  Delay time, COE to data  Delay time, COE to data  Delay time, COE to data  Delay time, COE to data  Delay time, COE to CAS high  Delay time, COE to CAS high  Delay time, COE to CAS low (see Note 14)  Delay time, COE to CAS low (see Note 14)  Delay time, RAS low to CAS low (see Note 14)  Delay time, RAS low to CAS low (see Note 14)  Delay time, RAS low to CAS low (see Note 14)  Delay time, RAS low to CAS low (see Note 14)  Delay time, RAS low to CAS low (see Note 14)  Delay time, RAS low to CAS low (see Note 14)  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time interval	Hold time, W low after CAS low (early-write operation only)  Hold time, W high after RAS low (CBR refresh only)  Hold time, OE command  Hold time, RAS referenced to OE  Hold time, RAS referenced to OE  Hold time, RAS referenced to OE  Hold time, RAS low to CAS precharge  Hold time, RAS low to CAS precharge  Delay time, column address to W low (read-write operation only)  Delay time, RAS low to CAS high (CBR refresh only)  Delay time, RAS low to CAS high (CBR refresh only)  Delay time, RAS low to CAS high  Delay time, RAS low to RAS low (CBR refresh only)  Delay time, CAS low to RAS low (CBR refresh only)  Delay time, CAS low to W low (read-write operation only)  Delay time, OE to data  Delay time, COE to data  Delay time, RAS low to CAS low (see Note 14)  Delay time, RAS low to CAS low (see Note 14)  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS high  Delay time, RAS low to RAS low to RAS high  Delay time interval	MIN         MAX         MIN         MAX           Hold time, W low after CAS low (early-write operation only)         15         15           Hold time, W high after RAS low (CBR refresh only)         10         10           Hold time, OE command         18         20           Hold time, RAS referenced to OE         10         10           Hold time, RAS high from CAS precharge         40         45           Delay time, column address to W low (read-write operation only)         63         70           Delay time, RAS low to CAS high (CBR refresh only)         10         10           Delay time, CAS high to RAS low         5         5           Delay time, RAS low to CAS high         70         80           Delay time, CAS low to RAS low (CBR refresh only)         5         5           Delay time, CAS low to W low (read-write operation only)         46         50           Delay time, OE to data         18         20           Delay time, RAS low to column address (see Note 14)         15         35         15         40           Delay time, column address to RAS high         35         40         35         40           Delay time, RAS low to CAS low (see Note 14)         20         52         20         60           Delay time, RA	MIN         MAX         MIN         MAX         MIN           Hold time, W low after CAS low (early-write operation only)         15         15         15           Hold time, W high after RAS low (CBR refresh only)         10         10         10           Hold time, OE command         18         20         25           Hold time, RAS referenced to OE         10         10         10           Hold time, RAS high from CAS precharge         40         45         50           Delay time, column address to W low (read-write operation only)         63         70         80           Delay time, RAS low to CAS high (CBR refresh only)         10         10         20           Delay time, CAS low to RAS low (CBR refresh only)         5         5         5           Delay time, RAS low to RAS low (CBR refresh only)         5         5         10           Delay time, CAS low to W low (read-write operation only)         46         50         60           Delay time, OE to data         18         20         25           Delay time, OE to data         18         20         25           Delay time, CAS low to column address (see Note 14)         15         35         15         40         15           Delay time, CAS low to CAS low (see Note	MIN         MAX         MIN         MAX         MIN         MAX           Hold time, W low after CAS low (early-write operation only)         15         15         15           Hold time, W high after RAS low (CBR refresh only)         10         10         10           Hold time, OE command         18         20         25           Hold time, RAS referenced to OE         10         10         10           Hold time, RAS high from CAS precharge         40         45         50           Delay time, column address to W low (read-write operation only)         63         70         80           Delay time, CAS high to RAS low to CAS high (CBR refresh only)         10         10         20           Delay time, CAS low to CAS high         70         80         100           Delay time, CAS low to RAS low (CBR refresh only)         5         5         5           Delay time, CAS low to RAS low (read-write operation only)         46         50         60           Delay time, CAS low to W low (read-write operation only)         46         50         60           Delay time, CAS low to column address (see Note 14)         15         35         15         55           Delay time, column address to RAS high         35         40         45         45

NOTES: 14. The maximum value is specified only to assure access time.

15. Transition times (rise and fall) for RAS and CAS are to be a minimum of 3 ns and a maximum of 30 ns.


## PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and fixture capacitance.

B. The actiming parameters are specified with reference to the minimum valid high-level voltage and the maximum valid low-level voltage for each signal. This corresponds to 2.4 V and 0.8 V for inputs; 2.4 V and 0.4 V for outputs with the given load circuit.

Figure 1. Load Circuits and Voltage Waveforms



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 2. Read-Cycle Timing




Figure 3. Early-Write-Cycle Timing




Figure 4. Write-Cycle Timing

## PARAMETER MEASUREMENT INFORMATION tRWC **tRAS** RAS tRP **tRCD tCRP tCAS** CAS **t**ASR t<sub>CP</sub> **tRAH t**RAD **t**ASC Row Column Don't Care **tRCS** tcwL - tRWD - twp Don't Care <sup>t</sup>AWD tcwD tDS - tDH Data Data DQ1-DQ4 Don't Care Out See Note A · tRAC

NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

<sup>t</sup>OEA

Don't Care


Figure 5. Read-Write-Cycle Timing

**tOEH** 

**Don't Care** 

**tOED** 






† Access time is t<sub>CPA</sub>, t<sub>CAC</sub> or t<sub>AA</sub> dependent.

NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing




NOTES: A. Referenced to  $\overline{\text{CAS}}$  or  $\overline{\text{W}},$  whichever occurs last.

B. A read cycle or a read-write cycle can be intermixed with a write cycle as long as read and read-write timing specifications are not violated.

Figure 7. Enhanced-Page-Mode Write-Cycle Timing





NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

B. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Read-Write-Cycle Timing




Figure 10. Automatic-CBR-Refresh-Cycle Timing






Figure 11. Hidden-Refresh-Cycle (Read) Timing




Figure 12. Hidden-Refresh-Cycle (Write) Timing

**A4** 

 $V_{SS}$ 

	Organization	1048576 × 16
•	Organization	I U485/0 X IO

- Single 5-V Power Supply (±10% Tolerance)
- Performance Ranges:

	ACCESS	<b>ACCESS</b>	ACCESS	READ OR
	TIME	TIME	TIME	WRITE
	trac.	t <sub>CAC</sub>	taa	CYCLE
	MAX	MAX	MAX	MIN
'41x160-60	60 ns	15 ns	30 ns	110 ns
'41x160-70	70 ns	18 ns	35 ns	130 ns
'41x160-80	80 ns	20 ns	40 ns	150 ns

- Enhanced Page-Mode Operation for Faster Memory Access
- CAS-Before-RAS (CBR) Refresh
- Long Refresh Period
  - '416160 4096 Cycle Refresh in 32 ms (Max)
  - '418160 1024 Cycle Refresh in 8 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- Operating Free-Air Temperature Range –55°C to 125°C
- Texas Instruments Enhanced Performance Implanted CMOS (EPIC™) Process
- All inputs/Outputs Are TTL Compatible
- Packaging 50-Lead, 650-Mil-Wide Ceramic Flatpack

# description

The SMJ41x160 series is a set of high-speed, 16777216-bit dynamic random-access memories organized as 1 048 576 words of 16-bits each.

They employ state-of-the-art EPIC™ technology for high performance, reliability, and low power at low cost.

These devices feature maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ41x160 series is offered in a 50-lead, 650-mil-wide ceramic flatpack and is characterized for operation from -55°C to 125°C.

		_	1	
Vcc	10	50		VSS
DQ0	2	49		DQ15
DQ1	3	48		DQ14
DQ2	4	47		DQ13
DQ3	5	46		DQ12
Vcc	6	45		VSS
DQ4	7	44		DQ11
DQ5	8	43		DQ10
DQ6	9	42		DQ9
DQ7	10	41		DQ8
NC	11	40		NC
NC	 12	39		NC
NC	13	38		NC
NC	14	37		NC
NC	15	36		NC
NC	16	35		LCAS
W	17	34		<b>UCAS</b>
RAS	18	33		ŌĒ
A11 <sup>†</sup>	19	32		A9
A10 <sup>†</sup>	20	31		A8
A0	21	30		A7
A1	22	29		A6
A2	23	28		A5

XXX PACKAGE (TOP VIEW)

† A10 and A11 are NC for SMJ418160.

24

25

27


26

АЗ

V<sub>CC</sub>

Р	IN NOMENCLATURE
A0-A11	Address Inputs
DQ0-DQ15	Data In/Data Out
LCAS	Lower Column-Address Strobe
UCAS	Upper Column-Address Strobe
NC	No Internal Connection
ŌĒ	Output Enable
RAS	Row-Address Strobe
Vcc	5-V Supply
VSS	Ground
W	Write Enable


EPIC is a trademark of Texas Instruments Incorporated.




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

<sup>‡</sup> A10 and A11 are NC for SMJ418160.

# '416160 functional block diagram



# '418160 functional block diagram



SGMS720A - APRIL 1995 - REVISED JUNE 1995

# operation

# dual CAS

Two CAS terminals (LCAS and UCAS) are provided to give independent control of the 16 data-I/O terminals (DQ0-DQ15), with LCAS corresponding to DQ0-DQ7 and UCAS corresponding to DQ8-DQ15. For read or write cycles, the column address is latched on the first XCAS falling edge. Each XCAS going low enables its corresponding DQx pin with data associated with the column address latched on the first falling XCAS edge. All address setup and hold parameters are referenced to the first falling XCAS edge. The delay time from XCAS low to valid data out (see parameter t<sub>CAC</sub>) is measured from each individual XCAS to its corresponding DQx terminal.

In order to latch in a new column address, both  $\overline{xCAS}$  terminals must be brought high. The column-precharge time (see parameter  $t_{CP}$ ) is measured from the last  $\overline{xCAS}$  rising edge to the first  $\overline{xCAS}$  falling edge of the new cycle. Keeping a column address valid while toggling  $\overline{xCAS}$  requires a minimum setup time,  $t_{CLCH}$ . During  $t_{CLCH}$ , at least one  $\overline{xCAS}$  must be brought low before the other  $\overline{xCAS}$  is taken high.

For early-write cycles, the data is latched on the first  $\overline{xCAS}$  falling edge. Only the DQs that have the corresponding  $\overline{xCAS}$  low are written into. Each  $\overline{xCAS}$  must meet  $t_{CAS}$  minimum in order to ensure writing into the storage cell. To latch a new address and new data, all  $\overline{xCAS}$  terminals must be high and meet  $t_{CP}$ .

#### enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum  $\overline{RAS}$  low time and the  $\overline{xCAS}$  page-mode cycle time used. With minimum  $\overline{xCAS}$  page-cycle time, all columns can be accessed without intervening  $\overline{RAS}$  cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{xCAS}$  is high. The falling edge of the first  $\overline{xCAS}$  latches the column addresses. This feature allows the device to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as the column address is valid rather than when  $\overline{xCAS}$  transitions low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after  $t_{RAH}$  (row-address hold time) has been satisfied, usually well in advance of the falling edge of  $\overline{xCAS}$ . In this case, data is obtained after  $t_{CAC}$  maximum (access time from  $\overline{xCAS}$  low) if  $t_{AA}$  maximum (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{xCAS}$  goes high, minimum access time for the next cycle is determined by  $t_{CPA}$  (access time from rising edge of the last  $\overline{xCAS}$ ).

### address: A0-A11 ('416160) and A0-A9 ('418160)

Twenty address bits are required to decode one of the 1048576 storage cell locations. For the SMJ416160, 12 row-address bits are set up on A0 through A11 and latched onto the chip by  $\overline{AAS}$ . Eight column-address bits are set up on A0 through A7 and latched onto the chip by the first  $\overline{XCAS}$ . For the SMJ418160, 10 row address bits are set up on A0–A9 and latched onto the chip by  $\overline{AAS}$ . Ten column address bits are set up on A0–A9 and latched onto the chip by the first  $\overline{XCAS}$ . All addresses must be stable on or before the falling edge of  $\overline{AAS}$  and  $\overline{XCAS}$ .  $\overline{AAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{XCAS}$  is used as a chip select, activating its corresponding output buffer and latching the address bits into the column-address buffers.

#### write enable (W)

The read or write mode is selected through  $\overline{W}$ . A logic high on  $\overline{W}$  selects the read mode and a logic low selects the write mode. The data inputs are disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{XCAS}$  (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation with  $\overline{OE}$  grounded.



# PRODUCT PREVIEW

#### data in (DQ0-DQ15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{\mathsf{xCAS}}$  or  $\overline{\mathsf{W}}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{\mathsf{W}}$  is brought low prior to  $\overline{\mathsf{xCAS}}$  and the data is strobed in by the first  $\overline{\mathsf{xCAS}}$  occurrence with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{\mathsf{xCAS}}$  is already low and the data is strobed in by  $\overline{\mathsf{W}}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{\mathsf{OE}}$  must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines.

#### data out (DQ0-DQ15)

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{\text{XCAS}}$  and  $\overline{\text{OE}}$  are brought low. In a read cycle, the output becomes valid after the access time interval  $t_{CAC}$  (which begins with the negative transition of  $\overline{\text{XCAS}}$ ) as long as  $t_{RAC}$  and  $t_{AA}$  are satisfied.

# output enable (OE)

 $\overline{OE}$  controls the impedance of the output buffers. When  $\overline{OE}$  is high, the buffers remain in the high-impedance state. Bringing  $\overline{OE}$  low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{xCAS}$  to be brought low for the output buffers to go into the low-impedance state, and they remain in the low-impedance state until either  $\overline{OE}$  or  $\overline{xCAS}$  is brought high.

#### RAS-only refresh '416160

A refresh operation must be performed at least once every 32 ms to retain data. This can be achieved by strobing each of the 4096 rows (A0–A11). A normal read or write cycle refreshes all bits in each row that is selected. A RAS-only operation can be used by holding both XCAS at the high (inactive) level, conserving power as the output buffers remain in the high-i...pedance state. Externally generated addresses must be used for a RAS-only refresh.

# RAS-only refresh '418160

A refresh operation must be performed at least once every 8 ms to retain data. This can be achieved by strobing each of the 1024 rows (A0–A9). A normal read or write cycle refreshes all bits in each row that is selected. A RAS-only operation can be used by holding both  $\overline{xCAS}$  at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh.

# hidden refresh

Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{\text{xCAS}}$  at  $V_{IL}$  after a read operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored and the refresh address is generated internally.

# xCAS-before-RAS (xCBR) refresh

xCBR refresh is utilized by bringing at least one  $\overline{xCAS}$  low earlier than  $\overline{RAS}$  (see parameter  $t_{CSR}$ ) and holding it low after  $\overline{RAS}$  falls (see parameter  $t_{CHR}$ ). For successive xCBR refresh cycles,  $\overline{xCAS}$  can remain low while cycling  $\overline{RAS}$ . The external address is ignored and the refresh address is generated internally.

#### power up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after power up to the full  $V_{CC}$  level. These eight initialization cycles must include at least one refresh (RAS-only or xCBR) cycle.

SGMS720A - APRIL 1995 - REVISED JUNE 1995

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> :	– 1 V to 7 V
Voltage range on any pin (see Note 1):	– 1 V to 7 V
Short-circuit output current	
Power dissipation	1 W
Operating free-air temperature range, T <sub>A</sub>	55°C to 125°C
Storage temperature range, Tota	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VSS	Supply voltage		0		٧
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	-1		0.8	٧
TA	Operating free-air temperature	- 55		125	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

# PRODUCT PREVIEW

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

#### SMJ416160

PARAMETER			'41616	0-60	'41616	0-70	'416160-80		UNIT
	PARAMETER	TEST CONDITIONS†	MIN	MAX	MIN	MAX	MIN	MAX	UNII
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	<b>V</b>
11	Input current (leakage)	V <sub>C</sub> C = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All others = 0 V to V <sub>C</sub> C		± 10	•	± 10		± 10	μΑ
lo	Output current (leakage)	$\frac{\text{VCC} = 5.5 \text{ V},}{\text{xCAS} \text{ high}}$ $\frac{\text{VO} = 0 \text{ V to VCC},}{\text{VO} = 0 \text{ V to VCC}}$		± 10		± 10		± 10	μА
ICC1 <sup>‡§</sup>	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cycle	-	90		80		70	mA
	Chandley suggest	V <sub>IH</sub> = 2.4 V (TTL), After one memory cycle, RAS and xCAS high		2		2		2	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After one memory cycle, RAS and xCAS high		1		1		1	mA
lCC3§	Average refresh current (RAS only refresh or CBR)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, xCAS high (RAS only), RAS low after xCAS low (CBR)		90		80		70	mA
ICC4 <sup>‡¶</sup>	Average page current	VCC = 5.5 V, tpC = MIN, RAS low, xCAS cycling		90		80		70	mA
lcc7 <sup>‡¶</sup>	Standby current, outputs enabled	RAS = V <sub>IH</sub> , xCAS = V <sub>IL</sub> , Data out = enabled		5		5		5	mA

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = VIL

Measured with a maximum of one address change while  $\overline{xCAS} = \overline{V_{IH}}$ 

SGMS720A - APRIL 1995 - REVISED JUNE 1995

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

#### SMJ418160

DADAMETED			'41816	0-60	'418160-70		'418160-80		
	PARAMETER	TEST CONDITIONS†		MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4	-	2.4		·V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
lį	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All others = 0 V to V <sub>CC</sub>		± 10		± 10		± 10	μА
Ю	Output current (leakage)	$\frac{V_{CC}}{x_{CAS}} = 5.5 \text{ V}, \qquad V_{O} = 0 \text{ V to V}_{CC},$	*	± 10		± 10		± 10	μА
ICC1 <sup>‡§</sup>	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cycle		190		180		170	mA
	Standby current	V <sub>IH</sub> = 2.4 V (TTL), After one memory cycle, RAS and xCAS high		2		2		2	mA
ICC2		V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After one memory cycle, RAS and XCAS high		1		1		1	mA
ICC3 <sup>§</sup>	Average refresh current (RAS only refresh or CBR)	V <sub>CC</sub> = 5.5 V, Minimum cycle, RAS cycling, xCAS high (RAS only), RAS low after xCAS low (CBR)		190		180	У. У.	170	mA
ICC4 <sup>‡¶</sup>	Average page current	V <sub>CC</sub> = 5.5 V, t <sub>PC</sub> = MIN, RAS low, xCAS cycling		190		180		170	mA
ICC7 <sup>‡¶</sup>	Standby current, outputs enabled	RAS = V <sub>IH</sub> , xCAS = V <sub>IL</sub> , Data out = enabled		5		5		5	mA

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A11		10	pF
C <sub>i(OE)</sub>	Input capacitance, OE		10	pF
C <sub>i(RC)</sub>	Input capacitance, xCAS and RAS		10	pF
C <sub>i(W)</sub>	Input capacitance, W		10	pF
Co	Output capacitance		10	pF

NOTE 3: Capacitance is sampled only at initial design and after any major changes. Samples are tested at 0 V and 25°C with a 1-MHz signal applied to the pin under test. All other pins are open.



<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = VIL

<sup>¶</sup> Measured with a maximum of one address change while  $\overline{xCAS} = \overline{V_{IH}}$ 

# PRODUCT PREVIEW

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

	PARAMETER	'41x160-60	'41x160-7	70	'41x16	UNIT	
	PARAMETER	MIN MAX	MIN M	AX	MIN	MAX	UNII
t <sub>AA</sub>	Access time from column address	30		35		40	ns
t <sub>CAC</sub>	Access time from xCAS low	15		18		20	ns
tCPA	Access time from column precharge	. 35		40		45	ns
tRAC	Access time from RAS low	60		70		80	ns
<sup>t</sup> OEA	Access time from OE low	15		18		20	ns
<sup>t</sup> OFF	Output disable time after xCAS high (see Note 5)	0 15	0	18	0	20	ns
<sup>t</sup> OEZ	Output disable time after OE high (see Note 5)	0 15	0	18	0	20	ns

NOTES: 4. Valid data is presented at the outputs after all access times are satisfied but can go from the high-impedance state to an invalid-data state prior to the specified access time as the outputs are driven when xCAS and OE are low.

5. toff and tofz are specified when the output is no longer driven. The outputs are disabled by bringing either OE or xCAS high.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

-		'41x1	60-60	'41x1	60-70	'41x160-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tRC	Cycle time, read (see Note 6)	110		130		150		ns
twc	Cycle time, write (see Note 6)	110		130		150		ns
<sup>t</sup> RWC	Cycle time, read-write (see Note 6)	155		181		205		ns
tPC	Cycle time, page-mode read or write (see Notes 6 and 7)	40		45		50		ns
<sup>t</sup> PRWC	Cycle time, page-mode read-write (see Note 6)	85		96		105		ns
t <sub>RASP</sub>	Pulse duration, RAS low, page mode (see Note 8)	60	100 000	70	100 000	80	100 000	ns
t <sub>RAS</sub>	Pulse duration, RAS low, nonpage mode (see Note 8)	60	10 000	70	10 000	80	10 000	ns
t <sub>CAS</sub>	Pulse duration, xCAS low (see Note 9)	15	10 000	18	10 000	20	10,000	ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
twp	Pulse duration, $\overline{W}$ low	10		10		10		ns
†ASC	Setup time, column address before XCAS low	0		0		0		ns
tasr.	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data (see Note 10)	0		0		0	8	ns
tRCS	Setup time, W high before XCAS low	0		0		0		ns
tcwL	Setup time, W low before xCAS high	15		18		20		ns
tRWL	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, W low before XCAS low (early-write operation only)	0		0		0		ns
<sup>t</sup> CAH	Hold time, column address after XCAS low	10		15		15		ns
<sup>t</sup> DH	Hold time, data (see Note 10)	10		. 15		15		ns
t <sub>RAH</sub>	Hold time, row address after RAS low	10		10		10		ns
tRCH	Hold time, W high after xCAS high (see Note 11)	0		0		0		ns
<sup>t</sup> RRH	Hold time, W high after RAS high (see Note 11)	0		0		0		ns
tWCH	Hold time, W low after XCAS low (early-write operation only)	10		15		15		ns

NOTES: 6. All cycle times assume t<sub>T</sub> = 5 ns, referenced to V<sub>IH(min)</sub> and V<sub>IL(max)</sub>.

- 7. To assure tpc min, tASC should be ≥ to tcp.
- 8. In a read-write cycle, tRWD and tRWL must be observed.
- 9. In a read-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.
- 10. Referenced to the later of xCAS or W in write operations
- 11. Either tRRH or tRCH must be satisfied for a read cycle.




SGMS720A - APRIL 1995 - REVISED JUNE 1995

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

			'41x10	60-60	'41x1	60-70	'41x160-80		11211
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tCLCH	Hold time, xCAS low to xCAS high	1 Kg 11 1	5		5		5		ns
<sup>t</sup> RHCP	Hold time, RAS high from XCAS precharge		35		40		45		ns
<sup>t</sup> OEH	Hold time, OE command		15		18		20		ns
t <sub>ROH</sub>	Hold time, RAS referenced to OE		10		10		10		ns
<sup>t</sup> CP	Delay time, xCAS high (precharge)		10		10		10		ns
tAWD	Delay time, column address to $\overline{\mathbf{W}}$ low (read-write operation	on only)	55		63	1.	70		ns
tCHR	Delay time, RAS low to XCAS high (CBR refresh only)		10		10		10		ns
tCRP	Delay time, xCAS high to RAS low		5		5		5		ns
tCSH	Delay time, RAS low to xCAS high		60		70		80		ns
tCSR	Delay time, xCAS low to RAS low (CBR refresh only)		5		5		5		ns
tCWD	Delay time, xCAS low to W low (read-write operation only	y)	. 40		46		50		ns
<sup>t</sup> OED	Delay time, OE to data		15		18		20		ns
tRAD	Delay time, RAS low to column address (see Note 12)		15	30	15	35	15	40	ns
t <sub>RAL</sub>	Delay time, column address to RAS high		30		35		40		ns
tCAL	Delay time, column address to xCAS high		30		35		40		ns
tRCD	Delay time, RAS low to xCAS low (see Note 12)		20	45	20	52	20	60	ns
t <sub>RPC</sub>	Delay time, RAS high to xCAS low		0		0		0		ns
tRSH	Delay time, xCAS low to RAS high		15		18		20		ns
tRWD	Delay time, RAS low to W low (read-write operation only	)	85		98		110		ns
tCPW	Delay time, W low after xCAS precharge (read-write ope	ration only)	60		68		75		ns
t	Refresh time interval	'416160		32		32		32	ma
<sup>t</sup> REF	renesii une iliterval	'418160		8		8		8	ms
tŢ	Transition time (see Note 13)								

NOTES: 12. The maximum value is specified only to assure access time.

13. Transition times (rise and fall) should be a minimum of 3 ns and a maximum of 30 ns.



NOTES: A. C<sub>L</sub> includes probe and fixture capacitance.

B. The actiming parameters are specified with reference to the minimum valid high-level voltage and the maximum valid low-level voltage for each signal. This corresponds to 2.4 V and 0.8 V for inputs; 2.4 V and 0.4 V for outputs with the given load circuit.

Figure 1. Load Circuits and Voltage Waveforms





#### PARAMETER MEASUREMENT INFORMATION RAS **t**RAS tRP **t**RCD tcas. UCAS <sup>t</sup>CLCH tCP (see Note A) LCAS **tCRP tCSH tRSH tRAD tRAH tASC** tCAL. **tASR** <sup>t</sup>RAL Don't Care Column Address **tRRH tCAH tRCH ←** tCAC → Don't Care w Don't Care (see Note B) **tOFF** See Note D DQ0-DQ15 Valid Data Out See Note C **t**RAC **tOEZ**

NOTES: A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.

B. tCAC is measured from xCAS to its corresponding DQx.

X Don't Care

C. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

<sup>t</sup>OEA


D. xCAS order is arbitrary.

**OE** 

Figure 2. Read-Cycle Timing

**tROH** 

X Don't Care




NOTES: A. To hold the address latched by the first XCAS going low, the parameter tol CH must be met.

B. Referenced to the first XCAS or W, whichever occurs last

C. xCAS order is arbitrary.


Figure 3. Write-Cycle Timing



NOTES: A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.

B. xCAS order is arbitrary.

Figure 4. Early-Write-Cycle Timing




NOTES: A. To hold the address latched by the first  $\overline{\text{xCAS}}$  going low, the parameter t<sub>CLCH</sub> must be met.

- B. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

  C. tCAC is measured from xCAS to its corresponding DQx.

  D. xCAS order is arbitrary.


Figure 5. Read-Modify-Write-Cycle Timing



- NOTES: A. To hold the address latched by the first XCAS going low, the parameter tCLCH must be met.
  - B. t<sub>CAC</sub> is measured from xCAS to its corresponding DQx.
  - C. Access time is tCPA or tAA dependent.
  - D. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
  - E. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write- and read-modify-write-timing specifications are not violated.
  - F. xCAS order is arbitrary.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing






NOTES: A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.

- B. Referenced to the first xCAS or W, whichever occurs last
- C. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read- and read-modify-write-timing specifications are not violated.
- D. xCAS order is arbitrary.

Figure 7. Enhanced-Page-Mode Write-Cycle Timing



NOTES: A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter t<sub>CLCH</sub> must be met.

- B. Access time is tCPA or tAA dependent.
- C. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- D. xCAS order is arbitrary.
- E. A read or write cycle can be intermixed with read-modify-write cycles as long as the read- and write-cycle timing specifications are not violated.
- F. t<sub>CAC</sub> is measured from  $\overline{xCAS}$  to its corresponding DQx.

Figure 8. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing

# PARAMETER MEASUREMENT INFORMATION **tRAS** RAS tRP **tCRP tRPC** See Note A Don't Care xCAS **tASR** - tRAH Don't Care Don't Care Row Row Address

DQ0-DQ15 Hi-Z

OE Don't Care

NOTE A: All xCAS must be high.

Figure 9. RAS-Only Refresh-Cycle Timing




Figure 10. Hidden-Refresh-Cycle Timing




Figure 11. Automatic-xCBR-Refresh-Cycle Timing

# SMJ416160, SMJ418160 1048576-WORD BY 16-BIT HIGH-SPEED DRAM

SGMS720A - APRIL 1995 - REVISED JUNE 1995

- Military Operating Temperature Range - 55°C to 125°C
- Performance Ranges:

ACCESS	ACCESS	ACCESS	ACCESS
TIME	TIME	TIME	TIME
ROW	COLUMN	SERIAL	SERIAL
ADDRESS	ENABLE	DATA	ENABLE
(MAX)	(MAX)	(MAX)	(MAX)
ta(R)	ta(C)	ta(SQ)	t <sub>a</sub> (SE)
0 100 ns	25 ns	30 ns	20 ns
2 120 ns	30 ns	35 ns	25 ns
	ROW ADDRESS (MAX) ta(R) 100 ns	TIME ROW COLUMN ADDRESS ENABLE (MAX) (MAX)  ta(R) ta(C) 100 ns 25 ns	TIME ROW COLUMN SERIAL ADDRESS ENABLE DATA (MAX) (MAX) (MAX)  ta(R) ta(C) ta(SQ) 100 ns 25 ns 30 ns

- Class B High-Reliability Processing
- DRAM: 262144 Words x 4 Bits SAM: 512 Words × 4 Bits
- Single 5-V Power Supply (±10% Tolerance)
- Dual Port Accessibility—Simultaneous and Asynchronous Access From the DRAM and **SAM Ports**
- Bidirectional-Data-Transfer Function Between the DRAM and the Serial-Data Register
- 4 × 4 Block-Write Feature for Fast Area Fill Operations: As Many as Four Memory Address Locations Written per Cycle From an On-Chip Color Register
- Write-Per-Bit Feature for Selective Write to Each RAM I/O; Two Write-Per-Bit Modes to Simplify System Design

#### description

The SMJ44C251B multiport video RAM is a high-speed, dual-ported memory device. It consists of a dynamic random-access memory (DRAM) organized as 262144 words of 4 bits each interfaced to a serial-data register or serial-access memory (SAM) organized as 512 words of 4 bits each. The SMJ44C251B supports three types of operation: random access to and from the DRAM, serial access to and from the serial register, and bidirectional transfer of data between any row in the DRAM and the serial register. Except during transfer operations, the SMJ44C251B can be accessed simultaneously

- Enhanced Page-Mode Operation for Faster Access
- ▼ CAS-Before-RAS (CBR) and Hidden Refresh Modes
- All inputs/Outputs and Clocks Are TTL Compatible
- Long Refresh Period Every 8 ms (Max)
- Up to 33-MHz Uninterrupted Serial-Data
- 3-State Serial I/Os Allow Easy Multiplexing of Video-Data Streams
- 512 Selectable Serial-Register Starting Locations
- Texas Instruments EPIC™ Process
- Packaging:
  - 28-Pin J-Leaded Ceramic Chip Carrier Package (HJ Suffix)
  - 28-Pin Leadless Ceramic Chip Carrier Package (HM Suffix)
  - 28-Pin Ceramic Sidebrazed DIP (JD Suffix)
  - 28-Pin Zig-Zag In-Line (ZIP), Ceramic Package (SV Suffix)
- Split Serial-Data Register for Simplified Real-Time Register Reload

	PIN NOMENCLATURE
A0-A8	Address Inputs
CAS	Column Enable
DQ0-DQ3	DRAM Data In-Out/Write-Mask Bit
SE	Serial Enable
RAS	Row Enable
SC	Serial Data Clock
SDQ0-SDQ3	Serial Data In-Out
TRG	Transfer Register/Q Output Enable
W	Write-Mask Select/Write Enable
DSF	Special Function Select
QSF	Split-Register Activity Status
Vcc	5-V Supply
Vss	Ground
GND	Ground (Important: Not connected
*	to internal V <sub>SS</sub> )

and asynchronously from the DRAM and SAM ports. During a transfer operation, the 512 columns of the DRAM are connected to the 512 positions in the serial data register. The 512 x 4-bit serial-data register can be loaded from the memory row (transfer read), or the contents of the 512 x 4-bit serial-data register can be written to the memory row (transfer write).

EPIC is a trademark of Texas Instruments Incorporated.



# SMJ44C251B 262144 BY 4-BIT MULTIPORT VIDEO RAM

SGMS058A - MARCH 1995 - REVISED JUNE 1995

pinouts		그 그 그 시작했다고 하는 이 사고 그	
HJ PACKAGE (TOP VIEW)	HM PACKAGE (TOP VIEW)	JD PACKAGE (TOP VIEW)	SV PACKAGE (TOP VIEW)
SC 1 28 Vss SDQ0 2 27 SDQ3 SDQ1 3 26 SDQ2 TRG 4 25 SE DQ0 5 24 DQ3 DQ1 6 23 DQ2 W 7 22 DSF GND 8 21 CAS RAS 9 20 QSF A8 10 19 A0 A6 11 18 A1 A5 12 17 A2 A4 13 16 A3 VCC 14 15 A7	SC	SC 1 28 Vss SDQ0 2 27 SDQ3 SDQ1 3 26 SDQ2 TRG 4 25 SE DQ0 5 24 DQ3 DQ1 6 23 DQ2 W 7 22 DSF GND 8 21 CAS RAS 9 20 QSF A8 10 19 A0 A6 11 18 A1 A5 12 17 A2 A4 13 16 A3 VCC 14 15 A7	DSF   10

# description (continued)

The SMJ44C251B is equipped with several features designed to provide higher system-level bandwidth and to simplify design integration on both the DRAM and SAM ports. On the DRAM port, greater pixel draw rates can be achieved by the device's  $4 \times 4$  block-write mode. The block-write mode allows four bits of data (present in an on-chip color-data register) to be written to any combination of four adjacent column-address locations. As many as 16 bits of data can be written to memory during each  $\overline{CAS}$  cycle time. Also on the DRAM port, a write mask or a write-per-bit feature allows masking any combination of the four input/outputs on any write cycle. The persistent write-per-bit feature uses a mask register that, once loaded, can be used on subsequent write cycles. The mask register eliminates having to provide mask data on every mask-write cycle.

The SMJ44C251B offers a split-register transfer read (DRAM to SAM) feature for the serial tester (SAM port). This feature enables real-time register reload implementation for truly continuous serial data streams without critical timing requirements. The register is divided into a high half and a low half. While one half is being read out of the SAM port, the other half can be loaded from the memory array. For applications not requiring real-time register reload (for example, reloads done during CRT retrace periods), the single-register mode of operation is retained to simplify design. The SAM can also be configured in input mode, accepting serial data from an external device. Once the serial register within the SAM is loaded, its contents can be transferred to the corresponding column positions in any row in memory in a single memory cycle.

The SAM port is designed for maximum performance. Data can be input to or accessed from the SAM at serial rates up to 33 MHz. During the split-register mode of operation, internal circuitry detects when the last bit position is accessed from the active half of the register and immediately transfers control to the opposite half. A separate output, QSF, is included to indicate which half of the serial register is active at any given time in the split-register mode.

All inputs, outputs, and clock signals on the SMJ44C251B are compatible with Series 54 TTL devices. All address lines and data-in lines are latched on-chip to simplify system design. All data-out lines are unlatched to allow greater system flexibility.


# description (continued)

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup, row-address hold, and address multiplex is eliminated, and a memory cycle time reduction of up to 3× can be achieved, compared to minimum RAS cycle times. The maximum number of columns that can be accessed is determined by the maximum RAS low time and page-mode cycle time used. The SMJ44C251B allows a full page (512 cycles) of information to be accessed in read, write, or read-modify-write mode during a single RAS-low period using relatively conservative page-mode cycle times.

The SMJ44C251B employs state-of-the-art Texas Instruments EPIC™ scaled CMOS, double-level polysilicon/polycide gate technology for very high performance combined with improved reliability. For surface mount technology, the SMJ44C251B is offered in a 28-pin J-leaded chip carrier package (HJ suffix) or a 28-pin leadless ceramic chip carrier package (HM suffix). The SMJ44C251B is offered in a 28-pin 400-mil dual-in-line ceramic sidebrazed package (JD suffix) or a 28-pin ZIP ceramic package (SV suffix) for through-hole insertion. The L suffix device is rated for operation from 0°C to 70°C. The M suffix device is rated for operation from −55°C to 125°C.

The SMJ44C251B and other multiport video RAMs are supported by a broad line of video/graphic processors from Texas Instruments, including the SMJ34010 and the SMJ34020 graphics processors.

### functional block diagram



# SMJ44C251B 262144 BY 4-BIT MULTIPORT VIDEO RAM

SGMS058A - MARCH 1995 - REVISED JUNE 1995

### **Function Table**

		RAS FALL					CAS FALL ADDRESS			DQ0-DQ3	
FUNCTION	CAS	TRG	G W‡ DSF SE		DSF	RAS	CAS	RAS	CAS§ W	TYPE	
CBR refresh	L	Х	X	×	×	Х	5 X	X	×	х	R
Register-to-memory transfer (transfer write)	Н	L	L	х	L	х	Row Addr	Tap Point	×	; x	т
Alternate transfer write (independent of SE)	н	L	L	Н	×	х	Row Addr	Tap Point	×	х	Т
Serial-write-mode enable (pseudo-transfer write)	н	L	L	L	Н	х	Refresh Addr	Tap Point	×	×	т
Memory-to-register transfer (transfer read)	Н	L	Н	L	×	Х	Row Addr	Tap Point	×	х	Т
Split-register-transfer read (must reload tap)	н	L	н	н	×	х	Row Tap Addr Point		×	x	т
Load and use write mask, Write data to DRAM	Н	н	L	L	×	L	Row Col Addr Addr		DQ Mask	Valid Data	R
Load and use write mask, Block write to DRAM	н	Н	L	L	×	Н	Row Addr			Col Mask	R
Persistent write-per-bit, Write data to DRAM	Н	н	L	н	×	L	Row Addr			Valid Data	R
Persistent write-per-bit, Block write to DRAM	Н	Н	L	н	×	Н	Row Addr	Blk Addr A2-A8	×	Col Mask	R
Normal DRAM read/write (nonmasked)	Н	н	н	L	х	L	Row Addr	Col Addr	x	Valid Data	R
Block write to DRAM (nonmasked)	н	н	н	L	×	Н	Row Addr	Blk Addr A2-A8	×	Col Mask	R
Load write mask	Н	н	н	н	х	L	Refresh Addr	×	х	DQ Mask	R
Load color register	н	н	н	н	×	н	Refresh Addr	х	×	Color Data	R

Legend:

H = High

L = Low

X = Don't care †R = random access operation; T = transfer operation

‡ In persistent write-per-bit function,  $\overline{W}$  must be high during the refresh cycle. § DQ0-DQ3 are latched on the later of  $\overline{W}$  or  $\overline{CAS}$  falling edge.

Col Mask = H: Write to address/column location enabled

DQ Mask = H: Write to I/O enabled

#### operation

Depending on the type of operation chosen, the signals of the SMJ44C251B perform different functions. Table 1 summarizes the signal descriptions and the operational modes they control.

Table 1. Detailed Signal Description Versus Operational Mode

PIN	DRAM	TRANSFER	SAM
A0-A8	Row, column address	Row, tap address	
CAS	Column enable, output enable	Tap-address strobe	
DQi	DRAM data I/O, write mask bits		
DSF	Block-write enable Persistent write-per-bit enable Color-register load enable	Split-register enable Alternate write-transfer enable	
RAS	Row enable	Row enable	
SE		Serial-in mode enable	Serial enable
sc			Serial clock
SDQ			Serial-data I/O
TRG	Q output enable	Transfer enable	
₩	Write enable, write-per-bit select	Transfer-write enable	
QSF			Split register Active status
NC/GND	Make no external connection or tie to system VSS.		
Vcc	5-V supply (typical)		
VSS	Device ground		

The SMJ44C251B has three kinds of operations: random-access operations typical of a DRAM, transfer operations from memory arrays to the SAM, and serial-access operations through the SAM port. The signals used to control these operations are described here, followed by discussions of the operations themselves.

#### address (A0-A8)

For DRAM operation, 18 address bits are required to decode one of the 262144 storage cell locations. Nine row-address bits are set up on A0–A8 and latched onto the chip on the falling edge of RAS. Nine column-address bits are set up on A0–A8 and latched onto the chip on the falling edge of CAS. All addresses must be stable on or before the falling edges of RAS and CAS.

During the transfer operation, the states of A0–A8 are latched on the falling edge of  $\overline{AAS}$  to select one of the 512 rows where the transfer occurs. To select one of 512 tap points (starting positions) for the serial-data input or output, the appropriate 9-bit column address (A0–A8) must be valid when  $\overline{CAS}$  falls.

#### row-address strobe (RAS)

RAS is similar to a chip enable because all DRAM cycles and transfer cycles are initiated by the falling edge of RAS. RAS is a control input that latches the states of row address, W, TRG, SE, CAS, and DSF onto the chip to invoke DRAM and transfer functions.

### column-address strobe (CAS)

CAS is a control input that latches the states of column address and DSF to control DRAM and transfer functions. When CAS is brought low during a transfer cycle, it latches the new tap point for the serial-data input or output. CAS also acts as an output enable for the DRAM outputs DQ0—DQ3.



# output enable/transfer select (TRG)

TRG selects either DRAM or transfer operation as RAS falls. For DRAM operation, TRG must be held high as RAS falls. During DRAM operation, TRG functions as an output enable for the DRAM outputs DQ0-DQ3. For transfer operation, TRG must be brought low before RAS falls.

# write-mask select, write enable $(\overline{W})$

In DRAM operation,  $\overline{W}$  enables data to be written to the DRAM.  $\overline{W}$  is also used to select the DRAM write-per-bit mode. Holding  $\overline{W}$  low on the falling edge of  $\overline{RAS}$  invokes the write-per-bit operation. The SMJ44C251B supports both the normal write-per-bit mode and the persistent write-per-bit mode.

For transfer operation,  $\overline{W}$  selects either a read-transfer operation (DRAM to SAM) or a write-transfer operation (SAM to DRAM). During a transfer cycle, if  $\overline{W}$  is high when  $\overline{RAS}$  falls, a read transfer occurs; if  $\overline{W}$  is low, a write transfer occurs.

## special function select (DSF)

DSF is latched on the falling edge of RAS or CAS, similar to an address. DSF determines which of the following functions are invoked on a particular cycle:

- Persistent write-per-bit
- Block write
- Split-register transfer read
- Mask-register load for the persistent write-per-bit mode
- Color-register load for the block-write mode

#### DRAM data I/O, write-mask data (DQ0-DQ3)

DRAM data is written via DQ terminals during a write or read-modify-write cycle. In an early-write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with data setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{W}$  is brought low after  $\overline{CAS}$  and the data is strobed in by  $\overline{W}$  with data setup and hold times referenced to this signal.

The 3-state DQ output buffers provide direct TTL compatibility (no pullup resistors) with a fanout of two Series 54 TTL loads. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state as long as  $\overline{CAS}$  and  $\overline{TRG}$  are held high. Data does not appear at the outputs until both  $\overline{CAS}$  and  $\overline{TRG}$  are brought low. Once the outputs are valid, they remain valid while  $\overline{CAS}$  and  $\overline{TRG}$  are low.  $\overline{CAS}$  or  $\overline{TRG}$  going high returns the outputs to the high-impedance state. In a register-transfer operation, the DQ outputs remain in the high-impedance state for the entire cycle.

The write-per-bit mask is latched into the device via the random DQ terminals by the falling edge of  $\overline{RAS}$ . This mask selects which of the four random I/Os are written.

### serial data I/O (SDQ0-SDQ3)

Serial inputs and serial outputs share common I/O terminals. Serial-input or serial-output mode is determined by the previous transfer cycle. If the previous transfer cycle was a read transfer, the data register is in serial-output mode. While in serial-output mode, data in SAM is accessed from the least significant bit to the most significant bit. The data registers operate modulo 512; so after bit 511 is accessed, the next bits to be accessed are 00, 01, 02, etc. If the previous transfer cycle was either a write transfer or a pseudo transfer, the data register is in serial-input mode and signal data can be input to the register.

#### serial clock (SC)

Serial data is accessed in or out of the data register on the rising edge of SC. The SMJ44C251B is designed to work with a wide range of clock-duty cycles to simplify system design. There is no refresh requirement because the data registers that comprise the SAM are static. There is also no minimum SC clock operating frequency.



# SMJ44C251B 262144 BY 4-BIT MULTIPORT VIDEO RAM

SGMS058A - MARCH 1995 - REVISED JUNE 1995

# serial enable (SE)

During serial-access operations  $\overline{SE}$  is used as an enable/disable for SDQ in both the input and output modes. If  $\overline{SE}$  is held as  $\overline{RAS}$  falls during a write-transfer cycle, a pseudo-transfer write occurs. There is no actual transfer, but the data register switches from the output mode to the input mode.

### no connect/ground (NC/GND)

NC/GND is reserved for the manufacturer's test operation. It is an input and should be tied to system ground or left floating for proper device operation.

#### special function output (QSF)

During split-register operation the QSF output indicates which half of the SAM is being accessed. When QSF is low, the serial-address pointer is accessing the lower (least significant) 256 bits of SAM. When QSF is high, the serial-address pointer is accessing the higher (most significant) 256 bits of SAM. QSF changes state upon crossing the boundary between the two SAM halves in the split-register mode.

During normal transfer operations QSF changes state upon completing a transfer cycle. This state is determined by the tap point being loaded during the transfer cycle.

#### power up

To achieve proper device operation, an initial pause of 200 µs is required after power-up, followed by a minimum of eight RAS cycles or eight CBR cycles, a memory-to-register transfer cycle, and two SC cycles.



#### random-access operation

The random-access operation functions are summarized in Table 2 and described in the following sections.

**Table 2. Random-Access-Operation Functions** 

FUNCTION		RAS FALL					ADDRESS		DQ0-DQ3	
	CAS	TRG	₩t	DSF	SE	DSF	RAS	CAS	RAS	CAS‡ W
CBR refresh	L	X	Х	X.	Х	×	Х	Х	Х	х
Load and use write mask, Write data to DRAM	н	Н	L	L	х	L	Row Addr	Col Addr	DQ Mask	Valid Data
Load and use write mask, Block write to DRAM	н	Н	L	L	х	Н	Row Addr	Blk Addr A2-A8	DQ Mask	Coi Mask
Persistent write-per-bit, Write data to DRAM	н	Н	L	н	×	L	Row Addr	Col Addr	X	Valid Data
Persistent write-per-bit, Block write to DRAM	Н	Н	L	Н	×	Н	Row Addr	Blk Addr A2-A8	х	Col Mask
Normal DRAM read/write (nonmasked)	н	Н	Н	L	×	L	Row Addr	Col Addr	×	Valid Data
Block write to DRAM (nonmasked)	н	Н	Н	L	×	Н	Row Addr	Blk Addr A2-A8	х	Col Mask
Load write mask	н	Н	Н	Н	×	L	Refresh Addr	×	x	DQ Mask
Load color register	Н	Н	Н	Н	х	Н	Refresh Addr	х	х	Color Data

Legend:

H = High

L = Low

X = Don't care

† In persistent write-per-bit function, W must be high during the refresh cycle.

‡ DQ0-DQ3 are latched on the later of W or CAS falling edge.

Col Mask = H: Write to address/column location enabled

DQ Mask = H: Write to I/O enabled

#### enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. This mode eliminates the time required for row address setup-and-hold and address multiplex. The maximum  $\overline{RAS}$  low time and the  $\overline{CAS}$  page cycle time used determine the number of columns that can be accessed.

Unlike conventional page-mode operation, the enhanced page mode allows the SMJ44C251B to operate at a higher data bandwidth. Data retrieval begins as soon as the column address is valid rather than when  $\overline{\text{CAS}}$  transitions low. A valid column address can be presented immediately after row-address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{\text{CAS}}$ . In this case, data can be obtained after  $t_{a(C)}$  max (access time from  $\overline{\text{CAS}}$  low), if  $t_{a(CA)}$  max (access time from column address) has been satisfied.

#### refresh

There are three types of refresh available on the SMJ44C251B: RAS-only refresh, CBR refresh, and hidden refresh.



#### RAS-only refresh

A refresh operation must be performed to each row at least once every 8 ms to retain data. Unless  $\overline{\text{CAS}}$  is applied, the output buffers are in the high-impedance state, so the  $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Externally generated addresses must be supplied during  $\overline{\text{RAS}}$ -only refresh. Strobing each of the 512 row addresses with  $\overline{\text{RAS}}$  causes all bits in each row to be refreshed.  $\overline{\text{CAS}}$  can remain high (inactive) for this refresh sequence to conserve power.

#### CAS-before-RAS (CBR) refresh

CBR refresh is accomplished by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$ . The external row address is ignored and the refresh row address is generated internally when using CBR refresh. Other cycles can be performed in between CBR cycles without disturbing the internal address generation.

#### hidden refresh

A hidden refresh is accomplished by holding  $\overline{\text{CAS}}$  low in the DRAM-read cycle and cycling  $\overline{\text{RAS}}$ . The output data of the DRAM-read cycle remains valid while the refresh is being carried out. Like the CBR refresh, the refreshed row addresses are generated internally during the hidden refresh.

# write-per-bit

The write-per-bit feature allows masking of any combination of the four DQs on any write cycle (see Figure 1). The write-per-bit operation is invoked only when  $\overline{W}$  is held low on the falling edge of  $\overline{RAS}$ . If  $\overline{W}$  is held high on the falling edge of  $\overline{RAS}$ , write-per-bit is not enabled and the write operation is performed to all four DQs. The SMJ44C251B offers two write-per-bit modes: the nonpersistent write-per-bit mode and the persistent write-per-bit mode.


#### nonpersistent write-per-bit

When DSF is low on the falling edge of  $\overline{RAS}$ , the write mask is reloaded. A 4-bit code (the write-per-bit mask) is input to the device via the random DQ terminals and latched on the falling edge of  $\overline{RAS}$ . The write-per-bit mask selects which of the four random I/Os are written and which are not. After  $\overline{RAS}$  has latched the on-chip write-per-bit mask, input data is driven onto the DQ terminals and is latched on the later falling edge of  $\overline{CAS}$  or  $\overline{W}$ . When a data low is strobed into a particular I/O on the falling edge of  $\overline{RAS}$ , data is not written to that I/O. When a data high is strobed into a particular I/O on the falling edge of  $\overline{RAS}$ , data is written to that I/O.

#### persistent write-per-bit

When DSF is high on the falling edge of  $\overline{RAS}$ , the write-per-bit mask is not reloaded: it retains the value stored during the last write-per-bit mask reload. This mode of operation is known as persistent write-per-bit because the write-per-bit mask is persistent over an arbitrary number of write cycles. The write-per-bit mask reload can be done during the nonpersistent write-per-bit cycle or by the mask-register-load cycle.





DQ Mask = H: Write to I/O enabled = L: Write to I/O disabled

Figure 1. Example of Write-Per-Bit Operations

#### block write

The block-write mode allows data (present in an on-chip color register) to be written into four consecutive column-address locations. The 4-bit color register is loaded by the color-register-load cycle. Both write-per-bit modes can be applied in the block-write cycle. The block-write mode also offers the 4 × 4 column-mask capability.

### load color register


The load-color-register cycle is performed using normal DRAM write-cycle timing except that DSF is held high on the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ . A 4-bit code is input to the color register via the random I/O terminals and latched on the later of the falling edge of  $\overline{CAS}$  or  $\overline{W}$ . After the color register is loaded, it retains data until power is lost or until another load-color-register cycle is executed.

#### block write cycle

After the color register is loaded, the block-write cycle can begin as a normal DRAM write cycle with DSF held high on the falling edge of  $\overline{\text{CAS}}$  (see Figures 2, 3, and 4). When the block-write cycle is invoked, each data bit in the 4-bit color register is written to selected bits of the four adjacent columns of the corresponding random I/O.

During block-write cycles, only the seven most significant column addresses (A2-A8) are latched on the falling edge of  $\overline{CAS}$ . The two least significant addresses (A0-A1) are replaced by four DQ bits (DQ0-DQ3), which are also latched on the later of the falling edge of  $\overline{CAS}$  or  $\overline{W}$ . These four bits are used as a column mask, and they indicate which of the four column-address locations addressed by A2-A8 are written with the contents of the color register during the block-write cycle. DQ0 enables a write to column-address A1 = 0 (low), A0 = 0 (low), DQ1 enables a write to column-address A1 = 0 (low), A0 = 1 (high); DQ2 enables a write to column-address A1 = 1 (high), A0 = 0 (low); DQ3 enables a write to column-address A1 = 1 (high), A0 = 1 (high). A high logic level enables a write, and a low logic level disables the write. A maximum of 16 bits (4 × 4) can be written to memory during each  $\overline{CAS}$  cycle in the block-write mode.





 ${}^{\dagger}\overline{W}$  must be low during the block-write cycle.

NOTE: DQ0-DQ3 are latched on the later of  $\overline{W}$  or  $\overline{CAS}$  falling edge except in block 6 (see legend). Legend:

- 1. Refresh address
- 2. Row address
- 3. Block address (A2 -A8)
- 4. Color-register data
- 5. Column-mask data
- 6. DQ-mask data. DQ0-DQ3 are latched on the falling edge of RAS.

don't care

Figure 2. Example Block-Write Diagram Operations




Figure 3. Block-Write Circuit Block Diagram



	DQ MASK	COLUMN MASK	COLOR REGISTER DATA			COLUMN 1	COLUMN 2	COLUMN 3	COLUMN 4
DQ0	1	0	0		DQ0	Masked	0	0	0
DQ1	1	1	0	Block Write	DQ1	Masked	0	0	0
DQ2	0	1	1		DQ2	Masked	Masked	Masked	Masked
DQ3	1	1	1		DQ3	Masked	1	1	1

Figure 4. Example of Block Write Operation With DQ Mask and Address Mask

#### transfer operation

Transfer operations between the memory arrays (DRAM) and the data registers (SAM) are invoked by bringing TRG low before RAS falls. The states of W, SE, and DSF, which are also latched on the falling edge of RAS, determine which transfer operation is invoked. Figure 5 shows an overview of data flow between the random and the serial interfaces.




Figure 5. Block Diagram Showing One Random and One Serial-I/O Interface

As shown in Table 3, the SMJ44C251B supports five basic modes of transfer operation:

- Register-to-memory transfer (normal write transfer, SAM to DRAM)
- Alternate-write transfer (independent of the state of SE)
- Memory-to-register transfer (pseudo-transfer write). Switches serial port from serial-out mode to serial-in mode. No actual data transfer takes place between the DRAM and the SAM.
- Memory-to-register transfer (normal-read transfer, transfer entire contents of DRAM row to SAM)
- Split-register-read transfer (divides the SAM into a low and a high half. Only one half is transferred to the SAM while the other half is read from the serial I/O port.)

**Table 3. Transfer-Operation Functions** 

FUNCTION	RAS FALL					CAS FALL	I VUUDEGG			-DQ3
FUNCTION	CAS	TRG	₩	DSF	SE	DSF	RAS	CAS	RAS	CAS W
Register-to-memory transfer (normal write transfer)	Н	L	L	×	L	х	Row . Addr	Tap Point	x	×
Alternate-write transfer (independent of SE)	Н	L	L	Н	х	х	Row Addr	Tap Point	x	х
Serial-write-mode enable (pseudo-transfer write)	н	L	L	L	н	х	Refresh Addr	Tap Point	×	x
Memory-to-register transfer (normal read transfer)	н	L	н	L	х	х	Row Addr	Tap Point	х	х
Split-register-read transfer (must reload tap)	Н	L	н	н	X	х	Row Addr	Tap Point	х	х

#### Legend:

H = High

L = Low

X = Don't care

#### write transfer

All write-transfer cycles (except the pseudo write transfer) transfer the entire content of SAM to the selected row in the DRAM. To invoke a write-transfer cycle,  $\overline{W}$  must be low when  $\overline{RAS}$  falls. There are three possible write-transfer operations: normal-write transfer, alternate-write transfer, and pseudo-write transfer.

All write-transfer cycles switch the serial port to the serial-in mode.

#### normal-write transfer (SAM-to-DRAM transfer)

A normal-write transfer cycle loads the contents of the serial-data register to a selected row in the memory array.  $\overline{TRQ}$ ,  $\overline{W}$ , and  $\overline{SE}$  are brought low and latched at the falling edge of  $\overline{RAS}$ . Nine row-address bits (A0-A8) are also latched at the falling edge of  $\overline{RAS}$  to select one of the 512 rows available as the destination of the data transfer. The nine column-address bits (A0-A8) are latched at the falling edge of  $\overline{CAS}$  to select one of the 512 tap points in SAM that are available for the next serial input.

During a write-transfer operation before  $\overline{RAS}$  falls, the serial-input operation must be suspended after a minimum delay of  $t_{d(SCRL)}$  but can be resumed after a minimum delay of  $t_{d(RHSC)}$  after  $\overline{RAS}$  goes high (see Figure 6).






Figure 6. Normal-Write-Transfer-Cycle Timing

#### alternate-write transfer (refer to Figure 30)

When DSF is brought high and latched at the falling edge of RAS in the normal-write-transfer cycle, the alternate-write transfer occurs.

#### pseudo-write transfer (write-mode control) (refer to Figure 28)

To invoke the pseudo-write transfer (write-mode control cycle),  $\overline{SE}$  is brought high and latched at the falling edge of  $\overline{RAS}$ . The pseudo-write transfer does not actually invoke any data transfer but switches the mode of the serial port from the serial-out (read) mode to the serial-in (write) mode.

Before serial data can be clocked into the serial port via the SDQ terminals and the SC input, the SDQ terminals must be switched into input mode. Because the transfer does not occur during the pseudo-transfer write, the row address (A0-A8) is in the don't care state and the column address (A0-A8), which is latched on the falling edge of  $\overline{CAS}$ , selects one of the 512 tap points in the SAM that are available for the next serial input.

### read transfer (DRAM-to-SAM transfer) (refer to Figure 7)

During a read-transfer cycle, data from the selected row in DRAM is transferred to SAM. There are two read-transfer operations: normal-read transfer and split-register-read transfer.

#### normal-read transfer (refer to Figure 7)

The normal-read-transfer operation loads data from a selected row in DRAM into SAM.  $\overline{TRG}$  is brought low and latched at the falling edge of  $\overline{RAS}$ . Nine row-address bits (A0–A8) are also latched at the falling edge of  $\overline{RAS}$  to select one of the 512 rows available for transfer. The nine column-address bits (A0–A8) are latched at the falling edge of  $\overline{CAS}$  to select one of the SAM's 512 available tap points where the serial data is read out.

A normal-read transfer can be performed in three ways: early-load read transfer, real-time or midline-load read transfer, and late-load read transfer. Each of these offers the flexibility of controlling the TRG trailing edge in the read-transfer cycle (see Figure 7).






Figure 7. Normal-Read-Transfer Timings

#### split-register-read transfer

In split-register-read-transfer operation, the serial-data register is split into halves. The low half contains bits 0–255, and the high half contains 256–511. While one half is being read out of the SAM port, the other half can be loaded from the memory array.

To invoke a split-register read-transfer cycle, DSF is brought high, TRG is brought low, and both are latched at the falling edge of RAS. Nine row-address bits (A0–A8) are also latched at the falling edge of RAS to select one of the 512 rows available for the transfer. The nine column-address bits (A0–A8) are latched at the falling edge of CAS, where address bits A0 –A7 select one of the 255 tap points in the specified half of SAM and address bit A8 selects which half is to be transferred. If A8 is a logic low, the low half is transferred. If A8 is a logic high, the high half is transferred. SAM locations 255 and 511 cannot be used as tap points.

A normal-read transfer must precede the split-register-read transfer to ensure proper operation. After the normal-read-transfer cycle, the first split-register read transfer can follow immediately without any minimum SC requirement. However, there is a minimum requirement of a rising edge of SC between split-register read-transfer cycles.

QSF indicates which half of the SAM is being accessed during serial-access operation. When QSF is low, the serial-address pointer is accessing the lower (least significant) 256 bits of the SAM. When QSF is high, the pointer is accessing the higher (most significant) 256 bits of the SAM. QSF changes state upon completing a normal-read-transfer cycle. The tap point loaded during the current transfer cycle determines the state of QSF. In split-register read-transfer mode, QSF changes state when a boundary between the two register halves is reached (see Figure 12 and Figure 13).

#### split-register-read transfer (continued)




Figure 8. Example of a Split-Register Read-Transfer Cycle After a Normal Read-Transfer Cycle




Figure 9. A Split-Register Read-Transfer Cycle After a Split-Register Read-Transfer Cycle

#### serial-access operation

The serial-read and serial-write operations can be performed through the SAM port simultaneously and asynchronously with DRAM operations except during transfer operations. The preceding transfer operation determines the input or output state of the SAM port. If the preceding transfer operation is a read-transfer operation, the SAM port is in the output mode. If the preceding transfer operation is a write- or pseudo-write-transfer operation, the SAM port is in the input mode.

Serial data can be read out of or written into SAM by clocking SC starting at the tap point loaded by the preceding transfer cycle, proceeding sequentially to the most significant bit (bit 511), then wrapping around to the least significant bit (bit 0) (see Figure 10).




Figure 10. Serial Pointer Direction for Serial Read/Write

For split-register read-transfer operation, serial data can be read out from the active half of SAM by clocking SC starting at the tap point loaded by the preceding split-register-transfer cycle, then proceeding sequentially to the most significant bit of the half, bit 255 or bit 511. If there is a split-register-read transfer to the inactive half during this period, the serial pointer points next to the tap-point location loaded by that split register (see Figure 15, Case I). If there is no split-register read transfer to the inactive half during this period, the serial pointer points next to bit 256 or bit 0, respectively (see Figure 15, Case II).




Figure 11. Serial Pointer for Split-Register Read

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)		1 V to 7 V
Voltage range on any pin (see Note 1)		1 V to 7 V
Operating free-air temperature range, T <sub>A</sub> :	L suffix	0°C to 70°C
	M suffix	
Storage temperature range, T <sub>stg</sub>		65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

# recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	٧
VSS	Supply voltage			0		٧
VIH	High-level input voltage	4.4	2.9		6.5	V
VIL	Low-level input voltage (see Note 2)		-1		0.6	٧
<b>-</b> .	Operating free-air temperature	L suffix	0	11	70	°C
TA	Operating free-air temperature	M suffix	- 55		125	J
T-	Oncerting constant and the second sec	L suffix			70	°C
тс	Operating case temperature	M suffix			125	

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

# SMJ44C251B 262144 BY 4-BIT MULTIPORT VIDEO RAM

SGMS058A - MARCH 1995 - REVISED JUNE 1995

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4	>
VOL	Low-level output voltage (see Note )	I <sub>OL</sub> = 4.2 mA	0.4	>
11	Input leakage current	V <sub>CC</sub> = 5 V, V <sub>I</sub> = 0 V to 5.8 V, All others open	±10	μА
Ю	Output leakage current (see Note 4)	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V to V <sub>CC</sub>	±10	μА

			SAM	'44C25	1B-10	'44C25	1B-12	
PA	RAMETER (SEE NOTE 5)	TEST CONDITIONS†	PORT	MIN	MAX	MIN	MAX	UNIT
ICC1	Operating current	t <sub>C(rd)</sub> and t <sub>C(W)</sub> = MIN	Standby		100		90	
ICC1A	Operating current	t <sub>C(SC)</sub> = MIN	Active		110		100	
ICC2	Standby current	All clocks = V <sub>CC</sub>	Standby		15		15	
ICC2A	Standby current	t <sub>c(SC)</sub> = MIN	Active		35		35	
Іссз	RAS-only refresh current	t <sub>C(rd)</sub> and t <sub>C(W)</sub> = MIN	Standby		100		90	
ICC3A	RAS-only refresh current	t <sub>C</sub> (SC) = MIN	Active		110		100	mA.
ICC4	Page-mode current	t <sub>C(P)</sub> = MIN	Standby		65		60	mA.
ICC4A	Page-mode current	t <sub>C</sub> (SC) = MIN	Active		70		65	
ICC5	CAS-before-RAS current	t <sub>C(rd)</sub> and t <sub>C(W)</sub> = MIN	Standby		90		80	
ICC5A	CAS-before-RAS current	t <sub>C(SC)</sub> = MIN	Active		110	3 8 1	100	
ICC6	Data-transfer current	t <sub>C(rd)</sub> and t <sub>C(W)</sub> = MIN	Standby		100		90	N
ICC6A	Data-transfer current	t <sub>C</sub> (SC) = MIN	Active		110		100	4

† For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

NOTES: 3. The SMJ44C251B may exhibit simultaneous switching noise as described in the Texas Instruments Advanced CMOS Logic Designer's Handbook. This phenomenon is exhibited on the DQ terminals when the SDQ terminals are switched and on the SDQ terminals when the DQ terminals are switched. This may cause VOL and VOH to exceed the data-book limit for a short period of time, depending upon output loading and temperature. Care should be taken to provide proper termination, decoupling, and layout of the device to minimize simultaneous switching effects.

4. SE is disabled for SDQ output leakage tests.

I<sub>CC</sub> (standby) denotes that the SAM port is inactive (standby) and the DRAM port is active (except for I<sub>CC2</sub>).
 I<sub>CCA</sub> (active) denotes that the SAM port is active and the DRAM port is active (except for I<sub>CC2</sub>).
 I<sub>CC</sub> is measured with no load on DQ or SDQ.

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)

		PARAMETER		MIN MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A8			₹ 1 %° <b>7</b>	pF
C <sub>i(RC)</sub>	Input capacitance, CAS and RAS		197	7	pF
C <sub>o(O)</sub>	Output capacitance, SDQs and DQs			9	pF
Co(QSF)	Output capacitance, QSF			9	pF

NOTE 6: Capacitance is sampled only at initial design and after any major change. Samples are tested at 0 V and 25°C with a 1-MHz signal applied to the terminal under test. All other terminals are open.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 7)

: "* !	DADAMETED	TEST	ALT.	'44C25	1B-10	'44C251	B-12	UNIT
	PARAMETER	CONDITIONS †	SYMBOL	MIN	MAX	MIN	MAX	UNIT
ta(C)	Access time from CAS	t <sub>d(RLCL)</sub> = MAX	tCAC		25		30	ns
ta(CA)	Access time from column address	t <sub>d(RLCL)</sub> = MAX	tAA		50		60	ns
ta(CP)	Access time from CAS high	t <sub>d(RLCL)</sub> = MAX	<sup>t</sup> CPA		55		65	ns
ta(R)	Access time from RAS	t <sub>d(RLCL)</sub> = MAX	tRAC		100		120	ns
ta(G)	Access time of DQ0-DQ3 from TRG low		<sup>t</sup> OEA		25		30	ns
ta(SQ)	Access time of SDQ0-SDQ3 from SC high	C <sub>L</sub> = 30 pF	tSCA		30		35	ns
ta(SE)	Access time of SDQ0-SDQ3 from SE low	C <sub>L</sub> = 30 pF	t <sub>SEA</sub>		20		25	ns
<sup>t</sup> dis(CH)	Disable time, random output from CAS high (see Note 8)	C <sub>L</sub> = 100 pF	tOFF	0	20	0	20	ns
<sup>t</sup> dis(G)	Disable time, random output from TRG high (see Note 8)	C <sub>L</sub> = 100 pF	<sup>t</sup> OEZ	. 0	20	0	20	ns
<sup>t</sup> dis(SE)	Disable time, serial output from SE high (see Note 8)	C <sub>L</sub> = 30 pF	tSEZ	0	20	· 0	20	ns

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

NOTES: 7. Switching times assume C<sub>L</sub> = 100 pF unless otherwise noted (see Figure 12).

<sup>8.</sup> tdis(CH), tdis(G), and tdis(SE) are specified when the output is no longer driven.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature†

		ALT.	'44C251B-10		'44C251B-12		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	UNII
<sup>t</sup> c(rd)	Cycle time, read (see Note 9)	tRC	190		220		ns
<sup>t</sup> c(W)	Cycle time, write (see Note 9)	twc	190		220		ns
<sup>t</sup> c(rdW)	Cycle time, read-modify-write (see Note 9)	tRMW	250		290		ns
<sup>t</sup> c(P)	Cycle time, page-mode read or write (see Note 9)	tPC	60		70		ns
<sup>t</sup> c(rdWP)	Cycle time, page-mode read-modify-write (see Note 9)	tPRMW	105		125		ns
¢(TRD)	Cycle time, read transfer (see Note 9)	tRC	190		220		ns
<sup>t</sup> c(TW)	Cycle time, write transfer (see Note 9)	twc	190		220		ns
t <sub>c</sub> (SC)	Cycle time, serial clock (see Notes 9 and 10)	tscc	30		35		ns
tw(CH)	Pulse duration, CAS high	t <sub>CPN</sub>	20		30		ns
tw(CL)	Pulse duration, CAS low (see Note 11)	†CAS	25	75000	30	75000	ns
tw(RH)	Pulse duration, RAS high	t <sub>RP</sub>	80		90		ns
tw(RL)	Pulse duration, RAS low (see Note 12)	tRAS	100	75000	120	75000	ns
tw(WL)	Pulse duration, W low	twp	25		25		ns
tw(TRG)	Pulse duration, TRG low		25		30		ns
tw(SCH)	Pulse duration, SC high	tsc	10		12		ns
tw(SCL)	Pulse duration, SC low	tscp	10		12		ns
tw(SEL)	Pulse duration, SE low	tse	35		40		ns
tw(SEH)	Pulse duration, SE high	tSEP	35		40		ns
tw(GH)	Pulse duration, TRG high	tTP	30		30		ns
tw(RL)P	Pulse duration, RAS low (page mode)		100	75 000	120	75000	ns
t <sub>su(CA)</sub>	Setup time, column address	tASC	0		0		ns
t <sub>su(SFC)</sub>	Setup time, DSF before CAS low	tFSC	0		0		ns
t <sub>su(RA)</sub>	Setup time, row address	t <sub>ASR</sub>	0		0		ns
t <sub>su(WMR)</sub>	Setup time, W before RAS low	twsn	0		0		ns
t <sub>su(DQR)</sub>	Setup time, DQ before RAS low	tMS	0		0		ns
t <sub>su(TRG)</sub>	Setup time, TRG before RAS low	tTHS	0		0		ns
t <sub>su(SE)</sub>	Setup time, SE before RAS low (see Note 13)	tESR	0		0		ns
t <sub>su(SESC)</sub>	Setup time, serial write disable	tswis	10		15	1	ns
tsu(SFR)	Setup time, DSF before RAS low	tFSR	0		0		ns
tsu(DCL)	Setup time, data before CAS low	tosc	0		0		ns
t <sub>su(DWL)</sub>	Setup time, data before W low	tosw	0		0		ns
tsu(rd)	Setup time, read command	tRCS	0		0		ns
tsu(WCL)	Setup time, early write command before CAS low	twcs	0		0		ns

† Timing measurements are referenced to VIL max and VIH min.

NOTES: 9. All cycle times assume  $t_t = 5$  ns.

- 10. When the odd tap is used (tap address can be 0-511, and odd taps are 1, 3, 5, etc.), the cycle time for SC in the first serial data out cycle needs to be 70 ns minimum.
- In a read-modify-write cycle, t<sub>d(CLWL)</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time [t<sub>w(CL)</sub>].
- 12. In a read-modify-write cycle, td(RLWL) and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time [tw(RL)].
- 13. Register-to-memory (write) transfer cycles only



## timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)†

		ALT.	'44C25	1B-10	'44C25	1B-12	UNIT	
		SYMBOL	MIN	MAX	MIN	MAX	UNII	
t <sub>su(WCH)</sub>	Setup time, write before CAS high	tCWL	25		30		ns	
t <sub>su(WRH)</sub>	Setup time, write before $\overline{RAS}$ high with $\overline{TRG} = \overline{W} = low$	tRWL	25		30		ns	
<sup>t</sup> su(SDS)	Setup time, SDQ before SC high	tsds	0		0		ns	
th(CLCA)	Hold time, column address after CAS low	t <sub>CAH</sub>	20		20	14 - P <sub>2</sub>	ns	
th(SFC)	Hold time, DSF after CAS low	tCFH	20	·	20		ns	
th(RA)	Hold time, row address after RAS low	tRAH	15		15	4 1	ns	
th(TRG)	Hold time, TRG after RAS low	<sup>†</sup> TLH	15		15		ns	
th(SE)	Hold time, $\overline{SE}$ after $\overline{RAS}$ low with $\overline{TRG} = \overline{W} = \text{low}$ (see Note 13)	tREH	15		15		ns	
th(RWM)	Hold time, write mask, transfer enable after RAS low	tRWH	15		15		ns	
th(RDQ)	Hold time, DQ after RAS low (write-mask operation)	tMH	15		15		ns	
th(SFR)	Hold time, DSF after RAS low	tRFH	15		15		ns	
th(RLCA)	Hold time, column address after RAS low (see Note 14)	tAR	45		45	1 1	ns	
th(CLD)	Hold time, data after CAS low	t <sub>DH</sub>	20		25		ns	
th(RLD)	Hold time, data after RAS low (see Note 14)	tDHR	45		50		ns	
th(WLD)	Hold time, data after $\overline{\mathbf{W}}$ low	t <sub>DH</sub>	20		25		ns	
th(CHrd)	Hold time, read after CAS high (see Note 15)	tRCH	0		0		ns	
<sup>t</sup> h(RHrd)	Hold time, read after RAS high (see Note 15)	tRRH	10		10		ns	
th(CLW)	Hold time, write after CAS low	tWCH	30		35		ns	
th(RLW)	Hold time, write after RAS low (see Note 14)	twcn	50		55		ns	
th(WLG)	Hold time, TRG after W low (see Note 16)	<sup>t</sup> OEH	25		30		ns	
th(SDS)	Hold time, SDQ after SC high	tSDH	5		5		ns	
th(SHSQ)	Hold time, SDQ after SC high	tson	5		5		ns	
th(RSF)	Hold time, DSF after RAS low	tFHR	45		45		ns	
th(SCSE)	Hold time, serial-write disable	tswih	20		20		ns	
td(RLCH)	Delay time, RAS low to CAS high	tCSH	100		120		ns	
td(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		ns	
td(CLRH)	Delay time, CAS low to RAS high	tRSH	25		30		ns	
td(CLWL)	Delay time, CAS low to W low (see Notes 17 and )	tCWD	55		65		ns	
td(RLCL)	Delay time, RAS low to CAS low (see Note 19)	tRCD	25	75	25	90	ns	
td(CARH)	Delay time, column address to RAS high	tRAL	50		60		ns	
td(RLWL)	Delay time, RAS low to W low (see Note 17)	tRWD	130		155		ns	
td(CAWL)	Delay time, column address to W low (see Note 17)	tAWD	85		100		ns	

<sup>†</sup> Timing measurements are referenced to VIL max and VIH min.

NOTES: 13. Register-to-memory (write) transfer cycles only

- 14. The minimum value is measured when  $t_{d(RLCL)}$  is set to  $t_{d(RLCL)}$  min as a reference.
- Either th (RHrd) or t (CHrd) must be satisfied for a read cycle.
   Output-enable-controlled write. Output remains in the high-impedance state for the entire cycle.
- 17. Read-modify-write operation only
- 18. TRG must disable the output buffers prior to applying data to the DQ terminals.
- 19. The maximum value is specified only to assure RAS access time.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) $^\dagger$

		ALT.	'44C251	B-10	'44C25	1B-12	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
네(RLCH)RF	Delay time, RAS low to CAS high (see Note 20)	tchr.	25		25		ns
td(CLRL)RF	Delay time, CAS low to RAS low (see Note 20)	tCSR	10		10		ns
td(RHCL)RF	Delay time, RAS high to CAS low (see Note 20)	t <sub>RPC</sub>	10		10		ns
ಠ(CLGH)	Delay time, CAS low to TRG high for DRAM read cycles		25		30		ns
<sup>t</sup> d(GHD)	Delay time, TRG high before data applied at DQ	<sup>‡</sup> OED	25		30		ns
td(RLŤH)	Delay time, $\overline{RAS}$ low to $\overline{TRG}$ high (real-time-reload read-transfer cycle only)	tRTH	90		95		ns
td(RLSH)	Delay time, RAS low to first SC high after TRG high (see Note 21)	tRSD	130		140		ns
td(CLSH)	Delay time, CAS low to first SC high after TRG high (see Note 21)	tCSD	40		45		ns
td(SCTR)	Delay time, SC high to TRG high (see Notes 21 and 22)	tTSL	15		20		ns
td(THRH)	Delay time, TRG high to RAS high (see Notes 22 and 23)	<sup>t</sup> TRD	-10		-10		ns
<sup>t</sup> d(SCRL)	Delay time, SC high to $\overline{RAS}$ low with $\overline{TRG} = \overline{W} = low$ (see Notes 13 and 26)	tsrs	10		20		ns
td(SCSE)	Delay time, SC high to SE high in serial-input mode		20		20		ns
td(RHSC)	Delay time, RAS high to SC high (see Note 13)	tSRD	25		30		ns
td(THRL)	Delay time, TRG high to RAS low (see Note 22)	tTRP	tw(RH)		tw(RH)		ns
td(THSC)	Delay time, TRG high to SC high (see Notes 22)	tTSD	35		40		ns
td(SESC)	Delay time, SE low to SC high (see Note 25)	tsws	10		15		ns
td(RHMS)	Delay time, RAS high to last (most significant) rising edge of SC before boundary switch during split-register read-transfer cycles		15		20		ns
td(CLGH)	Delay time, CAS low to TRG high in real-time read-transfer cycles	<sup>t</sup> CTH	- 5		5		ns
td(CASH)	Delay time, column address to first SC in early-load read-transfer cycles	t <sub>ASD</sub>	45		50		ns
<sup>t</sup> d(CAGH)	Delay time, column address to $\overline{\mbox{TRG}}$ high in real-time read-transfer cycles	tath .	10		10		ns
td(RLCA)	Delay time, RAS low to column address	t <sub>RAD</sub>	15	50	15	60	ns
td(DCL)	Delay time, data to CAS low	t <sub>DZC</sub>	0		0		ns
td(DGL)	Delay time, data to TRG low	tDZO	0		0		ns
td(RLSD)	Delay time, RAS low to serial-input data	tSDD	50		50		ns
td(GLRH)	Delay time, TRG low to RAS high	t <sub>ROH</sub>	25		30		ns

<sup>†</sup> Timing measurements are referenced to VIL max and VIH min.

NOTES: 13. Register-to-memory (write) transfer cycles only

- 19. The maximum value is specified only to assure RAS access time.
- 20. CAS-before-RAS refresh operation only
- 21. Early-load read-transfer cycle only
- 22. Real-time-reload read-transfer cycle only
- 23. Late-load read-transfer cycle only
- 24. Memory-to-register (read) and register-to-memory (write) transfer cycles only
- 25. Serial data-in cycles only
- 26. In a read-transfer cycle, the state of SC when RAS falls is a don't care condition. However, to assure proper sequencing of the internal clock circuitry, there can be no positive transitions of SC for at least 10 ns prior to when RAS goes low.
- 27. In a memory-to-register (read) transfer cycle, td(SCRL) applies only when the SAM was previously in serial-input mode.



# timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded) $\!\!\!\!^{\dagger}$

		ALT.	'44C25	IB-10	'44C25	1B-12	LIMIT
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
td(MSRL)	Delay time, last (most significant) rising edge of SC to $\overline{\text{RAS}}$ low before boundary switch during split-register read-transfer cycles		25		25		ns
td(SCQSF)	Delay time, last (255 or 511) rising edge of SC to QSF switching at the boundary during split-register read-transfer cycles (see Note 7)	tsqd		40		40	ns
td(CLQSF)	Delay time, CAS low to QSF switching in read-transfer or write-transfer cycles (see Note 7)	tCQD		35		35	ns
td(GHQSF)	Delay time, TRG high to QSF switching in read-transfer or write-transfer cycles (see Note 7)	<sup>†</sup> TQD		30		30	ns
네(RLQSF)	Delay time, RAS low to QSF switching in read-transfer or write-transfer cycles (see Note 7)	tRQD	-	75		75	ns
t <sub>rf</sub>	Refresh time interval, memory	tREF		8		8	ms
tţ	Transition time	tΤ	3	50	3	50	ns

<sup>†</sup> Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

NOTE 7: Switching times assume C<sub>L</sub> = 100 pF unless otherwise noted (see Figure 12).

## PARAMETER MEASUREMENT INFORMATION




Figure 12. Load Circuit




Figure 13. Read-Cycle Timing

## PARAMETER MEASUREMENT INFORMATION tw(RL) RAS td(RLCH) td(CLRH) td(RLCL) td(CHRL) tw(CL) -CAS t<sub>su(RA)</sub> H— th(RA) th(RLCA) tw(CH) th(CLCA) tsu(CA)— ★ A0-A8 Column tsu(SFR) → th(SFC) th(SFR) tsu(SFC) DSF tsu(TRG) → th(TRG) TRG tsu(WMR) t<sub>su(WCH)</sub> t<sub>su(WRH)</sub> th(RLW) th(RWM) t<sub>su(WCL)</sub> th(CLW) tsu(DQR) → tw(WL) tsu(DCL) - ★ th(CLD) th(RDQ) th(RLD)

Figure 14. Early-Write-Cycle Timing

**Table 4. Write-Cycle State Table** 

CYCLE	STATE						
CYCLE	1	2	3	4	5		
Write operation	L	L	Н	Don't care	Valid data		
Write-mask load/use, write DQs to I/Os	L	L	L	Write mask	Valid data		
Use previous write mask, write DQs to I/Os	Н	L	L	Don't care	Valid data		
Load write mask on later of W fall and CAS fall	Н	L	Н	Don't care	Write mask		

DQ0-DQ3




Figure 15. Delayed-Write-Cycle Timing (Output-Enable-Controlled Write)

## **Table 5. Write-Cycle State Table**

CYCLE		STATE						
CTOLE	1	2	3	4	5			
Write operation	L	L	Н	Don't care	Valid data			
Write-mask load/use, write DQs to I/Os	L	L	L	Write mask	Valid data			
Use previous write mask, write DQs to I/Os	н	L	L	Don't care	Valid data			
Load write mask on later of W fall and CAS fall	Н	L	Н	Don't care	Write mask			



#### PARAMETER MEASUREMENT INFORMATION tc(rdW) tw(RL) RAS td(RLCH) td(CHRL)-▶ td(CLRH) tw(RH) td(RLCL) d(CHRL) tw(CL) CAS th(RA) w(CH) t<sub>su(CA)</sub>—▶ t<sub>su(RA)</sub>→ - th(CLCA) td(RLCA) td(CARH) th(RLCA) A0-A8 XX Don't Care th(RSF) †<sup>t</sup>su(SFC) th(SFR) th(SFC) t<sub>su(SFR)</sub> DSF Don't Care t<sub>su(rd)</sub> tsu(WCH) th(TRG) tsu(WRH) td(CAWL) - tw(TRG) th(WLG) tsu(TRG) th(RLW) fq(DCL) - th(CLW) th(RWM) td(CLWL) tsu(WMR)→ + td(CLGH) tw(WL) → ta(CA) td(RLWL) th(WLD) td(DGL) - td(GHD) ta(R) tsu(DQR) - <sup>t</sup>su(DWL) ta(C)

Figure 16. Read-Write/Read-Modify-Write-Cycle Timing

tdis(G)

Valid

Output

<sup>t</sup>a(G) → |

5

th(RDQ)


Table 6. Write-Cycle State Table

CYCLE	STATE					
Office	1	2	3	4	5	
Write operation	L	L PER	Н	Don't care	Valid data	
Write-mask load/use, write DQs to I/Os	L	L	L	Write mask	Valid data	
Use previous write mask, write DQs to I/Os	н	L	L	Don't care	Valid data	
Load write mask on later of W fall and CAS fall	Н	L	Н	Don't care	Write mask	



DQ0-DQ3


### PARAMETER MEASUREMENT INFORMATION



† Access time is  $t_{a(CP)}$  or  $t_{a(CA)}$  dependent. ‡ Output can go from the high-impedance state to an invalid data state prior to the specified access time.

NOTE: A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper polarity of DSF is selected on the falling edges of RAS and CAS to select the desired write mode (normal, block write, etc.)

Figure 17. Enhanced-Page-Mode Read-Cycle Timing



† Referenced to CAS or W, whichever occurs last

NOTE A: A read cycle or a read-modify-write cycle can be intermixed with write cycles, observing read and read-modify-write timing specifications. TRG must remain high throughout the entire page-mode operation to assure page-mode cycle time if the late-write feature is used. If the early-write-cycle timing is used, the state of TRG is a don't care after the minimum period th(TRG) from the falling edge of RAS.


Figure 18. Enhanced-Page-Mode Write-Cycle Timing

Table 7. Write-Cycle State Table

CYCLE	STATE					
CTOLE	1	2	3	4	5	
Write operation	L	L	Н	Don't care	Valid data	
Write-mask load/use, write DQs to I/Os	L	L	L	Write mask	Valid data	
Use previous write mask, write DQs to I/Os	Н	L	L	Don't care	Valid data	
Load write mask on later of W fall and CAS fall	н	L	Н	Don't care	Write mask	



### PARAMETER MEASUREMENT INFORMATION



† Output can go from the high-impedance state to an invalid data state prior to the specified access time.

NOTE: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

Figure 19. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing

Table 8. Write-Cycle State Table

CYCLE	STATE					
	1	2	3	4	5	
Write operation	L	L	н	Don't care	Valid data	
Write-mask load/use, write DQs to I/Os	L	L	L	Write mask	Valid data	
Use previous write mask, write DQs to I/Os	Н	L	L	Don't care	Valid data	
Load write mask on later of $\overline{W}$ fall and $\overline{CAS}$ fall	Н	L	Н	Don't care	Write mask	

# PARAMETER MEASUREMENT INFORMATION tw(RL) RAS tw(RH) td(RLCH) td(CHRL) td(CHRL) td(CLRH) - td(RLCL) tw(CL) tw(CH) ← th(RA) th(RSF) tsu(RA) → 8A-0A Don't Care tsu(SFR) th(SFC) tsu(SFC) th(SFR) th(RSF) th(TRG) tsu(TRG) → t<sub>su(WCH)</sub> tsu(WRH) tsu(WMR) th(RLW) th(RWM) - t<sub>su(WCL)</sub> th(CLW) tw(WL) tsu(DCL) th(CLD) th(RLD) DQ0-DQ3 Valid Color Data Input

Figure 20. Load-Color-Register-Cycle Timing (Early-Write Load)



# PARAMETER MEASUREMENT INFORMATION tc(W) tw(RL) RAS tw(RH) td(RLCH) td(CHRL) td(CLRH) td(RLCL) td(CHRL) tw(CL) CAS th(RSF) tw(CH) - th(RA) Refresh Row Don't Care - th(SFC) th(SFR) t<sub>su(SFC)</sub> t<sub>su(SFR)</sub> → t<sub>su(WCH)</sub> tsu(TRG) → tsu(WRH) td(GHD) th(RWL) th(CLW) tsu(WMR) - th(WLG) tw(WL) tsu(DWL) th(WLD) th(RLD) DQ0-DQ3 Valid Color Data Input

Figure 21. Load-Color-Register-Cycle Timing (Delayed-Write Load)




Figure 22. Block-Write-Cycle Timing (Early Write)

Table 9. Block-Write-Cycle State Table

CYCLE		STATE				
CTOLE	1	2	3	4		
Write-mask load/use, block write	L	L	Write mask	Column mask		
Use previous write mask, block write	H.	L	Don't care	Column mask		
Write mask disabled, block write to all I/Os	L	Н	Don't care	Column mask		

Write mask data 0: I/O write disable DQ0 — column 0 (address A1 = 0, A0 = 0)

1: I/O write enable DQ1 — column 1 (address A1 = 0, A0 = 1)

Column mask data DQn = 0 column write disable DQ2 — column 2 (address A1 = 1, A0 = 0)

(n = 0, 1, 2, 3) 1 column write enable DQ3 — column 3 (address A1 = 1, A0 = 1)






Figure 23. Block-Write-Cycle Timing (Delayed-Write)

Table 10. Block-Write-Cycle State Table

CYCLE		STATE			
CTOLE		1	2	3	4
Write-mask load/use, block write	y 8 - 3 - 1	L	L	Write mask	Column mask
Use previous write mask, block write		Н	L	Don't care	Column mask
Write mask disabled, block write to all I/Os	#11 ·	L	Н	Don't care	Column mask

Write mask data 0: I/O write disable

1: I/O write enable

Column mask data DQn = 0 column write disable

(n = 0, 1, 2, 3) 1 column write enable


DQ0 -- column 0 (address A1 = 0, A0 = 0)

DQ1 — column 1 (address A1 = 0, A0 = 1)

DQ2 — column 2 (address A1 = 1, A0 = 0)

DQ3 — column 3 (address A1 = 1, A0 = 1)





† Referenced to CAS or W, whichever occurs last

NOTE A: TRG must remain high throughout the entire page-mode operation to assure page-mode cycle time if the late write feature is used. If the early-write-cycle timing is used, the state of TRG is a don't care after the minimum period th(TRG) from the falling edge of RAS.

Figure 24. Enhanced-Page-Mode Block-Write-Cycle Timing

Table 11. Enhanced-Page-Mode Block-Write-Cycle Table

CYCLE	STATE			
CYCLE	1	2	3	4
Write-mask load/use, block write	L	L	Write mask	Column mask
Use previous write mask, block write	Н	L	Don't care	Column mask
Write mask disabled, block write to all I/Os	L	Н	Don't care	Column mask

Write mask data 0: I/O write disable 1: I/O write enable

DQ0 -- column 0 (address A1 = 0, A0 = 0)

Column mask data DQn = 0 column write disable

DQ1 — column 1 (address A1 = 0, A0 = 1) DQ2 — column 2 (address A1 = 1, A0 = 0)

(n = 0, 1, 2, 3) 1 column write enable

DQ3 - column 3 (address A1 = 1, A0 = 1)



# PARAMETER MEASUREMENT INFORMATION tc(rd) tw(RL) RAS w(RH) td(CHRL) td(RHCL) td(CHRL) tt -Don't Care th(RA) tsu(RA) A0-A8 Row Row th(SFR) tsu(SFR) DSF Don't Care th(TRG) t<sub>su(TRG)</sub> TRG

DQ0-DQ3

NOTE A: In persistent write-per-bit function,  $\overline{W}$  must be high at the falling edge of  $\overline{RAS}$  during the refresh cycle.

Don't Care

Figure 25. RAS-Only Refresh-Cycle Timing

# PARAMETER MEASUREMENT INFORMATION tc(rd) tw(RH) tw(RL) RAS td(RHCL)RF td(CLRL)RF td(RLCH)RF td(CHRL) Don't Care DSF Don't Care tdis(CH) DQ0-DQ3 **Valid Out** Hi-Z

NOTE A: In persistent write-per-bit operation,  $\overline{W}$  must be high at the falling edge of  $\overline{RAS}$  during the refresh cycle.

Figure 26. CBR-Refresh-Cycle Timing




Figure 27. Hidden-Refresh-Cycle Timing

#### PARAMETER MEASUREMENT INFORMATION td(RLCL) RAS td(RLCH) td(CARH) td(CHRL) tw(RH) tsu(CA) td(RLCA) th(CLCA) th(RA) th(RLQA) t<sub>su(RA)</sub> Tap Point A0-A8 A0-A8 Row **Don't Care** th(SFR) tsu(SFR) DSF th(TRG) tsu(TRG) TRG Don't Care tsu(WMR) td(RHSC) th(RWM) DQ0-DQ3 HI-Z tw(SCH) tw(SCH) td(SCRL) SC tw(SCL) td(RLSD) → th(SDS) th(RLSQ) t<sub>su(SDS)</sub> /alid Data SDQ0-SDQ3 **Valid Data Output** Don't Care Input tdis(SE) - td(SESC) th(SE) tsu(SE) SE Don't Care td(CLQSF) Tap Point Bit A7 QSF

NOTE: The write-mode-control cycle is used to change the SDQs from the output mode to the input mode. This allows serial data to be written into the data register. This figure assumes that the device was originally in the serial-read mode.

td(GHQSF)

Figure 28. Write-Mode-Control Pseudo-Transfer Timing






Figure 29. Data-Register-to-Memory Transfer Timing, Serial Input Enabled




Figure 30. Alternate Data-Register-to-Memory Transfer-Cycle Timing


#### PARAMETER MEASUREMENT INFORMATION tc(TRD) td(RLCL) RAS tw(RH) td(RLCH) td(CHRL) tw(CL) td(CARH) td(RLCA) CAS th(RA) → th(CLCA) tsu(CA) t<sub>su(RA)</sub> th(RLCA) Tap Point A0-A8 Row **Don't Care** 8A-0A tsu(SFR) th(SFR) DSF tsu(TRG) th(TRG) TRG l- tw(GH) th(RWM) tsu(WMR) 🖊 td(CASH) w Don't Care DQ0-DQ3 td(SCTR) td(CLSH) td(RLSH) tw(SCL) tw(SCH) sc tw(SCH) tc(SC) - ta(SQ) ta(SQ) th(SHSQ) th(SHSQ) Old Data SDQ0-SDQ3 Old Data **New Data** - td(GHQSF) **QSF** Tap Point bit A7 td(CLQSF) SE td(RLQSF)

NOTES: A. Early-load operation is defined as  $t_h(TRG)$  min <  $t_h(TRG)$  <  $t_d(RLTH)$  min.

- B. DQ outputs remain in the high-impedance state for the entire memory-to-data-register transfer cycle. The memory-to-data-register transfer cycle is used to load the data registers in parallel from the memory array. The 512 locations in each data register are written from the 512 corresponding columns of the selected row. The data that is transferred into the data registers can be either shifted out or transferred back into another row.
- C. Once data is transferred into the data registers, the SAM is in the serial-read mode (i.e., SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit to be read from the data register after TRG has gone high must be activated by a positive transition of SC.

Figure 31. Memory-to-Data-Register Transfer-Cycle Timing, Early-Load Operation





NOTES: A. Late-load operation is defined as  $t_d(THRH) < 0$  ns.

- B. DQ outputs remain in the high-impedance state for the entire memory-to-data-register transfer cycle. The memory-to-data-register transfer cycle is used to load the data registers in parallel from the memory array. The 512 locations in each data register are written from the 512 corresponding columns of the selected row. The data that is transferred into the data registers can be either shifted out or transferred back into another row.
- C. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit to be read from the data register after TRG has gone high must be activated by a positive transition of SC.

Figure 32. Memory-to-Data-Register Transfer-Cycle Timing, Real-Time-Reload Operation/Late-Load Operation



#### PARAMETER MEASUREMENT INFORMATION tw(RL) td(RLCL) RAS tw(RH) td(RLCH) td(CHRL) td(CARH) CAS td(RLCA) th(RLCA) tsu(RA) th(CLCA) th(RA) tsu(CA) Tap Point 8A-0A Row **Don't Care** th(SFR) td(CAGH) DSF Don't Care tsu(SFR) td(THRH) <sup>t</sup>su(TR td(CLGH) td(THRL) th(TRG) TRG **Don't Care** - th(RWM) t<sub>su(WMR)</sub> ★ td(RLTH) W **Don't Care** DQ0-DQ3 td(THSC) td(SCRL) td(CLSH) td(RLSH) SC tc(SC) td(SDRL) t<sub>su(SDS)</sub> th(SDS) - ta(SQ) → Invalid Out Valid Out SDQ0-SDQ3 Valid In td(GHQSF) QSF Tap Point bit A7 td(CLQSF) SE td(RLQSF)

NOTES: A. Late-load operation is defined as  $t_{d(THRH)} < 0$  ns.

- B. DQ outputs remain in the high-impedance state for the entire memory-to-data-register transfer cycle. The memory-to-data-register transfer cycle is used to load the data registers in parallel from the memory array. The 512 locations in each data register are written from the 512 corresponding columns of the selected row. The data that is transferred into the data registers may be either shifted out or transferred back into another row.
- C. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit to be read from the data register after TRG has gone high must be activated by a positive transition of SC.

Figure 33. Memory-to-Data-Register Transfer-Cycle Timing, SDQ Ports Previously in Serial-Input Mode







Figure 34. Split-Register-Mode Read-Transfer-Cycle Timing




NOTES: A. In order to achieve proper split-register operation, a normal read transfer should be performed before the first split-register transfer cycle. This is necessary to initialize the data register and the starting tap location. First serial access can then begin either after the normal read-transfer cycle (CASE I), during the first split-register cycle (CASE II), or even after the first split-register transfer cycle (CASE III). There is no minimum requirement of SC clock between the normal read-transfer cycle and the first split-register cycle.

B. A split register transfer into the inactive half is not allowed until t<sub>d(MSRL)</sub> is met. t<sub>d(MSRL)</sub> is the minimum delay time between the rising edge of the serial clock of the last bit (bit 255 or 511) and the falling edge of RAS of the split-register transfer cycle into the inactive half. After td (MSRL) is met, the split-register transfer into the inactive half must also satisfy the td (RHMS) requirement. td (RHMS) is the minimum delay time between the rising edge of RAS of the split-register transfer cycle into the inactive half and the rising edge of the serial clock of the last bit (bit 255 or 511). There is a minimum requirement of one rising edge of SC clock between two split-register transfer cycles.

Figure 35. Split-Register-Transfer Operating Sequence



# PARAMETER MEASUREMENT INFORMATION




- NOTES: A. The serial data-in cycle is used to input serial data into the data registers. Before data can be written into the data registers via the SDQ terminals, the device must be put into the write mode by performing a write-mode-control (pseudo-transfer) cycle or any other write-transfer cycle. A read-transfer cycle is the only cycle that takes the serial port (SAM) out of the write mode and puts it into the read mode, disabling the input data. Data is written starting at the location specified by the input address loaded on the previous transfer cycle.
  - B. While accessing data in the serial-data registers, the state of TRG is a don't care as long as TRG is held high when RAS goes low to prevent data transfers between memory and data registers.

Figure 36. Serial-Write-Cycle Timing ( $\overline{SE} = V_{IL}$ )

SGMS058A - MARCH 1995 - REVISED JUNE 1995

# PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The serial data-in cycle is used to input serial data into the data registers. Before data can be written into the data registers via the SDQ terminals, the device must be put into the write mode by performing a write-mode-control (pseudo-transfer) cycle or any other write-transfer cycle. A read-transfer cycle is the only cycle that takes the serial port (SAM) out of the write mode and puts it into the read mode, disabling the input data. Data is written starting at the location specified by the input address loaded on the previous transfer cycle.
  - B. While accessing data in the serial-data registers, the state of TRG is a don't care as long as TRG is held high when RAS goes low to prevent data transfers between memory and data registers.

Figure 37. Serial-Write-Cycle Timing (SE-Controlled Write)

Valid Out

SGMS058A - MARCH 1995 - REVISED JUNE 1995

SDQ0-SDQ3

## PARAMETER MEASUREMENT INFORMATION RAS tsu(TRG) th(TRG) TRG tc(SC) tc(SC) tw(SCH) tw(SCH) → tw(SCH) → tw(SCL) ₩- tw(SCL) -SC ta(SQ) ta(SQ) ta(SQ) th(SHSQ) th(SHSQ) th(SHSQ) -

NOTES: A. While reading data through the serial-data register, the state of TRG is a don't care as long as TRG is held high when RAS goes low. This is to avoid the initiation of a register-to-memory-to-register data-transfer operation.

Valid Out


B. The serial data-out cycle is used to read data out of the data registers. Before data can be read via SDQ, the device must be put into the read mode by performing a transfer-read cycle. Any transfer-write cycles occurring between the transfer-read cycle and the subsequent shifting out of data take the device out of the read mode and put it in the write mode, not allowing the reading of data.

Valid Out

Valid Out

Figure 38. Serial-Read-Cycle Timing (SE = VIL)


#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. While reading data through the serial-data register, the state of TRG is a don't care as long as TRG is held high when RAS goes low. This is to avoid the initiation of a register-to-memory-to-register data-transfer operation.
  - B. The serial data-out cycle is used to read data out of the data registers. Before data can be read via SDQ, the device must be put into the read mode by performing a transfer-read cycle. Any transfer-write cycles occurring between the transfer-read cycle and the subsequent shifting out of data take the device out of the read mode and put it in the write mode, not allowing the reading of data.

Figure 39. Serial-Read-Cycle Timing (SE-Controlled Read)

# device symbolization



# SMJ44C251B 262144 BY 4-BIT MULTIPORT VIDEO RAM

SGMS058A - MARCH 1995 - REVISED JUNE 1995



SGMS056A - MAY 1995 - REVISED JUNE 1995

- Organization:
  - DRAM: 262 144 Words × 16 Bits
  - SAM: 256 Words × 16 Bits
- Dual-Port Accessibility Simultaneous and Asynchronous Access From the DRAM and SAM Ports
- Data-Transfer Function From the DRAM to the Serial-Data Register
- (4 × 4) × 4 Block-Write Feature for Fast Area-Fill Operations; as Many as Four Memory-Address Locations Written Per Cycle From the 16-Bit On-Chip Color Register
- Write-Per-Bit Feature for Selective Write to Each RAM I/O; Two Write-Per-Bit Modes to Simplify System Design
- Byte Write Control (<del>CASL</del>, <del>CASU</del>) Provides Flexibility
- Extended Data Output for Faster System Cycle Time
- Enhanced Page-Mode Operation for Faster Access
- CAS-Before-RAS (CBR) and Hidden-Refresh Modes
- Long Refresh Period Every 8 ms (Max)
- Up to 45-MHz Uninterrupted Serial-Data Streams
- 256 Selectable Serial-Register Starting Locations
- SE-Controlled Register-Status QSF
- Split-Register-Transfer Read for Simplified Real-Time Register Load
- Programmable Split-Register Stop Point
- 3-State Serial Outputs Allow Easy Multiplexing of Video-Data Streams
- All Inputs/Outputs and Clocks TTL Compatible
- Compatible With JEDEC Standards
- Performance Ranges:

# HKC PACKAGE (TOP VIEW)

Vcc 🗆	10	$\nabla$	64	b sc
麗日	2		63	<b>5</b> ≋ €
Vss 🗆	3		62	□ v <sub>ss</sub>
SQO [	4		61	5Q15
DQ0	5		60	DQ15
SQ1	6		59	☐ SQ14
DQ1 L	7		58	DQ14
Vcc [	8		57	□ vcc
	9		56	□ SQ13
DQ2	10		55	DQ13
sas 🗆	11		54	SQ12
DQ3   Vss	12		53	DQ12
	13		52	□ v <sub>ss</sub>
SQ4	14		51	□ SQ11
DQ4	15		50	DQ11
SQ5	16		49	SQ10
DQ5	17		48	DQ10
Vcc 🛚	18		47	□ vcc
SQ6	19		46	□ sQ9
DQ6	20		45	DO9
SQ7	21		44	
DQ7	22		43	
vss 🗆	23		42	₽ vss
CASL	24		41	DSF
WE [	25		40	NC/GND
RAS [	26		39	CASU
A8 🛚	27		38	QSF
A7 🛚	28		37	₽ 🗠
A6 🛚	29		36	₽ 41
A5 🗒	30		35	<u> </u>
∵^4 🛚	31		34	∐ A3
Vcc 4	32		33	P ∨ss

	PIN NOMENCLATURE
A0-A8	Address Inputs
CASL, CASU	Column-Address Strobe/Byte Selects
DQ0-DQ15	DRAM Data I/O, Write Mask Data
DSF	Special-Function Select
NC/GND	No Connect/Ground (Important: Not
	connected internally to VSS)
QSF	Special-Function Output
RAS	Row-Address Strobe
SC	Serial Clock
SE	Serial Enable
SQ0-SQ15	Serial-Data Output
TRG	Output Enable, Transfer Select
Vcc	5-V Supply (TYP)
VSS	Ground
WE	DRAM Write-Enable Select

- Texas Instruments EPIC™ Process
- Designed to Work With the Texas Instruments Graphics Family

	ACCESS TIME ROW ENABLE ta(R) (MAX)	ACCESS TIME SERIAL DATA ta(SQ) (MAX)	DRAM CYCLE TIME tc(W) (MIN)	DRAM PAGE MODE t <sub>C</sub> (P) (MIN)	SERIAL CYCLE TIME tc(SC) (MIN)	OPERATING CURRENT SERIAL PORT STANDBY ICC1 (MAX)	OPERATING CURRENT SERIAL PORT ACTIVE ICC1A (MAX)
SMJ55161-70	70 ns	20 ns	130 ns	45 ns	22 ns	165 mA	210 mA
SMJ55161-80	80 ns	25 ns	150 ns	50 ns	30 ns	160 mA	195 mA

EPIC is a trademark of Texas Instruments Incorporated.

TEXAS INSTRUMENTS

# GB PACKAGE (BOTTOM VIEW)

# GB Package Pin Assignments - By Location

	PIN		PIN		PIN		PIN		PIN	T	PIN		PIN		PIN		PIN
NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME
J1	DQ1	J2	SQ3	J3	DQ3	J4	DQ4	J5	DQ5	J6	DQ6	J7	SQ7	J8	CASL	J9	A8
H1	DQ0	H2	SQ2	НЗ	DQ2	H4	SQ4	H5	SQ5	H6	SQ6	H7	DQ7	H8	WE	H9	A7
G1	SQ0	G2	SQ1	G3	V <sub>DD2</sub>	G4	V <sub>SS2</sub>			G6	V <sub>DD2</sub>	G7	V <sub>SS2</sub>	G8	RAS	G9	A6
F1	TRG	F2	V <sub>SS1</sub>	F3	V <sub>DD1</sub>							F7	V <sub>DD1</sub>	F8	V <sub>DD1</sub>	F9	A5
E1	SC	E2	V <sub>DD1</sub>											E8	V <sub>SS1</sub>	E9	A4
D1	SE	D2	V <sub>SS1</sub>	D3	V <sub>DD1</sub>							D7	V <sub>SS1</sub>	D8	. A3	D9	A2
C1	SQ15	C2	V <sub>SS1</sub>	СЗ	V <sub>DD2</sub>	C4	V <sub>SS2</sub>			C6	V <sub>DD2</sub>	C7	VSS2	C8	CASU	C9	A1
B1	DQ15	B2	DQ14	В3	DQ13	B4	DQ12	B5	DQ11	B6	DQ10	B7	SQ8	B8	DSF	В9	A0
A1	SQ14	A2	SQ13	A3	SQ12	A4	SQ11	A5	SQ10	A6	SQ9	A7	DQ9	A8	DQ8	A9	QSF

# GB Package Pin Assignments - By Signal

PI	N	Pi	N	PI	N	PI	M .	PI	M	PI	<u> </u>
NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.
A0	B9	DQ1	J1	DQ12	B4	SQ2	H2	SQ13	A2	V <sub>DD2</sub>	G6
A1	C9	DQ2	НЗ	DQ13	В3	SQ3	J2	SQ14	A1	V <sub>DD2</sub>	C6
A2	D9	DQ3	J3	DQ14	B2	SQ4	H4	SQ15	C1	V <sub>SS1</sub>	F2
А3	D8	DQ4	J4	DQ15	B1	SQ5	H5	TRG	F1	V <sub>SS1</sub>	D2
A4	E9	DQ5	J5	DSF	B8	SQ6	H6	V <sub>DD1</sub>	E2	V <sub>SS1</sub>	C2
A5	F9	DQ6	J6	QSF	A9	SQ7	J7	V <sub>DD1</sub>	F3	V <sub>SS1</sub>	D7
A6	G9	DQ7	H7	RAS	G8	SQ8	B7	V <sub>DD1</sub>	D3	V <sub>SS1</sub>	E8
A7	Н9	DQ8	A8	sc	E1	SQ9	A6	V <sub>DD1</sub>	F7	V <sub>SS2</sub>	G4
A8	J9	DQ9	A7	SE	D1	SQ10	A5	V <sub>DD1</sub>	F8	V <sub>SS2</sub>	C4
CASL	J8	DQ10	B6	SQ0	G1	SQ11	A4	V <sub>DD2</sub>	G3	V <sub>SS2</sub>	G7
CASU	C8	DQ11	B5	SQ1	G2	SQ12	A3	V <sub>DD2</sub>	СЗ	V <sub>SS2</sub>	C7
DQ0	H1									WE	Н8

# description

The SMJ55161 multiport video RAM is a high-speed, dual-port memory device. It consists of a dynamic random-access memory (DRAM) organized as 262 144 words of 16 bits each interfaced to a serial-data register (serial-access memory (SAM)) organized as 256 words of 16 bits each. The SMJ55161 supports three basic types of operation: random access to and from the DRAM, serial access from the serial register, and transfer of data from any row in the DRAM to the serial register. Except during transfer operations, the SMJ55161 can be accessed simultaneously and asynchronously from the DRAM and SAM ports.

The SMJ55161 is equipped with several features designed to provide higher system-level bandwidth and to simplify design integration on both the DRAM and SAM ports. On the DRAM port, greater pixel draw rates are achieved by the device's  $(4 \times 4) \times 4$  block-write feature. The block-write mode allows 16 bits of data (present in an on-chip color-data register) to be written to any combination of four adjacent column-address locations. As many as 64 bits of data can be written to memory during each  $\overline{\text{CAS}}$  cycle time. Also on the DRAM port, a write mask or a write-per-bit feature allows masking of any combination of the 16 inputs/outputs on any write cycle. The persistent write-per-bit feature uses a mask register that, once loaded, can be used on subsequent write cycles without reloading. The SMJ55161 also offers byte control. Byte control can be applied in read cycles, write cycles, block-write cycles, load-write-mask-register cycles, and load-color-register cycles. The SMJ55161 also offers extended-data output mode is effective in both the page-mode and standard DRAM cycles.

The SMJ55161 offers a split-register-transfer read (DRAM-to-SAM) feature for the serial register (SAM port). This feature enables real-time register load implementation for continuous serial-data streams without critical timing requirements. The register is divided into a high half and a low half. While one half is being read out of the SAM port, the other half can be loaded from the memory array. For applications not requiring real-time register load (for example, loads done during CRT-retrace periods), the full-register mode of operation is retained to simplify system design.

The SAM port is designed for maximum performance. Data can be accessed from the SAM at serial rates up to 45 MHz. During the split-register-transfer read operations, internal circuitry detects when the last bit position is accessed from the active half of the register and immediately transfers control to the opposite half. A separate output, QSF, is included to indicate which half of the serial register is active.

All inputs, outputs, and clock signals on the SMJ55161 are compatible with Series 74 TTL. All address lines and data-in lines are latched on-chip to simplify system design. All data-out lines are unlatched to allow greater system flexibility.


The SMJ55161 employs state-of-the-art Texas Instruments (TI) enhanced performance implanted CMOS (EPIC™) scaled-CMOS, double-level polysilicon/polycide gate technology combining very high performance with improved reliability.

The SMJ55161 is offered in a 68-pin ceramic pin-grid-array package (GB suffix) and a 64-pin ceramic flatpack (HKC suffix).

The SMJ55161 and other TI multiport video RAMs are supported by a broad line of graphic processors and control devices from TI. Refer to Tables 1 and 2 for additional function and description information.




# functional block diagram





# functional block diagram (continued)



# **Function Table**

		RAS	FALL		CASx FALL	ADDF	RESS	DQ0-	DQ15†	
FUNCTION	CASx‡	TRG	WE	DSF	DSF	RAS	CASx§	RAS	CASU CASU WE	MNE
Reserved (do not use)	L	L	L	L	Х	х	Х	X	Х	_
CBR refresh (no reset) and stop-point set ¶	L	х	L	н	x	Stop Point#	х	х	x	CBRS
CBR refresh (option reset)	L	Х	Н	L	Х	Х	Х	Χ.	Х	CBR
CBR refresh (no reset)★	L	Х	Н	Н	Х	Х	X	X	Х	CBRN
Full-register-transfer read	Н	L	Н	L	х	Row Addr	Tap Point	х	x	RT
Split-register-transfer read	н	L	н	Н	×	Row Addr	Tap Point	x	x	SRT
DRAM write (nonpersistent write-per-bit)	н	Н	L	L	L	Row Addr	Col Addr	Write Mask	Valid Data	RWM
DRAM block write (nonpersistent write-per-bit)	Н	н	L	L	н	Row Addr	Block Addr A2-A8	Write Mask	Col Mask	вwм
DRAM write (persistent write-per-bit)	н	н	L	L	L	Row Addr	Col Addr	х	Valid Data	RWM
DRAM block write (persistent write-per-bit)	н	Н	٦	L	Н	Row Addr	Block Addr A2-A8	X	Col Mask	BWM
DRAM write (nonmasked)	Н	Н	Н	L	L	Row Addr	Col Addr	×	Valid Data	RW
DRAM block write (nonmasked)	н	Н	Н	L	н	Row Addr	Block Addr A2-A8	×	Col Mask	BW
Load write-mask register□	Н	Н	Н	Н	L	Refresh Addr	Х	×	Write Mask	LMR
Load color register	Н	н	Н	Н	Н	Refresh Addr	X	×	Color Data	LCR

#### Legend:

Col Mask = H: Write to address/column enabled

Write Mask = H: Write to I/O enabled

Х = Don't care

‡ Logic L is selected when either or both CASL and CASU are low.

 $\P$  CBRS cycle should be performed immediately after the powerup initialization cycle.

#A0-A3, A8: don't care; A4-A7: stop-point code

★CBR refresh (no reset) mode does not end persistent write-per-bit mode or stop-point mode.

<sup>†</sup> DQ0-DQ15 are latched on either the first falling edge of  $\overline{CASx}$  or the falling edge of  $\overline{WE}$ , whichever occurs later.

<sup>§</sup> The column address and block address are latched on the first falling edge of CASx.

CBR refresh (option reset) mode ends persistent write-per-bit mode and stop-point mode.

<sup>□</sup>Load-write-mask-register cycle sets the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CBR (option reset) cycle.

## Table 1. Pin Description Versus Operational Mode

PIÑ	DRAM	TRANSFER	SAM
A0 – A8	Row, column address	Row address, tap point	
CASL CASU	Column-address strobe, DQ output enable	Tap-address strobe	
DQ	DRAM data I/O, write mask		
DSF	Block-write enable Write-mask-register load enable Color-register load enable CBR (option reset)	Split-register-transfer enable	
RAS	Row-address strobe	Row-address strobe	
SE			SQ output enable, QSF output enable
sc			Serial clock
SO			Serial-data output
TRG	DQ output enable	Transfer enable	
WE	Write enable, write-per-bit enable		
QSF			Serial-register status
NC/GND	Either make no external connection or tie to system GND (VSS)		
V <sub>CC</sub> †	5-V supply		
V <sub>SS</sub> †	Ground		

<sup>†</sup> For proper device operation, all V<sub>CC</sub> pins must be connected to a 5-V supply, and all V<sub>SS</sub> pins must be tied to ground.

# pin definitions

#### address (A0-A8)

Eighteen address bits are required to decode one of 262 144 storage cell locations. Nine row-address bits are set up on pins A0—A8 and latched onto the chip on the falling edge of  $\overline{RAS}$ . Nine column-address bits are set up on pins A0—A8 and latched onto the chip on the first falling edge of  $\overline{CASx}$ . All addresses must be stable on or before the falling edge of  $\overline{RAS}$  and the first falling edge of  $\overline{CASx}$ .

During the full-register-transfer read operation, the states of A0-A8 are latched on the falling edge of  $\overline{RAS}$  to select one of the 512 rows where the transfer occurs. At the first falling edge of  $\overline{CASx}$ , the column-address bits A0-A8 are latched. The most significant column-address bit (A8) selects which half of the row is transferred to the SAM. The appropriate 8-bit column address (A0-A7) selects one of 256 tap points (starting positions) for the serial-data output.

During the split-register-transfer read operation, address bit A7 is ignored at the falling edge of  $\overline{\text{CASx}}$ . An internal counter selects which half of the register is used. If the high half of the SAM is currently in use, the low half of the SAM is loaded with the low half of the DRAM half row and vice versa. Column address (A8) selects the DRAM half row. The remaining seven address bits (A0–A6) are used to select one of 127 possible starting locations within the SAM. Locations 127 and 255 are not valid tap points.

# row-address strobe (RAS)

RAS is similar to a chip enable so that all DRAM cycles and transfer cycles are initiated by the falling edge of RAS. RAS is a control input that latches the states of the row address, WE, TRG, CASL, CASU, and DSF onto the chip to invoke DRAM and transfer-read functions of the SMJ55161.



# column-address strobe (CASL, CASU)

CASL and CASU are control inputs that latch the states of the column address and DSF to control DRAM and transfer functions of the SMJ55161. CASx also act as output enables for the DRAM output pins DQ0-DQ15. In DRAM operation, CASL enables data to be written to or read from the lower byte (DQ0-DQ7), and CASU enables data to be written to or from the upper byte (DQ8-DQ15). In transfer operations, address bits A0-A8 are latched at the first falling edge of CASx as the start position (tap) for the serial-data output (SQ0-SQ15).

# output enable/transfer select (TRG)

TRG selects either DRAM or transfer operation as RAS falls. For DRAM operation, TRG must be held high as RAS falls. During DRAM operation, TRG functions as an output enable for the DRAM output pins DQ0—DQ15. For transfer operation, TRG must be brought low before RAS falls.

# write-mask select, write enable (WE)

In DRAM operation,  $\overline{\text{WE}}$  enables data to be written to the DRAM.  $\overline{\text{WE}}$  is also used to select the DRAM write-per-bit mode. Holding  $\overline{\text{WE}}$  low on the falling edge of  $\overline{\text{RAS}}$  invokes the write-per-bit operation. The SMJ55161 supports both the nonpersistent write-per-bit mode and the persistent write-per-bit mode.

# special-function select (DSF)

The DSF input is latched on the falling edge of RAS or the first falling edge of CASx, similar to an address. DSF determines which of the following functions are invoked on a particular cycle:

- CBR refresh with reset (CBR)
- CBR refresh with no reset (CBRN)
- CBR refresh with no reset and stop-point set (CBRS)
- Block write
- Loading write-mask register for the persistent write-per-bit mode (LMR)
- Loading color register for the block-write mode
- Split-register-transfer read

#### DRAM data I/O, write mask data (DQ0-DQ15)

DRAM data is written or read through the common I/O DQ pins. The 3-state DQ-output buffers provide direct TTL compatibility (no pullup resistors) with a fanout of one Series 54 TTL load. Data out is the same polarity as data in. During a normal access cycle, the outputs remain in the high-impedance state until TRG is brought low. Data appears at the outputs until TRG returns high, CASx returns high following RAS returning high, or RAS returns high following CASx returning high. The write mask is latched into the device via the random DQ pins by the falling edge of RAS and is used on all write-per-bit cycles. In a transfer operation, the DQ outputs remain in the high-impedance state for the entire cycle.

#### serial-data outputs (SQ0-SQ15)

Serial data is read from the SQ pins. The SQ output buffers provide direct TTL compatibility (no pullup resistors) with a fanout of one Series 54 TTL load. The serial outputs are in the high-impedance (floating) state as long as the serial-enable pin,  $\overline{SE}$ , is high. The serial outputs are enabled when  $\overline{SE}$  is brought low.

#### serial clock (SC)

Serial data is accessed out of the data register from the rising edge of SC. The SMJ55161 is designed to work with a wide range of clock duty cycles to simplify system design. There is no refresh requirement because the data registers that comprise the SAM are static. There is also no minimum SC-clock operating frequency.



# serial enable (SE)

During serial-access operations,  $\overline{SE}$  is used as an enable/disable for the SQ outputs.  $\overline{SE}$  low enables the serial-data output.  $\overline{SE}$  is also used as an enable/disable for output pin QSF.

IMPORTANT: While  $\overline{SE}$  is held high, the serial clock is not disabled. External SC pulses increment the internal serial-address counter regardless of the state of  $\overline{SE}$ . This ungated serial-clock scheme minimizes access time of serial output from  $\overline{SE}$  low because the serial-clock input buffer and the serial-address counter are not disabled by  $\overline{SE}$ .

# special-function output (QSF)

QSF is an output pin that indicates which half of the SAM is being accessed. When QSF is low, the serial-address pointer is accessing the lower (least significant) 128 bits of the serial register (SAM). When QSF is high, the pointer is accessing the higher (most significant) 128 bits of the SAM.

During full-register-transfer operations, QSF can change state upon completing the cycle. This state is determined by the tap point loaded during the transfer cycle. QSF is enabled by  $\overline{\text{SE}}$ . If  $\overline{\text{SE}}$  is high, the QSF output is in the high-impedance state.

# no connect/ground (NC/GND)

NC/GND should be tied to system ground or left floating for proper device operation.



#### SGMS056A - MAY 1995 - REVISED JUNE 1995

# functional operation description

# random access operation

# **DRAM Function Table**

		RAS	ALL		CASx FALL	ADDF	RESS	DQ0-	DQ15 <sup>†</sup>	
FUNCTION	CASx‡	TRG	WE	DSF	DSF	RAS	CASx§	RAS	CASU CASU WE	MNE CODE
Reserved (do not use)	L	L	L	L	Х	Х	Х	X	Х	
CBR refresh (no reset) and stop-point set	L	х	L	Н.	Х	Stop Point#	x	x	×	CBRS
CBR refresh (option reset)	L	X	Н	L	Х	Х	Х	X	Х	CBR
CBR refresh (no reset)*	L	Х	Н	Н	Х	X	Х	Х	Х	CBRN
DRAM write (nonpersistent write-per-bit)	н	Н	L	L	L.	Row Addr	Col Addr	Write Mask	Valid Data	RWM
DRAM block write (nonpersistent write-per-bit)	н	н	L	L	н	Row Addr	Block Addr A2-A8	Write Mask	Col Mask	вwм
DRAM write (persistent write-per-bit)	н	Н	L	L	L	Row Addr	Col Addr	×	Valid Data	RWM
DRAM block write (persistent write-per-bit)	н	н	L	L	Н	Row Addr	Block Addr A2-A8	x	Col Mask	вwм
DRAM write (nonmasked)	н	Н	Н	L	L	Row Addr	Col Addr	×	Valid Data	RW
DRAM block write (nonmasked)	н	н	н	L	н	Row Addr	Block Addr A2-A8	×	Col Mask	BW
Load write-mask register □	н	Н	н	н	L	Refresh Addr	X	×	Write Mask	LMR
Load color register	Н	Н	Н	н	Н	Refresh Addr	x	х	Color Data	LCR

# Legend:

Col Mask = H: Write to address/column enabled

Write Mask = H: Write to I/O enabled

X = Don't care

† DQ0-DQ15 are latched on either the first falling edge of  $\overline{\text{CASx}}$  or the falling edge of  $\overline{\text{WE}}$ , whichever occurs later.

‡ Logic L is selected when either or both CASL and CASU are low.

§ The column address and block address are latched on the first falling edge of CASx.

¶ CBRS cycle should be performed immediately after the power-up initialization cycle.

#A0-A3, A8: don't care; A4-A7: stop-point code

CBR refresh (option reset) mode ends persistent write-per-bit mode and stop-point mode.

\*CBR refresh (no reset) mode does not end persistent write-per-bit mode or stop-point mode.

□Load-write-mask-register cycle sets the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CBR (option reset) cycle.

SGMS056A - MAY 1995 - REVISED JUNE 1995

# enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. This mode eliminates the time required for row-address setup, row-address hold, and address multiplex. The maximum RAS low time and CAS page cycle time used determines the number of columns that can be accessed.

Unlike conventional page-mode operations, the enhanced page mode allows the SMJ55161 to operate at a higher data bandwidth. Data retrieval begins as soon as the column address is valid rather than when  $\overline{\text{CASx}}$  transitions low. A valid column address can be presented immediately after the row-address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{\text{CASx}}$ . In this case, data is obtained after  $t_{a(C)}$  max (access time from  $\overline{\text{CASx}}$  low) if  $t_{a(CA)}$  max (access time from column address) has been satisfied.

#### refresh

# CAS-before-RAS (CBR) refresh

CBR refreshes are accomplished by bringing either or both  $\overline{\text{CASL}}$  and  $\overline{\text{CASU}}$  low earlier than  $\overline{\text{RAS}}$ . The external row address is ignored, and the refresh row address is generated internally. Three types of CBR refresh cycles are available. The CBR refresh (option reset) ends the persistent write-per-bit mode and the stop-point mode. The CBRN and CBRS refreshes (no reset) do not end the persistent write-per-bit mode or the stop-point mode. The 512 rows of the DRAM do not necessarily need to be refreshed consecutively as long as the entire refresh is completed within the required time period,  $t_{rf(MA)}$ . The output buffers remain in the high-impedance state during the CBR refresh cycles regardless of the state of  $\overline{TRG}$ .

#### hidden refresh

A hidden refresh is accomplished by holding both  $\overline{\text{CASL}}$  and  $\overline{\text{CASU}}$  low in the DRAM read cycle and cycling  $\overline{\text{RAS}}$ . The output data of the DRAM read cycle remains valid while the refresh is carried out. Like the CBR refresh, the refreshed row addresses are generated internally during the hidden refresh.

#### RAS-only refresh

A RAS-only refresh is accomplished by cycling RAS at every row address. Unless CASx and TRG are low, the output buffers remain in the high-impedance state to conserve power. Externally-generated addresses must be supplied during RAS-only refresh. Strobing each of the 512 row addresses with RAS causes all bits in each row to be refreshed.



# extended data output

The SMJ55161 features extended data output during DRAM accesses. While RAS and TRG are low, the DRAM output remains valid. The output remains valid even when CASx returns high until WE is low, TRG is high, or both CASx and RAS are high (see Figures 1 and 2). The extended-data-output mode functions in all read cycles including DRAM read, page-mode read, and read-modify-write cycles (see Figure 3).




Figure 1. DRAM Read Cycle With RAS-Controlled Output




Figure 2. DRAM Read Cycle With CASx-Controlled Output






Figure 3. DRAM Page-Read Cycle With Extended Output

# byte operation

Byte operation can be applied in DRAM-read cycles, write cycles, block-write cycles, load-write-mask-register cycles, and load-color-register cycles. In byte operation, the column address (A0–A8) is latched at the first falling edge of  $\overline{\text{CASx}}$ . In read cycles,  $\overline{\text{CASL}}$  enables the lower byte (DQ0–DQ7) and  $\overline{\text{CASU}}$  enables the upper byte (DQ8–DQ15) (see Figure 4).




Figure 4. Example of a Byte-Read Cycle

# byte operation (continued)

In byte-write operation,  $\overline{CASL}$  enables data to be written to the lower byte (DQ0-DQ7), and  $\overline{CASU}$  enables data to be written to the upper byte (DQ8-DQ15). In an early write cycle,  $\overline{WE}$  is brought low prior to both  $\overline{CASx}$  signals, and data setup and hold times for DQ0-DQ15 are referenced to the first falling edge of  $\overline{CASx}$  (see Figure 5).




Figure 5. Example of an Early-Write Cycle

# byte operation (continued)

For late-write or read-modify-write cycles,  $\overline{\text{WE}}$  is brought low after either or both  $\overline{\text{CASL}}$  and  $\overline{\text{CASU}}$  fall. The data is strobed in with data setup and hold times for DQ0 – DQ15 referenced to  $\overline{\text{WE}}$  (see Figure 6).




Figure 6. Example of a Late-Write Cycle

#### write-per-bit

The write-per-bit feature allows masking any combination of the 16 DQs on any write cycle. The write-per-bit operation is invoked when  $\overline{WE}$  is held low on the falling edge of  $\overline{RAS}$ . If  $\overline{WE}$  is held high on the falling edge of  $\overline{RAS}$ , the write operation is performed without any masking. The SMJ55161 offers two write-per-bit modes: nonpersistent write-per-bit and persistent write-per-bit.

#### nonpersistent write-per-bit

When WE is low on the falling edge of RAS, the write mask is reloaded. A 16-bit binary code (the write-per-bit mask) is input to the device via the DQ pins and latched on the falling edge of RAS. The write-per-bit mask selects which of the 16 I/Os are to be written and which are not. After RAS has latched the on-chip write-per-bit mask, input data is driven onto the DQ pins and is latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later. CASL enables the lower byte (DQ0-DQ7) to be written through the mask and CASU enables the upper byte (DQ8-DQ15) to be written through the mask. If a data low (write mask = 0) is strobed into a particular I/O pin on the falling edge of RAS, data is not written to that I/O. If a data high (write mask = 1) is strobed into a particular I/O pin on the falling edge of RAS, data is written to that I/O (see Figure 7).




Figure 7. Example of a Nonpersistent Write-Per-Bit (Late-Write) Operation

#### persistent write-per-bit

The persistent write-per-bit mode is initiated by performing a load-write-mask-register (LMR) cycle. In the persistent write-per-bit mode, the write-per-bit mask is overwritten but remains valid over an arbitrary number of write cycles until another LMR cycle is performed or power is removed.

The LMR cycle is performed using DRAM write-cycle timing with DSF held high on the falling edge of RAS and held low on the first falling edge of CASx. A binary code is input to the write-mask register via the random I/O pins and latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later. Byte write control can be applied to the write mask during the LMR cycle. The persistent write-per-bit mode can then be used in exactly the same way as the nonpersistent write-per-bit mode except that the input data on the falling edge of RAS is ignored. When the device is set to the persistent write-per-bit mode, it remains in this mode and is reset only by a CBR refresh (option-reset) cycle (see Figure 8).




Figure 8. Example of a Persistent Write-Per-Bit Operation

# block write

The block-write feature allows up to 64 bits of data to be written simultaneously to one row of the memory array. This function is implemented as 4 columns  $\times$  4 DQs and repeated in four quadrants. In this manner, each of the four 1-megabit quadrants can have up to four consecutive columns written at a time with up to 4 DQs per column (see Figure 9).




Figure 9. Block-Write Operation

Each 1-megabit quadrant has a 4-bit column mask to mask off any or all of the four columns from being written with data. Nonpersistent write-per-bit or persistent write-per-bit functions can be applied to the block-write operation to provide write-masking options. The DQ data is provided by 4 bits from the on-chip color register. Bits 0-3 from the 16-bit write-mask register, bits 0-3 from the 16-bit column-mask register, and bits 0-3 from the 16-bit color-data register configure the block write for the first quadrant, while bits 4-7, 8-11, and 12-15 of the corresponding registers control the other quadrants in a similar fashion (see Figure 14).



block write (continued) att Quadr **DQ12** 3rd Quedtert DQ8 One Row of 0-511 1st Quedrant DQ1 DQ0 Column Mask Write Mask 2 7 9 10 11 12 13 14 15 5 6



Color Register



#### block write (continued)

A set of four columns makes a block, resulting in 128 blocks along one row. Block 0 comprises columns 0 – 3, block 1 comprises columns 4 – 7, block 2 comprises columns 8 – 11, etc., as shown in Figure 11.




Figure 11. Block Columns Organization

During block-write cycles, only the seven most significant column addresses (A2-A8) are latched on the first falling edge of  $\overline{CASx}$  to decode one of the 128 blocks. Address bits A0-A1 are ignored. Each 1-megabit quadrant has the same block selected.

A block-write cycle is entered in a manner similar to a DRAM write cycle except DSF is held high on the first falling edge of CASx. As in a DRAM write operation, CASL and CASU enable the corresponding lower and upper DRAM DQ bytes to be written. The column-mask data is input via the DQs and is latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later. The 16-bit color-data register must be loaded prior to performing a block write as described below. Refer to the write-per-bit section for details on use of the write-mask capability, allowing additional performance options.

## Example of block write:

block-write column address = 110000000 (A0-A8 from left to right)

	bit 0			bit 15
color-data register	= 1011	1011	1100	0111
write-mask register	= 1110	1111	1111	1011
column-mask register	= 1111	0000	0111	1010
	1st	2nd	3rd	4th
	Quad	Quad	Quad	Quad

Column-address bits A0 and A1 are ignored. Block 0 (columns 0-3) is selected for each 1-megabit quadrant. The first quadrant has DQ0-DQ2 written with bits 0-2 from the color-data register (101) to all four columns of block 0. DQ3 is not written and retains its previous data due to write-mask-register-bit 3 being 0.

The second quadrant (DQ4-DQ7) has all four columns masked off due to column-mask bits 4-7 being 0, so that no data is written.

The third quadrant (DQ8-DQ11) has its four DQs written with bits 8-11 from the color-data register (1100) to columns 1-3 of its block 0. Column 0 is not written and retains its previous data on all four DQs due to column-mask-register-bit 8 being 0.



# block write (continued)

The fourth quadrant (DQ12-DQ15) has DQ12, DQ14, and DQ15 written with bits 12, 14, and 15 from the color-data register to column 0 and column 2 of its block 0. DQ13 retains its previous data on all columns due to the write mask. Columns 1 and 3 retain their previous data on all DQs due to the column mask. If the previous data for the quadrant was all 0s, the fourth quadrant would contain the data pattern shown in Figure 12 after the block-write operation shown in the previous example.





Figure 12. Example of Fourth Quadrant After a Block-Write Operation

# load color register

The load-color-register cycle is performed using normal DRAM write-cycle timing except that DSF is held high on the falling edges of RAS, CASL, and CASU. The color register is loaded from pins DQ0 – DQ15, which are latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later. If only one CASx is low, only the corresponding byte of the color register is loaded. When the color register is loaded, it retains data until power is lost or until another load-color-register cycle is performed (see Figures 13 and 14).



#### Legend:


- 1. Refresh address
- 2. Row address
- Block address (A2-A8) is latched on the first falling edge of CASx.
- 4. Color-register data
- 5. Write-mask data: DQ0-DQ15 are latched on the falling edge of RAS.
- Column-mask data: DQi-DQi+3 (I = 0, 4, 8, 12) are latched on either the first falling edge of CASx or the falling edge of WE, whichever
  occurs later.



Figure 13. Example of Block Writes



# load color register (continued)



#### Legend:

- 1. Refresh address
- 2. Row address
- 3. Block address (A2-A8) is latched on the first falling edge of CASx.
- 4. Color-register data
- Write-mask data: DQ0 DQ15 are latched on the falling edge of CASx.
- Column-mask data: DQi-DQi+3 (i = 0, 4, 8, 12) are latched on either the first falling edge of CASx or the falling edge of WE, whichever
  occurs later.

= don't care

Figure 14. Example of a Persistent Block Write

# **DRAM-to-SAM** transfer operation

During the DRAM-to-SAM transfer operation, one half of a row (256 columns) in the DRAM array is selected to be transferred to the 256-bit serial-data register. The transfer operation is invoked by TRG being brought low and WE being held high on the falling edge of RAS. The state of DSF, which is latched on the falling edge of RAS, determines whether the full-register-transfer read operation or the split-register-transfer read operation is performed.

**Table 2. SAM Function Table** 

PUNOTION	RAS FALL				CAS <sub>X</sub> FALL	ADDRESS		DQ0	MNE	
FUNCTION	CASx†	TRG	WE	DSF	DSF	RAS	CASx	RAS	CASx WE	CODE
Full-register-transfer read	н	L	Н	L	х	Row Addr	Tap Point	х	×	RT
Split-register-transfer read	н	L	Н	н	х	Row Addr	Tap Point	×	х	SRT

† Logic L is selected when either CASL or CASU are low.

X = don't care



## full-register-transfer read

A full-register-transfer read operation loads data from a selected half of a row in the DRAM into the SAM. TRG is brought low and latched at the falling edge of RAS. Nine row-address bits (A0-A8) are also latched at the falling edge of RAS to select one of the 512 rows available for the transfer. The nine column-address bits (A0-A8) are latched at the first falling edge of CASx, where address bit A8 selects which half of the row is transferred. Address bits A0-A7 select one of the SAM's 256 available tap points from which the serial data is read out (see Figure 15).




Figure 15. Full-Register-Transfer Read

A full-register-transfer read can be performed in three ways: early load, real-time load (or midline load), or late load. Each of these offers the flexibility of controlling the TRG trailing edge in the full-register-transfer read cycle (see Figure 16).




Figure 16. Example of Full-Register-Transfer Read Operations



# split-register-transfer read

In the split-register-transfer-read operation, the serial-data register is split into halves. The low half contains bits 0-127, and the high half contains bits 128-255. While one half is being read out of the SAM port, the other half can be loaded from the memory array.





Figure 17. Split-Register-Transfer Read

To invoke a split-register-transfer-read cycle, DSF is brought high, TRG is brought low, and both are latched at the falling edge of  $\overline{RAS}$ . Nine row-address bits (A0-A8) are also latched at the falling edge of  $\overline{RAS}$  to select one of the 512 rows available for the transfer. Eight of the nine column-address bits (A0-A6 and A8) are latched at the first falling edge of CASx. Column-address bit A8 selects which half of the row is to be transferred. Column-address bits A0-A6 selects one of the 127 tap points in the specified half of the SAM. Column-address bit A7 is ignored, and the split-register transfer is internally controlled to select the inactive register half.



† A7 shown is internally controlled.

Figure 18. Example of a Split-Register-Transfer Read Operation

A full-register-transfer read must precede the first split-register-transfer read to ensure proper operation. After the full-register-transfer read cycle, the first split-register-transfer read can follow immediately without any minimum SC clock requirement.



# split-register-transfer read (continued)

QSF indicates which half of the register is being accessed during serial-access operation. When QSF is low, the serial-address pointer is accessing the lower (least significant) 128 bits of the SAM. When QSF is high, the pointer is accessing the higher (most significant) 128 bits of the SAM. QSF changes state upon completing a full-register-transfer read cycle. The tap point loaded during the current transfer cycle determines the state of QSF. QSF also changes state when a boundary between two register halves is reached.




Figure 19. Example of a Split-Register-Transfer Read After a Full-Register-Transfer Read




Figure 20. Example of Successive Split-Register-Transfer Read Operations



SGMS056A - MAY 1995 - REVISED JUNE 1995

#### serial-read operation

The serial-read operation can be performed through the SAM port simultaneously and asynchronously with DRAM operations except during transfer operations. Serial data can be read from the SAM by clocking SC starting at the tap point loaded by the preceding transfer cycle, proceeding sequentially to the most significant bit (bit 255), and then wrapping around to the least significant bit (bit 0), as shown in Figure 21.




Figure 21. Serial-Pointer Direction for Serial Read

For split-register-transfer read operation, serial data can be read out from the active half of the SAM by clocking SC starting at the tap point loaded by the preceding split-register-transfer cycle. The serial pointer then proceeds sequentially to the most significant bit of the half, bit 127 or bit 255. If there is a split-register-transfer read to the inactive half during this period, the serial pointer points next to the tap point location loaded by that split-register transfer (see Figure 22).




Figure 22. Serial Pointer for Split-Register Read - Case I

If there is no split-register-transfer read to the inactive half during this period, the serial pointer points next to bit 128 or bit 0, respectively (see Figure 23).




Figure 23. Serial Pointer for Split-Register Read - Case II

#### split-register programmable stop point

The SMJ55161 offers programmable stop-point mode for split-register-transfer read operation. This mode can be used to improve two-dimensional drawing performance in a nonscanline data format.

In split-register-transfer read operation, the stop point is defined as a register location at which the serial output stops coming from one half of the SAM and switches to the opposite half of the SAM. While in stop-point mode, the SAM is divided into partitions whose length is programmed via row addresses A4-A7 in a CBR set (CBRS) cycle. The last serial-address location of each partition is the stop point (see Figure 24).




Figure 24. Example of the SAM With Partitions




# split-register programmable stop point (continued)

Stop-point mode is not active until the CBRS cycle is initiated. The CBRS operation is performed by holding CASx and WE low and DSF high on the falling edge of RAS. The falling edge of RAS also latches row addresses A4–A7 which are used to define the SAM's partition length. The other row-address inputs are don't cares. Stop-point mode should be initiated after the initialization cycles are performed (see Table 3).

MAXIMUM	A	DDRESS	AT RAS	S IN CBF	RS CYC	LE	NUMBER OF	STOP-POINT LOCATIONS				
PARTITION LENGTH	A8	A7	A6	A5	A4	A0-A3	PARTITIONS	STOP-POINT ECCATIONS				
16	×	L	L	L	L	х	16	15, 31, 47, 63, 79, 95, 111, 127, 143, 159, 175, 191, 207, 223, 239, 255				
32	Х	L	L	L	Н	X	8	31, 63, 95, 127, 159, 191, 223, 255				
64	Х	L	L	Н	Н	Х	4	63, 127, 191, 255				
128 (default)	х	L	Н	н	н	х	2	127, 255				

**Table 3. Programming Code for Stop-Point Mode** 

In stop-point mode, the tap point loaded during the split-register-transfer read cycle determines the SAM partition in which the serial output begins and at which stop point the serial output stops coming from one half of the SAM and switches to the opposite half of the SAM (see Figure 25).






Figure 25. Example of Split-Register Operation With Programmable Stop Points

#### 256-/512-bit compatibility of split-register programmable stop point

The stop-point mode is designed to be compatible with both 256-bit SAM and 512-bit SAM devices. After the CBRS cycle is initiated, the stop-point mode becomes active. In the stop-point mode, and only in the stop-point mode, the column-address bits AY7 and AY8 are internally swapped to assure compatibility (see Figure 26). This address-bit swap applies to the column address, and it is effective for all DRAM and transfer cycles. For example, during the split-register-transfer cycle with stop point, column-address bit AY8 is a don't care and AY7 decodes the DRAM row half for the split-register transfer. During stop-point mode, a CBR (option reset) cycle is not recommended, because this ends the stop-point mode and restores address bits AY7 and AY8 to their normal functions. Consistent use of CBR cycles ensures that the SMJ55161 remains in normal mode.




Figure 26. DRAM-to-SAM Mapping, Nonstop-Point Versus Stop Point

IMPORTANT: For proper device operation, a stop-point-mode (CBRS) cycle should be initiated immediately after the power-up initialization cycles are performed.

# power up

To achieve proper device operation, an initial pause of 200 µs is required after power up followed by a minimum of eight RAS cycles or eight CBR cycles to initialize the DRAM port. A full-register-transfer read cycle and two SC cycles are required to initialize the SAM port.

After initialization, the internal state of the SMJ55161 is as follows:

	STATE AFTER INITIALIZATION			
QSF	Defined by the transfer cycle during initialization			
Write mode	Nonpersistent mode			
Write-mask register	Undefined			
Color register	Undefined			
Serial-register tap point	Defined by the transfer cycle during initialization			
SAM port	Output mode			

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)	 	 1 V to 7 V
Voltage range on any pin	 	 1 V to 7 V
Short-circuit output current		
Power dissipation	 	 1.1 W
Operating free-air temperature range, TA	 	 55°C to 125°C
Storage temperature range, T <sub>sta</sub>	 	 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VSS	Supply voltage		0		V
VIH	High-level input voltage	2.4		6.5	٧
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	- 55		125	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			SAM	'55161-70		'55161-80		
PARAMETER		TEST CONDITIONS ‡	PORT	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	IOH = -1 mA		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA			0.4		0.4	٧
lı .	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 5.8 V, All other pins at 0 V to V <sub>CC</sub>			±10		±10	μА
Ю	Output current (leakage) (see Note 3)	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V to V <sub>CC</sub>			±10		±10	μΑ
ICC1	Operating current §	See Note 4	Standby		165		160	mA
ICC1A	Operating current §	t <sub>c(SC)</sub> = MIN	Active		210		195	mA
ICC2	Standby current	All clocks = V <sub>CC</sub>	Standby		12		12	mA
ICC2A	Standby current	t <sub>c(SC)</sub> = MIN	Active		70	100	65	mA
ІССЗ	RAS-only refresh current	See Note 4	Standby		165		160	mA
ІССЗА	RAS-only refresh current	t <sub>C</sub> (SC) = MIN, See Note 4	Active		215		195	mA
ICC4	Page-mode current §	t <sub>C</sub> (P) = MIN, See Note 5	Standby		100		95	mA
ICC4A	Page-mode current §	t <sub>C</sub> (SC) = MIN, See Note 5	Active		145		130	mA
ICC5	CBR current	See Note 4	Standby		165		160	mA
ICC5A	CBR current	t <sub>c(SC)</sub> = MIN, See Note 4	Active		210		195	mA
ICC6	Data-transfer current	See Note 4	Standby		180		170	mA
ICC6A	Data-transfer current	t <sub>c(SC)</sub> = MIN	Active		225		200	mA

For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

NOTES: 3. SE is disabled for SQ output leakage tests.

- 4. Measured with one address change while RAS = VIL; tc(rd), tc(W), tc(TRD) = MIN
- 5. Measured with one address change while CASx = VIH



NOTE 1: All voltage values are with respect to VSS.

<sup>§</sup> Measured with outputs open

SGMS056 - MAY1995

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)

	PARAMETER	MIN	TYP	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		5	10	pF
C <sub>i(RC)</sub>	Input capacitance, address-strobe inputs		8	10	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input		7	10	pF
C <sub>i(SC)</sub>	Input capacitance, serial clock		6	10	рF
C <sub>i(SE)</sub>	Input capacitance, serial enable		7	10	pF
C <sub>i(DSF)</sub>	Input capacitance, special function	2-13	7	10	pF
C <sub>i(TRG)</sub>	Input capacitance, transfer-register input		7	10	pF
C <sub>o(O)</sub>	Output capacitance, SQ and DQ		12	15	рF
Co(QSF)	Output capacitance, QSF		10	12	pF

NOTE 6:  $V_{CC} = 5 V \pm 0.5 V$ , and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 7)

	2.0	TEST	ALT.	'5516	1-70	'55161-80		UNIT
	PARAMETER	CONDITIONS	CONDITIONS   SYMBOL		MAX	MIN	MAX	UNIT
ta(C)	Access time from CASx	t <sub>d</sub> (RLCL) = MAX	tCAC		20	4 6 7 7	20	ns
ta(CA)	Access time from column address	td(RLCL) = MAX	tAA		35		40	ns
ta(CP)	Access time from CASx high	td(RLCL) = MAX	tCPA .		40		45	ns
t <sub>a(R)</sub>	Access time from RAS	t <sub>d(RLCL)</sub> = MAX	tRAC		70		80	ns
ta(G)	Access time of DQ from TRG low		<sup>t</sup> OEA		20		20	ns
ta(SQ)	Access time of SQ from SC high	C <sub>L</sub> = 30 pF	tSCA		20		25	ns
ta(SE)	Access time of SQ from SE low	C <sub>L</sub> = 30 pF	tSEA.		15		20	ns
<sup>t</sup> dis(CH)	Disable time, random output from CASx high (see Note 8)	C <sub>L</sub> = 50 pF	tOFF	0	20	0	20	ns
<sup>t</sup> dis(RH)	Disable time, random output from RAS high (see Note 8)	C <sub>L</sub> = 50 pF		0	20	0	20	ns
<sup>t</sup> dis(G)	Disable time, random output from TRG high (see Note 8)	C <sub>L</sub> = 50 pF	tOEZ	0	20	0	20	ns
<sup>t</sup> dis(WL)	Disable time, random output from WE low (see Note 8)	C <sub>L</sub> = 50 pF	tWEZ	0	20	0	20	ns
<sup>t</sup> dis(SE)	Disable time, serial output from SE high (see Note 8)	C <sub>L</sub> = 30 pF	tSEZ	0	15	0	20	ns

† For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

NOTES: 7. Switching times for RAM-port output are measured with a load equivalent to 1 TTL load and 50 pF. Data-out reference level: VOH/VOL = 2 V/0.8 V. Switching times for SAM-port output are measured with a load equivalent to 1 TTL load and 30 pF. Serial-data out reference level: VOH / VOL = 2 V/0.8 V.

8. tdis(CH), tdis(RH), tdis(G), tdis(WL), and tdis(SE) are specified when the output is no longer driven.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature†

		ALT.	'551	61-70	'551	61-80	
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
tc(rd)	Cycle time, read	tRC	130		150		ns
t <sub>c</sub> (W)	Cycle time, write	twc	130		150		ns
t <sub>c(rdW)</sub>	Cycle time, read-modify-write	tRMW	175		200		ns
t <sub>c(P)</sub>	Cycle time, page-mode read, write	tPC	45		50		ns
tc(RDWP)	Cycle time, page-mode read-modify-write	tPRMW	85		90		ns
tc(TRD)	Cycle time, transfer read	tRC	130		150		ns
t <sub>c</sub> (SC)	Cycle time, serial clock (see Note 9)	tscc	22	Y	30		ns
tw(CH)	Pulse duration, CASx high	<sup>t</sup> CPN	10		10		ns
tw(CL)	Pulse duration, CASx low (see Note 10)	tCAS	20	10 000	20	10 000	ns
tw(RH)	Pulse duration, RAS high	t <sub>RP</sub>	50		60		ns
tw(RL)	Pulse duration, RAS low (see Note 11)	tRAS	70	10 000	80	10 000	ns
tw(WL)	Pulse duration, WE low	twp	10		15		ns
tw(TRG)	Pulse duration, TRG low		20		20		ns
tw(SCH)	Pulse duration, SC high	tsc	8		10		ns
tw(SCL)	Pulse duration, SC low	tscp	8		10		ns
tw(GH)	Pulse duration, TRG high	t <sub>TP</sub>	20		20		ns
tw(RL)P	Pulse duration, RAS low (page mode)	tRASP	70	100 000	80	100 000	ns
tsu(CA)	Setup time, column address before CASx low	tASC	0		0		ns
tsu(SFC)	Setup time, DSF before CASx low	tFSC	. 0		0		ns
t <sub>su(RA)</sub>	Setup time, row address before RAS low	tASR	0		0		ns
tsu(WMR)	Setup time, WE before RAS low	twsR	0		0		ns
tsu(DQR)	Setup time, DQ before RAS low	tMS	0		0	- T	ns
t <sub>su(TRG)</sub>	Setup time, TRG high before RAS low	tTHS	0	21	0		ns
t <sub>su(SFR)</sub>	Setup time, DSF low before RAS low	tFSR	0		0		ns
tsu(DCL)	Setup time, data valid before CASx low	tDSC	0		0		ns
tsu(DWL)	Setup time, data valid before WE low	t <sub>DSW</sub>	0		. 0		ns
tsu(rd)	Setup time, read command, WE high before CASx low	tRCS	0		0	1 10	ns
tsu(WCL)	Setup time, early-write command, WE low before CASx low	twcs	0	37.35	0		ns
t <sub>su</sub> (WCH)	Setup time, WE low before CASx high, write	tCWL	15		20	1.0	ns
t <sub>su</sub> (WRH)	Setup time, WE low before RAS high, write	tRWL	20		20		ns
th(CLCA)	Hold time, column address after CASx low	t <sub>CAH</sub>	10		15	1 2 2 2	ns
th(SFC)	Hold time, DSF after CASx low	tCFH	15		15		ns
th(RA)	Hold time, row address after RAS low	tRAH	10		10		ns

<sup>†</sup> Timing measurements are referenced to VIL max and VIH min.

NOTES: 9. Cycle time assumes  $t_t = 3$  ns.

In a read-modify-write cycle, t<sub>d</sub>(CLWL) and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this can require additional CASx low time [t<sub>w(CL)</sub>].

In a read-modify-write cycle, t<sub>d</sub>(RLWL) and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this can require additional RAS low time [t<sub>W(RL)</sub>].

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) †

			ALT.	'5516	1-70	'5516	1-80	UNIT
			SYMBOL	MIN	MAX	MIN	MAX	ONI
th(TRG)	Hold time, TRG after RAS low		tTHH	15		15		ns
th(RWM)	Hold time, write mask after RAS low		tRWH	15		15		ns
th(RDQ)	Hold time, DQ after RAS low (write-mask operation)		tMH	15		15		ns
<sup>t</sup> h(SFR)	Hold time, DSF after RAS low		tRFH	10		10		ns
th(RLCA)	Hold time, column address valid after RAS low (see Not	e 12)	tAR	30		35		ns
th(CLD)	Hold time, data valid after CASx low		tDH	15		15		ns
<sup>t</sup> h(RLD)	Hold time, data valid after RAS low (see Note 12)		tDHR	35		35		ns
<sup>t</sup> h(WLD)	Hold time, data valid after WE low	1.	t <sub>DH</sub>	15		15		ns
<sup>t</sup> h(CHrd)	Hold time, read, WE high after CASx high (see Note 13)		tRCH	. 0		0		ns
th(RHrd)	Hold time, read, WE high after RAS high (see Note 13)		tRRH	0		0		ns
th(CLW)	Hold time, write, WE low after CASx low		tWCH	15		15		ns
<sup>t</sup> h(RLW)	Hold time, write, WE low after RAS low (see Note 12)		twcn	35		35		ns
th(WLG)	Hold time, TRG high after WE low (see Note 14)		<sup>t</sup> OEH	10		10		ns
th(SHSQ)	Hold time, SQ valid after SC high		tson	2	1	2		ns
<sup>t</sup> h(RSF)	Hold time, DSF after RAS low		tFHR	35		35		ns
<sup>t</sup> h(CLQ)	Hold time, output valid after CASx low		tDHC	0		0		ns
turni oun	Delay time, RAS low to CASx high		tCSH	70		80		ns
td(RLCH)	Delay time, has low to cask high	See Note 15	tCHR	10		15		
td(CHRL)	Delay time, CASx high to RAS low		tCRP	0		0		ns
td(CLRH)	Delay time, CASx low to RAS high		tRSH	20		20		ns
td(CLWL)	Delay time, CASx low to WE low (see Notes 16 and 17)		tCWD	45		50		ns
<sup>t</sup> d(RLCL)	Delay time, RAS low to CASx low (see Note 18)		tRCD	20	50	20	60	ns
td(CARH)	Delay time, column address valid to RAS high		tRAL	35		40	:	ns
td(CACH)	Delay time, column address valid to CASx high		t <sub>CAL</sub>	35		40		ns
<sup>t</sup> d(RLWL)	Delay time, RAS low to WE low (see Note 16)		tRWD	95		105		ns
td(CAWL)	Delay time, column address valid to WE low (see Note 1	6)	tAWD	60		65		ns
td(CLRL)	Delay time, CASx low to RAS low (see Note 15)		<sup>t</sup> CSR	0		0		ns
td(RHCL)	Delay time, RAS high to CASx low (see Note 15)		tRPC	0	- 1	0		ns
td(CLGH)	Delay time, CASx low to TRG high for DRAM read cycle	s		20		20		ns
td(GHD)	Delay time, TRG high before data applied at DQ		tOED	15		15		ns

 $\ensuremath{^{\dagger}}$  Timing measurements are referenced to VIL max and VIH min.

NOTES: 12. The minimum value is measured when  $t_{d(RLCL)}$  is set to  $t_{d(RLCL)}$  min as a reference.

- Either th(RHrd) or td(CHrd) must be satisfied for a read cycle.
   Output-enable-controlled write. Output remains in the high-impedance state for the entire cycle.
- 15. CBR refresh operation only
- 16. Read-modify-write operation only
- 17. TRG must disable the output buffers prior to applying data to the DQ pins.
- 18. The maximum value is specified only to assure RAS access time.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) $\!\!\!\!\!^{\dagger}$

		ALT.	'5516	1-70	'5516	1-80	UNIT	
		SYMBOL	MIN	MAX	MIN	MAX	UNII	
td(RLTH)	Delay time, RAS low to TRG high (see Note 19)	<sup>t</sup> RTH	55		60		ns	
td(RLSH)	Delay time, RAS low to first SC high after TRG high (see Note 20)	tRSD	70		80		ns	
td(RLCA)	Delay time, RAS low to column address valid	tRAD	15	35	15	40	ns	
td(GLRH)	Delay time, TRG low to RAS high	<sup>t</sup> ROH	20		20		ns	
td(CLSH)	Delay time, CASx low to first SC high after TRG high (see Note 20)	tCSD	20		25		ns	
td(SCTR)	Delay time, SC high to TRG high (see Notes 19 and 20)	tTSL	5		5		ns	
td(THRH)	Delay time, TRG high to RAS high (see 19)	tTRD	-10		-10		ns	
td(THRL)	Delay time, TRG high to RAS low (see Note 21)	tTRP	50		60		ns	
td(THSC)	Delay time, TRG high to SC high (see Note 19)	tTSD	15		20		ns	
td(RHMS)	Delay time, RAS high to last (most significant) rising edge of SC before boundary switch during split-register-transfer read cycles		20		20		ns	
td(CLTH)	Delay time, CASx low to TRG high in real-time-transfer read cycles	<sup>t</sup> CTH	15		15		ns	
td(CASH)	Delay time, column address to first SC in early-load-transfer read cycles	t <sub>ASD</sub>	25		30		ns	
td(CAGH)	Delay time, column address to $\overline{\mbox{TRG}}$ high in real-time-transfer read cycles	<sup>t</sup> ATH	20		20		ns	
td(DCL)	Delay time, data to CASx low	tDZC	0		0		ns	
td(DGL)	Delay time, data to TRG low	tDZO	0		0		ns	
<sup>t</sup> d(MSRL)	Delay time, last (most significant) rising edge of SC to $\overline{\text{RAS}}$ low before boundary switch during split-register-transfer read cycles		20		20		ns	
td(SCQSF)	Delay time, last (127 or 255) rising edge of SC to QSF switching at the boundary during split-register-transfer read cycles (see Note 22)	tsQD		25		30	ns	
td(CLQSF)	Delay time, CASx low to QSF switching in transfer-read cycles (see Note 22)	tCQD		30		35	ns	
td(GHQSF)	Delay time, TRG high to QSF switching in transfer-read cycles (see Note 22)	†TQD		25		30	ns	
td(RLQSF)	Delay time, RAS low to QSF switching in transfer-read cycles (see Note 22)	tRQD	-	70		75	ns	
<sup>t</sup> rf(MA)	Refresh time interval, memory	tREF		8		8	ms	
tt	Transition time	ŧτ	3	50	3	50	ns	

 $\ensuremath{^{\dagger}}$  Timing measurements are referenced to VIL max and VIH min.

NOTES: 19. Real-time-load transfer read or late-load-transfer read cycle only

- 20. Early-load-transfer read cycle only
- 21. Full-register-(read) transfer cycles only
- 22. Switching times for QSF output are measured with a load equivalent to 1 TTL load and 30 pF, and output reference level is VOH / VOL = 2 V/0.8 V.




Figure 27. Read-Cycle Timing With CASx-Controlled Output






Figure 28. Read-Cycle Timing With RAS-Controlled Output






Figure 29. Early-Write-Cycle Timing

Table 4. Early-Write-Cycle State Table

avol F			
CYCLE	1	2	3
Write operation (nonmasked)	Н	Don't care	Valid data
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data
Write operation with persistent write-per-bit	L	Don't care	Valid data







Figure 30. Late-Write-Cycle Timing (Output-Enable-Controlled Write)

Table 5. Late-Write-Cycle State Table

CYCLE		STATE		
CYCLE	1	2	3	
Write operation (nonmasked)	Н	Don't care	Valid data	
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data	
Write operation with persistent write-per-bit	L	Don't care	Valid data	





<sup>†</sup> Load-write-mask-register cycle puts the device into the persistent write-per-bit mode.

Figure 31. Load-Write-Mask-Register-Cycle Timing (Early-Write Load)




Figure 32. Load-Write-Mask-Register-Cycle Timing (Late-Write Load)





Figure 33. Read-Write-/Read-Modify-Write-Cycle Timing

Table 6. Read-Write-/Read-Modify-Write-Cycle State Table

CYCLE	STATE		
CTOLE	1	2	3
Write operation (nonmasked)	Н	Don't care	Valid data
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data
Write operation with persistent write-per-bit	L	Don't care	Valid data






NOTES: A. Access time is  $t_{a(CP)}$  or  $t_{a(CA)}$  dependent.

B. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

C. A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper polarity of DSF is selected on the falling edge of RAS and CASx to select the desired write mode (normal, block write, etc.).

Figure 34. Enhanced-Page-Mode Read-Cycle Timing



NOTES: A. Referenced to the first falling edge of CASx or the falling edge of WE, whichever occurs later


B. A read cycle or a read-modify-write cycle can be intermixed with write cycles, observing read and read-modify-write timing specifications. To assure page-mode cycle time, TRG must remain high throughout the entire page-mode operation if the late write feature is used. If the early write-cycle timing is used, the state of TRG is a don't care after the minimum period th(TRG) from the falling edge of RAS.

Figure 35. Enhanced-Page-Mode Write-Cycle Timing Table 7. Enhanced-Page-Mode Write-Cycle State Table

CYCLE	STATE							
CYCLE	1	2	3	4	5			
Write operation (nonmasked)	L	L	Н	Don't care	Valid data			
Write operation with nonpersistent write-per-bit	L	L	. L	Write mask	Valid data			
Write operation with persistent write-per-bit	L	L	L	Don't care	Valid data			
Load-write mask on either the first falling edge of $\overline{\text{CASx}}$ or the falling edge of $\overline{\text{WE}}$ , whichever occurs later. T	Н	<b>L</b> .,	Н	Don't care	Write mask			

<sup>†</sup> Load-write-mask-register cycle puts the device in the persistent write-per-bit mode. Column address at the falling edge of CASx is a don't care during this cycle.





NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.


B. A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

Figure 36. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing Table 8. Enhanced-Page-Mode Read-Modify-Write-Cycle State Table

CYCLE	STATE							
CTOLE	1	2	3	4	5			
Write operation (nonmasked)	L	L	Н	Don't care	Valid data			
Write operation with nonpersistent write-per-bit	L	L	L	Write mask	Valid data			
Write operation with persistent write-per-bit	L	L	L	Don't care	Valid data			
Load write-mask register on either the first falling edge of CASx or the falling edge of WE, whichever occurs later.†	н	L	н	Don't care	Write mask			

<sup>†</sup> Load-write-mask-register cycle puts the device in the persistent write-per-bit mode. Column address at the falling edge of CASx is a don't care during this cycle.





NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

B. A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper polarity of DSF is selected on the falling edge of RAS and CASx to select the desired write mode (normal, block write, etc.).

Figure 37. Enhanced-Page-Mode Read-/Write-Cycle Timing




Figure 38. Load-Color-Register-Cycle Timing (Early-Write Load)






Figure 39. Load-Color-Register-Cycle Timing (Late-Write Load)






Figure 40. Block-Write-Cycle Timing (Early Write)

Table 9. Block-Write-Cycle State Table

CYCLE			
CYCLE	1	2	3
Block-write operation (nonmasked)	Н	Don't care	Column mask
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask
Block-write operation with persistent write-per-bit	L	Don't care	Column mask

Write-mask data 0: I/O write disable

1: I/O write enable

Column-mask data DQi - DQi + 3 0: column-write disable

(i = 0, 4, 8, 12) 1: column-write enable

Example:

DQ0 - column 0 (address A1 = 0, A0 = 0)

DQ1 - column 1 (address A1 = 0, A0 = 1)

DQ2 - column 2 (address A1 = 1, A0 = 0)

DQ3 - column 3 (address A1 = 1, A0 = 1)






Figure 41. Block-Write-Cycle Timing (Late Write)

Table 10. Block-Write-Cycle State Table

OVOL 5	STATE						
CYCLE	1	2	3				
Block-write operation (nonmasked)	Н	Don't care	Column mask				
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask				
Block-write operation with persistent write-per-bit	L	Don't care	Column mask				

Write-mask data 0: I/O write disable

1: I/O write enable

Column-mask data DQi - DQi + 3 0: column-write disable

(i = 0, 4, 8, 12) 1: column-write enable

Example:


DQ0 - column 0 (address A1 = 0, A0 = 0)

DQ1 -- column 1 (address A1 = 0, A0 = 1)

DQ2 - column 2 (address A1 = 1, A0 = 0)

DQ3 - column 3 (address A1 = 1, A0 = 1)





NOTES: A. Referenced to the first falling edge of  $\overline{\text{CASx}}$  or the falling edge of  $\overline{\text{WE}}$ , whichever occurs later

B. To assure page-mode cycle time, TRG must remain high throughout the entire page-mode operation if the late-write feature is used. If the early-write cycle timing is used, the state of TRG is a don't care after the minimum period thoughout the falling edge of RAS.

Figure 42. Enhanced-Page-Mode Block-Write-Cycle Timing

Table 11. Enhanced-Page-Mode Block-Write-Cycle State Table

CYCLE	STATE					
CTOLE	1	2	3			
Block-write operation (nonmasked)	н	Don't care	Column mask			
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask			
Block-write operation with persistent write-per-bit	L	Don't care	Column mask			

Write-mask data 0: I/O write disable

1: I/O write enable

Column-mask data DQi - DQi + 3 0: column-write disable

(i = 0, 4, 8, 12) 1: column-write enable

Example:

DQ0 - column 0 (address A1 = 0, A0 = 0)

DQ1 — column 1 (address A1 = 0, A0 = 1)

DQ2 - column 2 (address A1 = 1, A0 = 0)

DQ3 — column 3 (address A1 = 1, A0 = 1)






Figure 43. RAS-Only Refresh-Cycle Timing




Figure 44. CBR-Refresh-Cycle Timing

Table 12. CBR-Cycle State Table

CYCLE	STATE					
CTOLE	1	2	3			
CBR refresh with option reset	Don't care	L	Н			
CBR refresh with no reset	Don't care	Н	Н			
CBR refresh with stop-point set and no reset	Stop address	Н	L			





Figure 45. Hidden-Refresh-Cycle Timing

Table 13. Hidden-Refresh-Cycle State Table

OVOLE			
CYCLE	1	2	3
CBR refresh with option reset	Don't care	L	Н
CBR refresh with no reset	Don't care	Н	Н
CBR refresh with stop-point set and no option reset	Stop address	H	L








- NOTES: A. DQ outputs remain in the high-impedance state for the entire memory-to-data-register transfer cycle. The memory-to-data-register transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.
  - B. Once data is transferred into the data registers, the SAM is in the serial-read mode (i.e., the SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit to read from the data register after TRG has gone high must be activated by a positive transition of SC.
  - C. A0 A7: register tap point; A8: identifies the DRAM row half
  - D. Early-load operation is defined as  $t_h(TRG)$  min <  $t_h(TRG)$  <  $t_d(RLTH)$  min.

Figure 46. Full-Register Transfer-Read Timing, Early-Load Operations






NOTES: A. DQ outputs remain in the high-impedance state for the entire memory-to-data-register transfer cycle. The memory-to-data-register transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.

- B. Once data is transferred into the data registers, the SAM is in the serial-read mode (i.e., the SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit to read from the data register after TRG has gone high must be activated by a positive transition of SC.
- C. A0-A7: register tap point; A8: identifies the DRAM row half
- D. Late load operation is defined as  $t_d(THRH) < 0$  ns.

Figure 47. Full-Register Transfer Read-Timing, Real-Time Load Operation/Late-Load Operation






NOTE A: A0-A6: tap point of the given half; A7: don't care; A8: identifies the DRAM row half

Figure 48. Split-Register-Transfer-Read Timing






- NOTES: A. While the data is being read through the serial-data register, TRG is a don't care; however TRG must be held high when RAS goes low. This is to avoid the initiation of a register-data transfer operation.
  - B. The serial data-out cycle is used to read data out of the data registers. Before data can be read via SQ, the device must be put into the read mode by performing a transfer-read cycle.


Figure 49. Serial-Read-Cycle Timing ( $\overline{SE} = V_{IL}$ )





- NOTES: A. While the data is being read through the serial-data register, TRG is a don't care; however TRG must be held high when RAS goes low. This is to avoid the initiation of a register-data transfer operation.
  - B. The serial data-out cycle is used to read data out of the data registers. Before data can be read via SQ, the device must be put into the read mode by performing a transfer-read cycle.

Figure 50. Serial-Read Timing (SE-Controlled Read)




- NOTES: A. To achieve proper split-register operation, a full-register-transfer read must be performed before the first split-register-transfer cycle. This is necessary to initialize the data register and the starting tap location. First serial access can begin either after the full-register-transfer read cycle (CASE I), during the first split-register-transfer cycle (CASE II), or even after the first split-register-transfer cycle (CASE III). There is no minimum requirement of SC clock between the full-register transfer-read cycle and the first split-register cycle.
  - B. A split-register transfer into the inactive half is not allowed until t<sub>d(MSRL)</sub> is met. t<sub>d(MSRL)</sub> is the minimum delay time between the rising edge of the serial clock of the last bit (bit 127 or 255) and the falling edge of RAS of the split-register-transfer cycle into the inactive half. After the t<sub>d(MSRL)</sub> requirement is met, the split-register transfer into the inactive half must also satisfy the minimum t<sub>d(RHMS)</sub> requirement. t<sub>d(RHMS)</sub> is the minimum delay time between the rising edge of RAS of the split-register-transfer cycle into the inactive half and the rising edge of the serial clock of the last bit (bit 127 or 255).

Figure 51. Split-Register Operating Sequence




# device symbolization



- Organization:
  - DRAM: 262144 Words × 16 Bits
  - SAM: 256Words × 16 Bits
- Dual-Port Accessibility Simultaneous and Asynchronous Access From the DRAM and SAM Ports
- Data-Transfer Function From the DRAM to the Serial-Data Register
- (4 × 4) × 4 Block-Write Feature for Fast Area-Fill Operations; As Many as Four Memory-Address Locations Written Per Cycle From the 16-Bit On-Chip Color Register
- Write-Per-Bit Feature for Selective Write to Each RAM I/O; Two Write-Per-Bit Modes to Simplify System Design
- Byte Write Control (WEL, WEU) Provides Flexibility
- Extended Data Output for Faster System Cycle Time
- Enhanced Page-Mode Operation for Faster Access
- CAS-Before-RAS (CBR) and Hidden-Refresh Modes
- Long Refresh Period Every 8 ms (Max)
- Up to 45-MHz Uninterrupted Serial-Data Streams
- 256 Selectable Serial-Register Starting Locations
- SE-Controlled Register-Status QSF
- Split-Register-Transfer Read for Simplified Real-Time Register Load
- Programmable Split-Register Stop Point
- 3-State Serial Outputs Allow Easy Multiplexing of Video-Data Streams
- All Inputs/Outputs and Clocks TTL Compatible
- Compatible With JEDEC Standards
- Texas instruments EPIC™ CMOS Process
- Designed to Work With the Texas Instruments Graphics Family
- Performance Ranges:

HKC PACKAGE
(TOP VIEW)



PIN NOMENCLATURE									
A0-A8	Address Inputs								
CAS	Column-Address Strobe								
DQ0-DQ15	DRAM Data I/O, Write Mask Data								
DSF	Special-Function Select								
NC/GND	No Connect/Ground (Important: Not								
	connected internally to VSS)								
QSF	Special-Function Output								
RAS	Row-Address Strobe								
SC	Serial Clock								
SE	Serial Enable								
SQ0-SQ15	Serial-Data Output								
TRG	Output Enable, Transfer Select								
Vcc	5-V Supply (TYP)								
VSS	Ground								
WEL, WEU	DRAM Byte-Write-Enable Selects								

	ACCESS TIME ROW ENABLE ta(R)	ACCESS TIME SERIAL DATA ta(SQ) (MAX)	DRAM CYCLE TIME t <sub>C</sub> (W) (MIN)	DRAM PAGE MODE t <sub>C</sub> (P) (MIN)	SERIAL CYCLE TIME t <sub>C</sub> (SC) (MIN)	OPERATING CURRENT SERIAL PORT STANDBY ICC1 (MAX)	OPERATING CURRENT SERIAL PORT ACTIVE ICC1A (MAX)
SMJ55166-70		20 ns	130 ns	45 ns	22 ns	165 mA	210 mA
SMJ55166-80		25 ns	150 ns	50 ns	30 ns	160 mA	195 mA

EPIC is a trademark of Texas Instruments Incorporated.



# GB PACKAGE (BOTTOM VIEW)

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Α
$ \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$	
$\bigcirc \bigcirc $	В
	С
	D
$\odot$	E
$\bigcirc\bigcirc\bigcirc\bigcirc\bigcirc\bigcirc\bigcirc\bigcirc\bigcirc\bigcirc\bigcirc$	F
$\bigcirc \bigcirc $	G
lacksquare	Н
000000000	J

# GB Package Pin Assignments — By Location

	PIN		PIN		PIN		PIN		PIN		PIN		PIN		PIN		PIN	
NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	
J1	DQ1	J2	SQ3	J3	DQ3	J4	DQ4	J5	DQ5	J6	DQ6	J7	SQ7	J8	WEL	J9	A8	
H1	DQ0	H2	SQ2	НЗ	DQ2	H4	SQ4	H5	SQ5	H6	SQ6	H7	DQ7	Н8	WEU	H9	A7	
G1	SQ0	G2	SQ1	G3	V <sub>DD2</sub>	G4	V <sub>SS2</sub>			G6	V <sub>DD2</sub>	G7	V <sub>SS2</sub>	G8	RAS	G9	A6	
F1	TRG	F2	V <sub>SS1</sub>	F3	V <sub>DD1</sub>							F7	V <sub>DD1</sub>	F8	V <sub>DD1</sub>	F9	A5	
E1	SC	E2	V <sub>DD1</sub>											E8	V <sub>SS1</sub>	E9	A4	
D1	SE	D2	V <sub>SS1</sub>	D3	V <sub>DD1</sub>							D7	V <sub>SS1</sub>	D8	- A3	D9	A2	
C1	SQ15	C2	V <sub>SS1</sub>	СЗ	V <sub>DD2</sub>	C4	V <sub>SS2</sub>			C6	V <sub>DD2</sub>	C7	V <sub>SS2</sub>	C8	CAS	C9	A1	
B1	DQ15	B2	DQ14	В3	DQ13	B4	DQ12	B5	DQ11	В6	DQ10	B7	SQ8	B8	DSF	B9	A0	
A1	SQ14	A2	SQ13	АЗ	SQ12	A4	SQ11	A5	SQ10	A6	SQ9	A7	DQ9	A8	DQ8	A9	QSF	

# GB Package Pin Assignments — By Signals

PIN	1	PIN	ı	PIN	1	PIN	ı	PIN		PIN	
NAME	NO.	NAME	NO.	NAME NO.		NAME	NAME NO.		NO.	NAME	NO.
A0 -	B9	DQ2	НЗ	DQ13	В3	SQ3	J2	SQ14	A1	V <sub>DD2</sub>	C6
A1	C9	DQ3	J3	DQ14	B2	SQ4	H4	SQ15	C1	V <sub>SS1</sub>	F2
A2	D9	DQ4	J4	DQ15	B1	SQ5	H5	TRG	F1	V <sub>SS1</sub>	D2
A3	D8	DQ5	J5	DSF	B8	SQ6	H6	V <sub>DD1</sub>	E2	V <sub>SS1</sub>	C2
A4	E9	DQ6	J6	QSF	A9	SQ7	J7	V <sub>DD1</sub>	F3	V <sub>SS1</sub>	D7
A5	F9	DQ7	H7	RAS	G8	SQ8	В7	V <sub>DD1</sub>	D3	V <sub>SS1</sub>	E8
A6	G9	DQ8	A8	SC	E1	SQ9	A6	V <sub>DD1</sub>	F7	V <sub>SS2</sub>	G4
A7	H9	DQ9	A7	SE	D1	SQ10	A5	V <sub>DD1</sub>	F8	V <sub>SS2</sub>	C4
A8	J9	DQ10	B6	SQ0	G1	SQ11	A4	V <sub>DD2</sub>	G3	V <sub>SS2</sub>	. G7
CAS	C8	DQ11	B5	SQ1	G2	SQ12	А3	V <sub>DD2</sub>	СЗ	V <sub>SS2</sub>	C7
DQ0	H1	DQ12	B4	SQ2	H2	SQ13	A2	V <sub>DD2</sub>	G6	WEL	J8
DQ1	J1									WEU	H8

# description

The SMJ55166 multiport video RAM is a high-speed dual-ported memory device. It consists of a dynamic random-access memory (DRAM) organized as 262 144 words of 16 bits each interfaced to a serial-data register [serial-access memory (SAM)] organized as 256 words of 16 bits each. The SMJ55166 supports three basic types of operation: random access to and from the DRAM, serial access from the serial register, and transfer of data from any row in the DRAM to the serial register. Except during transfer operations, the SMJ55166 can be accessed simultaneously and asynchronously from the DRAM and SAM ports.

The SMJ55166 is equipped with several features designed to provide higher system-level bandwidth and to simplify design integration on both the DRAM and SAM ports. On the DRAM port, greater pixel draw rates are achieved by the device's  $(4 \times 4) \times 4$  block-write feature. The block-write mode allows 16 bits of data (present in an on-chip color-data register) to be written to any combination of four adjacent column-address locations. As many as 64 bits of data can be written to memory during each  $\overline{\text{CAS}}$  cycle time. Also on the DRAM port, a write mask or a write-per-bit feature allows masking of any combination of the 16 inputs/outputs on any write cycle. The persistent write-per-bit feature uses a mask register that, once loaded, can be used on subsequent write cycles without reloading. The SMJ55166 also offers byte control. Byte control can be applied in write cycles, block-write cycles, load-write-mask-register cycles, and load-color-register cycles. The SMJ55166 also offers extended-data-output mode is effective in both the page-mode and standard DRAM cycles.

The SMJ55166 offers a split-register-transfer read (DRAM to SAM) feature for the serial register (SAM port). This feature enables real-time register load implementation for truly continuous serial-data streams without critical timing requirements. The register is divided into a high half and a low half. While one half is being read out of the SAM port, the other half can be loaded from the memory array. For applications not requiring real-time register load (for example, loads done during CRT-retrace periods), the full-register mode of operation is retained to simplify system design.

The SAM port is designed for maximum performance. Data can be accessed from the SAM at serial rates up to 45 MHz. During the split-register-transfer read operations, internal circuitry detects when the last bit position is accessed from the active half of the register and immediately transfers control to the opposite half. A separate output, QSF, is included to indicate which half of the serial register is active.

All inputs, outputs, and clock signals on the SMJ55166 are compatible with Series 54 TTL. All address lines and data-in lines are latched on chip to simplify system design. All data outs are unlatched to allow greater system flexibility.

The SMJ55166 employs state-of-the-art TI enhanced performance implanted CMOS (EPIC) scaled-CMOS, double-level polysilicon/polycide gate technology for very-high performance combined with improved reliability.


The SMJ55166 is offered in a 68-pin ceramic pin-grid-array package (GB suffix) and a 64-pin ceramic flatpack (HKC suffix).

The SMJ55166 and other TI multiport video RAMs are supported by a broad line of graphics processors and control devices from TI. Table 1 provides pin descriptions.

# functional block diagram 1 of 4 Subblocks (see next page) Input DSF-Buffer Special-Input Function Buffer Column Logic Buffer 1 of 4 Subblocks (see next page) DQ0-DQ15 8A-0A Row Output Buffer Buffer 1 of 4 Subblocks (see next page) Serial-Address Refresh Counter Counter Split-Register Serial-SQ0-SQ15 <del>4 /</del> Status Output Buffer QSF SE 1 of 4 Subblocks (see next page) RAS + CAS → Timing Generator TRG → WEx →



# functional block diagram (continued)



## **Function Table**

. ,		RAS	FALL		CAS FALL	ADDF	RESS	DQ0-	DQ15 <sup>†</sup>	MNE
FUNCTION	CAS	TRG	WEx‡	DSF	DSF	RAS	CAS§	RAS	WEL WEU CAS	CODE
Reserved (do not use)	L	L	L	L	X	Х	Х	Х	Х	
CBR refresh (no reset) and stop-point set ¶	L	х	L	н	х	Stop Point#	×	×	x	CBRS
CBR refresh (option reset)	L	X	Н	L	Х	Х	Х	Х	Х	CBR
CBR refresh (no reset)*	L	Х	Н	Н	Х	х	X	Х	Х	CBRN
Full-register-transfer read	н	L	н	L	х	Row Addr	Tap Point	×	x	RT
Split-register-transfer read	н	L	Н	н	х	Row Addr	Tap Point	×	×	SRT
DRAM write (nonpersistent write-per-bit)	н	н	L	L	L	Row Addr	Col Addr	Write Mask	Valid Data	RWM
DRAM block write (nonpersistent write-per-bit)	н	н	L	L	н	Row Addr	Block Addr A2-A8	Write Mask	Col Mask	BWM
DRAM write (persistent write-per-bit)	н	Н	L	L	L	Row Addr	Col Addr	Х	Valid Data	RWM
DRAM block write (persistent write-per-bit)	н	н	L	L	н	Row Addr	Block Addr A2-A8	×	Col Mask	BWM
DRAM write (nonmasked)	н	н	н	L	L	Row Addr	Col Addr	х	Valid Data	RW
DRAM block write (nonmasked)	н	н	Н	L	Н	Row Addr	Block Addr A2-A8	x	Col Mask	BW
Load write-mask register □	н	н	Н	Н	L	Refresh Addr	×	×	Write Mask	LMR
Load color register	н	н	Н	Н	Н	Refresh Addr	x	х	Color Data	LCR

### Legend:

Col Mask = H: Write to address/column enabled

Write Mask = H: Write to I/O enabled

X = Don't care

‡ Logic L is selected when either or both WEL and WEU are low.

#A0-A3, A8: don't care; A4-A7: stop-point code

<sup>†</sup> DQ0-DQ15 are latched on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later.

<sup>§</sup> The column address and block address are latched on the first falling edge of CAS.

<sup>¶</sup> CBRS cycle should be performed immediately after the powerup initialization cycle.

CBR refresh (option reset) mode ends persistent write-per-bit mode and stop-point mode.

<sup>★</sup>CBR refresh (no reset) mode does not end persistent write-per-bit mode or stop-point mode.

<sup>□</sup>Load-write-mask-register cycle sets the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CBR (option reset) cycle.

## **Table 1. Pin Description Versus Operational Mode**

PIN	DRAM	TRANSFER	SAM
A0-A8	Row, column address	Row address, tap point	
CAS	Column-address strobe, DQ output enable	Tap-address strobe	
DQ	DRAM data I/O, write mask		
DSF	Block-write enable Write-mask-register load enable Color-register load enable CBR (option reset)	Split-register-transfer enable	
RAS	Row-address strobe	Row-address strobe	
SE			SQ output enable, QSF output enable
sc			Serial clock
SQ			Serial-data output
TRG	DQ output enable	Transfer enable	·
WEU	Write enable, write-per-bit enable		
QSF			Serial-register status
NC/GND	Either make no external connection or tie to system GND (VSS)		
v <sub>CC</sub> †	5-V supply		
v <sub>SS</sub> †	Ground		

<sup>†</sup> For proper device operation, all VCC pins must be connected to a 5-V supply and all VSS pins must be tied to ground.

# pin definitions

#### address (A0-A8)

Eighteen address bits are required to decode one of 262 144 storage cell locations. Nine row-address bits are set up on pins A0-A8 and latched onto the chip on the falling edge of RAS. Nine column-address bits are set up on pins A0-A8 and latched onto the chip on the falling edge of CAS. All addresses must be stable on or before the falling edge of RAS and the falling edge of CAS.

During the full-register-transfer read operation, the states of A0-A8 are latched on the falling edge of RAS to select one of the 512 rows where the transfer occurs. At the falling edge of CAS, the column-address bits A0-A8 are latched. The most significant column-address bit (A8) selects which half of the row is transferred to the SAM. The appropriate 8-bit column address (A0-A7) selects one of 256 tap points (starting positions) for the serial-data output.

During the split-register-transfer read operation, address bit A7 is ignored at the falling edge of CAS. An internal counter selects which half of the register is used. If the high half of the SAM is currently in use, the low half of the SAM is loaded with the low half of the DRAM half row and vice versa. Column address (A8) selects the DRAM half row. The remaining seven address bits (A0-A6) are used to select 1 of 127 possible starting locations within the SAM. Locations 127 and 255 are not valid tap points.

#### row-address strobe (RAS)

RAS is similar to a chip enable so that all DRAM cycles and transfer cycles are initiated by the falling edge of RAS. RAS is a control input that latches the states of the row address, WEL, WEU, TRG, CAS, and DSF onto the chip to invoke DRAM and transfer functions of the SMJ55166.



## column-address strobe (CAS)

CAS is a control input that latches the states of the column address and DSF to control DRAM and transfer functions of the SMJ55166. CAS also acts as output enable for the DRAM output pins DQ0-DQ15. In transfer operations, address bits A0-A8 are latched at the falling edge of CAS as the start position (tap) for the serial-data output (SQ0-SQ15).

## output enable/transfer select (TRG)

TRG selects either DRAM or transfer operation as RAS falls. For DRAM operation, TRG must be held high as RAS falls. During DRAM operation, TRG functions as an output enable for the DRAM output pins DQ0-DQ15. For transfer operation, TRG must be brought low before RAS falls.

## write mask select, write enable (WEL, WEU)

In DRAM operation, WEL enables data to be written to the lower byte (DQ0-DQ7) and WEU enables data to be written to the upper byte (DQ8-DQ15) of the DRAM. Both WEL and WEU have to be held high together to select the read mode. Bringing either or both WEL and WEU low selects the write mode. WEL and WEU are also used to select the DRAM write-per-bit mode. Holding either or both WEL and WEU low on the falling edge of RAS invokes the write-per-bit operation. The SMJ55166 supports both the nonpersistent write-per-bit mode and the persistent write-per-bit mode.

### special-function select (DSF)

The DSF input is latched on the falling edge of RAS or the first falling edge of CAS, similar to an address. DSF determines which of the following functions are invoked on a particular cycle:

- CBR refresh with reset (CBR)
- CBR refresh with no reset (CBRN)
- CBR refresh with no reset and stop-point set (CBRS)
- Block write (BW)
- Loading write-mask register for the persistent write-per-bit mode (LMR)
- Loading color register for the block-write mode (LCR)
- Split-register-transfer read (SRT)

#### DRAM data I/O, write mask data (DQ0-DQ15)

DRAM data is written or read through the common I/O DQ pins. The 3-state DQ-output buffers provide direct TTL compatibility (no pullup resistors) with a fanout of one Series 54 TTL load. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state as long as either TRG or CAS is held high. Data does not appear at the outputs until after both CAS and TRG have been brought low. The write mask is latched into the device via the random DQ pins by the falling edge of RAS and is used on all write-per-bit cycles. In a transfer operation, the DQ outputs remain in the high-impedance state for the entire cycle.

### serial data outputs (SQ0-SQ15)

Serial data is read from SQ. SQ output buffers provide direct TTL compatibility (no pullup resistors) with a fanout of one Series 54 TTL load. The serial outputs are in the high-impedance (floating) state while the serial-enable pin, SE, is high. The serial outputs are enabled when SE is brought low.

#### serial clock (SC)

Serial data is accessed out of the data register from the rising edge of SC. The SMJ55166 is designed to work with a wide range of clock duty cycles to simplify system design. There is no refresh requirement because the data registers that comprise the SAM are static. There is also no minimum SC clock operating frequency.



# SMJ55166 262144 BY 16-BIT MULTIPORT VIDEO RAM

SGMS057A - APRIL 1995 - REVISED JUNE 1995

## serial enable (SE)

During serial-access operations,  $\overline{SE}$  is used as an enable/disable for the SQ outputs.  $\overline{SE}$  low enables the serial-data output.  $\overline{SE}$  is also used as an enable/disable for output pin QSF.

IMPORTANT: While  $\overline{SE}$  is held high, the serial clock is not disabled. External SC pulses increment the internal serial-address counter regardless of the state of  $\overline{SE}$ . This ungated serial-clock scheme minimizes access time of serial output from  $\overline{SE}$  low because the serial-clock input buffer and the serial-address counter are not disabled by  $\overline{SE}$ .

# special-function output (QSF)

QSF is an output pin that indicates which half of the SAM is being accessed. When QSF is low, the serial-address pointer is accessing the lower (least significant) 128 bits of the SAM. When QSF is high, the pointer is accessing the higher (most significant) 128 bits of the SAM. QSF changes state upon crossing a boundary between the two SAM halves.

During full-register-transfer operations, QSF can change state upon completing the cycle. This state is determined by the tap point loaded during the transfer cycle. QSF output is enabled by  $\overline{\text{SE}}$ . If  $\overline{\text{SE}}$  is high, the QSF output is in the high-impedance state.

## no connect/ground (NC/GND)

NC/GND should be tied to system ground or left floating for proper device operation. Table 2 contains DRAM functions.



# functional operation description

#### **Table 2. DRAM Function Table**

		RAS	FALL		CAS FALL	ADDF	RESS	DQ0-	MNE	
FUNCTION	CAS	TRG	WEx‡	DSF	DSF	RAS	CAS§	RAS	WEU CAS	CODE
Reserved (do not use)	L	L	L	L	Х	Х	Х	Х	X	_
CBR refresh (no reset) and stop-point set ¶	L	x	L	н	х	Stop Point#	x	×	×	CBRS
CBR refresh (option reset)	L	Х	Н	L	Х	х	Х	X	×	CBR
CBR refresh (no reset)*	L	Х	Н	Н	Х	Х	X,	Х	Х	CBRN
DRAM write (nonpersistent write-per-bit)	н	Н	L	L	L	Row Addr	Col Addr	Write Mask	Valid Data	RWM
DRAM block write (nonpersistent write-per-bit)	н	Н.	L	L	Н	Row Addr	Block Addr A2-A8	Write Mask	Col Mask	BWM
DRAM write (persistent write-per-bit)	н	Н	L	L	L	Row Addr	Col Addr	x	Valid Data	RWM
DRAM block write (persistent write-per-bit)	н	н	L	L	н	Row Addr	Block Addr A2-A8	x	Col Mask	BWM
DRAM write (nonmasked)	н	н	Н	L	L	Row Addr	Col Addr	×	Valid Data	RW
DRAM block write (nonmasked)	Н	н	н	L	н	Row Addr	Block Addr A2-A8	x	Col Mask	BW
Load write-mask register □	н	н	н	н	L	Refresh Addr	×	×	Write Mask	LMR
Load color register	Н	Н	Н	Н	н	Refresh Addr	х	x	Color Data	LCR

#### Legend:

Col Mask = H: Write to address/column enabled

Write Mask = H: Write to I/O enabled

X = Don't care

† DQ0-DQ15 are latched on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later.

Logic L is selected when either or both WEL and WEU are low.

§ The column address and block address are latched on the first falling edge of CAS.

¶ CBRS cycle should be performed immediately after the power-up initialization cycle.

#A0-A3, A8: don't care; A4-A7: stop-point code

CBR refresh (option reset) mode ends persistent write-per-bit mode and stop-point mode.

★CBR refresh (no reset) mode does not end persistent write-per-bit mode or stop-point mode.

□Load-write-mask-register cycle sets the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CBR (option reset) cycle.



#### enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. This mode eliminates the time required for row-address setup, row-address hold, and address multiplex. The maximum RAS low time and CAS page cycle time used determines the number of columns that can be accessed.

Unlike conventional page-mode operations, the enhanced page mode allows the SMJ55166 to operate at a higher data bandwidth. Data retrieval begins as soon as the column address is valid rather than when  $\overline{\text{CAS}}$  transitions low. A valid column address can be presented immediately after the row-address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{\text{CAS}}$ . In this case, data is obtained after  $t_{a(C)}$  max (access time from  $\overline{\text{CAS}}$  low) if  $t_{a(CA)}$  max (access time from column address) has been satisfied.

#### refresh

# CAS-before-RAS (CBR) refresh

CBR refreshes are accomplished by bringing  $\overline{\text{CAS}}$  low earlier than  $\overline{\text{RAS}}$ . The external row address is ignored, and the refresh row address is generated internally. Three types of CBR refresh cycles are available. The CBR refresh (option reset) ends the persistent write-per-bit mode and the stop-point mode. The CBRN and CBRS refreshes (no reset) do not end the persistent write-per-bit mode or the stop-point mode. The 512 rows of the DRAM do not necessarily need to be refreshed consecutively as long as the entire refresh is completed within the required time period,  $t_{rf(MA)}$ . The output buffers remain in the high-impedance state during the CBR refresh cycles regardless of the state of  $\overline{TRG}$ .

#### hidden refresh

A hidden refresh is accomplished by holding  $\overline{\text{CAS}}$  low in the DRAM read cycle and cycling  $\overline{\text{RAS}}$ . The output data of the DRAM read cycle remains valid while the refresh is carried out. Like the CBR refresh, the refreshed row addresses are generated internally during the hidden refresh.

## RAS-only refresh

A RAS-only refresh is accomplished by cycling RAS at every row address. Unless CAS and TRG are low, the output buffers remain in the high-impedance state to conserve power. Externally generated addresses must be supplied during RAS-only refresh. Strobing each of the 512 row addresses with RAS causes all bits in each row to be refreshed.

## extended data output

The SMJ55166 features extended data output during DRAM accesses. While RAS and TRG are low, the DRAM output remains valid. The output remains valid even when CAS returns high until WEx is low, TRG is high, or both CAS and RAS are high (see Figure 1 and Figure 2). The extended data-output mode functions in all read cycles including DRAM read, page-mode read, and read-modify-write cycles (see Figure 3).




Figure 1. DRAM Read Cycle With RAS-Controlled Output






Figure 2. DRAM Read Cycle With CAS-Controlled Output





Figure 3. DRAM Page-Read Cycle With Extended Output

## byte-write operation

Byte-write operations can be applied in DRAM-write cycles, block-write cycles, load-write-mask-register cycles, and load-color-register cycles. Holding either or both WEL and WEU low selects the write mode. In normal write cycles, WEL enables data to be written to the lower byte (DQ0-DQ7) and WEU enables data to be written to the upper byte (DQ8-DQ15). For early-write cycles, one WEx is brought low before CAS falls. The other WEx can be brought low before CAS falls or after CAS falls. The data is strobed in with data setup and hold times for DQ0-DQ15 referenced to CAS (see Figure 4).



† Either WEU or WEL can be brought low prior to CAS to initiate an early-write cycle.

Figure 4. Example of an Early-Write Cycle

# byte-write operation (continued)

For late-write or read-modify-write cycles, WEL and WEU are both held high before CAS falls. After CAS falls, either or both WEL and WEU are brought low to select the corresponding byte or bytes to be written. Data is strobed in by either or both WEL and WEU with data setup and hold times for DQ0-DQ15 referenced to whichever WEx falls earlier (see Figure 5).




Figure 5. Example of a Late-Write Cycle

### write-per-bit

The write-per-bit feature allows masking any combination of the 16 DQs on any write cycle. The write-per-bit operation is invoked when either WEL or WEU are held low on the falling edge of RAS. Assertion of either individual WEx allows entry of the entire 16-bit mask on DQ0-DQ15. Byte control of the mask input is not allowed. If both WEL and WEU are held high on the falling edge of RAS, the write operation is performed without any masking. The SMJ55166 offers two write-per-bit modes: nonpersistent write-per-bit and persistent write-per-bit.

## nonpersistent write-per-bit

When either or both  $\overline{\text{WEL}}$  and  $\overline{\text{WEU}}$  are low on the falling edge of  $\overline{\text{RAS}}$ , the write mask is reloaded. A 16-bit binary code (the write-per-bit mask) is input to the device via the random DQ pins and latched on the falling edge of  $\overline{\text{RAS}}$ . The write-per-bit mask selects which of the 16 random I/Os are to be written and which are not. After  $\overline{\text{RAS}}$  has latched the on-chip write-per-bit mask, input data is driven onto the DQ pins and is latched on either the first falling edge of  $\overline{\text{WEx}}$  or the falling edge of  $\overline{\text{CAS}}$ , whichever occurs later.  $\overline{\text{WEL}}$  enables the lower byte (DQ0-DQ7) to be written through the mask and  $\overline{\text{WEU}}$  enables the upper byte (DQ8-DQ15) to be written through the mask. If a data low (write mask = 0) is strobed into a particular I/O pin on the falling edge of  $\overline{\text{RAS}}$ , data is not written to that I/O. If a data high (write mask = 1) is strobed into a particular I/O pin on the falling edge of  $\overline{\text{RAS}}$ , data is written to that I/O (see Figure 6).




Figure 6. Example of a Nonpersistent Write-Per-Bit (Late-Write) Operation

#### persistent write-per-bit

The persistent write-per-bit mode is initiated by performing a load-write-mask-register (LMR) cycle. In the persistent write-per-bit mode, the write-per-bit mask is not overwritten but remains valid over an arbitrary number of write cycles until another LMR cycle is performed or power is removed.

The LMR cycle is performed using DRAM write-cycle timing with DSF held high on the falling edge of  $\overline{RAS}$  and held low on the falling edge of  $\overline{CAS}$ . A binary code is input to the write-mask register via the random I/O pins and latched on either the first  $\overline{WEx}$  falling edge or the falling edge of  $\overline{CAS}$ , whichever occurs later. Byte write control can be applied to the write mask during the LMR cycle. The persistent write-per-bit mode can then be used in exactly the same way as the nonpersistent write-per-bit mode except that the input data on the falling edge of  $\overline{RAS}$  is ignored. When the device is set to the persistent write-per-bit mode, it remains in this mode and is reset only by a CBR refresh (option reset) cycle (see Figure 7).




Figure 7. Example of a Persistent Write-Per-Bit Operation

#### block write

The block-write feature allows up to 64 bits of data to be written simultaneously to one row of the memory array. This function is implemented as 4 columns × 4 DQs and repeated in four quadrants. In this manner, each of the four one-megabit quadrants can have up to four consecutive columns written at a time with up to four DQs per column (see Figure 8).




Figure 8. Block-Write Operation

Each one-megabit quadrant has a 4-bit column mask to mask off any or all of the four columns from being written with data. Nonpersistent write-per-bit or persistent write-per-bit functions can be applied to the block-write operation to provide write-masking options. The DQ data is provided by four bits from the on-chip color register. Bits 0-3 from the 16-bit write-mask register, bits 0-3 from the 16-bit column-mask register, and bits 0-3 from the 16-bit color-data register configure the block write for the first quadrant, while bits 4-7, 8-11, and 12-15 of the corresponding registers control the other quadrants in a similar fashion (see Figure 9).






Figure 9. Block Write With Masks



#### block write (continued)

Every four columns make a block, which results in 128 blocks along one row. Block 0 comprises columns 0 – 3. block 1 comprises columns 4-7, block 2 comprises columns 8-11, etc., as shown in Figure 10.




Figure 10. Block Columns Organization

During block-write cycles, only the seven most significant column addresses (A2 - A8) are latched on the falling edge of CAS to decode one of the 128 blocks. Address bits A0 – A1 are ignored. Each one-megabit quadrant has the same block selected.

A block-write cycle is entered in a manner similar to a DRAM write cycle except DSF is held high on the first falling edge of CAS. As in a DRAM write operation, WEL and WEU enable the corresponding lower and upper DRAM DQ bytes to be written, respectively. The column-mask data is input via the DQs and is latched on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later. The 16-bit color-data register must be loaded prior to performing a block write as described below. Refer to the write-per-bit section for details on use of the write-mask capability, allowing additional performance options.

## Example of block write:

block-write column address = 110000000 (A0 – A8 from left to right)

	bit 0			bit 15
color-data register	= 1011	1011	1100	0111
write-mask register	= 1110	1111	1111	1011
column-mask register	= 1111	0000	0111	1010
	1st	2nd	3rd	4th
	Quad	Quad	Quad	Quad

Column-address bits A0 and A1 are ignored. Block 0 (columns 0 - 3) is selected for each one-megabit quadrant. The first quadrant has DQ0 – DQ2 written with bits 0 – 2 from the color-data register (101) to all four columns of block 0. DQ3 is not written and retains its previous data due to write-mask-register-bit 3 being a 0.

The second quadrant (DQ4-DQ7) has all four columns masked off due to the column-mask bits 4-7 being 0, so that no data is written.

The third quadrant (DQ8-DQ11) has its four DQs written with bits 8-11 from the color-data register (1100) to columns 1-3 of its block 0. Column 0 is not written and retains its previous data on all four DQs due to column-mask-register-bit 8 being 0.

The fourth quadrant (DQ12-DQ15) has DQ12, DQ14, and DQ15 written with bits 12, 14, and 15 from the color-data register to column 0 and column 2 of its block 0. DQ13 retains its previous data on all columns due to the write mask. Columns 1 and 3 retain their previous data on all DQs due to the column mask. If the previous data for the quadrant was all 0s, the fourth quadrant would contain the data pattern shown in Figure 11 after the block-write operation shown in the previous example.

block write (continued)





Figure 11. Example of Fourth Quadrant After Block-Write Operation

## load color register

The load-color-register cycle is performed using normal DRAM write-cycle timing except that DSF is held high on the falling edges of RAS and CAS. The color register is loaded from pins DQ0 – DQ15, which are latched on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later. If only one WEx is low, only the corresponding byte of the color register is loaded. When the color register is loaded, it retains data until power is lost or until another load-color-register cycle is performed (see Figures 12 and 13).




#### Legend:

- 1. Refresh address
- 2. Row address
- 3. Block address (A2-A8) is latched on the falling edge of CAS.
- 4. Color-register data
- Write-mask data: DQ0-DQ15 are latched on the falling edge of RAS.
- Column-mask data: DQi-DQi + 3 (i = 0, 4, 8, 12) are latched on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later.

= don't care

Figure 12. Example of Block Writes

#### load color register (continued)



#### Legend:

- 1. Refresh address
- 2. Row address
- 3. Block address (A2-A8) is latched on the falling edge of CAS.
- Color-register data 4.
- Write-mask data: DQ0 DQ15 are latched on the falling edge of CAS. 5.
- Column-mask data: DQi-DQi + 3 (i = 0, 4, 8, 12) are latched on either the first WEx falling edge or the falling edge of CAS, whichever occurs later.

= don't care **~~~~~~~~** 

Figure 13. Example of a Persistent Block Write

## **DRAM-to-SAM** transfer operation

During the DRAM-to-SAM transfer operation, one half of a row (256 columns) in the DRAM array is selected to be transferred to the 256-bit serial-data register. The transfer operation is invoked by bringing TRG low and holding WEx high on the falling edge of RAS. The state of DSF, which is latched on the falling edge of RAS, determines whether the full-register-transfer read operation or the split-register-transfer read operation is performed.

**Table 3. SAM Function Table** 

	RAS FALL			CAS FALL	ADDRESS		DQ0 -DQ15		MNE	
FUNCTION	CAS	TRG	WEx†	DSF	DSF	RAS	CAS	RAS	CAS WEx	CODE
Full-register-transfer read	Н	L	Н	L	х	Row Addr	Tap Point	х	x	RT
Split-register-transfer read	н	L	н	Н	x	Row Addr	Tap Point	X	X	SRT

<sup>†</sup> Logic L is selected when either or both WEL and WEU are low.

X = don't care



### full-register-transfer read

A full-register-transfer read operation loads data from a selected half of a row in the DRAM into the SAM.  $\overline{TRG}$  is brought low and latched at the falling edge of  $\overline{RAS}$ . Nine row-address bits (A0 –A8) are also latched at the falling edge of  $\overline{RAS}$  to select one of the 512 rows available for the transfer. The nine column-address bits (A0 –A8) are latched at the falling edge of  $\overline{CAS}$ , where address bit A8 selects which half of the row is transferred. Address bits A0 –A7 select one of the SAM 256 available tap points from which the serial data is read out (see Figure 14).




Figure 14. Full-Register-Transfer Read

A full-register-transfer read can be performed in three ways: early load, real-time load (or midline load), or late load. Each of these offers the flexibility of controlling the TRG trailing edge in the full-register-transfer read cycle (see Figure 15).




Figure 15. Example of Full-Register-Transfer Read Operations

#### split-register-transfer read

In the split-register-transfer read operation, the serial-data register is split into halves (see Figure 16). The low half contains bits 0-127, and the high half contains bits 128 - 255. While one half is being read out of the SAM port, the other half can be loaded from the memory array.




Figure 16. Split-Register-Transfer Read

To invoke a split-register-transfer read cycle, DSF is brought high,  $\overline{TRG}$  is brought low, and both are latched at the falling edge of  $\overline{RAS}$ . Nine row-address bits (A0 –A8) are also latched at the falling edge of  $\overline{RAS}$  to select one of the 512 rows available for the transfer. Eight of the nine column-address bits (A0 –A6 and A8) are latched at the falling edge of  $\overline{CAS}$ . Column-address bit A8 selects which half of the row is to be transferred. Column-address bits A0 –A6 select one of the 127 tap points in the specified half of the SAM. Column-address bit A7 is ignored, and the split-register-transfer is internally controlled to select the inactive register half (see Figure 17).




Figure 17. Example of a Split-Register-Transfer Read Operation

A full-register-transfer read must precede the first split-register-transfer read to ensure proper operation. After the full-register-transfer read cycle, the first split-register-transfer read can follow immediately without any minimum SC clock requirement.



### split-register-transfer read (continued)

QSF indicates which half of the register is being accessed during serial-access operation. When QSF is low, the serial-address pointer is accessing the lower (least significant) 128 bits of the SAM. When QSF is high, the pointer is accessing the higher (most significant) 128 bits of the SAM. QSF changes state upon completing a full-register-transfer read cycle. The tap point loaded during the current transfer cycle determines the state of QSF. QSF also changes state when a boundary between two register halves is reached (see Figure 18 and Figure 19).




Figure 18. Example of a Split-Register-Transfer Read After a Full-Register-Transfer Read




Figure 19. Example of Successive Split-Register-Transfer Read Operations



#### serial-read operation

The serial-read operation can be performed through the SAM port simultaneously and asynchronously with DRAM operations except during transfer operations. Serial data can be read from the SAM by clocking SC starting at the tap point loaded by the preceding transfer cycle, proceeding sequentially to the most significant bit (bit 255), and then wrapping around to the least significant bit (bit 0), as shown in Figure 20.




Figure 20. Serial-Pointer Direction for Serial Read

For split-register-transfer read operation, serial data can be read out from the active half of the SAM by clocking SC starting at the tap point loaded by the preceding split-register-transfer cycle. The serial pointer then proceeds sequentially to the most significant bit of the half, bit 127 or bit 255. If there is a split-register-transfer read to the inactive half during this period, the serial pointer points next to the tap point location loaded by that split-register-transfer (see Figure 21).



Figure 21. Serial Pointer for Split-Register-Transfer Read - Case I

If there is no split-register-transfer read to the inactive half during this period, the serial pointer points next to bit 128 or bit 0, respectively (see Figure 22).




Figure 22. Serial Pointer for Split-Register-Transfer Read - Case II

#### split-register programmable stop point

The SMJ55166 offers programmable stop-point mode for split-register-transfer read operation. This mode can be used to improve two-dimensional drawing performance in a nonscanline data format.

In split-register-transfer read operation, the stop point is defined as a register location at which the serial output stops coming from one half of the SAM and switches to the opposite half of the SAM. While in stop-point mode, the SAM is divided into partitions whose lengths are programmed via row addresses A4–A7 in a CBR set (CBRS) cycle. The last serial-address location of each partition is the stop point (see Figure 23).




Figure 23. Example of the SAM With Partitions




#### split-register programmable stop point (continued)

Stop-point mode is not active until the CBRS cycle is initiated. The CBRS operation is performed by holding  $\overline{\text{CAS}}$  and  $\overline{\text{WEx}}$  low and DSF high on the falling edge of  $\overline{\text{RAS}}$ . The falling edge of  $\overline{\text{RAS}}$  also latches row addresses A4–A7, which are used to define the SAM partition length. The other row-address inputs are don't cares. Stop-point mode should be initiated after the initialization cycles are performed (see Table 4).

MAXIMUM PARTITION	А	DDRESS	AT RAS	IN CBF	RS CYCI	E.	NUMBER OF	STOP-POINT LOCATIONS
LENGTH	A8	A7	A6	A5	A4	A0-A3	PARTITIONS	STOP-POINT LUCATIONS
16	×	L	L	L	L	×	16	15, 31, 47, 63, 79, 95, 111, 127, 143, 159, 175, 191, 207, 223, 239, 255
32	Х	L	L	L	Н	X	8	31, 63, 95, 127, 159, 191, 223, 255
64	Х	L	L	Н	Н	X	4	63, 127, 191, 255
128 (default)	X	L	н	Н	Н	х	2	127, 255

Table 4. Programming Code for Stop-Point Mode

In stop-point mode, the tap point loaded during the split-register-transfer read cycle determines the SAM partition in which the serial output begins and at which stop point the serial output stops coming from one half of the SAM and switches to the opposite half of the SAM (see Figure 24).






Figure 24. Example of Split-Register Operation With Programmable Stop Points

#### 256-/512-bit compatibility of split-register programmable stop point

The stop-point mode is designed to be compatible with both 256-bit SAM and 512-bit SAM devices. After the CBRS cycle is initiated, the stop-point mode becomes active. In the stop-point mode, and only in the stop-point mode, the column-address bits AY7 and AY8 are internally swapped to assure compatibility (see Figure 25). This address-bit swap applies to the column address, and it is effective for all DRAM and transfer cycles. For example, during the split-register-transfer cycle with stop point, column-address bit AY8 is a don't care and AY7 decodes the DRAM row half for the split-register-transfer. During stop-point mode, a CBR (option reset) cycle is not recommended because this ends the stop-point mode and restores address bits AY7 and AY8 to their normal functions. Consistent use of CBR cycles ensures that the SMJ55166 remains in normal mode.




Figure 25. DRAM-to-SAM Mapping, Nonstop Point Versus Stop Point

IMPORTANT: For proper device operation, a stop-point-mode (CBRS) cycle should be initiated immediately after the power-up initialization cycles are performed.

#### power up

To achieve proper device operation, an initial pause of 200 µs is required after power up followed by a minimum of eight RAS cycles or eight CBR cycles to initialize the DRAM port. A full-register-transfer read cycle and two SC cycles are required to initialize the SAM port.

After initialization, the internal state of the SMJ55166 is as follows:

	STATE AFTER INITIALIZATION
QSF	Defined by the transfer cycle during initialization
Write mode	Nonpersistent mode
Write-mask register	Undefined
Color register	Undefined
Serial-register tap point	Defined by the transfer cycle during initialization
SAM port	Output mode

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> (see Note 1)		
Voltage range on any pin	 	 1 V to 7 V
Short-circuit output current		
Power dissipation	 	 1.1 W
Operating free-air temperature range, TA	 	 - 55°C to 125°C
Storage temperature range, Teta		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VSS	Supply voltage		0		٧
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	- 55		125	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	*		SAM	'55166-	70	'5516		
	PARAMETER	TEST CONDITIONS‡	PORT	MIN	XAN	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = -1 mA		2.4	-	2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA			0.4		0.4	V
ll (	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 5.8 V, All other pins at 0 V to V <sub>CC</sub>			±10		±10	μА
ю	Output current (leakage) (see Note 3)	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V to V <sub>CC</sub>			±10		±10	. μΑ
lCC1	Operating current §	See Note 4	Standby		165		160	mA
ICC1A	Operating current §	t <sub>C</sub> (SC) = MIN	Active		210		195	mA
ICC2	Standby current	All clocks = V <sub>CC</sub>	Standby		12		12	mΑ
ICC2A	Standby current	t <sub>c(SC)</sub> = MIN	Active		70		65	mA
ІСС3	RAS-only refresh current	See Note 4	Standby	*	165		160	mΑ
ІССЗА	RAS-only refresh current	t <sub>c(SC)</sub> = MIN, See Note 4	Active		215		195	mA
ICC4	Page-mode current §	t <sub>C(P)</sub> = MIN, See Note 5	Standby		100		95	mA
ICC4A	Page-mode current §	t <sub>C(SC)</sub> = MIN, See Note 5	Active		145		130	mA
ICC5	CBR current	See Note 4	Standby		165		160	mA
ICC5A	CBR current	t <sub>C</sub> (SC) = MIN, See Note 4	Active		210		195	mA
ICC6	Data-transfer current	See Note 4	Standby		180		170	mA
ICC6A	Data-transfer current	t <sub>C</sub> (SC) = MIN	Active		225		200	mA

For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

NOTES: 3. SE is disabled for SQ output leakage tests.

- 4. Measured with one address change while  $\overline{RAS} = V_{IL}$  and  $t_{c(rd)}$ ,  $t_{c(W)}$ ,  $t_{c(TRD)} = MIN$
- 5. Measured with one address change while CASx = VIH



NOTE 1: All voltage values are with respect to VSS.

<sup>§</sup> Measured with outputs open

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)

	PARAMETER	MIN	TYP	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A8		5	10	pF
C <sub>i(RC)</sub>	Input capacitance, CAS and RAS		8	10	pF
C <sub>i(W)</sub>	Input capacitance, WEL and WEU		7	10	pF
C <sub>i(SC)</sub>	Input capacitance, SC		6	10	pF
C <sub>i(SE)</sub>	Input capacitance, SE		7	10	pF
C <sub>i(DSF)</sub>	Input capacitance, QSF		7	10	pF
C <sub>i(TRG)</sub>	Input capacitance, TRG		7	10	pF
C <sub>o(O)</sub>	Output capacitance, SQ and DQ		12	15	pF
Co(QSF)	Output capacitance, QSF		10	12	pF

NOTE 6:  $V_{CC} = 5 V \pm 0.5 V$ , and the bias on pins under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 7)

	DADAMETED	TEST	ALT.	'5516	3-70	'5516	6-80	UNIT
	PARAMETER	CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	UNII
t <sub>a(C)</sub>	Access time from CAS	td(RLCL) = MAX	<sup>t</sup> CAC		20		20	ns
ta(CA)	Access time from column address	td(RLCL) = MAX	t <sub>AA</sub>		35		40	ns
ta(CP)	Access time from CAS high	t <sub>d(RLCL)</sub> = MAX	t <sub>CPA</sub>		40		45	ns
ta(R)	Access time from RAS	t <sub>d(RLCL)</sub> = MAX	<sup>t</sup> RAC		70	,	80	ns
ta(G)	Access time of DQ from TRG low		<sup>t</sup> OEA		20	- 1	20	ns
ta(SQ)	Access time of SQ from SC high	C <sub>L</sub> = 30 pF	tSCA		20		25	ns
ta(SE)	Access time of SQ from SE low	C <sub>L</sub> = 30 pF	<sup>t</sup> SEA		15		20	ns
<sup>t</sup> dis(CH)	Disable time, random output from CAS high (see Note 8)	C <sub>L</sub> = 50 pF	<sup>t</sup> OFF	0	20	0	20	ns
<sup>t</sup> dis(RH)	Disable time, random output from RAS high (see Note 8)	C <sub>L</sub> = 50 pF		0	20	0	20	ns
<sup>t</sup> dis(G)	Disable time, random output from TRG high (see Note 8)	C <sub>L</sub> = 50 pF	tOEZ	0	20	0	20	ns
<sup>t</sup> dis(WL)	Disable time, random output from WE low (see Note 8)	C <sub>L</sub> = 50 pF	twez	0	20	0	20	ns
tdis(SE)	Disable time, serial output from SE high (see Note 8)	C <sub>L</sub> = 30 pF	tSEZ	0	15	0	20	ns

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

NOTES: 7. Switching times for RAM-port output are measured with a load equivalent to 1 TTL load and 50 pF. Data-out reference level: VOH/VOL = 2 V/0.8 V. Switching times for SAM-port output are measured with a load equivalent to 1 TTL load and 30 pF. Serial-data out reference level: VOH / VOL = 2 V/0.8 V.

<sup>8.</sup> tdis(CH), tdis(RH), tdis(G), tdis(WL), and tdis(SE) are specified when the output is no longer driven.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature $\!\!\!\!^{\dagger}$

		ALT.	'551	66-70	'55166-80		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	וואט
<sup>t</sup> c(rd)	Cycle time, read	tRC	130		150		ns
t <sub>c(W)</sub>	Cycle time, write	twc	130		150		ns
<sup>t</sup> c(rdW)	Cycle time, read-modify-write	tRMW	175		200		ns
<sup>t</sup> c(P)	Cycle time, page-mode read, write	tPC	45		50		ns
t <sub>c</sub> (RDWP)	Cycle time, page-mode read-modify-write	tPRMW	85		90		ns
<sup>t</sup> c(TRD)	Cycle time, transfer read	tRC	130		150		ns
t <sub>c</sub> (SC)	Cycle time, SC (see Note 9)	tscc	22		30		ns
<sup>t</sup> w(CH)	Pulse duration, CAS high	tCPN	10		10		ns
tw(CL)	Pulse duration, CAS low (see Note 10)	t <sub>CAS</sub>	20	10 000	20	10 000	ns
<sup>t</sup> w(RH)	Pulse duration, RAS high	tRP	50		60		ns
<sup>t</sup> w(RL)	Pulse duration, RAS low (see Note 11)	tRAS	70	10 000	80	10 000	ns
tw(WL)	Pulse duration, WEx low	twp	10		15		ns
tw(TRG)	Pulse duration, TRG low		20		20		ns
tw(SCH)	Pulse duration, SC high	tsc	8		10		ns
tw(SCL)	Pulse duration, SC low	tscp	8		10		ns
tw(GH)	Pulse duration, TRG high	tτp	20		20		ns
tw(RL)P	Pulse duration, RAS low (page mode)	t <sub>RASP</sub>	70	100 000	80	100 000	ns
t <sub>su(CA)</sub>	Setup time, column address before CAS low	tASC	0		0		ns
t <sub>su(SFC)</sub>	Setup time, DSF before CAS low	tFSC	0		0		ns
t <sub>su(RA)</sub>	Setup time, row address before RAS low	t <sub>ASR</sub>	0		0		ns
t <sub>su</sub> (WMR)	Setup time, WEx before RAS low	twsn	0		0		ns
t <sub>su(DQR)</sub>	Setup time, DQ before RAS low	tMS	0		0		ns
t <sub>su(TRG)</sub>	Setup time, TRG high before RAS low	tTHS	0		0		ns
t <sub>su(SFR)</sub>	Setup time, DSF low before RAS low	tFSR	0		0		ns
t <sub>su(DCL)</sub>	Setup time, data valid before CAS low	tDSC	0		0		ns
t <sub>su</sub> (DWL)	Setup time, data valid before WEx low	tosw	0		0	1.	ns
t <sub>su(rd)</sub>	Setup time, read command, WEx high before CAS low	tRCS	0		0		ns
t <sub>su(WCL)</sub>	Setup time, early write command, WEx low before CAS low	twcs	0		0		ns
t <sub>su(WCH)</sub>	Setup time, WEx low before CAS high, write	tCWL	15		20		ns
t <sub>su</sub> (WRH)	Setup time, WEx low before RAS high, write	tRWL	20		20		ns
th(CLCA)	Hold time, column address after CAS low	t <sub>CAH</sub>	10		15		ns
th(SFC)	Hold time, DSF after CAS low	tCFH	15		15		ns

<sup>†</sup> Timing measurements are referenced to VIL max and VIH min.

NOTES: 9. Cycle time assumes  $t_t = 3$  ns.

<sup>10.</sup> In a read-modify-write cycle, td(CLWL) and tsu(WCH) must be observed. Depending on the user's transition times, this can require

additional CAS low time [t<sub>w(CL)</sub>].

11. In a read-modify-write cycle, t<sub>d(RLWL)</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this can require additional  $\overline{RAS}$  low time  $[t_{W(RL)}]$ .

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)†

			ALT.	'5516	6-70	'55166-80		UNIT
			SYMBOL	MIN	MAX	MIN	MAX	ואט
th(RA)	Hold time, row address after RAS low		t <sub>RAH</sub>	10		- 10		ns
th(TRG)	Hold time, TRG after RAS low		тнн	15		15		ns
th(RWM)	Hold time, write mask after RAS low		tRWH	15		15		ns
th(RDQ)	Hold time, DQ after RAS low (write-mask operation)		tMH	15		15		ns
<sup>t</sup> h(SFR)	Hold time, DSF after RAS low		tRFH	10		10		ns
th(RLCA)	Hold time, column address valid after RAS low (see Not	e 12)	t <sub>AR</sub>	30		35		ns
th(CLD)	Hold time, data valid after CAS low		t <sub>DH</sub>	15		15		ns
th(RLD)	Hold time, data valid after RAS low (see Note 12)		tDHR	35		35		ns
th(WLD)	Hold time, data valid after WEx low		tDH	. 15		15		ns
th(CHrd)	Hold time, read, WEx high after CAS high (see Note 13)		tRCH	0		0		ns
th(RHrd)	Hold time, read, WEx high after RAS high (see Note 13)		tRRH	0		0		ns
th(CLW)	Hold time, write, WEx low after CAS low		twch	15		. 15	-	ns
th(RLW)	Hold time, write, WEx low after RAS low (see Note 12)		twcn	35		35		ns
th(WLG)	Hold time, TRG high after WEx low (see Note 14)		tOEH	10		10	,	ns
th(SHSQ)			tsон	2		2		ns
th(RSF)	Hold time, DSF after RAS low		tFHR	35	. 5	35		ns
th(CLQ)	Hold time, Output after CAS low		†DHC	0		0		ns
*	Palentin Piote a Piote		tcsH	70		80		
td(RLCH) Dela	Delay time, RAS low to CAS high	See Note 15	tCHR	10		15	1	ns
td(CHRL)	Delay time, CAS high to RAS low		tCRP	0		0		ns
td(CLRH)	Delay time, CAS low to RAS high		tRSH	20		20		ns
td(CLWL)	Delay time, CAS low to WEx low (see Notes 16 and 17)		tcwD	45		50		ns
td(RLCL)	Delay time, RAS low to CAS low (see Note 18)	* .	tRCD	20	50	20	60	ns
td(CARH)	Delay time, column address valid to RAS high		†RAL	35		40		ns
td(CACH)			tCAL.	35		40		ns
td(RLWL)			tRWD	85		100		ns
td(CAWL)			tAWD	60		65		ns
td(CLRL)	Delay time, CAS low to RAS low (see Note 15)		tCSR	0		0		ns
td(RHCL)	Delay time, RAS high to CAS low (see Note 15)		tRPC	0		0		ns
td(CLGH)	Delay time, CAS low to TRG high for DRAM read cycles			20		20		ns
td(GHD)	Delay time, TRG high before data applied at DQ		tOED	15		15		ns

 $\ensuremath{^{\dagger}}$  Timing measurements are referenced to VIL max and VIH min.

- NOTES: 12. The minimum value is measured when td(RLCL) is set to td(RLCL) min as a reference.

  13. Either th(RHrd) or th(CHrd) must be satisfied for a read cycle.

  14. Output-enable-controlled write. Output remains in the high-impedance state for the entire cycle.
  - 15. CBR refresh operation only
  - 16. Read-modify-write operation only
  - 17. TRG must disable the output buffers prior to applying data to the DQ pins.
  - 18. The maximum value is specified only to assure RAS access time.



# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) $\!\!\!\!\!^{\dagger}$

		ALT.	'55166-70 '55166-		6-80	UNIT	
		SYMBOL	MIN	MAX	MIN	MAX	UNII
td(RLTH)	Delay time, RAS low to TRG high (see Note 19)	t <sub>RTH</sub>	55		60		ns
td(RLSH)	Delay time, RAS low to first SC high after TRG high (see Note 20)	tRSD	70		80		ns
td(RLCA)	Delay time, RAS low to column address valid	t <sub>RAD</sub>	15	35	15	40	ns
<sup>t</sup> d(GLRH)	Delay time, TRG low to RAS high	<sup>t</sup> ROH	20		20		ns
td(CLSH)	Delay time, CAS low to first SC high after TRG high (see Note 20)	tCSD	20		25		ns
td(SCTR)	Delay time, SC high to TRG high (see Notes 19 and 20)	†TSL	5		5		ns
td(THRH)	Delay time, TRG high to RAS high (see Note 19)	tTRD	-10		-10		ns
td(THRL)	Delay time, TRG high to RAS low (see Note 21)	tTRP	50		60		ns
td(THSC)	Delay time, TRG high to SC high (see Note 19)	tTSD	15		20		ns
td(RHMS)	Delay time, RAS high to last (most significant) rising edge of SC before boundary switch during split-register-transfer read cycles		20	ı	20		ns
td(CLTH)	Delay time, CAS low to TRG high in real-time-transfer read cycles	tстн	15		15		ns
td(CASH)	Delay time, column address to first SC in early-load-transfer read cycles	tASD	25		30		ns
<sup>t</sup> d(CAGH)	Delay time, column address to $\overline{\mbox{TRG}}$ high in real-time-transfer read cycles	tATH	20		20		ns
td(DCL)	Delay time, data to CAS low	tDZC	0		0		ns
td(DGL)	Delay time, data to TRG low	tDZO	0		0		ns
<sup>t</sup> d(MSRL)	Delay time, last (most significant) rising edge of SC to RAS low before boundary switch during split-transfer read cycles		20		20		ns
td(SCQSF)	Delay time, last (127 or 255) rising edge of SC to QSF switching at the boundary during split-register-transfer read cycles (see Note 22)	tsqd		25		30	ns
td(CLQSF)	Delay time, CAS low to QSF switching in transfer read cycles (see Note 22)	<sup>t</sup> CQD		30		35	ns
네(GHQSF)	Delay time, TRG high to QSF switching in transfer read cycles (see Note 22)	<sup>t</sup> TQD		25		30	ns
네(RLQSF)	Delay time, RAS low to QSF switching in transfer read cycles (see Note 22)	<sup>t</sup> RQD		70		75	ns
<sup>t</sup> rf(MA)	Refresh time interval, memory	tREF		8		8	ms
tę .	Transition time	ŧτ	3	50	3	50	ns

<sup>†</sup> Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.

- NOTES: 19. Real-time-load transfer read or late-load-transfer read cycle only
  - 20. Early-load-transfer read cycle only
  - 21. Full-register-(read) transfer cycles only
  - 22. Switching times for QSF output are measured with a load equivalent to 1 TTL load and 30 pF, and the output reference level is VOH / VOL = 2 V/0.8 V.




Figure 26. Read-Cycle Timing With CAS-Controlled Output






Figure 27. Read-Cycle Timing With RAS-Controlled Output






Figure 28. Early-Write-Cycle Timing

Table 5. Early-Write-Cycle State Table

avol F		STATE					
CYCLE	1	2	3				
Write operation (nonmasked)	Н	Don't care	Valid data				
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data				
Write operation with persistent write-per-bit	L	Don't care	Valid data				







Figure 29. Late-Write-Cycle Timing (Output-Enable-Controlled Write)

Table 6. Late-Write-Cycle State Table


CYCLE			STATE	TATE		
	CTCLE		1	2	3	
Write operation (nonma	asked)		н	Don't care	Valid data	
Write operation with no	onpersistent write-per-bit		L	Write mask	Valid data	
Write operation with pe	ersistent write-per-bit		L	Don't care	Valid data	





<sup>†</sup> Load-write-mask-register cycle puts the device into the persistent write-per-bit mode.

Figure 30. Load-Write-Mask-Register-Cycle Timing (Early-Write Load)



<sup>†</sup> Load-write-mask-register cycle puts the device into the persistent write-per-bit mode.

Figure 31. Load-Write-Mask-Register-Cycle Timing (Late-Write Load)





Figure 32. Read-Write-/Read-Modify-Write-Cycle Timing

Table 7. Read-Write-/Read-Modify-Write-Cycle State Table

CYCLE		STATE					
CTOLE	1	2	3				
Write operation (nonmasked)	Н	Don't care	Valid data				
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data				
Write operation with persistent write-per-bit	L	Don't care	Valid data				






 $^\dagger$  Access time is  $t_{a(CP)}$  or  $t_{a(CA)}$  dependent.  $^\ddagger$  Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

NOTE A: A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper polarity of DSF is selected on the falling edge of RAS and CAS to select the desired write mode (normal, block write, etc.).

Figure 33. Enhanced-Page-Mode Read-Cycle Timing



† Referenced to the first falling edge of WEx or the falling edge of CAS, whichever occurs later

NOTE A: A read cycle or a read-modify-write cycle can be intermixed with write cycles, observing read and read-modify-write timing specifications. To assure page-mode cycle time, TRG must remain high throughout the entire page-mode operation if the late-write feature is used. If the early-write-cycle timing is used, the state of TRG is a don't care after the minimum period th(TRG) from the falling edge of RAS.

Figure 34. Enhanced-Page-Mode Write-Cycle Timing

Table	8. Eı	hand	ced-F	age-l	Mode	Write-	Cycle	State	Table


CYCLE	STATE						
CTOLE	1	2	3	4	5		
Write operation (nonmasked)	L	L	Н	Don't care	Valid data		
Write operation with nonpersistent write-per-bit	L	L	L	Write mask	Valid data		
Write operation with persistent write-per-bit	L	L	L	Don't care	Valid data		
Load-write-mask register on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later.‡	Н	L	Н	Don't care	Write mask		

Load-write-mask-register cycle puts the device in the persistent write-per-bit mode. Column address at the falling edge of CAS is a don't care during this cycle.



SGMS057A - APRIL 1995 - REVISED JUNE 1995

#### PARAMETER MEASUREMENT INFORMATION



† Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

NOTE A: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

Figure 35. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing Table 9. Enhanced-Page-Mode Read-Modify-Write-Cycle State Table

CYCLE	STATE						
OTOLE	1	2	3	4	5		
Write operation (nonmasked)	L	L	Н	Don't care	Valid data		
Write operation with nonpersistent write-per-bit	L	L	L	Write mask	Valid data		
Write operation with persistent write-per-bit	L	L	L	Don't care	Valid data		
Load-write-mask register on either the first falling edge of WEx or the falling edge of CAS, whichever occurs later.‡	н	L	H	Don't care	Write mask		

<sup>‡</sup> Load-write-mask-register cycle sets the device to the persistent write-per-bit mode. Column address at the falling edge of CAS is a don't care during this cycle.






Figure 36. Enhanced-Page-Mode Read-/Write-Cycle Timing

 $<sup>\</sup>dagger$  Access time is  $t_{a(CP)}$  or  $t_{a(CA)}$  dependent.  $\ddagger$  Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

NOTE A: A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper polarity of DSF is selected on the falling edge of RAS and CAS to select the desired write mode (normal, block write, etc.).




Figure 37. Load-Color-Register-Cycle Timing (Early-Write Load)






Figure 38. Load-Color-Register-Cycle Timing (Late-Write Load)




Figure 39. Block-Write-Cycle Timing (Early Write)

Table 10. Block-Write-Cycle State Table

CYCLE		STATE					
CTOLE	1	2	3				
Block-write operation (nonmasked)	Н	Don't care	Column mask				
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask				
Block-write operation with persistent write-per-bit	L	Don't care	Column mask				

Write-mask data

0: I/O write disable 1: I/O write enable

Column-mask data DQi - DQi + 3

(i = 0, 4, 8, 12)

0: column write disable 1: column write enable Example:

DQ0 - column 0 (address A1 = 0, A0 = 0)

DQ1 — column 1 (address A1 = 0, A0 = 1)

DQ2 -- column 2 (address A1 = 1, A0 = 0)

DQ3 - column 3 (address A1 = 1, A0 = 1)






Figure 40. Block-Write-Cycle Timing (Late Write)

Table 11. Block-Write-Cycle State Table

avai r		STATE				
CYCLE	1	2	3			
Block-write operation (nonmasked)	Н	Don't care	Column mask			
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask			
Block-write operation with persistent write-per-bit	L	Don't care	Column mask			

Write-mask data 0: I/O write disable

1: I/O write enable

Column-mask data DQi - DQi + 3

0: column write disable

(i = 0, 4, 8, 12)

1: column write enable

Example:


DQ0 -- column 0 (address A1 = 0, A0 = 0)

DQ1 - column 1 (address A1 = 0, A0 = 1)

DQ2 — column 2 (address A1 = 1, A0 = 0)

DQ3 -- column 3 (address A1 = 1, A0 = 1)





† Referenced to the first falling edge of WEx or the falling edge of CAS, whichever occurs later

NOTE A: To assure page-mode cycle time, TRG must remain high throughout the entire page-mode operation if the late-write feature is used.

If the early write-cycle timing is used, the state of TRG is a don't care after the minimum period th(TRG) from the falling edge of RAS.

Figure 41. Enhanced-Page-Mode Block-Write-Cycle Timing

Table 12. Enhanced-Page-Mode Block-Write-Cycle State Table

CYCLE	STATE					
OTOLE	1	2	3			
Block-write operation (nonmasked)	н	Don't care	Column mask			
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask			
Block-write operation with persistent write-per-bit	L	Don't care	Column mask			






Figure 42. RAS-Only Refresh-Cycle Timing




Figure 43. CBR-Refresh-Cycle Timing

Table 13. CBR-Cycle State Table

CYCLE	STATE
CTOLE	1 2 3
CBR refresh with option reset	Don't care L H
CBR refresh with no reset	Don't care H H
CBR refresh with stop-point set and no reset	Stop address H L





Figure 44. Hidden-Refresh-Cycle Timing

Table 14. Hidden-Refresh-Cycle State Table

CYCLE	STATE					
	1	2	3			
CBR refresh with option reset	Don't care	L	Н			
CBR refresh with no reset	Don't care	Н	Н			
CBR refresh with stop-point set and no option reset	Stop address	Н	L			





NOTES: A. DQ outputs remain in the high-impedance state for the entire memory-to-data-register transfer cycle. The memory-to-data-register transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.


Figure 45. Full-Register-Transfer Read Timing, Early-Load Operations



B. Once data is transferred into the data registers, the SAM is in the serial-read mode (i.e., the SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit to read from the data register after TRG has gone high must be activated by a positive transition of SC.

C. A0-A7: register tap point; A8: identifies the DRAM row half

D. Early-load operation is defined as  $t_h(TRG)$  min <  $t_h(TRG)$  <  $t_d(RLTH)$  min.




NOTES: A. DQ outputs remain in the high-impedance state for the entire memory-to-data-register transfer cycle. The memory-to-data-register transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.

- B. Once data is transferred into the data registers, the SAM is in the serial-read mode (i.e., the SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit to read from the data register after TRG has gone high must be activated by a positive transition of SC.
- C. A0-A7: register tap point; A8: identifies the DRAM row half
- D. Late load operation is defined as td(THRH) < 0 ns.

Figure 46. Full-Register-Transfer Read Timing, Real-Time Load Operation/Late-Load Operation






NOTE A: A0-A6: tap point of the given half; A7: don't care; A8: identifies the DRAM row half

Figure 47. Split-Register-Transfer Read Timing






- NOTES: A. While reading data through the serial-data register, TRG is a don't care; except TRG must be held high when RAS goes low.

  This is to avoid the initiation of a register-data-transfer operation.
  - B. The serial-data-out cycle is used to read data out of the data registers. Before data can be read via SQ, the device must be put into the read mode by performing a transfer-read cycle.


Figure 48. Serial-Read-Cycle Timing ( $\overline{SE} = V_{IL}$ )



- NOTES: A. While reading data through the serial-data register, TRG is a don't care except TRG must be held high when RAS goes low.

  This is to avoid the initiation of a register-data-transfer operation.
  - B. The serial-data-out cycle is used to read data out of the data registers. Before data can be read via SQ, the device must be put into the read mode by performing a transfer-read cycle.

Figure 49. Serial-Read Timing (SE-Controlled Read)




- NOTES: A. In order to achieve proper split-register operation, a full-register-transfer read should be performed before the first split-register-transfer cycle. This is necessary to initialize the data register and the starting tap location. First serial access can begin either after the full-register-transfer read cycle (CASE I), during the first split-register-transfer cycle (CASE II), or even after the first split-register-transfer cycle (CASE III). There is no minimum requirement of SC clock between the full-register-transfer read cycle and the first split-register cycle.
  - B. A split-register transfer into the inactive half is not allowed until t<sub>d(MSRL)</sub> is met. t<sub>d(MSRL)</sub> is the minimum delay time between the rising edge of the serial clock of the last bit (bit 127 or 255) and the falling edge of RAS of the split-register-transfer cycle into the inactive half. After the t<sub>d(MSRL)</sub> is met, the split-register transfer into the inactive half must also satisfy the minimum t<sub>d</sub>(RHMS) requirement. t<sub>d</sub>(RHMS) is the minimum delay time between the rising edge of RAS of the split-register-transfer cycle into the inactive half and the rising edge of the serial clock of the last bit (bit 127 or 255).

Figure 50. Split-Register Operating Sequence



# device symbolization



# SMJ55166 262144 BY 16-BIT MULTIPORT VIDEO RAM SGMS057A-APRIL 1995 - REVISED JUNE 1995



# SMJ27C128 131072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS006E - AUGUST 1986 - REVISED JUNE 1995

28 D VCC

27 PGM

26 N A13

25 A8

24 T A9

23 A11

21 T A10

22 🕇 Ğ

20 N E


19 D7

18∏ Q6

17 Q5

16 Q4

15 T Q3



- HVCMOS Technology
- 3-State Output Buffer
- Low Power Dissipation
- Active ... 138 mW Worst Case
- Standby . . . 1.7 mW Worst Case (CMOS-Input Levels)
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- Military Operating Temperature Range
   55°C to 125°C

d	35	cr	in	ti	n	2

PIN NOMENCLATURE							
A0-A13	Address Inputs						
Ē	Chip Enable, Power Down						
G	Output Enable						
GND	Ground						
PGM	Program						
Q0-Q7	Outputs						
Vcc	5-V Power Supply						
VPP	12-13-V Power Supply						

Q1 / 12

Q2 / 13


14

GND

The SMJ27C128 series is a set of 131072-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interfacing with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54 TTL circuits without the use of external pullup resistors. The data outputs are three-state for connecting multiple devices to a common bus. The SMJ27C128 is pin-compatible with 28-pin 128K ROMs and EPROMs. They are offered in a 600-mil dual-in-line ceramic package (J suffix) rated for operation from  $-55^{\circ}$ C to  $125^{\circ}$ C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL-level. These devices are programmable by either Fast or SNAP! Pulse programming algorithms. The Fast programming algorithm uses a  $V_{PP}$  of 12.5 V and a  $V_{CC}$  of 6 V for a nominal programming time of two minutes. The SNAP! Pulse programming algorithm uses a  $V_{PP}$  of 13.0 V and a  $V_{CC}$  of 6.5 V for a nominal programming time of two seconds. For programming outside the system, existing EPROM programmers can be used. Locations can be programmed singly, in blocks, or at random.

# logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# operation

The seven modes of operation for the SMJ27C128 are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL-level except for V<sub>PP</sub> during programming (12.5 V for Fast or 13 V for SNAP! Pulse) and 12 V on A9 for signature mode.

FUNCTION	MODE											
FUNCTION (PINS)	BEAD   OUTP		OUTPUT STANDBY PROG		ROGRAMMING VERIFY		SIGNATURE MODE					
Ē (20)	V <sub>IL</sub>	VIL	VIH	V <sub>IL</sub>	V <sub>IL</sub>	VIH	V	IL.				
G (22)	VIL	VIH	X‡	ViH	VIL	×	V <sub>IL</sub>					
PGM (27)	VIH	VIH	х	VIL	ViH	x	VIH					
V <sub>PP</sub> (1)	Vcc	Vcc	Vcc	V <sub>PP</sub>	Vpp	V <sub>PP</sub>	Vcc					
V <sub>CC</sub> (28)	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc					
A9 (24)	x	x	х	x	×	x	∨ <sub>H</sub> §	∨ <sub>H</sub> §				
A0 (10)	x	x	х	х	×	x	۷ <sub>IL</sub>	VIH				
00 0-							CC	DDE				
Q0-Q7 (11-13, 15-19)	Data Out	Hi-Z	Hi-Z	Data In	Data Out	Hi-Z	MFG	DEVICE				
, 10,			1				97	83				

X can be VIL or VIH.



<sup>§</sup> V<sub>H</sub> = 12 V ± 0.5 V.

# read/output disable

When the outputs of two or more SMJ27C128s are connected in parallel on the same bus, the output of any device in the circuit can be read without interference from the outputs of competing devices. To read the output of the selected SMJ27C128, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by the application of a high-level signal to one of these pins. Output data is accessed at pins Q0 through Q7.

#### latchup immunity

Latchup immunity on the SMJ27C128 is achieved by the application of a minimum of 250 mA on all inputs and outputs. This current provides latchup immunity beyond any potential transients at the PC-board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input/output layout approach controls latchup without compromising performance or packing density.

For more information, see application report SMLA001, *Design Considerations; Latchup Immunity of the HVCMOS EPROM Family*, available through TI Field Sales Offices.

#### powerdown

Active  $I_{CC}$  supply current can be reduced from 25 mA to 500  $\mu$ A (TTL-level inputs) or 300  $\mu$ A (CMOS-level inputs) by applying a high input signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

#### erasure

Before programming, the SMJ27C128 is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). EPROM erasure before programming is necessary to assure that all bits are in the logic 1 (high) state. Logic lows are programmed into the desired locations. A programmed logic low can be erased only by ultraviolet light. The recommended minimum exposure dose (UV intensity × exposure time) is 15 W•s/cm². A typical 12 mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the SMJ27C128, the window should be covered with an opaque label.

#### **SNAP!** Pulse programming

The 128K EPROM can be programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1. The TI SNAP! Pulse programming algorithm can reduce programming time to two seconds. Actual programming time varies as a function of the programming used.

Data is presented in parallel (eight bits) on pins Q0 to Q7. Once addresses and data are stable, PGM is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 μs followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to ten 100-μs pulses per byte are provided before a failure is recognized.

The programming mode is achieved when  $V_{PP}=13$  V,  $V_{CC}=6.5$  V,  $\overline{G}=V_{IH}$ , and  $\overline{E}=V_{IL}$ . More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with  $V_{CC}=V_{PP}=5$  V.

#### Fast programming

The 128K EPROM can be programmed using the Fast programming algorithm illustrated by the flowchart in Figure 2. During Fast programming, data is presented in parallel (eight bits) on pins Q0 through Q7. Data is presented in parallel (eight bits) on pins Q0 to Q7. Once addresses and data are stable, PGM is pulsed.



#### Fast programming (continued)

The programming mode is achieved when  $V_{PP} = 12.5 \text{ V}$ ,  $V_{CC} = 6 \text{ V}$ ,  $\overline{G} = V_{IH}$ ,  $\overline{PGM} = V_{IL}$ , and  $\overline{E} = V_{IL}$ . More than one SMJ27C128 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Programming uses two types of programming pulses: prime and final. The length of the prime pulse is 1 millisecond; this pulse is applied up to 25 times. After each prime pulse, the byte being programmed is verified. If the correct data is read, the final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to 25 times. The final programming pulse is 3X long. This sequence of programming and verification is performed at  $V_{CC} = 6$  V and  $V_{PP} = 12.5$  V. When the full Fast programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5$  V (see Figure 2).

## program inhibit

Programming can be inhibited by maintaining a high level input on the E or PGM pin.

#### program verify

Programmed bits can be verified with  $V_{PP} = 12.5 \text{ V}$  when  $\overline{G} = V_{IL}$ ,  $\overline{E} = V_{IL}$ , and  $\overline{PGM} = V_{IH}$ .

# signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to 12 V  $\pm$  0.5 V. Two identifier bytes are accessed by A0 (pin 10); i.e., A0 =  $V_{IL}$  accesses the manufacturer code, which is output on Q0–Q7; A0 =  $V_{IH}$  accesses the device code, which is output on Q0–Q7. All other addresses must be held at  $V_{IL}$ . Each byte possesses odd parity on bit Q7. The manufacturer code for these devices is 97, and the device code is 83.






Figure 1. SNAP! Pulse Programming Flowchart




Figure 2. Fast Programming Flowchart

# SMJ27C128 131072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS006E - AUGUST 1986 - REVISED JUNE 1995

# 

# recommended operating conditions

			'27	'27C128-120			'27C128-15 '27C128-17 '27C128-20 '27C128-25			
				MIN	NOM	MAX	MIN	NOM	MAX	
		Read mode (see	Note 2)	4.75	5	5.25	4.5	5	5.5	V
Vcc	Supply voltage			5.75	6	6.25	5.75	6	6.25	V
		SNAP! Pulse pro	SNAP! Pulse programming algorithm		6.50	6.75	6.25	6.5	6.75	٧
		Read mode (see	Read mode (see Note 3) Fast programming algorithm			V <sub>CC</sub> +0.6	V <sub>C</sub> C-0.6		V <sub>CC</sub> +0.6	<b>&gt;</b>
Vpp	Supply voltage	Fast programmin			12.5	13	12	12.5	13	V
	voltage	SNAP! Pulse programming algorithm		12.75	13	13.25	12.75	13	13.25	>
\ <i>\</i>	I link in all	ТТС		2		V <sub>CC</sub> + 1	2		V <sub>CC</sub> +1	٧
V <sub>IH</sub>	High-level input voltage		смоѕ	V <sub>CC</sub> -0.2		V <sub>CC</sub> + 1	V <sub>CC</sub> -0.2		V <sub>CC</sub> +1	V
	1 1 12		TTL	-0.5		0.8	-0.5		0.8	V
VIL	Low-level input voltage		смоѕ	-0.5		0.2	-0.5		0.2	٧
TA	Operating free-air temperature			-55			-55			°C
ТС						125			125	°C

NOTES: 2. V<sub>CC</sub> must be applied before or at the same time as V<sub>PP</sub> and removed after or at the same time as V<sub>PP</sub>. The device must not be inserted into or removed from the board when V<sub>PP</sub> or V<sub>CC</sub> is applied.

3. Vpp can be connected to Vcc directly (except in the program mode). Vcc supply current in this case is Icc + Ipp.

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST CONDITIONS	MIN TYPT MAX	UNIT
Vон	High-level output voltage		I <sub>OH</sub> = -400 mA	2.4	V
VOL	Low-level output voltage		I <sub>OL</sub> = 2.1 mA	0.4	٧
l <sub>l</sub>	Input current (leakage)		V <sub>I</sub> = 0 V to 5.5 V	±1	μΑ
Ю	Output current (leakage)		V <sub>O</sub> = 0 V to V <sub>CC</sub>	±1	μΑ
lPP1	Vpp supply current		VPP = VCC = 5.5 V	100	μΑ
IPP2	Vpp supply current (during progra	m pulse) (see Note 4)	Vpp = 13 V	35 50	mA
1	V annual annual fatandh A	TTL-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>IH</sub>	500	μА
CC1	V <sub>CC</sub> supply current (standby)  CMOS-input level		V <sub>CC</sub> = 5.5 V, $\vec{E}$ = V <sub>CC</sub>	300	μΑ
ICC2	V <sub>CC</sub> supply current (active)		V <sub>CC</sub> = 5.5 V, $\overline{E}$ = V <sub>IL</sub> , t <sub>C</sub> = minimum cycle time, outputs open	10 25	mA

<sup>†</sup> Typical values are at  $T_A = 25^{\circ}$ C and nominal voltages.

NOTE 4: This parameter has been characterized at 25°C and is not tested.

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V, f = 1 MHz		6	10	рF
Co	Output capacitance	V <sub>O</sub> = 0 V, f = 1 MHz		8	14	pF

<sup>†</sup> Typical values are at TA = 25°C and nominal voltages.

NOTE 5: Capacitance measurements are made on sample basis only.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Notes 4 and 5)

	PARAMETER	TEST CONDITIONS	'27C128-120		'27C128-15		'27C128-17		UNIT
PANAMEIEN		(SEE NOTES 4 AND 5)	NOTES 4 AND 5) MIN		MIN	MAX	MIN	MAX	UNIT
ta(A)	Access time from address			120		150		170	ns
ta(E)	Access time from chip enable			120		150		170	ns
ten(G)	Output enable time from G			50	1 0	70		70	ns
t <sub>dis</sub>	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $$	See Figure 3	0	50	0	50	0	50	ns
t <sub>V</sub> (A)	Output data valid time after change of address, E, or G, whichever occurs first t		0		0.		0		ns

		TEST CONDITIONS	'27C128-20		'27C128-25			
	PARAMETER	(SEE NOTES 4 AND 5)	MIN	MAX	MIN	MAX	UNIT	
ta(A)	Access time from address			200		250	ns	
ta(E)	Access time from chip enable			200		250	ns	
ten(G)	Output enable time from G	No.		75		100	ns	
<sup>t</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $^{\ddagger}$	See Figure 3	0	60	0	60	ns	
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first <sup>‡</sup>		0		0		ns	

Value calculated from 0.5 V delta to measured level. This parameter is only sampled and not production-tested.




recommended timing requirements for programming:  $V_{CC}$  = 6 V and  $V_{PP}$  = 12.5 V (Fast) or  $V_{CC}$  = 6.5 and  $V_{PP}$  =13 V (SNAP! Pulse),  $T_A$  = 25°C (see Note 6)

			MIN	NOM	MAX	UNIT
<sup>t</sup> dis	Disable time, output from $\overline{G}$		0	,	130	ns
tenG	Enable time, output from G				150	ns
th(A)	Hold time, address		0			μ8
th(D)	Hold time, data	2			μ\$	
		Fast programming algorithm	0.95	1	1.05	ms
tw(IPGM)	Pulse duration, initial program	SNAP! Pulse programming algorithm	95	100	105	μ8
tw(FPGM)	Pulse duration, final	Fast programming only	2.85		78.75	ms
t <sub>su(A)</sub>	Setup time, address		2			μs
<sup>t</sup> su(G)	Setup time, G		2			μs
t <sub>su(D)</sub>	Setup time, data		2			μs
t <sub>su(VPP)</sub>	Setup time, Vpp		2			μS
tsu(VCC)	Setup time, V <sub>CC</sub>		2			μs
t <sub>su(E)</sub>	Setup time, E		2			μs

NOTES: 6. For all switching characteristics and timing measurements input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2.0 V for logic high and 0.8 V for logic low for both inputs and outputs.

7. Common test conditions apply for tdis except during programming.


# PARAMETER MEASUREMENT INFORMATION



NOTE A: CL includes probe and fixture capacitance.

Figure 3. Output Load Circuit

## AC testing input/output wave forms



AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.




Figure 4. Read-Cycle Timing




Figure 5. Program-Cycle Timing

# SMJ27C128 131072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS006E - AUGUST 1986 - REVISED JUNE 1995



# SMJ27C040 4194304-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY


SGMS046A - NOVEMBER 1992 - REVISED JUNE 1995

- Organization . . . 512K × 8
- Single 5-V Power Supply
- Industry Standard 32-Pin Dual-In-line Package
- All Inputs/Outputs Fully TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Max Access/Min Cycle Time

V<sub>CC</sub> ± 10% '27C040-10 100 ns '27C040-12 120 ns '27C040-15 150 ns

- 8-Bit Output For Use in Microprocessor-Based Systems
- Power-Saving CMOS Technology
- 3-State Output Buffers
- 400-mV DC Assured Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Pins
- No Pullup Resistors Required
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active ... 385 mW Worst Case
  - Standby . . . 0.55 mW Worst Case (CMOS-Input Levels)
- Military Operating Temperature Range – 55°C to 125°C

# J PACKAGE (TOP VIEW)



N NOMENCLATURE
Address Inputs
Inputs (programming)/Outputs
Chip Enable
Output Enable
Ground
5-V Supply
13-V Power Supply†

<sup>†</sup> Only in program mode

# description

The SMJ27C040 is a set of 4194304-bit, ultraviolet-light erasable, electrically programmable read-only memories (EPROMs).


These devices are fabricated using CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54 TTL circuits. Each output can drive one Series 54. TTL circuit without external resistors. The data outputs are 3-state for connecting multiple devices to a common bus.

The SMJ27C040 is offered in a 32-pin 600-mil dual-in-line ceramic package (J suffix) rated for operation from – 55°C to 125°C.

Since this EPROM operates from a single 5-V supply (in the read mode), it is ideal for use in microprocessor-based systems. One other (13-V) supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used.

SGMS046A - NOVEMBER 1992 - REVISED JUNE 1995

# logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the J package.

# operation

The seven modes of operation are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for  $V_{PP}$  during programming (13 V), and  $V_H$  (12 V) on A9 for signature mode.

		FUNCTION					
	Ē	G	V <sub>PP</sub>	Vcc	A9	A0	DQ0-DQ7
Read	V <sub>IL</sub>	VIL	Vcc	Vcc	Х	Х	Data Out
Output Disable	VIL	V <sub>IH</sub>	Vcc	Vcc	X	X	Hi-Z
Standby	VIH	Х	Vcc	Vcc	Х	Х	Hi-Z
Programming	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>PP</sub>	Vcc	Х	X	Data In
Program Inhibit	VIH	VIH	VPP	Vcc	Х	Х	Hi-Z
Verify	VIH	V <sub>IL</sub>	V <sub>PP</sub>	Vcc	Х	Х	Data Out
Signature Mode	V		V		v. +	VIL	MFG Code 97
Signature Mode	V <sub>IL</sub>	VIL	Vcc	Vcc	V <sub>IH</sub> ‡	VIH	Device Code 50

 $<sup>^{\</sup>ddagger}$ X can be  $V_{IL}$  or  $V_{IH}$ .  $^{\S}$ V<sub>H</sub> = 12 V ± 0.5 V

# read/output disable

When the outputs of two or more SMJ27C040s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a single device, a low level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high level signal to one of these pins. Output data is accessed at pins Q0–Q7.



<sup>••</sup> 

#### latchup immunity

Latchup immunity on the SMJ27C040 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001, "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family", available through TI Sales Offices.

#### power down

Active  $I_{CC}$  supply current can be reduced from 70 mA to 1 mA for a high TTL input on  $\overline{E}$  and to 100  $\mu$ A for a high CMOS input on  $\overline{E}$ . In this mode all outputs are in the high-impedance state.

#### erasure

Before programming, the SMJ27C040 EPROM is erased by exposing the chip through the transparent lid to a high intensity ultraviolet-light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity × exposure time) is 15-W·s/cm². A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the SMJ27C040, the window should be covered with an opaque label. After erasure (all bits in logic high state), logic lows are programmed into the desired locations. A programmed low can be erased only by ultraviolet light.

#### **SNAP! Pulse programming**

The SMJ27C040 and TMS27PC040 are programmed by using the SNAP! Pulse programming algorithm. The programming sequence is shown in the SNAP! Pulse programming flow chart (Figure 1).

The initial setup is  $V_{PP} = 13 \text{ V}$ ,  $V_{CC} = 6.5 \text{ V}$ ,  $\overline{E} = V_{IH}$ , and  $\overline{G} = V_{IH}$ . Once the initial location is selected, the data is presented in parallel (eight bits) on pins DQ1 through DQ8. Once addresses and data are stable, the programming mode is achieved when  $\overline{E}$  is pulsed low  $(V_{IL})$  with a pulse duration of  $t_{W(PGM)}$ . Every location is programmed only once before going to interactive mode.

In the interactive mode, the word is verified at  $V_{PP} = 13 \text{ V}$ ,  $V_{CC} = 6.5 \text{ V}$ ,  $\overline{E} = V_{IH}$ , and  $\overline{G} = V_{IL}$ . If the correct data is not read, the programming is performed by pulling  $\overline{G}$  high, then  $\overline{E}$  low with a pulse duration of  $t_{w(PGM)}$ . This sequence of verification and programming is performed up to a maximum of 10 times. When the device is fully programmed, all bytes are verified with  $V_{CC} = V_{PP} = 5 \text{ V} \pm 10\%$ .

#### program inhibit

Programming can be inhibited by maintaining high level inputs on the  $\overline{E}$  and  $\overline{G}$  pins.

#### program verify

Programmed bits can be verified with  $V_{PP}$  = 13 V when  $\overline{G}$  =  $V_{IL}$ , and  $\overline{E}$  =  $V_{IH}$ .

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 26) is forced to 12 V. Two identifier bytes are accessed by toggling A0. All other addresses must be held low. The signature code for the SMJ27C040 is 9750. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code 50 (Hex), as shown by the signature mode table below.

IDENTIFIER†					PI	NS				
	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
MANUFACTURER CODE	VIL	1	0	0	1	0	-1	1	1	97
DEVICE CODE	VIH	0	1	0	1	0	0	0	0	50

TE = G = VIL, A1-A8 = VIL, A9 = VH, A10-A18 = VIL, VPP = VCC.



SGMS046A - NOVEMBER 1992 - REVISED JUNE 1995




Figure 1. SNAP! Pulse Programming Flow Chart



SGMS046A - NOVEMBER 1992 - REVISED JUNE 1995

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> (see Note 1)	
Supply voltage range, Vpp (see Note 1)	
Input voltage range (see Note 1), All inputs except A9	0.6 V to 6.5 V
A9	–0.6 V to 13 V
Output voltage range, with respect to V <sub>SS</sub> (see Note 1)	0.6 V to V <sub>CC</sub> + 1 V
Minimum operating free-air temperature	– 55°C
Maximum operating case temperature	125°C
Storage temperature range	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# NOTE 1: All voltage values are with respect to GND.

# recommended operating conditions

-				MIN	TYP	MAX	UNIT
	Complementage	Read mode (see Note 2)		4.5	8	5.5	٧
VCC	Supply voltage	thm	6.25	6.5	6.75	٧	
V <sub>PP</sub>	Read mode (see Note 3)			V <sub>CC</sub> - 0.6		V <sub>CC</sub> + 0.6	٧
	Supply voltage	SNAP! Pulse programming algori	thm	12.75	13	13.25	٧
	High-level input voltage		TTL	2		V <sub>CC</sub> +0.5	v
VIH			CMOS	V <sub>CC</sub> - 0.2		V <sub>CC</sub> +0.5	٧
\.	I am lavel innut valtage		TTL	-0.5		0.8	V
VIL	Low-level input voltage	CMOS	- 0.5		0.2	٧	
TA	Operating free-air temperature			- 55			°C
TC	Operating case temperature					125	°C

NOTES: 2. VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or Vcc is applied.

3. Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + Ipp. During programming, Vpp must be maintained at 13 V  $\pm$  0.25 V.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST CONDITIONS	MIN MAX	UNIT
Voн	High-level output voltage		I <sub>OH</sub> = - 400 μA	2.4	٧
VOL	Low-level output voltage		I <sub>OL</sub> = 2.1 mA	0.4	V
lj .	Input current (leakage)		V <sub>I</sub> = 0 V to 5.5 V	±1	μΑ
lo	Output current (leakage)		V <sub>O</sub> = 0 V to V <sub>CC</sub>	±1	μΑ
IPP1	Vpp supply current		Vpp = V <sub>CC</sub> = 5.5 V	10	μА
IPP2	Vpp supply current (during program pu	lse) (see Note 4)	Vpp = 12.75 V, T <sub>A</sub> - 25°C	50	mA
	No. and the second seco	TTL-Input level	V <sub>CC</sub> = 5.5 V, Ē = V <sub>IH</sub>	1	mA
ICC1	VCC supply current (standby)	CMOS-Input level	V <sub>CC</sub> = 5.5 V,	100	μΑ
ICC2	V <sub>CC</sub> supply current (active)		E = V <sub>IL</sub> , V <sub>CC</sub> = 5.5 V t <sub>cycle</sub> = minimum cycle time, outputs open (see Note 5)	50	mA

NOTES: 4. This parameter is only sampled and not 100% tested.

5. Minimum cycle time = maximum access time.

#### SMJ27C040 4194304-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS046A - NOVEMBER 1992 - REVISED JUNE 1995

#### capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz} (V_{CC} = V_{PP} = 5 \text{ V} \pm 0.5 \text{ V})^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V		4	8	pF
Co	Output capacitance	V <sub>O</sub> = 0 V		8	12	pF

<sup>†</sup> Capacitance is sampled only at initial design and after any major change.

#### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Notes 7 and 8)

	PARAMETER	TEST CONDITIONS	'27C04	0-10	'27C040-12		'27C040-15		UNIT	
FARAMETER		(SEE NOTE 6 AND 7)	MIN	MAX	MIN	MAX	MIN	MAX		
ta(A)	Access time from address			100		120	-	150	ns	
ta(E)	Access time from chip enable			100		120		150	ns	
ten(G)	Output enable time from $\overline{\overline{\mathbf{G}}}$	(see Figure 2)		50		50		50	ns	
<sup>t</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first (see Note 8)	Input t <sub>r</sub> ≤ 20 ns Input t <sub>f</sub> ≤ 20 ns	0	50	0	50	0	50	ns	
t <sub>V</sub> (A)	Output data valid time after change of address, $\overline{E}$ , or $\overline{G}$ , whichever occurs first (see Note 8)		0		0		0		ns	

NOTES: 6. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (Figure 2)

7. Common test conditions apply for  $t_{\mbox{dis}}$  except during programming.

8. Value calculated from 0.5-V delta to measured output level. This parameter is only sampled and not 100% tested.

### switching characteristics for programming: $V_{CC} = 6.5 \text{ V}$ and $V_{PP} = 13 \text{ V}$ (SNAP! Pulse), $T_A = 25^{\circ}\text{C}$

		PARAMETER	MIN	MAX	UNIT
tdis(G)	Output disable time from $\overline{\mathbf{G}}$		0	100	ns
ten(G)	Output enable time from G			150	ns


#### recommended timing requirements for programming: $V_{CC} = 6.5 \text{ V}$ and $V_{PP} = 13 \text{ V}$ (SNAP! Pulse), $T_A = 25$ °C, (see Note 6)

			MIN	TYP	MAX	UNIT
th(A)	Hold time, address		0			μs
th(D)	Hold time, data		. 2		,	μs
tw(PGM)	Pulse duration, program	SNAP! Pulse programming algorithm	95	100	105	μs
t <sub>su(A)</sub>	Setup time, address		2	10,		μs
t <sub>su(E)</sub>	Setup time, E		2			μs
t <sub>su(G)</sub>	Setup time, G		2			μs
t <sub>su(D)</sub>	Setup time, data		2			μs
t <sub>su(VPP)</sub>	Setup time, Vpp		2			μs
t <sub>su(VCC)</sub>	Setup time, V <sub>CC</sub>		2			μs

NOTE 6: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic logic low. (Figure 2)

<sup>‡</sup> All typical values are at TA = 25°C and nominal voltages.

#### PARAMETER MEASUREMENT INFORMATION



NOTE A: CL includes probe and fixture capacitance.




Figure 2. Output Load Circuit and Input/Output Wave Forms





Figure 3. Read-Cycle Timing

SGMS046A - NOVEMBER 1992 - REVISED JUNE 1995

#### PARAMETER MEASUREMENT INFORMATION



†13-V VPP and 6.5-V VCC for SNAP! Pulse programming.

Figure 4. Program-Cycle Timing (SNAP! Pulse Programming)

General Information		1
Selection Guide .		2
Definition of Terms		3
DRAMs		4
SDRAM/VRAMs		5
SIMMS		6
EPROMs/OTP PROMs/Flash EEPROMs		7
Military Products		8
Mechanical Data		9
Logic Symbols	1	0
Quality and Reliability	1	1
Electrostatic Discharge Guidelines	1	2

## **Contents**

## CHAPTER 13. MECHANICAL DATA

MOS Memory Commercial	
AD (R-PSIM-N30) SINGLE-IN-LINE MEMORY MODULE	9-
BK (R-PSIM-N72) SINGLE-IN-LINE MEMORY MODULE	9-6
BK (R-PSIM-N72) SINGLE-/DOUBLE SIDED-IN-LINE MEMORY MODULE	9-7
BK (R-PSIM-N72) DOUBLE-SIDED SINGLE-IN-LINE MEMORY MODULE	9-8
BK (R-PSIM-N72) SINGLE-/DOUBLE-SIDED SINGLE-IN-LINE MEMORY MODULE	9-9
BM (R-PSIM-N72) SINGLE/DOUBLE-SIDED IN-LINE MEMORY MODULE	9-10
DBJ (R-PDSO-G44) PLASTIC SMALL-OUTLINE PACKAGE	9-11
DBR (R-PDSO-G56) PLASTIC DUAL SMALL-OUTLINE PACKAGE	9-12
DD (R-PDSO-G32) THIN SMALL-OUTLINE PACKAGE	9-13
DGA (R-PDSO-G20/26) PLASTIC SMALL-OUTLINE PACKAGE	
DGA (R-PDSO-G24/26) PLASTIC SMALL-OUTLINE PACKAGE	9-15
DGC (R-PDSO-G32) PLASTIC SMALL-OUTLINE PACKAGE	9-16
DGE (R-PDSO-G40/44) PLASTIC SMALL-OUTLINE PACKAGE	9-17
DGE (R-PDSO-G44/50) PLASTIC SMALL-OUTLINE PACKAGE	9-18
DGE (R-PDSO-G44) PLASTIC SMALL-OUTLINE PACKAGE	9-19
OGH (R-PDSO-G64) PLASTIC SMALL-OUTLINE PACKAGE	9-20
DJ (R-PDSO-J20/26) PLASTIC SMALL-OUTLINE J-LEAD PACKAGE	9-21
DJ (R-PDSO-J24/26) PLASTIC SMALL-OUTLINE J-LEAD PACKAGE	9-22
DZ (R-PDSO-J32) PLASTIC SMALL-OUTLINE J-LEAD PACKAGE	9-23
DZ (R-PDSO-J40) PLASTIC SMALL-OUTLINE J-LEAD PACKAGE	9-24
DZ (R-PDSO-J42) PLASTIC SMALL-OUTLINE J-LEAD PACKAGE	9-25
FM (R-PQCC-J32) PLASTIC J-LEADED CHIP CARRIER	9-26
FN (S-PQCC-J**) PLASTIC J-LEADED CHIP CARRIER	9-27
J (R-CDIP-T**) CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE	9-28
N (R-PDIP-T**) PLASTIC DUAL-IN-LINE PACKAGE	9-29
L/D DOIM NOOL CINCLE IN LINE MEMORY MODULE	0.00




MOS Memory Military	
FNC (R-CDCC-N24/28) LEADLESS CERAMIC CHIP CARRIER	9-31
FQ (R-CDCC-N20) LEADLESS CERAMIC CHIP CARRIER	9-32
GB (S-CPGA-P68) CERAMIC PIN GRID ARRAY PACKAGE	9-33
HJ (R-CDCC-J20) J-LEADED CERAMIC CHIP CARRIER	9-34
HJ (R-CDCC-J28) J-LEADED CERAMIC CHIP CARRIER	9-35
HK (R-CDFP-F20) CERAMIC DUAL FLATPACK	9-36
HKB (R-CDFP-F28) CERAMIC DUAL FLATPACK	9-37
HKC (R-CDFP-F64) CERAMIC DUAL FLATPACK WITH TIE BAR	9-38
HKD (R-CDFP-F50) CERAMIC DUAL FLATPACK	9-39
HL (R-CDCC-N20/26) LEADLESS CERAMIC CHIP CARRIER	9-40
HM (R-CDCC-N28) LEADLESS CERAMIC CHIP CARRIER	9-41
HR (R-CDFP-F20) CERAMIC DUAL FLATPACK	9-42
J (R-CDIP-T**) CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE	9-43
JD(R-CDIP-T**) CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE (400 MIL)	9-44
JD (R-CDIP-T**) CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE (300 MIL)	9-45
JD (R-CDIP-T**) CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE (600 MIL)	9-46
JDB (R-CDIP-T**) CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE	9-47
SV (P-CZIP-T**) CERAMIC ZIG-ZAG PACKAGE	0.48

Each package drawing contains a JEDEC Std 30 descriptor in the title line. This descriptor uses the following convention: shape, material, terminal position, package outline, lead form, and terminal count. The codes for each element in the JEDEC Std 30 descriptor are as follows:

				T TT =	T T
SHAPE	R – rectangular	S – square	X – other		
	· · · · · · · · · · · · · · · · · · ·	0 0400.0			
MATERIAL-	<del></del>	<u> </u>			1
C – ceramic, metal M – metal	G – ceramic, glass P – plastic				
TERMINAL POSITION					
B - bottom	Q – quad	D – dual	S – single		
L – lateral	T – triple	P – perpendicular	Z – zig-zag		
PACKAGE OUTLINE			·		]
CC - chip carrier	GA - grid array	CY - cylinder or can	IP - in-line		
FM – flange mount	SO – small outline	FP – flat pack	IM – in-line module		
LEAD FORM			i i		
F – flat	P - pin/peg	G – gull wing	T - through-hole		
J – J lead	W – wire	N – no lead			
TERMINAL COUNT		· · · · · · · · · · · · · · · · · · ·	·		

One, two, or three digits as appropriate




NOTES: B. All linear dimensions are in inches (millimeters).

C. This drawing is subject to change without notice.

TM4100GAD8 TM4100EAD9

<sup>†</sup> Applicable MOS Memory Devices:



B. This drawing is subject to change without notice.


† Applicable MOS Memory Devices:

TM497BBK32

TM497BBK32S

## BK (R-PSIM-N72)

#### SINGLE-/DOUBLE-SIDED IN-LINE MEMORY MODULE†



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

† Applicable MOS Memory Devices:

 TM124BBK32
 TM124BBK32S
 TM248CBK32
 TM248CBK32S

 TM124MBK36B
 TM124MBK36R
 TM248NBK36B
 TM248NBK36R

 TM124MBK36C
 TM124MBK36S
 TM248NBK36C
 TM248NBK36S

## BK (R-PSIM-N72) DOUBLE-SIDED SINGLE-IN-LINE MEMORY MODULE† 4.255 (108,08) 0.054 (1,37) 0.047 (1,19) 4.245 (107,82) 0.125 (3,18) TYP 1.005 (25,53) 0.995 (24,26) $\oplus$ $\oplus$ 0.128 (3,25) 0.050 (1,27) 0.010 (0,25) MAX 0.120 (3,05) 0.400 (10,16) TYP 0.040 (1,02) TYP 0.208 (5,28) MAX -0.360 (9,14) MAX

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

† Applicable MOS Memory Devices:

TM893CBK32

TM893CBK32S


TM497MBK36A

TM497MBK36Q

4040197-2/A 4/95

#### BK (R-PSIM-N72)

#### SINGLE-/DOUBLE-SIDED SINGLE-IN-LINE MEMORY MODULE<sup>†</sup>




NOTES: A. All linear dimensions are in inches (millimeters).

<sup>†</sup> Applicable MOS Memory Devices:

TM124BB	K32F	TM248CBK32F	TM124MBK36F	TM248NBK36F	TM124MBK36G	TM248NCK36G
TM124BB	K32U	TM248CBK32U	TM124MBK36U	TM248NRK36U	TM124MBK36V	TM248NBK36V

B. This drawing is subject to change without notice.




B. This drawing is subject to change without notice.

† Applicable MOS Memory Devices:

TM893NBM36A TM893NBM36Q TM497MBM36A TM497MBM36Q

#### DBJ (R-PDSO-G44)

#### PLASTIC SMALL-OUTLINE PACKAGE†




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.

† Applicable MOS Memory Devices:

TMS28F200BZT TMS28F200BZB TMS28F400BZT TMS28F400BZB




NOTES: A. All linear dimensions are in inches(millimeters).

B. This drawing is subject to change without notice.

TMS28F200BZT TMS28F200BZB TMS28F400BZT TMS28F400BZB

<sup>†</sup> Applicable MOS Memory Devices:



B. This drawing is subject to change without notice.

† Applicable MOS Memory Devices:

TMS28F512A TMS28F020 TMS28F010B

TMS27C512


TMS27PC512

TMS28C010A

TMS27PC010A

#### **DGA (R-PDSO-G20/26)**

#### PLASTIC SMALL-OUTLINE PACKAGE†



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.

† Applicable MOS Memory Devices:

TMS44100 TMS46400 TMS44100P TMS46400P

TMS46100


TMS46100P

TMS44400

TMS44400P

#### **DGA (R-PDSO-G24/26)**

#### PLASTIC SMALL-OUTLINE PACKAGE†




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

† Applicable MOS Memory Devices:

TMS44460 TMS417400 TMS44460P TMS417400P TMS46460 TMS426400 TMS46460P TMS426400P TMS416400 TMS427400 TMS416400P TMS427400P



- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.

† Applicable MOS Memory Devices:

TMS464400

TMS464400P

TMS464800

TMS464800P

#### PLASTIC SMALL-OUTLINE PACKAGE<sup>†</sup> **DGE (R-PDSO-G40/44)** 0.018 (0,45) 0.006 (0,16) (M) 0.031 (0,80) 0.012 (0,30) ABBBBBBBBB 999999999 0.471 (11,96) 0.455 (11,56) 0.404 (10,26) 0.396 (10,06) 0.006 (0,15) NOM 88888888888 88888888888 Gage Plane 0.729 (18,51) 0.721 (18,31) 0.010 (0,25) 0°-5° 0.024 (0,60) 0.016 (0,40) Seating Plane 0.004 (0,10) 0.000 (0,00) MIN 0.047 (1,20) MAX 4040070-2/B 10/94

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

† Applicable MOS Memory Devices:

TMS44165


TMS44165P

TMS45160

TMS45160P

TMS45165

TMS45165P




- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.

† Applicable MOS Memory Devices:

TMS416160	TMS416160P	TMS418160	TMS418160P	TMS426160	TMS426160P
TMS428160	TMS428160P	TMS416169	TMS416169P	TMS418169	TMS418169P
TMS426169	TMS426169P	TMS428169	TMS428169P		

#### DGE (R-PDSO-G44)

#### PLASTIC SMALL-OUTLINE PACKAGE†



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

† Applicable MOS Memory Devices:

TMS626402

TMS626802



B. This drawing is subject to change without notice.

C. Plastic body dimensions do not include mold flash or protrusion. Maximum mold protrusion is 0,125.

† Applicable MOS Memory Devices:

TMS55160


TMS55165

TMS55161

TMS55166

#### **DJ (R-PDSO-J20/26)**

#### PLASTIC SMALL-OUTLINE J-LEAD PACKAGE<sup>†</sup>



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0.005 (0,125).

† Applicable MOS Memory Devices:

TMS44100 TMS44100P TMS46100 TMS46100P TMS44400 TMS44400P TMS46400P

#### **DJ (R-PDSO-J24/26)**

#### PLASTIC SMALL-OUTLINE J-LEAD PACKAGE<sup>†</sup>



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0.005 (0,125).

‡ Applicable MOS Memory Devices:

TMS44460 TMS44460P TMS46460 TMS46460P TMS416400P TMS416400P TMS417400P TMS426400P TMS427400P TMS427400P

## DZ (R-PDSO-J32)

#### PLASTIC SMALL-OUTLINE J-LEAD PACKAGE<sup>†</sup>



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0.005 (0,125).

† Applicable MOS Memory Devices:

TMS464400


TMS464400P

TMS464800

TMS464800P

#### DZ (R-PDSO-J40)

#### PLASTIC SMALL-OUTLINE J-LEAD PACKAGE<sup>†</sup>



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0.005 (0,125).

† Applicable MOS Memory Devices:

TMS44165


TMS44165P

TMS45160

TMS45160P

TMS45165


TMS45165P



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0.005 (0,125).

#### † Applicable MOS Memory Devices:

TMS416160	TMS416160P	TMS418160	TMS418160P	TMS426160	TMS426160P
TMS428160	TMS428160P	TMS416169	TMS416169P	TMS418169	TMS418169P
TMS426169	TMS426169P	TMS428169	TMS428169P		



NOTES: A. All linear dimensions are in inches (millimeters).

TMS28F512A TMS28F010B TMS28F020 TMS27PC510 TMS27PC512 TMS27PC010A TMS27PC020 TMS27PC040


B. This drawing is subject to change without notice.

<sup>†</sup> Applicable MOS Memory Devices:

#### FN (S-PQCC-J\*\*)

20 PIN SHOWN

#### PLASTIC J-LEADED CHIP CARRIER<sup>†</sup>



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-018

† Applicable MOS Memory Devices:

TMS28F210

TMS27PC210A

TMS27PC240

#### J (R-CDIP-T\*\*) CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE<sup>†</sup> 24 PIN SHOWN 24 13 12 **Lens Protrusion** 0.065 (1,65) 0.010 (0,25) MAX 0.045 (1,14) 0.090 (2,29) 0.175 (4,45) 0.060 (1,53) 0.140 (3,56) 0.018 (0,46) MIN Seating Plane 0.125 (3,18) MIN 0.022 (0,56) 0.100 (2,54) 0.014 (0,36) 0.012 (0,30) 0.008 (0,20) PINS\*\* DIM NARR WIDE NARR WIDE NARR WIDE NARR WIDE MAX 0.624(15,85) 0.624(15,85) 0.624(15,85) 0.624(15,85) 0.624(15,85) 0.624(15,85) 0.624(15,85) 0.624(15,85) Α MIN 0.590(14,99) 0.590(14,99) 0.590(14,99) 0.590(14,99) 0.590(14,99) 0.590(14,99) 0.590(14,99) 0.590(14,99) MAX 1.265(32,13) 1.265(32,13) 1.465(37,21) 1.465(37,21) 1.668(42,37) 1.668(42,37) 2.068(52,53) 2.068(52,53) В MIN 1.235(31,37) 1.235(31.37) 1.435(36,45) 1.435(36,45) 1.632(41,45) 1.632(41,45) 2.032(51,61) 2.032(51,61) MAX 0.541(13,74) 0.598(15,19) 0.541(13,74) 0.598(15,19) 0.541 (13,74) 0.598(15,19) 0.541(13,74) 0.598(15,19) С MIN 0.514(13,06) 0.571(14,50) 0.514(13,06) 0.571 (14,50) 0.514(13,06) 0.571(14,50) 0.514(13,06) 0.571(14,50)

NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only

† Applicable MOS Memory Devices:

TMS27C256 TMS27C040 TMS27C510 TMS27C240 TMS27C512

TMS27C010A

TMS27C210A


TMS27C020

4040084/B 10/94

#### N (R-PDIP-T\*\*)

#### 24 PIN SHOWN

#### PLASTIC DUAL-IN-LINE PACKAGE<sup>†</sup>



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-011
- D. Falls within JEDEC MS-015 (32 pin only)

† Applicable MOS Memory Devices:

TMS28F512A TMS27PC010A TMS28F010B


TMS28F210

TMS27PC256

TMS27PC510

TMS27PC512






B. This drawing is subject to change without notice.

† Applicable MOS Memory Devices:

TM497GU8

TM497EU9




- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.

SMJ416100

SMJ416400



<sup>†</sup> Applicable MOS Memory Military Devices:



- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.

† Applicable MOS Memory Military Devices:


SMJ44C256

SMJ4C1024



# GB (S-CPGA-P68)

#### CERAMIC PIN GRID ARRAY PACKAGE<sup>†</sup>




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Index mark may appear on top or bottom depending on package vendor.
- D. Pins are located within 0.005 (0,13) radius of true position relative to each other at maximum material condition and within 0.015 (0,38) radius relative to the center of the ceramic.
- E. This package can be hermetically sealed with metal lids or with ceramic lids using glass frit.
- F. The pins can be gold plated or solder dipped.
- G. Falls within MIL-STD-1835 CMGA1-PN and CMGA13-PN and JEDEC MO-067AA and MO-066AA, respectively

† Applicable MOS Memory Military Devices:

SMJ55161

SMJ55166




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals will be gold plated.

† Applicable MOS Memory Military Devices:

SMJ44C256

SMJ4C1024



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals will be gold plated.

SMJ44C251B

<sup>†</sup> Applicable MOS Memory Military Devices:

# HK (R-CDFP-F20)

# CERAMIC DUAL FLATPACK<sup>†</sup>




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.

† Applicable MOS Memory Military Devices:

SMJ4C1024

SMJ44C256



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.

SMJ416100

<sup>†</sup> Applicable MOS Memory Military Devices:

# HKC (R-CDFP-F64)

# **CERAMIC DUAL FLATPACK WITH TIE BAR†**



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. All leads not shown for clarity purposes.

† Applicable MOS Memory Military Devices:

SMJ55161



# **CERAMIC DUAL FLATPACK**†




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

SMJ416160

<sup>†</sup> Applicable MOS Memory Military Devices:




- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a metal lid.
  - D. The terminals are gold plated.

SMJ44C256

SMJ4C1024

SMJ44100

<sup>†</sup> Applicable MOS Memory Military Devices:



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.


† Applicable MOS Memory Military Devices:

SMJ44C251B



# HR (R-CDFP-F20)

# **CERAMIC DUAL FLATPACK**†



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.


† Applicable MOS Memory Military Devices:

SMJ44100

# J (R-CDIP-T\*\*)

# **CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE<sup>†</sup>**

#### 24 PIN SHOWN



`	_	_ PINS**	24		28		32		40	
D	IM		NARR	WIDE	NARR	WIDE	NARR	WIDE	NARR	WIDE
	A	MAX	0.624(15,85)	0.624(15,85)	0.624(15,85)	0.624(15,85)	0.624(15,85)	0.624(15,85)	0.624(15,85)	0.624(15,85)
		MIN	0.590(14,99)	0.590(14,99)	0.590(14,99)	0.590(14,99)	0.590(14,99)	0.590(14,99)	0.590(14,99)	0.590(14,99)
	В	MAX	1.265(32,13)	1.265(32,13)	1.465(37,21)	1.465(37,21)	1.668(42,37)	1.668(42,37)	2.068(52,53)	2.068(52,53)
		MIN	1.235(31,37)	1.235(31,37)	1.435(36,45)	1.435(36,45)	1.632(41,45)	1.632(41,45)	2.032(51,61)	2.032(51,61)
	С	MAX	0.541(13,74)	0.598(15,19)	0.541(13,74)	0.598(15,19)	0.541(13,74)	0.598(15,19)	0.541(13,74)	0.598(15,19)
		MIN	0.514(13,06)	0.571(14,50)	0.514(13,06)	0.571(14,50)	0.514(13,06)	0.571(14,50)	0.514(13,06)	0.571(14,50)

4040084/B 10/94

NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only

SMJ27C128

SMJ27C040




<sup>†</sup> Applicable MOS Memory Military Devices:

# JD(R-CDIP-T\*\*)

# **CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE<sup>†</sup>**

22 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.

D. The terminals are gold plated.
† Applicable MOS Memory Military Devices:

# JD (R-CDIP-T\*\*)

# CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE<sup>†</sup>

#### **20 PIN SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.

SMJ44C256


SMJ4C1024

<sup>†</sup> Applicable MOS Memory Military Devices:

# JD (R-CDIP-T\*\*)

# CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE<sup>†</sup>

#### 24 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.


SMJ44C251B

<sup>†</sup> Applicable MOS Memory Military Devices:

# JDB (R-CDIP-T\*\*)

# **CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE<sup>†</sup>**

#### 20 PIN SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within MIL-STD-1835 GDIP1-T18, GDIP1-T20 and JEDEC MS-015 AD, MS-015 AE

† Applicable MOS Memory Military Devices:

SMJ44100



NOTES: A. All linear dimensions are in inches (millimeters).

SMJ44C256

SMJ4C1024

SMJ44400

SMJ416400

SMJ44C251B

B. This drawing is subject to change without notice.

<sup>†</sup> Applicable MOS Memory Military Devices:

General Information	1
Selection Guide	2
Definition of Terms	3
DRAMs	4
SDRAM/VRAMs	5
SIMMS	6
EPROMs/OTP PROMs/Flash EEPROMs	7
Military Products	8
Mechanical Data	9
Logic Symbols	10
Quality and Reliability	11
Electrostatic Discharge Guidelines	12

#### **EXPLANATION OF IEEE/IEC LOGIC SYMBOLS FOR MEMORIES**

#### Introduction

The International Electrotechnical Commission (IEC) has developed a very powerful symbolic language that shows the relationship of each input of a digital logic circuit to each output without showing explicitly the internal logic. At the heart of the system is dependency notation, which is partially explained below.

The system was introduced in the USA in a rudimentary form in IEEE/ANSI Standard Y32.14-1973. Lacking at that time a complete development of dependency notation, it offered little more than a substitution of rectangular shapes for the familiar distinctive shapes for representing the basic functions of AND, OR, negation, etc. This is no longer the case.

The current standards are IEC Publication 617-12, 1983 and ANSI/IEEE Standard 91-1984. Most of the data sheets in this data book include symbols prepared in accordance with these standards. The explanation that follows is necessarily brief and greatly condensed from the explanation given in the standards. This explanation is not intended to be sufficient for people who will be developing symbols for new devices. It is primarily intended to make possible the understanding of the symbols used in this book.

# **Explanation of a Typical Symbol For a Static Memory**


The TMS27C400 symbol is explained in detail. This symbol includes almost all of the features found in the OTP PROMs and EPROMs.

The address inputs are arranged in order of their assigned binary weights and the range of addresses is shown as  $A\frac{m}{n}$  where m is the decimal equivalent of the lowest address and n is the highest. The outputs affected by these addresses are indicated by the letter A, as data inputs also would be if the device were a RAM.

The polarity indicator 

indicates that the external low level causes the internal 1-state (the active or asserted state) at an input or that the internal 1-state causes the external low level at an output. The effect is similar to specifying positive logic and using the negation symbol o.

#### The TMS27C400 Symbol



The  $\nabla$  symbols indicate 3-state outputs. The 3-state outputs are always controlled by an EN function. When EN stands at its internal 1-state, the outputs are enabled; when EN stands at its internal 0-state, the outputs stand at their high-impedance states. Sometimes the EN is a single input, but in the illustrated case, it is the output of a two-input AND gate. Both inputs (pins 20 and 22) are active low, so if one of them goes high, the outputs is disabled. The upper one of these two inputs (pin 20) has another function. When nonstandard labels and explanatory labels are used within symbols, they are enclosed within square brackets. Here we find the label "[PWR DWN]". This is intended to indicate that if pin 20 is high, the memory will go to a low-power standby state.

#### The Basics

The next section shows the most common building blocks that are used in constructing symbols for memories. On the left are shown the symbols that specify the active levels for level-operated inputs and the direction of active transition for dynamic inputs.

It is preferred to show all input lines on the left and all output lines on the right. When an exception is made to this left-to-right signal flow, an arrowhead is used to show the reverse signal flow. Three symbols are shown that indicate 3-state, open-drain, and open-source outputs. If none of these is used, the output should be assumed to be totem-pole. The common control block is a point of replacement for inputs that affect an array of elements.

The drawings on the right define the three forms of dependency notation used in this book. At an input (or output) that affects other inputs or outputs, a letter (G, C, or Z) is placed followed by a number. That same number is placed at the affected inputs and outputs. The letter G indicates that an AND relationship exists; if the affecting input stands at the 0-state, it imposes that 0-state on the affected input or output. The letter C indicates a control relationship, usually between clock and a D (data) input. If the C input stands at its 0-state, the affected input is disabled. A D input is always an input to a storage element, which it either sets to the 1-state or resets to the 0-state, unless the D input is disabled to have no effect. Z dependency is used to transfer a signal from one place in a symbol to another, for example from the output at Z4 across to a terminal labeled "4", or from the output at Z5 back to the "5" where it serves as an input with no terminal attached.

# **Diagrammatic Summary**


# **INPUTS**

# Active H (high) Active L (low)


Active on L-to-H transition

Active on H-to-L transition


# **G (AND) DEPENDENCY**




#### INPUT/OUTPUT




# C (CONTROL) DEPENDENCY




#### **OUTPUTS**



# **Z (INTERCONNECTION) DEPENDENCY**



# **COMMON CONTROL BLOCK**



- † The active-low indicator may be used in combination with the 3-state and open-circuit indicators.
- ‡ L-types include N-channel open-drain and P-channel open-source outputs.

  H-types include P-channel open-drain and N-channel
- open-source outputs.


# Explanation of a Typical Symbol for a Dynamic Memory

#### The TMS4C1024 Symbol RAM 1024K x 1 20D10/21D0 A1 -АЗ 10 **A4** 0 1 048 575 11 12 13 **A7** \_14 A8 15 Δ9 20D19/21D9 C20[ROW] G23/[REFRESH ROW] RAS 24[PWR DWN] C21[COL] CAS 23022 23,21D 24EN 17 a $\nabla A$ A,22D

The TMS4C1024 symbol will be explained in detail for each operating function. The assumption is made that the previous sections have been read and understood. While this symbol is complex, so is the device it represents and the symbol shows how the part will perform depending on the sequence in which signals are applied.

#### Addressing

The symbol above makes use of an abbreviated form to show the multiplexed, latched addresses. The blocks representing the address latches are implied but not shown.



When  $\overline{\rm RAS}$  goes low, it momentarily enables (through C20,  $\triangleright$  indicates a dynamic input) the D inputs of the ten address registers 10 through 19. When  $\overline{\rm CAS}$  goes low, it momentarily enables (through C21) the D inputs of the ten address registers 0 through 9. The outputs of the address registers are in 20 internal address lines that select 1 of 1 048 576 cells.









When  $\overline{RAS}$  goes low, row refresh starts. It ends when  $\overline{RAS}$  goes high. The other input signals required for refreshing are not indicated by the symbol.

#### **Power Down**




CAS is ANDed with RAS (through G24) so when RAS and CAS are both high, the device is powered down.

#### Write



By virtue of the AND relationship between  $\overline{CAS}$  and  $\overline{W}$  (explicitly shown), when either one of these inputs goes low with the other one and  $\overline{RAS}$  is already low ( $\overline{RAS}$  is ANDed by G23), the D input is momentarily enabled (through C22). In an "early-write" cycle it is  $\overline{W}$  that goes low first; this causes the output to remain off as explained below.



The ANDed result of  $\overline{RAS}$  and  $\overline{W}$  (produced by G23) is clocked into a latch (through C21) at the instant  $\overline{CAS}$  goes low. This result will be "1" if  $\overline{RAS}$  is low and  $\overline{W}$  is high. The complement of  $\overline{CAS}$  is shown to be ANDed with the output of the latch (by G24 and 24). Therefore, as long as  $\overline{CAS}$  stays low, the output is enabled. In the "early-write" cycle referred to above, a "0" was stored in the latch by  $\overline{W}$  being low when  $\overline{CAS}$  went low, so the output remained disabled.

IEEE Standards may be purchased from:

Institute of Electrical and Electronics Engineers, Inc. 345 East 47th Street New York, New York 10017

International Electrotechnical Commission (IEC) publications may be purchased from:

American National Standards Institute, Inc. 1430 Broadway New York, New York 10018



General Information	1
Selection Guide	2
Definition of Terms	3
DRAMs	4
SDRAM/VRAMs	5
SIMMS	6
EPROMs/OTP PROMs/Flash EEPROMs	7
Military Products	8
Mechanical Data	9
Logic Symbols	10
Quality and Reliability	11
Electrostatic Discharge Guidelines	12

#### MOS MEMORY QUALITY AND RELIABILITY STRATEGY

Texas Instruments is committed to providing its customers with reliable, high quality memory products. MOS Memory management has applied a four-point quality and reliability strategy to:

- · Provide customers with the lowest cost of product ownership through quality, reliability, and service by:
  - On-time delivery to minimize customer inventory.
  - Quality performance that justifies ship-to-stock certification and eliminates the cost of component testing.
  - No system manufacturing fallout.
  - No warranty and service costs.
- · Develop partnership relationships to service and solve customer problems and anticipate upcoming needs.
- Live the quality improvement process from product creation and manufacturing through product sales via our total
  quality control approach of:
  - Quality Function Deployment.
  - Design-in and build-in quality and reliability.
  - In-control manufacturing.
  - Leadership customer service.
- Measure TI's performance by the customer's measurement and perception. The performance standard is continuous customer satisfaction.

#### **Total Quality Control (TQC)**

Total Quality Control (TQC) at TI is a business management process encompassing all company functions. The goal of TQC is continuous customer satisfaction. Utilizing a process of improvement through a positive feedback cycle, TQC is deployed in the MOS Memory Division from the initial design-in Q&R stage, in-control manufacturing, and customer service (see Figure 1).




Figure 1. Total Quality Control



#### **Total Quality Control (TQC) (Continued)**

Proper application of the concept of "PLAN-DO-CHECK-ACT" allows a positive feedback loop that creates continuous improvement and breakthrough, as opposed to the "FIX-FIX-FIX" results of a negative loop (see Figure 2).

# **Quality Function Deployment**

Continuous customer satisfaction can be achieved only by fully understanding customer needs, then introducing innovative products that satisfy those needs. Quality Function Deployment (QFD) accomplishes both purposes at TI. QFD is a technique that systematically records the voice of the customer, identifying product and service attributes most important to the customer. QFD then blends these needs with the talents and innovations of a TI design team to define a manufacturable, reliable product solution for the customer.

#### Design-in Quality and Reliability

Quality and reliability improvements at TI start with the chip and package design. The objective of MOS Memory's Design-In Quality and Reliability (DIR) thrust is *first-pass qualification of new products, internally and at the customer*. The TI approach to DIR has been to understand customer requirements of a product, and to formalize this knowledge into a database that incorporates both reliability modeling knowledge, and "lessons learned" from historical problems and engineering evaluations. Before any new design is approved, the design is verified against a DIR "checklist". Design verification is planned to evolve to computer verification utilizing artificial intelligence.




Figure 2. TQC Philosophy

#### In-Control Manufacturing

#### Documentation/Audit System

To assure in-control manufacturing, TI employs a hierarchical specification system. General specifications on all aspects of quality, reliability, and customer service are written and controlled by the central Quality and Reliability group. More detailed specifications control the operating practices of design, manufacturing, marketing, and other support organizations. These specifications follow guidelines set by the higher-level specifications, but concentrate on the type of business entity.



#### In-Control Manufacturing (continued)

Regularly scheduled audits are performed within TI to ensure compliance with all specifications. The five types of audits performed are:

- Self audit: An internal audit within each functional operation. This type of audit is conducted by persons within the operation and an additional person from outside the operation.
- 2. Cross-audit: An audit by persons independent of the operation being audited.
- 3. Group audit: An audit of an operation conducted by the Semiconductor Group audits and procedures function, which is a part of the central Quality and Reliability organization.
- 4. Procedures audit: An audit of lower-level specifications with respect to higher-level specifications.
- 5. Compliance audit: An audit of operating practices with respect to specifications.

Statistical Process Control (SPC)

Quality improvement is achieved through Statistical Process Control (SPC). SPC is applied throughout the manufacturing operations of the MOS Memory division. The objectives of SPC are:

- Control processes on a realtime basis.
- Improve process capability (CP).
- Reduce variability to target value (CPK).
- Eliminate "out-of-spec" lots.
- Achieve dependable delivery.
- Lower cost-of-quality.

Computer hardware and artificial intelligence software have been coupled to establish interactive control allowing the computer to generate realtime control charts and prompt adjustments to equipment and processes (see Figure 3).




Figure 3. Computer-Aided Statistical Process Control



#### Die Fabrication Control

In addition to extensive SPC applications in our MOS fabrication centers, TI implements wafer-level quality and reliability controls.

Wafer-level quality control focuses on reduction of variability around target values (CPK) for key functionality parameters and controls the processes that affect these parameters. For example: Column access time ( $t_{CAC}$ ) is a key DRAM parameter. One of the die manufacturing processes that affects  $t_{CAC}$  is the photo etch. To reduce variability of the target value of  $t_{CAC}$ , polysilicon-width dimension is controlled at the photo etch process.

Wafer-level reliability controls address process control of known reliability hazards. For example: Excessive phosphorus use in die processing can lead to corrosion defects in the finished device. Wafer-level reliability controls require that phosphorus level control be built into the manufacturing process and that action be prescribed for out-of-control material. Other wafer-level reliability controls are shown in the following table.

PARAMETER	CONTROL		
Metal	Electromigration Testing, Grain Size, Silicon Nodule Monitor Step Coverage/Metal Necking Monitor Stress-Induced Metal Void Testing		
Protective Overcoat	P.O. Integrity Stress Testing Thickness Monitor Refraction		
Corrosion	% Phosphorus In Multilevel Oxide Monitor		
Gate Oxide Integrity	Breakdown Voltage		

#### Device Assembly Control

TI has also implemented assembly level reliability controls and SPC at critical assembly points (see Table 2) to ensure highly reliable device packaging. Each parameter has certain controls performed at appropriate frequencies to ensure that assembly processing is at qualified levels. Controls may be added or reduced after extensive testing has been performed. Results are carefully studied and fed back to preclude reliability problem introduction into the assembly process. Some of the parameters and controls are shown in Table 3.

Table 2. Major Assembly Steps Using SPC/SQC†

PLA	STIC DEVICE ASSEMBLY		
Process Control Paramete			
Mount	% Coverage of Epoxy		
Bond	Bond Strength		
Mold	Temperature and Molding Parameters		
Trim/Form	Lead Deflection (DIP)		
CERAMIC DEVICE ASSEMBLY			
Bond	Bond Strength		
Seal	Seal Furnace Temperature		

<sup>†</sup>Statistical Process Control/Statistical Quality Control

Table 3. MOS Memory Assembly Level Reliability Controls

PARAMETER	CONTROL
P.O. Integrity	Contactless Wafer Mount on Tape Die Mount System Mold Compound Parameters
Chip/Crack	Visual Inspection Temp Cycle Saw Blade Conditions Poker Pin Height Wet Etch Monitor (EPROM)
Bond Integrity	Bond Strength Monitor Bond Parameters Bake/Bond Pull Monitor Capillary Change
Package Integrity	Visual Inspection Mold Press Parameters (Plastic) X-Ray Inspection (Plastic) Trim/Form (Plastic) Package Seal (Ceramic) Temp Cycle (Ceramic) Hermeticity Monitor (Ceramic)
Die Mount Integrity	Die-Shear Monitor Centrifuge Monitor X-Ray Inspect Leadframe Polyimide Pattern Inspect Pick-Up Arm Force
Contamination	Visual Inspection

# Product Assessment/Improvement

#### Reliability Control System

The MOS Memory reliability control system (Figure 4) provides closed-loop-system feedback resulting in corrective actions and ongoing product improvements. Each new product, process, or major change to an existing product is internally qualified to industry leadership standards prior to production. This is followed by intensive monitoring during production ramp-up and reliability monitoring each month, once a product achieves final production release.

#### Reliability Development Issues

Soft Error: TI does extensive work in all phases of device development to minimize the effects of soft errors. Soft errors are caused by alpha particles emitted by the decay of small amounts of thorium and uranium located in device packaging materials. TI maintains an aggressive program of evaluating new mold compounds to ensure low alpha emmissivity. Certain device design and processing techniques are also applied to ensure a low soft-error rate. The goal of device design and processing is to maximize the cell capacitance by employing an oxide-nitride dielectric, as opposed to an oxide dielectric. Also, the cell capacitance increases as the dielectric thickness decreases. Testing has shown that the trench capacitor used in dynamic RAMs has competitive soft-error rates.

Channel Hot Electron: Channel hot electrons are caused by impact ionization in the drain pinch-off region. Electrons are accelerated toward the drain, collide with positive ions, and can be trapped in the gate oxide. This trapped charge can change the characteristics of the transistor by raising the  $V_T$  (threshold voltage). One method employed to reduce the effects of hot electrons is to add a lightly doped drain to reduce the electric field at the gate. Testing for channel hot electrons is performed at a low temperature ( $-10^{\circ}$ C) and a high drain voltage.

Latch-up: A CMOS device can latch-up when the gain of the parasitic PNP+NPN transistors is greater than 1. These PNP+NPN transistors act as a silicon controlled rectifier (SCR). If enough current flows through the resistors, the transistors will turn on and the device will latch-up.

To control latch-up, the SCR gain must be controlled to less than or equal to one. Methods for improving latch-up immunity include incorporating guard rings between P+ and N+ diffusions, and isolating P+ and N+ diffusions.

Latch-up testing is performed to ensure our CMOS devices meet the minimum holding current for industry standards.



#### Customer Service

Quality, Reliability, Service, and the Cost of Ownership

The goal of Texas Instruments is to offer the best quality, reliability, and service in the semiconductor industry. The foundation for this approach is to ship consistent quality. Consistent quality allows ship-to-stock programs that foster the elimination of the customer's incoming inspection, Ship-to-stock quality, coupled with 100% on-time delivery to narrow shipping windows means support of the customer's just-in-time manufacturing program. This combination of quality, reliability, and service can be measured by a single index called "the cost of ownership". The "cost of ownership" is defined as being composed of the purchase price, quality adders (for incoming inspection and board rework), inventory adders (for maintenance of a buffer inventory for suppliers who cannot meet just-in-time delivery), in-house reliability adders (for system burn-in and rework), and field reliability adders (for warranty and post-warranty field repairs).

For more information about the cost-of-ownership concept, contact your local TI sales office and request the brochure "Texas Instruments Lowers Semiconductor Cost of Ownership", SSYB057.

#### Quality Improvement

Significant improvement in product quality has been achieved through:

- Better definition of customer's requirements.
- Greater emphasis on quality as a design criterion.
- Improved control of incoming materials.
- Intensive training of supervisors and operators.
- Extensive use of statistical process control.
- More automation of operations to minimize operator-related defects.

QUALIFICATION	PRODUCTION RAMP LOT ACCEPT	FINAL PRODUCTION RELEASE	
Baseline process 3 – 6 diffusion lots	Baseline process Reliability lot acceptance concurrent with	Control each package/wafer fabrication site/device combination  Ongoing reliability monitor of 125°C op life, data retention bake, temperature cycle, 85/85, autoclave, package integrity, and internal cavity moisture	
Worst case customer qualification requirements	qualifications  Review of data once sufficient lots have been sampled		
TESTS	TESTS	Control limits for each test based on product capability	
125°C Op life EFR† 85/85 Temperature cycle Pressure cooker test PSP/PVP‡ Static bias/storage	Early Failure Rate <sup>†</sup> High temperature reverse bias <sup>§</sup> Temperature cycle Pressure cooker test Bake 85/85 <sup>§</sup>	Early failure rate monitor	
Soft error Data retention bake Electromigration Package integrity ESD			

<sup>†</sup> DRAM - 125°C OPL, 80 hours

Figure 4. Reliability Control System



EPROM & OTP - 200°C bake, 44 hours (OTP in ceramic package)

<sup>‡</sup> PSP: Pressure cooker, Solder dip, Pressure cooker PVP: Pressure cooker, Vapor phase, Pressure cooker

<sup>§</sup> Non-Volatile only

As is demonstrated in Figure 5, MOS Memory EPROM and DRAM outgoing quality has dramatically improved during the last few years. This significant improvement has occurred for all TI product lines and has been recognized publicly by many of our customers, who have given TI more than 70 major quality awards in the last several years. Included among these awards are Ford's Q-1 and TQE Awards, the U.S. Naval Quality Award, and the Deming Prize, which is Japan's most prestigious quality award.

#### Reliability Improvement

Low IC failure rates are achieved through design-in reliability, computer aided design, stringent qualification testing prior to product release, routine monitoring of released products, and an extensive failure mode tracking and feedback system for IC failures.

Each generation of MOS Memory products has exhibited a device failure rate improvement trend, and each new generation shows a step function improvement in quality and reliability over the previous generation (see Figures 5 and 6). Even though the memory device complexity increases in an ongoing manner, TI's failure rate by function has improved at an even faster pace. TI continues to emphasize reliability improvement as a major factor in reducing the total cost of ownership for our customers. Reliability improvement is reflected as a reduction in the expected field failures during system lifetime.

Up-to-date quality and reliability data for MOS Memory products is available. Please contact your local TI sales office for information.





Figure 5. MOS Memory Quality Improvement






Figure 6. MOS Memory Reliability Improvement

General Information	1
Selection Guide	2
Definition of Terms	3
DRAMs	4
SDRAM/VRAMs	5
SIMMS	6
EPROMs/OTP PROMs/Flash EEPROMs	7
Military Products	8
Mechanical Data	9
Logic Symbols	10
Quality and Reliability	11
Electrostatic Discharge Guidelines	12

#### Scope

This guideline establishes the requirements for methods and materials used to protect electronic parts, devices, and assemblies (items) that are susceptible to damage or degradation from electrostatic discharge (ESD). The electrostatic charges referred to in this specification are generated and stored on surfaces of ordinary plastics, most common textile garments, ungrounded person's bodies, and many other commonly unnoticed static generators. The passage of these charges through an electrostatic-sensitive part may result in catastrophic failure or performance degradation of the part.

The part types for which these requirements are applicable include, but are not limited to the following:

- 1. All metal-oxide semiconductor (MOS) devices; e.g., CMOS, PMOS, etc.
- 2. Junction field-effect transistors (JFET)
- 3. Bipolar digital and linear circuits
- Op-amps, monolithic microcircuits with MOS compensating networks, on-board MOS capacitors, or other MOS elements
- 5. Hybrid microcircuits and assemblies containing any of the types of devices listed
- 6. Printed circuit boards and other types of assembly containing static-sensitive devices
- 7. Thin-film passive devices

#### **Definitions**

- 1. Electrostatic Discharge (ESD): A transfer of electrostatic charges between bodies at different electrostatic potentials caused by direct contact or electrostatic field induction.
- Conductive material: Material having a surface resistivity of 105 Ω/square maximum.
- 3. Static dissipative material: Material having a surface resistivity between  $10^5$  and  $10^9$   $\Omega$ /square.
- 4. Antistatic material: Material having a surface resistivity between  $10^9$  and  $10^{14} \Omega$ /square
- 5. Surface resistivity: An inverse measure of the conductivity of a material and is the resistance of unit length and unit width of a surface. Note: Surface resistivity of a material is numerically equal to the surface resistance between two electrodes forming opposite sides of a square. The size of the square is immaterial. Surface resistivity applies to both surface and volume conductive materials and has the dimension of Ω/square.
- Volume resistivity: Also referred to as bulk resistivity, it is normally determined by measuring the resistance (R) of a square of material (surface resistivity) and multiplying this value by the thickness (T).
- Ionizer: A blower that generates positive and negative ions, either by electrostatic means or from a radioactive energy source in an airstream and distributes a layer of low velocity ionized air over a work area to neutralize static charges.
- 8. Close proximity: For the purpose of this guideline, 6 inches or less.

# Device Sensitivity per Test Circuit of Method 3015, MIL-STD-883C

 Devices are categorized according to their susceptibility to damage resulting from electrostatic discharges (ESD).

Category	ESD Sensitivity
Class 1	0 V - 1999 V
Class 2	2000 V - 3999 V
Class 3	4000 V and above

Devices are to be protected from ESD damage from receipt at incoming inspection through assembly, test, and shipment of completed equipment.



#### **Applicable Reference Documents**

The following reference documents (of latest issue) can provide additional information on ESD controls.


- 1. MIL-M-38510 Microcircuits, General Specification
- MIL-STD-883 Test Methods and Procedures for Microelectronics
- 3. MIL-STD-19491 Semiconductor Devices, Packaging of
- 4. MIL-M-55565 Microcircuits, Packaging of
- 5. DOD-HDBK-263 Electrostatic Discharge Control Handbook for Protection
- 6. DOD-STD-1686 Electrostatic Discharge Control Program
- 7. NAVSEA SE 003-11-TRN-010 Electrostatic Discharge Training Manual
- 8. JEDEC Standard Publication 108

#### **Facilities for Static-Free Workstation**

The minimum acceptable static-free workstation shall consist of a work surface covered with static dissipative material attached to ground through a 1 M $\Omega$  ± 10% resistor, an attached grounding wrist strap with integral  $1 \text{ M}\Omega \pm 10\%$  resistor for each operator, and air ionizer(s) of sufficient capacity for each operator. The wrist strap shall be connected to the static dissipative material. Ground shall utilize the standard building earth ground; refer to Figure 1. Conductive floor tile/carpet along with conductive shoes may be used in lieu of the conductive wrist straps for non-seated personnel. The Site Safety Engineer must review and approve all electrical connections at the static-free workstation prior to its implementation.

Air ionizers shall be positioned so that the devices at the static-free workstations are within a 4-foot arc measured by a vertical line from the face of the ionizer and 45 degrees on each side of this line.

General grounding requirements are to be in accordance with Table 1.



All electrical equipment sitting on the conductive table top must be hard grounded but must be isolated from the static dissipative work surface. NOTE A: Earth ground is not computer ground or RF ground or any other limited-type ground.

Figure 1. Static-Free Workstation



**Table 1. General Grounding Requirements** 

	Treated With Antistatic Solution or Made of Conductive Material	Grounded to Common Point	Static Dissipative Material
Handling Equipment/ Handtools	×		x
Metal Parts of Fixtures and Tools/Storage Racks		х	
Handling Trays/Tubes	Х		X
Soldering Irons/Baths		X	
Table Tops/Floor Mats	X	X	. X
Personnel		X Using Wrist Strap*	

<sup>\*</sup> With 1 MΩ ± 10% resistor

#### Usage of Antistatic Solution in Areas to Control the Generation of Static Charges

The use of antistatic chemicals (antistats) should be a supplemental part of an overall organized ESD program. Any antistatic chemical application shall be considered as a means to reduce or eliminate static charge generation on nonconductive materials in the manufacturing or storage areas.

The application of any antistatic chemical in a clean room of class 10 000 or less shall not be permitted. Accordingly, any user of antistatic solutions must consider the following precautions:

- Do not apply antistatic spray or solutions in any form to energized electrical parts, assemblies, panels, or equipment.
- 2. Do not perform antistatic chemical applications in any area when bare chips, raw parts, packages, and/or personnel are exposed to spray mists and evaporation vapors.

The need for initial application and frequency of reapplication can be established only through routing electrostatic voltage measurements using an electrostatic voltmeter. The following durability schedule is a reasonable expectation.

- 1. Soft surfaces (carpet, fabric seats, foam padding, etc.): each 6 months or after cleaning, by spraying.
- 2. Hard abused surfaces (floor, table tops, tools, etc.): each week (or day for heavy use) and after cleaning, by wiping or mopping.
- Hard unabused surfaces (cabinets, walls, fixtures, etc.): each 6 months or annually and after cleaning, by wiping or spraying.
- Company-furnished and maintained clothing and smocks: after each cleaning, by spraying or adding antistatic concentrate to final rinse water when cleaned.

The use of antistatic chemicals, their application, and compliance with all appropriate specifications, precautions, and requirements shall be the responsibility of the area supervisor where antistatic chemicals are used.

#### ESD Labels and Signs in Work Areas

ESD caution signs at workstations and labels on static-sensitive parts and containers shall be consistent in color, symbols class, voltage sensitivity identification, and appropriate instructions. Signs shall be posted at all workstations performing operations with static-sensitive items. These signs shall contain the following information or its equivalent.

## CAUTION STATIC CAN DAMAGE COMPONENTS

Do not handle ESD-sensitive items unless grounding wrist strap is properly worn and grounded. Do not let clothing or plain plastic materials contact or come in close proximity to ESD-sensitive items

Labels shall be affixed to all containers containing static-sensitive items at a place readily visible and proper for the intended purpose. Additionally, labels must be consistently placed on containers and packages at a standard location to eliminate mishandling. Use only QC-accepted and approved signs and labels to identify static-sensitive products and work areas. The use of ESD signs and labels and their information content shall be the responsibility of the area supervisor to assure consistency and compatibility throughout the static-sensitive routing.

#### Relative Humidity Control

Since relative humidity has a significant impact on the generation of static electricity, when possible, the work area should be maintained within the 40%–60% relative humidity range.

#### **Preparation for Working at Static-Free Workstation**

A workstation with a static disspative work surface connected to ground through a 1 M $\Omega$   $\pm$  10% resistor, a grounding wrist strap with the ground wire connected to the conductive work surface, and an ionizer constitute a static-free workstation (Figure 1). An operator is properly grounded when the wrist strap is in snug (no slack) contact with the bare skin, usually positioned on the left wrist for a right-handed operator. The wrist strap must be worn the entire time an operator is at a static-free workstation. The operator should first touch the grounded bench top before handling static-sensitive items. This precaution should be observed in addition to wearing the gounding wrist strap. If possible, the operator should avoid touching leads or contacts even though he or she is grounded.

#### CAUTION

Personnel shall never be attached without the presence of the 1 M $\Omega$  ± 10% series resistor in the ground wire.

An operator's clothing should never make contact or come in close proximity with static sensitive items. Operators must be especially careful to prevent any static-sensitive items (being handled) from touching their clothing. Long sleeves must be rolled up or covered with antistatic sleeve protector banded to the bare wrist, which shall "cage" the sleeve at least as far up as the elbow. Only antistatic finger cots may be used when handling static-sensitive items.

Any improperly prepared person, while at or near the work station, shall not touch or come in close proximity with any static-sensitive item. It is the responsibility of the operator and the area supervisor to ensure that the static-free work area is clear of unnecessary static hazards, including such personal items as plastic coated cups or wrappers, plastic cosmetic bottles or boxes, combs, tissue boxes, cigarette packages, and vinyl or plastic purses. All work-related items, including information sheets, fluid containers, tools, and part carriers must be approved for use at the static-free workstation.



#### **General Handling Procedures and Requirements**

- All static-sensitive items must be received in an antistatic/conductive container and must not be removed from the container except at the static-free workstation. All protective folders or envelopes holding documentation (lot travelers, etc.) shall be made of nonstatic-generating material.
- 2. Each packing (outermost) container and package (internal or intermediate) shall have a bright yellow warning label attached, stating the following information or equivalent:



The warning label shall be legible and easily readable to normal vision at a distance of three feet.

- 3. Static-sensitive items are to remain in their protective containers except when actually in use at the static-free station.
- 4. Before removing the items from their protective container, the operator should place the container on the conductive grounded bench top and make sure the wrist strap fits snugly around the wrist and is properly plugged into the ground receptacle, then touch hands to the conductive bench top.
- 5. All operations on the items should be performed with the items in contact with the grounded bench top as much as possible. Do not allow conductive magazine to touch hard-grounded test gear on bench top.
- 6. Ordinary plastic solder-suckers and other plastic assembly aids shall not be used.
- 7. In cases where it is impossible or impractical to ground the operator with a wrist strap, a conductive shoe strap may be used along with conductive tile/mats.
- 8. When the operator moves from any other place to the static-free station, the start-up procedure shall be the same as in Preparation for Working at Static-Free Workstation.
- 9. The ionizer shall be in operation prior to presenting any static-sensitive items to the static-free station, and shall be in operation during the entire time period the items are at the station.
- 10. "Plastic snow" polystyrene foam, "peanuts," or other high-dielectric materials shall never come in contact with or be used around electrostatic sensitive items, unless they have been treated with an antistat (as evidenced by pink color and generation of less than ± 100 volts).
- 11. Static-sensitive items shall not be transported or stored in trays, tote boxes, vials, or similar containers made of untreated plastic material unless items are protectively packaged in conductive material.

#### **Packaging Requirements**

Packaging of static-sensitive items is to be in accordance with Device Sensitivity, item 1. The use of tape and plain plastic bags is prohibited. All outer and inner containers are to be marked as outlined in General Handling Procedures and Requirements, item 2. Conductive magazines/boxes may be used in lieu of conductive bags.

#### Specific Handling Procedures for Static-Sensitive Items

#### Stockroom Operations

- 1. Containers of static-sensitive items are not to be accepted into stock unless adequately identified as containing static-sensitive items.
- 2. Items may be removed from the protective container (magazine/bag, etc.) for the purpose of subdividing for order issue only by a properly grounded operator at an approved static-free station as defined in Facilities for and Preparation for Working at Static-Free Workstation.
- 3. All subdivided lots must be carefully repackaged in protective containers (magazine/bag, etc.) prior to removal from the static-free work-station and labeled to indicate that the package(s) contain static-sensitive items. If it is suspected that a static-sensitive item is not adequately protected, do not transfer it to another container; return it to the originator for disposition unless the originator is a customer. In that case, the QC engineer should contact the customer and negotiate an appropriate disposition.
- 4. It is the responsibility of the stockroom supervisor to ensure that all personnel assigned to this operation are familiar with handling procedures as outlined in this specification. A copy of this specification is to be posted in the vicinity so that it is accessible to the operators. Stock handlers and all others who might have occasion to move stock are to be instructed to avoid direct contact with unprotected static-sensitive items.

#### Module and Subassembly Operations

- 1. Static-sensitive items are not to be received from a stockroom, kitting, or machine insertion area unless received in approved static-protective packaging and properly labeled to indicate that the contents are
- 2. All single station, progressive line manual assembly operators, and visual inspectors prior to wave soldering operations are to be properly grounded with a grounding wrist strap when handling static-sensitive items.
- 3. Progressive lines used as single stations where operators will be working on a mix of boards, both static-sensitive and nonstatic-sensitive, will require that all operators working on the line be properly grounded. This is necessary to accommodate the sliding of static-sensitive boards along the assembly bench or across positions not engaged in the assembly of this type board.
- 4. It is the responsibility of the area supervisor to ensure that all personnel handling static-sensitive items are familiar with this procedure and fully aware of the damage or degradation of these units in the event of noncompliance. A periodic inspection should be made using an electrostatic voltmeter to assure that the static-free stations are in the proper working order and to ensure that operators are wearing grounding wrist straps properly (snugly in contact with bare skin).

#### Soldering and Lead-Forming Operations

- 1. All soldering machines, conveyors, cleaning machines, and equipment shall be electrically grounded to ensure that they are at the same ground potential as the grounded operators working on their stations. No machine surfaces exposed to static-sensitive items are to be above ground potential.
- 2. All processing equipment shall be grounded, including all loading and unloading stations, that is, the stations before and after each piece of processing equipment.
- 3. All nonmetallic, static-generating components in the handling systems shall be treated to ensure protection from static.
- 4. All stations shall be identified by posting signs as outlined in ESD Labels and Signs in Work Areas.
- 5. Operators are to be properly grounded with a grounding wrist strap during handling, loading, unloading, inspection, rework, or proximity to static-sensitive items.
- 6. Unloading-operators working at a grounded station shall place static-sensitive items into approved static-protective bags or containers.



#### Soldering and Lead-Forming Operations (Continued)

- 7. All manual soldering, repair, and touch-up work stations on the solder line are to be static protected. Operators are to wear grounding wrist straps when working on static-sensitive items. Only grounded-tip soldering/desoldering irons are allowed when working on static-sensitive items.
- 8. It is the responsibility of the area supervisor to ensure that all personnel handling static-sensitive items are familiar with this procedure and fully aware of the damage or degradation of these units in the event of noncompliance. A periodic inspection should be made using an electrostatic voltmeter to assure that the static-free stations are in proper working order and to ensure that the operators are wearing grounding wrist straps properly (comfortably snug in contact with bare skin).

#### **Electrical Testing Operations**

- All electrical test stations shall be static protected. Operators shall be properly grounded when working on these items.
- 2. Reused antistatic magazines must be monitored for maintenance of antistatic characteristics.
- Devices should be in an antistatic/conductive environment except at the moment when actually under test.
- 4. Devices should not be inserted into or removed from circuits or tester with the power on or with signals applied to inputs to prevent transient voltages from causing permanent damage.
- 5. All unused input leads should be biased if possible.
- Device or module repairs must be performed at static-free stations with the operator attached to a grounding wrist strap. Grounded-tip soldering irons shall be used when working on static-sensitive items.
- 7. Static-sensitive items shall be handled through all electrical inspections in static protective containers. Removal of the items from the protective containers shall be done at a static-free workstation as discussed in Preparation for Working at a Static-Free Workstation. The units must be returned to the containers before leaving the station.
- 8. All such items shall be shipped with an ESD warning label affixed as listed.
- 9. It is the responsibility of the area supervisor to ensure that all personnel handling static-sensitive items are familiar with this procedure and fully aware of the damage or possible degradation of these units in the event of noncompliance. A periodic inspection should be made using an electrostatic voltmeter to assure that the static-free stations are in proper working order and to ensure that operators are wearing grounding straps properly (snugly in contact with bare skin).

#### **Packing Operations**

- 1. Static-sensitive items are not to be accepted into the packing area unless they are contained in a static-protected bag or conductive container.
- A static-sensitive item delivered to the packer within an approved container or bag and found to be in order regarding identification shall be packed in the standard shipping carton or other regular packaging material. Containers are to be labeled in accordance with General Handling Procedures and Requirements, item 2.
- 3. Any void-fillers shall be made of an approved antistatic material.

#### **Burn-In Operations**

- 1. Burn-in board loading and unloading of static-sensitive items shall be done at a static-free station.
- Shorting clips/shorted connectors shall be installed on the board plug-in tab prior to loading any units into
  the board sockets. The clip/connectors shall be taken off just prior to plugging the board into the oven
  connector. The clip/connector shall be installed immediately upon removal of the board from the oven
  connector. Installation and removal of the clip/connector shall be done by a properly grounded operator.
- All automatic or semi-automatic loading and unloading equipment shall be properly electrically grounded.



#### **Burn-In Operations (continued)**

4. It is the responsibility of the area supervisor to ensure that all personnel handling static-senstive items are familiar with this procedure and fully aware of the damage or possible degradation of these units in the event of noncompliance. A periodic inspection should be made using an electrostatic voltmeter to assure that the static-free stations are in proper working order and to ensure that operators are wearing grounding straps properly (snugly in contact with bare skin).

#### **Customer-Returned-Item Handling Procedure**

Receipt of ESD sensitive-labeled items is to be done at a static-free workstation and handled in accordance with applicable sections within this guideline.

#### **Quality Control Provision**

#### Sampling

Each manufacturing, stockroom, and testing operation handling ESD sensitive devices will be audited a minimum of once each quarter for compliance with all terms of this specification by the responsible process control or QRA organization. Ground continuity and the presence of uncontrolled static voltages are considered critical and shall be checked more frequently as specified below.

#### Ground Continuity (minimum of once a week)

Ground connections (grounding wrist strap, ground wires on cords, etc.) shall be checked for electrical continuity. The presence of a 1  $M\Omega \pm 10\%$  resistor in the ground connections between both the operator wrist straps to the work surface and the work surface to ground connector must be verified.

#### Grounded Conditions (minimum of once a week)

A visual inspection shall be made to determine full compliance with this specification at static-free workstations during handling of static-sensitive items, including operator being grounded as required, static-sensitive items not being handled in unprotected or unauthorized areas, and no static-generating materials at the grounded workstation.

#### Sleeve Protectors (minimum of once a week)

A visual check shall be made to determine that each operator wearing loose-fitting or long-sleeved clothing either has sleeves properly rolled or covered with sleeve protectors properly grounded to the bare skin at the wrist.

#### Static Voltage Levels (minimum of once a week)

In addition to the visual inspections, a sample inspection using an electrostatic voltmeter will be used to check for uncontrolled electrostatic voltages at or near electrostatic-controlled work stations.

#### Conductive Floor Tiles (minimum of once a month)

Conductive floors must have a resistance of not less than 100  $k\Omega$  from any point on the tile to earth ground. Also, resistance from any point-to-point on the tile floor three (3) feet apart shall be not less than 100  $k\Omega$ . The test methods to be used are ASTM-F-150-72 and NFPA 99.

#### Records

Written records must be kept of all these QC audits.



#### Training

Training is applicable for all areas where individuals come in contact with ESD-sensitive devices. It is the responsibility of each area supervisor to make sure that his/her people receive ESD training initially and every 12 months thereafter to maintain proficiency. Training should include static fundamentals, a review of applicable parts of this specification, and actual applications in the work area.

## NOTES

NOTES

## NOTES

### TI Worldwide Sales and Representative Offices

AUSTRALIA / NEW ZEALAND: Texas Instruments Australia Ltd.: Sydney [61] 2-910-3100, Fax 2-805-1186; Melbourne 3-696-1211, Fax 3-696-4446. BELGIUM: Texas Instruments Belgium S.A./N.V.: Brussels [32] (02) 726-75-80, Fax (02) 726 72 76.

BRAZIL: Texas instrumentos Electronicos do Brasil Ltda.: Sao Paulo [55] 11-535-5133.

CANADA: Texas instruments Canada Ltd.: Montreal (514) 335-8392;

Ottawa (613) 726-3201; Toronto (416) 884-9181.

DENMARK: Texas Instruments A/S: Ballerup [45] (44) 68 74 00. FINLAND: Texas Instruments/OY: Espoo [358] (0) 43 54 20 33, Fax (0) 46 73 23.

FRANCE: Texas Instruments France: Velizy-Villacoublay Cedex [33] (1) 30 70 10 01, Fax (1) 30 70 10 54.

GERMANY: Texas instruments Deutschland GmbH.: Freising [49] (08161) 80-0, Fax (08161) 80-45-16; Hannover (0511) 90-49-60, Fax (0511) 64-90-331; Ostfildern (0711) 34-03-0, Fax (0711) 34-032-57.

HONG KONG: Texas Instruments Hong Kong Ltd.: Kowloon [852] 2956-7288, Fax 2965-2200.

HUNGARY: Texas Instruments Representation: Budapest [36] (1) 269 8310,

Fax (1) 267 1357. IRELAND: Texas instruments ireland Ltd.: Dublin [353] (01) 475 52 33,

Fax (01) 478 14 63.

ITALY: Texas Instruments Italia S.p.A.: Agrate Brianza [39] (039) 68 42.1, Fax (039) 68 42.912; Rome (06) 657 26 51.

JAPAN: Texas Instruments Japan Ltd.: Tokyo [81] 03-769-8700, Fax 03-3457-6777; Osaka 06-204-1881, Fax 06-204-1895; Nagoya 052-583-8691, Fax 052-583-8696; Ishikawa 0762-23-5471, Fax 0762-23-1583; Nagano 0263-33-1060, Fax 0263-35-1025; Kanagawa 045-338-1220, Fax 045-338-1255; Kyoto 075-341-7713, Fax 075-341-7724; Saltama 0485-22-

Fax 0425-23-5787; Olta 0977-73-1557, Fax 0977-73-1583. KOREA: Texas Instruments Korea Ltd.: Seoul [82] 2-551-2800, Fax 2-551-2828.

MALAYSIA: Texas instruments Malaysia Sdn Bhd: Kuala Lumpur [60] 3-208-6001, Fax 3-230-6605.

MEXICO: Texas Instruments de Mexico S.A. de C.V.: Colonia del Valle [52] 5-639-9740.

NORWAY: Texas instruments Norge A/S: Osio [47] (02) 264 75 70.

MAINLAND CHINA: Texas instruments China Inc.: Beijing [86] 1-500-2255,

Ext. 3750, Fax 1-500-2705.

PHILIPPINES: Texas Instruments Asia Ltd.: Metro Manila [63] 2-817-6031, Fax 2-817-6096.

PORTUGAL: Texas Instruments Equipamento Electronico (Portugal)

LDA.: Mala [351] (2) 948 10 03, Fax (2) 948 19 29. SINGAPORE (& INDIA, INDONESIA, THAILAND): Texas instruments Singapore (PTE) Ltd.: Singapore [65] 390-7100, Fax 390-7062.

Singapore (PTE) Ltd.: Singapore [65] 390-7100, Fax 390-7062.

SPAIN: Texas Instruments España S.A.: Madrid [34] (1) 372 80 51,

Fax (1) 372 82 66; Barcelona (3) 31 791 80.

SWEDEN: Texas instruments international Trade Corporation (Sverigefilialen): Kista [46] (08) 752 58 00, Fax (08) 751 97 15. SWITZERLAND: Texas instruments Switzerland AG: Dietikon [41] 886-2-3771450.

TAIWAN: Texas instruments Taiwan Limited: Taipei [886] (2) 378-6800, Fax 2-377-2718

UNITED KINGDOM: Texas Instruments Ltd.: Northampton [44] (0234) 270 111, Fax (0234) 223 459.

UNITED STATES: Texas instruments incorporated: ALABAMA: Huntsville (205) 430-0114: ARIZONA: Phoenix (602) 224-7800: CALIFORNIA: Irvine (714) 660-1200; San Diego (619) 278-9600; San Jose (408) 894-9000; Woodland Hills (818) 704-8100; COLORADO: Denver (303) 488-9300; CONNECTICUT: Wallingford (203) 265-3807; FLORIDA: Orlando (407) 667-5300; Fort Lauderdale (305) 425-7820; Tampa (813) 882-0017; GEORGIA: Atlanta (404) 662-7967; ILLINOIS: Arlington Heights (708) 640-2925; INDIANA; Indianapolis (317) 573-6400; KANSAS; Kansas City (913) 451-4511; MARYLAND: Columbia (410) 312-7900; MASSACHUSETTS: Boston (617) 895-9100; MICHIGAN: Detroit (313) 553-1500; MINNESOTA: Minneapolis (612) 828-9300; NEW JERSEY: Edison (908) 906-0033; NEW MEXICO: Albuquerque (505) 345-2555; NEW YORK: Poughkeepsie (914) 897-2900; Long Island (516) 454-6601; Rochester (716) 385-6770; NORTH CAROLINA: Charlotte (704) 522-5487; Raleigh (919) 876-2725; OHIO: Cleveland (216) 765-7258; Dayton (513) 427-6200; OREGON: Portland (503) 643-6758; PENNSYLVANIA: Philadelphia (215) 825-9500; PUERTO RICO: Hato Rey (809) 753-8700; TEXAS: Austin (512) 250-6769; Dallas (214) 917-1264; Houston (713) 778-6592; WISCONSIN: Milwaukee (414) 798-1001.

## North American Authorized Distributors COMMERCIAL

Almac / Arrow

Anthem Electronics	800-826-8436	
Arrow / Schweber	800-777-2776	
Future Electronics (Canada)	800-388-8731	
Hamilton Hallmark	800-332-8638	
Marshall Industries	800-522-0084 or www.marshall.com	
Wyle	800-414-4144	
OBSOLETE PRODUCTS		
Rochester Electronics	508-462-9332	
MILITARY		
Alliance Electronics Inc	800-608-9494	
Future Electronics (Canada)	800-388-8731	
Hamilton Hallmark	800-332-8638	
Zeus. An Arrow Company	800-524-4735	
CATALOG		
Allied Electronics	800-433-5700	
Arrow Advantage	800-777-2776	
Newark Electonics	800-367-3573	

800-426-1410 / 800-452-9185 Oregon only

For Distributors outside North America, contact your local Sales Office.

A040395

Important Notice: Texas instruments (TI) reserves the right to make changes to or to discontinue any product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

placing orders, that the information being relied upon is current.
Please be advised that TI warrants its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. TI assumes no liability for applications assistance, software performance, or third-party product information, or for infringement of patents or services described in this publication. TI assumes no responsibility for customers' applications or product designs.

© 1995 Texas Instruments Incorporated Printed in the USA



