Radiation Hardened Circuits

Series RSN 54L Radiation Hardened Low Power TTL Now Available

RSN54L00 — Quadruple 2-Input Positive-NAND Gate

RSN54L10 - Triple 3-Input Positive-NAND Gate

RSN54L20 — Dual 4-Input Positive-NAND Gate

RSN54L57 - 3-3-3-2 AND-OR-INVERT Gate

RSN54L71 — R-S Master-Slave Flip-Flop

RSN54L72 — J-K Master-Slave Flip-Flop

RSN54L74 — Dual D-Type Edge-Triggered Flip-Flop

RSN54L122 - Retriggerable Monostable Multivibrator with Clear

RSN54L130 — Dual 3-Input Positive-NAND Gate

RSN54L131 — Dual Expandable 3-Input Positive-NAND Gate

Also Available From Texas Instruments:

Radiation Hardened Series 54, Series 54H, Linear Circuits And Diode Arrays.

RSN SERIES **RADIATION-HARDENED INTEGRATED CIRCUITS**

| FUNCTION | TYPE NO. | PACKAGE | SECPAGE |
|--|---------------------|--|----------------|
| LINEAR CIRCUITS | | | |
| High-Performance Operational Amplifier | RSN52709 | Н | 10-58 |
| Threshold Detector | RSN55900 | н | 10-55 |
| Dual-Channel Switched Preamplifier | RSN55910 | Н | 10-55 |
| D-C Coupled 4-Channel Sense Amplifier | RSN55920 | Н | 10-55 |
| | | | |
| TTL CIRCUITS | | | |
| | RSN5400 | Н | 10-6 |
| Quadruple 2-Input Positive-NAND Gates | RSN54H00 | н | 10-6 |
| | RSN54L00 | н | 10-32 |
| Hex Inverters | RSN5404 | Н | 10-8 |
| TIEA TIMOLEETS | RSN54H04 | Н | 10-8 |
| | RSN5410 | Н | 10-6 |
| Triple 3-Input Positive-NAND Gates | RSN54H10 | Н | 10-6 |
| | RSN54L10 | Н | 10-32 |
| | RSN5420 | Н | 10-6 |
| Dual 4-Input Positive-NAND Gates | RSN54H20 | Н | 10-6 |
| | RSN54L20 | H | 10-32 |
| 11-Input Positive-NAND Gates | RSN5431 | Н | 10-6 |
| | RSN54H31 | Н | 10-6 |
| Dual 4-Input Positive-NAND Buffers | RSN5440 | Н | 10-9 |
| | RSN54H40 | Н | 10-9 |
| 2-Wide 3-Input, 2-Wide 2-Input, Dual AND-OR-INVERT Gates | RSN5456 | H | 10-10 |
| | RSN54H56 | Н | 10-10 |
| 3-3-2-3-Input AND-OR-INVERT Gates | RSN5457 RSN54H57 | H | 10-10 |
| 3-3-3-2-Input AND-OR-INVERT Gate | RSN54L57 | Н | 10-10 10-34 |
| 5-5-2-mput AND-011-MVETT Gate | RSN5458 | Н | 10-10 |
| 2-Wide 4-Input AND-OR-INVERT Gates | RSN54H58 | Н | 10-10 |
| R-S Master-Slave Flip-Flop | RSN54L71 | | 10-35 |
| J-K Master-Slave Flip-Flop | RSN54L72 | Н | 10-33 |
| | RSN5474 | Н | 10-12 |
| Dual D-Type Edge-Triggered Flip-Flops | RSN54H74 | н | 10-12 |
| | RSN54L74 | н | 10-41 |
| Dual J-K Edge-Triggered Flip-Flop | RSN54H103 | н | 10-15 |
| Dual 3-Input Positive-NAND Gate | RSN54L130 | Н | 10-32 |
| Dual Expandable 3-Input Positive-NAND Gate | RSN54L131 | Н | 10-32 |
| | | <u> </u> | L |
| DTL CIRCUITS | | | |
| Expandable Dual 4-Input NAND Gate | RSN 15930 | Н | 10-57 |
| Expandable Dual 4-Input NAND Buffer Gate | RSN15932 | Н | 10-57 |
| Expandable Dual 4-Input NAND Power Gate | RSN 15944 | Н | 10-57 |
| J-K/S-RFlip-Flop | RSN15945 | Н | 10-57 |
| Triple 3-Input NAND Gate | RSN15962 | Н | 10-57 |
| DIODE ARRAYS | | | |
| 7-Diode Array | RSN 14925 | Н | 10-57 |
| 16-Diode Array | RSN 14097 | н | 10-57 |
| | | <u> </u> | |

SERIES RSN54 AND RSN54H BULLETIN NO. DL-S 7111463, MARCH 1971

SERIES RSN54 AND SERIES RSN54H RADIATION-HARDENED TTL INTEGRATED CIRCUITS

TTL INTEGRATED CIRCUITS WITH HIGH TOLERANCE TO GAMMA AND NEUTRON IRRADIATION

High Speed: Typical Gate Propagation Delay Times (C_L = 50 pF):

Series RSN54 . . . 10 ns Series RSN54H . . . 7.5 ns

- High D-C Noise Margin . . . 1 Volt Typical
- Low Output Impedance Provides Low A-C Noise Susceptibility
- Waveform Integrity Maintained over Full Range of Loading and Temperature Conditions
- Normalized Fan-Out to Ten Loads
- Typical NAND Gate Power Dissipation at 50% Duty Cycle:

Series RSN54 . . . 10 mW Series RSN54H . . . 23 mW

description

Series RSN54 and Series RSN54H TTL integrated circuits are specifically designed and fabricated for operation and survivability in nuclear-radiation environments. The basic Series 54/74 configuration, desirable for its "natural" hardness, has been coupled with a state-of-the-art circuit-hardening process. This technology, compatible for use in high-volume production, employs:

- dielectric isolation
- thin-film resistors
- small transistor geometries
- shallow base diffusions
- heavy gold doping
- minimum collector thickness and resistivity
- aluminum interconnection system

Series RSN54, RSN54H, and RSN54L logic families are completely compatible with one another and with most other TTL and DTL circuits. These circuits are designed to operate at the same supply voltages and logic levels with the high d-c noise margins which are characteristic of Texas Instruments Series 54/74 circuits. These families of radiation-hardened circuits include the gates and flip-flops needed to perform functions within present-day digital electronic systems. And, since these three families are compatible with one another, Series RSN54H highspeed circuits may be selectively used in system locations requiring minimal propagation delay times. In other locations where speed is not the limiting parameter, Series RSN54 or RSN54L circuits may be used.

Both Series RSN54 and Series RSN54H are designed for operation over the full military temperature range of -55°C to 125°C.

| CONTENTS | | | PAGE |
|--|------|---|-------|
| MAXIMUM RATINGS - INPUT/OUTPUT REQUIREMENTS | | | 10-4 |
| STANDARD LINE SUMMARY | | | 10-5 |
| DEFINITIVE SPECIFICATIONS | | | 10-6 |
| D-C TEST CIRCUITS | | | 10-18 |
| SWITCHING-TIME TEST CIRCUITS AND VOLTAGE WAVEFORMS | | • | 10-23 |

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, V _{CC} (See Note 1) | | | | | , | | | | | | | | | | | | | | 7 V |
|--|--|--|--|--|---|--|--|--|--|--|---|--|--|--|----|----|------|----|------|
| Input voltage (See Note 1) | | | | | | | | | | | | | | | | | | 5 | .5 V |
| Operating free-air temperature range | | | | | | | | | | | | | | | -5 | 5° | C to | 12 | 25°C |
| Storage temperature range | | | | | | | | | | | _ | | | | -6 | 5° | C to | 15 | o°C |

NOTE 1: Voltage values are with respect to network ground terminal.

input-current requirements

Input-current requirements reflect worst-case conditions for $T_A = -55^{\circ}C$ to $125^{\circ}C$ and $V_{CC} = 4.5$ V to 5.5 V. Currents into the input terminals are specified as positive values. Arrows on the d-c test circuits indicate the actual direction of current flow.

- a. Each input of the Series RSN54 multiple-emitter input transistors requires no more than a 1.6-mA flow out of the input at a low voltage level; therefore one normalized load (N = 1) is -1.6 mA maximum. Each input requires current into the input at a high voltage level. This current is 40 μ A maximum (one normalized load) for each emitter input.
- b. Each input of the Series RSN54H multiple-emitter input transistors requires no more than a 2-mA flow out of the input at a low voltage level; therefore, one normalized load (N = 1) is -2 mA maximum. Each input requires current into the input at a high voltage level. This current is 50 μA maximum (one normalized load) for each emitter input.

fan-out capability


Fan-out (N) reflects the ability of an output to sink current from a number of Series RSN54 or RSN54H loads at a low voltage level and to supply current at a high voltage level. Each output is capable of sinking current or supplying current to 10 normalized loads (N = 10) within the same series. In addition, Series RSN54H outputs will drive twelve Series RSN54 loads, or Series RSN54 outputs will drive eight Series RSN54H loads. Currents out of the output terminal are specified as negative values.

unused inputs


10

For optimum switching times and minimum noise susceptibility, unused inputs should be maintained at a positive voltage greater than 2.4 V but not to exceed the absolute maximum rating of 5.5 V. This eliminates the distributed capacitance associated with the floating-input-transistor emitter, bond wire, and package lead, and ensures that no degradation will occur in the propagation delay times. Some possible ways of handling input emitters are:

- a. Connect unused inputs to an independent supply voltage. Preferably, this voltage should be between $2.4\ V$ and $3.5\ V$.
- b. Connect unused inputs to a used input if maximum fan-out of the driving output will not be exceeded. Each input presents a full load to the driving output at a high-level voltage but adds no loading at a low-level voltage.
- c. Connect unused inputs to V_{CC} through a $1-k\Omega$ resistor so that if a transient which exceeds the 5.5-V maximum rating should occur, the impedance will be high enough to protect the input. One-to-25 unused inputs may be connected to each $1-k\Omega$ resistor.



CIRCUIT TYPES RSN5400, RSN5410, RSN5420, RSN5431, RSN54H00, RSN54H10, RSN54H20, RSN54H31 POSITIVE-NAND GATES



NOMINAL RESISTOR VALUES RSN5400 RSN5410 RSN54H10 RESISTOR RSN54H20 RSN5420 RSN5431 RSN54H31 R1 $4\,k\Omega$ 2.8 kΩ B2 $1.6~k\Omega$ 760 Ω R3 58 Ω 58 Ω R4 1 kΩ 1 kΩ


 $1 k\Omega$.


470 Ω

R5

logic

H FLAT PACKAGE (TOP VIEWS)





recommended operating conditions

| | | RSN5400 RSN5410 RSN5420 RSN5431 |) | | UNIT | | |
|--|-----|--|------|-----|---|------|----|
| The second secon | MIN | NOM | MAX | MIN | NOM | MAX | |
| Supply voltage, V _{CC} | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| Normalized fan-out from each gate, N | | *************************************** | 10 | | | 10 | |
| High-level output current, IOH | | | -400 | | | -500 | μΑ |
| Low-level output current , IOL | | | 16 | | | 20 | mA |
| Operating free-air temperature, TA | -55 | | 125 | -55 | ** ************************************ | 125 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | | TEST CONDITIONS† | RSN RSN | 5400 5410 5420 5431 | RSN! RSN! RSN! RSN! | UNIT | |
|-----------------|--|---|--|------------|------------------------------|------------------------------|------|----|
| | | | | MIN | MAX | MIN | MAX | |
| v_{IH} | High-level input voltage | 1 | | 2 | | 2 | | V |
| v_{IL} | Low-level input voltage | 2 | | | 0.8 | | 0.8 | V |
| V _{OH} | High-level output voltage | 2 | V _{CC} = MIN, V _{IL} = 0.8 V, | 2.4 | | 2.4 | | V |
| VOL | Low-level output voltage | 1 | V _{CC} = MiN, V _{IH} = 2 V, I _{OL} = MAX | | 0.4 | | 0.4 | V |
| Ч | Input current at maximum input voltage | 3 | V _{CC} = MAX, V _I = 5.5 V | | 1 | | 1 | mA |
| ΉΗ | High-level input current | 3 | V _{CC} = MAX, V _I = 2.4 V | | 40 | | 50 | μΑ |
| IIL | Low-level input current | 4 | V _{CC} = MAX, V _I = 0.4 V | | -1.6 | | -2 | mA |
| los | Short-circuit output current‡ | 5 | V _{CC} = MAX | -40 | -120 | -40 | -120 | mA |
| ГССН | Supply current, high-level output (average per gate) | 6 | V _{CC} = MAX, V ₁ = 0 | | 1.75 | | 2.5 | mA |
| ICCL | Supply current, low-level output (average per gate) | 6 | V _{CC} = MAX, V _I = 4.5 V | | 5.7 | | 10.8 | mA |

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

switching characteristics, V_{CC} = 5 V, T_A = 25°C, N = 10


71

| | PARAMETER | TEST | TEST CONDITIONS | RSN | 5400 5410 5420 | RSN | 5431 | RSN | 54H00 54H10 54H20 | RSNS | 54H31 | UNIT |
|------------------|--------------------------|--------|------------------------|-----|------------------------|-----|------|-----|-------------------------|------|-------|------|
| | | FIGURE | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| | Propagation delay time, | | 0 50 5 | | | | | | | | | |
| ^t PLH | low-to-high-level output | 29 | C _L = 50 pF | | 18 | | 18 | | 12 | | 12 | ns |
| taur | Propagation delay time, | 20 | 0 50 5 | | | | | | | | | |
| tPHL. | high-to-low-level output | 29 | C _L = 50 pF | | 15 | | 25 | 1: | | | 20 | ns |

[‡]Not more than one output should be shorted at a time, and the duration of the short circuit test should not exceed one second.

CIRCUIT TYPES RSN5404, RSN54H04 HEX INVERTERS

schematic (each inverter)




NOMINAL RESISTOR VALUES

| RESISTOR | RSN5404 | RSN54H04 |
|----------|---------|----------|
| R1 | 4 kΩ | 2.8 kΩ |
| R2 | 1.6 kΩ | 850 Ω |
| R3 | 58 Ω | 58 Ω |
| R4 | 4 kΩ | 4 kΩ |
| R5 | 1 kΩ | 500 Ω |

logic

H FLAT PACKAGE (TOP VIEW)



recommended operating conditions

| | | RSN5404 | 15404 RSN54H04 | | | | UNIT |
|--|-----|---------|----------------|-----|-----|------|----------|
| | MIN | NOM | MAX | MIN | NOM | MAX | ONT |
| Supply voltage, VCC | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| Normalized fan-out from each output, N | | | 10 | | | 10 | <u> </u> |
| High-level output current, IOH | | | -400 | | | -500 | μA |
| Low-level output current, IQI | | | 16 | | | 20 | mA |
| Operating free-air temperature, TA | -55 | | 125 | -55 | | 125 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| · | | TEST | | RSN | 5404 | RSN5 | 4H04 | UNIT |
|-------|--|--------|--|-----|------|------|------|------|
| | PARAMETER | FIGURE | TEST CONDITIONS† | MIN | MAX | MIN | MAX | UNTI |
| VIH | High-level input voltage | 7 | | 2 | | 2 | | ٧ |
| VIL | Low-level input voltage | 8 | | | 8.0 | | 8.0 | V |
| VOH | High-level output voltage | 8 | V _{CC} = MIN, V _{IL} = 0.8 V, I _{OH} = MAX | 2.4 | | 2.4 | | ٧ |
| VOL | Low-level output voltage | 7 | V _{CC} = MIN, V _{IH} = 2 V, I _{OL} = MAX | | 0.4 | | 0.4 | v |
| 1 | Input current at maximum input voltage | 9 | V _{CC} = MAX, V _I = 5.5 V | | 1 | | 1 | mA |
| Ч | High-level input current | 9 | V _{CC} = MAX, V _I = 2.4 V | | 40 | | 50 | μΑ |
| l liL | Low-level input current | 10 | V _{CC} = MAX, V _I = 0.4 V | | -1.6 | | -2 | mA |
| los | Short-circuit output current‡ | 11 | V _{CC} = MAX | -40 | -120 | -40 | -120 | mΑ |
| ССН | Supply current, high-level output (average per inverter) | 12 | V _{CC} = MAX, V _I = 0 | | 3.2 | | 3.8 | mA |
| ICCL | Supply current, low-level output (average per inverter) | 12 | V _{CC} = MAX, V _I = 4.5 V | | 5.6 | | 9.7 | mA |

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device


switching characteristics, VCC = 5 V, T_A = 25°C, N = 10

| | | TEST | | RSN | 5404 | RSN | UNIT | |
|------------------|---|--------|------------------------|-----|------|-----|------|-------|
| | PARAMETER | FIGURE | TEST CONDITIONS | MIN | MAX | MIN | MAX | OIVII |
| tPLH | Propagation delay time, low-to-high-level output | 29 | C _L = 50 pF | | 18 | | 12 | ns |
| ^t PHL | Propagation delay time, high-to-low-level output | 29 | C _L = 50 pF | | 15 | | 12 | ns |

[‡]Not more than one output should be shorted at a time, and the duration of the short-circuit test should not exceed one second.


CIRCUIT TYPES RSN5440, RSN54H40 **DUAL 4-INPUT POSITIVE-NAND BUFFERS**

schematic (each NAND buffer)



| INCIVITIVAL | NESIS IUN | VALUES |
|-------------|-----------|----------|
| RESISTOR | RSN5440 | RSN54H40 |
| . R1 | 4 kΩ | 1.4 kΩ |
| R2 | 600 Ω | 390 Ω |
| R3 | 45 Ω | 45 Ω |
| R4 | 1 kΩ | 1 kΩ |
| R5 | 400 Ω | 250 Ω |

logic H FLAT PACKAGE (TOP VIEW)



NC-No internal connection

recommended operating conditions

| | | RSN5440 RSN54H40 | | | | 0 | LIBLIT |
|--------------------------------------|-----|------------------|------|--|-----|-----|--------|
| | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| Supply voltage, V _{CC} | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| Normalized fan-out from each gate, N | | - | 30 | | | 30 | - |
| High-level output current, IOH | | | -1.5 | | | -3 | mA |
| Low-level output current, IOL | | | 48 | | | 60 | mA |
| Operating free-air temperature, TA | -55 | | 125 | -55 | - | 125 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST | TEST CONDITIONS† | RSN | 5440 | RSN! | 54H40 | |
|-----------------|--|--------|--|-----|------|------|-------|------|
| | TANAMETER | FIGURE | TEST CONDITIONS. | MIN | MAX | MIN | MAX | UNIT |
| v_{iH} | High-level input voltage | 1 | | . 2 | | 2 | | V |
| VIL | Low-level input voltage | 2 | | | 8.0 | | 0.8 | V |
| v _{OH} | High-level output voltage | 2 | $V_{CC} = MIN$, $V_{OL} = 0.8 V$, $I_{OH} = MAX$ | 2.4 | | 2.4 | | V |
| VOL | Low-level output voltage | 1 | V _{CC} = MIN, V _{OH} = 2 V, I _{OL} = MAX | | 0.4 | | 0.4 | ٧ |
| H | Input current at maximum input voltage | 3 | V _{CC} = MAX, V _I = 5.5 V | | 1 | | 1 | mA |
| ЧН | High-level input current | 3 | V _{CC} = MAX, V _I = 2.4 V | | 50 | | 100 | μА |
| IIL | Low-level input current | 4 | V _{CC} = MAX, V _I = 0.4 V | | -1.6 | | -4 | mA |
| los | Short-circuit output current‡ | 5 | V _{CC} = MAX | -40 | -125 | 40 | -125 | mA |
| Іссн | Supply current, high-level output (average per gate) | 6 | $V_{CC} = MAX, V_I = 0$ | | 1.75 | | 5 | mA |
| ICCL | Supply current, low-level output (average per gate) | 6 | V _{CC} = MAX, V _I = 4.5 V | | 12.6 | | 21 | mA |


[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

switching characteristics, VCC = 5 V, $TA = 25^{\circ}C$, N = 10

| | PARAMETER | | TEST CONDITIONS | RSN | RSN5440 | | RSN54H40 | | |
|------------------|--------------------------|--------|------------------------|-----|---------|-----|----------|------|--|
| LAGOMETER | | FIGURE | TEST CONDITIONS | MIN | MAX | MIN | MAX | UNIT | |
| tour | Propagation delay time, | 29 | C _L = 50 pF | | 18 | | 12 | | |
| tPLH | low-to-high-level output | 29 | | | | | | ns | |
| ***** | Propagation delay time, | 20 | 0 50 5 | | 15 | | 12 | | |
| ^t PHL | high-to-low-level output | 29 | C _L = 50 pF | | | | | ns | |

[‡]Not more than one output should be shorted at a time, and the duration of the short-circuit test should not exceed one second.

CIRCUIT TYPES RSN5456, RSN5457, RSN5458, RSN54H56, RSN54H57, RSN54H58 POSITIVE AND-OR-INVERT GATES




logic

H FLAT PACKAGE (TOP VIEWS)

V ... V_{CC} bus

10



NC-No internal connection

recommended operating conditions

| | SE | SERIES RSN54 | | | SERIES RSN54H | | | |
|--|-----|--------------|------|-----|---------------|------|------|--|
| | MIN | NOM | MAX | MIN | NOM | MAX | UNIT | |
| Supply voltage, V _{CC} | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V | |
| Normalized fan-out from each output, N | | | 10 | | | 10 | | |
| High-level output current, IOH | | | -400 | | | -500 | μΑ | |
| Low-level output current, IOL | | | 16 | | | 20 | mA | |
| Operating free-air temperature, TA | -55 | | 125 | -55 | | 125 | °c | |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST | TEST COL | IDITIONS† | SERIES | RSN54 | SERIES | RSN54H | | |
|-----------------|--|--------|--|--------------------------|----------|---------------|--------|--------|------|---|
| | PARAMETER | FIGURE | 1231 CON | IDITIONS. | MIN | MAX | MIN | MAX | UNIT | |
| VIH | High-level input voltage | 13 | | | 2 | | 2 | | ٧ | |
| VIL | Low-level input voltage | 14 | | | | 0.8 | | 0.8 | V | |
| V _{OH} | High-level output voltage | 14 | V _{CC} = MIN, I _{OH} = MAX | V _{IL} = 0.8 V, | 2.4 | | 2.4 | | V | |
| V _{OL} | Low-level output voltage | 13 | V _{CC} = MIN, V _{IH} = 2 V, I _{OL} = MAX | | | 0.4 | | 0.4 | ٧ | |
| Ц | Input current at maximum input voltage | 15 | V _{CC} = MAX, | $V_1 = 5.5 \text{ V}$ | | 1 | | 1 | mA | |
| ΉΗ | High-level input current | 15 | V _{CC} = MAX, | V _I = 2.4 V | | 40 | | 50 | μΑ | |
| ЧL | Low-level input current | 16 | V _{CC} = MAX, | V _I = 0.4 V | | -1.6 | | -2 | mA | |
| los | Short-circuit output current‡ | 17 | V _{CC} = MAX | | -40 | -120 | -40 | -120 | mA | |
| | | | | RSN5456 RSN5457 | | 7 7 3.5 | | _ | | |
| Іссн | Supply current, high-level output | 18 | $V_{CC} = MAX,$ $V_{I} = 0$ | RSN5458 | 1 | 3.5 | | 10 | mA | |
| | | | | | RSN54H57 | | | | 10 | 1 |
| | | | | RSN54H58 | | | | 5 | ŀ | |
| _ | | | | RSN5456 | | 14 | | | | |
| | | | | RSN5457 | | 10 | | | 1 | |
| | Comply growned law level growned | 18 | V _{CC} = MAX, | RSN5458 | | 7 | | | mA | |
| ICCL | Supply current, low-level output | 18 | V _I = 4.5 V | RSN54H56 | | | | 25 | IIIA | |
| | | | | RSN54H57 | | | | 16 | | |
| | | | | RSN54H58 | | | | 13 | | |

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device

switching characteristics, VCC = 5 V, $TA = 25^{\circ}C$, N = 10

| [| | TEST | | SERIES | RSN54 | SERIES | RSN54H | UNIT |
|-----------|--------------------------|--------|------------------------|--------|-------|--------|--------|------|
| PARAMETER | | FIGURE | TEST CONDITIONS | MIN | MAX | MIN | MAX | ONT |
| torre | Propagation delay time, | 29 | C _I = 50 pF | | 20 | | 15 | ns |
| tPLH | low-to-high-level output | 29 | оц – 50 рі | | 20 | | 1.5 | 115 |
| | Propagation delay time | 29 | C _I = 50 pF | | 15 | | 12 | ns |
| tPHL | high-to-low-level output | 23 | CL - 50 pr | | 13 | | 12 | 115 |


[‡]Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

CIRCUIT TYPES RSN5474, RSN54H74 DUAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

functional block diagram (each flip-flop)

CLOCK OCCUPANT OF THE PROPERTY OF THE PROPERTY

logic



TRUTH TABLE (Each Flip-Flop)

| t _n | t _{n+1} | | | | | |
|----------------|------------------|----|--|--|--|--|
| INPUT | OUTPUT | | | | | |
| D | Q | ā | | | | |
| L | L | Н | | | | |
| н | H | L. | | | | |

H = high level, L = low level t_n = bit time before clock pulse t_{n+1} = bit time after clock pulse

description

These monolithic, high-speed, dual, edge-triggered flip-flops utilize TTL circuitry to perform D-type flip-flop logic. Each flip-flop has inc vidual clear and preset inputs, and also complementary Q and \overline{Q} outputs.

Information at input D is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D-input signal has no effect.

recommended operating conditions

10

| | | RSN5474 | R | SN54H74 | LINIAT |
|---|-----|---------|-----|---------|--------|
| | MIN | NOM MAX | MIN | NOM MAX | UNIT |
| Supply voltage, V _{CC} | 4.5 | 5 5.5 | 4.5 | 5 5.5 | ٧ |
| Normalized fan-out from each output, N | | 10 | | 10 | |
| High-level output current, IOH | | -400 | | -500 | μΑ |
| Low-level output current, IOL | 0 | 16 | 0 | 20 | mA |
| Clock frequency, f _{clock} | | 20 | | 30 | MHz |
| Width of clock pulse, tw(clock) (see Figure 30 or 31) | 30 | | 20 | | ns |
| Width of preset pulse, tw(preset) (see Figure 32) | 30 | | 20 | | ns |
| Width of clear pulse, tw(clear) (see Figure 32) | 30 | | 20 | | ns |
| Input setup time, t _{setup} (see Note 1 and Figures 30 and 31) | 20 | | 15 | | ns |
| Input hold time, thold (see Note 2 and Figures 30 and 31) | 5 | | 0 | | ns |
| Operating free-air temperature, TA | 55 | 125 | -55 | 125 | °C |

NOTES: 1. Setup time is the interval immediately preceding the positive-going edge of the clock pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.

2. Hold time is the interval immediately following the positive-going edge of the clock pulse during which interval the data to be recognized must be maintained at the input to ensure its continued recognition.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


| | PARAMETER | | TEST | TEST CO | NDITIONS† | RSN | 15474 | RSN | 4H74 | |
|-----------------|-----------------------------|-----------------|-----------|--|---|----------|-------|-----|------|------|
| | - ANAMETER | | FIGURE | TEST CONDITIONS. | | MIN | MAX | MIN | MAX | UNIT |
| v_{IH} | High-level input voltage | | 19 and 20 | | | 2 | | 2 | | V |
| VIL | Low-level input voltage | | 19 and 20 | | | | 0.8 | i | 0.8 | V |
| Vон | High-level output voltage | | 19 | V _{CC} = MIN, V _{IH} = 2 V, | I _{OH} = MAX, V _{IL} = 0.8 V | 2.4 | | 2.4 | | v |
| VOL | Low-level output voltage | | 20 | V _{CC} = MIN V _{IH} = 2 V, | ~ - | | 0.4 | | 0.4 | v |
| Ц | Input current at maximum | input voltage | 21 | V _{CC} = MAX, | V _I = 5.5 V | | 1 | | 1 | mA |
| | | D input | | V _{CC} = MAX, | , V _I = 2.4 V | 1 | 40 | | 50 | |
| 1 _{1H} | High-level input current | preset or clock | 21 | | | | 80 | | 100 | μΑ |
| | | clear | 1 | | | | 120 | | 150 | |
| Les | Low-level input current | preset or D | 0.4 | V NAA V | | | -1.6 | | 2 | |
| IIL I | Low-level input current | clock or clear | 21 | V _{CC} = MAX, | V = 0.4 V | | -3.2 | | -4 | mA |
| los | Short-circuit output curren | t‡ | 22 | V _{CC} = MAX | * | -40 | -120 | -40 | -120 | mA |
| 1cc | Supply current | | 23 | V _{CC} = 5 V, | | | 28 | | 45 | mA |

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. †Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

switching characteristics, VCC = 5 V, T_A = 25°C, N = 10

| | PARAMETER | TEST | TECT COMPLETIONS | RSN5474 | | RSN54H74 | | |
|------------------|--------------------------|-----------|------------------------|---------|-----|----------|------|---------|
| | PANAIVETER | FIGURE | TEST CONDITIONS | MIN | MAX | MIN | MAX | UNIT |
| f _{max} | Maximum clock frequency | 30 and 31 | C _L = 50 pF | 20 | | 30 | | MHz |
| | Propagation delay time, | | | | | | ~~~~ | |
| ^t PLH | low-to-high-level output | 32 | $C_L = 50 pF$ | | 25 | | 20 | ns |
| | from clear or preset | | | | | | | |
| | Propagation delay time, | | | | | | | |
| ^t PHL | high-to-low-level output | 32 | C _L ≈ 50 pF | | 35 | | 30 | ns |
| | from clear or preset | | | | | | | |
| | Propagation delay time, | | | | | | | |
| ^t PLH | low-to-high-level output | 30 and 31 | $C_L = 50 pF$ | | 25 | | 20 | ns |
| | from clock | | | | | | | |
| | Propagation delay time, | | | | | | | |
| [†] PHL | high-to-low-level output | 30 and 31 | C _L = 50 pF | | 30 | | 25 | ns |
| | from clock | | | | | | | |

CIRCUIT TYPES RSN5474, RSN54H74 DUAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS



10



NOMINAL RESISTOR VALUES

| RESISTOR | RSN5474 | RSN54H74 |
|-------------------|---------|----------|
| R1,R2,R3,R4,R5,R6 | 4 kΩ | 2.8 kΩ |
| R7,R8, | 1.6 kΩ | 760 Ω |
| R9,R10 | 58 Ω | 58 Ω |
| . R11,R12 | 1 kΩ | 1 kΩ |
| R13,R14 | 1 kΩ | 470 Ω |


logic

TRUTH TABLE

| t | n] | t _{n+1} | | | | |
|---|-----|------------------|--|--|--|--|
| J | К | Q | | | | |
| L | , L | Qn | | | | |
| L | н | Ĺ | | | | |
| Н | L | Н | | | | |
| Н | Н | \overline{Q}_n | | | | |

H = high level, L = low level t_n = bit time before clock pulse t_{n+1} = bit time after clock pulse

H FLAT PACKAGE (TOP VIEW)



description

These monolithic J-K flip-flops are negative-edge triggered. The inputs are inhibited while the clock input is low; when the clock goes high the inputs are enabled and data will be accepted. The logic levels of the J and K inputs may be allowed to change when the clock input is high and the truth table will be observed as long as the minimum set-up times are maintained. Input data is transferred to the outputs on the negative edge of the clock pulse. A low input to clear resets Q to the low logic level independently of the clock.

recommended operating conditions

| | VA. 10. | R | SN54H1 | 103 | |
|---|-----------------|-----|--------|------|------|
| | | MIN | NOM | MAX | UNIT |
| Supply voltage, V _{CC} | | 4.5 | 5 | 5.5 | V |
| Normalized fan-out from each output, N | | 1 | , | 10 | |
| High-level output current, IOH | | | | -500 | μΑ |
| Low-level output current, IOL | | | | 20 | mA |
| Clock frequency, f _{clock} | | 0 | | 25 | MHz |
| Width of clock pulse, tw(clock) (see Figure 33) | | 15 | | | ns |
| Width of clear pulse, t _{W(clear)} (see Figure 34) | | 15 | | | ns |
| locut actual time to deep Note 1 and Figure 22) | High-level data | 10 | | | |
| Input setup time, t _{setup} (see Note 1 and Figure 33) | Low-level data | 15 | | | ns |
| Input hold time, thold (see Note 2 and Figure 33) | | 0 | | | ns |
| High-to-low-level transition time of clock pulse, tTHL(clock) | | | | 150 | ns |
| Operating free-air-temperature, TA | | -55 | | 125 | °C |

NOTES: 1. Setup time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.

2. Hold time is the interval immediately following the negative-going edge of the clock pulse during which interval the data to be recognized must be maintained at the input to ensure its continued recognition.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | | | TEST | | | RSN5 | 4H103 | 1 |
|-----------------|--|----------------|-----------|--|---|------|-------|--------|
| | PARAMETER | | FIGURE | TEST CON | IDITIONS [†] | MIN | MAX | UNIT |
| VIH | High-level input voltage | | 24 and 25 | | | 2 | | V |
| VIL | Low-level input voltage | | 24 and 25 | | | | 0.8 | V |
| V _{OH} | High-level output voltage | | 24 | V _{CC} = MIN, V _{IH} = 2 V, | I _{OH} = MAX, V _{IL} = 0.8 V | 2.4 | | ٧ |
| VOL | Low-level output voltage | | 25 | V _{CC} = MIN, V _{IH} = 2 V, | ~- | | 0.4 | V |
| l _{i.} | Input current at maximum input v | oltage | 26 | V _{CC} = MAX, | V ₁ = 5.5 V | | 1 | mA |
| | III de la collège de la collèg | J or K input | 26 | Vcc = MAX, | V 24V | | 50 | μА |
| чн | High-level input current | clock or clear | 20 | VCC - MAX, | VI - 2.4 V | | 100 | 1 44 |
| | | J or K input | 26 | VCC = MAX, | V 0.4 V | | -2 | mA |
| IL | Low-level input current | clock or clear | 20 | VCC - WAX, | V - 0.4 V | | -4 |] '''A |
| los | Short-circuit output current‡ | | 27 | V _{CC} = MAX | | - 40 | -100 | mA |
| ¹ CC | Supply current | | 28 | V _{CC} = MAX | | | 52 | mA |


[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$, N = 10


| | | TEST | TEOT 001 | UDITIONS | RSN54 | H103 | |
|------------------|---------------------------------------|--------|-------------------------|------------------------|-------|------|------|
| | PARAMETER | FIGURE | TEST COI | NDITIONS | MIN | MAX | UNIT |
| fmax | Maximum clock frequency | 33 | C _L = 50 pF, | R _L = 280 Ω | 25 | | MHz |
| | Propagation delay time, | | | | | | |
| ^t PLH | low-to-high-level output | 34 | $C_{L} = 50 pF$, | R_L = 280 Ω | | 15 | ns |
| | from clear to $\overline{\mathbf{Q}}$ | | | | | | |
| | Propagation delay time, | | | | | | |
| ^t PHL | high-to-low-level output | 34 | C _L = 50 pF, | R_L = 280 Ω | | 15 | ns |
| | from clear to Q | | | | | | |
| | Propagation delay time, | | | | | | |
| ^t PLH | low-to-high-level output | 33 | CL = 50 pF, | R _L = 280 Ω | | 15 | ns |
| | from clock | | | | | | |
| | Propagation delay time, | | | | | | |
| ^t PHL | high-to-low-level output | 33 | C _L = 50 pF, | $R_L = 280 \Omega$ | | 15 | ns |
| | from clock | 1 | | | | | |

[‡]No more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second. Only the \overline{Q} outputs are tested.


functional block diagram (each flip-flop)



schematic (each flip-flop)



10



 \P Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

PARAMETER MEASUREMENT INFORMATION d-c test circuits (continued) V_{CC} FIGURE 7-V_{IH}, V_{OL} FIGURE 8-V_{IL}, V_{OH} OPEN - OPEN FIGURE 9-I_I, I_{IH} FIGURE 10-IIL | || Iccl OPEN los All inverters are tested simultaneously. Average-per-inverter value = $\frac{I_{CC} \ total}{number \ of \ inverters \ in \ package}$ Each inverter is tested separately. FIGURE 11-IOS FIGURE 12-I_{CCH}, I_{CCL}

 $^{^{}f f}$ Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

PARAMETER MEASUREMENT INFORMATION d-c test circuits (continued) Each set of inputs is tested separately. A set comprises Each AND section is tested separately. one input from each AND section. FIGURE 13-V_{IH}, V_{OL} FIGURE 14-VIL, VOH OPEN Each input is tested separately. Each input is tested separately. FIGURE 16-IIL FIGURE 15-II, IIH





FIGURE 17-IOS



All gates are tested simultaneously. Average per-gate value = $\frac{I_{CC} \text{ total}}{\text{number of AOI gates in package}} \, \cdot$

FIGURE 18-ICCH, ICCL


 $[\]P$ Arrows indicate actual direction of current flow. Current into a terminal is a positive value. Dashed lines represent gates and/or inputs and outputs which are applicable to only some of the circuit types which reference these test circuits.

PARAMETER MEASUREMENT INFORMATION

d-c test circuits (continued) v_{CC} PRESET D TEST PER CLOCK TRUTH TABLE $\bar{\mathbf{Q}}$ ۷он CLEAR


- A. Each flip-flop is tested separately.
- B. Each output is tested separately.
- C. V_{OH} is also tested using clear and preset inputs.

FIGURE 19-V_{IH}, V_{IL}, V_{OH}



- A. Each flip-flop is tested separately.
- B. Each output is tested separately.

FIGURE 20-VIH, VIL, VOL





| | | TEST TABLE | | |
|-----------|------------------|--------------|-----------------|------------------|
| APPLY V | CONDITIONS | | CONDITIONS | |
| MEASURE | INPUTS FO | OR II, IIH | INPUTS | FOR IIL |
| կ, կլ, կլ | APPLY 4.5 V | APPLY GND | APPLY 4.5 V | APPLY GND |
| Clock | Clear and D | Preset | Clear | Preset and D |
| Clock | Preset and D | Clear | | |
| Preset | Clear and D | Clock | 0. | 0 |
| rieset | Clear and D | (See Note B) | Clear | Clock and D |
| Clear | Preset | D and Clock | Clock, D, | NI- |
| Oreal | 116561 | (See Note B) | and Preset | None |
| Clear | | | D | Preset and Clock |
| D | Clock and Preset | Clear | Clock and Clear | Preset |

NOTES: A. Each input of each flip-flop is tested separately.

B. GND is momentarily applied to clock, then 4.5 V.








I_{CC} is measured simultaneously for both flip-flops with D, clock, and preset at ground; then with D, clock, and clear at ground.

FIGURE 23-I_{CC}

 \P Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

PARAMETER MEASUREMENT INFORMATION d-c test circuits¶ (continued) a TEST TEST Іон JOL PER PER CLOCK CLOCK TRUTH TRUTH TABLE ñ ā VIL O→ TABLE Κ Vol ۷он CLEAR CLEAR v_{IH} NOTES: A. Each flip-flop is tested separately. B. Each output is tested separately. NOTES: A. Each flip-flop is tested separately. C. V_{OH} at the Q output is also tested using the clear input. FIGURE 24–V_{IH}, V_{IL}, V_{OH} B. Each output is tested separately. FIGURE 25-VIH, VIL, VOL



| | TEST | TABLE | | | | |
|-------------|------------------------|---|--|------------------------|--|--|
| C | ONDITIONS ON OTHE | CONDITIONS ON OTHER INPUTS FOR IIL | | | | |
| APPLY 4.5 V | APPLY MOMENTARY GND | APPLY GND | APPLY 4.5 V | APPLY MOMENTARY GND | | |
| | | Clear, J, and K | Clear, J, and K | | | |
| Clear | (See Note C) | J and K | (See Note B) | | | |
| | Clear (See Note D) | Clock and J | Clock and I | | | |
| | (See Note C) | Clock and J | CIOCK SING S | | | |
| | | Clock and Clear | Clock and Clear | Q (See Note C) | | |
| | Clear (See Note E) | Clock | Clock and Clear | Q (See Note C) | | |
| | APPLY 4.5 V | CONDITIONS ON OTHE INPUTS FOR I IH APPLY APPLY MOMENTARY GND Clear Ğ (See Note C) Ğ (See Note D) Ğ (See Note C) | APPLY 4.5 V APPLY MOMENTARY GND APPLY GND Clear To (See Note C) J and K Clear (See Note D) Clock and J To (See Note C) Clock and J Clock and J Clock and Clear | CONDITIONS ON OTHER | | |

- A. Each input of each flip-flop is tested separately.
 B. While maintaining all other conditions, the clock input is momentarily raised to 4.5 V, the V₁ is reapplied, and a second measurement of I_{1L} is made.
 - made. C. After the application of momentary ground to the specified output, both Q and \vec{Q} are left floating. D. Apply momentary ground before V $_{\rm L}$ E. Apply momentary ground, then 4.5 V.

FIGURE 26-IIH, IIL




FIGURE 27-IOS


Each $\overline{\mathbf{Q}}$ output is tested separately.

Vcc **P**|Icc OPEN 4.5 V O-SEE CLOCK NOTE OPEN CLEAR


ICC is measured with J, K, clear, and clock grounded. A second measurement is made with K grounded, 4.5 V applied to J and clear, and momentary 4.5 V, then ground, applied to clock. FIGURE 28-ICC

Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

switching characteristics



TEST CIRCUIT





10

- NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz, duty cycle = 50%, and $Z_{out} \approx 50~\Omega$.
 - B. Input conditions are established for each gate as follows:
 - 1. Input pulse is applied to one input and 2.4 V is applied to all unused inputs of the NAND gates.
 - Input pulse is applied to one AND section, and 2.4 V is applied to all unused inputs of that AND section, and all inputs of all unused AND sections of the AND-OR-INVERT gates are grounded.
 - C. C_L includes probe and jig capacitance.
 - D. For Series RSN54 circuits, R $_L$ = 400 $\Omega.$ For Series RSN54H circuits, R $_L$ = 280 $\Omega.$

FIGURE 29-GATE PROPAGATION DELAY TIMES

switching characteristics (continued)






10


VOLTAGE WAVEFORMS

- NOTES: A. Clock input pulse has the following characteristics: $t_{W(clock)} = 30$ ns for RSN5474 circuits, 20 ns for RSN54H74 circuits, and PRR = 1 MHz. When testing f_{clock} , vary PRR.
 - B. D input (pulse A) has the following characteristics: t_{setup} = 20 ns for RSN5474 circuits, 15 ns for RSN54H74 circuits, and PRR is 50% of the clock PRR. D input (pulse B) has the following characteristics: thold = 5 ns for RSN5474 circuits, 0 ns for RSN54H74 circuits, and PRR is 50% of the clock PRR.
 - C. All diodes are 1N3064.
 - D. C_L includes probe and jig capacitance.

E. For RSN5474 circuits, R $_{\rm L}$ = 400 Ω . For RSN54H74 circuits, R $_{\rm L}$ = 280 Ω . FIGURE 30—SWITCHING CHARACTERISTICS, CLOCK AND SYNCHRONOUS INPUT OF D-TYPE FLIP-FLOPS (HIGH-LEVEL DATA)

switching characteristics (continued)





10


VOLTAGE WAVEFORMS


- NOTES: A. Clock input pulse has the following characteristics: t_W = 30 ns for RSN5474 circuits, 20 ns for RSN54H74 circuits, and PRR = 1 MHz. When testing f_{clock} , vary PRR.
 - B. D input (pulse A) has the following characteristics: t_{setup} = 20 ns for RSN5474 circuits, 15 ns for RSN54H74 circuits, and PRR is 50% of the clock PRR. D input (pulse B) has the following characteristics: thold = 5 ns for RSN5474 circuits, 0 ns for RSN54H74 circuits, t_W = 60 ns, and PRR is 50% of the clock PRR.
 - C. All diodes are 1N3064.
 - D. C_L includes probe and jig capacitance.

E. For RSN5474 circuits, $R_L=400~\Omega$. For RSN54H74 circuits, $R_L=280~\Omega$. FIGURE 31—SWITCHING CHARACTERISTICS, CLOCK AND SYNCHRONOUS INPUTS OF D-TYPE FLIP-FLOPS (LOW-LEVEL DATA)

PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)






10

VOLTAGE WAVEFORMS

- NOTES: A. Clear or preset input pulse characteristics: t_{W(clear)} = t_(preset) = 30 ns for RSN5474 circuits, 20 ns for RSN54H74 circuits, and PRR = 1 MHz.
 - B. Clear and preset inputs dominate regardless of the state of clock or D inputs.
 - C. All diodes are 1N3064.
 - D. C_L includes probe and jig capacitance.
 - E. For RSN5474 circuits, R $_L$ = 400 $\Omega.$ For RSN54H74 circuits, R $_L$ = 280 $\Omega.$

FIGURE 32-SWITCHING CHARACTERISTICS, ASYNCHRONOUS INPUTS OF D-TYPE FLIP-FLOPS

switching characteristics (continued)




VOLTAGE WAVEFORMS


NOTES: A. When testing propagation delay times from clock input, the clock input pulse characteristics are: $t_r \le 7$ ns, $t_f \le 7$ ns, $t_{W(clock)} = 20$ ns, PRR = 1 MHz.

- B. When testing f_{max} , the clock input characteristics are: $t_r \le 3$ ns, $t_f = \le 3$ ns, $t_{w(clock)} = 12$ ns, PRR = 25 MHz.
- C. Both J and K inputs are tested with the input not under test grounded. For the J or K input pulse, t_r or t_f ≤ 7 ns, and t_{setup} is the minimum specified under recommended operating conditions.
- D. C_L includes probe and jig capacitance.
- E. All diodes are 1N3064.

FIGURE 33-SWITCHING CHARACTERISTICS, CLOCK AND SYNCHRONOUS INPUTS OF J-K FLIP-FLOPS

switching characteristics (continued)





10

- NOTES: A. The clear input pulse characteristics are: $t_W(clear) = 16$ ns, PRR = 1 MHz.
 - B. Q output may be set to the high level with a clock pulse.
 - C. C_L includes probe and jig capacitance.
 - D. All diodes are 1N3064.

FIGURE 34-SWITCHING CHARACTERISTICS, ASYNCHRONOUS INPUTS OF J-K FLIP-FLOPS

VOLTAGE WAVEFORMS

PRINTED IN U.S.A. TI cannot assume any responsibility for any circuits shown or represent that they are free from potent infringement.

SERIES RSN54L RADIATION-HARDENED TTL INTEGRATED CIRCUITS

TTL INTEGRATED CIRCUITS WITH HIGH TOLERANCE TO GAMMA AND NEUTRON IRRADIATION

- Very Low Power Dissipation . . . 1 mW Per Gate Typical at 50% Duty Cycle
- High D-C Noise Margin . . . 1 Volt Typical
- Low Output Impedance Provides Low A-C Noise Susceptibility
- Waveform Integrity over Full Range of Loading and Temperature Conditions
- Normalized Fan-Out to Ten Loads
- Typical NAND Gate Propagation Delay Time (CL = 50 pF) . . . 45 ns

description

Series RSN54L TTL integrated circuits are specifically designed and fabricated for operation and survivability in nuclear-radiation environments. The basic Series 54/74 configuration, desirable for its "natural" hardness, has been coupled with a state-of-the-art circuit-hardening process. This technology, compatible for use in high volume production, employs:

- · dielectric isolation
- thin-film resistors
- small transistor geometries
- shallow base diffusions
- heavy gold doping
- minimum collector thickness and resistivity
- aluminum interconnection system

Series RSN54, RSN54H, and RSN54L logic families are completely compatible with one another and with

most other TTL and DTL circuits. These circuits are designed to operate at the same supply voltages and logic levels with the high d-c noise margins which are characteristic of Texas Instruments Series 54/74 circuits. These families of radiation-hardened circuits include the gates and flip-flops needed to perform functions within present-day digital electronic systems. And since these three families are compatible with one another, Series RSN54L circuits may be selectively used to minimize power dissipation in system locations where speed is not the limiting parameter.

Series RSN54L circuits are designed for operation over the full military temperature range of -55° C to 125° C.

| CONTENTS | PAGE |
|--|-------|
| MAXIMUM RATINGS - INPUT/OUTPUT REQUIREMENTS | 10-30 |
| STANDARD LINE SUMMARY | 10-31 |
| DEFINITIVE SPECIFICATIONS | 10-32 |
| D-C TEST CIRCUITS | 10-44 |
| SWITCHING-TIME TEST CIRCUITS AND VOLTAGE WAVEFORMS | 10-49 |
| | |

SERIES RSN54L RADIATION-HARDENED TTL INTEGRATED CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, V _{CC} (See Note 1) | | | | | | | | | | | | | | | | | | | 7 V |
|--|--|--|--|--|--|--|--|---|---|--|--|--|---|--|----|-----|------|------|------|
| Input voltage (See Notes 1 and 2) | | | | | | | | | | | | | | | | | | . 5 | .5 V |
| Operating free-air temperature range | | | | | | | | | | | | | | | _Ę | 55° | C t | o 12 | 25°C |
| Storage temperature range | | | | | | | | _ | _ | | | | _ | | f | 35° | C to | o 15 | i0°C |

NOTES: 1. Voltage values are with respect to network ground terminal.

2. Input signals must be zero or positive with respect to network ground terminal.

input-current requirements

Input-current requirements reflect worst-case conditions for $T_A = -55^{\circ}C$ to $125^{\circ}C$ and $V_{CC} = 4.5$ V to 5.5 V. Currents into the input terminals are specified as positive values. Arrows on the d-c test circuits indicate the actual direction of current flow.

Each input of the Series RSN54L multiple-emitter input transistors requires no more than a 0.18-mA flow out of the input at a low voltage level; therefore one normalized load (N = 1) is -0.18 mA maximum. Each input requires current into the input at a high voltage level. This current is 10 μ A maximum (one normalized load) for each emitter input.

fan-out capability


Fan-out (N) reflects the ability of an output to sink current from a number of Series RSN54L loads at a low voltage level and to supply current at a high voltage level. Each output is capable of sinking current or supplying current to 10 normalized loads (N = 10) within the same series. In addition, Series RSN54L outputs will drive one Series RSN54 load, plus two Series RSN54L loads or one Series RSN54H load. Currents out of the output terminal are specified as negative values.

unused inputs

For optimum switching times and minimum noise susceptibility, unused inputs should be maintained at a positive voltage greater than 2.4 V but not to exceed the absolute maximum rating of 5.5 V. This eliminates the distributed capacitance associated with the floating-input-transistor emitter, bond wire, and package lead, and ensures that no degradation will occur in the propagation delay times. Some possible ways of handling input emitters are:


- a. Connect unused inputs to an independent supply voltage. Preferably this voltage should be between 2.4 V and 3.5 V.
- b. Connect unused inputs to a used input if maximum fan-out of the driving output will not be exceeded. Each input presents a full load to the driving output at a high-level voltage but adds no loading at a low-level voltage.
- c. Connect unused inputs to VCC through a 1-k Ω resistor so that if a transient which exceeds the 5.5-V maximum rating should occur, the impedance will be high enough to protect the input. One-to-25 unused inputs may be connected to each 1-k Ω resistor.

SERIES RSN54L RADIATION-HARDENED TTL INTEGRATED CIRCUITS




CIRCUIT TYPES RSN54L00, RSN54L10, RSN54L20, RSN54L130, RSN54L131 **POSITIVE-NAND GATES**

schematics (each gate)




logic


H FLAT PACKAGE (TOP VIEWS)



10



RSN54L131



NC-No internal connection

CIRCUIT TYPES RSN54L00, RSN54L10, RSN54L20, RSN54L130, RSN54L131 POSITIVE-NAND GATES

recommended operating conditions

| | MIN | NOM | MAX | UNIT |
|--|-----|-----|-----|------|
| Supply voltage, V _{CC} | 4.5 | 5 | 5.5 | V |
| Normalized fan-out from each gate, N | | | 10 | |
| Operating free-air temperature, T _A | -55 | | 125 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


| | PARAMETER | TEST FIGURE | TEST CONDITIONS [†] | MIN - | MAX | UNIT |
|----------------|--|----------------|---|-------|-------|------|
| v_{IH} | High-level input voltage | 1 | | 1.9 | | V |
| V_{IL} | Low-level input voltage | 2 | | | 0.8 | |
| Voн | High-level output voltage | 2 | $V_{CC} = MIN, V_{IL} = 0.8 V,$ $I_{OH} = -100 \mu A$ | 2.4 | | V |
| VOL | Low-level output voltage | 1 | V_{CC} = MIN, V_{IH} = 1.9 V, I_{OL} = 2 mA | | 0.3 | v |
| I _I | Input current at maximum input voltage | 3 | V _{CC} = MAX, V _I = 5.5 V | | 100 | μА |
| ΉΗ | High-level input current | 3 | V _{CC} = MAX, V _I = 2.4 V | | 10 | μΑ |
| HIL | Low-level input current | 4 | $V_{CC} = MAX$, $V_I = 0.3 V$ | | -0.18 | mA |
| los | Short-circuit output current | 5 | V _{CC} = MAX | -1 | -15 | mA |
| Іссн | Supply current, high-level output (average per gate) | 6 | V _{CC} = MAX, V _I = 0 | | 0.2 | mA |
| ICCL | Supply current, low-level output (average per gate) | 6 | $V_{CC} = MAX$, $V_I = 4.5 V$ | | 0.51 | mA |

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$, N = 10

| PARAMETER | TEST FIGURE | TEST CONDITIONS | MIN | MAX | UNIT |
|---|----------------|-------------------------|-----|-----|------|
| tpLH Propagation delay time, low-to-high-level output | 28 | C _L = 50 pF, | | 60 | ns |
| tpLH Propagation delay time, high-to-low-level output | 20 | $R_L = 4 k\Omega$ | | 60 | ns |

CIRCUIT TYPE RSN54L57 3-3-3-2-INPUT AND-OR-INVERT GATE



recommended operating conditions

| | MIN | NOM | MAX | UNIT |
|------------------------------------|-----|-----|-----|------|
| Supply voltage, V _{CC} | 4.5 | 5 | 5.5 | V |
| Normalized fan-out from output, N | | | 10 | |
| Operating free-air temperature, TA | -55 | | 125 | °c |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST FIGURE | TEST CONDITIONS | MIN | MAX | UNIT |
|------|--|----------------|---|-----|-------|------|
| VIH | High-level input voltage | 7 | | 1.9 | | V |
| VIL | Low-level input voltage | 8 | | | 8.0 | V |
| Voн | High-level output voltage | 8 | $V_{CC} = MIN, V_{1L} = 0.8 V,$ $I_{OH} = -100 \mu A$ | 2.4 | | ٧ |
| VOL | Low-level output voltage | 7 | V _{CC} = MIN, I _{IH} = 1.9 V, I _{OL} = 2 mA | | 0.3 | V |
| 11 | Input current at maximum input voltage | 9 | $V_{CC} = MAX$, $V_I = 5.5 V$ | | 100 | μΑ |
| ΙΉ | High-level input current | 9 | V _{CC} = MAX, V _I = 2.4 V | | 10 | μΑ |
| 11L | Low-level input current | 10 | V _{CC} = MAX, V _I = 0.3 V | | -0.18 | mA |
| los | Short-circuit output current | 11 | V _{CC} = MAX | -1 | -15 | mΑ |
| ССН | Supply current, high-level output | 12 | V _{CC} = MAX, V _I = 0 | | 0.8 | mA |
| ICCL | Supply current, low-level output | 12 | $V_{CC} = MAX$, $V_I = 4.5 V$ | | 0.99 | mA |

switching characteristics, VCC = 5 V, TA = 25 $^{\circ}$ C, N = 10

| PARAMETER | TEST FIGURE | TEST CONDITIONS | MIN | MAX | UNIT |
|---|----------------|------------------------|-----|-----|------|
| tpLH Propagation delay time, low-to-high-level output | 28 | C _L = 50 pF | | 90 | ns |
| tpHL Propagation delay time, high-to-low-level output | 20 | R _L = 4 kΩ | | 60 | ns |


CIRCUIT TYPE RSN54L71 S-R MASTER-SLAVE FLIP-FLOP

functional block diagram

PRESET O CLEA

logic

H FLAT PACKAGE (TOP VIEW)



NC-No internal connection

description

These S-R flip-flops are based on the master-slave principle. The AND-OR gate inputs for entry into the master section are controlled by the clock pulse. The clock pulse also regulates the circuitry which connects the master and slave sections. The sequence of operation is as follows:

- 1. Isolate slave from master
- 2. Enter information from AND gate inputs to master
- 3. Disable AND-OR gate inputs
- 4. Transfer information from master to slave

Logic levels of S and R inputs must not be allowed to change when the clock pulse is in a high state.

TRUTH TABLE

| INPUT | INPUTS AT t _n | | S AT t _{n+1} | |
|-------|--------------------------|---------------|-----------------------|--|
| S | R | Q | ā | |
| L | L | Qn | \bar{a}_n | |
| L | Н | L | Н | |
| Н | L | Н | L | |
| н | н | Indeterminate | | |

S = S1.S2.S3


R = R1.R2.R3

t_n = bit time before clock pulse

t_{n+1} = bit time after clock pulse

 $Q_n = \text{level of output } Q \text{ at } t_n$

 \overline{Q}_n = level of output \overline{Q} at t_n



CIRCUIT TYPE RSN54L71 S-R MASTER-SLAVE FLIP-FLOP

recommended operating conditions

| | MIN | NOM | MAX | UNIT |
|---|-----|-----|-----|------|
| Supply voltage, V _{CC} | 4.5 | 5 | 5.5 | V |
| Normalized fan-out from each output, N | | | 10 | |
| Width of clock pulse, tw(clock) | 200 | | | ns |
| Width of preset pulse, tw(preset) | 100 | | | ns |
| Width of clear pulse, t _{W(clear)} | 100 | | | ns |
| Input setup time, t _{setup} (see Note 1) | 100 | | | ns |
| Input hold time, thold (see Note 2) | 0 | | | ns |
| Operating free-air temperature, TA | -55 | | 125 | °C |

- NOTES: 1. Setup time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.
 - 2. Hold time is the interval immediately following the negative-going edge of the clock pulse during which interval the data to be recognized must be maintained at the input to ensure its continued recognition.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


| | PARAME | TER | TEST FIGURE | TEST CO | ONDITIONS† | MIN | MAX | UNIT |
|-----------------|--|--|----------------|--|---|-----|---------------|------|
| VIH | High-level input voltage | and the second s | 13 and 14 | | | 1.9 | | ٧ |
| VIL | Low-level input voltage | | 13 and 14 | | | | 8.0 | V |
| V _{OH} | High-level output voltage | | 13 | V _{CC} = MIN, V _{IL} = 0.8 V, | V _{IH} = 1.9 V, I _{OH} = -100 μA | 2.4 | | v |
| V _{OL} | Low-level output voltage | | 14 | V _{CC} = MIN, V _{IL} = 0.8 V, | V _{IH} = 1.9 V, I _{OL} = 2 mA | | 0.3 | V |
| Ц | Input current at maximum input voltage | Any S or R Preset, clear or clock | 15 | V _{CC} = MAX, | V _I = 5.5 V | | 100 200 | μΑ |
| ΙΗ | High-level input current | Any S or R Preset, clear, or clock | 15 | V _{CC} = MAX, | V ₁ = 2.4 V | | 10 20 | μА |
| ηL | Low-level input current | Any S or R Preset, clear, or clock | 16 | V _{CC} = MAX, | V _I = 0.3 V | | -0.18 -0.4 | mA. |
| los | Short-circuit output curre | nt | 17 | V _{CC} = MAX | | -1 | -15 | mA |
| lcc | Supply current | | 15 | V _{CC} = MAX | | 1 | 1.44 | mA |

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

| | PARAMETER | TEST FIGURE | TEST CONDITIONS | MIN | ТҮР | MAX | UNIT |
|------------------|---|----------------|-------------------------|-----|-----|-----|-------|
| f _{max} | Maximum clock frequency | 29 | | | 3 | | MHz |
| tPLH | Propagation delay time, low-to-high-level output from preset or clear | 30 | | | | 75 | ns |
| ^t PHL | Propagation delay time, high-to-low-level output from preset or clear | 30 | C _L = 50 pF, | | | 150 | 1 115 |
| tPLH | Propagation delay time, low-to-high-level output from clock | 29 | $R_L = 4 k\Omega$ | 10 | | 75 | ns |
| t _{PHL} | Propagation delay time, high-to-low-level output from clock | 29 | | 10 | | 150 | 115 |

CIRCUIT TYPE RSN54L71 S-R MASTER-SLAVE FLIP-FLOP



TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222


CIRCUIT TYPE RSN54L72 J-K MASTER-SLAVE FLIP-FLOP

functional block diagram

MESET O CLEA

logic

H FLAT PACKAGE (TOP VIEW)



NC-No internal connection

description

These J-K flip-flops are based on the master-slave principle. The AND-OR gate inputs for entry into the master section are controlled by the clock pulse. The clock pulse also regulates the circuitry which connects the master and slave sections. The sequence of operation is as follows:

- 1. Isolate slave from master
- 2. Enter information from AND gate inputs to master
- 3. Disable AND-OR gate inputs
- 4. Transfer information from master to slave

 $\label{logic_logic_logic} \mbox{Logic levels of J and K inputs must not be allowed} \\ \mbox{to change when the clock pulse is in a high state.}$

TRUTH TABLE

| INPUTS AT t _n | | OUTPUT | S AT t _{n+1} |
|--------------------------|---|----------------|-----------------------|
| J | K | a | ā |
| L | L | Qn | \overline{Q}_n |
| L | Н | L | H, |
| н | L | н | L |
| н | н | ō _n | Q_n |

J = J1 • J2 • J3


K = K1.K2.K3

t_n = bit time before clock pulse

t_{n+1} = bit time after clock pulse

 Q_n = level of output Q at t_n

 \overline{Q}_n = complement of Q_n or level of output \overline{Q} at t_n



recommended operating conditions

| | MIN NOM | MAX | UNIT |
|---|-----------|-----|------|
| Supply voltage, V _{CC} | 4.5 5 | 5.5 | V |
| Normalized fan-out from each output, N | | 10 | |
| Width of clock pulse, tw(clock) | 200 | | ns |
| Width of preset pulse, tw(preset) | 100 | | ns |
| Width of clear pulse, t _w (clear) | 100 | | ns |
| Input setup time, t _{setup} (see Note 1) | tw(clock) | | ns |
| Input hold time, thold (see Note 2) | 0 | | ns |
| Operating free-air temperature, T _A | -55 | 125 | °c |

NOTES: 1. Setup time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.

2. Hold time is the interval immediately following the negative-going edge of the clock pulse during which interval the data to be recognized must be maintained at the input to ensure its continued recognition.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAME | TER | TEST FIGURE | TEST CO | ONDITIONS† | MIN | MAX | UNIT |
|-----|----------------------------|-------------------------|----------------|--|---|-----|-------|------|
| VIH | High-level input voltage | | 18 and 19 | | | 1.9 | | V |
| VIL | Low-level input voltage | | 18 and 19 | | | | 0.8 | V |
| Vон | High-level output voltage | | 18 | V _{CC} = MIN, V _{IL} = 0.8 V, | V _{IH} = 1.9 V, I _{OH} = -100 μA | 2.4 | | v |
| VOL | Low-level output voltage | | 19 | V _{CC} = MIN, V _{IL} = 0.8 V, | V _{IH} = 1.9 V, I _{OL} = 2 mA | | 0.3 | ٧ |
| 1. | Input current at | Any J or K | 20 | V _{CC} = MAX, | V _I = 5.5 V | | 100 | |
| Ч | maximum input voltage | Preset, clear or clock | 7 20 | VCC = MAX, | V = 5.5 V | | 200 | μА |
| 1 | High-level | Any J or K | 20 | \/ MAX | V = 2.4.V | | 10 | |
| ΉН | input current | Preset, clear, or clock | 7 20 | V _{CC} = MAX, | V _I = 2.4 V | | 20 | μА |
| 1 | Low-level | Any J or K | 21 | V | | | -0.18 | |
| ΊL | input current | Preset, clear, or clock | 21 | V _{CC} = MAX, | V _i = 0.3 V | | -0.4 | mA |
| los | Short-circuit output curre | nt | 22 | V _{CC} = MAX | | -1 | -15 | mA |
| Icc | Supply current | | 20 | V _{CC} = MAX | | | 1.44 | mA |

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

switching characteristics, VCC = 5 V, TA = 25°C

| | PARAMETER | TEST FIGURE | TEST CONDITIONS | MIN 1 | TYP MAX | UNIT |
|------------------|---|----------------|-------------------------|-------|---------|------|
| f _{max} | Maximum clock frequency | 29 | | | 3 | MHz |
| ФLН | Propagation delay time, low-to-high-level output from preset or clear | | | | 75 | |
| ^t PHL | Propagation delay time, high-to-low-level output from preset or clear | 30 | C _L = 50 pF, | | 150 | ns |
| ŧРLН | Propagation delay time, low-to-high-level output from clock | at from clock | - | 10 | 75 | |
| ^t PHL | Propagation delay time, high-to-low-level output from clock | 29 | | 10 | 150 | ns |

CIRCUIT TYPE RSN54L72 J-K MASTER-SLAVE FLIP-FLOP

schematic \blacksquare \$ \$ 40 k ✓ \$23 k

TRUTH TABLE

| INPUT AT t _n | OUTPUT | S AT t _{n+1} |
|-------------------------|--------|-----------------------|
| D | Q | α |
| L | L | Н |
| н | Н | L |

H = high level, L = low level t_n = bit time before clock pulse t_{n+1} = bit time after clock pulse


description

This monolithic, dual, low-power edge-triggered flip-flop utilizes TTL circuitry to perform D-type flip-flop logic. Each flip-flop has individual clear and preset inputs, and also complementary Q and \overline{Q} outputs.


Information at input D is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D-input signal has no effect.

logic

H FLAT PACKAGE (TOP VIEW)



functional block diagram (each flip-flop)



CIRCUIT TYPE RSN54L74 DUAL D-TYPE EDGE-TRIGGERED FLIP-FLOP

recommended operating conditions

| | MIN | NOM | MAX | UNIT |
|---|-----|-----|-----|------|
| Supply voltage, VCC | 4.5 | 5 | 5.5 | ٧ |
| Normalized fan-out from each output, N | | | 10 | |
| Width of clock pulse, t _W (clock) | 200 | | | ns |
| Width of preset pulse, t _W (preset) | 100 | | | ns |
| Width of clear pulse, tw(clear) | 100 | | | ns |
| Input setup time, t _{Setup} (see Note 1) | 30 | | | ns |
| Input hold time, thold (see Note 2) | 0 | | | ns |
| Operating free-air temperature, TA | -55 | | 125 | °C |

- NOTES: 1. Setup time is the interval immediately preceding the positive-going edge of the clock pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.
 - Hold time is the interval immediately following the positive-going edge of the clock pulse during which interval the data to be recognized must be maintained at the input to ensure its continued recognition.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


| - | PARAME | TER | TEST FIGURE | TEST CO | ONDITIONS† | MIN | мах | |
|------------------|----------------------------|-----------------|----------------|--|--|-----|-------------|--------|
| VIH | High-level input voltage | | 23 and 24 | | | 1.9 | | V |
| VIL | Low-level input voltage | | 23 and 24 | | | | 0.8 | V |
| Voн | High-level output voltage | | 23 | V _{CC} = MIN, V _{IL} = 0.8 V, | $V_{IH} = 1.9 V,$ $I_{OH} = -100 \mu A$ | 2.4 | | ٧ |
| VOL | Low-level output voltage | | 24 | V _{CC} = MIN, V _{IL} = 0.8 V, | V _{IH} = 1.9 V, I _{OL} = 2 mA | | 0.3 | V |
| | Input current at | D input | 25 | V _{CC} = MAX, | | | 0.1 | |
| l _l | | Preset or clock | | | $V_1 = 5.5 V$ | | 0.2 | mA |
| • | maximum input voltage | Clear | | | | | 0.3 | |
| | | D input | | | | | 10 | |
| Чн | High-level | Preset or clock | 25 | V _{CC} = MAX, | $V_1 = 2.4 \text{ V}$ | | 20 | μΑ |
| | input current | Clear | | | | | 30 | |
| | Low-level | D or preset | 0- | V | V 00V | | -0.18 | mA. |
| 1 ₁ L | input current | Clear or clock | 25 | V _{CC} = MAX, | $V_1 = 0.3 V$ | | -0.36 |] '''A |
| los | Short-circuit output curre | ent | 26 | V _{CC} = MAX | | -1 | -1 5 | mA |
| ¹cc | Supply current (each flip- | -flop) | 27 | V _{CC} = MAX | | | 1.5 | mA |

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{C}$

| | PARAMETER | TEST FIGURE | TEST CONDITIONS | MIN | TYP | мах | UNIT |
|------------------|---|----------------|-------------------------|-----|-----|-----|------|
| f _{max} | Maximum clock frequency | 31 and 32 | | | 3 | | MHz |
| ^t PLH | Propagation delay time, low-to-high-level output from preset or clear | 33 | | | 50 | 75 | ns |
| tPHL | Propagation delay time, high-to-low-level output from preset or clear | 33 | C _L = 50 pF, | | 80 | 150 | |
| ^t PLH | Propagation delay time, low-to-high-level output from clock | 31 and 32 | $R_L = 4 k\Omega$ | | 60 | 100 | ns |
| tPHL | Propagation delay time, high-to-low-level output from clock | 31 and 32 | | | 90 | 150 | |


schematic




V...V_{CC} bus
Resistor values are nominal in ohms.



 $[\]P$ Arrows indicate actual direction of current flow. Current into a terminal is a positive value.



PARAMETER MEASUREMENT INFORMATION



Each output is tested separately. FIGURE 13-VIH, VIL, VOH





FIGURE 14-VIH, VIL, VOL



- 1. Each input is
- tested separately.

 2. With all other inputs grounded, I_{CC} is measured first with clear, then preset, at 4.5 V.

| | TEST TABLE |
|--|---|
| APPLY V _I (TEST I _I , I _{IH}) | GROUND |
| Clock | Preset, Clear, R1, R2, R3, S1, S2, and S3 |
| Preset | Clock, R1, R2, and R3 |
| Clear | Clock, S1, S2, and S3 |
| R1 | Clock, Preset, R2, and R3 |
| R2 | Clock, Preset, R1, and R3 |
| R3 | Clock, Preset, R1, and R2 |
| S1 | Clock, Clear, S2, and S3 |
| S2 | Clock, Clear, S1, and S3 |
| \$3 | Clock, Clear, S1, and S2 |
| | |


FIGURE 15-II, IIH, ICC

Each input is tested separately.

| APPLY V _I (TEST I _{IL}) | APPLY 4.5 V |
|---|------------------------------------|
| Clock | Preset, R1, R2, R3, S1, S2, and S3 |
| Clock | Clear, R1, R2, R3, S1, S2, and S3 |
| Preset | R1, R2, R3, S1, S2, and S3 |
| Clear | R1, R2, R3, S1, S2, and S3 |
| R1 | Preset, Clock, R2, and R3 |
| R2 | Preset, Clock, R1, and R3 |
| R3 | Preset, Clock, R1, and R2 |
| S1 | Clear, Clock, S2, and S3 |
| S2 | Clear, Clock, S1, and S3 |
| S3 | Clear, Clock, S1, and S2 |

FIGURE 16-IIL


10



Each output is tested separately.

FIGURE 17-IOS

 \P Arrows indicate actual direction of current flow. Current into a terminal is a positive value.




Each output is tested separa

FIGURE 18-VIL, VIH, VOH

VIH OH SEE TEST TABLE CLOCK CLEAR OLLEAR TEST TABLE


Each output is tested separately. FIGURE 19-VIL, VIH, VOL



- Each input is tested separately.
- 2. With all other inputs grounded, I_{CC} is measured first with clear, then preset, at 4.5 V.


| | | TEST TABLE |
|-----|--|---|
| | APPLY V _I (TEST I _I , I _{IH}) | GROUND |
| | Clock | Preset, Clear, J1, J2, J3, K1, K2, and K3 |
| | Preset | Clock, K1, K2, and K3 |
| | Clear | Clock, J1, J2, and J3 |
| ıts | J1 | Clock, Clear, J2 and J3 |
| h | J2 | Clock, Clear, J1, and J3 |
| | J3 | Clock, Clear, J1, and J2 |
| | K1 | Clock, Preset, K2, and K3 |
| | K2 | Clock, Preset, K1, and K3 |
| | К3 | Clock, Preset, K1, and K2 |

FIGURE 20-II, IIH, ICC



| TEST TABLE | | | | | | | | | | | |
|------------|-----------------|----------------------------|--|--|--|--|--|--|--|--|--|
| APPLY VI | APPLY MOMENTARY | APPLY 4.5 V | | | | | | | | | |
| (TEST IIL) | GND, THEN 4.5 V | A C. 1 4.5 V | | | | | | | | | |
| Clock | Preset | J1, J2, J3, K1, K2, and K3 | | | | | | | | | |
| Clock | Clear | J1, J2, J3, K1, K2, and K3 | | | | | | | | | |
| Preset | None | J1, J2, J3, K1, K2, and K3 | | | | | | | | | |
| Clear | None | J1, J2, J3, K1, K2, and K3 | | | | | | | | | |
| J1 | Clear | Clock, J2, and J3 | | | | | | | | | |
| J2 | Clear | Clock, J1, and J3 | | | | | | | | | |
| J3 | Clear | Clock, J1, and J2 | | | | | | | | | |
| К1 | Preset | Clock, K2, and K3 | | | | | | | | | |
| K2 | Preset | Clock, K1, and K3 | | | | | | | | | |
| К3 | Preset | Clock, K1, and K2 | | | | | | | | | |

FIGURE 21-IIL



 \P Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

10

FIGURE 22-IOS

PARAMETER MEASUREMENT INFORMATION d-c test circuits¶ (continued) v_{CC} PRESET PRESET D Q TEST VIH O-D TEST PER CLOCK PER TRUTH CLOCK TRUTH TABLE ā VIL O→ TABLE ۷он CLEAR CLEAR A. Each flip-flop is tested separately. V_{IH} B. Each output is tested separately. A. Each flip-flop is tested separately. C. $V_{\mbox{OH}}$ is also tested using clear and preset inputs. B. Each output is tested separately. FIGURE 23-V_{IH}, V_{IL}, V_{OH} FIGURE 24-VIH, VIL, VOL

4.5 V VCC

PRESET

D

OPEN

TEST

TABLE

CLOCK

CLEAR


OPEN


| | | TEST TABLE | E | |
|---------------------|-------------------------|--------------|-----------------|------------------|
| APPLY VI MEASURE | CONDITIONS INPUTS FO | | 1 | S ON OTHER |
| 4,4H,4L | APPLY 4.5 V | APPLY GND | APPLY 4.5 V | APPLY GND |
| Clock | Clear and D | Preset | Clear | Preset and D |
| Clock | Preset and D | Clear | | 100010110 |
| Preset | Clear and D | Clock | | |
| | Cical and D | (See Note B) | Clear | Clock and D |
| Clear | Preset | D and Clock | Clock, D, | |
| | 116361 | (See Note B) | and Preset | None |
| Clear | | | D | Preset and Clock |
| D | Clock and Preset | Clear | Clock and Clear | Preset |

NOTES: A. Each input of each flip-flop is tested separately.

B. GND is momentarily applied to clock, then 4.5 V.

FIGURE 25-II, IIH, IIL






 I_{CC} is measured simultaneously for both flip-flops with D, clock, and preset at ground; then with D, clock, and clear at ground.


FIGURE 27-ICC

 $[\]P$ Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

switching characteristics



TEST CIRCUIT





NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz, duty cycle = 50%, and Z $_{out}$ \approx 50 Ω .

- B. Input conditions are established for each gate as follows:
 - 1. Input pulse is applied to one input and 2.4 V is applied to all unused inputs of the NAND gates.
 - 2. Input pulse is applied to one AND section, and 2.4 V is applied to all unused inputs of the AND section, and all inputs of all unused AND sections of the AND-OR-INVERT gate are grounded.
- C. C_L includes probe and jig capacitance.

FIGURE 28-GATE PROPAGATION DELAY TIMES

switching characteristics (continued)





NOTES: A. Clock input characteristics: $t_W = 200$ ns, and PRR = 500 kHz. When testing f_{max} , vary PRR.


- B. C_L includes probe and jig capacitance.
- C. All diodes are 1N916.
- D. Load is applied only to output under test.


FIGURE 29-S-R AND J-K FLIP-FLOP SWITCHING TIMES FROM SYNCHRONOUS INPUTS

TEXAS INSTRUMENTS

10-50

switching characteristics (continued)






NOTES: A. Clear or preset inputs dominate regardless of the state of clock or logic inputs.

- B. Clear or preset input pulse characteristics: $t_{w(clear)} = 100 \text{ ns}$, $t_{w(preset)} = 100 \text{ ns}$, and PRR = 500 kHz.
- C. All diodes are 1N916.
- D. C_L includes probe and jig capacitance.

FIGURE 30-S-R AND J-K FLIP-FLOP SWITCHING TIMES FROM ASYNCHRONOUS INPUTS

switching characteristics (continued)




NOTES: A. Clock input pulse has the following characteristics: $t_{W(clock)} = 200$ ns and PRR = 500 kHz. When testing f_{max} , vary PRR.


- B. D input (pulse A) has the following characteristics: t_{setup} = 30 ns, t_w = 100 ns, and PRR is 50% of the clock PRR. D input (pulse B) has the following characteristics: t_{hold} = 0 ns, t_w = 80 ns, and PRR is 50% of the clock PRR.
- C. All diodes are 1N916.
- D. C_L includes probe and jig capacitance

FIGURE 31-SWITCHING CHARACTERISTICS, CLOCK AND SYNCHRONOUS INPUTS (HIGH-LEVEL DATA)

TEXAS INSTRUMENTS

switching characteristics (continued)






NOTES: A. Clock input pulse has the following characteristics: $t_W = 200$ ns and PRR = 500 kHz. When testing f_{max} , vary PRR.

- B. D input (pulse A) has the following characteristics: t_{setup} = 30 ns, t_{w} = 100 ns, and PRR is 50% of the clock PRR. D input (pulse B) has the following characteristics: t_{hold} = 0 ns, t_{w} = 80 ns, and PRR is 50% of the clock PRR
- C. All diodes are 1N916.
- D. C_L includes probe and jig capacitance.

FIGURE 32 – SWITCHING CHARACTERISTICS, CLOCK AND SYNCHRONOUS INPUTS (LOW-LEVEL DATA)

switching characteristics (continued)



NOTES: A. Clear or Preset input pulse characteristics: $t_{W(clear)} = t_{W(preset)} = 100 \text{ ns}$, PRR = 500 kHz.

- B. Clear and Preset inputs dominate regardless of the state of Clock or D inputs.
- C. All diodes are 1N916.
- D. C_L includes probe and jig capacitance.

FIGURE 33-ASYNCHRONOUS INPUTS SWITCHING CHARACTERISTICS

PRINTED IN USA

Il cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement

SERIES RSN55900 SENSE AMPLIFIERS

RSN55900-DUAL-CHANNEL PREAMPLIFIER
RSN55910-SWITCHED BUFFER
RSN55920-D-C COUPLED 4-CHANNEL SENSE AMPLIFIER

RSN55900 electrical characteristics at 25°C free-air temperature

| | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|---|-------------------------|-----|-----|-----|------|
| I _{IB} | Input bias current | | | | 25 | μΑ |
| İSL | Low-level strobe current | V _S = 0 V | | | 4 | mA |
| AVD | Large-signal differential voltage amplification | V _{ID} = 10 mV | 100 | | 200 | |
| VOPP | Maximum peak-to-peak output voltage swing | | 7 | | | ٧ |
| Voc | Common-mode output voltage | V _I = 0 V | 5 | | . 7 | ٧ |
| ¹ CC1 | Supply current from V _{CC1} | V _{CC1} = 12 V | | | 12 | mA |
| I _{CC2} | Supply current from V _{CC2} | V _{CC2} = 5 V | -41 | | 15 | mA |
| IEE | Supply current from VEE | V _{EE} = -10 V | | | -17 | mΑ |
| tPLH | Propagation time, low-to-high-level output | | | 15 | | ns |

RSN55910 electrical characteristics at 25°C free-air temperature

| | PARAMETER | SUPPLY MODE | CONDITIONS | MIN | MAX | UNIT |
|--------------------|---|----------------|--------------------------|-----|-------|------|
| | | 1 | V _{ID} = 40 mV | 4.5 | | v |
| Voh(₹) | High-level \overrightarrow{Y} output voltage | 2 | V _{ID} ≈ 85 mV | 4.5 | | • |
| | | 1 | V _{ID} = 300 mV | | . 0.5 | v |
| V _{OL(Ÿ)} | Low-level Y output voltage | 2 | V _{ID} = 400 mV | | 0.5 | |
| I _{CC1} | Supply current from V _{CC1} | 1 | V _{CC1} = 12 V | | 5 | mA |
| ICC2 | Supply current from V _{CC2} | 1 | V _{CC2} = 5 V | | 20 | mΑ |
| IEE . | Supply current from VEE | 1. | VEE = -10 V | | -17 | mA |
| | | 1 | | 8 | 28 | ns |
| tPHL(Ŷ) | Propagation time, high-to-low-level \overline{Y} output | 2 | | 8 | 35 | 113 |
| <u></u> | | 1 | | 10 | 45 | |
| ΦLH(Ÿ) | Propagation time, low-to-high-level \overline{Y} output | 2 | | 10 | 46 | ns |

| SUPPLY | V _{CC1} | V _{CC2} | V _{CC3} | VEE |
|--------|------------------|------------------|------------------|-------|
| 1 '' | 12 V | 5 V | OPEN | -10 V |
| 2 | GND | 5 V | 5 V | -10 V |

All voltage values, except differential voltages, are with respect to the network ground terminal.

10


RSN55920 electrical characteristics at 25°C free-air temperature


| | PARAMETER | CONDITIONS | MIN | MAX | UNIT | |
|-----|---------------------------|--------------------------|-----|------|------|--|
| VIO | Input offset voltage | V _O = 1.4 V | | 2.5 | mV | |
| IIB | Input bias current | | | 100 | μΑ | |
| ISL | Low-level strobe current | V _S = 0 V | | 1.38 | mA | |
| VOH | High-level output voltage | V _{ID} = 50 mV | 2.4 | - | V | |
| VOL | Low-level output voltage | V _{ID} = -50 mV | | 0.45 | ٧ | |
| ICC | Supply current from VCC | V _{CC} = 5.5 V | | 30 | mA | |
| IEE | Supply current from VEE | V _{EE} = -6.6 V | | -19 | mΑ | |


[†]All radiation tolerant integrated circuits are supplied in H flat packages. See Section 1 for dimensional drawings.

SERIES RSN55900 SENSE AMPLIFIERS

functional logic diagrams








10

TYPICAL APPLICATION DATA



| PIN | MIN | NOM | MAX |
|-----|--------|-------|--------|
| 1 | 4.5 V | 5.V | 5.5 V |
| 14 | 10.8 V | 12 V | 13.2 V |
| 13 | -11 V | -10 V | –9 V |

PRINTED IN .U.S.A.

DTL AND DIODE ARRAYS

RADIATION TOLERANT DTL

These radiation-tolerant circuits are electrically similar to and functionally interchangeable with their Series 15930‡ counterparts. The terminal assignments are the same. They are mounted in the 14-pin H ceramic package and are intended for operation over the full military range of -55°C to 125°C.


| TYPE | FUNCTION |
|-----------|--|
| RSN15930 | Expandable Dual 4-Input NAND Gate |
| RSN 15932 | Expandable Dual 4-Input NAND Buffer Gate |
| RSN15944 | Expandable Dual 4-Input NAND Power Gate |
| RSN15945 | J-K/R-S Flip-Flop |
| RSN15962 | Triple 3-Input NAND Gate |

typical characteristics at 25°C free-air temperature


| Propagation delay time | | | | | | | | - | | - | ٠ | - | | | | | - | ٠ | 25 ns |
|------------------------|--|--|--|---|--|----|----|---|--|---|---|-------|---|--|--|--|---|---|--------|
| Power dissipation | | | | - | | ٠. | ٠. | | | | | | | | | | | | 12 mW |
| D-c noise immunity . | | | | | | | | | | | | - | - | | | | | | 750 mV |

RADIATION TOLERANT DIODE ARRAYS

RSN14925 7-DIODE ARRAY 14-PIN PACKAGE



RSN14097 16-DIODE ARRAY 10-PIN PACKAGE



10

electrical characteristics at 25°C free-air temperature

| PARAMETER | | TEST CONDITIONS | MIN | TYP MAX | UNIT | |
|-------------------|---------------------------|-------------------------------|-----|---------|------------|--|
| V _(BR) | Reverse Breakdown Voltage | I _R = 10 μA | 40 | | V | |
| I _B | Static Reverse Current | V _R = 40 V | | 500 | nΑ | |
| VF | Static Forward Voltage | I _F = 500 mA | | 1.5 | .v | |
| | | I _F = 100 mA | 0.7 | 1 |] <u> </u> | |
| СТ | Total Capacitance | V _R = 0, f = 1 MHz | | 12 | рF | |

[†]All radiation tolerant devices are supplied in H flat packages. See Section 1 for dimensional drawings. ‡Refer to Section 11 for more complete data on Series 15930.

featuring


HIGH TOLERANCE TO GAMMA AND NEUTRON IRRADIATION

- Input Voltage Range . . . ±8 V Min
- Maximum Peak-to-Peak Output Voltage Swing . . . 20 V Min

description

The RSN52 709 circuit is a radiation-hardened, high-performance operational amplifier specifically designed and fabricated for operation and survivability in a nuclear environment. Small-geometry transistors, shallow base diffusions, component matching, dielectric isolation, and thin-film resistors are utilized to improve performance and minimize sensitivity to gamma and neutron irradiation. Provisions are incorporated within the circuit whereby external components may be used to compensate the amplifier for stable operation under various feedback or load conditions. Definitive specifications are provided for electrical characteristics over the full military temperature range of -55°C to 125°C. Data on changes in device performance characteristics resulting from exposure to gamma or neutron irradiation is available at Texas Instruments upon demonstration of need-to-know and applicable security credentials.

schematic and terminal assignments



Component values shown are nominal.

NC FRED V_{CC}. OUTPUT FRED COMP A (COMP A (COM

H FLAT PACKAGE (TOP VIEW)

NC-No internal connection

For ordering instructions and mechanical data, refer to Section 1.

271

CIRCUIT TYPE RSN52709 RADIATION-HARDENED HIGH-PERFORMANCE OPERATIONAL AMPLIFIER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltages (See Note 1): | V _{CC+} |
|---------------------------------|---|
| | V _{CC} 18 V |
| Differential input voltage | ±5 V |
| Input voltage (either input, Se | e Note 1) |
| Duration of short-circuit outp | ut current (T _A = 25°C) |
| Continuous total power dissipa | ation at (or below) 100°C free-air temperature (See Note 2) |
| Operating free-air temperature | range (See Note 2) |
| Storage temperature range | |

NOTES: 1. These voltage values are with respect to the zero reference level of the supply voltage.

2. Derate linearly to 125°C free-air temperature at the rate of 5 mW/°C.

voltages specified

Unless otherwise noted, supply voltages specified in the following tables are V_{CC} = 9 V to 15 V, where a positive voltage within the specified range or of the specified value is applied to V_{CC+} and an equal negative voltage is applied to V_{CC-} . Unless otherwise noted, all voltages except V_{1O} are with respect to the zero reference level (ground) of the supply voltages.

electrical characteristics (unless otherwise noted, $V_{\rm CC}$ = 9 V to 15 V, $T_{\rm A}$ = 25°C)

| | PARAMETER | TEST CONDITIONS | | MIN | TYPt | MAX | UNI |
|------------------|---|---------------------------------|--|--------|-------------|--------|-----------------------------|
| | Differential-input offset | R _s ≤10 kΩ, | T _A = -55°C to 125°C | | | 6 | mV |
| VIO | voltage | R _s ≤10kΩ | <u> </u> | | 1 | 5 | mV |
| | Differential-input offset | $R_s = 50 \Omega$, | T _A = -55°C to 125°C | | 3 | | μ V /°(|
| ^α VIO | voltage temperature coefficient | R _s ≤ 10 kΩ. | T _A = -55°C to 125°C | | 6 | | μ V / ⁰ (|
| | Input bias current | V _{CC} = 15 V | | | 100 | 500 | nA |
| IB | | V _{CC} = 15 V, | T _A = -55°C | | 120 | 1500 | nA |
| | Differential-input offset | | T _A = 125°C | | 20 | 200 | nA |
| IIO | | | | | 25 | 200 | nA |
| -10 | current | | T _A = -55°C | | 30 | 500 | nA |
| IIB | Input reverse current | V _{ID} = 5 V | | | | 5 | μΑ |
| | Maximum peak-to-peak output voltage swing | V _{CC} = 15 V, | $R_L \ge 10 \text{ k}\Omega$, | 24 | | | v |
| | | | $T_A = -55^{\circ}C$ to $125^{\circ}C$ | | | | L v |
| VOPP | | V _{CC} = 15 V, | R _L ≥2 kΩ, | 20 | | | V |
| | | | $T_A = -55^{\circ}C$ to 125°C | | | | |
| VI | Input voltage range | V _{CC} = 15 V, | | ±8 | | | V |
| | Large-signal open-loop | V _{CC} = 15 V, | $R_{L} \geqslant 2 k\Omega$, | 20,000 | 40,000‡ | 70.000 | |
| AVD | differential voltage gain | $V_0 = \pm 10 \text{ V},$ | $T_A = -55^{\circ}C$ to $125^{\circ}C$ | 20,000 | | | |
| CMRR | Common-mode rejection ratio | R _s ≤10 kΩ, | T _A = -55°C to 125°C | 70 | 90‡ | | dB |
| | Input resistance | | T _A = -55°C | 40 | 100 | | kΩ |
| r _i | | | | 150 | 400 | | kΩ |
| ro | Output resistance | | | | 150 | | Ω |
| Δνιο/Δνα | Supply voltage sensitivity | $R_s \leq 10 \text{ k}\Omega$, | T _A = -55°C to 125°C | | 2 5‡ | 150 | μ V /\ |
| PD | Total power dissipation | V _{CC} = 15 V, | V _O = 0 | | 80 | 165 | mW |

† All typical values are at V_{CC} = 15 V.

† These typical values are at $T_A = 25^{\circ}C$.

transient response, V_{CC} = 9 V to 15 V, T_A = 25°C

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----|-----------|--|-----|-----|-----|------|
| tr | Rise time | V _{in} = 20 mV, C _L = open | | | 1.5 | μs |
| | Overshoot | V _{in} = 20 mV, C _L ≤ 100 pF | | | 30% | |

PRINTED IN U.S.A.

Il cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement. TEXAS INSTRUMENTS