

RCA 1800

MICROPROCESSOR

**Binary Arithmetic Subroutines for
RCA COSMAC Microprocessors**

MPM-206

Suggested Price \$5.00

RCA 1800

MICROPROCESSOR

**Binary Arithmetic Subroutines for
RCA COSMAC Microprocessors**

MPM-206

Suggested Price \$5.00

Binary Arithmetic Subroutines for RCA COSMAC Microprocessors

RCA | Solid State Division | Somerville, N. J. 08876

Copyright 1976 by RCA Corporation
(All rights reserved under Pan-American Copyright Convention)

Printed in USA/6-76

Foreword

The RCA CDP1801 and CDP1802 COSMAC Microprocessors are CMOS 8-bit register-oriented central processing units. They are suitable for use in a wide range of stored-program computer systems and products. Often, their applications require extended precision arithmetic calculations with possible interfacing of the system to BCD-oriented peripheral hardware. For such applications, this Manual provides a set of 16-bit 2's complement arithmetic subroutines designed to be operated on the RCA COSMAC Microprocessors. Versions are supplied for use with either the RCA CDP1801 or CDP1802. A suitable selection from this set of subroutines may be made for the calculations required in a specific application.

The subroutines described in this Manual are also available in source language on a floppy diskette CDP18S826 for use with the RCA Floppy Disk System CDP18S800.

In this Manual, the 29 Binary Arithmetic Subroutines are described, first in general and then in detail. A Standard Call and Return Technique for facilitating their use is provided along with complete listings. Additionally, BCD-to-binary and binary-to-BCD conversions are described. As a tutorial aid, a sample program is also provided.

Users requiring additional information on the available hardware, firmware, and software support systems should refer to the COSMAC technical literature. Reference should be made to the device technical data sheets and to the following publications:

Information furnished by RCA is believed to be accurate and reliable. However, no responsibility is assumed by RCA for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of RCA.

Trademark(s) Registered®
Marca(s) Registrada(s)

- MPM-201 User Manual for the RCA CDP1802 COSMAC Microprocessor
- MPM-202 Timesharing Manual for the RCA CDP1802 COSMAC Microprocessor
- MPM-203 Evaluation Kit Manual for the RCA CDP1802 COSMAC Microprocessor
- MPM-208 Operator Manual for the RCA COSMAC Development System
- MPM-101 User Manual for the CDP1801 COSMAC Microprocessor
- MPM-102 Program Development Guide for the CDP1801 COSMAC Microprocessor (Timesharing)

Table of Contents

	Page
Foreword	3
Binary Arithmetic Subroutines	5
Introduction	5
Application	6
Basic Conventions	6
Subroutine Categories	7
Calling Sequence	8
Algorithms	8
Meaning of DF	8
Utility Routines	8
Defined Options	9
Timing	9
Detailed Description of Subroutines	11
Index by Category	11
Index – Alphabetically	11
Appendix A - Standard Subroutine Call and Return Technique	25
Appendix B (I) - Arithmetic Subroutine Listing for CDP1801	27
Appendix B (II) - Arithmetic Subroutine Listing for CDP1802	45
Appendix C - Sample Program	61


Binary Arithmetic Subroutines

Introduction

The Binary Arithmetic Subroutine Package given in this Manual is a set of 16-bit 2's complement arithmetic subroutines designed to be operated on a COSMAC microprocessor. The subroutines are coded in Level-I assembly language and require 1K-byte of memory space. These subroutines do not alter themselves and can be stored in Read-Only Memory. Different versions are available for the CDP1801 and CDP1802. The subroutines may be used individually or in any combination.


Four arithmetic functions are included:

1. 16-bit 2's complement Addition:




92CS-28092

2. 16-bit 2's complement Subtraction:




92CS-28089

3. 16-bit 2's complement Multiplication which yields 32-bit result:



92CS-28090


4. 32-bit 2's complement Division which yields 16-bit result:




92CS-28088

BCD-to-binary and binary-to-BCD conversions together with utility routines (which can be used to save or restore the contents of registers) are provided.

CDP1801:



CDP1802:



92CS-28091

Applications

Various applications of these subroutines are possible. For example, a user may enter BCD numbers from external devices, manipulate these numbers in 2's complement arithmetic functions, and finally output the result in BCD form back to external devices. A diagram of such an application is given in Fig. 1.




Fig. 1 – Example of microprocessor system using the arithmetic subroutine package.

It is possible to use the arithmetic function(s) only, as diagrammed in Fig. 2, or a combination of these subroutines to suit the user's needs.




Fig. 2 – Application using arithmetic functions only.

Basic Conventions

All of the subroutines in this package follow the call and return conventions described in the **User Manual for the RCA CDP1802 COSMAC Microprocessor (MPM-201)**. A stack area in RAM is also implied. Symbolic register names are used to permit custom modifications and register allocation. The standard registers' definitions and their functions are:

$R(SP) = R2$.. The stack pointer.
$R(PC) = R3$.. The program counter used by all the subroutines.
$R(CALL) = R4$.. Pointer to CALL routine.
$R(RETN) = R5$.. Pointer to RETURN routine.
$R(LINK) = R6$.. Pointer to arguments passed from main program.
$R(AR) = RA$.. Pointer to BCD digits in memory. Used in BCD conversion routines.
$R(NR) = RB$.. Counter for the number of BCD digits. Used in BCD conversion routines.
$R(CR) = RC$.. Scratchpad and counter. Used in multiply, divide and others.
$R(MA) = RD$.. Pointer to the address of one of the two operands in add, subtract, multiply and divide operations.
$R(MQ) = RE$.. 16-bit accumulator or sign extension. Used in multiplication and division to hold the most significant half of the product and dividend. It is also used to store the remainder after a divide operation.
$R(AC) = RF$.. 16-bit accumulator. Used as one of the two operands for all computations.

Binary Arithmetic Subroutines

Subroutine Categories

A list of the binary arithmetic subroutines by category together with a description of their functions follows.

The secondary subroutines shown are used internally by the other subroutines only. Their functions, therefore,

will not be described in further detail. For the interested user, commented coding is provided on the actual listing of the binary arithmetic subroutine package. These secondary routines are relatively short and self-explanatory.

I. ADDITION

NAME	ARGUMENT	FUNCTION
ADDOP	aaaa	$R(AC)+M(OPERA ND POINTER) \rightarrow R(AC)$
ADD	---	$R(AC)+OPERA ND \rightarrow R(AC)$
ADDCON	nnnn	$R(AC)+CONSTANT \rightarrow R(AC)$
ADDST	---	$R(AC)+two bytes on stack \rightarrow R(AC)$

II. SUBTRACTION

SDOP	aaaa	$M(OPERA ND POINTER)-R(AC) \rightarrow R(AC)$
SD	---	$OPERA ND-R(AC) \rightarrow R(AC)$
SDCON	nnnn	$CONSTANT-R(AC) \rightarrow R(AC)$
SMOP	aaaa	$R(AC)-M(OPERA ND POINTER) \rightarrow R(AC)$
SM	---	$R(AC)-OPERA ND \rightarrow R(AC)$

III. MULTIPLICATION

MPYOP	aaaa	$R(AC)*M(OPERA ND POINTER) \rightarrow [R(MQ);R(AC)]$
MPY	---	$R(AC)*OPERA ND \rightarrow [R(MQ);R(AC)]$

IV. DIVISION

DIVOP	aaaa	$[R(MQ);R(AC)]/M(OPERA ND POINTER) \rightarrow R(AC)$
DIV0	---	zero divide check and sign extension
DIV	---	quotient overflow check
DIVQ	---	$[R(MQ);R(AC)]/OPERA ND \rightarrow R(AC)$

V. BINARY-CODED-DECIMAL NUMBER CONVERSION

CBD	aaaa,nn	Binary in $R(AC) \rightarrow BCD$
CDB	aaaa,nn	$BCD \rightarrow$ Binary in $R(AC)$

VI. UTILITY ROUTINES

PUSHAC	---	$R(AC) \rightarrow$ stack
PUSHCQ	---	$R(MQ),R(MA),R(RC) \rightarrow$ stack
POPAC	---	stack $\rightarrow R(AC)$
POP	---	stack \rightarrow discard
POPCQ	---	stack $\rightarrow R(MQ),R(MA),R(RC)$
LOADOP	aaaa	$M(OPERA ND POINTER) \rightarrow R(AC)$
LOAD	---	$OPERA ND \rightarrow R(AC)$
LODCON	nnnn	$CONSTANT \rightarrow R(AC)$
STOROP	aaaa	$R(AC) \rightarrow M(OPERA ND POINTER)$
STORE	---	$R(AC) \rightarrow$ OPERAND
COMPPOP	aaaa	If $R(AC) \geq M(OPERA ND POINTER)$ then 1 $\rightarrow DF$
COMP	---	If $R(AC) \geq$ OPERAND then 1 $\rightarrow DF$
TEST	---	compare $R(AC)$ with 0
SWAPAQ	---	$R(AC) \rightleftharpoons R(MQ)$

VII. SECONDARY ROUTINES

DABS*	$ABS[R(MQ)]$	$ABS(OPERA ND) \rightarrow R(MQ)$
DSM*		entry point of DABS
DVA*		entry point of DABS
DSHL*		$MQ*2 \rightarrow MQ$
DZS		clear memory locations for BCD

NOTES:

aaaa is two bytes address of operand. * found in CDP1801 version only.
nnnn is two bytes constant literal.

Calling Sequence

The calling sequences of the subroutines are similar; the only differences are the nature of their arguments. Some routines deal implicitly with an operand on the stack, or with an operand pointed to by the address register. Some fetch the address of the operand from the call sequence argument list, and others fetch the actual argument from the call sequence. Typically, a routine which fetches the address of an operand is used if the operand is a variable. On the other hand, a routine that fetches the actual argument is used if the operand is a constant. For instance, if the function $A=B/C+5$ is to be performed, the calling sequence of the divide and add routines could be:

```

    SEP CALL
    ,A(DIVOP)   .. assume [R(MQ);R(AC)] contain the variable B.
    ,A(C)        .. address of the variable C in memory.
                  .. now R(AC) contains the quotient of the
                  .. operation B/C.

    SEP CALL
    ,A(ADDCON)  .. the constant 5 is to be added to the
    ,X'0005'     .. quotient of B/C stored in R(AC) previously.
                  .. now R(AC) contains B/C+5
  
```

Algorithms

The add and subtract routines use ordinary 2's complement add and subtract methods. For multiplication, the add-shift algorithm is implemented. The divide routine uses the nonrestoring method. These algorithms can be found in computer arithmetic books. For example, see **Digital Computer Design Fundamentals** by Yaohan Chu, McGraw-Hill Book Company.

The BCD-to-binary conversion is accomplished by taking the digits in order, starting with the most significant, and adding them to ten times the previous partial result—successively.

The binary-to-BCD conversion for the CDP1801 is implemented in the reverse order. The binary number in register AC is divided by ten successively until R(AC) becomes zero. On each iteration, the remainder is the corresponding BCD digit starting from the least significant. DZS is an internal subroutine used to initialize all the digits to zero.

The implementation of the binary-to-BCD conversion for the CDP1802 is faster than that for the CDP1801. It is described in the book referenced above.

Meaning of DF

The add, subtract, divide, BCD-to-binary conversion, and binary-to-BCD conversion routines affect DF. The DF is set if the result has overflowed. Since no overflow condition is possible for multiplication, the multiply routine sets DF if the product is greater than 16 bits. Some of the subroutines also use DF to indicate the terminal condition of an operation. For example, the compare subroutine sets DF if the content of R(AC) is greater than or equal to the operand pointed to by register MA. Thus, it is assumed and is essential that the subroutine linkage routines do not alter the state of DF. The "Standard Subroutine Call and Return Technique" is assumed. Appendix A contains a listing typical of these programs.

Utility Routines

Four of the general registers R(AC), R(MQ), R(MA), and R(CR), are used by various routines. For programs that need these registers, special routines have been included which save them on the stack, and later restore them. Accordingly, the register save and restore routines are completely independent. In particular, these routines are partitioned into two sets: routines to push and pop the accumulator, and routines to push and pop the other three registers as a block. The separate routines for the accumulator permit intermediate results to be saved on the stack for later use in computation. In addition, a routine is provided to swap or exchange the accumulator with the accumulator extension, which is used in multiplication and division.

It is assumed that the stack pointer normally points to one byte above the first of two bytes stored by the subroutine call operation (i.e., the last pushed, having the lower memory address), and that these two bytes are normally popped off by the return operation. Note that this assumption is consistent with the standard subroutine linkage conventions. Thus, to save data on the stack, the data must be inserted beneath those first two bytes, so that when they are popped off, the saved data will be on top. Similarly, when the data is to be recovered, it must be fetched from beneath the top two bytes, then the gap closed up. One of the entries to the binary add routine also permits using the virtual top of the stack as one operand (that is, the top of the stack as seen by the calling program).

Defined Options

Some of the lines in the listing have one or more flags on the right margin. They consist of a symbol enclosed within parentheses. These symbols are used to flag "Defined Options" which are specified in the notes to follow. Usually to invoke a particular option, all of the lines flagged by the same character are altered in some specified way.

(@) Separate Stack

While it is expected that the user will utilize the standard subroutine linkage, there is no requirement that the stack pointer used for the binary arithmetic be the same as that for the subroutine linkage. Since some of these routines do not themselves make use of the call linkages, it is not always necessary to use a stack for the calls. If a stack is not needed, subroutines PUSHQC, PUSHAC, POPCQ and POPAC are inappropriate. If their functions are desired, the routines must be rewritten omitting the operation of slicing off the top of the stack and working under it (actually this results in the routines being trivially simple, so the user should have no difficulty recoding them). If the arithmetic from the top of the stack is still a desirable feature, the lines flagged by (@) must be deleted, so that R(MA) will point to the actual top of the stack.

(0) 16-Bit Dividend

By retaining the lines so flagged, and deleting the lines flagged (/), the divide routine will assume that all dividends fit entirely into the R(AC), and that error conditions can occur only if the divisor is zero.

(/) 32-Bit Dividend

By retaining the lines so flagged, and deleting the lines flagged (0), the divide routine will assume that all dividends occupy the full 32 bits of the R(AC) and R(MQ), and that a divide fault is possible only if the quotient result of the dividend divided by the divisor would exceed the 16 bits of the R(AC), or if the divisor is zero (which is equivalent to an infinite quotient).

(0) (/) No Divide Check

By deleting all the lines flagged by either (0) or (/), the divide routine will perform no testing on the possibility of a divide fault. This deletion poses the simple hazard that the numbers resulting from the operation will be meaningless if a divide fault occurs, and no indication of the error will be returned to the calling routine. Note that in this option, the dividend is assumed to be 32 bits.

If the user needs to make alterations to the routines, or if some are omitted, their placement in memory may need changing to eliminate possible branches out of page.

Timing

Timing measurements, given in Fig. 3, were taken on the arithmetic and code conversion subroutines. For the CDP1801 version, the speed is limited by the size of the program since the objective is to fit the total package into 1-K of memory. However, with the CDP1802 instruction set, it is possible to meet this memory space requirement while optimizing for speed. All the measurements were based on a clock rate of 2 MHz. The actual timing can be rescaled depending on the user's application system clock rate. For instance, if the CDP1802 is operated at a 6-MHz clock rate, the time shown is reduced by a factor of three.

I. Arithmetic Functions

	ADD	SUBTRACT	MULTIPLY	DIVIDE
Best:	0.152 ms	0.168 ms	3.112 ms	13.80 ms
Worst:	0.264 ms	0.32 ms	9.782 ms	16.15 ms

II. BCD ± BINARY

BINARY + BCD	BCD + BINARY
15.36 ms	5.84 ms
73.48 ms	28.76 ms

Fig. 3(a)—Timing measurements for the RCA CDP1801 COSMAC Microprocessor (based on 2-MHz clock rate).

I. Arithmetic Functions

	ADD	SUBTRACT	MULTIPLY	DIVIDE
Best:	0.136 ms	0.128 ms	2.792 ms	4.496 ms
Worst:	0.224 ms	0.256 ms	4.223 ms	5.856 ms

II. BCD ± BINARY

BINARY + BCD	BCD + BINARY
4.37 ms	0.31 ms
9.27 ms	2.67 ms

Fig. 3(b)—Timing measurements for the RCA CDP1802 COSMAC Microprocessor (based on 2-MHz clock rate).

Detailed Description of Subroutines

The following material provides a detailed description of each subroutine and how it is used. For ease of use this information is given in a standard format which includes the subroutine identification, its function, the calling

procedure, the registers used, other subroutines used, the meaning of DF on return, the number magnitude, the time range for the subroutine, its length in bytes, and, where helpful, an example.

Index by Category

Subroutine	Page
I. ADDITION	
ADDOP	12
ADD	12
ADDCON	12
ADDST	13
II. SUBTRACTION	
SDOP	13
SD	13
SDCON	14
SMOP	14
SM	14
III. MULTIPLICATION	
MPYOP	15
MPY	15
IV. DIVISION	
DIVOP	16
DIVO	16
DIV	16
DIVQ	16
V. BINARY-CODED-DECIMAL NUMBER CONVERSION	
CBD	18
CDB	19
VI. UTILITY ROUTINES	
PUSHAC	20
PUSHCQ	20
POPAC	20
POP	20
POPCQ	20
LOADOP	21
LOAD	21
LODCON	21
STOROP	22
STORE	22
COMPOP	22
TEST	23
SWAPAQ	23

Index - Alphabetically

Subroutine	Page
ADD	12
ADDCON	12
ADDOP	12
ADDST	13
CBD	18
CDB	19
COMP	22
COMPOP	22
DIV	16
DIVO	16
DIVOP	16
DIVQ	16
LOAD	21
LOADOP	21
LODCON	21
MPY	15
MPYOP	15
POP	20
POPAC	20
POPCQ	20
PUSHAC	20
PUSHCQ	20
SD	13
SDCON	14
SDOP	13
SM	14
SMOP	14
STORE	22
STOROP	22
SWAPAQ	23
TEST	23

1. Subroutine:	ADDOP	1. Subroutine:	ADDCON
2. Function:	ADD	2. Function:	
ADDOP and ADD are two entries of a subroutine that add the content of R(AC) and a two-byte operand in memory pointed to by R(MA). The sum is stored in R(AC).		This subroutine adds the content of R(AC) to the two-byte constant passed from the calling program. The sum is placed in R(AC).	
ADDOP fetches the address of operand from the calling program and stores it in R(MA).			
ADD assumes the address of operand is already in R(MA).			
3. Calling Procedure:		3. Calling Procedure:	
... enter from ADDOP		SEP CALL	
SEP CALL	,A(ADDOP)	,A(ADDCON)	
,A(OPR) ... where OPR is		,X'nnnn' ... where nnnn is the	
... the address of the		... constant to be added to R(AC).	
... operand.			
... enter from ADD			
SEP CALL	,A(ADD)		
,A(ADD) ... R(MA) contains the address of			
... operand.			
4. Registers Used:			
R(LINK), R(MA), R(AC), R(SP).			
5. Other Subroutines Used:			
ADDOP : should be followed in memory by ADD.			
ADD : none			
6. On Return:			
DF = 0 means addition was successful.			
DF = 1 means the sum exceeded the maximum or minimum range of representable numbers.			
7. Number:			
Representation: Signed 2's complement		Representation: Signed 2's complement	
Width: 16 bits		Width: 16 bits	
Range: $8000 \leqslant \text{number}_{16} \leqslant 7FFF$		Range: $8000 \leqslant \text{number}_{16} \leqslant 7FFF$ or	
$-32768 \leqslant \text{number}_{10} \leqslant 32767$		$-32768 \leqslant \text{number}_{10} \leqslant 32767$	
8. Time:			
CLOCK RATE: <u>2 MHz</u> <u>6.4 MHz</u>		CLOCK RATE: <u>2 MHz</u> <u>6.4 MHz</u>	
CDP1801 Best 0.208 — ms		CDP1801 Best 0.218 — ms	
Worst 0.288 — ms		Worst 0.298 — ms	
CDP1802 Best 0.192 0.060 ms		CDP1802 Best 0.204 0.064 ms	
Worst 0.216 0.067 ms		Worst 0.224 0.070 ms	
9. Length:			
CDP1801 version 45 bytes		CDP1802 version 30 bytes	
CDP1801 version 45 bytes		CDP1802 version 31 bytes	
10. Example:			
... assume AC = FFFE (= -2);			
... assume M(OPR) = #0001			
... enter from ADDOP			
SEP CALL	,A(ADDOP)		
,A(OPR) ... address of operand			
[code] ... R(AC) is now FFFF (= -1)			
... with DF = 0			

1. Subroutine:	ADDST	1. Subroutine:	SDOP
2. Function:		2. Function:	SD
ADDST adds the content of R(AC) to the top two bytes of stack. These two bytes should be stored in a sequence such that the more significant part is on the top and the less significant part is at the bottom.		SDOP and SD are two different entries of a subroutine that subtract R(AC) from the contents of two bytes in memory that is pointed to by R(MA).	
3. Calling Procedure:		SDOP fetches the address of minuend from the calling program and stores it in R(MA).	
SEP CALL	,A(ADDST)	SD assumes the address of minuend is already in R(MA).	
,A(OPR) ... 2-byte constant is stored			
... on top of stack.			
4. Registers Used:		3. Calling Procedure:	
R(LINK), R(MA), R(AC), R(SP).		... to enter from SDOP	
5. Other Subroutine Used:		SEP CALL	
ADD	,A(SDOP)	,A(MINU) ... where MINU is the address	
6. On Return:		... of the minuend.	
DF = 0 means addition was successful.			
DF = 1 means the sum exceeded the maximum or minimum range of representable numbers.		.to enter from SD	
7. Number:		SEP CALL	
Representation: Signed 2's complement		,A(SD) ... the address of minuend should be	
Width: 16 bits		... in R(MA).	
Range: $8000 \leqslant \text{number}_{16} \leqslant 7FFF$ or			
$-32768 \leqslant \text{number}_{10} \leqslant 32767$			
8. Time:			
CLOCK RATE: <u>2 MHz</u> <u>6.4 MHz</u>			
CDP1801 Best 0.218 — ms			
Worst 0.298 — ms			
CDP1802 Best 0.204 0.064 ms			
Worst 0.224 0.070 ms			
9. Length:			
CDP1801 version 46 bytes		CDP1802 version 31 bytes	
CDP1801 version 46 bytes		CDP1802 version 24 bytes	
10. Example:			
[code] ... assume R(AC) = X'000A'			
... assume M(MINU) = X'0005'			
SEP CALL	,A(SDOP)	... enter from SDOP	
,A(MINU)		... address of minuend will be	
		... fetched by SDOP	
[code]		... R(AC) is now FFFB (= -0005)	
		... with DF = 0.	

1. Subroutine: SDCON
2. Function: This subroutine subtracts AC from a 16-bit constant and stores the difference in AC.
3. Calling Procedure: SEP CALL ,A(SDCON), ,X'nnnn' .. where nnnn is the constant.
4. Registers Used: R(LINK), R(MA), R(AC), R(SP).
5. Other Subroutine Used: SD
6. On Return: DF = 0 means subtraction was successful. DF = 1 means subtraction was unsuccessful because the difference exceeded the maximum or minimum range of representable numbers.
7. Number: Representation: Signed 2's complement Width: 16 bits Range: $8000 \leqslant \text{number}_{16} \leqslant 7FFF$ or $-32768 \leqslant \text{number}_{10} \leqslant 32767$
8. Time: CLOCK RATE: 2 MHz 6.4 MHz
- | | | | | |
|---------|-------|-------|---|----|
| CDP1801 | Best | 0.216 | — | ms |
| | Worst | 0.272 | — | ms |
- | | | | | |
|---------|-------|-------|-------|----|
| CDP1802 | Best | 0.184 | 0.057 | ms |
| | Worst | 0.208 | 0.065 | ms |
9. Length: CDP1801 CDP1802
version version
39 28 bytes
10. Example: [code] .. assume R(AC) = X'0002'
SEP CALL ,A(SDCON), ,X'0002'
.. constant is X'0005'
,[code] .. R(AC) is now X'0003' with DF = 0

1. Subroutine: SMOP
2. Function: SMOP and SM are two different entries of a subroutine that subtract the contents of two bytes in memory, which is pointed to by R(MA), from R(AC). SMOP fetches the address of subtrahend from the calling program and stores it in R(MA). SM assumes the address of subtrahend is already in R(MA).
3. Calling Procedure: . . to enter from SMOP
SEP CALL ,A(SMOP)
- | | | | | |
|---------|-------|-------|---|----|
| CDP1801 | Best | 0.216 | — | ms |
| | Worst | 0.272 | — | ms |
- . . where SUBT is the address of the subtrahend.
SEP CALL ,A(SM)
. . R(MA) should contain the address of subtrahend.
4. Registers Used: R(LINK) for SMOP only, R(MA), R(AC), R(SP).
5. Other Subroutines Used: SMOP: should be followed in memory by SM.
SM : none
6. On Return: DF = 0 means subtraction was successful. DF = 1 means subtraction was unsuccessful because the difference has exceeded the maximum or minimum range of representable numbers.
7. Number: Representation: Signed 2's complement Width: 16 bits Range: $8000 \leqslant \text{number}_{16} \leqslant 7FFF$ or $-32768 \leqslant \text{number}_{10} \leqslant 32767$
8. Time: CLOCK RATE: 2 MHz 6.4 MHz
- | | | | | |
|---------|-------|-------|---|----|
| CDP1801 | Best | 0.216 | — | ms |
| | Worst | 0.320 | — | ms |
- | | | | | |
|---------|-------|-------|-------|----|
| CDP1802 | Best | 0.192 | 0.060 | ms |
| | Worst | 0.256 | 0.080 | ms |
9. Length: CDP1801 CDP1802
version version
SMOP 49 34 bytes
SM 45 30 bytes
10. Example: [code] .. assume M(100; 101) = 0001 and .. R(MA) = 0100 and R(AC) = 8000
SEP CALL ,A(SM)
. . take SM entry
[code] .. DF = 1
. . difference exceeded the .. maximum range of negative .. number

1. Subroutine: MPYOP
2. Function: MPYOP and MPY are two different entries of a subroutine that multiply R(AC) by the contents of two bytes in memory which are pointed to by R(MA). The product is placed in R(MQ) and R(AC) with the highest bit of R(MQ) as the sign bit and the lowest bit of R(AC) as the least significant bit.
- MPYOP fetches the address of multiplier from the calling program and stores it in R(MA). MPY assumes the address of multiplier is already in R(MA).
3. Calling Procedure: . . to enter from MPYOP
SEP CALL ,A(MPYOP)
- | | | | | |
|---------|-------|-------|---|----|
| CDP1801 | Best | 3.112 | — | ms |
| | Worst | 9.782 | — | ms |
- | | | | | |
|---------|-------|-------|-------|----|
| CDP1802 | Best | 2.792 | 0.872 | ms |
| | Worst | 4.223 | 1.320 | ms |
- . . where MPLR is the address of the multiplier.
SEP CALL ,A(MPY)
. . the address of multiplier .. should be in R(MA).
4. Registers Used: R(LINK) for MPYOP only, R(MA), R(MQ), R(AC), R(CR).
5. Other Subroutines Used: MPYOP: should be followed in memory by MPY.
MPY : DSM, DVA (for CDP1801 version only).
6. On Return: DF = 0 means product $\leqslant 16$ bits
DF = 1 means product > 16 bits
7. Number: Representation: Signed 2's complement Width: 16 bits Range: $8000 \leqslant \text{number}_{16} \leqslant 7FFF$ or $-32768 \leqslant \text{number}_{10} \leqslant 32767$ Product: $00008000 \leqslant \text{number}_{16} \leqslant 40000000$ or $-1073709056 \leqslant \text{number}_{10} \leqslant 1073741824$
8. Time: CLOCK RATE: 2 MHz 6.4 MHz
- | | | | |
|---------|----------|---------|---------|
| CDP1801 | version* | CDP1802 | version |
|---------|----------|---------|---------|
- | | | | |
|-------|-----|----|-------|
| MPYOP | 131 | 81 | bytes |
| MPY | 127 | 77 | bytes |
- *Including secondary subroutines.
10. Example: [code] .. assume M(MPLR) = X'0001'
. . assume R(AC) = FFFF (= -0001)
SEP CALL ,A(MPYOP). . enter from MPYOP
,A(MPLR)
[code] .. [R(MQ); R(AC)] = FFFFFFFF (= -1)
. . with DF = 0 since the magnitude .. of product is less than 15 bits

1. Subroutine:

DIVOP
DIV0
DIV
DIVQ

Alternatively, the code could fall through DIV and DIVQ if the option of quotient overflow check is selected.

2. Function:

DIVOP, DIV0, DIV, DIVQ are four different entries of a subroutine which divide the contents of [R(MQ); R(AC)] by the contents of two bytes in memory pointed to by R(MA).

Upon returning from the subroutine, R(AC) contains the quotient and R(MQ) contains the remainder.

DIVOP fetches the address of divisor from the calling program and stores it in R(MA).

DIV0 assumes the address of divisor is already in R(MA) and the magnitude of dividend does not exceed 15 bits. It extends the sign bit of R(AC) into R(MQ), and does a divide check (divisor = 0).

DIV also assumes the address of divisor is already in R(MA). It checks dividend against divisor to make sure that the magnitude of quotient will not exceed 15 bits. The divisible numbers are shown on the following page.

DIVQ assumes R(MA) contains the address of divisor. It divides [R(MQ); R(AC)] by the operand in memory which is pointed to by R(MA). When returning to the calling program, R(AC) contains the quotient with remainder stored in R(MQ). This entry does not check condition; hence, it is the user's responsibility to determine if the quotient is meaningful.

3. Calling Procedure:

... enter from DIVOP

SEP CALL
,A(DIVOP)
,A(DIVR)

... where DIVR is the
... address of divisor.

... enter from the other entry points

SEP CALL
,A(DIV0)

... or DIV, or DIVQ
... the address of divisor
... should be in MA.

4. Registers Used:

DIVOP: R(LINK), R(MA).

DIV0: R(MA), R(AC), R(MQ).

DIV: R(CR), R(MQ), R(AC), R(MA).

DIVQ: R(CR), R(MQ), R(AC), R(MA), R(SP).

5. Other Subroutines Used:

DIVOP: The code should fall through DIV0 and DIVQ if zero divide check and sign extension operation (which is performed by DIV0) is chosen.

DIVOP
DIV0
DIV
DIVQ

DIV0: The code should fall through DIV, DIVQ.

DIV: (1) The code should fall through DIVQ.
(2) DSHL, DABS (for CDP1801 only).

DIVQ: DSHL, DABS (for CDP1801 only).

6. On Return:

DF = 0 means division was successful.

DF = 1 means:

(1) If subroutines are in sequence of DIVOP, DIV0, DIVQ, or DIV0,
DIVQ: Division was unsuccessful because [R(MQ); R(AC)] division by 0 was attempted.

(2) If subroutines are in sequence of DIVOP, DIV, DIVQ or DIV, DIVQ:
Division was unsuccessful because the magnitude of dividend is too large and, consequently, R(AC) will overflow.

The contents of R(MQ) and R(AC) are not changed if DF is set to 1.

7. Number:

Representation: Signed 2's complement

Width: Dividend: 32 bits

Divisor, Quotient, Remainder: 16 bits

Range: Dividend (absolute):

C0000001 \leq number₁₆ \leq 400007FFE
-1073741823 \leq number₁₀ \leq 1073774591

Divisor, Remainder, Quotient:

8000 \leq number₁₆ \leq 7FFF
-32768 \leq number₁₀ \leq 32767

8. Time:

	CLOCK RATE: 2 MHz	6.4 MHz	
CDP1801	Best 13.38	--	ms
	Worst 15.76	--	ms

	CDP1802		
version	4.496	1.405	ms
Worst	5.856	1.830	ms

9. Length:

The numbers indicated here are the lengths of each entry of the divide subroutine. Thus, the actual length of the subroutine should be the sum of the entries that are used.

	CDP1801	CDP1802	
version	4	4	bytes
DIVOP	20	18	bytes
DIV0	170	168	bytes
DIV	173	114	bytes
DIVQ			

Detailed Description of Subroutines**10. Example 1:**

[code] ... assume M(DIVR) = X'0003'

[code] ... assume R(AC) = X'000A'

[code] ... enter DIVOP, DIV0, DIVQ

SEP CALL ,A(DIVOP)

,A(DIVR) ... followed by DIV0, DIVQ

[code] ... address of divisor

[code] ... [R(MQ); R(AC)] is now 00010003

[code] ... where remainder = 0001

[code] ... and quotient = 0003

[code] ... with DF = 0

Example 2:

[code] ... assume M(DVSR) = X'0002'

[code] ... and [R(MQ); R(AC)] = 00500001

[code] ... enter DIVOP, DIV, DIVQ

SEP CALL ,A(DIVOP)

,A(DVSR) ... followed by DIV, DIVQ

[code] ... address of divisor

[code] ... DF = 1 since [R(MQ); R(AC)]


[code] ... (= 00500001) divided by

[code] ... 0002 would result in

[code] ... overflow of AC (Quotient)

[code] ... is too large to be able to

[code] ... store in 16 bits




- Subroutine: CBD
- Function: CBD converts the signed 2's complement number in R(AC) to binary-coded-decimal (BCD) numbers. The address for the storing is a two-byte hex number passed from the calling program. The number of digits (including sign) of this BCD number is a one-byte hexadecimal number passed also from the calling program to CBD. On return, the BCD result is stored in a sequence such that the sign of the BCD numbers is followed for the CDP1801 version by the least significant digit, followed by the second least significant digit, and for the CDP1802 version, by the most significant digit, followed by the second most significant digit, etc.
- Calling Procedure: SEP CALL ,A(CBD)
- Registers Used: R(LINK), R(AR), R(NR), R(AC), R(MA).
- Other Subroutines Used: SDCON } DZS PUSHAC } DIVQ For CDP1801 version only.

- On Return: DF = 0 means conversion was successful. DF = 1 means the number of digits of BCD (and sign) is larger than the length argument passed from the calling program. (Overflowed!)
- Number: Representation: Signed 2's complement R(AC). Width: R(AC): 16 bits BCD: $2 \leq \text{length} \leq 6$ Range: $8000 \leq AC \leq 7FFF$
 $-32768 \leq BCD \leq 32767$ Sign of BCD: #0B = +
#0D = -
- Time: CLOCK RATE: 2 MHz 6.4 MHz
CDP1801 Best 15.36 — ms
Worst 73.48 — ms
CDP1802 Best 4.37 1.366 ms
Worst 9.27 2.897 ms
- Length: CDP1801 CDP1802
version* version
339 83 bytes


*Including secondary subroutines.

- Example: . assume AC = FFE0 -32_{10}
. assume BCD is to be stored in memory
. starting at address A(RSLT).
SEP CALL ,A(CBD)
.A(RSLT) . address of BCD to be stored
. #05 . only three digit locations will be used.
. The last two locations will be cleared to zeros.
. the BCD number will be stored in memory pointed to
. by R(AR).

For the CDP1801 version, the above conversion will produce the following:



For the CDP1802 version, the above conversion will produce the following:



- Subroutine: CDB
- Function: CDB converts the binary-coded-decimal (BCD) number stored in memory, whose address is passed from the calling program, into a signed 2's complement number and stores it in R(AC). The length of the BCD number, i.e., the number of digits and the sign, is a one-byte argument that is also passed from the calling program. The BCD number should be stored in memory in a sequence such that the first byte is the sign and, for the CDP1801, the second byte is the least significant digit, the third byte is the second least significant digit, etc.; for the CDP1802, the second byte is the most significant digit, the third byte is the second most significant digit, etc.
- On Return: DF = 0 means conversion was successful. DF = 1 means conversion failed because the BCD number is either too large or too small to be representable as a signed 16-bit 2's complement number.
- Number: Representation: Signed 2's complement R(AC). Width: R(AC): 16 bits BCD: $2 \leq \text{length} \leq 6$ Range: $8000 \leq R(AC) \leq 7FFF$
 $-32768 \leq BCD \leq 32767$
- Time: CLOCK RATE: 2 MHz 6.4 MHz
CDP1801 Best 5.84 — ms
Worst 29.24 — ms
CDP1802 Best 0.31 0.097 ms
Worst 2.67 0.834 ms
- Length: CDP1801 CDP1802
version* version
342 107 bytes

- The sign of this BCD number is represented by #0B(+) and #0D(-).
- Calling Procedure: SEP CALL ,A(CDB)
.A(BCD number) . address of the BCD number
. #nn . length of the BCD, includes sign.
 - Registers Used: R(LINK), R(AR), R(NR), R(AC).

- Other Subroutines Used: PUSHAC LODCON STORE ADDST SDCON MPY } For CDP1801 version only.

- On Return: DF = 0 means conversion was successful. DF = 1 means conversion failed because the BCD number is either too large or too small to be representable as a signed 16-bit 2's complement number.

- Number: Representation: Signed 2's complement R(AC). Width: R(AC): 16 bits BCD: $2 \leq \text{length} \leq 6$ Range: $8000 \leq R(AC) \leq 7FFF$
 $-32768 \leq BCD \leq 32767$

- Time: CLOCK RATE: 2 MHz 6.4 MHz
CDP1801 Best 5.84 — ms
Worst 29.24 — ms
CDP1802 Best 0.31 0.097 ms
Worst 2.67 0.834 ms
- Length: CDP1801 CDP1802
version* version
342 107 bytes

*Including secondary subroutines.

- Example: . assume the BCD number, +1536, is to be converted to signed 2's complement number . and the BCD is stored in the memory as

M(BCD)	M(BCD+1)	M(BCD+2)	M(BCD+3)	M(BCD+4)	= 1536_{10}
0B	X6	X3	X5	X1	

SIGN 10^0 10^1 10^2 10^3

for the CDP1801 version, or

M(BCD)	M(BCD+1)	M(BCD+2)	M(BCD+3)	M(BCD+4)	= 1536_{10}
0B	X1	X5	X3	X6	

SIGN 10^3 10^2 10^1 10^0

for the CDP1802 version.

where X is ignored by CDB, i.e., the BCD digits can be stored as ASCII numbers.

- Calling Procedure: SEP CALL ,A(CDB)
.A(BCD) . address of BCD
. #05 . 4 digits + sign = length of BCD
. R(AC) now contains 0600_{16} ($= 1536_{10}$)

1. Subroutine: PUSHAC **PUSHAC**

2. Function:
This subroutine pushes the content of R(AC) onto stack with R(AC).1 on the top and R(AC).0 at the bottom. Upon returning, R(MA) is left pointing to R(AC).1 (one byte below the top of the stack, i.e., R(MA) = R(SP)+1).

3. Calling Procedure:
SEP CALL
.A(PUSHAC)

4. Registers Used:
R(MA), R(AC), R(SP).

5. Other Subroutine Used:
None

6. On Return:
DF is not changed by PUSHAC.

7. Length:

CDP1801	CDP1802
version	version
21	19
bytes	

1. Subroutine: PUSHCQ **PUSHCQ**

2. Function:
PUSHCQ pushes the contents of R(CR), R(MA), R(MQ) onto stack. R(MQ).1, R(MQ).0, R(MA).1, R(MA).0, R(CR).1, R(CR).0 are stored from top to bottom accordingly. R(MA) is changed by PUSHCQ.

3. Calling Procedure:
SEP CALL
.A(PUSHCQ)

4. Registers Used:
R(CR), R(MA), R(MQ), R(SP), (R(MA) is changed by PUSHCQ).

5. Other Subroutine Used:
None

6. On Return:
DF is not changed by PUSHCQ.

7. Length:

CDP1801	CDP1802
version	version
33	28
bytes	

1. Subroutine: POPAC **POPAC**

2. Function:
POPAC pops the top two bytes off the stack and stores them in R(AC).1 and R(AC).0. On return, R(MA) is left pointing to the byte below the top of the stack, i.e., R(MA) = R(SP)+1.

3. Calling Procedure:
SEP CALL
.A(POPAC) . or POP

4. Registers Used:
R(MA), R(AC) for POPAC only, R(SP).

5. Other Subroutine Used:
None

6. On Return:
DF = 0 means the top two bytes were not stored in R(AC).
DF = 1 means R(AC) contains the top two bytes of stack.

7. Length:

CDP1801	CDP1802
version	version
POPAC	29
POP	25
bytes	

1. Subroutine: POPCQ **POPCQ**

2. Function:
POPCQ pops each of the top six bytes of the stack into R(MQ).1, R(MQ).0, R(MA).1, R(MA).0, R(CR).1, R(CR).0 in sequence.

3. Calling Procedure:
SEP CALL
.A(POPCQ)

4. Registers Used:
R(MQ), R(MA), R(CR), R(SP).

5. Other Subroutine Used:
None

6. On Return:
DF is not changed by POPCQ.

7. Length:

CDP1801	CDP1802
version	version
32	30
bytes	

1. Subroutine: LOADOP **LOADOP**

2. Function:
LOADOP and LOAD are entries to a subroutine that load the contents of memory (two bytes), whose high order byte is pointed to by R(MA), into R(AC). R(MA) is incremented twice by LOAD.

3. Calling Procedure:
SEP CALL
.A(LOADCON)
X'nnnn' . the constant [code]

4. Registers Used:
R(LINK), R(AC).

5. Other Subroutine Used:
None

6. On Return:
DF is not changed by LOADCON.

7. Length:

CDP1801	CDP1802
version	version
5	5
bytes	

1. Subroutine: LOAD **LOAD**

2. Function:
LOADOP fetches the address of the operand and stores it into R(MA) and then does a LOAD.

3. Calling Procedure:
. enter from LOADOP
SEP CALL
.A(LOADOP)
.A(OPR) . Load M(OPR) and M(OPR+1) into R(AC)

4. Registers Used:
R(LINK) for LOADOP only, R(MA), R(AC).

5. Other Subroutines Used:
LOADOP: should be followed by LOAD.
LOAD: none.

6. On Return:
DF is not changed by LOADOP or LOAD.

7. Length:

CDP1801	CDP1802
version	version
LOADOP:	9
LOAD:	5
bytes	

8. Example:

. assume M(OPR) contains X'AB'
. assume M(OPR+1) contains X'CD'

SEP CALL
.A(LOADOP)
.A(OPR) . address of ABCD
.R(AC) now contains ABCD
.R(MA) contains A(OPR+2)

1. Subroutine: STOROP
2. Function:
 STOROP and STORE are entries of a subroutine which stores the contents of R(AC) into the memory locations pointed to by R(MA). On return, R(MA) is pointing to the next 16-bit word, i.e., R(MA) is incremented twice.
 STOROP fetches the address of the operand and stores it into R(MA). It then does a STORE.
 STORE assumes R(MA) contains the address of the operand.

3. Calling Procedure:
 . . . to enter from STOROP
 SEP CALL ,A(STOROP)
 ,A(OPR) . . . address of operand
 [code] . . . R(MA) is now A(OPR)+#02
 . . . to enter from STORE
 SEP CALL ,A(STORE)
 [code] . . . R(MA) is now A(OPR)+#02

4. Registers Used:
 R(MA), R(AC), R(LINK) for STOROP only.

5. Other Subroutines Used:
 STOROP: should be followed in memory by STORE.
 STORE: none.

6. On Return:
 DF is not changed by STORE or STOROP.

7. Length:

CDP1801	CDP1802	
version	version	
STOROP: 11	11	bytes
STORE: 7	7	bytes

1. Subroutine: COMPOP
2. Function:
 COMPOP and COMP are entries to a subroutine that compares R(AC) and the two-byte contents of memory pointed to by R(MA). DF is set to 1 if R(AC) is greater than or equal to the contents of memory.
 COMPOP fetches the operand address and stores it into R(MA). It then does a COMP.
 COMP assumes R(MA) is pointing to the operand.

3. Calling Procedure:
 . . . enter from COMPOP
 SEP CALL ,A(COMPOP)
 ,A(OPR) . . . address of operand
 . . . enter from COMP
 SEP CALL ,A(COMP) . . . do comparison

4. Registers Used:
 R(AC), R(MA), R(LINK) for COMPOP only.

5. Other Subroutines Used:
 COMPOP: should be followed in memory by COMP.
 COMP: none.

6. On Return:
 DF = 0 means R(AC) < M(MA).
 DF = 1 means R(AC) ≥ M(MA).

7. Number:
 Representation: Signed 2's complement
 Width: 16 bits
 Range: $8000 \leqslant \text{number}_{16} \leqslant 7FFF$
 $-32768 < \text{number}_{10} \leqslant 32767$

8. Length:

CDP1801	CDP1802	
version	version	
COMPOP: 22	22	bytes
COMP: 18	18	bytes

9. Example:
 . . . assume R(AC) = 0001;
 . . . M(OPR) contains X'FFFF'
 SEP CALL ,A(COMPOP)
 ,A(OPR) . . . address for comparison
 . . . DF is set to 1 since
 . . . 0001 > FFFF (= -1)

1. Subroutine: TEST
2. Function:
 TEST tests if R(AC) is equal to zero. If so, TEST returns to the 3rd byte immediately following the SEP call of TEST in the calling program. If R(AC) is not zero, TEST returns to the 5th byte following the SEP call of TEST in the calling program.
 DF is set to 1 if AC is negative.

3. Calling Procedure:
 SEP CALL ,A(TEST)
 BR ZEROL . . . TEST returns here if AC = 0.
 [non-zero exit] . . . TEST returns here if AC ≠ 0.

4. Registers Used:
 R(LINK), R(AC).

5. Other Subroutine Used:
 None

6. On Return:
 DF = 0 means number in R(AC) is positive.
 DF = 1 means number in R(AC) is negative.

7. Length:

CDP1801	CDP1802	
version	version	
11	10	bytes

1. Subroutine: SWAPAQ
2. Function:
 This subroutine exchanges the contents of R(AC) and R(MQ). R(CR).0 is used as a scratch register.

3. Calling Procedure:
 SEP CALL ,A(SWAPAQ)

4. Registers Used:
 R(CR), R(MA), R(AC).

5. Other Subroutine Used:
 None

6. On Return:
 DF is not changed by SWAPAQ.

7. Length:

CDP1801	CDP1802	
version	version	
13	13	bytes

Appendix A - Standard Subroutine Call and Return Technique

I. CDP1801 Version:

A. Subroutine CALL:

CALLR: SEP R3 ... to subroutine ...
 CALLS: GHI R6 ... save R6 on stack.
 STR R2
 DEC R2
 GLO R6
 STR R2
 DEC R2
 GHI R3 ... save R3 in R6.
 PHI R6
 GLO R3
 PLO R6
 LDA R6 ... set subroutine address
 PHI R3 ... in R3.
 LDA R6
 PLO R3
 BR CALLR ... jump to subroutine.

B. Subroutine RETURN:

RETR: SEP R3 ... return to main ...
 RET: GHI R6 ... restore return address
 PHI R3 ... into R3.
 GLO R6
 PLO R3
 INC R2 ... restore old R6 saved on stack
 LDA R2 ... into R6
 PLO R6
 LDA R2
 PHI R6
 DEC R2
 BR RETR ... return.

II. CDP1802 Version:

A. Subroutine CALL:

CALLR: SEP R3 ... to subroutine ...
 CALLS: SEX R2 ... point to stack
 GHI R6 ... save R6 on stack.
 STXD
 GLO R6
 STXD
 GHI R3 ... save R3 in R6.
 PHI R6
 GLO R3
 PLO R6
 LDA R6 ... set subroutine address
 PHI R3 ... in R3.
 LDA R6
 PLO R3
 BR CALLR ... jump to subroutine.

B. Subroutine RETURN:

RETR: SEP R3 ... return to main ...
 RET: GHI R6 ... restore return address
 PHI R3 ... into R3.
 GLO R6
 PLO R3
 SEX R2 ... restore old R6 saved
 INC R2 ... on stack into R6.
 LDXA
 PLO R6
 LDX
 PHI R6
 BR RETR ... return.

Appendix B(I) - Arithmetic Subroutine Listing for CDP1801

```

!M
0000 I 0001 .... COPYRIGHT 1975 RCA CORPORATION ....
0000 I 0002 ORG #0400
0000 I 0003 .. COSMAC ARITHMETIC SUBROUTINE PACKAGE
0400 I 0004 ..
0400 I 0005 ..
0400 I 0006 ..
0400 I 0007 ..
0400 I 0008 ..
0400 I 0009 ..
0400 I 0010 ..
0400 I 0011 ..
0400 I 0012 ..
0400 I 0013 ..
0400 I 0014 ..
0400 I 0015 ..
0400 I 0016 ..
0400 I 0017 ..
0400 I 0018 ..
0400 I 0019 ..
0400 I 0020 ..
0400 I 0021 ..
0400 I 0022 ..
0400 I 0023 ..
0400 I 0024 ..
0400 I 0025 ..
0400 I 0026 ..
0400 I 0027 ..
0400 I 0028 NR= #0B ..(USED FOR RESULT DIGIT COUNT)
0400 I 0029 .. 16-BIT BINARY ARITHMETIC ROUTINES.
0400 I 0030 .. THE FOLLOWING REGISTERS MUST BE ASSIGNED
0400 I 0031 AC= #0F .. 16-BIT ACCUMULATOR=RF,
0400 I 0032 MQ= #0E .. 16-BIT ACCUMULATOR=RF EXTENSION.
0400 I 0033 MA= #0D .. (TEMPORARY) OPERAND MEMORY ADDRESS.
0400 I 0034 CR= #0C .. (TEMPORARY) SCRATCHPAD AND COUNTER.
0400 I 0035 ..
0400 I 0036 ORG *+#0B ..FOR PAGE BOUNDARY
0408 I 0037 ..
0408 I 0038 .. SWAP AC WITH MQ REGISTERS
0408 9F: 0039 SWAPAC: GHI MQ .. SAVE MQ.1
0409 AC: 0040 PLO CR .. IN CR.0 (COULD HAVE PUSHED ON STAC
040A 0F: 0041 GHI AC .. NOW AC.1 TO MQ.1
040B RF: 0042 PHI MQ
040C RF: 0043 GLO MQ .. SAVE MQ.0
040D RF: 0044 PHI AC .. IN AC.1
040F RF: 0045 GLO AC .. THEN AC.0 TO MQ.0
0410 AF: 0046 PLO MQ
0412 9C: 0047 GHI AC .. NOW SAVED MQ.0 TO AC.0
0413 RF: 0048 PLO AC
0414 D5: 0049 GLO CR .. FINALLY SAVED MQ.1
0415 I 0050 PHI AC .. TO AC.1
0415 I 0051 SFP RETN
0415 I 0052 .. 16-BIT SUBTRACT AC FROM CONSTANT
0415 I 0053 .. ****AC= CONSTANT-AC
0415 I 0054 .. ***** (TO CALL, WRITE) ****
0415 I 0055 .. ***CALL SDCON I ,CONSTANT
0415 86: 0056 SDCON: GLO LINK .. (ESSENTIALLY SAME AS ADCON)
0416 AD: 0057 PLO MA

```

```

0417 96:    0058    GHI LINK
0418 BD:    0059    PHI MA
0419 16:    0060    INC LINK
041A 16:    0061    INC LINK
041B 3021:  0062    BR SD
041D :     0063    ..
041D :     0064    .. 16-BIT SUBTRACT AC FROM OPERAND
041D :     0065    .. ***AC=OPRN-AC
041D :     0066    .. ***** (TO CALL, WRITE) *****
041D :     0067    .. ***CALL SDOP I ,A(OPRN)
041D :     0068    ..
041D 46:   0069    SDOP: LDA LINK .. FETCH OPERAND ADDRESS
041F BD:   0070    PHI MA .. TO MA REGISTER
041F 46:   0071    LDA LINK
0420 AD:   0072    PLO MA .. FALL INTO SD
0421 :     0073    .. 16-BIT SUBTRACT AC FROM OPERAND
0421 :     0074    .. CALL HERE IF OPERAND
0421 :     0075    .. ADDRESS IN REGISTER MA
0421 :     0076    .. ***AC=M(R(MA))-AC
0421 :     0077    .. ***** (TO CALL, WRITE) *****
0421 :     0078    .. ***CALL SD
0421 :     0079    ..
0421 PB:   0080    SD:  SEX MA .. SFT X PTR TO MA
0422 9F:   0081    GHI AC .. CHECK SIGN BIT OF AC
0423 E3:   0082    XOR .. AND OPERAND RMA
0424 FA0:  0083    ANI #80 .. RESULT A 1 IF BIFF
0426 52:   0084    STR SP .. AND STORE ON STACK
0427 1D:   0085    INC MA .. POINT TO LOW 8
0428 BF:   0086    GLO AC .. FETCH AC LOW 8
0429 F5:   0087    SD .. SUBTRACT FROM LOW 8 IN MEMORY
042A AF:   0088    PLO AC .. PUT IT BACK
042B 2D:   0089    DFC MA .. NOW HIGH 8
042C 9F:   0090    GHI AC
042D 3335: 0091    BDF SDNB .. (NO BORROW)
042E FC01: 0092    ADI #01 .. PROPAGATE LOW 8 BORROW
0431 3B35: 0093    RNF SDNR
0433 F4:   0094    ADD .. SECOND BORROW; FORCE BORROW OUT
0434 3A:   0095    #38 .. AND SKIP OVER REGULAR SUBTRACT
0435 F5:   0096    SDNB: SD .. SUBTRACT HIGH 8
0436 BF:   0097    PHI AC .. PUT IT BACK
0437 42:   0098    LDA SP .. LOAD STORED COMPARING BIT OF OPERANDS
0438 22:   0099    DFC SP .. RESET STACK POINTER
0439 323D: 0100    BZ SDFF .. IF OPERAND'S SIGNS ARE SAME
043A 9F:   0101    GHI AC .. NO OVERFLOW POSSIBLE
043C E3:   0102    XOR .. OTHER WISF CHECK RESULT
043D FC00: 0103    SDFF:  ADI #80 .. SET DF=0 IF OK
043E 05:   0104    SEP RETN .. RETURN
0440 :     0105    ..
0440 :     0106    .. 16-BIT SUBTRACT FROM AC (ADDRESS IN CALL)
0440 :     0107    .. ***AC=AC-OPRN
0440 :     0108    .. ***** (TO CALL, WRITE) *****
0440 :     0109    .. ***CALL SMOP I ,A(OPRN)
0440 :     0110    ..
0440 46:  0111    SMOP: LDA LINK
0441 BD:  0112    PHI MA
0442 46:  0113    LDA LINK
0443 AD:  0114    PLO MA
0444 :     0115    .. 16-BIT SUBTRACT FROM AC (ADDRESS IN MA)

```

```

0444 :     0116    .. CALL HERE IF OPERAND
0444 :     0117    .. ADDRESS IN REGISTER MA
0444 :     0118    .. ***AC=AC-M(R(MA))
0444 :     0119    .. ***** (TO CALL, WRITE) *****
0444 :     0120    .. ***CALL SM
0444 :     0121    ..
0444 FD:   0122    SM:  SEX MA ..SET X PTR
0445 9F:   0123    GHI AC ..GET SIGN OF AC AND
0446 F6:   0124    SHR ..AND STORE IN 7TH BIT OF CR
0447 52:   0125    STR SP ..BUT PUT IN (SP) FIRST
0448 9F:   0126    GHI AC ..AND SEE IF OPERANDS SIGNS ARE THE SAME
0449 F3:   0127    XOR
044A FA0:  0128    ANI #80 ..TAKE OUT COMPARING SIGN BIT
044C F2:   0129    SEX SP ..NOW STORE THAT BIT IN 8TH OF CR
044D F4:   0130    ADD ..BY ADDING TO IT
044F 52:   0131    STR SP ..AND STORE THESE TWO BITS ON STACK
044F 1D:   0132    INC MA ..POINT TO LOW 8
0450 FD:   0133    SEX MA ..REMEMBER TO SET X TO OPERANDS
0451 AF:   0134    GLO AC .. FETCH AC LOW 8
0452 F7:   0135    SM .. SUBTRACT MEMORY FROM IT
0453 4F:   0136    PLO AC .. PUT IT BACK.
0454 2D:   0137    DFC MA .. NOW HIGH 8
0455 9F:   0138    GHI AC
0456 335F: 0139    RNF SMNR
0458 FF01: 0140    SMI #01 .. PROPAGATE BORROW OF LOW 8
045A 335F: 0141    RDF SMNR
045C F3:   0142    XOR .. SECOND BORROW; FORCE BORROW OUT,
045D 3A:   0143    #38 .. WHILE SUBTRACTING HIGH 8.
045F F7:   0144    SMNR: SM .. HIGH 8 SUBTRACT, NO BORROW ACROSS.
045F BF:   0145    PHI AC .. PUT HIGH 8 BACK
0460 F2:   0146    SEX SP ..NOW CHECK IF UNDERFLOWED
0461 F0:   0147    LDH ..LOAD THE STORED TWO BITS
0462 FA0:  0148    ANI #80 ..AND TAKE OUT THE COMPARING SIGN BIT
0464 326B: 0149    BZ SM1 ..THE SAME; UNDERFLOW NOT POSSIBLE
0466 9F:   0150    GHI AC ..OTHERWISE HAVE TO COMPARE SIGN OF RE
0467 F6:   0151    SHR ..WITH SIGN OF AC
0468 F3:   0152    XOR ..SIGN BIT OF AC WAS STORED ON STACK
0469 FA40: 0153    ANI #40 ..TAKE OUT THAT 7TH BIT
046B F6:   0154    SM1:  SHR ..SET DF=0 IF OK
046C 3270: 0155    BZ SMRT ..THE SAME; IT'S OK
046F FF00: 0156    SMI #00 ..OTHERWISE SET DF=1
0470 D5:   0157    SMRT:  SEP RETN ..RETURN WITH DF=NO BORROW
0471 :     0158    ..
0471 :     0159    ..
0471 :     0160    ..16X16 BIT SIGNED MULTIPLY(2'S COMPLEMENT)
0471 :     0161    ..***AC=AC*OPRN
0471 :     0162    ..***** (TO CALL, WRITE) *****
0471 :     0163    ..***CALL MPYOP I ,A(OPRN)
0471 :     0164    ..
0471 46:  0165    MPYOP: LDA LINK ..FETCH MULTIPLICAND ADDRS
0472 BD:  0166    PHI MA ..INTO REGISTER A
0473 46:  0167    LDA LINK
0474 AD:  0168    PLO MA ..FALL INTO MPY
0475 :     0169    .. 16X16 BIT SIGNED MULTIPLY (2'S COMPLEMENT
0475 :     0170    .. CALL HERE IF OPERAND ADDRESS
0475 :     0171    .. IN REGISTER MA

```

```

0475 ; 0172 .. ****AC=AC*M(R(MA))
0475 ; 0173 .. ***** (TO CALL, WRITE) *****
0475 ; 0174 .. ***CALL MPY
0475 ; 0175 ..
0475 FD1 0176 MPY: SEX MA .. SET X NOW
0476 9F1 0177 GHI AC .. CHECK IS THE SIGN OF MULTICAND
0477 F31 0178 XOR .. THE SAME AS THE SIGN OF MULTIPR
0478 F980; 0179 ANI #80 .. AND STORE THAT BIT
047A BC1 0180 PHI CR .. INTO CR.1
047B F810; 0181 LDI #10 .. SET COUNTER TO 16
047D AF1 0182 PLO CR
047E F800; 0183 LDI #00 .. INITIALIZE MQ TO 0
0480 RF1 0184 PHI MQ ... TO HOLD PRODUCT.
0481 AF1 0185 PLO MQ
0482 2C1 0186 MUL: DEC CR .. IF NOT, DECREMENT IT.
0483 9F1 0187 GHI AC .. SHIFT AC (=MULTIPLIER) RIGHT
0484 F61 0188 SHR
0485 RF1 0189 PHI AC
0486 AF1 0190 GLO AC
0487 3RAF1 0191 RNF *+#06
0489 F61 0192 SHR .. SHIFT 1 ACROSS BYTES ..
048A F980; 0193 ORI #80
048C 381 0194 ,#38
048D F61 0195 SHR .. SHIFT 0 ACROSS BYTES ..
048E AF1 0196 PLO AC
048F 0F1 0197 GHI MQ
0490 3R0R1 0198 RNF MPB .. IF NO BIT OUT, DON'T ADD.
0492 1D1 0199 INC MA .. POINT TO LOW 8 OF MULTIPLICAND
0493 8C1 0200 GLO CR .. IF NOT LAST ITERATION,
0494 3AF1; 0201 BNZ MPA .. GO ADD.
0496 D41 0202 SEP CALL .. CALL SUBTRACT MQ$(MA) ROUTINE
0497 04NRI 0203 ,A(DSM)
0499 FD1 0204 SFX MA .. FIX X PTR
049A 9C1 0205 GHI CR .. NOW ARE THE SIGNS OF OPERANDS THE SAME
049B FC80; 0206 MPP: ADI #80 .. TEST FOR SIGN BIT
049D 30A81 0207 BR MPS+#05 .. IF NEGATIVE, SIGN EXTEND
049F D41 0208 MPA: SEP CALL .. CALL ADD MQ & (MA) SUR
04A0 04F1; 0209 ,A(DVA)
04A2 FD1 0210 SFX MA
04A3 33A81 0211 MPS: RNF *+#05
04A5 F01 0212 LDX
04A6 FC80; 0213 ADI #80.. IF OPERAND IS NEGATIVE, THEN
04A8 9F1 0214 GHI MQ .. PUT MQ.1 INTO D
04A9 3RAF1; 0215 RNF *+#06 .. EXTEND A 1 FOR -SIGN BIT
04AB F61 0216 SHR .. SHIFT IN 1
04AC F980; 0217 ORI #80
04AF 381 0218 ,#38
04AF F61 0219 SHR .. SHIFT IN 0
04B0 RF1 0220 PHI MQ
04B1 RF1 0221 GLO MQ .. CONTINUE TO LOW 8 OF MQ
04B2 3R0R1; 0222 RNF *+#06
04B4 F61 0223 SHR
04B5 F980; 0224 ORI #80
04B7 381 0225 ,#38
04B8 F61 0226 SHR
04B9 AF1 0227 PLO MQ
04BAA 3RC0; 0228 RNF MT .. IF NO CARRY OUT, ITERATE.
04BC 9F1 0229 GHI AC .. ADD CARRY OUT INTO AC MSR.
04BD F980; 0230 ORI #80

```

```

04RF BF1 0231 PHI AC
04C0 8C1 0232 MT: GLO CR .. CHECK COUNTER
04C1 3AB21 0233 BNZ MPL .. IF COUNTER IS NOT 0, GO BACK FOR MORE
04C3 9F1 0234 MPX: GHI AC .. FINISHED?
04C4 FC801 0235 ADI #80 .. CHECK FOR PRODUCT > 15 BITS.
04C6 AF1 0236 GLO MQ
04C7 3RCB1 0237 BNF *+#04 .. THAT'S HIGH 17 BITS
04C9 FFFF1 0238 XRI #FF .. ALL 00 OR FF.
04CB 3AD21 0239 BNZ *+#07 .. NAW.
04CD 9F1 0240 GHI MQ
04CE 3BD21 0241 BNF *+#04
04D0 FFFF1 0242 XRI #FF
04D2 FFFF1 0243 ADI #FF .. SET DF IF PRODUCT > 15 BITS
04D4 D51 0244 SEP RETN .. RETURN.
04D5 1 0245 .. SUBROUTINE TO BE INCLUDED IN DIV,DIVQ,MPY ....
04D5 1D1 0246 BARS: INC MA .. MQ.0-(MA)
04D6 3BE81 0247 BNF DVA .. IF NO FLAG, MQ.+-(MA)
04D8 RF1 0248 DSM: GLO MQ .. LOAD MQ.0 TO D
04D9 F71 0249 SM .. MQ.0-(MA.0)
04DA AF1 0250 PLO MQ .. AND STORE BACK INTO MQ.0
04DB 2D1 0251 DEC MA .. DO THE SAME FOR MQ.1
04DC 9E1 0252 GHI MQ .. LOAD MQ.1 INTO D
04DD 33F51 0253 RNF *+#08 .. IF NO BORROW, SKIP
04DF FF011 0254 SMI #01 .. MINUS 1 FOR BORROW OUT
04E1 33F51 0255 RNF *+#04 .. IF MQ.1 NO BORROW OUT, SKIP
04E3 F31 0256 XOR .. OTHERWISE ONLY DO XOR
04E4 381 0257 ,#38 .. AND SKIP OVER NORMAL SUBTRACTION
04E5 F71 0258 SM .. MQ.1-(MA.1)
04F6 30F61 0259 BR DVB .. SKIP OVER ADD STEPS
04F8 RF1 0260 DVA: GLO MQ .. MQ+(MA)
04F9 F41 0261 ADD .. MQ.0+(MA.0)
04FA AF1 0262 PLO MQ .. AND PUT BACK INTO MQ.0
04FB 2D1 0263 DEC MA .. DO THE SAME FOR MQ.1 &MA.1
04FC 9F1 0264 GHI MQ .. LOAD MQ.1 INTO D
04FD 3BF51 0265 RNF *+#08 .. IF NO CARRY OUT, SKIP CARRY OVER
04FF FC011 0266 ADI #01 .. CARRY OVER STEP
04F1 3BF51 0267 RNF *+#04 .. SKIP CARRY IF NO CARRY RESULT
04F3 F51 0268 SD .. OTHERWISE IT'S 0 HERE, PUT IT BACK
04F4 381 0269 ,#38 .. AND SKIP NORMAL ADDITION
04F5 F41 0270 ADD .. ADD MQ.1 AND (MA.1)
04F6 RF1 0271 DVR: PHI MQ .. AND STORE INTO MQ.1
04F7 D51 0272 SEP RETN ..
04F8 1 0273 .. SUBROUTINE TO BE INCLUDED IN DIV,DIVQ ....
04F8 F21 0274 DSHL: SFX SP .. SET X TO STACK
04F9 BE1 0275 GLO MQ .. ADD MQ.0 TO ITSELF
04FA 521 0276 STR SP .. CAUSE MQ.0 SHIFT TO LEFT
04FB F41 0277 ADD ..
04FC AF1 0278 PLO MQ .. AND STORE BACK
04FD 9F1 0279 GHI MQ .. DO THE SAME FOR MQ.1
04FF 521 0280 STR SP
04FF 3B031 0281 RNF *+#04 .. IF NO CARRY OUT, SKIP CARRY OVER
0501 FC011 0282 ADI #01 .. ADD 1 FOR CARRY OVER
0503 F41 0283 ADD .. ADD MQ.1 TO ITSELF
0504 RF1 0284 PHI MQ .. STORE BACK
0505 D51 0285 SEP RETN ..
0506 1 0286 .. 32/16 BIT SIGNED DIVIDE (2'S COMPLEMENT)
0506 1 0287 .. AC=MQ, AC/OPRN
0506 1 0288 .. QUOTIENT IN AC, REMAINDER IN MQ

```

```

0506 : 0289 .. ****CALL, WRITE) ****
0506 : 0290 .. CALL DIVOP : ,A(OPRN)
0506 : 0291 ..
0506 461 0292 DIVOP: LDA LINK .. FETCH OPERAND ADDRESS
0507 BD1 0293 PHI MA .. TO REGISTER MA
0508 461 0294 LDA LINK
0509 AD1 0295 PLO MA .. FALL INTO DIV0/DIV/DIVQ.
050A : 0296 .. 32/16 RIT SIGNED DIVIDE (2'S COMPLEMENT)
050A : 0297 ... OPTION #1: CLEAR MQ AND CHECK FOR ZERO D
050A : 0298 ... ***AC=MQ, AC/M(R(MA))
050A : 0299 .. ****CALL, WRITE) ****
050A : 0300 .. ****CALL DIV
050A FD1 0301 DIV0: SEX MA .. SET X TO POINT TO DIVISOR (0)
050B 9F1 0302 GHI AC .. LOOK AT AC SIGN (0)
050C FC801 0303 ADI #80 .. COPY IT TO DF (0)
050F FA801 0304 LDI #00 .. EXTEND #00 IF POSITIVE, (0)
0510 3R141 0305 RNF *+#04 .. (0)
0512 FAFF1 0306 LDI #FF .. #FF IF NEGATIVE. (0)
0514 RF1 0307 PHI MQ .. GIVING +0 OR -0 IN MQ (0)
0515 AF1 0308 PLO MQ .. (0)
0516 4D1 0309 LDA MA .. CHECK FOR ZERO DIVISOR (0)
0517 F11 0310 OR .. (0)
0518 2D1 0311 DEC MA .. (DON'T FORGET TO FIX POINTER) (0)
0519 FD001 0312 SDI #00 .. IF ZERO, CALL IT DIVIDE CHECK(0)
051B 3B1F1 0313 RNF DIV .. GO ON IF NO DIVIDE CHECK ERR
051D D51 0314 SEP RETN .. AND RETURN WITH DF=1 (0)
051E : 0315 ... OPTION #2: PPRMIT 32-BIT DIVIDEND; (/)
051E : 0316 ... MAKE SURE QUOTIENT DOES NOT EXCEED 16 BITS(/)
051E : 0317 .. ****CALL, WRITE) ****
051E : 0318 .. ****CALL DIV
051F 9F1 0319 DIV: GHI MQ ..SAVE PARTIAL DIVIDEND(/)
051F RC1 0320 PHI CR ..INTO CR.1(/)
0520 AF1 0321 GLO MQ ..(/)
0521 AC1 0322 PLO CR ..AND CR.0(/)
0522 D41 0323 SEP CALL ..CALL SHIFT LEFT ROUTINE(/)
0523 04F81 0324 ,A(DSHL) ..(/)
0525 9F1 0325 GHI AC ..ALSO SHIFT HIGH OF AC(/)
0526 FA801 0326 ANI #80 ..(WHICH IS THE 16TH BIT)()
0528 322C1 0327 RZ D7 ..BUT IF 0,SKIP SHIFT(/)
0528 1F1 0328 INC MQ ..IF 1, SHIFT INTO MQ(/)
052C 8C1 0329 #38 ..(/)
052D 3A341 0330 D7: GLO CR ..SEE IF MQ.0 =0(/)
052F 9C1 0331 BNZ D2 ..IF NOT GO THROUGH CHECKING STEPS(/)
0530 FB401 0332 GHI CR ..SEE IF MQ.1 IS #40(/)
0532 323D1 0333 XRI #40 ..WHICH SHOULD RESULT 0 IF TRUE(/)
0534 9C1 0334 RZ D4 ..IF TRUE,SKIP NORMAL CHECKING(/)
0535 D2: GHI CR ..CHECK IF HIGH 2 BITS OF MQ ARE THE SAME(/)
0536 FA001 0336 ANI #C0 ..TAKE OUT 2 HIGH BITS(/)
0537 FD001 0337 SDI #00 ..SEE IF THEY ARE THE SAME(/)
0539 FC801 0338 ADI #80 ..IF NOT,HIGH BIT IS 1(/)
053A 33C01 0339 RNF DVXX ..SET DF AND RETURN(/)
053D 9C1 0340 D4: GHI CR ..LOOK AT THE SIGNS OF DIVND AND RIVSR(/)
053E E81 0341 SEX MA ..POINT X TO DIVSR(/)
053F F31 0342 XOR ..(/)
0540 FA801 0343 ANI #80 ..IF DIFFERENT, RESULT 80(/)
0542 FD001 0344 SDI #00 ..SET DF IF SAME(/)
0544 D41 0345 SEP CALL ..CALL ABS(MQ-(MA)) SUB(/)

```

```

0545 04D51 0346 ,A(DARS) ..(/)
0547 FD1 0347 SEX MA ..SET X TO DIVS0R(/)
0548 9C1 0348 GHI CR ..LOOK AT THE SIGN OF DIVND(/)
0549 FC801 0349 ADI #80 ..DF=1 IF DIVND IS NEG(/)
054A 3B5C1 0350 RNF DV2 ..IF NOT, DON'T COMPLMENT DIFFERENCE(/)
054B 9F1 0351 GHI MQ ..COMPLEMENT MQ.1(/)
054F FD001 0352 SDI #00 ..BY SUBTRACTING FROM 0(/)
0550 RF1 0353 PHI MQ ..STORE BACK INTO MQ.1(/)
0551 AF1 0354 GLO MQ ..DO THE SAME FOR MQ.0(/)
0552 32C51 0355 RZ DV2 ..BUT IF 0,NO NEED TO(/)
0554 9F1 0356 GHI MQ ..(/)
0555 FF01: 0357 SMI #01 ..OTHERWISE DO BORROW FROM MQ.1(/)
0557 RF1 0358 PHI MQ ..(/)
0558 AF1 0359 GLO MQ ..DO COMPLMENTATION FOR MQ.0(/)
0559 FD001 0360 SDI #00 ..BY SUBTRACTING FROM 0(/)
055B AF1 0361 PLO MQ ..AND PUT BACK INTO MQ.0(/)
055C 9F1 0362 DV2: GHI MQ ..NOW LOOK AT THE DIFF OF MQ&(MA)()
055D 32651 0363 RZ D10 ..IF 0, CHECK MQ=0 SPECIAL CASES(/)
055F FC801 0364 ADI #80 ..CHFCK IF MQ IS NEGATIVE(/)
0561 33C51 0365 RNF DDQ ..IF YES, NO PROBLEM(/)
0563 30RF1 0366 RR D9 ..IF NOT 0 NOR NEG, DIVND IS TOO LARGE(/)
0565 AF1 0367 D10: GLO MQ ..HERE WE CHECK DIFF=0 CASES(/)
0566 FCFFF1 0368 ADI #FE ..IF MQ.0 IS NOT EITHER 0 OR 1(/)
0568 33C0: 0369 RNF DVXX ..THEN DIVND IS STILL TOO LARGE(/)
056A FFEE1 0370 XRI #FF ..RESULT 0 IF MQ.0 WAS 1(/)
056C 3AA1: 0371 BNZ DVH ..IF NOT, MUST BE 0, GO TO DVH(/)
056E 9C1: 0372 GHI CR ..SEE IF DIVND IS NEGATIVE(/)
056F FA801 0373 ANI #80 ..RESULT 80 IF YES(/)
0571 32RF1 0374 BZ D9 ..IF DIVND POSITIVE, IT CANNOT DIVIDE(/)
0573 F41 0375 ADD ..SEE IF DIVISOR IS POSITIVE(/)
0574 33C0: 0376 RNF DVXX ..IF NEGATIVE, DIVND CANNOT DIVIDE(/)
0576 0F1 0377 GHI AC ..NOW CHECK IF AC+(MA)>0 IF LOW AC IS 0(/)
0577 F41 0378 ADD ..AC.1+(MA.1)()
0578 RF1 0379 PHI MQ ..AND STORE SUM IN MQ.1(/)
0579 1D1 0380 INC MA ..DO THE SAME FOR LOW AC &(MA.0)()
057A AF1 0381 GLO AC ..LOAD AC.0 INTO D(/)
057B F41 0382 ADD ..AC.0 TO (MA.0)()
057C AF1 0383 PLO MQ ..(/)
057D 3B83: 0384 RNF *+#06 ..SKIP CARRY OVER IF NO CARRY OUT(/)
057F 9F1: 0385 GHI MQ ..DO CARRY OVER(/)
0580 FC01: 0386 ADI #01 ..BY ADD 1 TO MQ.1(/)
0582 RF1 0387 PHI MQ ..(/)
0583 F01: 0388 LDX ..NOW HECK LOW RIT (MA) IS 0 OR 1(/)
0584 F61: 0389 SHR ..SHIFT THAT LOW RIT OUT(/)
0585 2D1: 0390 DEC MA ..REMEMBER TO RESET MA(/)
0586 9F1: 0391 GHI MQ ..READY TO ADD #80(/)
0587 3BAC1: 0392 RNF *+#05 ..IF LOW BIT OF AC IS 1(/)
0588 FC801: 0393 ADI #80 ..TO MQ.1(/)
0589 RF1: 0394 PHI MQ ..SAVE STATUS(/)
058C FC801: 0395 ADI #80 ..SEE IF MQ >0(/)
058F 9C1: 0396 GHI CR ..SEE IF DIVND IS POSITIVE(/)
058F FA801: 0397 ANI #80 ..BY TAKING OUT THE SIGN BIT(/)
0591 3A971: 0398 BNZ *+#06 ..IF NOT,GO THROUGH DIFF CHECK(/)

```

```

0593 3B8E1    0399   BNF D9 ..IF AC+(MA) >=0, BAD(/)
0595 30C51    0400   BR DDQ ..OTHERWISE IS OK(/)
0597 9E1      0401   GHI MQ ..MQ=0?(/)
0598 33C01    0402   BDF DVXX ..IF NEGATIVE, THEN OUT(/)
059A 3AC51    0403   BNZ DDQ ..IF NOT, THEN NO PROBLEM(/)
059C 8F1      0404   GLO MQ ..MAKE SURE MQ.0 IS 0 TOO(/)
059D 32RE1    0405   RZ D9 ..IF YES, THEN RETURN WITH DF=1(/)
059F 30C51    0406   RR DDQ ..OR ELSE GO TO DIVIDE(/)
05A1 9C1      0407   DVH: GHI CR ..SEE IF THE OPERANDS SIGNS DIFF(/)
05A2 F31      0408   XOR ..BY COMPARING SIGN BITS(/)
05A3 F801     0409   ANI #80 ..AND TAKE OUT THAT BIT(/)
05A5 3A761    0410   BNZ D10+H11 ..IF SIGNS DIFF, IT'S OK(/)
05A7 9C1      0411   GHI CR ..OTHERWISE TEST SIGN OF DIVND(/)
05A8 FC801    0412   ADI #80 ..IF POSITIVE, RETURN WITH DF=1(/)
05AA 3B8F1    0413   BNF D9 ..RETURN WITH DF=1(/)
05AC 1D1      0414   INC MA ..SEE IF LOW BIT OF AC IS 0 OR 1(/)
05AD F01      0415   LDX ..LOAD THAT IN D(/)
05AF 2D1      0416   DEC MA ..REMEMBER TO RESET MA(/)
05AF F61      0417   SHR ..SHIFT THAT BIT OUT(/)
05B0 8F1      0418   GLO AC ..IF AC IS NOT 0, NOT PROBLEM(/)
05B1 3AC51    0419   BNZ DDQ ..GO TO DIVIDE(/)
05B3 9F1      0420   GHI AC ..READY TO CHECK #80 IF LOW BIT AC IS 1(/)
05B4 33BA1    0421   BDF *+#06 ..(/)
05B6 32RF1    0422   RZ D9 ..NO GOOD, RETURN WITH DF=1(/)
05B8 30C51    0423   BR DDQ ..ANY THING ELSE IS OK(/)
05B9 F801     0424   XRI #80 ..IF AC.1 ISN'T #80(/)
05BC 3AC51    0425   BNZ DDQ ..IT'S OK(/)
05BF FF001    0426   D9: SMI H00 ..DF IS SET TO 1(/)
05C0 9C1      0427   DVXX: GHI CR ..PUT ORIGINAL DIVND(/)
05C1 RF1      0428   PHI MQ ..INTO MQ(/)
05C2 8C1      0429   GLO CR ..(/)
05C3 AF1      0430   PLO MQ ..(/)
05C4 D51      0431   SEP RETN ..AND RETURN WITH DF=1(/)
05C5 9C1      0432   DDQ: GHI CR ...PUT ORIGINAL DIVND(/)
05C6 RF1      0433   PHI MQ ..BACK INTO MQ(/)
05C7 8C1      0434   GLO CR ..(/)
05C8 AF1      0435   PLO MQ ..(/)
05C9 1        0436   ... OPTION #3: ASSUME RENIGN PROGRAM; NOCHECK
05C9 1        0437   ... ***** (TO CALL, WRITE) *****
05C9 1        0438   ... ***CALL DIVQ
05C9 9F1      0439   DIVQ: GHI MQ ..LOOK AT DIVIDEND SIGN
05CA FC801    0440   ADI #80 .. IF POSITIVE,
05CC F801     0441   LDI #90 .. PLAN TO BEGIN WITH SUBTRACT,
05CF 3BD21    0442   BNF *+#04 .. (ALSO SAVE SIGN OF DIVIDEND)
05D0 F8501    0443   LDI #50 .. OTHER WISE BEGIN WITH ADD.
05D2 AC1      0444   PLO CR .. SET ITERATION COUNT IN CR.0
05D3 D41      0445   DVL: SEP CALL ..CALL LEFT SHIFT SUB
05D4 04F81    0446   ,A(DSHL)
05D6 AF1      0447   GLO AC .. NOW DO AC
05D7 521      0448   STR SP ..
05D8 F41      0449   ADD
05D9 AF1      0450   PLO AC
05DA 9F1      0451   GHI AC
05DB 521      0452   STR SP ..
05DC 3BE41    0453   BNF *+#08
05DE FC011    0454   ADI #01
05E0 3BE41    0455   BNF *+#04
05E2 F51      0456   SD .. DON'T LOSE CARRY OUT
05E3 3A1      0457   ,#38

```

```

05E4 F41      0458   ADD
05E5 RF1      0459   PHI AC
05E6 3BF91    0460   BNF *+#03 .. BIT SHIFTED OUT OF AC.1.
05F8 1F1      0461   INC MQ .. GOES INTO MQ.0
05F9 FD1      0462   SEX MA ..
05FA 8C1      0463   GLO CR .. NOW, WAS THAT ADD, OR SUBTRACT?
05EB F31      0464   XOR .. IT DEPENDS ON SAVED FLAG,
05EC FC801    0465   ADI #80 .. AND SIGN OF DIVISOR.
05EF D41      0466   SPP CALL ..CALL ABS(MQ-(MA)) SUB
05FF 04D51    0467   ,A(DABS)
05F1 FD1      0468   SEX MA
05F2 2C1      0469   DEC CR .. COUNT DOWN ITERATION COUNTER
05F3 RC1      0470   GLO CR
05F4 FA7F1    0471   ANI #7F
05F6 3BF81    0472   BNF *+#05 .. TEST CARRY OUT OF ADD/SUBTRACT
05F8 1F1      0473   INC AC .. IF 1, SHIFT INTO QUOTIENT,
05F9 F9801    0474   ORI #80 .. AND FLAG NEXT OP AS SUBTRACT.
05FB AC1      0475   PLO CR .. OTHERWISE IT'S ADD.
05FC FA3F1    0476   ANI #3F .. LOOK AT COUNTER!
05FE 3AD31    0477   BNZ DVL .. IF NOT 0, LOOP BACK;
0600 33201    0478   BDF DVR .. AT END, CHECK REMAINDER ADJUST,
0602 3A1      0479   ,#38
0603 1F1      0480   DVC: INC AC .. (FINAL DIVIDE STEP)
0604 F31      0481   XOR .. BE SURE TO GET POLARITY
0605 FC801    0482   ADI #80 .. OF ADJUSTMENT RIGHT...
0607 1D1      0483   INC MA .. YES, ADD DIVISOR BACK ON,
0608 8F1      0484   GLO MQ .. TO CORRECT FOR FINAL SUBTRACT,
0609 33161    0485   BDF DVM .. (ADDING NEGATIVE IS SUBT.)
060A F41      0486   ADD .. WHICH SHOULDN'T HAVE.
060C AF1      0487   PLO MQ
060D 2D1      0488   DEC MA
060F 9F1      0489   GHI MQ
060F 3R131    0490   BNF *+#04
0611 FC011    0491   ADI #01 .. NO NEED TO SAVE CARRY OUT
0613 F41      0492   ADD
0614 301F1    0493   BR DVR-#01
0616 F71      0494   DVM: SM .. SAME THING,
0617 AF1      0495   PLO MQ .. EXCEPT, FOR NEGATIVE DIVISOR.
0618 2D1      0496   DEC MA
0619 9F1      0497   GHI MQ
061A 331F1    0498   BDF *+#04
061C FF011    0499   SMI #01
061F F71      0500   SM
0620 9E1      0501   PHI MQ
0621 3A261    0502   DVR: GHI MQ .. IF REMAINDER IS NOT ZERO,
0623 RF1      0503   BNZ *+#05
0624 32341    0504   GLO MQ
0626 8C1      0505   BZ DVN .. BUT IT IS; NO PROBLEM.
0627 FA401    0506   GLO CR .. IF NOT ZERO,
0629 FCC01    0507   ANI #40 .. IT SHOULD BE SAME SIGN
062B 9F1      0508   ADI #C0 .. AS ORIGINAL DIVIDEND.
062C 33301    0509   GHI MQ
062F F8801    0510   BDF *+#04
0630 FC801    0511   XRI #80
0632 3B031    0512   ADI #80 .. IF NOT, WE NEED
0634 F01      0513   BNF DVC .. ONE MORE DIVIDE ITERATION.
0635 FC801    0514   DVN: LDX .. FINALLY, IF DIVISOR NEGATIVE,
0637 3A441    0515   ADI #80
0639 RF1      0516   BNF DVX ..(IT'S NOT; WE ARE DONE)
0639 RF1      0517   GLO AC .. COMPLEMENT QUOTIENT,

```

063A FBFF: 0518 XRI #FF .. BY INVERTING IT
 063C AF: 0519 PLO AC
 063D 9F: 0520 GHI AC
 063E FFFF: 0521 XRI #FFP
 0640 BF: 0522 PHI AC
 0641 1F: 0523 INC AC .. THEN INCREMENTING
 0642 FC00: 0524 ADI #00 .. ALSO CLEAR DF.
 0644 D5: 0525 DVX: SEP RETN .. DF=0 IF DIVIDE SUCCESSFUL.
 0645 : 0526 ..
 0645 : 0527 .. BINARY TO DECIMAL CONVERSION
 0645 : 0528 .. ****DECIMAL NUMBER = AC
 0645 : 0529 .. DECIMAL NUMBER = SIGN,N0,N1,N2,N3...
 0645 : 0530 .. SIGN#0B +
 0645 : 0531 .. SIGN#0D -
 0645 : 0532 .. N0=10**0 DIGIT
 0645 : 0533 .. N1=10**1 DIGIT, ETC
 0645 : 0534 .. *****CALL (TO CALL, WRITE) *****
 0645 : 0535 .. ***CALL CRD : ,A(NUMBER) : LENGTH
 0645 46: 0536 CRD: LDA LINK .. GET DECIMAL ADDRESS
 0646 RA: 0537 PHI AR
 0647 46: 0538 LDA LINK
 0648 AA: 0539 PLO AR
 0649 46: 0540 LDA LINK .. GET SIZE (#)
 064A AR: 0541 PLO NR
 064B RR: 0542 PHI NR
 064C F80D: 0543 LDI #0D .. STORE MINUS (+)
 064F 5A: 0544 STR AR
 064F 9F: 0545 GHI AC .. SET DF IF POSITIVE
 0650 FD7F: 0546 SDI #7F
 0652 FA: 0547 SEX AR
 0653 D4: 0548 SEP CALL .. NOW CHANGE SIGN TO MATCH
 ,A(DZS)
 0654 06A0: 0549 RDF *+#07
 0658 D4: 0551 SEP CALL .. SET AC POSITIVE
 ,A(SDCON)
 065B 00: 0552 ,#00
 065C 00: 0553 ,#00
 065D D4: 0554 SEP CALL .. PUSH AC INTO STACK,
 ,A(PUSHAC)
 0660 F800: 0556 LDI #00 .. ONLY TO REPLACE IT
 0662 5D: 0558 STR MA .. BY A DIVISOR OF 10
 0663 1D: 0559 INC MA
 0664 F80A: 0560 LDI #0A
 0666 5D: 0561 STR MA
 0667 2D: 0562 DFC MA
 0668 2R: 0563 CBL: DEC NR .. DECREMENT DIGIT COUNT
 GLO NR .. CHECK END
 066A 327F: 0565 RZ CBX .. ZERO IS OVERFLOW.
 066C F800: 0566 LDI #00
 066F AF: 0567 PLO MQ
 066F BF: 0568 PHI MQ
 0670 D4: 0569 SEP CALL .. DIVIDE BY 10
 ,A(DIVQ)
 0673 1A: 0571 INC AR .. (<)
 0674 BE: 0572 GLO MQ .. REMAINDER IS THIS DIGIT
 0675 5A: 0573 STR AR
 0676 BF: 0574 GLO AC .. CHECK FOR NON-ZERO
 0677 3A68: 0575 BNZ CRL
 0679 9F: 0576 GHI AC
 067A 3A68:

067A 3A68: 0577 BNZ CRL .. CONTINUE IF MORE DIGITS
 067C F6: 0578 SHR .. CLR DF FOR SUCCESS
 067D 3A: 0579 ,#38
 067E F5: 0580 CRX: SD .. SET DF FOR FAILURE
 067F 12: 0581 INC SP .. POP STACK (THAT TEN)
 0680 12: 0582 INC SP
 0681 D5: 0583 SEP RETN .. DONE.
 0682 : 0584 ..
 0682 : 0585 ..
 0682 : 0586 ..
 0682 3B85: 0587 .. RESTORE RESULT POINTER
 0684 1B: 0588 DRP: RNF *+#03 .. SAVE FLAG IN NR.0
 0685 F2: 0589 INC NR .. (ASSUME WAS 0)
 0686 9B: 0590 SEX SP .. PUSH SAVED DIGIT COUNT
 0687 52: 0591 GHI NR .. INTO STACK
 0688 8A: 0592 STR SP
 0689 F7: 0593 GLO AR .. SUBTRACT FROM RESULT ADDRESS
 068A AA: 0594 SM .. (<)
 068A 3391: 0595 PLO AR
 068D 9A: 0596 BDF *+#06 .. (=)(<)
 068F FF01: 0597 GHI AR .. BORROW FROM HIGH BYTE (=)
 0690 BA: 0598 SMI #01 .. (=)(<)
 0691 BB: 0599 PHI AR .. (=)
 0692 F6: 0600 GLO NR .. RECOVER DF
 0693 F0: 0601 SHR
 0694 AR: 0602 LDX .. POP SAVED COUNT,
 0695 D5: 0603 PLO NR .. INTO NR.0
 0696 : 0604 SEP RETN .. RETURN
 0696 5A: 0605 ..
 0697 1A: 0606 DZR: STR AR .. STORE A BYTE
 0698 2R: 0607 INC AR .. ADVANCE TO NEXT (<)
 0699 BB: 0608 DEC NR .. CHECK COUNT
 069A 3282: 0609 GLO NR
 069C F800: 0610 RZ DRP .. AT 0, GO RESTORE POINTERS
 069E 3096: 0611 LDI #00 .. CONTINUE STORING 0
 06A0 : 0612 RR DZR
 06A0 F80R: 0613 .. COMPARE SIGNS, AND CLEAR RESULT (ADDRESS
 06A2 3RA6: 0614 DZS: LDI #0B .. IF DF=0, TRY "+" (+)
 06A4 F80D: 0615 RNF *+#04
 06A6 F3: 0616 LDI #0D .. OTHERWISE "-" (+)
 06A7 32AB: 0617 XOR .. COMPARE TO PRESENT M(R(X))
 06A9 F806: 0618 RZ *+#04
 06AB F80R: 0619 LDI #06 .. NOT EQUAL, SO CONDITION MINUS(+)
 06AD 3096: 0620 XRI #0B .. IF EQUAL SET PLUS (+)
 06AF : 0621 RR DZR .. GO STORE, WITH ZERO IN RESULT.
 06AF : 0622 ..
 06AF : 0623 .. 16-BIT ADD TO AC, OPERAND ADDRESS IN CALL
 06AF : 0624 .. ****AC=AC+OPRN .. OPRN=2 BYTE OPERAND
 06AF : 0625 .. *****CALL (TO CALL, WRITE) *****
 06AF : 0626 .. ***CALL ADDOP : ,A(OPRN)
 06AF : 0627 ..
 06AF : 0628 ..
 06AF 46: 0629 ADDOP: LDA LINK .. FETCH OPERAND ADDRESS
 06B0 RD: 0630 PHI MA .. TO REGISTER MA
 06B1 46: 0631 LDA LINK
 06B2 AD: 0632 PLO MA .. FALL INTO ADD
 06B3 : 0633 .. 16-BIT ADD TO AC, OPERAND ADDRESS IN REGI
 06B3 : 0634 .. CALL HERE IF OPRN ADDRESS
 06B3 : 0635 .. IS IN REGISTER MA
 06B3 : 0636 .. ****AC=AC+M(R(MA))

```

06B3 : 0637 .. ****CALL ADD
06B3 : 0638 .. ***CALL ADD
06B3 : 0639 ..
06B3 F0: 0640 ADD: SEX MA ..CHECK SIGN BIT OF AC
06B4 9F: 0641 GHI AC ..GET THE OPERAND
06B5 F3: 0642 XOR ..AND OPERAND RMA
06B6 F80: 0643 ANI #80 ..RESULT A 1 IF DIFF
06B8 52: 0644 STR SP ..STORE ON STACK
06B9 1D: 0645 INC MA ..POINT TO LOW 8 BITS
06BA 8F: 0646 GLO AC ..FETCH AC LOW 8
06BB F4: 0647 ADD .. ADD LOW 8 FROM MEMORY
06BC AF: 0648 PLO AC .. PUT IT BACK
06BD 2D: 0649 DEC MA .. POINT TO HIGH 8 MEMORY LOCATION
06BF 0F: 0650 GHI AC
06BF 3BC7: 0651 BNF ADDNC
06C1 F001: 0652 ADI #01 .. ADD IN CARRY OUT OF LOW 8
06C3 3BC7: 0653 BNF ADDNC .. (OMIT 3 LINES IF CARRY OUT NOT
06C5 F5: 0654 SD .. OOPS, THAT CARRIED OUT, LEAVING 0:
06C6 38: 0655 #38 .. FINISH ADD, FORCING CARRY TO 1.
06C7 F4: 0656 ADDNC: ADD .. ADD HIGH 8
06C8 BF: 0657 PHI AC .. PUT IN AC.
06C9 42: 0658 LDA SP ..LOAD THE STORED COMPARING SIGN BIT
06CA 22: 0659 DEC SP ..RESET STACK PTR
06CB 3AD6: 0660 BNZ ADDRT ..NOT POSSIBLE
06CD 9F: 0661 GHI AC ..OTHERWISE SEE IF SUM IS RIGHT
06CE F3: 0662 XOR ..BY COMPARING SIGN BITS
06CF F80: 0663 ANI #80 ..TAKE OUT THE COMPARING BIT
06D1 32D6: 0664 RZ ADDRT ..IF SAME, THEN NOT OVERFLOWED
06D3 FCFP: 0665 ADI HFF ..OTHERWISE, SET DF#1
06D5 38: 0666 ,#38
06D6 F6: 0667 ADDRT: SHR ..SHIFT OUT 0 INTO DF
06D7 D5: 0668 SEP RETN ..RETURN TO MAIN
06D8 : 0669 ..
06D8 : 0670 .. 16-BIT CONSTANT ADD TO AC.
06D8 : 0671 .. CALL HERE FOR ADD CONSTANT TO AC
06D8 : 0672 .. ****AC=AC+CONSTANT
06D8 : 0673 .. ****CALL ADDCON : +CONSTANT
06D8 : 0674 ..
06D8 : 0675 ..
06D8 B6: 0676 ADDCON: GLO LINK .. COPY LINK TO MA
06D9 AD: 0677 PLO MA
06DA 96: 0678 GHI LINK
06DA BD: 0679 PHI MA
06DC 16: 0680 INC LINK .. INCREMENT PAST DATUM
06DD 16: 0681 INC LINK
06DF 30B3: 0682 BR ADD .. GO ADD.
06E0 : 0683 ..
06E0 : 0684 .. 16-BIT ADD FROM TOP OF STACK
06E0 92: 0685 ADDST: GHI SP .. COPY STACK POINTER
06E1 BD: 0686 PHI MA .. TO MA REGISTER
06E2 82: 0687 GLO SP
06F3 AD: 0688 PLO MA
06F4 1D: 0689 INC MA .. ADVANCE TO SUB-TOP (a)
06F5 1D: 0690 INC MA .. (a)
06F6 1D: 0691 INC MA .. (a)
06F7 30B3: 0692 BR ADD .. GO DO IT
06E9 : 0693 ..
06E9 : 0694 ..
06E9 : 0695 ..
06E9 : 0696 .. PUSH AC INTO STACK

```

```

06E9 : 0697 .. STACK POINTER = SP
06E9 : 0698 .. ****CALL PUSHAC
06F9 : 0699 .. PUSH AC (UNDER TOP OF STACK)
06F9 92: 0700 PUSHAC: GHI SP .. COPY STACK POINTER TO MA
06FA BD: 0701 PHI MA
06FB 82: 0702 GLO SP
06FC AD: 0703 PLO MA
06FD 1D: 0704 INC MA .. NOW SLICE OFF TOP 2 BYTES.
06FE 1D: 0705 INC MA
06FF ED: 0706 SEX MA
06F0 F0: 0707 LDX .. TO MAKE A 2-RYTE HOLE.
06F1 52: 0708 STR SP
06F2 2D: 0709 DEC MA
06F3 22: 0710 DEC SP
06F4 F0: 0711 LDX
06F5 52: 0712 STR SP
06F6 9F: 0713 GHI AC .. NOW STUFF AC INTO THE HOLE.
06F7 5D: 0714 STR MA
06F8 AF: 0715 INC MA
06F9 1D: 0716 DEC SP
06FA 5D: 0717 STR MA
06FB 2D: 0718 DEC MA .. LEAVE MA POINTING TO IT.
06FC 22: 0719 SEP RETN .. (AC UNCHANGED)
06FD 05: 0720 .. PUSH CR, MA, MQ (UNDER TOP OF STACK)
06FE : 0721 PUSHCQ: GLO MA .. FIRST PUSH MA ONTO TOP
06FF 8D: 0722 STR SP
0700 22: 0723 DEC SP
0701 9D: 0724 GHI MA
0702 52: 0725 STR SP
0703 92: 0726 GHI SP .. NOW COPY SP TO MA
0704 BD: 0727 PHI MA
0705 82: 0728 GLO SP
0706 AD: 0729 PLO MA
0707 22: 0730 DEC SP
0708 1D: 0731 INC MA .. THEN ADJUST IT
0709 1D: 0732 INC SP
070A 1D: 0733 INC MA .. TO POINT INTO OLD TOP
070B BF: 0734 GLO MQ .. CONTINUE PUSHING, MQ
070C 52: 0735 STR SP
070D 22: 0736 DEC SP
070E 9F: 0737 GHI MQ
070F 52: 0738 STR SP
0710 22: 0739 DEC SP
0711 FD: 0740 GHI MA
0712 F0: 0741 SEX MA .. NOW COPY OLD TOP TO NEW TOP
0713 52: 0742 LDX
0714 22: 0743 STR SP
0715 2D: 0744 DEC SP
0716 F0: 0745 DEC MA
0717 52: 0746 LDX
0718 22: 0747 STR SP
0719 9C: 0748 DEC SP
071A 5D: 0749 GHI CR .. FINALY INSERT CR IN HOLE
071B 1D: 0750 STR MA
071C 8C: 0751 INC MA
071D 5D: 0752 GLO CR
071E D5: 0753 STR MA
071F : 0754 SEP RETN .. (MA IS GARBAGE OUT)
0756 ..

```

```

071F I      0757 .. POP STACK INTO MQ, MA, CR (UNDER TOP OF S
071F 12I    0758 POPCQ: INC SP
0720 92I    0759 GHI SP .. COPY STACK POINTER TO MA
0721 BDI    0760 PHI MA
0722 82I    0761 GLO SP
0723 ADI    0762 PLO MA
0724 1D I   0763 INC MA .. ADJUST POINTER TO CR DATUM
0725 1D I   0764 INC MA
0726 1D I   0765 INC MA
0727 1D I   0766 INC MA
0728 1D I   0767 INC MA
0729 1D I   0768 INC MA
072A 4D I   0769 LDA MA .. FETCH IT
072B BC I   0770 PHI CR
072C 4D I   0771 LDA MA
072D AC I   0772 PLO CR
072F 2D I   0773 DEC MA .. COPY TOP OF STACK INTO GAP
072F 2D I   0774 DEC MA
0730 42 I   0775 LDA SP
0731 5D I   0776 STR MA
0732 1D I   0777 INC MA
0733 42 I   0778 LDA SP
0734 5D I   0779 STR MA
0735 42 I   0780 LDA SP .. THEN POP MQ
0736 RF I   0781 PHI MQ
0737 42 I   0782 LDA SP
0738 AF I   0783 PLO MQ
0739 42 I   0784 LDA SP .. FINALLY POP MA
073A BD I   0785 PHI MA
073B 42 I   0786 LDA SP
073C AD I   0787 PLO MA
073D 22 I   0788 DEC SP
073E 05 I   0789 SEP RETN
073F I     0790 .. 16-BIT ACCUMULATOR LOAD (ADDRESS IN CALL)
073F I     0791 .. ***AC=OPRN
073F I     0792 .. ***** (TO CALL, WRITE) *****
073F I     0793 .. ***CALL LOADOP I ,A(OPRN)
073F I     0794 ..
073F 46 I   0795 LOADOP: LDA LINK .. FETCH ADDRESS
0740 BD I   0796 PHI MA .. TO MA REGISTER
0741 46 I   0797 LDA LINK
0742 AD I   0798 PLO MA .. FALL INTO LOAD
0743 I     0799 .. 16-BIT ACCUMULATOR LOAD (ADDRESS IN MA)
0743 I     0800 .. CALL HERE IF OPERAND
0743 I     0801 .. ADDRESS IN REGISTER MA
0743 I     0802 .. ***AC=M(R(MA))
0743 I     0803 .. ***** (TO CALL, WRITE) *****
0743 I     0804 .. ***CALL LOAD
0743 I     0805 ..
0743 4D I   0806 LOAD: LDA MA .. FFTCH HIGH 8
0744 RF I   0807 PHI AC
0745 4D I   0808 LDA MA .. NOW LOW 8
0746 AF I   0809 PLO AC .. LEAVE MA AT NEXT DOUBLE-BYTE
0747 05 I   0810 SEP RETN .. GEE, THAT WAS QUICK.
0748 I     0811 ..
0748 I     0812 .. 16-RIT ACCUMULATOR LOAD FROM CONSTANT IN
0748 I     0813 .. ***AC=CONSTANT
0748 I     0814 .. ***** (TO CALL, WRITE) *****
0748 I     0815 .. ***CALL LODCON I ,CONSTANT
0748 I     0816 ..

```

```

0748 46 I   0817 LODCON: LDA LINK .. FETCH HIGH 8
0749 RF I   0818 PHI AC
074A 46 I   0819 LDA LINK .. THEN LOW 8
074B AF I   0820 PLO AC
074C D5 I   0821 SEP RETN
074D I     0822 ..
074D I     0823 .. 16-BIT ACCUMULATOR STORE (ADDRESS IN CALL)
074D I     0824 .. ***OPRN=AC
074D I     0825 .. ***** (TO CALL, WRITE) *****
074D I     0826 .. ***CALL STOROP I ,A(OPRN)
074D I     0827 ..
074D 46 I   0828 STOROP: LDA LINK .. FETCH ADDRESS INTO MA
074E BD I   0829 PHI MA
074F 46 I   0830 LDA LINK
0750 AD I   0831 PLO MA .. THEN FALL INTO STORE
0751 I     0832 .. 16-BIT ACCUMULATOR STORE (ADDRESS IN MA)
0751 I     0833 .. ***M(R(MA))=AC
0751 I     0834 .. ***** (TO CALL, WRITE) *****
0751 I     0835 .. ***CALL STORE
0751 I     0836 ..
0751 9F I   0837 STORE: GHI AC .. FIRST HIGH 8
0752 5D I   0838 STR MA
0753 1D I   0839 INC MA .. INCREMENT MA, SINCE STR DOESN'T
0754 AF I   0840 GLO AC .. NOW LOW 8
0755 BD I   0841 STR MA
0756 1D I   0842 INC MA .. LEAVE MA POINTING TO NEXT WORD
0757 05 I   0843 SEP RETN .. QUIT
0758 I     0844 ..
0758 I     0845 ..
0758 I     0846 .. 16-BIT COMPARE, OPERAND ADDRESS IN CALL
0758 I     0847 .. ***AC=OPRN (DF SET IF 0 OR +)
0758 I     0848 .. ***** (TO CALL, WRITE) *****
0758 I     0849 .. ***CALL COMOP I ,A(OPRN)
0758 I     0850 ..
0758 46 I   0851 COMPOP: LDA LINK .. FETCH ADDRESS
0759 BD I   0852 PHI MA .. TO MA REGISTER
075A 46 I   0853 LDA LINK
075B AD I   0854 PLO MA
075C I     0855 .. 16-BIT COMPARE, OPERAND ADDRESS IN REGIST
075C I     0856 .. CALL HERE IF OPERAND
075C I     0857 .. ADDRESS IN REGISTER MA
075C I     0858 .. ***AC=M(R(MA)) (DF SET IF 0 OR +)
075C I     0859 .. ***** (TO CALL, WRITE) *****
075C 9F I   0860 .. ***CALL COMP
075C FD I   0861 ..
075D 0F I   0862 COMPI: SEX MA .. COMPARE HIGH 8 FRST
075E F3 I   0863 GHI AC ..CHECK IF SIGN OF OPERANDS ARE SAME
075F F8 I   0864 XOR ..BY LOOKING AT THE HIGHEST SIGN BIT
075F FA80 I  0865 ANI #80 ..RESULT A '1' IF NEGATIVE
0761 3A6C I  0866 BNZ CNE ..IF NOT, THEN GO TO CNE
0763 9F I   0867 GHI AC
0764 F7 I   0868 SM
0765 3A6D I  0869 BNZ CMPX .. NOT EQUAL QUIT
0767 1D I   0870 INC MA .. TRY LOW 8
0768 AF I   0871 GLO AC
0769 F7 I   0872 SM
076A 2D I   0873 DEC MA .. LEAVE MA POINTING TO IT
076B 38 I   0874 #38
076C F4 I   0875 CNE: ADD ..SEE IF OPERAND IS NEGATIVE
076D 05 I   0876 CMP

```

```

0760 D5:    0876  CMPX:    SEP RETN ..DF=1 IF AC>=(MA)
076F :    0877  ..
076E :    0878  ..
076F :    0879  .. DECIMAL TO BINARY CONVERSION
076E :    0880  .. ***AC=DECIMAL NUMBER OF N BYTES
076E :    0881  .. DFCIMAL NUMBER = SIGN,N0,N1,N2,N3 ...
076E :    0882  .. SIGN = #0B +
076E :    0883  .. SIGN = #0D -
076F :    0884  .. N0=10**0 DIGIT
076F :    0885  .. N1=10**1 DIGIT, ETC
076E :    0886  .. ***CALL CDB I ,A(NUMBER) ; LENGTH
076E :    0887  .. ***CALL CDB I ,A(NUMBER) ; LENGTH
076E :    0888  ..
076F 46:   0889  CDB: LDA LINK .. GET DECIMAL ADDRESS
076F BA:   0890  PHI AR
0770 46:   0891  LDA LINK
0771 AA:   0892  PLO AR
0772 46:   0893  LDA LINK .. AND SIZE (#)
0773 AB:   0894  PLO NR
0774 2B:   0895  DEC NR .. MINUS ONE FOR SIGN
0775 FA:   0896  SEX AR .. LOOK AT SIGN (=)
0776 4A:   0897  LDA AR .. (<)
0777 FB00: 0898  XRI #0D .. IS IT MINUS? (+)
0779 327D: 0899  CDS: RZ *+#04 .. #00 IF YES,
077B FFFF: 0900  LDI #FF .. #FF IF NO:
077D BB:   0901  PHI NR .. REMEMBER THAT
077F FB00: 0902  LDI #00 .. INITIALIZE AC TO 0
0780 AF:   0903  PLO AC
0781 BF:   0904  PHI AC
0782 BB:   0905  GLO NR .. GO TO OTHER END
0783 52:   0906  STR SP .. BY ADDING SIZE
0784 F2:   0907  SEX SP
0785 BA:   0908  GLO AR .. TO ADDRESS
0786 F4:   0909  ADD .. (<)
0787 AA:   0910  PLO AR
0788 3B8F: 0911  BNF CDL .. (=)(<)
078A 9A:   0912  GHI AR .. PROPAGATE CARRY (=)
078B FC01: 0913  ADI #01 .. ACROSS BYTES (=)(<)
078D BA:   0914  PHI AR .. (=)
078F 8B:   0915  CDL: GLO NR .. ANY MORE DIGITS
078F 32C1: 0916  RZ CDX .. NO
0791 2B:   0917  DEC NR .. YES.
0792 D4:   0918  SEP CALL .. MULTIPLY AC * 10
0793 06F0: 0919  ,A( PUSHAC)
0795 D4:   0920  SEP CALL .. FROM STACK
0796 0748: 0921  ,A( LODCON)
0798 00:   0922  ,#00
0799 0A:   0923  ,#0A
079A D4:   0924  SEP CALL
079B 0475: 0925  ,A( MPY)
079D 3B8F: 0926  BNF *+#05 .. IF NOT OVERFLOWED, SKIP EXIT
079F 12:   0927  INC SP .. RESET STACK
07A0 12:   0928  INC SP ..
07A1 D5:   0929  SEP RETN .. OVERFLOW EXIT
07A2 D4:   0930  SEP CALL .. SAVE PRODUCT IN STACK
07A3 0751: 0931  ,A( STORE)
07A5 2A:   0932  DEC AR .. (<)
07A6 4A:   0933  LDA AR .. NOW GET DIGIT
07A7 2A:   0934  DEC AR
07A8 FA0F: 0935  ANI #0F .. REMOVE OVERBITS

```

```

07AA AF:   0936  PLO AC
07AB FA00: 0937  LDI #00
07AD BF:   0938  PHI AC
07AF D4:   0939  SEP CALL .. ADD TO PREVIOUS NUMBER
07AF 06F0: 0940  ,A( ADDST)
07B1 12:   0941  CDO: INC SP
07B2 12:   0942  INC SP
07B3 3B8F: 0943  BNF CDL .. ADVANCE TO NEXT DIGIT
07B5 BB:   0944  GLO NR .. NO MORE DIGIT?
07B6 3AC0: 0945  BNZ CDRT .. OVERFLOWED
07B8 9B:   0946  GHI NR .. POSITIVE NUMBER?
07B9 3AC0: 0947  RNZ CDRT .. OVERFLOWED
07B9 2F:   0948  DEC AC .. IF AC IS #8000 IS OK
07B9 9F:   0949  GHI AC .. TEST THAT BIT
07BD FC00: 0950  ADI #80 ..
07BF 1F:   0951  INC AC .. REMEMBER TO RESET AC
07C0 D5:   0952  CDR: SEP RETN .. OVERFLOW RETURN
07C1 9B:   0953  CDX: GHI NR .. NO, LOOK AT SIGN
07C2 3AC0: 0954  RNZ *+#07 .. POSITIVE
07C4 D4:   0955  SFP CALL
07C5 0415: 0956  ,A( SDCON) .. NEGATIVE, SUBTRACT FROM 0
07C7 00:   0957  ,#00
07C8 00:   0958  ,#00
07C9 FC00: 0959  ADI #00 .. CLEAR DF
07CB 05:   0960  SEP RETN .. DF=0 IF OK.
07CC 1:    0961  ..
07CC 1:    0962  .. TEST 16-BIT ACCUMULATOR SIGN/ZERO .....
07CC 16:   0963  INC LINK .. SKIP OVER NON ZERO RETURN
07CD 16:   0964  INC LINK ..
07CE D5:   0965  SEP RETN
07CF 9F:   0966  TEST: GHI AC .. FIRST LOOK AT SIGN
07D0 FC00: 0967  ADI #80 .. SET DF IF MINUS
07D2 9F:   0968  GHI AC .. NOW CHECK FOR 0
07D3 3AC0: 0969  RNZ TEST-*#03 .. NO.
07D5 AF:   0970  GLO AC
07D6 32CF: 0971  RZ TEST-*#01 .. GO TAKE ZERO EXIT.
07D8 3000: 0972  BR TEST-*#03 .. GO TAKE NON-ZERO EXIT.
07DA 1:    0973  .. POP STACK (INTO AC) (UNDER TOP)
07DA 1:    0974  .. POPS 2 BYTES FROM STACK INTO AC
07DA 1:    0975  .. ***CALL POPAC
07DA FF00: 0976  .. ***CALL POPAC
07DC 30F0: 0977  POPAC: SMI #00 .. SET F TO REMEMBER THIS ENTRY
07DF FC00: 0978  BR *+#04
07E0 12:   0979  POP: ADI #00 .. CLEAR DF FOR THIS ENTRY
07E0 12:   0980  INC SP
07E1 92:   0981  GHI SP .. COPY SP TO MA
07E2 BD:   0982  PHI MA
07E3 82:   0983  GLO SP
07E4 AD:   0984  PLO MA
07E5 1D:   0985  INC MA .. ADJUST TO SUR-TOP OF STACK
07E6 1D:   0986  INC MA
07F7 3BFF: 0987  BNF *+#08
07F9 4D:   0988  LDA MA .. POPPING INTO AC, GET DATUM
07FA BF:   0989  PHI AC
07FB 4D:   0990  LDA MA
07FC AF:   0991  PLO AC
07FD 2D:   0992  DEC MA .. RESTORE POINTER
07EE 2D:   0993  DEC MA
07FF 42:   0994  LDA SP .. NOW CLOSE UP THE GAP
07F0 5D:   0995  STR MA
07F1 1D:   0996  INC MA
07F2 42:   0997  LDA SP
07F3 5D:   0998  STR MA
07F4 1D:   0999  INC MA
07F5 22:   1000  DEC SP
07F6 05:   1001  SEP RETN .. MA POINTS TO NEW SUB-TOP
07F7 1:    1002  END
0000

```

**Appendix B(II) -
Arithmetic Subroutine
Listing for CDP1802**

```

0000 : 0001
0000 : 0002
0000 : 0003 ..COPYRIGHT 1976 RCA CORPORATION
0000 : 0004 .. COSMAC ARITHMETIC SUBROUTINE PACKAGE
0000 : 0005 ..
0000 : 0006 .. VERSION 1.1 FOR CDP1802
0000 : 0007 ..
0000 : 0008 .. EXTRACTED FOR BINARY ARITHMETIC
0000 : 0009 .. AND CONVERSIONS FOR DECIMAL
0000 : 0010 .. OCCUPIES 1K BYTES
0000 : 0011 ..
0000 : 0012 ..
0000 : 0013 .. DESIGNED FOR STANDARD CSDP SUBROUTINE CALL & RETURN
0000 : 0014 ..
0000 : 0015 .. FOR STANDARD LINKAGE,
0000 : 0016 SP= #02 ...IT SHOULD BE THE STACK POINTER.
0000 : 0017 PC= #03 ...IT IS THE PROGRAM COUNTER
0000 : 0018 .. USED BY THESE SUBROUTINES.
0000 : 0019 CALL# #04 ...IT SHOULD POINT TO THE ROUTINE
0000 : 0020 .. WHICH EFFECTS SUBROUTINE CALLS.
0000 : 0021 RETN# #05 ...IT SHOULD POINT TO THE ROUTINE
0000 : 0022 .. WHICH EFFECTS SUBROUTINE RETURN.
0000 : 0023 LINK# #06 ...IT SHOULD POINT TO CALL PARAMETER
0000 : 0024 .. .. (USUALLY OPERAND ADDRESSES AND/OR CONSTANT)
0000 : 0025 ..
0000 : 0026 ..
0000 : 0027 .. THE FOLLOWING REGISTERS MUST BE ASSIGNED
0000 : 0028 ARE #0A ..(USED FOR RESULT ADDRESS)
0000 : 0029 ..
0000 : 0030 NR# #0B ..(USED FOR RESULT DIGIT COUNT)
0000 : 0031 .. 16-BIT BINARY ARITHMETIC ROUTINES
0000 : 0032 .. THE FOLLOWING REGISTERS MUST BE ASSIGNED
0000 : 0033 AC# #0F .. 16-BIT ACCUMULATOR RF.
0000 : 0034 MQ# #0E .. 16-BIT ACCUMULATOR RF EXTENSION.
0000 : 0035 MA# #0D .. (TEMPORARY) OPERAND MEMORY ADDRESS.
0000 : 0036 CR# #0C .. (TEMPORARY) SCRATCHPAD AND COUNTER.
0000 : 0037 ..
0000 : 0038 ..
0000 : 0039 .. SWAP AC WITH MQ REGISTERS
0000 0F: 0040 SWAPAC: GHI MQ .. SAVE MQ.1
0001 AC: 0041 PLO CR .. IN CR.0 (COULD HAVE PUSHED ON STAC
0002 0F: 0042 GHI AC .. NOW AC.1 TO MQ.1
0003 RF: 0043 PHI MQ
0004 RF: 0044 GLO MQ .. SAVE MQ.0
0005 RF: 0045 PHI AC .. IN AC.1
0006 RF: 0046 GLO AC .. THEN AC.0 TO MQ.0
0007 AE: 0047 PLO MQ
0008 0F: 0048 GHI AC .. NOW SAVED MQ.0 TO AC.0
0009 AF: 0049 PLO AC
000A BC: 0050 GLO CR .. FINALLY SAVED MQ.1
000B RF: 0051 PHI AC .. TO AC.1

```

```

000C D5I      0052    SEP RETN
000D I        0053    .. 16-BIT SUBTRACT AC FROM CONSTANT
000D I        0054    .. ***AC= CONSTANT-AC
000D I        0055    .. ***** (TO CALL, WRITE) *****
000D I        0056    .. ***CALL SDON I ,CONSTANT
000D 86I      0057    SDON: GLO LINK .. (ESSENTIALLY SAME AS ADCON)
000E ADI      0058    PLO MA
000F 96I      0059    GHI LINK
0010 BDI      0060    PHI MA
0011 16I      0061    INC LINK
0012 16I      0062    INC LINK
0013 3019I    0063    RR SD
0015 I        0064    ..
0015 I        0065    .. 16-BIT SUBTRACT AC FROM OPERAND
0015 I        0066    .. ***AC=OPRN-AC
0015 I        0067    .. ***** (TO CALL, WRITE) *****
0015 I        0068    .. ***CALL SDOP I ,A(OPRN)
0015 I        0069    ..
0015 46I      0070    SDOP: LDA LINK .. FETCH OPERAND ADDRESS
0016 BDI      0071    PHI MA .. TO MA REGISTER
0017 46I      0072    LDA LINK
0018 ADI      0073    PLO MA .. FALL INTO SD
0019 I        0074    .. 16-BIT SUBTRACT AC FROM OPERAND
0019 I        0075    .. CALL HERE IF OPERAND
0019 I        0076    .. ADDRFS IN REGISTER MA
0019 I        0077    .. ***AC=M(R(MA))-AC
0019 I        0078    .. ***** (TO CALL, WRITE) *****
0019 I        0079    .. ***CALL SD
0019 I        0080    ..
0019 FD1      0081    SD:   SFX MA .. SET X PTR TO MA
001A 9F1      0082    GHI AC .. CHECK SIGN BIT OF AC
001B F3I      0083    XOR .. AND OPERAND AND MA
001C 52I      0084    STR SP .. AND STORE ON STACK
001D 1D1      0085    INC MA .. POINT TO LOW 8
001E AF1      0086    GLO AC .. FETCH AC LOW 8
001F F5I      0087    SD .. SUBTRACT FROM LOW 8 IN MEMORY
0020 AF1      0088    PLO AC .. PUT IT BACK
0021 2D1      0089    DFC MA .. NOW HIGH 8
0022 9F1      0090    GHI AC
0023 75I      0091    SDNR: SDR .. SUBTRACT HIGH 8
0024 RF1      0092    PHI AC .. PUT IT BACK
0025 02I      0093    LDN SP .. LOAD STORED COMPARING BIT OF OPERANDS
0026 FF1      0094    SHL .. CHECK STORED SIGN COMPARISON BIT
0027 3R2C1    0095    BNF SDFF .. IF OPERAND'S SIGNS ARE SAME
0029 9F1      0096    GHI AC .. NO OVERFLOW POSSIBLE
002A F3I      0097    XOR .. OTHER WISE CHECK RESULT
002B FF1      0098    SHL .. SET DF=0 IF OK
002C D5I      0099    SDFF: SEP RETN .. RETURN
002D I        0100    ..
002D I        0101    .. 16-BIT SUBTRACT FROM AC (ADDRESS IN CALL)
002D I        0102    .. ***AC=AC-OPRN
002D I        0103    .. ***** (TO CALL, WRITE) *****
002D I        0104    .. ***CALL SMOP I ,A(OPRN)
002D I        0105    ..
002D 46I      0106    SMOP: LDA LINK
002F BD1      0107    PHI MA
002F 46I      0108    LDA LINK
0030 ADI      0109    PLO MA
0031 I        0110    .. 16-BIT SUBTRACT FROM AC (ADDRESS IN MA)

```

```

0031 I        0111    .. CALL HERE IF OPERAND
0031 I        0112    .. ADDRESS IN REGISTER MA
0031 I        0113    .. ***AC=AC-M(R(MA))
0031 I        0114    .. ***** (TO CALL, WRITE) *****
0031 I        0115    .. ***CALL SM
0031 I        0116    ..
0031 FD1      0117    SM:   SFX MA .. SET X PTR
0032 9F1      0118    GHI AC .. GET SIGN OF AC AND
0033 F6I      0119    SHR .. AND STORE IN 7TH BIT OF CR
0034 52I      0120    STR SP .. PUT PUT IN (SP) FIRST
0035 9F1      0121    GHI AC .. AND SEE IF OPERANDS SIGNS ARE THE SAME
0036 F3I      0122    XOR
0037 FAR0I    0123    ANI #80 .. TAKE OUT COMPARING SIGN BIT
0038 F2I      0124    SFX SP .. NOW STORE THAT BIT IN 8TH OF CR
003A F4I      0125    ADD .. BY ADDING TO IT
0038 52I      0126    STR SP .. AND STORE THESE TWO BITS ON STACK
003C 1D1      0127    INC MA .. POINT TO LOW 8
003D FD1      0128    SEX MA .. REMEMBER TO SET X TO OPERANDS
003F 8F1      0129    GLO AC .. FETCH AC LOW 8
003F F7I      0130    SM .. SUBTRACT MEMORY FROM IT
0040 AF1      0131    PLO AC .. PUT IT BACK.
0041 2D1      0132    DEC MA .. NOW HIGH 8
0042 9F1      0133    GHI AC
0043 77I      0134    SMNR: SMR .. HIGH 8 SUBTRACT, NO BORROW ACROSS.
0044 RF1      0135    PHI AC .. PUT HIGH 8 BACK
0045 F2I      0136    SEX SP .. NOW CHECK IF UNDERFLOWED
0046 F0I      0137    LAX .. LOAD THE STORED TWO BITS
0047 FF1      0138    SHL .. AND TAKE OUT THE COMPARING SIGN BIT
0048 3R4F1    0139    BNF SMRT .. THE SAME, UNDERFLOW NOT POSSIBLE
004A 52I      0140    STR SP .. PUT IT BACK TO STACK
004B 9F1      0141    GHI AC .. OTHERWISE HAVE TO COMPARE SIGN OF RESULT
004C F3I      0142    XOR .. SIGN BIT OF AC WAS STORED ON STACK
004D FF1      0143    SHL .. TAKE OUT THAT 7TH BIT
004F D5I      0144    SMRT: SFP RETN .. DF=0 IF SUBTRACTION OK
004F I        0145    ..
004F I        0146    ..
004F I        0147    .. 16X16 BIT SIGNED MULTIPLY(2'S COMPLEMENT)
004F I        0148    .. ***AC=AC*OPRN
004F I        0149    .. ***** (TO CALL, WRITE) *****
004F I        0150    .. ***CALL MPYOP I ,A(OPRN)
004F I        0151    ..
004F 46I      0152    MPYOP: LDA LINK .. FETCH MULTIPLICAND ADDRS
0050 BD1      0153    PHI MA .. INTO REGISTER A
0051 46I      0154    LDA LINK
0052 AD1      0155    PLO MA .. FALL INTO MPY
0053 I        0156    .. 16X16 BIT SIGNED MULTIPLY (2'S COMPLEMENT)
0053 I        0157    .. CALL HERF IF OPERAND ADDRESS
0053 I        0158    .. IN REGISTER MA
0053 I        0159    .. ***AC=AC*M(R(MA))
0053 I        0160    .. ***** (TO CALL, WRITE) *****
0053 I        0161    .. ***CALL MPY
0053 I        0162    ..
0053 FD1      0163    MPY: SEX MA .. SET X NOW
0054 9F1      0164    GHI AC .. CHECK IS THE SIGN OF MULTICAND
0055 F3I      0165    XOR .. THE SAME AS THE SIGN OF MULTIPR
0056 FAR0I    0166    ANI #80 .. AND STORE THAT BIT
0058 BC1      0167    PHI CR .. INTO CR.1
0059 FB10I    0168    LDI #10 .. SET COUNTER TO 16

```

005R AC:	0169	PLO CR
005C F800:	0170	LDI #00 .. INITIALIZE MQ TO 0
005F BF:	0171	PHI MQ ... TO HOLD PRODUCT.
005F AF:	0172	PLO MQ
0060 20:	0173 MPL? DFC CR .. IF NOT, DECREMENT IT.	
0061 9F:	0174	GHI AC .. SHIFT AC (MULTIPLIER) RIGHT
0062 F6:	0175	SHR
0063 RF:	0176	PHI AC
0064 RF:	0177	GLO AC
0065 76:	0178	SHRC .. SHIFT 0 ACROSS BYTES ..
0066 AF:	0179	PLO AC
0067 9F:	0180	GHI MQ
0068 3B76:	0181	RNF MPR .. IF NO BIT OUT, DON'T ADD.
006A 1D:	0182	INC MA .. POINT TO LOW 8 OF MULTIPLICAND
006B 8C:	0183	GLO CR .. IF NOT LAST ITERATION,
006C 3A79:	0184	BNZ MPA .. GO ADD.
006F RF:	0185	GLO MQ .. LOAD MQ.0 INTO D
006F F7:	0186	SM .. MQ.0-(MA.0)
0070 AF:	0187	PLO MQ .. AND STORE BACK INTO MQ.0
0071 2D:	0188	DEC MA .. NOW DO THE HIGH BYTE
0072 9F:	0189	GHI MQ ..
0073 77:	0190	SMR .. REMEMBER THE BORROW BIT
0074 RF:	0191	PHI MQ .. AND PUT BACK INTO MQ.1
0075 9C:	0192	GHI CR .. NOW ARE THE SIGNS OF OPERANDS THE SAME?
0076 FF:	0193 MPR: SHL .. TEST FOR SIGN BIT	
0077 3083:	0194	BR MPS+H03 .. IF NEGATIVE, SIGN EXTEND
0079 RF:	0195 MPA:	GLO MQ .. DO MQ+(MA)
007A F4:	0196	ADD .. MQ.0+(MA.0)
007B AF:	0197	PLO MQ .. AND PUT BACK INTO MQ.0
007C 2D:	0198	DEC MA .. SAME FOR HIGH BYTE
007D 9F:	0199	GHI MQ ..
007F 74:	0200	ADC .. ADD WITH CARRY
007F RF:	0201	PHI MQ ..
0080 CF:	0202 MPS: LSNF	
0081 FD:	0203	LDX
0082 FF:	0204	SHL .. IF OPERAND IS NEGATIVE, THEN
0083 9F:	0205	GHI MQ .. PUT MQ.1 INTO D
0084 76:	0206	SHRC .. SHIFT IN CARRY
0085 RF:	0207	PHI MQ
0086 RF:	0208	GLO MQ .. CONTINUE TO LOW 8 OF MQ
0087 76:	0209	SHRC
0088 AF:	0210	PLO MQ
0089 3B8F:	0211	RNF MT .. IF NO CARRY OUT, ITERATE.
008A 9F:	0212	GHI AC .. ADD CARRY OUT INTO AC MSB.
008C F980:	0213	ORI #80
008F BF:	0214	PHI AC
008F 8C:	0215 MT: GLO CR .. CHECK COUNTER	
0090 3A60:	0216	BNZ MPL .. IF COUNTER IS NOT 0, GO BACK FOR MORE
0092 9F:	0217 MPX: GHI AC .. FINISHED!	
0093 FF:	0218	SHL .. CHECK FOR PRODUCT > 15 BITS.
0094 RF:	0219	GLO MQ
0095 C7:	0220	LSNF .. THAT'S HIGH 17 BITS
0096 FFFF:	0221	XRI #FF .. ALL 00 OR FF.
0098 3A9F:	0222	BNZ *+#06 .. Naw.
009A 9F:	0223	GHI MQ
009B C7:	0224	LSNF
009C FFFF:	0225	XRI #FF
009F FCFF:	0226	ADI #FF .. SET DF IF PRODUCT > 15 BITS

00A0 D51	0227	SEP RETN .. RETURN
00A1 1	0228	.. 32/16 BIT SIGNED DIVIDE (2'S COMPLEMENT)
00A1 3	0229	.. AC=MQ, AC/OPRN
00A1 3	0230	.. QUOTIENT IN AC , REMAINDER IN MQ
00A1 3	0231	.. ******(TO CALL, WRITE) *****
00A1 3	0232	.. CALL DIVOP I ,A(OPRN)
00A1 3	0233	..
00A1 461	0234	DIVOP: LDA LINK .. FETCH OPERAND ADDRESS
00A2 BD1	0235	PHI MA .. TO REGISTER MA
00A3 461	0236	LDA LINK
00A4 AD1	0237	PLO MA .. FALL INTO DIV0/DIV/DIVQ,
00A5 1	0238	.. 32/16 BIT SIGNED DIVIDE (2'S COMPLEMENT)
00A5 1	0239	... OPTION #1: CLEAR MQ AND CHECK FOR ZERO D
00A5 1	0240	.. ***AC=MQ, AC/M(R(MA))
00A5 1	0241	.. ******(TO CALL, WRITE) *****
00A5 1	0242	.. ***CALL DIV0
00A5 FD1	0243	DIV0: SFX MA .. SET X TO POINT TO DIVISOR (n)
00A6 9F1	0244	GHI AC .. LOOK AT AC SIGN (n)
00A7 FF1	0245	SHL .. COPY IT TO DF (n)
00A8 FB001	0246	LDI #00 .. FXTPND #00 IF POSITIVE, (n)
00AA C71	0247	LSNF .. (n)
00AB FFFF1	0248	LDI #FF .. #FF IF NEGATIVE, (n)
00AD BP1	0249	PHI MQ .. GIVING +0 OR -0 IN MQ (n)
00AF AF1	0250	PLO MQ .. (n)
00AF 4D1	0251	LDA MA .. CHECK FOR ZERO DIVISOR (n)
00B0 F11	0252	OR .. (n)
00B1 2D1	0253	DFC MA .. (DON'T FORGET TO FIX POINTER) (n)
00B2 FD001	0254	SDI #00 .. IF ZERO, CALL IT DIVIDE CHECK(n)
00B4 3BB71	0255	RNF DIV ..GO ON IF NO DIVIDE CHECK ERR
00B6 D51	0256	SEP RETN ..AND RETURN WITH DF=1 (n)
00B7 1	0257	... OPTION #2: PERMIT 32-BIT DIVIDEND; (/)
00B7 1	0258	..
00B7 1	0259	..MAKE SURE QUOTIENT DOES NOT EXCEED 16 BITS(/)
00B7 1	0260	.. ******(TO CALL, WRITE) *****(/)
00B7 1	0261	.. ***** CALL DIV *****(/)
00B7 9F1	0262	DIV: GHI MQ ..SAVE PARTIAL DIVIDEND(/)
00B8 BC1	0263	PHI CR ..INTO CR.1(/)
00B9 BF1	0264	GLO MQ ..(/)
00BA AC1	0265	PLO CR ..AND CR.0(/)
00BB FF1	0266	SHL ..(/)
00BC AF1	0267	PLO MQ ..(/)
00BD 9F1	0268	GHI MQ ..DO THE SAME FOR HIGH BYTE(/)
00BF 7F1	0269	SHLC ..RFMEMRER CARRY(/)
00BF RF1	0270	PHI MQ ..(/)
00C0 9F1	0271	GHI AC ..ALSO SHIFT IN AC HIGH(/)
00C1 FF1	0272	SHL ..(/)
00C2 33CD1	0273	BDF D2-#01 ..(/)
00C4 BC1	0274	GLO CR ..SEE IF MQ.0 =0(/)
00C5 3ACF1	0275	RNZ D2 ..IF NOT GO THROUGH CHECKING STEPS(/)
00C7 9C1	0276	GHI CR ..SEE IF MQ.1 IS #40(/)
00C8 FB401	0277	XRI #40 ..WHICH SHOULD RESULT 0 IF TRUE(/)
00CA 32D71	0278	BZ D4 ..IF TRUE,SKIP NORMAL CHECKING(/)
00CC 381	0279	#38
00CD 1F1	0280	INC MQ ..IF 1, SHIFT INTO MQ(/)
00CF 9C1	0281 D21	GHI CR ..CHECK IF HIGH 2 BITS OF MQ ARE THE SAME(/)
00CF FACC1	0282	ANI #00 ..TAKE OUT 2 HIGH BITS(/)
00D1 FD001	0283	SDI #00 ..SEE IF THEY ARE THE SAME(/)
00D3 FF1	0284	SHL ..SHIFT OUT COMPARISON (/)
00D4 C301561	0285	LRDF DVXX ..SET DF AND RETURN(/)

```

0007 9C1    0286 D4: GHI CR ..LOOK AT THE SIGNS OF DIVND AND DIVSR(/)
0008 ED1    0287 SEX MA ..POINT X TO DIVISOR(/)
0009 F31    0288 XOR ..(/)
000A FF1    0289 SHL ..SET DF IF THE SAME(/)
000B 1D1    0290 INC MA ..MQ.0-(MA)(/)
000C BF1    0291 GLO MQ ..MQ.0 TO D(/)
000D 33E61   0292 RDF DVA ..IF FLAG >MQ.0+(MA)(/)
000E F71    0293 SM ..MQ.0-(MA.0)(/)
000F AF1    0294 PLO MQ ..AND STORE BACK INTO MQ.0(/)
0010 2D1    0295 DEC MA ..DO THE SAME FOR HIGH BYTE(/)
0012 0F1    0296 GHI MQ ..LOAD MQ.1 INTO D(/)
0013 771    0297 SMR ..MQ.1-(MA.1) WITH CARRY(/)
0014 307R1   0298 RR DVR ..SKIP OVER ADD STEP(/)
0016 F41    0299 DVA: ADD ..MQ+(MA)(/)
0017 AF1    0300 PLO MQ ..STORE BACK TO MQ.0(/)
0018 2D1    0301 DFC MA ..SAME FOR HIGH BYTE(/)
0019 0F1    0302 GHI MQ ..MQ.1+(MA.1)(/)
001A 741    0303 ADC ..ADD MQ.1 AND (MA.1) WITH CARRY(/)
001B BF1    0304 DVR: PHI MQ ..AND STORE BACK INTO MQ.1(/)
001C 0C1    0305 GHI CR ..LOOK AT THE SIGN OF DIVND(/)
001D FF1    0306 SHL ..SET DF IF DIVND IS NEGATIVE
001E C000FA1 0307 LBNF DV2 ..IF NOT, DON'T COMPLEMENT DIFF(/)
001F 0E1    0308 GHI MQ ..COMPLEMENT MQ(/)
0020 FFFF1   0309 XRI #FF ..BY XOR TO #FF(/)
0021 RF1    0310 PHI MQ ..(/)
0022 AF1    0311 GLO MQ ..(DO THE SAME FOR LOW BYTE)()
0023 FFFF1   0312 XRI #FF ..(/)
0024 AF1    0313 PLO MQ ..(/)
0025 1F1    0314 INC MA ..REMEMBER TO ADD 1 (/)
0026 0E1    0315 DV2: GHI MQ ..NOW LOOK AT THE DIFF OF MQ&(MA)(/)
0027 C201031 0316 LBZ D10 ..IF 0, CHECK MQ=0(/)
0028 FE1    0317 SHL ..CHECK IF MQ IS NEGATIVE(/)
0029 335R1   0318 RDF DDQ ..IF YES, NO PROBLEM(/)
0101 30541   0319 RR D9 ..IF NOT 0 NOR NEG, DIVND IS TOO LARGE (/)
0102 BF1    0320 D10: GLO MQ ..HERE WE CHECK DIFF=0 CASES(/)
0103 FCFF1   0321 ADI #FE ..IF MQ.0 IS NOT EITHER 0 OR 1(/)
0104 33561   0322 RDF DVXX ..THEN DIVND IS STILL TOO LARGE(/)
0105 FFFF1   0323 XRI #FF ..RESULT 0 IF MQ.0 WAS 1(/)
0106 3A391   0324 BNZ DVH ..IF NOT, MUST BE 0, GO TO DVH(/)
0107 0C1    0325 GHI CR ..SEE IF DIVND IS NEGATIVE(/)
0108 FA801   0326 ANI #80 ..RESULT 80 IF YES(/)
0109 32541   0327 RZ DO ..IF DIVND POSITIVE, IT CANNOT DIVIDE(/)
0110 F41    0328 ADD ..SEE IF DIVISOR IS POSITIVE(/)
0111 33561   0329 RDF DVXX ..IF NEGATIVE, DIVND CANNOT DIVIDE(/)
0112 1D1    0330 INC MA ..AC+(MA) TO MQ(/)
0113 AF1    0331 GLO AC ..DO AC LOW FIRST(/)
0114 F41    0332 ADD ..(/)
0115 AF1    0333 PLO MQ ..STORE BACK TO LOW MQ(/)
0116 2D1    0334 DFC MA ..DO THE SAME FOR HIGH BYTE(/)
0117 0F1    0335 GHI AC ..(/)
0118 741    0336 ADC ..ADD WITH CARRY(/)
0119 BF1    0337 PHI MQ ..(/)
0120 1D1    0338 INC MA ..LEAVE MA POINTING TO LOW DIVISOR(/)
0121 F01    0339 LDX ..NOW HECK LOW BIT (MA) IS 0 OR 1(/)
0122 F61    0340 SHR ..SHIFT THAT LOW BIT OUT(/)

```

```

011F 2D1    0341 DEC MA ..REMEMBER TO RESET MA(/)
0120 9E1    0342 GHI MQ ..READY TO ADD #80(/)
0121 C71    0343 LSNF ..IF LOW BIT OF AC IS 1(/)
0122 FC801   0344 ADI #80 ..TO MQ.1(/)
0124 RE1    0345 PHI MQ ..STORE STATUS(/)
0125 FF1    0346 SHL ..SEE IF MQ >0(/)
0126 9C1    0347 GHI CR ..SEE IF DIVND POSITIVE(/)
0127 FA801   0348 ANI #80 ..BY TAKE OUT SIGN(/)
0128 3A2F1   0349 BNZ *+#06 ..(/)
0129 3B541   0350 RNF D9 ..EXIT WITH DF=1(/)
012A 305R1   0351 RR DDQ ..OK(/)
012F 33561   0352 RDF DVXX ..IF NEGATIVE, THEN OUT(/)
0131 9F1    0353 GHI MQ ..SEE IF MQ=0?(/)
0132 3A5R1   0354 BNZ DDQ ..IF NOT, THEN NO PROBLEM(/)
0134 AF1    0355 GLO MQ ..MAKE SURF MQ.0 IS 0 TOO(/)
0135 32541   0356 RZ D9 ..IF YES, THEN RETURN WITH DF=1(/)
0137 305R1   0357 RR DDQ ..OR ELSE GO TO DIVIDE(/)
0138 DVH:   0358 GHI CR ..SEE IF THE OPERANDS SIGNS DIFF(/)
0139 F31    0359 XOR ..BY COMPARING SIGN BITS(/)
013A FE1    0360 SHL ..AND TAKE OUT THAT BIT(/)
013B 33141   0361 RDF D10+#11 ..IF SINGS DIFF, IT'S OK(/)
013C 9C1    0362 GHI CR ..OTHERWISE TEST SIGN OF DIVND(/)
013D FE1    0363 SHL ..IF POSITIVE, RETURN WITH DF=1(/)
0140 3B541   0364 RNF DO ..RETURN WITH DF=1(/)
0142 1D1    0365 INC MA ..SEE IF LOW BIT OF AC IS 0 OR 1(/)
0143 F01    0366 LDX ..LOAD THAT IN D(/)
0144 2B1    0367 DFC MA ..REMEMBER TO RESET MA(/)
0145 F61    0368 SHR ..SHIFT THAT BIT OUT(/)
0146 PF1    0369 GLO AC ..IF AC IS NOT 0, NOT PROBLEM(/)
0147 3A5R1   0370 BNZ DDQ ..GO TO DIVIDE(/)
0148 9F1    0371 GHI AC ..READY TO CHECK #80 IF LOW BIT AC IS 1(/)
0149 33501   0372 RNF *+#06 ..(/)
014C 32541   0373 RZ D9 ..NO GOOD, RETURN WITH DF=1(/)
014F 305R1   0374 BR DDQ ..ANY THING ELSE IS OK(/)
0150 FB801   0375 XRI #80 ..IF AC.1 ISN'T #80(/)
0152 3A5R1   0376 BNZ DDQ ..IT'S OK(/)
0154 FF001   0377 D9: SMI #00 ..DF IS SET TO 1(/)
0156 9C1    0378 DVXX: GHI CR ..PUT ORIGINAL DIVND(/)
0157 FE1    0379 PHI MQ ..INTO MQ(/)
0158 8C1    0380 GLO CR ..(/)
0159 AF1    0381 PLO MQ ..(/)
015A 0B1    0382 SFP RETN ..AND RETURN WITH DF=1(/)
015B 9C1    0383 DDQ: GHI CR ..PUT ORIGINAL DIVND(/)
015C RE1    0384 PHI MQ ..BACK INTO MQ(/)
015D 8C1    0385 GLO CR ..(/)
015E AF1    0386 PLO MQ ..(/)
015F 1      0387 ... OPTION #3: ASSUME BENIGN PROGRAM: NOCHECK
015F 1      0388 ... ***** (TO CALL, WRITE) ****
015F 1      0389 ... ****CALL DIVD
015F 9F1    0390 DIVD: GHI MQ ..LOOK AT DIVIDEND SIGN
0160 FE1    0391 SHL .. IF POSITIVE,
0161 FB901   0392 LDI #90 .. PLAN TO BEGIN WITH SUBTRACT,
0163 C71    0393 LSNF .. (ALSO SAVE SIGN OF DIVIDEND)
0164 FA501   0394 LDI #50 .. OTHER WISE BEGIN WITH ADD.
0166 AC1    0395 PLO CR .. SET ITERATION COUNT IN CR.0
0167 RE1    0396 DVL: GLO MQ ..SHIFT MQ LEFT 1 BIT
0168 FE1    0397 SHL ..SHIFT LEFT MQ.0
0169 AF1    0398 PLO MQ ..
016A 0F1    0399 GHI MQ ..SAME FOR HIGH BYTE

```

016B 7E1 0400 SHLC .. SHIFT LEFT WITH CARRY
 016C BE1 0401 PHI MQ ..
 016D AF1 0402 GLO AC .. SHIFT AC LEFT 1 BIT
 016E FF1 0403 SHL .. SHIFT AC,0
 016F AF1 0404 PLO AC ..
 0170 9F1 0405 GHI AC ..
 0171 7F1 0406 SHLC .. SHIFT WITH CARRY
 0172 RF1 0407 PHI AC
 0173 3B761 0408 BNF *+#03 .. BIT SHIFTED OUT OF AC,1.
 0175 1F1 0409 INC MQ .. GOES INTO MQ,0
 0176 FD1 0410 SEX MA ..
 0177 8C1 0411 GLO CR .. NOW, WAS THAT ADD, OR SUBTRACT?
 0178 F31 0412 XOR .. IT DEPENDS ON SAVED FLAG,
 0179 FF1 0413 SHL .. AND SIGN OF DIVISOR
 017A 1D1 0414 INC MA .. MQ,0-(MA,0)
 017B RF1 0415 GLO MQ ..
 017C 3BAS1 0416 BNF DSA .. IF NO FLAG, MQ,0+(MA,0)
 017F F71 0417 SM ..
 017F AF1 0418 PLO MQ ..
 0180 2D1 0419 DEC MA .. FIX X PTR
 0181 9F1 0420 GHI MQ .. DO THE SAME FOR HIGH BYTE
 0182 771 0421 SMB .. REMEMBER THAT BORROW BIT
 0183 308A1 0422 BR DSM .. SKIP OVER ADD STEPS
 0185 F41 0423 DSA1 ADD .. MQ+(MA)
 0186 AF1 0424 PLO MQ ..
 0187 2D1 0425 DEC MA .. DO THE SAME FOR HIGH BYTE
 0188 9F1 0426 GHI MQ ..
 0189 741 0427 ADC .. ADD WITH CARRY
 018A RF1 0428 DSM: PHI MQ .. STORE BACK TO MQ,1
 018B 2C1 0429 DFC CR .. COUNT DOWN ITERATION COUNTER
 018C 8C1 0430 GLO CR
 018D FA7F1 0431 ANI #7F
 018F 3B941 0432 BNF *+#05 .. TEST CARRY OUT OF ADD/SUBTRACT
 0191 1F1 0433 INC AC .. IF 1, SHIFT INTO QUOTIENT,
 0192 F9801 0434 ORI #80 .. AND FLAG NEXT OP AS SUBTRACT.
 0194 AC1 0435 PLO CR .. OTHERWISE IT'S ADD.
 0195 FA3F1 0436 ANI #3F .. LOOK AT COUNTER!
 0197 3A671 0437 BNZ DVL .. IF NOT 0, LOOP BACK!
 0199 33B01 0438 BNF DVR .. AT END, CHECK RPPMAINER ADJUST.
 019B 3B1 0439 #38
 019C 1F1 0440 DVC: INC AC .. (FINAL DIVIDE STEP)
 019D F31 0441 XOR .. BE SURE TO GET POLARITY
 019F FF1 0442 SHL .. OF ADJUSTMENT RIGHT...
 019F 1D1 0443 INC MA .. YES, ADD DIVISOR BACK ON,
 01A0 8E1 0444 GLO MQ .. TO CORRECT FOR FINAL SURTRACT.
 01A1 33AA1 0445 RDP DVM .. (ADDING NEGATIVE IS SURT.)
 01A3 F41 0446 ADD .. WHICH SHOULDN'T HAVE.
 01A4 AF1 0447 PLO MQ
 01A5 2D1 0448 DEC MA
 01A6 9F1 0449 GHI MQ
 01A7 741 0450 ADC .. ADD WITH CARRY
 01A8 30AF1 0451 BR DVR-#01
 01AA F71 0452 DVM: SM .. SAME THING,
 01AB AF1 0453 PLO MQ .. EXCEPT, FOR NEGATIVE DIVISOR.
 01AC 2D1 0454 DEC MA
 01AD 9E1 0455 GHI MQ
 01AF 771 0456 SMB
 01AF RF1 0457 PHI MQ
 01B0 9F1 0458 DVR: GHI MQ .. IF REMAINDER IS NOT ZERO,
 01B1 3AB61 0459 BNZ *+#05

01B3 8E1 0460 GLO MQ
 01B4 32C11 0461 RZ DVN .. PUT IT IS1 NO PROBLEM.
 01B6 AC1 0462 GLO CR .. IF NOT ZERO,
 01B7 FF1 0463 SHL .. IT SHOULD BE SAME SIGN
 01B8 FE1 0464 SHL .. AS ORIGINAL DIVIDEND.
 01B9 9E1 0465 GHI MQ
 01BA CE1 0466 LSDF
 01BB F8801 0467 XRI #80
 01BD FC801 0468 ADI #80 .. IF NOT, WE NEED
 01BF 3B9C1 0469 BNF DVC .. ONE MORE DIVIDE ITERATION.
 01C1 F01 0470 DVN: LDX .. FINALLY, IF DIVISOR NEGATIVE,
 01C2 FF1 0471 SHL
 01C3 3B001 0472 BNF DVX .. (IT'S NOT; WE ARE DONE)
 01C5 RF1 0473 GLO AC .. COMPLEMENT QUOTIENT,
 01C6 FFFF1 0474 XPI HFF .. BY INVERTING IT,
 01C8 AF1 0475 PLO AC
 01C9 0F1 0476 GHI AC
 01CA FFFF1 0477 XRI #FF
 01CC RF1 0478 PHI AC
 01CD 1F1 0479 INC AC .. THPN INCRMENTING
 01CE FC001 0480 ADI #00 .. ALSO CLEAR DF.
 01DD D51 0481 DVX: SEP RETN .. DF=0 IF DIVIDE SUCCESSFUL.
 01D1 : 0482 ..
 01D1 : 0483 .. 16-BIT ADD TO AC, OPERAND ADDRESS IN CALL
 01D1 : 0484 .. ***AC=AC+OPRN .. OPRN=2 BYTE OPERAND
 01D1 : 0485 .. ***** (TO CALL, WRITE) *****
 01D1 : 0486 .. ***CALL ADDOP : A(OPRN)
 01D1 : 0487 ..
 01D1 : 0488 ..
 01D1 : 0489 ADDOP: LDA LINK .. FETCH OPERAND ADDRESS
 01D2 B01 0490 PHI MA .. TO REGISTER MA
 01D3 461 0491 LDA LINK
 01D4 AD1 0492 PLO MA .. FALL INTO ADD
 01D5 : 0493 .. 16-BIT ADD TO AC, OPERAND ADDRESS IN REGI
 01D5 : 0494 .. CALL HRF IF OPRN ADDRESS
 01D5 : 0495 .. TS IN REGISTER MA
 01D5 : 0496 .. ***AC=AC+M(R(MA))
 01D5 : 0497 .. ***** (TO CALL, WRITE) *****
 01D5 : 0498 .. ***CALL ADD
 01D5 : 0499 ..
 01D5 FD1 0500 ADD: SFX MA .. CHECK SIGN BIT OF AC
 01D6 9F1 0501 GHI AC .. GET THE OPERAND
 01D7 F31 0502 XOR .. AND OPERAND QMA
 01D8 F8801 0503 XRI #80 .. RESULT A 1 IF DIFF
 01DA 521 0504 STR SP .. STORE ON STACK
 01DB 1B1 0505 INC MA .. POINT TO LOW 8 BITS
 01DC AF1 0506 GLO AC .. FETCH AC LOW 8
 01DD F41 0507 ADD .. ADD LOW 8 FROM MEMORY
 01DE AF1 0508 PLO AC .. PUT IT BACK
 01DF 2D1 0509 DFC MA .. POINT TO HIGH 8 MEMORY LOCATION
 01E0 9F1 0510 GHI AC
 01F1 741 0511 ADC .. ADD HIGH BYTE WITH CARRY
 01F2 RF1 0512 PHI AC .. PUT IN AC.
 01F3 021 0513 LDN SP .. LOAD THE STORED COMPARING SIGN BIT
 01F4 FF1 0514 SHL .. RESET STACK PTR
 01E5 3BAA1 0515 BNF ADDRT+#01 .. NOT POSSIBLE
 01E7 9F1 0516 GHI AC .. OTHERWISE SEE IF SUM IS RIGHT
 01F8 F31 0517 XOR .. BY COMPARING SIGN BITS
 01F9 FF1 0518 ADDRT: SHL .. SHIFT OUT 0 INTO DF
 01FA D51 0519 SEP RETN .. RETURN TO MAIN

```

01ER I      0520   ..
01ER I      0521   .. 16-BIT CONSTANT ADD TO AC.
01ER I      0522   .. CALL HERE FOR ADD CONSTANT TO AC
01ER I      0523   .. ***AC=AC+CONSTANT
01ER I      0524   .. ***** (TO CALL, WRITE) *****
01ER I      0525   .. ***CALL ADDCON : ,CONSTANT
01ER I      0526   ..
01ER 86I    0527   ADDCON: GLO LINK .. COPY LINK TO MA
01FC ADI    0528   PLO MA
01FB 96I    0529   GHI LINK
01FF BDI    0530   PHI MA
01EF 16I    0531   INC LINK .. INCREMENT PAST DATUM
01F0 16I    0532   INC LINK
01F1 3005I   0533   BR ADD .. GO ADD.
01F3 I      0534   ..
01F3 I      0535   .. 16-BIT ADD FROM TOP OF STACK
01F3 92I    0536   ADPST: GHI SP .. COPY STACK POINTER
01F4 BDI    0537   PHI MA .. TO MA REGISTER
01F5 A2I    0538   GLO SP
01F6 ADI    0539   PLO MA
01F7 1D1    0540   INC MA .. ADVANCE TO SUR-TOP (A)
01F8 1D1    0541   INC MA .. (Q)
01F9 1D1    0542   INC MA .. (Q)
01FA 3005I   0543   BR ADD .. GO DO IT
01FC I      0544   ..
01FC I      0545   ..
01FC I      0546   ..
01FC I      0547   .. PUSH AC INTO STACK
01FC I      0548   .. STACK POINTER = SP
01FC I      0549   .. ***** (TO CALL, WRITE) *****
01FC I      0550   .. ***CALL PUSHAC
01FC I      0551   .. PUSH AC (UNDER TOP OF STACK)
01FC 92I    0552   PUSHAC: GHI SP .. COPY STACK POINTER TO MA
01FB BDI    0553   PHI MA
01FF 82I    0554   GLO SP
01FF ADI    0555   PLO MA
0200 1D1    0556   INC MA .. NOW SLICE OFF TOP 2 BYTES,
0201 1D1    0557   INC MA
0202 F2I    0558   SEX SP
0203 0D1    0559   LDN MA .. TO MAKE A 2-BYTE HOLE.
0204 73I    0560   STXD
0205 2D1    0561   DEC MA
0206 0D1    0562   LDN MA
0207 73I    0563   STXD
0208 9F1    0564   GHI AC .. NOW STUFF AC INTO THE HOLE.
0209 5D1    0565   STR MA
020A 8F1    0566   GLO AC
020B 1D1    0567   INC MA
020C 5D1    0568   STR MA
020D 2D1    0569   DFC MA .. LEAVE MA POINTING TO IT.
020E 05I    0570   SEP RETN .. (AC UNCHANGED)
020F 1      0571   .. PUSH CR, MA, MQ (UNDER TOP OF STACK)
020F BDI    0572   PUSHCO: GLO MA .. FIRST PUSH MA ONTO TOP
0210 F2I    0573   SEX SP
0211 73I    0574   STXD
0212 9D1    0575   GHI MA
0213 52I    0576   STR SP
0214 92I    0577   GHI SP .. NOW COPY SP TO MA
0215 BDI    0578   PHI MA

```

```

0216 82I    0579   GLO SP
0217 ADI    0580   PLO MA
0218 22I    0581   DFC SP
0219 1D1    0582   INC MA .. THEN ADJUST IT
021A 1D1    0583   INC MA
021B 1D1    0584   INC MA .. TO POINT INTO OLD TOP
021C BEI    0585   GLO MQ .. CONTINUE PUSHING, MQ
021D 73I    0586   STXD
021E 0F1    0587   GHI MQ
021F 73I    0588   STXD
0220 0D1    0589   LDN MA
0221 73I    0590   STXD
0222 2D1    0591   DEC MA
0223 0D1    0592   LDN MA
0224 73I    0593   STXD
0225 9C1    0594   GHI CR .. FINALLY INSERT CR IN HOLE
0226 5D1    0595   STR MA
0227 1D1    0596   INC MA
0228 8C1    0597   GLO CR
0229 5D1    0598   STR MA
022A 55I    0599   SEP RETN .. (MA IS GARBAGE OUT)
022B 1    0600   ..
022B 1    0601   .. POP STACK INTO MQ, MA, CR (UNDER TOP OF S
022B 12I   0602   POPCR: INC SP
022C 92I   0603   GHI SP .. COPY STACK POINTER TO MA
022D BD1   0604   PHI MA
022E 82I   0605   GLO SP
022F ADI   0606   PLO MA
0230 1D1   0607   INC MA .. ADJUST POINTER TO CR DATUM
0231 1B1   0608   TNC MA
0232 1D1   0609   INC MA
0233 1D1   0610   INC MA
0234 1D1   0611   INC MA
0235 1D1   0612   INC MA
0236 4D1   0613   LDA MA .. FFTCH IT
0237 RC1   0614   PHI CR
0238 0D1   0615   LDN MA
0239 AC1   0616   PLO CR
023A 2D1   0617   DEC MA .. COPY TOP OF STACK INTO GAP
023B 42I   0618   LDA SP
023C 5D1   0619   STR MA
023D 1D1   0620   INC MA
023E 42I   0621   LDA SP
023F 5D1   0622   STR MA
0240 42I   0623   LDA SP .. THEN POP MQ
0241 BEI   0624   PHI MQ
0242 42I   0625   LDA SP
0243 AE1   0626   PLO MQ
0244 42I   0627   LDA SP .. FINALLY POP MA
0245 RD1   0628   PHI MA
0246 02I   0629   LDN SP
0247 ADI   0630   PLO MA
0248 55I   0631   SEP RPTN
0249 1    0632   .. 16-BIT ACCUMULATOR LOAD (ADDRESS IN CALL)
0249 1    0633   .. ***AC=OPRN
0249 1    0634   .. ***** (TO CALL, WRITE) *****
0249 1    0635   .. ***CALL LOADOP : ,A(OPRN)
0249 46I   0636   ..
024A BD1   0637   LOADOP: LDA LINK .. FFTCH ADDRESS
024A BD1   0638   PHI MA .. TO MA REGISTER

```

```

024B 46: 0639 LDA LINK
024C AD: 0640 PLO MA .. FALL INTO LOAD
024D : 0641 .. 16-BIT ACCUMULATOR LOAD (ADDRPSS IN MA)
024D : 0642 .. CALL HERE IF OPERAND
024D : 0643 .. ADDRESS IN REGISTER MA
024D : 0644 .. ***AC=M(R(MA))
024D : 0645 .. ***** (TO CALL, WRITE) *****
024D : 0646 .. ***CALL LOAD
024D : 0647 ..
024D 4B: 0648 LOAD: LDA MA .. FFTCH HIGH 8
024E BF: 0649 PHI AC
024F 4D: 0650 LDA MA .. NOW LOW 8
0250 AF: 0651 PLO AC .. LEAVE MA AT NEXT DOUBLE-BYTE
0251 D5: 0652 SEP RETN .. GFF, THAT WAS QUICK.
0252 :
0252 : 0653 ..
0252 : 0654 ..
0252 : 0655 .. 16-BIT ACCUMULATOR LOAD FROM CONSTANT IN
0252 : 0656 .. ***AC=CONSTANT
0252 : 0657 .. ***** (TO CALL, WRITE) *****
0252 : 0658 .. ***CALL LODCON I ,CONSTANT
0252 : 0659 ..
0252 46: 0660 LODCON: LDA LINK .. FFTCH HIGH 8
0253 BF: 0661 PHI AC
0254 46: 0662 LDA LINK .. THEN LOW 8
0255 AF: 0663 PLO AC
0256 D5: 0664 SEP RETN
0257 :
0257 : 0665 .. 16-BIT ACCUMULATOR STORE (ADDRESS IN CALL
0257 : 0666 .. ***OPRN=AC
0257 : 0667 .. ***** (TO CALL, WRITE) *****
0257 : 0668 .. ***CALL STOROP I ,A(OPRN)
0257 : 0669 ..
0257 46: 0670 ..
0258 BD: 0671 STOROP: LDA LINK .. FETCH ADDRESS INTO MA
0259 46: 0672 PHI MA
025A AD: 0673 LDA LINK
025A AD: 0674 PLO MA .. THEN FALL INTO STORE
025B : 0675 .. 16-BIT ACCUMULATOR STORF (ADDRESS IN MA)
025B : 0676 .. ***M(R(MA))=AC
025B : 0677 .. ***** (TO CALL, WRITE) *****
025B : 0678 .. ***CALL STORE
025B : 0679 ..
025B 9F: 0680 STORE: GHI AC .. FIRST HIGH 8
025C 5D: 0681 STR MA
025D 1D: 0682 INC MA .. INCREMENT MA, SINCE STR DOESN'T
025E 8F: 0683 GLO AC .. NOW LOW 8
025F 5D: 0684 STR MA
0260 1D: 0685 INC MA .. LEAVE MA POINTING TO NEXT WORD
0261 D5: 0686 SEP RETN .. QUIT
0262 :
0262 : 0687 ..
0262 : 0688 ..
0262 : 0689 .. 16-BIT COMPARE, OPERAND ADDRESS IN CALL
0262 : 0690 .. ***AC=OPRN (DF SET IF 0 OR +)
0262 : 0691 .. ***** (TO CALL, WRITE) *****
0262 : 0692 .. ***CALL COMOP I ,A(OPRN)
0262 : 0693 ..
0262 46: 0694 COMPOP: LDA LINK .. FETCH ADDRESS
0263 BD: 0695 PHI MA .. TO MA REGISTER
0264 46: 0696 LDA LINK
0265 AD: 0697 PLO MA
0266 : 0698 .. 16-BIT COMPARE, OPERAND ADDRESS IN REGIST

```

```

0266 : 0699 .. CALL HERE IF OPERAND
0266 : 0700 .. ADDRESS IN REGISTER MA
0266 : 0701 .. ***AC=M(R(MA)) (DF SET IF 0 OR +)
0266 : 0702 .. ***** (TO CALL, WRITE) *****
0266 : 0703 .. ***CALL COMP
0266 : 0704 ..
0266 EF: 0705 COMP: SEX MA .. COMPARE HIGH 8 FRST
0267 9F: 0706 GHI AC .. CHECK IF SIGN OF OPERANDS ARE SAME
0268 F3: 0707 XOR .. BY LOOKING AT THE HIGHEST SIGN BIT
0269 FA00: 0708 ANI #80 .. RESULT A '1' IF NEGATIVE
026A 3A76: 0709 BNZ CNE .. IF NOT, THEN GO TO CNE
026D 9F: 0710 GHI AC
026F F7: 0711 SM
026F 3A77: 0712 BNZ CMPX .. NOT EQUAL QUIT
0271 1D: 0713 INC MA .. TRY LOW 8
0272 8F: 0714 GLO AC
0273 F7: 0715 SM
0274 2D: 0716 DEC MA .. LEAVE MA POINTING TO IT
0275 38: 0717 #38
0276 F4: 0718 CNE: ADD .. SEE IF OPERAND IS NEGATIVE
0277 D5: 0719 CMPX: SEP RETN .. DF=1 IF AC>=(MA)
0278 :
0278 : 0720 ..
0278 : 0721 ..
0278 : 0722 ..
0278 : 0723 ..
0278 : 0724 .. TEST 16-BIT ACCUMULATOR SIGN/ZERO .....
0278 16: 0725 INC LINK .. SKIP OVER NON ZERO RETURN
0279 16: 0726 INC LINK ..
027A D5: 0727 SFP RETN
027B 9F: 0728 TEST: GHI AC .. FIRST LOOK AT SIGN
027C FF: 0729 SHL .. SET DF IF MINUS
027D 9F: 0730 GHI AC .. NOW CHECK FOR 0
027E 3A78: 0731 BNZ TEST-H03 .. NO.
0280 8F: 0732 GLO AC
0281 327A: 0733 RZ TEST-H01 .. GO TAKE ZERO EXIT.
0283 3078: 0734 RR TEST-H03 .. GO TAKE NON-ZERO EXIT.
0285 : 0735 .. POP STACK (INTO AC) (UNDER TOP)
0285 : 0736 .. POPS 2 BYTES FROM STACK INTO AC
0285 : 0737 .. ***** (TO CALL, WRITE) *****
0285 : 0738 .. ***CALL POPAC
0285 FF00: 0739 POPAC: SMI #00 .. SFT DF TO REMEMBER THIS ENTRY
0287 C8: 0740 LSKP
0288 FC00: 0741 POP: ADI #00 .. CLEAR DF FOR THIS ENTRY
028A 12: 0742 INC SP
028B 92: 0743 GHI SP .. COPY SP TO MA
028C BD: 0744 PHI MA
028D 82: 0745 GLO SP
028E AD: 0746 PLO MA
028F 1D: 0747 INC MA .. ADJUST TO SUR-TOP OF STACK
0290 1D: 0748 INC MA
0291 3B98: 0749 BNF *+#07
0293 4D: 0750 LDA MA .. POPPING INTO AC, GET DATUM
0294 8F: 0751 PHI AC
0295 0D: 0752 LDN MA
0296 AF: 0753 PLO AC
0297 2D: 0754 DEC MA
0298 42: 0755 LDA SP .. NOW CLOSE UP THE GAP
0299 5D: 0756 STR MA
029A 1D: 0757 INC MA
029B 02: 0758 LDN SP

```

029C 5D1 0759 STR MA
 029D 1D1 0760 INC MA
 029E D51 0761 SEP RETN .. MA POINTS TO NEW SUR-TOP
 029F 1 0762 ..
 029F 1 0763 .. DECIMAL TO BINARY CONVERSION
 029F 1 0764 .. **** AC=DECIMAL NUMBER OF N BYTES
 029F 1 0765 .. DECIMAL NUMBER = SIGN,NN,...,N1,N0
 029F 1 0766 .. SIGN=#0B +
 029F 1 0767 .. SIGN=#0D -
 029F 1 0768 .. N0=10**0 DIGIT
 029F 1 0769 .. N1=10**1 DIGIT
 029F 1 0770 .. ***** (TO CALL, WRITE) *****
 029F 1 0771 .. **** CALL CDB1,A(NUMBER),LENGTH
 029F 461 0772 CDB1 LDA LINK ..GET NUM ADDRESS
 02A0 RA1 0773 PHI AR ..AND STORE IN RA.
 02A1 461 0774 LDA LINK
 02A2 AA1 0775 PLO AR
 02A3 461 0776 LDA LINK ..GET LENGTH
 02A4 FF011 0777 SMI #01 ..MINUS SIGN BYTE
 02A6 API 0778 PLO NR ..AND STORE IN RR.
 02A7 F8001 0779 LDI #00 ..CLEAR RF
 02A9 AF1 0780 PLO AC
 02AA RF1 0781 PHI AC
 02AB 0A1 0782 LDN AR ..CHECK SIGN BYTE
 02AC FBD1 0783 XRI #0D ..MINUS?
 02AE RR1 0784 PHI NR ..INTO NR.1
 02AF 1A1 0785 LOOP: INC AR ..GRAB THE FIRST DIGIT
 02B0 F21 0786 SEX SP ..FIX X PTR
 02B1 0A1 0787 LDN AR ..CLEAR HIGH RYTE (FOR ASCII)
 02B2 FA0F1 0788 ANI #0F
 02B4 521 0789 STR SP ..PUT IT BACK
 02B5 RF1 0790 GLO AC ..ADD THAT DIGIT TO ACCUM
 02B6 F41 0791 ADD
 02B7 AF1 0792 PLO AC
 02B8 9F1 0793 GHI AC
 02B9 7C001 0794 ADCI #00 ..REMEMBER CARRY OVER
 02B8 RF1 0795 PHI AC
 02BC 33FF1 0796 RDF OVFLW ..EXCEEDS ACCUM LIMIT?
 02BF 2B1 0797 DEC NR ..DEC DIGIT COUNTER
 02BF A81 0798 GLO NR ..SEE IF IT IS 0?
 02C0 32F01 0799 RZ FINAL ..YES, THEN DONE
 02C2 AF1 0800 GLO AC ..OTHERWISE MULTIPLY THE ACC BY 10
 02C3 FF1 0801 SHL
 02C4 731 0802 STXD
 02C5 9F1 0803 GHI AC
 02C6 7F1 0804 SHLC ..CARRY OVER
 02C7 731 0805 STXD
 02C8 33FD1 0806 RDF OVFLW-#02 ..EXCEEDED ACC LIMIT
 02CA F8021 0807 LDI #02
 02CC 521 0808 MPY3! STR SP ..LOOP COUNT
 02CD RF1 0809 GLO AC
 02CF FE1 0810 SHL ..NOW SHIFT AC OVER 4 TIMES MORE
 02CF AF1 0811 PLO AC
 02D0 9F1 0812 GHI AC ..SAME FOR AC.1
 02D1 7F1 0813 SHLC
 02D2 RF1 0814 PHI AC
 02D3 33ED1 0815 RDF OVFLW-#02 ..IF OVFLOW, RESET STACK
 02D5 021 0816 LDN SP ..CHECK LOOP COUNT
 02D6 32DC1 0817 RZ MPY10 ..AFTER MULPLY BY 8
 02D8 FF011 0818 SMI #01 ..OR ELSE DEC LOOP COUNT

02DA 30CC1 0819 RR MPY3 ..BACK FOR MORE ADDITION
 02DC 121 0820 MPY10! INC SP ..RECOVER LOOP COUNT
 02DD 9F1 0821 GHI AC ..ADD HIGH RYTE
 02DF F41 0822 ADD ..ADD 8ACC TO 2ACC
 02DF BF1 0823 PHI AC
 02E0 33FF1 0824 RDE OVFLW-#01 ..RESULT OF IF OVFLOW
 02F2 121 0825 INC SP ..RESET STACK PTR
 02F3 8F1 0826 GLO AC ..SAME FOR AC.0
 02F4 F41 0827 ADD
 02F5 AF1 0828 PLO AC
 02F6 9F1 0829 GHI AC ..FOR CARRY OUT
 02F7 7C001 0830 ADCI #00
 02F9 RF1 0831 PHI AC
 02FA 3BAF1 0832 BNF LOOP ..IF NOT OVFLW, GO BACK FOR MORE
 02FC 081 0833 LSKP ..SKIP STACK RESET
 02FD 121 0834 INC SP ..RESET STACK PTR
 02FF 121 0835 INC SP
 02FF 051 0836 OVFLW! SEP RETN ..DF=1
 02F0 9F1 0837 FINAL! GHI AC ..CHECK IF EXCEED MAX POS NUM LIMT
 02F1 FC801 0838 ADI #80
 02F3 3AFC1 0839 BNZ CP ..IF NOT POSSIBLE, SKIP
 02F5 RF1 0840 GLO AC
 02F6 3AFC1 0841 BNZ CP ..IF NOT, GO TO COMP
 02FA 0R1 0842 GHI NR ..SEE IF IT IS POSITIVE
 02F9 FFFF1 0843 ADI #FF ..SET DF ACCORDINGLY
 02FB 051 0844 SEP RETN
 02FC 33F81 0845 CP: RDE #-#01 ..OVERFLOWED!
 02FE 9R1 0846 GHI NR ..TEST FOR SIGN
 02FF 3A001 0847 BNZ EXIT ..IF POS, DONE
 0301 RF1 0848 GLO AC ..IF NEG, SUBTRACT FROM 0
 0302 FD001 0849 SDI #00
 0304 AF1 0850 PLO AC
 0305 9F1 0851 GHI AC
 0306 1 0852
 0306 7D001 0853 SDRI #00
 0308 RF1 0854 PHI AC
 0309 1 0855 ..
 0309 1 0856 .. BINARY TO DECIMAL CONVERSION
 0309 1 0857 .. ****DECIMAL NUMBER = AC
 0309 1 0858 .. DECIMAL NUMBER = SIGN,NN,...,N1,N0
 0309 1 0859 .. SIGN=#0B +
 0309 1 0860 .. SIGN=#0D -
 0309 1 0861 .. N0=10**0 DIGIT
 0309 1 0862 .. N1=10**1 DIGIT, ETC
 0309 1 0863 .. ***** (TO CALL, WRITE) *****
 0309 1 0864 .. ***** CALL CDB1,A(NUMBER),LENGTH
 0309 051 0865 EXIT: SEP RETN
 030A 461 0866 CDB1 LDA LINK ..GET THE ADDRESS
 030B RA1 0867 PHI AR ..AND STORE IN RA
 030C 461 0868 LDA LINK ..SAME FOR LOW RYTE
 030D AA1 0869 PLO AR
 030F 461 0870 LDA LINK ..GET LENGTH
 030F FF011 0871 SMI #01 ..SUBTRACT FOR SIGN BYTE
 0311 AB1 0872 PLO NR ..STORE IN NR.0
 0312 BB1 0873 PHI NR ..AND NR.1
 0313 FB0F1 0874 LDI #0F ..NUM OF ITERATIONS
 0315 AD1 0875 PLO MA ..STORE IN MA.0
 0316 9F1 0876 GHI AC ..TEST FOR SIGN
 0317 FF1 0877 SHL

```

0318 F80R1    0878 LDI #0B .. IF DF=0, IT IS POS
031A 3R291    0879 BNF POS ..
031C RF1      0880 GLO AC .. OTHERWISE CONVERT IT TO POS
031D FD001    0881 SDI #00
031F AF1      0882 PLO AC
0320 9F1      0883 GHI AC
0321 7D001    0884 SDBI #00
0323 RF1      0885 PHI AC
0324 F80D1    0886 LDI #0D ..MINUS SIGN
0326 C81      0887 LSKP ..
0327 FA001    0888 LDI #00
0329 5A1      0889 POS: STR AR ..PUT IT IN SIGN BYT
032A RR1      0890 GLO NR ..CHFCK DIGIT COUNTER
032B 32321    0891 BZ LOOP1-#02 ..GO BACK FOR MORE ITRATION
032D 1A1      0892 INC AR ..GO TO NEXT DIGIT
032E 2A1      0893 DEC NR ..DEC DIGIT CNTR
032F 30271    0894 BR POS-#02 ..GO BACK FOR MORF CLEAR
0331 F21      0895 SFX SP
0332 9R1      0896 GHI NR ..RESET DIGIT CNTR
0333 AB1      0897 PLO NR ..
0334 RF1      0898 LOOP1: GLO AC ..SHIFT BIT OF AC OUT
0335 FF1      0899 SHL ..
0336 AF1      0900 PLO AC
0337 9F1      0901 GHI AC
0338 7F1      0902 SHLC .. SAME FOR AC.1
0339 RF1      0903 PHI AC
033A 0A1      0904 LDN AR
033B 7C001    0905 ADCI #00 ..ADD TO LOWEST DIGIT
033D 5A1      0906 STR AR
033E 8D1      0907 GLO MA ..FOR MORE ITERATION?
033F 3A421    0908 BNZ *+#03 ..CONTINUE IF MORE ITERATION
0909 END: SPP RETN
0910 NEXT: LDN AR ..LOAD DIGIT
0911 SHLC ..SHIFT LEFT OVER ONCE
0912 STR AR ..PUT IT BACK
0913 SMI #0A ..NEED TO INC NEXT DIGIT?
0914 BNF *+#03 ..SKIP IF NOT>10
0915 STR AR ..ELSE UPDATE DIGIT
0916 DEC AR ..GO TO NEXT DIGIT
0917 DEC NR ..DEC DIGIT COUNT
0918 GLO NR ..CHECK IF 0?
0919 BNZ NEXT ..IF NOT, DO THE SAME FOR NEXT DIGIT
0920 BDF END ..OVERFLOWED
0921 DFC MA ..DEC NO OF SHIFTS
0922 GHI NR ..RESET ADDRESS PTR
0923 STR SP ..PUT DIGIT ON STACK
0924 GLO AR
0925 ADD
0926 PLO AR
0927 GHI AR
0928 ADCI #00
0929 PHI AR
0930 RR LOOP1-#02 ...
0931 FND

```

Appendix C - Sample Program


A sample program to demonstrate the use of the Arithmetic Subroutine Package is given in this appendix. This program accepts two input parameters—PRICE and POUND, calculates the PRICE·POUND product (TOTAL), and outputs TOTAL after rounding and truncation.

The input parameters are in BCD form and a maximum of four digits is allowed. A decimal point is also assumed on the left of the second least significant digit, i.e., $00.00 \leqslant \text{PRICE}, \text{POUND} \leqslant 99.99$.

These parameters are then converted into binary numbers and TOTAL is calculated by multiplying PRICE

and POUND in binary. This binary product is divided by 100 to eliminate the last two decimal digits of the eventual BCD TOTAL. If the remainder of the division is greater than fifty, one is added to the 16-bit quotient (for rounding purposes). This latter is then converted back into BCD form.

Note that since the binary-to-BCD routine is designed for 16-bit conversion only, an overflow condition will occur if TOTAL is greater than 327.67. The DF flag sets if overflow occurs.



Flow chart of sample program.

```

0215 ; 0037 ..... .
0215 D4; 0038 SEP CALL .. DO DECIMAL TO BINARY CONVERSION
0216 076E; 0039 ,A(CDB) .. "
0218 027D; 0040 ,A(PRICE) .. CONVERT PRICE INTO BINARY
021A 05; 0041 #05 .. PRICE IS 5 CHARS LONG
021B ; 0042 ... AC NOW CONTAINS BINARY VALUE
021B ; 0043 ... OF PRICE PER POUND
021B ; 0044 ..... .
021B D4; 0045 SEP CALL .. PUSH CONTENT OF AC INTO STACK
021C 06E9; 0046 ,A(PUSHAC) .. "
021E ; 0047 ..... .
021E D4; 0048 SEP CALL .. DO DECIMAL TO BINARY CONVERSION
021F 076E; 0049 ,A(CDB) .. "
0221 0282; 0050 ,A(LBS) .. CONVERT QUANTITY (LBS)
0223 ; 0051 ... INTO BINARY
0223 05; 0052 #05 .. QUANTITY IS 5 CHARS LONG
0224 ; 0053 ... AC NOW CONTAINS BINARY VALUE
0224 ; 0054 ... OF QUANTITY (LBS)
0224 ; 0055 ..... .
0224 82; 0056 GLO SP .. COPY STACK POINTER TO MA
0225 AD; 0057 PLO MA .. "
0226 1D; 0058 INC MA .. POINT TO AC. 1
0227 ; 0059 ..... .
0227 D4; 0060 SEP CALL .. DO THE MULTIPLICATION
0228 0475; 0061 ,A(MPY) .. "
022A ; 0062 ..... .
022A ; 0063 ... DIVIDE BY 100 TO REMOVE LAST TWO
022A ; 0064 ... DECIMAL DIGITS
022A 12; 0065 INC SP .. MOVE SP TWO BYTES
022B 12; 0066 INC SP .. BELOW TOP OF STACK, POP PRICE
022C ; 0067 ... OFF STACK
022C F864; 0068 LDI 100 .. LOAD 100 INTO STACK WITH
022E 52; 0069 STR SP .. SP POINTING TO THE HIGH BYTE
022F 22; 0070 DEC SP .. "
0230 F800; 0071 LDI 00 .. "
0232 52; 0072 STR SP .. "
0233 82; 0073 GLO SP .. COPY STACK POINTER TO MA
0234 AD; 0074 PLO MA .. POINT TO HIGH BYTE OF 100
0235 22; 0075 DEC SP .. POINT TO FREE SPACE
0236 D4; 0076 SEP CALL
0237 051E; 0077 ,A(DIV) .. DIVIDE PRODUCT BY 100
0239 334A; 0078 BDF LAB3 .. IF OVERFLOW GO TO LAB3
023B ; 0079 ..... .
023B ; 0080 ... CHECK IF REMAINDER IS GREATER
023B ; 0081 ... THAN 50, IF SO, ROUND UP
023B 8E; 0082 GLO MQ .. MQ CONTAINS THE REMAINDER
023C FF32; 0083 SMI 50
023E 3B41; 0084 BNF LAB1 .. IF NO ROUND UP
0240 ; 0085 ... GO TO LAB1
0240 1F; 0086 INC AC .. IF ROUND UP ADD 1 TO
0241 ; 0087 ... THE LEAST SIGNIFICANT DIGIT
0241 ; 0088 ..... .
0241 12; 0089 LAB1: INC SP .. MOVE SP DOWN TWO BYTES
0242 12; 0090 INC SP .. BELOW TOP OF STACK
0243 ; 0091 ..... .
0243 D4; 0092 SEP CALL .. DO BINARY TO DECIMAL CONVERSION
0244 0645; 0093 ,A(CBD) .. "
0246 0287; 0094 ,A(TPR) .. CONVERT TOTAL PRICE INTO DECIMAL
0248 06; 0095 #06 .. TOTAL PRICE IS 6 CHARS LONG
0249 ; 0096 ... TOTAL PRICE IS STORED IN M(TPR)
0249 ; 0097 ..... .

```

Partial assembly-language listing of the calculation subroutine.

