

STD 7000

7804 Z80A Processor Counter/Timer Card

USER'S MANUAL

NOTICE

The information in this document is provided for reference only. Pro-Log does not assume any liability arising out of the application or use of the information or products described herein. This document may contain or reference information and products protected by copyrights or patents and does not convey any license under the patent rights of Pro-Log, nor the rights of others. Printed in U.S.A. Copyright © 1981 by Pro-Log Corporation, Monterey. CA 93940. All rights reserved, however, any part of this document **may be reproduced** with Pro-Log Corporation cited as the source.



STD 7000

7804 Z80A Processor Counter/Timer Card

USER'S MANUAL

FOREWORD

This manual explains how to use Pro-Log's 7804 Z80A Processor, Counter/Timer Card. It is structured to reflect the answers to basic questions that you, the user, might ask yourself about the 7804. We welcome your suggestions on how we can improve our instructions.

The 7804 is part of Pro-Log's Series 7000 STD BUS hardware. Our products are modular, and they are designed and built with second-sourced parts that are industry standards. They provide the industrial manager with the means of utilizing his own people to control the design, production, and maintenance of the company's products that use STD BUS hardware.

Pro-Log supports its products with thorough and complete documentation. Also, to provide maximum assistance to the user, we teach courses on how to design with, and to use microprocessors and the STD BUS products.

You may find the following Pro-Log documents useful in your work: *Microprocessor User's Guide* and the *Series 7000 STD BUS Technical Manual*. If you would like a copy of these documents, please submit your request on your company letterhead.

ii

Contents

0

Ĉ

Foreword	Page
Figures	iv
Section 1 - Purpose and Main Features	
Section 2 - Installation and Specifications	
Introduction	
Alternatives to Soldered wire Jumpers	2-2
Memory Decoder	
Memory Type	
Unused Sockets	
Memory lumper Optione	
Reststran Eurotion	
Counter/Timer Function	
Connector II	
	2-10
	2-10
	2-10
Counter/Timer Timing Specification	2-10
Electrical and Environmental Specifications	2-24
Mechanical Specifications	2-20
Mating Connectors for the Interface Connector	2-28
Section 3 - Operation and Programming	
Introduction	
Memex	3-1
Bootstrap	
Direct Memory Access	
Counter/Timer	
Counter/Timer Channels	
Down Counter, Load Register, and Read Register	
Mode Control Registers	
Select Channel: Bits SC0 and SC1	3-10
Read/Load Format: Bits RL0 and RL1	3-10
Mode Select: Bits M0, M1, M2	
Binary or BCD Counting: Bit BCD	
Read Mode	
Sequence of Operations in Each Mode	
Interrupt	
External Interrupts	
Cascaded Channel Delay	3-18

Contents (Continued)

	raye
Section 4 - Operating Software	
Introduction	
Memory Addresses	4-1
I/O Port Addresses	4-1
Subroutine Functions	4-1
Subroutine (VAR Δ)	
Subroutine (INTRCHECK)	
Coding Forms	4-8,9
Section 5 - Maintenance	5-1
Reference Drawings	5-2,3
Return for Repair Procedures	5-4

Daga

Figures

Figure		Page
1-1	7804 Z80A Processor, Counter/Timer Card	1-1
1-2	Block Diagram of 7804 Z80A Processor, Counter/TimerCard	1-2
2-1	Installation of 7804 Card in STD BUS Card Rack	2-1
2-2	Recommended Headers and Connectors for the 7804	2-2
2-3	Location of 7804's Jumpers	
2-4	Memory Decoder Options for the 7804	2-3
2-5	Memory Decoder Option 1 for the 7804	2-4
2-6	Memory Decoder Option 2 for the 7804	2-5
2-7	Memory Decoder Option 3 for the 7804	2-6
2-8	Memory Decoder Option 4 for the 7804	2-7
2-9	Memory Decoder Option 5 for the 7804	2-8
2-10	Memory Decoder Option 6 for the 7804	2-9
2-11	Memory Decoder Option 7 for the 7804	2-10
2-12	Memory Decoder Option 8 for the 7804	2-11
2-13	Socket Configurations for the 7804	2-13
2-14	Recommended Memory Components for the 7804	
2-15	Internal/External Clock Jumper for the 7804	
2-16	J1 Connector Pin List for the 7804	2-15
2-17	OP Code Fetch Timing and Refresh Timing for the 7804	2-17
2-18	Memory Read Timing other than OP Code Fetch for the 7804	2-18
2-19	Write Timing for the 7804	2-19
2-20	Input Timing for the 7804	2-20
2-21	Output Timing for the 7804	2-21
2-22	Bus Request Timing for the 7804	

Figures (Continued)

. .

Figure		Pa
2-23	Interrupt Request Timing for the 7804	2
2-24	Wait State Timing for the 7804	2
2-25	User Interface Timing Specification for the 7804	2
2-26	Operating and Nonoperating Limits of Electrical and Environmental Parameters for the 7804	2
2-27	STD BUS Electrical Characteristics over Recommended Operating Limits for the 7804	:
2-28	Edge Connector Pin List for the 7804	:
2-29	J1 Connector Pin List for the 7804 Counter/Timer	
2-30	7804 Outline	
2-31	J1 Mating Connectors for the 7804	2
3-1	Onboard Ports and their Functions for the 7804	;
3-2	Example of MEMEX for Selecting between two Banks of Memory in a 96K Memory System	;
3-3	Example of MEMEX for Selecting between two Banks of Memory in a 128K Memory System	
3-4	Software Example of 7804 Bootstrap Option	(
3-5	Bus Request Sequence - DMA Function for the 7804	(
3-6	Block Diagram of a Single Channel of the 8253 Counter/Timer for the 7804	(
3-7	Mode Control Format - Counter/Timer Channels for the 7804	(
3-8	Bit Combination for Channel Selection	(
3-9	Bit Combination for Read/Load Protocol Selection	(
3-10	Bit Combination for Operating Modes	(
3-11	Bit Selection for Decimal/Hexadecimal Operations	(
3-12	Counter/Timer Mode 0 - Single Count, Single Delay, Software-Triggered One-Shot	(
3-13	Counter/Timer Mode 1 - Hardware-Triggered One-Shot or Count, Retriggerable	(
3-14	Counter/Timer Mode 2 - Rate Generator or Divide-by-N Counter with Auto-reload	(
3-15	Counter/Timer Mode 3 – Square Wave Generator	(
3-16	Counter/Timer Mode 4 - Software-Triggered Strobe	(
3-17	Counter/Timer Mode 5 - Hardware-Triggered Strobe, Retriggerable	(
3-18	Interrupt Control Bit Assignments	(
3-19	Status Port Bit Assignments	(
3-20	Single Channel and Cascaded Channel Delay Ranges for the 7804	(
4-1	64K Address Map for 7804 Software Package	4
4-2	Page Address Map for 7804 Software Package	4
4-3	Flowchart – Subroutine (VAR Δ) for the 7804	4
4-4	Register and Memory Allocation for 7804 Subroutine (VAR Δ)	4
4-5	Characteristics of 7804 Subroutine (VAR Δ)	4
4-6	Flowchart—Subroutine (INTR CHECK) for the 7804	4
4-7 [°]	Register and Memory Allocation for 7804 Subroutine (INTR CHECK)	4
4-8	Characteristics of 7804 Subroutine (INTR CHECK)	4
5-1	Schematic for 7804 (reference only)	5
5-2	Assembly for 7804 (reference only)	Ę

۷



SECTION 1 Purpose and Main Features

Purpose

The 7804 card combines a buffered and fully expandable 4-MHz, Z80A microprocessor with onboard memory (ROM and/or /RAM), and a multi-channel counter/timer with onboard interrupt and status polling system (See Figs. 1-1 and 1-2).

It includes four 28-pin sockets for onboard memory, conforming to the JEDEC 28-pin standard. An STD BUS system using the 7804 card can be expanded to the full Z80 memory and I/O capability. The 7804 STD BUS interface can be disabled for DMA and multiprocessor application with full external access to onboard devices.

The counter/timer provides three 16-bit counter/timer channels, which are configured independently by the program. Each channel is suitable for frequency/event counting from DC to 2.5 MHz, pulse marker or squarewave generation, time interval measurements, one-shot simulation, and repetitive event generation.

Main Features

- Z80A processor
- Crystal controlled 250-ns clock
- Up to 32K bytes of onboard ROM (2764) capacity or any combination of JEDEC 28-pin compatible ROM or RAM
- Three independent 16-bit counter/timer channels with six operating modes each
- · Onboard counter/timer interrupt latches and masks
- Provision for external clock and gate signals to counters
- DMA capability
- Power-on and push-button reset
- Three-state address, data and control bus
- Provisions for bootstrap operation
- Dynamic RAM refresh control
- Single +5V operation



Figure 1-1. 7804 Z80A Processor Counter/Timer Card.



* Active low-level logic.

Figure 1-2. Block Diagram of 7804 Z80A Processor Counter/Timer Card.

SECTION 2 Installation and Specifications

Introduction

This section explains the functions and options of the 7804 card, which you should consider before installing the card in a system. It also includes the card's specifications.

The 7804 card can be used by itself in an STD BUS card rack, or as part of an STD BUS system. By itself, the card provides up to 32K of memory. A connector at the card ejector end of the 7804, includes the interface for the 7804's counter/timer plus one input line and one output line. In an STD BUS system, you can use the 7804 with STD BUS memory cards, I/O cards, and peripheral cards.

CAUTION

To prevent possible damage to your STD BUS system, make sure that power is off before inserting a card in the card rack, or before removing a card from the card rack.

At installation, insert the 7804 in any slot in the card rack, with the card ejector positioned towards the top of the card rack (see Fig. 2-1).

If you plan to access the 7804, install it in either end of an open-ended card rack, or use a Pro-Log 7901 card extender. Plug the 7901 into any slot in the card rack and then plug the 7804 into the 7901.

The 7804's interface connector is a latching 26-pin connector with alternating signal and ground lines for use with a connector twisted-pair cable (e.g., Pro-Log's RC704), or a 26-conductor cable with mating connector. (Part numbers for the mating connectors are listed in Fig. 2-2).



Figure 2-1. Installation of 7804 Card in STD BUS Rack.

Alternatives to Soldered Wire Jumpers

The 7804 has several optional functions that are selectable by wire jumpers. To remove and replace these jumpers, cut each jumper in half and then desolder and remove each half individually. Remove the remaining solder before installing the new jumpers in their appropriate places; this procedure will prevent damage to circuit traces.

If occasional or frequent changes in address mapping jumpers are anticipated, remove the wire jumpers and substitute permanent 0.025-in. (0.64 mm) square posts. The posts may be connected by slip-on, slip-off connectors. Recommended headers and connectors are listed in Fig. 2-2. The location of the 7804's jumpers and some of the other main components are shown in Fig. 2-3.

DADT		MANUFACTURER & PART NUMBER										
PARI		ELCO	COR	POR	ATIC	BERG ELECTRONICS						
2-Pin header	00	8261	02	32	00	852	65611-102					
4-Pin header	00	8261	04	32	00	852	65611-104					
6-Pin header	00	8261	06	32	00	852	65611-106					
8-Pin header	00	8261	08	32	00	852	65611-108					
Connector	00	8261	02	42	00	870						





Figure 2-3. Location of 7804's Jumpers.

Memory Decoder

The four memory sockets of the 7804 accept any combination of 4K or 8K EPROMs/ROMs and 2K RAMs that conform to the specifications described in this section under "Memory Type." It is also possible to use 2K EPROMs. However, at this time, no 2K EPROMs have the required 250-ns access times. If 2K EPROMs with the required speed become available in the future, they may be used. Also, pin-compatible PROMs and ROMs that have the required speed may be used in place of any of the EPROMs.

The combination of memory types and the address range each socket occupies are controlled by the memory decoder, which contains eight optional combinations selected by wire jumpers W8-1 & -2, W8-3 & -4, and W8-5 & -6. See Fig. 2-3 for the location of these jumpers. The eight combinations and the method of selecting them are shown in Fig. 2-4.

Respective 64K memory maps, showing the address field occupied by each socket for each option, are given in Figs. 2-5 through 2-12.

The memory decoder is a PROM. If you require other combinations of memory types or other address mapping, you can replace the PROM with one containing your own program. The options contained in the memory decoder as shipped should suffice for most user applications. If other options are required, the writing of the program and the programming of the PROM are the responsibility of the user.

OPTION	MEMEY	JUMP	PERS ^[1] W8		MEMORY	TOTAL ADDRESS		COMMENTS
OF HON	MEMEA	1&2	3&4	5&6	SIZES	MEMORY	RANGE	COMMENTS
1	Low				3-4K 1-2K	14K	0000- 37FF	Standard configuration; sockets come set up for three 4K EPROMs and one 2K RAM.
2	Low	x			4-2K	8К	0000- 1FFF	
3	Low		x		4-4K	16K	0000- 3FFF	
4	Low	x	x		4-8K	32K	0000- 7FFF	
5	Low			x	1-4K 3-2K	10K	0000- 27FF	
6	Low	x		x	3-8K 1-2K	26K	0000- 67FF	
7	Low		x	x	1-4K	4K	F000- FFFF	For use with bootstrap function; see "Bootstrap" subsection.
8	High	x	x	x	1-4K	4K	0000- 0FFF	A second form of bootstrap; requires use of MEMEX line.

 χ = Jumper removed.

Figure 2-4. Memory Decoder Options for the 7804.



D

Figure 2-5. Memory Decoder Option 1 for the 7804.



O

Figure 2-6. Memory Decoder Option 2 for the 7804.





PAGE	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
ox				SOCI	KET 0											
1X	-	1		soci	KET 0	<u>+</u>	•	ł								<u> </u> ►
2X		<u> </u>		-soci	KET 1			 				 		<u> </u>		<u>}</u> ₽
зх	4	+		- soci	KET 1		<u> </u>			 						} -
4X		+	+	soci	 KET 2	 	•			<u>∤</u>				<u> </u>		├ ─── ●
5X	 	<u>+</u>		soci	 КЕТ 2		<u>}</u>	 		 		 				-
6X				SOCI	KET 3					<u> </u>						-
7X	•			soci	KET 3											-
8X		+	+				ļ			<u> </u>			 			
9X		-		-				 		 	 		 	 	 	
AX			 		ļ	 				 			<u> </u>	<u> </u>		
ВХ								 		 	<u> </u>		 -	<u> </u>		
сх			<u> </u>					 							<u> </u>	
DX		<u> </u>					 									
EX	1						 			•						
FY	4 						n - Palaner 19	* * *	: ;		- - -	:				, , , , , , , , , , , , , , , , , , , ,
	l Angeleren arres				-		a supervised and		p = p (Ma		1		-		Barri	

*

ADRY off not a notingO toboosoC years of a second Figure 2-8. Memory Decoder Option 4 for the 7804.



D

C

Figure 2-9. Memory Decoder Option 5 for the 7804. Figure 2-8. Memory Decoder Option 4 for the 7804.



 \cap





0





 \square

Figure 2-12. Memory Decoder Option 8 for the 7804.

Memory Type

The 7804 can use three different kinds of memory: 2K RAMs, 4K EPROMs/ROMs, and 8K EPROMs/ROMs. It can also use 2K EPROMs. However, as mentioned before, no 2K EPROMs are now available with the required 250-ns access times. If 2K EPROMs with the required speed become available in the future, they may be used. Also, pin-compatible PROMs and ROMs that have the required speed may be used in place of any of the EPROMs. The 7804's four memory sockets are designed to accept memory components compatible with the JEDEC 28-pin standard pinout. Each socket can be individually configured, using wire jumpers, for any one of the four memory types.

Once you have chosen the memory combination that suits your needs (as discussed in the "Memory Decoder" subsection), configure the sockets accordingly. Figure 2-13 shows where to place the memory socket jumper for each kind of memory. These jumpers are shown in Fig. 2-3. Jumpers W6, W4, W3, and W2 correspond to sockets 0, 1, 2, and 3, respectively.

Figure 2-14 lists the components recommended for use on the 7804 card. If you wish to use other memory components, make sure they are compatible with the 7804's socket configurations. Also, check for any special requirements they might have and be sure that their access times are no greater than 250 ns.



* Active low-level logic.

Figure 2-13. Socket Configurations for the 7804.

ТҮРЕ	PART NO.	MANUFACTURER
2K RAM	M48725P	Mitsubishi
2K RAM	MSM2128	ОКІ
2K RAM	TMM2016P	Toshiba
4K EPROM	2732A	Intel
8K EPROM	2764	Intel

Figure 2-14. Recommended Memory Components for the 7804.

Unused Sockets

Aside from the different memory types and configurations open to MEMEX, the 7804's unused sockets can be disabled as a further tailoring of the onboard memory to suit your application. The disable jumpers are W9-7 & -8 through W9-1 & -2 which correspond to sockets 0 through 3 respectively. Their locations are shown in Fig. 2-3.

When one or more of these jumpers are removed, over the address range that would be occupied by the corresponding socket, the 7804 is free to access memory on other cards in the system rather than the onboard memory. The addess range that would be occupied by the socket is specified by the memory decoder option that you choose. This means that no memory space is wasted by unused sockets. Also, onboard memory can occupy as little as 2K of memory space. If all four jumpers are removed, the onboard memory is completely disabled. Alternately, if jumper W7 (described in the next subsection) is removed, the onboard memory is disabled.

NOTE

Options 7 & 8, for bootstrap applications, use only socket 0. The other sockets occupy no memory space and their jumpers do not have to be removed to disable them.

NOTE

To avoid data bus contention, be sure that no memory components are installed in any unused sockets.

MEMEX for Onboard Memory

This subsection explains how the MEMEX signal affects the 7804's onboard memory. For a detailed explanation of the signal, see Section 3.

Jumper W7, shown in Fig. 2-3, controls how the MEMEX signal affects onboard memory. With jumper W7 in position 3-4, as it is when the 7804 is shipped, the onboard memory is not affected by MEMEX and is always ready to be accessed by the processor. With jumper W7 in position 1-2, the onboard memory can be accessed only when MEMEX is in the low state. When MEMEX is in the high state, onboard memory is disabled. Then memory on other cards in the system may be read from, or written to, in the address range otherwise occupied by the onboard memory. If jumper W7 is removed altogether, onboard memory is permanently disabled.

NOTE

The exception to onboard memory being disabled in the high state is memory decoder option 8. This option requires MEMEX to be high for it to be enabled. Its memory mapping is described in the "Memory Decoder" subsection.

MEMEX Jumper Options

The MEMEX line is controlled by an output port and, as shipped, the data latch is reset after power-up or after push-button reset. To invert the output, jumper W13 (shown in Fig. 2-3) can be removed from position 1-2 and installed in position 3-4.

Jumper W1 must be enabled (as it is when the card is shipped), if the 7804 is to be used to control MEMEX. If MEMEX is to be controlled by some other card in the system, remove jumper W1. If you remove this jumper, make sure that the signal is not left floating.

Note that MEMEX can control onboard memory, even if some other card in the system is controlling MEMEX.

Bootstrap Function

The bootstrap function is required in applications where the processor does not start reading memory at address 0000 after power-up or after push-button reset, but instead, starts at some other address. The 7804 has the option of starting at address F000.

To effect this function, remove jumper W15 (shown in Fig. 2-3) from position 3-4 and place it in position 1-2. This sets the four most significant address lines in the logic-one state after power-up or after push-button reset.

When using the bootstrap option, a ROM containing the user' start-up program should reside at address F000. This ROM can be either on the 7804 or on some other card in the system. If onboard memory sockets are to serve this purpose, memory decoder option 7 should be used. This option maps memory socket 0 to address range F000-FFFF; no other memory sockets are utilized and they occupy no memory space. (See "Memory Decoder" subsection for an explanation of option 7.)

Also, when using the bootstrap option, socket 0 should be configured to accept a 4K EPROM/ROM, as it is when the card is shipped. (Socket configurations are explained in the "Memory Type" subsection and are shown in Fig. 2-13.)

Counter/Timer Function

The counter/timer function of the 7804 utilizes a multichannel, independently programmed 8253-5 counter/timer, in which each of the three channels acts independently, allowing multiple counting or timing operations to occur simultaneously. Each channel is supplied with several jumper-selectable user options.

Clock

A 2-MHz clock signal is provided to each channel by the onboard CPU oscillator circuit. This clock signal is labeled CTO.

The user may disable the CTO clock signal and provide an external clock signal for any or all of the counter/timer channels. First, remove the jumper corresponding to the appropriate channel. Then add jumper W12 (Fig. 2-3) to allow access to the external clock signals. (See Fig. 2-15 for proper jumper configuration.)

NOTE

The maximum clock frequency that the 8253-5 can accept is 2.5 MHz. Other versions of the 8253-5 that can run at higher speeds may be available in the future.

CHANNEL	CLOCK	JUMPER INSTALLATION
2	Internal External	1-2 3-4
1	Internal External	5-6 7-8
0	Internal External	9-10 11-12

Figure 2-15. Internal/External Clock Jumper for the 7804.

Connector J1

The connector on the card ejector side of the 7804 is used for external connections to the counter/timer. It also provides one input line and one output line. A list of the pin numbers and their associated signals is shown in Fig. 2-16. The signal lines are described below.

Out 0, 1, 2: These output signals run from the three counter/timer channels to connector J1. Their output waveforms are described in Section 3.

External Clock 0, 1, 2: As shipped, all three channels use the internal clock for down-counting. Alternately, an external clock signal may be provided. There is a separate external clock input for each channel. The 8253-5 counter/timer can accept external clock signals up to 2.5 MHz.

Gate 0, 1, 2: Each channel has a gate for enabling the down counter. In some modes, the gate triggers the down counter, as with the hardware-triggered one-shot mode. In other modes, the gate must be held active continuously, or the counter will stop. As shipped, the gates are held in the inactive state by a pull-up resistor. For the counter/timer to work in any of the modes, the gate must be either connected to an external signal, or tied to ground. This is to prevent random activity by the counter/timer after power-up or reset.

Several shorting connectors are provided with the 7804. They may be used to tie the gate to ground by connecting the gate to the ground line associated with it on the J1 connector. Refer to Fig. 2-16, for pin numbers of the ground lines.

External Status: This is a one-bit input port signal. It can be used for any purpose. In conjunction with the counter/timer, it can be useful for reading back the output of a channel, etc.

External Control: This is a one-bit output port signal. It can also be used for any purpose. In conjunction with the counter/timer, it can be useful for controlling the gate of a channel, etc. In addition, it can be used to control the segment select input to the 7704 and 7705 memory cards, allowing the 7804 to access up to 256K bytes of memory.

PIN	SIGNAL	PIN	SIGNAL
1	GROUND	2	EXT CONTROL*[1]
3	GROUND	4	GATE 2
5	GROUND	6	CLOCK 2
7	GROUND	8	OUT 2 ^[1]
9	GROUND	10	GATE 1
11	GROUND	12	CLOCK 1
13	GROUND	14	OUT 1 ^[1]
15	GROUND	16	GATE 0
17	GROUND	18	CLOCK 0
19	GROUND	20	OUT 0 ^[1]
21	GROUND	22	EXT STATUS*
23	GROUND	24	SPARE
25	GROUND	26	SPARE

Low level active logic

[1] Open-collector driver

Figure 2-16. J1 Connector Pin List for the 7804.

Clock Option

The clock for the Z80A and the 8253 counter/timer is generated by the 4-MHz hybrid clock circuit. Its output goes directly to the Z80A and also to a divide-by-two circuit before being applied to the 8253. The divide-by-two circuit is used because the 8253 cannot run at 4 MHz. If future versions of this chip become available that can run at this speed, jumper W14 can be removed from position 1-2 and placed in position 3-4 to bypass the divide-by-two circuit. Jumper W14 is shown in Fig. 2-3.

I/O Decoder

The I/O decoder selects the onboard I/O ports. It decodes the port address and generates a port-select signal. There are two select signals for the two onboard ports, and one for the counter/timer. When the counter/timer select signal is generated, the counter/timer itself decodes address lines A0 and A1 to determine which of the four inherent ports is being selected. Also a fourth line is generated that is used as part of the data bus control logic.

As shipped, the addresses of these six ports are F0-F5. They can be remapped to ports E8-ED by removing jumper W11, shown in Fig. 2-3.

The functions and use of these ports are explained in Section 3.

The I/O Decoder is a PROM. If the onboard ports must be mapped to some addresses other than those provided, replace the PROM with one containing your own program. If other addresses are used, the writing of the program and the programming of the PROM are the user's responsibility.

I/O Expansion

The IOEXP line, which is a part of the STD BUS, is tied to ground and cannot be controlled by the 7804 card. If you plan to use IOEXP, remove jumper W5. This leaves the line floating, allowing it to be controlled by some other card in the system. Jumper W5 is shown in Fig. 2-3.

Timing Specifications

Figures 2-17 through 2-24 show the signal sequence and timing for various 7804 functions. They depict the signals as they appear at the card edge connector of the 7804.



SYMBOL		4.0 MHz			
STINDOL		MIN	MAX		
tC1	Clock cycle time	250			
tD1	Address delay from T1 clock	_	110		
tD2	REFRESH* delay from start of T3		130		
tD3	STATUS 1* delay from T1 clock	_	100		
tH1	Data bus hold time after T2 clock ends	0	_		
tS1	Address setup before MEMRQ* active	65	-		
tS2	Address setup before RD* active	125			
tS3	Address setup before data valid	295	—		
tS4	Data bus setup before T2 clock ends	70			
tW1	MEMRQ* pulse width (OP code fetch)	290			
tW2	RD* pulse width	280			
tW3	MEMRQ* pulse width (refresh)	220			
tW4	REFRESH* pulse width	370			
tW5	STATUS 1* pulse width	400			

* Active low-level logic

Figure 2-17. OP Code Fetch Timing and Refresh Timing for the 7804.



SYMBOL	DADAMETER	4.0	4.0 MHz			
STADOL		MIN	MAX			
tC1	Clock cycle time	250	— .			
tD1	Address delay from T1 clock		110			
tH1	Data hold time after clock high	0				
tS1	Address setup before MEMRQ* active	75				
tS2	Address setup before RD* active	110	_			
tS3	Address setup before data valid	430				
tS4	Data setup time before clock high	90				
tW1	MEMRQ* pulse width	415	— ·			
tW2	RD* pulse width	405				

* Active low-level logic

Figure 2-18. Memory Read Timing Other Than OP Code Fetch for the 7804.



SYMBOL	DADAMETED	4.0	4.0 MHz		
STRIBUL		MIN	MAX		
tC1	Clock cycle time	250	_		
tD1	Address delay from T1 clock		110		
tH1	Data hold time after WR* ends	60			
tS1	Address setup before MEMRQ* active	65			
tS2	Address setup before WR* active	240			
tS3	Address setup before data valid	175			
tS4	Data setup time before WR* ends	300			
tW1	MEMRQ* pulse width 415 –				
tW2	WR* pulse width	220	—		

* Active low-level logic

Figure 2-19. Write Timing for the 7804.



SYMBOL tC1 tD1	PARAMETER	4.0 1	4.0 MHz		
OTMOOL		MIN	MAX		
tC1	Clock cycle time	250			
tD1	Address delay from T1 clock		110		
tH1	Data hold time after clock high	0			
tS1	Address setup before IORQ* active	180	. —		
tS2	Address setup before RD* active	190			
tS3	Address setup before data valid	600			
tS4	Data setup time before clock high	70			
tW1	IORQ* pulse width 540				
tW2	RD* pulse width	540			

* Active low-level logic

Figure 2-20. Input Timing for the 7804.



SYMBOL	DARAMETER	4.0	4.0 MHz		
STINDOL		MIN	MAX		
tC1	Clock cycle time	250	—		
tD1	Address delay from T1 clock		110		
tH1	Data hold time after WR* ends	0	—		
tS1	Address setup before IORQ* active	180			
tS2	Address setup before WR* active	205	—		
tS3	Address setup before data valid	before data valid 700			
tS4	Data setup time before WR* ends	735	—		
tW1	IORQ* pulse width 540 -				
tW2	WR* pulse width	545			

* Active low-level logic

Figure 2-21. Output Timing for the 7804.



SYMBOL	PARAMETER	4.0	ИНz
		MIN	MAX
tC1	Clock cycle time	250	
tD1	BUSAK* delay after start of first DMA cycle		120
tD2	BUSAK* delay after last DMA cycle	—	120
tD3	Buses delay after BUSAK* active	_	20
tD4	Buses delay after BUSAK* inactive	—	20
tS1	BUSRQ* setup prior to last time state	70	
tS2	BUSRQ* release prior to sample	70	

* Active low-level logic

 \mathbf{D}

Figure 2-22. Bus Request Timing for the 7804.



SYMBOL	PARAMETER	4.0	MHz
OTMEOL		MIN	MAX
tC1	Clock cycle time	250	
tD1	INTAK* delay after clock high		105
tH1	INTRQ* hold time after clock low	0	
tH2	Data bus hold after clock low	0	
tS1	INTRQ* set prior to last time state	100	
tS2	Data bus setup before clock low	75	
tW1	INTAK* pulse width	290	—

* Active low-level logic

Figure 2-23. Interrupt Request Timing for the 7804.



SYMBOL	DADAMETED	4.0 MHz	
STMBOL	FARAMETER	MIN	MAX
tC1	Clock cycle time	250	—
tH1	WAITRQ* hold after clock high	0	—
tS1	WAITRQ* setup before clock high	90 —	

* Active low-level logic

Figure 2-24. Wait State Timing for the 7804.

Counter/Timer Timing Specification

Figure 2-25 shows the relationship of waveforms at the user's interface connector J1. It depicts the minimum and maximum timing specifications that apply to the clock, gate, and output signals of any one of the three channels, over the specified Vcc and operating temperature ranges.



SYMBOL tC1	DADAMETED	4.0	MHz
		MIN	MAX
tC1	Clock period assymmetrical waveform Clock period symmetrical waveform	400 500	
tD1	Output delay after gate		525
tD2	Output delay after clock	—	375
tH1	Gate hold time after clock	25	—
tS1	Gate setup time prior to clock	175	—
tW1	Clock high	250	—
tW2	Clock low	150	—
tW3	Gate low	125	_
tW4	Gate high	200	—

 \square

* Active low-level logic

Figure 2-25. User Interface Timing Specification for the 7804.

Electrical and Environmental Specifications

		RECOMMEN		TING LIMITS	ABSOLUTE NONOPERATING LIMIT			
SYMBOL	PARAMETER	MIN	ТҮР	MAX	MIN	NONOPERATING LIMITS MAX UNIT 5.50 V +75 °C 95 %RH	UNIT	
Vcc	Supply voltage	4.75	5.00	5.25	0.0	5.50	V	
TA	Free-air temperature	0	+25	+55	-40	+75	°C	
R _H	Humidity ^[1]	5	_	95	5	95	%RH	

^[1] Noncondensing.

Figure 2-26. Operating and Nonoperating Limits of Electrical and Environmental Parameters for the 7804.

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT
lcc	STD BUS supply current	-		1500 [1]	mA
	STD BUS input load	See Fi	See Fig. 2-27		ig. 2-27
_	STD BUS output drive	See Fig. 2-27		See Fig. 2-27	

^[1] With RAM/ROM sockets empty.

Figure 2-27. STD BUS Electrical Characteristics Over Recommended Operating Limits for the 7804.

PIN NUMBER					PIN NUMBER			
OUTPUT (LSTTL I	DRIVE)			1 1		OUTI	PUT (LSTTL DRIVE)	
INPUT (LSTTL LOADS))						INPUT (LSTTL LOADS)	
MNEMONIC							MNEMONIC	
+5V	IN		2	1		IN	+5V	
GROUND	IN		4	3		IN	GROUND	
-5V			6	5			-5V	
D7	5	50	8	7	50	5	D3	
D6	5	50	10	9	50	5	D2	
D5	5	50	12	11	50	5	D1	
D4	5	50	14	13	50	5	D0	
A15	5	50	16	15	50	5	A7	
A14	5	50	18	17	50	5	A6	
A13	5	50	20	19	50	5	A5	
A12	5	50	22	21	50	5	A4	
A11	5	50	24	23	50	5	A3	
A10	5	50	26	25	50	5	A2	
A9	5	50	28	27	50	5	A1	
A8	5	50	30	29	50	5	A0	
RD*	5	50	32	31	50	5	WR*	
MEMRQ*	5	50	34	33	50	5	IORQ*	
MEMEX		OUT	36	35	Ουτ		IOEXP (GROUND)	
MCSYNC*	5	50	38	37	50	5	REFRESH*	
STATUS 0*			40	39	50	5	STATUS 1*	
BUSRQ*	5	50	42	41	50	5	BUSAK*	
INTRQ*	5	45	44	43	50	5	INTAK*	
NMIRQ*	5		46	45		5	WAITRQ*	
PBRESET*	1		48	47	50	5	SYSRESET*	
CNTRL*			50	49	50	5	CLOCK*	
PCI	IN		52	51	OUT		PCO	
AUX GND			54	53			AUX GND	
AUX -V			56	55			AUX +V	

* Active low-level logic

Figure 2-28. Edge Connector Pin List for the 7804.

	_	
	100	
	1	
_		

6	PIN NUMBER				PIN NU	MBER
OUTPUT (LSTTL I	OUTPUT (LSTTL DRIVE)					OUTPUT (LSTTL DRIVE)
INPUT (LSTTL LOADS)					INPUT (LSTTL LOADS)
MNEMONIC						MNEMONIC
EXT CONTROL*		10 ^[1]	2	1		GROUND
GATE 2	5		4	3		GROUND
CLOCK 2	5		6	5		GROUND
OUT 2		10 ^[1]	8	7	•	GROUND
GATE 1	5		10	9		GROUND
CLOCK 1	5		12	11		GROUND
OUT 1		10 ^[1]	14	13		GROUND
GATE 0	5		16	15		GROUND
CLOCK 0	5		18	17		GROUND
OUT 0		10[1]	20	19		GROUND
EXT STATUS*	5		22	21		GROUND
SPARE			24	23		GROUND
SPARE			26	25		GROUND

* Active low-level logic. [1] Open-collector driver.

Figure 2-29. J1 Connector Pin List for 7804 Counter/Timer

Figure 2-29. J1 Connector Pin List for 7804 Counter/Timer

Mechanical Specifications

The 7804 meets all general mechanical specifications of the STD BUS. The outline of the card is shown below (Fig. 2-30).

Figure 2-30. 7804 Outline

Mating Connectors for the Interface Connector

Figure 2-31 lists the latching, 26-pin mating connectors for the header provided on the 7804 for the user's interface.

3M PART NO.	DESCRIPTION
3399-6000	Open end cover without strain relief
3399-6026	Open end cover with strain relief
3399-7000	Closed end cover without strain relief
3399-7026	Closed end cover with strain relief

Figure 2-31. J1 Mating Connectors for the 7804.

SECTION 3 Operation and Programming

Introduction

This section explains the operation and programable functions of the 7804 card. The programmable functions are controlled by six onboardl/0 ports (Fig. 3-1 lists the port addresses and the functions). They are described separately, in the order in which they will be used most. The standard port addresses, Fo-F5, are described in this section. If you wish to use the alternate port addresses, E8-ED, refer to the "I/O Decoder" subsection in Section 2.

PORT ADDRESS AS SHIPPED WITH JUMPER W11 INSTALLED	PORT ADDRESS WITH JUMPER W11 REMOVED		OUTPUT FUNCTION
FO	E8	Read counter/timer Channel 0	Load counter/timer Channel 0
F1	E9	Read counter/timer Channel 1	Load counter/timer Channel 1
F2	EA	Read counter/timer Channel 2	Read counter/timer Channel 2
F3	EB	Not used	Counter/timer Mode control
F4	EC	Counter/timer Interrupt status External status	Counter/timer Interrupt control External control Bootstrap control
F5	ED	Not used	MEMEX control

Figure 3-1. Onboard Ports and their Functions for the 7804.

MEMEX

The MEMEX line, as part of the STD BUS, is for use in selecting between two banks of memory. Examples are given in Figs. 3-2 and 3-3. Figure 3-2 shows a system with 96K of memory. It has a 32K ROM, mapped at addresses 0000-7FFF, which does not respond to MEMEX and is permanently enabled. It also has a 64K RAM, broken up into two banks. Each bank has a 32K RAM. Both banks reside at addresses 8000-FFFF. One bank is enabled when MEMEX is high, and one when it is low.

Figure 3-3 shows a system with 128K of memory in two 64K banks. The processor can choose which bank to work with simply by setting the MEMEX line high or low. These are just two examples of the many different applications of MEMEX.

MEMEX is usually controlled by either an I/O port or a memory segment controller. The port, or controller, may be on the processor card, or on some other card in the system. In the case of the 7804 card, output port F5 on the card controls MEMEX. Port F5 is a one-bit data latch that latches out data bit 0.

Figure 3-3. Example of MEMEX for Selecting Between Two Banks of Memory in a 128K-Memory System.

Bootstrap

The bootstrap function is an option that allows the processor to start at address F000 rather than at address 0000, after power-up or reset. Its implementation is explained in Section 2.

Once this option has been implemented, the most significant four address lines are set high after power-up or reset and they stay high until they are released. This means that, until they are released, the processor can only access addresses F000-FFFF. The address lines are released by an onboard output port. The least significant data bit of port F4 is used for this purpose. To release the upper four address bits, a logical one is written out.

A program listing of how your software should control the bootstrap function is exemplified in Fig. 3-4.

The bootstrap function is suitable in systems that use mass storage devices such as disks. The program in the bootstrap PROM loads an operating program from the disk into RAM. The operating program can then control the disk and other functions of the system. All of the lower addresses, 0000-EFFF, can be loaded with RAM, which can then be used to run programs loaded from the disk.

HE	ADECIM	AI		MNEMONIC		THE BOOK CERLD
PAGE	LINE	INSTR.	LABEL	INSTR.	MODIFIER	COMMENTS
FO	00	C 3		JP	UN	T JUMP UNCONDITIONAL TO ADDRESS
, <u> </u>		03				F003
	2	FO				V
	3	3E		IDAI		T RELEASE MOST SIGNIFICANT & ADDRESS LINES
	4	01			········	BY WRITING BITO, PORT E4, HIGH (LOGIC 1)
	5	D3		OPA		
	6	F4			· · · · · · · · · · · · · · · · · · ·	V
	7	· · · ·				USER'S PROGRAM STARTS HERE
	8					
	9					
	A					
	В				·····	
	С					
	D					
	E				·····	· · · · · · · · · · · · · · · · · · ·
	F					
	0				•	
	1					
	2					
	3					
	4					
	5					
	6					
	7					
	8					
	9					
	A					
	В					
	С					
	D					
	E					
	F					

PRO-LOG CORPORATION

PROGRAM ASSEMBLY FORM

Figure 3-4. Software Example of 7804 Bootstrap Option.

Direct Memory Access

The DMA function permits another processor in the system, or some peripheral card, to request the processor to release the address, data, and control buses, and allow the external device direct access to memory. On the 7804, the DMA allows access to both external memory and onboard memory.

To give the external device DMA, the external device must generate a BUSRQ* signal, which is a part of the STD BUS. Figure 2-22 shows the required signal timing. Figure 3-5 shows the sequence of events for all affected signals. It is not intended to depict accurate timing or logic states. As revealed in Fig. 3-5, the Z80A samples the BUSRQ* signal at the start of the last time state in any machine cycle. It responds by generating a BUSAK* signal and releasing the bus at the start of the next time state. The BUSAK* signal, also part of the STD BUS, can be used by the external device to determine when the bus is available.

Bus release occurs as follows. The address bus is enabled in, so that onboard can be accessed by the external device. The data bus comes under the control of the external device. It is enabled in for read or write operations to external memory, or for write operations to onboard memory. It is enabled out for read operations from onboard memory.

The MCSYNC*, INTAK*, and STATUS 1* signals go into a high impedance state. Normally, the MEMEX line is affected in the same way, except when it is being controlled by some other card in the system, or if onboard memory is set up to respond to MEMEX. In the latter case, a pull-up resistor connected to jumper W7 holds the line high. In any case, you must ensure that the MEMEX line is in the proper state for any MEMEX-dependent memory you may wish to access.

The RD*, WR*, MEMRQ*, and IORQ* lines are enabled in, so that the external device can control onboard memory. This occurs at approximately the same time BUSAK* goes active. The exact timing is shown in Fig. 2-22. It is important not to allow these lines to go into a random condition, since they will be floating on the backplane. This condition can be prevented by providing pull-up resistors for these lines on the external device card, holding these lines in the inactive state until the external device begins to use them.

CLOCK* and SYSRESET* are not affected.

REFRESH* goes into its inactive state, which means that dynamic RAM cannot be refreshed during this time. The Z80A's refresh counter stops, so that REFRESH* can pick up where it left off after the operation.

The processor stays in its suspended condition until BUSRQ* goes inactive. BUSRQ* is sampled at the beginning of each time state. BUSAK* goes inactive, and the buses return to normal, during the first time state that BUSRQ* is found inactive. With the next time state, the processor continues from where it left off.

During DMA operations, no interrupts can be acknowledged and they will be serviced only when the processor returns to its normal operation.

TL Last time state of any machine cycle. = ТМ

= Misc. time states of any machine cycle, may be 2 to 5 time states.

= Time states during which bus is available.

TA ΤТ

TI

- = Time state during which transition is made back to normal operation.
 - = First time state of next machine cycle.

S	==	BUSRQ* sampled.
AEO	=	Address bus enabled out.
AEI	=	Address bus enabled in.
DN	=	Data bus normal operation.
DCEX	=	Data bus under control of external device.
MISEO	=	MCSYNC*, INTAK*, and STATUS 1* are enabled out.
MISF	=	MCSYNC*, INTAK* and STATUS 1* floating.
CEO	=	Control lines enabled out.
CEI	=	Control lines enabled in.
RN	=	REFRESH* normal operation.
RI	=	REFRESH* inactive.
IN	=	Interrupts normal operation.
11	==	Interrupts ignored.

Figure 3-5. Bus Request Sequence - DMA Function for the 7804.

Counter/Timer

The counter/timer is a multichannel, programmable function. Its uses include:

- Event counting
- Square-wave and marker-pulse waveform generator
- · One-shot simulation with hardware and software triggering and retriggering
- Timed interrupts
- Input of external interrupts.

Counter/Timer Channels. The main elements of the counter/timer function are the three independent channels. These channels are similar in logical organization. See Fig. 3-6 for a single-channel block diagram.

Each channel consists of:

- A 16-bit counter (down counter)
- 16-bit channel read and load registers
- Mode control registers (6 bit)
- Onboard 2-MHz clock control or external clock control option
- TTL-buffered gate control available at user's connector (J1)
- TTL-buffered output available at user's connector (J1)
- Interrupt control circuit.

Figure 3-6. Block Diagram of a Single Channel of the 8253 Counter/Timer for the 7804.

Down Counter, Load Register, and Read Register. The central element in each channel is the **16-bit down counter**. Remaining logic elements control and monitor the down counter and set its mode of operation.

You can preset the down counter to any value in the range of 0000-FFFF (hexadecimal) or 0000-9999 (decimal). Once all of the preset input conditions are met, the down counter decrements with each transition at its CLOCK input until **terminal count** is reached.

Terminal count is defined as the lowest number obtainable when down-counting. Depending on mode, this may be 0000, 0001, or 0002 (decimal or hexadecimal). When terminal count is reached, the OUTPUT circuit responds according to its mode selection.

The down counter is preset to any desired value through the 16-bit latching **load register**. Note that the program can only write to the load register, not to the down counter itself.

The preload value written to the load register does not enter the down counter immediately. Instead, it is clocked in by the first active transition of the counter/timer clock. In some modes, this does not happen until the gate goes active. This is explained in the description of the counter/timer modes (Figs. 3-12 through 3-17).

The register that is used to read the counter can operate in one of two modes: either in the transparent mode in which the register's output tracks the down counter's output exactly and no latching action occurs, in the latched mode in which it synchronously latches the counter's current output upon program command. In the latched mode, internal gating synchronizes the read register and the down counter, so that the read register does not latch until the down counter is stable. Thus, a misread of the down counter from the ripple effect of carry propagation across the 16 bits cannot occur within the clock rate specifications.

Mode Control Registers. Each 6-bit counter/timer channel has an associated 6-bit mode control register. You can use the register to program different modes of operation for each channel, allowing the channels to operate independently with no interaction.

The mode control registers select the following parameters:

- One of six operating modes:
 - 1. Single count, single delay, software-triggered one-shot
 - 2. Hardware-triggered one-shot or count, retriggerable
 - 3. Rate generator or divide-by-N counter with auto-reload
 - 4. Square wave generator
 - 5. Software-triggered strobe
 - 6. Hardware-triggered strobe, retriggerable
- One of three read/load formats for counter data
- Transparent or latched data readback
- Binary or BCD (hexadecimal or decimal) down-counting

The data bus available to the 8253 is 8 bits wide, but each counter/timer channel is 16 bits wide. Consequently, a protocol must be established to handle writing to, and reading from, the counters. The mode register performs this function. It also controls the transparent or latched characteristics of the read register and establishes the basic operating mode for the channel (single count, one-shot, marker generator, etc.).

NOTE

Writing to the mode control register immediately cancels the channel's current operation. This occurs even if identical bit states are rewritten to bits 0-3 of the mode control register. After a write to the mode control register, channel operation cannot resume until a preset value is written to the channel's load register.

There is a single exception to this rule. The channel's read register can be changed from transparent mode to latched mode without cancelling the channel's operation, provided no other mode control register bits change.

The format and function of the mode control register's bits are shown in Fig. 3-7. They are defined in detail in the discussion that follows.

FUNCTION	ADDRESS		TRANSFER PROTOCOL		MO CONT	MODE CONTROL		HEXADECIMAL/ DECIMAL
Mnemonic	SC1	SC0	RL1	RL0	M2	M1	M0	BCD
Data bit	b7	b6	b5	b4	b3	b2	b1	b0

SC1	SC0	CHANNEL
0	0	Channel 0
0	1	Channel 1
1	0	Channel 2
1	1	Illegal

Figure 3	3-8. Bit	Combination	for Cha	annel Selection.
----------	----------	-------------	---------	------------------

RL1	RL0	READ/LOAD PROTOCOL
0	0	Latched read mode
0	1	Lower byte only
1	0	Upper byte only
1	1	Lower byte, then upper byte

Figure 3-9. Bit Combination for Read/Load Protocol Selection.

M2	M1	MO	MODE
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	2 (Duplicate)
1	1	1	3 (Duplicate)

Figure 3-10. Bit Combination for Operating Modes.

BCD	HEXADECIMAL/DECIMAL
0	Decimal
1	Hexadecimal

Figure 3-11. Bit Selection for Decimal/Hexadecimal Operations.

Select Channel: Bits SC0 and SC1. These two bits are used to select the mode control register for one of the three channels. Figure 3-8 shows the required bit combination for each channel.

Read/Load Format: Bits RL0 and RL1. These two bits are used to select one of four modes for communicating with the 16-bit channels from an 8-bit data bus. The combination for each mode is shown in Fig. 3-9.

Mode 00 is never used when initializing a channel. It is used only after the channel is initialized and you wish to read the current count in the counter. When initializing a channel, choose one of the other three modes. This establishes a protocol for reading and writing to the channel, which remains the same even if later you select the latched read mode.

In mode 11, it is important that you read or write two bytes to the channel whenever a transfer is performed. The least significant byte is transferred first, followed by the most significant byte. When writing a number to the channel to preset the counter, the counter will not start until it has been given both bytes. When reading a count, both bytes must be read before a new count can be read; however, this sequence can be cancelled at any time by selecting a new mode.

Mode Select: Bits M0, M1, M2. These three bits are used to select one of six possible operation modes. See Fig. 3-10 for the required bit combination for each mode.

Binary or BCD (Hexadecimal or Decimal) Counting: Bit BCD. This bit allows the down counter to operate in binary or decimal counts. A "1" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit sets the down counter in binary or hexadecimal operation. A "0" bit

Read Mode. The processor can read the content of any counter/timer channel in one of two ways: either transparent mode or latched mode.

When in the transparent mode, the real-time value of the counter is visible to the processor. The transparent mode is selected when the RL bits are 01, 10, or 11. This is the initial mode for reading since the channel can't be preloaded to an initial count value without selecting one of these combinations. Once set to 01, 10, or 11 the channel remembers the selection. The processor can then change to RL = 00 and select the latched mode.

If the processor is halted by a logic analyzer while in the act of reading one of the counter/timer channels in the transparent mode, each CLOCK transition causes a new count to appear on the STD data bus. By this method, the counting operation can be monitored directly.

In the latched mode, writing RL = 00 to the mode control register creates a dynamic read strobe that synchronously latches the channel's count into the associated read register. The next time the processor reads the count, it actually reads the output of the latched read register. This avoids the possibility of read errors introduced by asynchronous carry propagation across the 16-bit counter during the act of reading. The read register remains latched while the processor reads one byte or two bytes (according to the previous state of the RL bits). After being read, the read register returns to the transparent mode. This sequence, writing RL = 00 and reading the count, must be repeated each time you read a latched count.

The transparent mode is useful only when counting external events that happen at a relatively slow rate. You should have at least enough time to take two readings between counts. This is to prevent misreadings. A misreading may occur if you read the count while it is changing. To avoid this, read the count twice and compare the two readings. If they are the same, you can assume that it is a valid reading.

Sequence of Operations in Each Mode. Figures 3-12 through 3-17 describe the waveforms and the sequence of operations in each of the six operating modes. The signals at the user's interface connector J1 will match the waveforms shown on the following pages.

In all modes, the channel's output assumes a defined state immediately after the rising edge of the WR* signal, when the mode control register is loaded with the new mode. An output transition may occur at this time, depending on the output state remaining from the previous mode. Do not inadvertently generate an interrupt at this time. You can prevent it by setting the channel control port's interrupt enable bit ENI = 0 (until the new mode is selected and the output state is known).

In describing the modes, we use these conventions:

- GATE, CLOCK, and OUTPUT are capitalized when they refer to one of the channel's input/output signals appearing at the user's interface connector J1.
- A signal available to the user is denoted by
- Low-level active logic is denoted by an asterisk (*).

Figure 3-12. Counter/Timer Mode 0—Single Count, Single Delay, Software-Triggered One-Shot.

OUTPUT goes active (low) with the rising edge of WR* when Mode 0 is selected; counting stops regardless of CLOCK or GATE activity, and the count remaining from the previous mode is frozen in the counter. As a software-triggered oneshot, OUTPUT goes active when Mode 0 is first selected and stays active until terminal count. Thereafter, as long as Mode 0 remains selected, OUTPUT goes active (one-shot is retriggered by software) when the first byte of the preload value is written in the load register.

Counting cannot resume until one or two bytes of preload data (initial value) are written to the load register. The state of the mode control register's RL bits determines whether one byte or two types are needed. CLOCK transitions occurring between write cycles are irrelevant until the channel is preloaded.

After the preload operation, the first CLOCK falling edge, with GATE active, transfers the preload value from the load register to the counter. Subsequent CLOCK edges decrement the count. GATE may be used to modulate the count if desired. Counting can only occur while GATE is active. For an initial count of 0001, GATE has no effect on OUTPUT. If Gate is used to stop counting, GATE must be assured of going inactive at least two full clock cycles before terminal count to prevent OUTPUT from going inactive. GATE can stop the counter content at a value of 0001, but it cannot prevent OUTPUT from going inactive with the next CLOCK edge.

Terminal count for Mode 0 is 0000 (decimal or hexadecimal). Immediately after the CLOCK edge causing terminal count, OUTPUT goes inactive (high) and remains inactive until a new mode is selected.

After terminal count, the channel continues to decrement past 0000 according to the state of the BCD mode bit. The preload value is never reloaded to the counter. The only way to exit from Mode 0 is to write a new mode selection into the channel's mode control register.

NOTE

The waveforms above show an example in which the load register is preset to the initial value 0003 (decimal or hexadecimal). WR* is an STD BUS signal (pin 31) which is active with IORQ* (pin 33) and IOEXP (pin 35) during an output-port write operation.

Figure 3-13. Counter/Timer Mode 1—Hardware Triggered, One-Shot or Count, Retriggerable.

OUTPUT goes inactive (high) with the rising edge of WR* when Mode 1 is selected; counting stops regardless of CLOCK or GATE activity, and the count remaining from the previous mode (N) is frozen in the counter.

CAUTION

Disable GATE by setting GTE = 0 in the program before selecting Mode 1 and do not reenable GATE until the preload value has been loaded. This prevents inadvertent OUTPUT activity.

Counting cannot resume until one or two bytes of preload data (initial value) are written to the load register. The state of the mode control register's RL bits determines whether one byte or two bytes are needed. CLOCK transitions occurring between write cycles are irrelevant until the channel is preloaded.

Once the channel's initial value is set, CLOCK transitions decrement the counter regardless of the state of the GATE. However, counting proceeds from the value N (to N-1, N-2 ...) left in the counter from the previous mode.

<u>/3</u>

6`

GATE's edge triggers the Mode 1 one-shot action. The next CLOCK falling edge, after the GATE edge, transfers the preload value from the load register into the counter and sets OUTPUT active (low). After triggering the count, GATE may remain high or low without affecting the one-shot action.

If another GATE edge trigger occurs before terminal count, the one-shot is retriggered; the preload value is again transferred from the load register to the counter on the next CLOCK falling edge; counting proceeds from the preload value; OUTPUT remains active (low) without glitching.

Terminal count for Mode 1 is 0000 (decimal or hexadecimal). Immediately after the CLOCK edge causing terminal count, OUTPUT goes inactive (high) and remains inactive until a new mode is selected.

After terminal count, the channel continues to decrement past 0000 according to the state of the BCD mode bit. Decrementing continues freely with each CLOCK edge until the next GATE trigger.

NOTE

The waveforms above show an example in which the load register is preset to the initial value 0003 (decimal or hexadecimal). WR* is an STD BUS signal (pin 31) which is active with IORQ* (pin 33) and IOEXP (pin 35) during an output-port write operation.

CLOCK COUNT 0003 0002 0001 0003 0002 0001 0003 0002 0003 0002 0001 0003 0002 0001 0003 0003 0003 0002 0001 0003 OUTPUT GATE

Figure 3-14. Counter/Timer Mode 2—Rate Generator or Divide-by-N Counter with Auto-Reload.

OUTPUT goes inactive (high) with the rising edge of WR* when Mode 0 is selected; counting stops regardless of CLOCK or GATE activity, and the count remaining from the previous mode is frozen in the counter. In the waveforms above, 0003 (decimal or hexadecimal) has already been preloaded after the selection of Mode 2 as an example.

If GATE is high after the preload operation, the first CLOCK falling edge transfers the preload value from the load register to the counter, and subsequent CLOCK falling edges decrement the count toward terminal count.

Terminal count for Mode 2 is 0001 (decimal or hexadecimal). The OUTPUT goes active (low) immediately after the CLOCK transition resulting in terminal count, and it remains active for one clock period. The next CLOCK falling edge automatically transfers the content of the load register to the counter and returns the OUTPUT to the inactive (high) state.

GATE may be regarded as either an <u>output reset</u> or <u>synchronization</u> input signal in Mode 2. When low, the channel is enabled to down-count. When high, the next CLOCK falling edge transfers the load register to the counter, restoring the preload value and synchronizing the output with the GATE input. Counting resumes when GATE goes low.

If OUTPUT is active when GATE goes high, the output is immediately forced to the inactive state regardless of CLOCK transitions. At the next CLOCK falling edge, the preload value is restored to the counter and counting resumes as soon as GATE is again low.

/3\

NOTE

In Mode 2, preload value = 0000 is regarded as 10,000 (9999 + 1 decimal or FFFF + 1 hexadecimal). <u>Preload value = 0001</u> holds OUTPUT continuously inactive regardless of CLOCK or GATE activity.

Figure 3-15. Counter/Timer Mode 3 - Square Wave Generator

NOTE

Due to internal comparison logic in the 8253 for Mode 3, certain initial values preloaded to the load register will cause unusual results:

0000 is regarded as 10,000 (9999 + 1 decimal, or FFFF + 1 hexadecimal).
0001 is regarded as 10,001 (9999 + 2 decimal, or FFFF + 2 hexadecimal).
0002 divides CLOCK by 2.
0003 produces a waveform that is inactive for one CLOCK period and active for 10,000 (9999 + 1 decimal, or FFFF + 1 hexadecimal) periods.

OUTPUT goes inactive (high) with the rising edge of WR* when Mode 3 is selected; counting stops regardless of CLOCK or GATE activity, and the count remaining from the previous mode (N) is frozen in the counter. In the lower three waveforms above, 0004 (decimal or hexadecimal) has already been preloaded after the selection of Mode 3.

If GATE is high after the preload operation, the first CLOCK falling edge transfers the preload value from the load register to the counter and subsequent CLOCK falling edges decrement the counter toward terminal count.

Terminal count for Mode 3 is 0002 (decimal or hexadecimal); <u>unlike other modes</u>, the OUTPUT state change occurs at the CLOCK falling edge after the edge causing terminal count. When the OUTPUT changes state, the load register value is automatically restored to the counter and the process repeats, creating an OUTPUT square wave.

Note that, as long as the initial count value preloaded to the load register is an even number (bit 0=0), each CLOCK transition decrements the counter by 2.

GATE may be regarded as either an <u>output reset</u> or <u>synchronization</u> input signal in Mode 3. When low, the channel is enabled to down-count. When high, the next CLOCK falling edge transfers the load register to the counter, restoring the preload value and synchronizing OUTPUT with the GATE input. Counting can resume when GATE is low.

If OUTPUT is active (low) when GATE goes high, OUTPUT is immediately forced inactive and the counter is reloaded from the load register.

The second OUTPUT waveform illustrates the difference between an even preload value and an odd value. The even value (0008 in the example) produces a symmetrical square wave output and causes every CLOCK falling edge to decrement the counter by two. The odd value (0009 in the example) produces an asymmetrical square wave with OUTPUT inactive (high) for one clock period longer than it is active (low). This is achieved by decrementing by <u>one</u> the first time, then by <u>two</u>, until the first terminal count; then by <u>three</u> the first time with OUTPUT active, followed by two until the second terminal count completes the OUTPUT waveform period.

Figure 3-16. Counter/Timer Mode 4—Software-Triggered Strobe.

Mode 4 is identical to Mode 0, except that a single active pulse (strobe) is generated at terminal count. The "software trigger" is the preload operation.

OUTPUT goes inactive (high) with the rising edge of WR* when Mode 4 is selected; counting stops regardless of CLOCK or GATE activity, and the count remaining from the previous mode is frozen in the counter.

Counting cannot resume until one or two bytes of preload data (initial value) are written to the load register. The state of the mode control register's RL bits determines whether one byte or two types are needed. CLOCK transitions occurring between write cycles are irrelevant until the channel is preloaded.

After the preload operation, the first CLOCK falling edge, with GATE active, transfers the preload value from the load register to the counter. Subseugent CLOCK edges decrement the count. GATE may be used to modulate the count if desired. Counting can only occur while GATE is active.

Terminal count for Mode 4 is 0000 (decimal or hexadecimal). Immediately after the CLOCK falling edge causing terminal count, OUTPUT goes active (low) and remains active until the next CLOCK falling edge. It then goes inactive (high) and remains inactive until a new mode is selected.

Thus, the act of preloading the channel in Mode 4 acts as a triggr that initiates a time delay. After a delay of N CLOCK pulses, a strobe pulse is generated at OUTPUT.

6/

After terminal count, the channel continues to decrement past 0000 according to the state of the BCD mode bit. The preload value is never reloaded to the counter. The only way to exit from Mode 4 is to write a new mode selection into the channel's mode control register.

The dotted pulse shows how OUTPUT would have responded if GATE had not gone inactive in the example.

Figure 3-17. Counter/Timer Mode 5—Hardware -Triggered Strobe, Retriggerable.

Mode 5 is identical to Mode 1 except that a single active pulse (strobe) is generated at terminal count. The "hardware trigger" is the GATE rising edge.

OUTPUT goes inactive (high) with the rising edge of WR* when Mode 5 is selected; counting stops regardless of CLOCK or GATE activity, and the count remaining from the previous mode (N) is frozen in the counter.

CAUTION

Disable GATE by setting GTE = 0 in the program before selecting Mode 5. Do not re-enable GATE until the preload value has been loaded. This prevents inadvertent OUTPUT activity.

Counting cannot resume until one or two bytes of preload data (initial value) are written to the load register. The state of the mode control register's RL bits determines whether one byte or two types are needed. CLOCK transitions occurring between write cycles are irrelevant until the channel is preloaded.

GATE's edge triggers the delayed strobe. The next CLOCK falling edge, after the GATE edge, transfers the preload value from the load register into the counter (OUTPUT remains inactive (high). After triggering the count, GATE may remain high or low without affecting count.

If another GATE edge occurs before terminal count, retriggering occurs. The preload value is again transferred from the load register to the counter on the next CLOCK falling edge, and down-counting proceeds from the preload value. OUTPUT remains inactive without glitching.

Terminal count for Mode 5 is 0000. Immediately after the CLOCK edge causing terminal count, OUTPUT goes active (low) and remains low until the next CLOCK edge. It then goes inactive (high) and remains high until the next GATE trigger or until a new mode is selected.

Thus, triggering the channel via GATE produces a delayed strobe pulse.

After terminal count, the channel continues to decrement past 0000 according to the state of the BCD mode bit. Decrementing continues freely until the next GATE trigger.

The dotted pulse shows how the OUTPUT would have responded if the GATE retrigger had not occurred in the example.

Interrupt. Each channel in the counter/timer has interrupts that can be individually enabled and disabled. The enabling and clearing of the interrupts are controlled by port F4. Figure 3-18 shows which bit corresponds to which channel. At power-up or reset, the interrupts are disabled. To enable an interrupt, a logic 1 should be written out to the correct bit.

When the interrupt is enabled for a particular channel, and that channel's output goes low, an INTRQ* is generated. The interrupt is latched and can be read-in through the status port (see Fig. 3-19 for the bit assignments). If more than one channel may have generated the interrupt, the status port must be read to determine which channel it was.

To clear the interrupt, a logic 1 must be written-out to the appropriate bit of the interrupt control port. The rising edge of the bit clears the interrupt. Therefore, if the bit is already set, it must be cleared to a logic 0 and then set again to a logic 1.

Be sure to check the output waveform of the counter/timer mode you will be using. Keep in mind that the interrupt occurs when the output goes low. In some modes, use of the interrupt would be impractical. In Mode 0 for instance, the output goes low as soon as the mode is selected; however, even with this limitation, virtually any application requiring interrupts can be accomplished with one of the six modes.

External Interrupts. You can use the counter/timer to input interrupt signals from interrupting devices. Use Mode 5 and preset the counter with a count of 1. The interrupting device should have its interrupt line tied to the gate signal of the appropriate channel. When the interrupting device sets its interrupt line low, the counter/timer generates an interrupt two time states later. Using the internal 2-MHz clock, the counter timer interrupt occurs approximately 1μ s after the external device's interrupt.

BIT	FUNCTION
b7	Clear interrupt 2
b6	Clear interrupt 1
b5	Clear interrupt 0
b4	External control
b3	Enable interrupt 2
b2	Enable interrupt 1
b1	Enable interrupt 0
b0	Alternate address control

Figure 3-18. Interrupt Control Bit Assignments.

віт	FUNCTION					
b7	Input interrupt 2					
b6	Input interrupt 1					
b5	Input interrupt 0					
b4	External status					
b3	Unused					
b2	Unused					
b1	Unused					
b0	Unused					

Figure 3-19. Status Port Bit Assignments.

Cascaded Channel Delay. To extend the time delay available from one channel to two or three cascaded time delays, the output from one channel is used to trigger the gate of another channel. The number of counts and the channels required to perform the count are determined by the following formula:

$$N = \frac{\Delta T}{\tau}$$
Where N = number of counts required

$$\Delta T = \text{desired time delay}$$

$$\tau = 1/\text{clock frequency}$$

N equals a decimal number that must be converted into binary. Fig. 3-20 shows the delay ranges for the single channel and cascaded channel.

Figure 3-20. Single Channel and Cascaded Channel Delay Ranges for the 7804.

SECTION 4 Operating Software

Introduction

This section contains hardware-level subroutine modules with which to operate the 7804 counter/timer card.

The software in this section can be used without license from Pro-Log. Although tested and believed to be correct, this software is not represented to be free from errors or copyright infringement, or appropriate for any particular application.

The subroutines are written in STD instruction mnemonics. The coding forms are grouped at the end of this section (Fig. 4-9). Individual subroutine specifications show memory requirements, entry requirements, and exit characteristics for each path in the program. Timing and other necessary information are also provided.

Memory Addresses

Full memory addresses are shown in the subroutine documentation. They are the preferred addresses that allow the subroutines to work with those provided for other Series 7000 STD BUS cards from Pro-Log. The program addresses correspond to 7804 onboad memory sockets as shipped.

If your system cannot use the memory addresses in the 7804's software package, simply change the memory page addresses, as required, when loading these modules into your system. Memory addresses that **must** be located in RAM are noted on the program coding forms. Other memory addresses shown are intended to be ROM locations, but they may also be RAM locations.

I/O PORT ADDRESSES

The 7804's I/O ports are assigned preferred addresses F0-F5 for compatibility with other Series 7000 cards. Section 2 shows how to remap these addresses if necessary. This software can be used by simply changing the port addresses when loading the subroutines into your system.

Subroutine Functions

Two subroutines are provided in this section. The first provides a time delay, variable in increments of 1ms. The second is an interrupt service routine, designed to determine which channel generated the interrupt and to direct the processor to the correct service routine.

The locations of the subroutine in memory, and the RAM and stack areas they use, are shown in Figs. 4-1 and 4-2.

D

 \bigcirc

				PAGE	ADDRESS	19	
LINE	LABEL	LINE	LABEL	LINE	LABEL	LINE	LABEL
00	$(VAR \Delta)$	40		80		C0	
01		41		81	<u> </u>	C1	<u> </u>
02		42		82		C2	<u> </u>
03		43		83		C3	
04		44		84		C4	
05		45		85		C5	
06		46		86		<u>C6</u>	
07		47		87	<u> </u>	<u>C7</u>	<u> </u>
08		48		88			
09		49		89	<u> </u>		<u> </u>
		4A					
		40		80	<u> </u>		<u>+</u> ── <u>─</u> ─
		40			——— —		
0E		4E		8F			<u>+</u>
OF		4F		8F			
10		50		90	<u>−−</u>		-
11		51		91	<u>⊢ </u>	1 D1	<u> </u>
12		52		92	<u> </u>	D2	<u> </u>
13		53		93		D3	
14		54	V	94		D4	
15		55		95	L _	D5	
16		56		96		D6	
17		57		97	Ļ	D7	<u> </u>
18		58	· · · · · ·	98	<u> </u>	D8	<u> </u>
		59		99	<u>⊢</u> <u>−</u>		<u> </u>
	- -	58		9A	<u> </u>		
		50		90	<u> </u>		<u>├─</u> ──
		5D		90			
1E		5E		9E	—		<u></u>
1F		5F		9F		DF	
20	▼	60		A0		E0	
21		61		A1		E1	
22		62		A2		E2	
23		63		A3	L	E 3	L
24		64		A4	L _	<u>E4</u>	<u> </u>
25		65	·	A5		E5	┝─────
20		67		A6			<u> </u>
20		69			<u> </u>		
20		00 00		A0 A0	<u>├</u> ──		<u>├</u> ──
2A		6A			<u>⊢ </u>		<u>├</u> ── ──
2B		6B		AB	<u> </u>		— —
2C		6C		AC	· · · · ·	EC	
2D		6D		AD		ED	
2E		6E		AE		EE	
2F		6F		AF		EF	
30		70		B 0	·	FO	
		71		B1	<u>⊢</u>		┝── ──
32	<u> </u>			B2	⊢ —	F2	┝── ──
24	_ _	73		83	┝── ──		┢── ──
34		75	·	D4	<u>├</u>		┝── ──
36	-	76		60	├	F6	<u> </u>
37	-	77		B0 B7	┝── ──	F7	
38	-	78		B8	<u>─</u>	F8	
39	-	79		B 9		F9	<u>├</u> ──
3A		_7A		BA		FA	
3B		7B		BB		FB	
3C		7C		BC		FC	
3D		7D		BD		FD	
3E		7E		BE	┝── ──		
3F		7F		BF		FF	

Figure 4-2. Page Address Map for 7804 Software Package.

This is a variable delay subroutine. It is variable in increments of 1ms. It is entered with the number of milliseconds you wish the delay to last, in the B & C register pair, in hexadecimal. At the end of the delay, an interrupt is generated. Counter/timer channels 1 and 2 are used; channel 1 generates the interrupt.

The output of channel 2 (pin 8) on the J1 connector must be connected to the gate of channel 1 (pin 10). The external control line (pin 2) must be tied to the gate of channel 2 (pin 4), using the shorting connectors provided with the 7804 card.

Figure 4-3. Flowchart—Subroutine (VAR Δ) for the 7804.

RAM address 210A is used for storing the current state of output port F4. Port F4 enables and clears interrupts, external control, and alternate address control. Address 210A should be cleared by the user's program before the port is used. Thereafter, it should be loaded with whatever is written to the port whenever the port is used.

Subroutine (VAR Δ) does not initialize the Z80A's interrupt mode, nor does it enable the INTRQ* line. The user's program has control over these functions.

The registers and RAM memory affected by (VAR Δ) are shown in Fig. 4-4. The total memory used and the execution time are shown in Fig. 4-5.

PARAN	IETER	ENTRY	EXIT		
ELEMENT	ADDRESS		CONDITION	COMMENTS	
Register pair	BC	No. of ms	Unchanged		
Register	Α	XX	??		
Register	F	XX	??		
RAM Memory	210A	Current Status of Port F4	Current status of Port F4	External control = 1 Channel 1 interrupt enabled	

NOTES

1. For registers not shown, entry contents are not used and remain unaltered at exit.

2. XX means no specific data required at entry, but entry contents will be lost.

3. ?? means contents are unknown or meaningless.

Figure 4-4. Register and Memory Allocation for 7804 Subroutine (VAR Δ).

SYMBOL	DADAMETED	LIMITS		COMMENTS
	PARAMETER	MIN MAX	UNITS	
N _s	Stack memory	0	Bytes	
Np	Program memory	33	Bytes	
N _{pt}	Total program memory	33	Bytes	
Nr	RAM memory	1	Byte	
N _e	Execution time	156	Time states	

Figure 4-5. Characteristics of 7804 Subroutine (VAR Δ).

Subroutine (INTR CHECK)

This subroutine is designed to aid in the use of interrupts generated by the counter/timer. The processor must be initialized by selecting interrupt mode 1 and enabling the Z80A's INTRQ* line.

When an interrupt occurs, the processor jumps to address 0066. At this address, you must supply a program that does one of two things. If the counter/timer is the only source of interrupt, your program should simply jump to address 1930, which is where the subroutine resides. If there are other devices in the system that can generate an interrupt, your program should first determine if they were the source of this interrupt. If they were not, you can assume that the counter/timer generated the interrupt. At this point, your program should jump to address 1930. Subroutine (INTR CHECK) reads and stores the interrupt latches. It then clears any counter/timer interrupt that is latched and determines which channel generated the interrupt.

Figure 4-6. Flowchart—Subroutine (INTR CHECK) for the 7804.

The processor jumps to your own interrupt service routine, for which there are three jump-to-subroutine instructions, one for each channel. The addresses that these instructions jump to have been left blank. You must provide these addresses and the service routines for each channel.

When an interrupt occurs, the Z80A's INTRQ* line is disabled. The line is re-enabled after your counter/timer interrupt service routine has been completed. Any INTRQ* that has occurred during the interrupt service will be acknowledged when INTRQ* is re-enabled.

The register and RAM requirements are shown in Fig. 4-7. As with the (VAR Δ) subroutine, RAM address 210A is used to keep track of what has been output to port F4. The total memory and execution time are shown in Fig. 4-8.

PARAI	METER	ENTRY	EXIT		
ELEMENT	ADDRESS	REQUIREMENT	CONDITION	COMMENTS	
RAM Memory	210A	Current status of port F4	Unchanged		

Figure 4-7. Register and Memory Allocation for 7804 Subroutine (INTR CHECK).

SAMBOI	DADAMETED	LIMITS		COMMENTS	
STWDUL	PANAMEIEN	MIN MAX	UNITS	COMMENTS	
Ns	Stack memory	8	Bytes		
Np	Program memory	37	Bytes		
Npt	Total program memory	37	Bytes		
Nr	RAM memory	1	Byte	·	
Ne	Execution time	242	Time states		

Figure 4-8. Characteristics of 7804 Subroutine (INTR CHECK).

PRO-LOG CORPORATION

PROGRAM ASSEMBLY FORM

HE	ADECIN	IAL		MNEMONIC		TITLE VARIABLE D DATE 6-26-81
PAGE ADR	LINE ADR	INSTR.	LABEL	INSTR.	MODIFIER	COMMENTS
19	00	3E	(YAR A)	1 DAT		T WRITE MODE TO COUNTER : CHANNEL 1
	1	78		-	0111 1000	MODE 4, HEX
	2	D3		OPA		
	3	F3			F3	¥
	4	3F		LDA1		T WRITE MODE TO COUNTER: CHANNEL 2
	5	BI5		-	1011 0101	MODE 2, DECIMAL COUNT
	6	D3		OPA		
	7	F3	······································	-	F3	V
	8	79		LDA	c	T LOAD COUNT (NUMBER OF MILLISECONDS)
	9	D3		OPA		TO COUNTER I
	A	FI			FI	
	В	78		LDA	В	
	С	D3		OPA		
	D	FI		-	FI	¥
	E	3E		LDAI		T LOAD COUNT (IMSEC) TO COUNTER 2.
	F	00		-	00	
	10	D3		ÓPA		
	1	FZ		-	F2	
	2	3E		LDAI		
	3	2D		-	2D	
	4	D3		OPA		
	5	F2			F2	*
	6	3д		LDAD		T SET GATE OF COUNTER I HIGH, ENABLE
	7	OA			210A	INTA MASK WITHOUT DISTURBING DATA
	8	21				PREVIOUSLY LATCHED AT OUTPUT PORT
	9	F6		ORAL		
	A	14			14	
	В	32		STAD		
	С	OA			210A	
	D	21				
	E	D3		OPA		
	F	F4			F4	•
19	20	69		RT5		

PRO-LOG CORPORATION

PROGRAM ASSEMBLY FORM

PAGE BATH UNBL METH MODIFIN INTERACE Control Contro Contro <thcontro< th=""></thcontro<>	НЕ	XADECIN	1AI		MNEMONIC	······································		NTERRUPT CUTCH DATE (-26 01
DB DS DAF T SAVE DATA IN AF. HL 1 E5 (MTRA GRO) PSP AF T SAVE DATA IN AF. HL 1 E5 (DP) HL T CLEAR INTER-RUPT LATCHES THAT ARE SET 3 CA WITHOUT DISTURENALS DATA LATCHED AT 4 21 OUTRUT PORT LATCHES THAT ARE SET 5 DB IPA WITHOUT DISTURENALS DATA LATCHED AT 6 IF4 HA INFO IN STACK. 6 IF4 HA INFO IN STACK. 7 FS PSP AF INFO IN STACK. 8 D5 OPA - FA 6 F4 F4 - 7 FE UDAN HL - 6 PA - F4 - 7 RETRIEVE STATUS PORT INFO.SERVCE INTE 1 1 T REA - 1 PLP AF T	PAGE		INSTR.	LABEL	INSTR.	MODIFIER	TILLEI	COMMENTS
1 E5 PSP HL Y CLEAR INTERRUPT LATCHES THAT ARE SET 2 21 UDPI HL T CLEAR INTERRUPT LATCHES THAT ARE SET 3 0A WITHOUT DISTURBING DATA LATCHED AT 4 21 UDTIT PORT F4. SAVE STATUS PORT 4 21 LUTRUT PORT F4. SAVE STATUS PORT 6 F4 F4 INFO IN STACK. 7 F5 PSP AF INFO IN STACK. 6 E6 ANA I INFO IN STACK. 7 F5 PSP AF INFO IN STACK. 8 E0 E0 INFO IN STACK. 8 D3 OPA INFO IN STACK. INFO IN STACK. 8 D5 OPA INFO IN STACK. INFO IN STACK. 6 F4 F4 Y 7 T6 UDAN HL INTR 8 D3 OPA IF INTR INFO. SERVICE INTR 117 RLC IF INTR 2 LATCH IS SET IST 12 F2 PSP	19	20	ES	(INTRA CUECK)	PCD	<u>۸</u> ۲	-T	SAVE DATA IN AE, HI
2 21 UDPI HL T CLEAR INTERRUPT LATCHES THAT ARE SET 3 0A WITHOUT DISTURBING, DATA LATCHED AT 4 21 OUTPUT PORT PLA. SAVE STATUS PORT 5 DB IPA INIFO IN STACK. 6 F4 F4 7 F5 PSP AF 8 EC EO 4 20 EO 4 B D5 OPA 6 F4 F4 7 F5 PSP AF 8 EC EO 6 F4 F4 7 F5 PSP AF 7 F6 F4 8 D5 OPA IF 9 DC J5 C1 IF 17 RLAC INTR 2 LATCH IS SET SERVICE INT 18 C J5 C1 INTR 2 LATCH IS SET 19 DC J5 C1 <t< td=""><td></td><td>1</td><td>FS</td><td>(INTIM CHECK)</td><td>Drp</td><td><u>н</u></td><td></td><td></td></t<>		1	FS	(INTIM CHECK)	Drp	<u>н</u>		
3 CA WITHOUT DISTURBANG DATA LATCHED AT 4 21 OUTBUT PORT P4. SAVE STATUS PORT 6 DB IPA INFO IN STACK. 6 F4 F4 7 F5 PSP AF 8 E6 ANAI INFO IN STACK. 9 EC EO 4 B D5 OPA 6 F4 F4 9 EC EO 4 B D5 OPA 6 F4 F4 9 D5 OPA - 6 F4 - F4 1 17 RLAC IF 1 17 RLAC IF 4 0 GERVICE INT 2) 5 Y RETRIEVE STATUS PORT INFO. SERVICE INTO 1 17 RLAC IF INTR 1 LATCH 1'S SET 9 DC JS C1 INTR 1 LATCH 1'S SET		2	21		TODI	HL		CLEAR INTERRUPT LATCHES THAT ARE SET
4 21 0 UTPOT PORT PAR. SAVE STATUS PORT 6 F4 F4 INFO IN STACK. 7 F5 P5P AF INFO IN STACK. 8 F6 F4 INFO IN STACK. 9 E0 F4 INFO IN STACK. 10 TE LDAN HL INFO IN STACK. 10 TE LDAN HL INFO INFO.SERVICE INTEC. 10 TE LDAN HL INFO INFO.SERVICE INTEC. 11 TE NTR F4 INFO.SERVICE INTEC. 11 TE RETRIEVE STATUS PORT INFO.SERVICE INTEC. SERVICE INT 1) 14 GERVICE INT 2) INTR B IF INTR I LATCH IS SET 15 Y INTR B IF INTR I LATCH IS SET 16 F1 PLP AF T 17 RLAC INTR B IF INTR I LATCH IS SET </td <td><u> </u></td> <td></td> <td></td> <td></td> <td>-</td> <td></td> <td></td> <td>WITHOUT DISTURBING DATA LATCHED AT</td>	<u> </u>				-			WITHOUT DISTURBING DATA LATCHED AT
Image: Service intermediateImage: Serviceimage: Service intermediateImage: Serviceimage: Service intermediateImage: Serviceimage: Service intermediateImage: Serviceimage: Service intermediateImage: Service<			21					DUTDIT PORT EA SAVE STATUS PORT
6 F4 - F4 - F4 7 FE PSP AF - F4 8 EG AMAI - - EO - 1 8 EG AMAI - - EO - 1 8 EG AMAI - - EO - 1 7 FE LDAN HL - - - 0 7 E LDAN HL - - - 1 7 RE - F4 - - F4 - 1 7 REAC - F4 - - F4 - 2 F2 PSP AF - IF INTR 2 LATCH 15 SET 3 DC JS C1 - - Y - - - - - - - - - - - - - - - - - - -			DR		TDA			INFO IN STACK
7 PS Pep AF 6 E6 AMA I Image: Construction of the second			EA		TLW	F4		
Image: Point of the second			F4		Dep	F4		
0E.0 $-$ EOABC $-$ EOABC $-$ FOCF4 $-$ F4D7ELDANHLEP3 OPA FF4 $-$ F440F1PLPAF $-$ F4117RLAC3DCJS4 $-$ (servce int 2)5 $ -$ 4 $-$ (servce int 2)5 $ -$ 6F1PLPAF $-$ RETRIEVE STATUS PORT INFO. SERVICE717RLAC8 $ -$ 9DCJS1C18 $-$ 9DCJS1PLPAF $-$ 8 $-$ 9DC10JS11PLP11PLP12AF13F114 $-$ 14 $-$ 15 $-$ 16PLP17ALAC18 $-$ 1950107111PLP17ALAC18PLP19519610711PLP12PLP13FB14PLP15 $-$ 16 $-$ 17PLP			F5 E/		PSP AUA T			
A EG C C A EG ORAN HL B P3 OPA Image: Construct Status OPA C F4 - F4 Image: Construct Status OPA B D3 OPA Image: Construct Status OPA Image: Construct Status OPA F F4 - F4 Image: Construct Status OPA Image: Construct Status OPA 1 17 RLAC Image: Construct Status Image: Construct Status OPA Image: Construct Status OPA Image: Construct Status Image: Construct Image: Construct		0	EO			FO		
ADranDranDrana D_2 D_2 bC $F4$ b $7E$ $UDAN$ HLc $F1$ DAN HLf $F4$ $F4$ f $F4$ $F4$ f $F4$ $F4$ f $F1$ PDP AF 117 $RLAC$ IF117 $RLAC$ IF3 DC JS $C1$ 4 $Gervice INT 2$ 5 DC JS $C1$ 4 $Gervice INT 2$ 5 DC JS $C1$ 6 $F1$ PLP AF g DC JS $C1$ h $RLAC$ INTR D $ILTCH IS SET$ g DC JS $C1$ h $RLAC$ INTR D $ILTCH IS SET$ g DC JS $C1$ h $RLAC$ INTR D $ILTCH IS SET$ g DC JS $C1$ h PLP AF Tg DC JS $C1$ g DC JS $C1$ h PLP AF Tg DC JS $C1$ g DC DS $C1$ g DC DC </td <td></td> <td></td> <td>EC B/</td> <td></td> <td>CRAN</td> <td>EO</td> <td></td> <td></td>			EC B/		CRAN	EO		
a 0 0 0 0 0 c 0 7E UDAN HL 1 e D3 0PA 1 1 f F F4 - F4 Y 4 0 FI PLP AF T RETRIEVE STATUS PORT INFO. SERVCE INTR 1 117 RLAC 1 IF INTR 2 LATCH 15 SET 3 DC JS C1 1 4 - (SERWCE INT 2) Y 6 F1 PLP AF T RETRIEVE STATUS PORT INFO. SERVICE 7 17 RLAC INTR B INTR 1 LATCH 15 SET 8 F5 PSP AF INTR B INTR 1 LATCH 15 SET 8 F5 PSP AF INTR B INTR 1 LATCH 15 SET 8 C JS C1 INTR B INTR 0 LATCH 15 SET 8 - Y SET Y SET SET SET 9 5 C1		A	106		ORAN			· · · · · · · · · · · · · · · · · · ·
CP4P407ELDANHLEP3OPAHLFF4-F4Y4 0F1PLPAFT1 17RLACIF INTR 2 LATCH IS SET2 F2PSPAF3 DCJSC14 1(SERVICE INT 2)4 2Y6 F1PLPAF7 17RLACINTR B IF INTR 1 LATCH IS SET8 F5PSPAF9 DCJSC18Y89 DCJSC189 DCJSC189 DCJSC189 DCJSC189 DCJSC189 DCJSC19 DCJSC19 DCJSC19 DCJSC19 DCJSC19 S0 2011 E1PLP9 HLT9 S0 2010 S1PLP11 E1PLP9 HLT9 S02011 E1PLP9 AFY11 E1PLP9 AFY11 E1PLP9 AFY12 FBENI9 AFY13 FBENI9 AF9 AF		8	03		OPA			
\mathbf{E} \mathbf{D} \mathbf{D} \mathbf{H} \mathbf{H} \mathbf{E} \mathbf{P} \mathbf{P} \mathbf{P} \mathbf{P} \mathbf{P} \mathbf{P} 4 \mathbf{P} \mathbf{P} \mathbf{P} \mathbf{P} \mathbf{P} \mathbf{P} 4 \mathbf{P} \mathbf{P} \mathbf{P} \mathbf{P} \mathbf{P} \mathbf{P} 3 \mathbf{D} \mathbf{D} \mathbf{J} \mathbf{C} \mathbf{I} \mathbf{P} \mathbf{P} 4 \mathbf{P} \mathbf{P} \mathbf{P} \mathbf{P} \mathbf{P} \mathbf{P} \mathbf{P} \mathbf{P} 6 \mathbf{F} \mathbf{P} \mathbf{P} \mathbf{P} \mathbf{P} \mathbf{P} \mathbf{P} \mathbf{P} \mathbf{P} 7 \mathbf{P} 8 \mathbf{P} <td></td> <td></td> <td><u>F4</u></td> <td></td> <td>1.5.4.1</td> <td>F4</td> <td></td> <td></td>			<u>F4</u>		1.5.4.1	F4		
EDraF4-F4Y40FIPLPAFTRETRIEVE STATU'S PORT INFO. SERVCE INTR117RLACIFINTR 2 LATCH IS SET2F2PSPAFIF3DCJSC14(SERVCE INT 2)5Y6F1PLPAFTRETRIEVE STATUS PORT INFO. SERVICE717RLAC8F5PSP9DCJS6F1PLPAFT8F59DC9DC9DC9DC9DC9C110F111PLP12AF13F214PLP15C116F117ALAC17ALAC17ALAC1819502011E1PLPAF12F1PLPAF13FB14C915Y16A17AF18AF19AF19AF10AF11PLP12AF13FB14PLP15Y16A17AF		D	75		LDAN	HL.		
FF4-F4YRETRIEVE STATUS PORT INFO. SERVICE INTR1117RLACIFINTR 2 LATCH IS SET2F2PSPAF3DCJSC14-(SERVICE INT 2)5-Y6F1PLPAFTRETRIEVE STATUS PORT INFO. SERVICE717RLAC8F5PSP9DCJS6F1PLPA-9DCA-6F19DCA-6F59DCA-6F19DC10JS11CI12F513F814PLP15C116PLP17ALAC18-195020-195021F811PLP12F813F7814-15-16-17-18-195010-11F112PLP13F7814-15-16-17-18-19-19-10- <td></td> <td>E</td> <td>25</td> <td></td> <td>OPA</td> <td></td> <td> <u> </u></td> <td></td>		E	25		OPA		<u> </u>	
40FLFLPAPTRETRIEVE STATUS PORT INPO, SERVICE INTR117RLACIFINTR 2 LATCH IS SET2F2PSPAFIF3DCJSC14(GERVICE INT 2)5Y6F1PLPAFTRETRIEVE STATUS PORT INFO. SERVICE717RLAC8F5PSP9DCJS0CJS10C89DC9C17ALAC189C17ALAC1817ALAC19502011FB12F113FB14PLP151617RTS18195019610FB11PLP12F113FB141516171819191910111213FB141516171819<		F	<u>F4</u>		-	F4		
11RLACIFINTR 2 LATCH IS SET2 PZ PSP AF IF3 DC JS CI 4(SERVICE INT 2)5 V 6 FI PLP AFTRETRIEVE STATUS PORT INFO. SERVICE717RLACINTR B IF INTR 1 LATCH IS SET8F5PSP9DCJSCIAVC FI PLPAFTRETRIEVE STATUS PORT INFO. SERVICE017ALACINTR IF INTR 0 LATCH IS SETEDCJSCFIPLPAFTRETRIEVE STATUS PORT INFO. SERVICE017ALACINTR IF INTR 0 LATCH IS SET19502011EIPLPHLTRESTORE DATA IN REGISTERS2FIPLPAF3FBENDT4C9RTSV5678991011EI12PLP14151617181919101112 <td></td> <td>40</td> <td>FI</td> <td></td> <td>PLP</td> <td></td> <td>-T-</td> <td>RETRIEVE STATUS PORT INFO. SERVICE INTR</td>		40	FI		PLP		- T -	RETRIEVE STATUS PORT INFO. SERVICE INTR
2PZPSPAP3DCJSC14(SERVICE INT 2)5V6F1PLP717RLACINTR B IF INTR 1 LATCH IS SET8F5PSP9DCJSC1AVCF1PLPAVCF1PLPAVCF1PLPACF1PLPAVCIBVCIBVCIBYCIBYCIBYCF1PLPAFYSCIIEIPLPAFY1EIPLPHLTRESTORE DATA IN REGISTERS2FIPLPAF3FBENITSI69A9A9A9999999999999 <td></td> <td>1</td> <td>1/</td> <td></td> <td>KLAC</td> <td></td> <td></td> <td>IF INTR 2 LATCH IS SET</td>		1	1/		KLAC			IF INTR 2 LATCH IS SET
3 DC JS CI 4 — (SERVICE INT 2) 5 — Y 6 FI PLP AF T 7 I7 RLAC INTR B IF INTR LATCH IS SET 9 DC JS CI INTR B IF INTR LATCH IS SET 9 DC JS CI INTR B IF INTR LATCH IS SET 8 F5 PSP AF INTR B IF INTR LATCH IS SET 9 DC JS CI INTR B IF INTR LATCH IS SET 8 F5 PSP AF INTR B IF INTR LATCH IS SET 8 — — (SERVICE INT I) INTR D IATCH IS SET 8 — — (SERVICE INT O) INTR IF INTR O LATCH IS SET 9 DC JS CI INTR IF INTR O LATCH IS SET 19 50 20 — Y 1 EI PLP AF Y 1 EI PLP AF Y 3 FB ENI T ENABELE INTERRUPT AND RETURN		2	F2		PSP			
4 (SERVICE INT 2) 6 FI PLP AF T RETRIEVE STATUS PORT INFO. SERVICE 7 17 RLAC INTR B IF INTR LATCH IS SET 8 F5 PSP AF 9 DC JS CI A (SERVICE INT 1) B V C FI PLP A (SERVICE INT 1) B V C FI PLP A (SERVICE INT 1) B V C FI PLP D 17 ALAC INTR IF INTR O LATCH IS SET (SERVICE INT 0) IP (SERVICE INT 0) IP (SERVICE INT 0) IP (SERVICE INT 0) IP V 1 EL PLP A PLP AF Y SESTORE DATA IN REGISTERS 2 FI PLP		3	DC.		12	CI		
6 FI PLP AF T RETRIEVE STATUS PORT INFO. SERVICE 7 17 RLAC INTR B IF INTR I LATCH IS SET 8 F5 PSP AF INTR B IF INTR I LATCH IS SET 9 DC JS CI INTR B IF INTR I LATCH IS SET 9 DC JS CI INTR B IF INTR I LATCH IS SET 9 DC JS CI INTR D IF INTR O LATCH IS SET 8 V RETRIEVE STATUS PORT INFO. SERVICE 0 17 ALAC INTR IF INTR O LATCH IS SET 6 V RETRIEVE STATUS PORT INFO. SERVICE 10 17 ALAC INTR IF INTR O LATCH IS SET 10 17 ALAC INTR IF INTR O LATCH IS SET 17 ALAC INTR IF INTR O LATCH IS SET 18 V 19 50 20 1 EI PLP 1 PLP AF 1 PLP AF 3 FB ENI 4 C9 RTS		4				(SERVICE INT 2)	- <u> </u>	
6 FI PLP AP TREAC INTR B /F INTR / LATCH IS SERVICE 7 17 RLAC INTR B /F INTR / LATCH IS SET 8 P5 PSP AF 9 DC JS C1 A — (SERVICE INT I) B — V C FI PLP AF 7 ALAC INTR B /F INTR / LATCH IS SET 0 7 ALAC INTR IF INTR O LATCH IS SET 0 17 ALAC INTR IF INTR O LATCH IS SET 19 50 20 — V 19 50 20 — V 1 E1 PLP HL T 19 50 20 — V 3 FB ENI T ENABLE INTERRUPT AND RETURN 4 C? RTS V V 5 — — — — 6 — — — — 8 — — — —		5						
I I	·····	6	17		PLP	ДР		KETRIEVE STATUS PORT INFO. SERVICE
8 PSP AF 9 DC JS C1 A (service int 1) 0 I7 ALAC INTR IF INTR OLATCH IS SET 0 I7 ALAC INTR IF INTR OLATCH IS SET 10 I7 ALAC INTR IF INTR OLATCH IS SET 10 I7 ALAC INTR IF INTR OLATCH IS SET 10 I7 ALAC INTR IF INTR OLATCH IS SET 10 I7 ALAC INTR IF INTR OLATCH IS SET 10 I7 ALAC INTR IF INTR OLATCH IS SET 11 E1 PLP AF 12 FI PLP AF 13 FB ENI T 14 E1 PLP AF 15 FI PLP AF 16 ENI T ENABLE INTERRUPT AND RETURN 15 I I I 16 I I I 17 I I I 18 I I I 19<			1/		RLAC	·		IN IR D IF IN IR LAICH IS SET
A GEVICE INT I) B V C FI PLP AF T RETRIEVE STATUS PORT INFO. SERVICE D 17 ALAC INTR IF INTR OLATCH IS SET E DC JS CI F V 19 50 20 V 1 E1 PLP AF Y 1 E1 PLP HL T RESTORE DATA IN REGISTERS 2 FI PLP AF Y 3 FB ENI T ENABLE INTERLIPT AND RETURN 4 C9 RTS Y 5 - - - 8 - - - 9 - - - 8 - - - 8 - - - 9 - - - 10 - - - 11 - - - 12		8	F5		PSP			
A - - - - - B - V C FI PLP AF T RETRIEVE STATUS PORT INFO. SERVICE D 17 ALAC INTR IF INTR O LATCH IS SET E DC JS CI INTR IF INTR O LATCH IS SET F (SERVICE INT O) - - I9 50 20 V 19 50 20 V 19 50 20 V 11 EI PLP HL T RESTORE DATA IN REGISTERS 19 50 20 V - 3 FB ENI T ENABLE INTERRUPT AND RETURN 4 C9 RTS V - 5 - - - - 6 - - - - 9 - - - - 8 - - - - 10 -		9	DC.		12		· · ·	
B - - V c FI PLP AF T RETRIEVE STATUS PORT INFO. SERVICE 0 17 ALAC INTR IF INTR O LATCH IS SET F - (SERVICE INT O) I 19 50 20 - V 1 E1 PLP HL T RESTORE DATA IN REGISTERS 2 F1 PLP AF V 3 FB ENI T ENABLE INTERUPT AND RETURN 4 C9 RTS V 5 - - - 6 - - - 9 - - - A - - - B - - - 0 - - - 0 - - -		A				(SERVICE INT 1)		
C FI FLP AF F RETRIEVE STATUS PORT INFO. SERVICE D I7 ALAC INTR IF INTR O LATCH IS SET E DC JS CI INTR IF INTR O LATCH IS SET F (SERVICE INT O) INTR IF INTR O LATCH IS SET I9 50 20 V 1 EI PLP HL T RESTORE DATA IN REGISTERS 2 FI PLP AF V 3 FB ENI T ENABLE INTERRUPT AND RETURN 4 C9 RTS V 5 6 8 8 8 9 8 9 10 10		В				A ==		
B 17 ALAC INTR IP INTR OLATCH IS SET E DC JS CI INTR IP INTR OLATCH IS SET IP 50 20 V 1 EI PLP HL T RESTORE DATA IN REGISTERS 2 FI PLP AF V 3 FB ENI T ENABLE INTERRUPT AND RETURN 4 C9 RTS V 5 6 8 9 8 8 7 8 9 8 9 10 10 11 12 13 14 <		C	17		PLP		T	KETRIEVE STATUS PORT INFO. SERVICE
Image: F Image: Colored Stress Image: Colored Stress Image: Colored Stress		D	11		ALAC	<u> </u>		INTR IF INTROLATCH IS SET
Image: Product of the second secon		E -	DC		12			
17 50 20 - V 1 EI PLP HL T PESTORE DATA IN REGISTERS 2 FI PLP AF V 3 FB ENI T ENABLE INTERRUPT AND RETURN 4 C9 RTS V 5 - - - 6 - - - 7 - - - 8 - - - 9 - - - 6 - - - 7 - - - 8 - - - 9 - - - 6 - - - 8 - - - 0 - - - 10 - - - 11 - - - 12 - - - 13 - - - 14 - <		F	20			(SERVICE INTO)		
1 EI PLP HL T RESTORE DATA IN REGISTERS 2 FI PLP AF V 3 FB ENI T ENABLE INTERRUPT AND RETURN 4 C9 RTS V 5 V 6 7 8 9 A 0 7 8 9 6 9 0 10 10 10 11	17	50	20				V	
2 FI PLP AF Y 3 FB ENI T ENABLE INTERRUPT AND RETURN 4 C9 RTS Y 5		1	<u>E1</u>		PLP	HL	— 	RESTORE DATA IN REGISTERS
3 FD EN1 T ENABLE INTERRUPT AND RETURN 4 C9 RTS ✓ 5 ✓ ✓ 6 ✓ 7 ✓ 8 ✓ 9 ✓ 8 ✓ 0 ✓ 10 ✓ 11 ✓ 12 ✓ 13 ✓ ✓ 14 ✓ ✓ 15 ✓ ✓ 14 ✓ ✓ 15 ✓ ✓ 16 ✓ ✓ 17 ✓ ✓ 18 ✓ ✓ 17 ✓ ✓ 17		2	FI		PLP		V	
4 C4 C4 C4 5 6 7 8 9 8 9 8 9 8 0 10 11		3	FB		ENI		- I-	ENABLE INTERRUPT AND RETURN
5 -		4	C4		RIS			·
6 6 6 6 6 7 7 6 6 6 8 6 6 6 6 9 6 6 6 6 9 6 6 6 6 8 6 6 6 6 8 6 6 6 6 8 6 6 6 6 0 6 6 6 6 10 6 6 6 6 10 7 7 7 6		5				· · · · · · · · · · · · · · · · · · ·		······································
7 6 6 8 6 6 9 6 6 A 6 6 B 6 6 C 6 6 D 6 6 F 6 6		6						······································
8 9 A B C D F		7						
9 0 A 0 B 0 C 0 D 0 F 0		8						
A		9		· · · · · · · · · · · · · · · · · · ·				
B O C Image: Constraint of the second secon		A		· · · · · · · · · · · · · · · · · · ·				
C O D Image: Constraint of the second seco		В				·····		· · · · · · · · · · · · · · · · · · ·
		<u> </u>						
								· · · · · · · · · · · · · · · · · · ·
		E	~					
	L	F			I	J		4.00.00 A

SECTION 5 Maintenance

Reference Drawings

The schematic (Fig. 5-1) and assembly drawing (Fig. 5-2) in the following pages are included in this manual FOR REFERENCE USE ONLY. They may differ in some respects from the card and documentation that the user receives from Pro-Log.

The schematic and the assembly drawing shipped by Pro-Log with the card are those from which the card was manufactured.

Figure 5-1. Schematic for 7804 (reference only).

Figure 5-2. Assembly for 7804 (reference only).

Return for Repair Procedures

Domestic Customers:

- 1. Call our factory direct at (408) 372-4593, and ask for CUSTOMER SERVICE.
- 2. Explain the problem and we may be able to solve it on the phone. If not, we will give you a Customer Return Order (CRO) number.

Mark the CRO number on the shipping label, packing slip, and other paperwork accompanying the return. We cannot accept returns without a CRO.

- 3. Please be sure to enclose a packing slip with CRO number, serial number of the equipment, if applicable, reason for return, and the name and telephone number of the person we should contact (preferably the user), if we have any further questions.
- 4. Package the equipment in a solid cardboard box secured with packing material.

CAUTION: Loose MOS integrated circuits, or any product containing CMOS integrated circuits, must be protected from electrostatic discharge during shipment. Use conductive foam pads or conductive plastic bags, and never place MOS or CMOS circuitry in contact with Styrofoam materials.

5. Ship prepaid and insured to:

Pro-Log Corporation 2411 Garden Road Monterey, California 93940

Reference CRO # _____.

International Customers:

Equipment repair is handled by your local Pro-Log Distributor. If you need to contact Pro-Log, the factory can be reached at any time by TWX at 910-360-7082.

Limited Warranty: Seller warrants that the articles furnished hereunder are free from defects in material and workmanship and perform to applicable, published Pro-Log specifications for one year from date of shipment. This warranty is in lieu of any other warranty expressed or implied. In no event will Seller be liable for special or consequential damages as a result of any alleged breach of this warranty provision. The liability of Seller hereunder shall be limited to replacing or repairing, at its option, any defective units which are returned F.O.B. Seller's plant. Equipment or parts which have been subject to abuse, misuse, accident, alteration, neglect, unauthorized repair or installation are not covered by warranty. Seller shall have the right of final determination as to the existence and cause of defect. As to items repaired or replaced, the warranty shall continue in effect for the remainder of the warranty period, or for ninety (90) days following date of shipment by Seller or the repaired or replaced part whichever period is longer. No liability is assumed for expendable items such as lamps and fuses. No warranty is made with respect to custom equipment or products produced to Buyer's specifications except as specifically stated in writing by Seller and contained in the contract.

USER'S MANUAL

2411 Garden Road Monterey, California 93940 Telephone: (408) 372-4593 TWX: 910-360-7082 Telex: 171829