# NCR 53C710, 53C710-1 SCSI I/O Processor



### **Revision Record**

	Date	Revision
ates to all ics.	6/92	1.0
	6/92	1.0

### **Trademarks**

NCR is the name and mark of NCR Corporation SCSI SCRIPTS is a registered trademark of NCR Corporation. TolerANT is a trademark of NCR Corporation.

Copyright © 1992

By NCR Corporation, Dayton, Ohio U.S.A.

All Rights Reserved

Printed in the U.S.A.

This information has been checked for both accuracy and reliability. NCR reserves the right to change specifications or discontinue altogether without notice, any hardware or software product, or the technical content herein.

NCR products are not intended for use in life-support appliances, devices, or systems. Use of an NCR product in such applications without the written consent of the appropriate NCR officer is prohibited.

### **Preface**

This manual provides electrical characteristics and timings for the NCR 53C710 and 53C710-1. The 53C710 supports Bus Mode 1 (asynchronous) DMA timings up to 25 MHz, and Bus Mode 2 (synchronous) DMA timings up to 33 MHz. The 53C710-1 supports asynchronous timings up to 33 MHz and synchronous timings up to 40 MHz. As indicated in the body of this manual, the timing information for the 53C710-1 in Bus Mode 2 is Advance Information that may change at any time without notice. General information on functions and operations of both devices is provided in the 53C710 and 53C710-1 Data Manual.

### Additional Information

NCR 53C710, 53C710-1 Data Manual NCR 53C710 Programmer's Guide NCR SCSI Engineering Note 829, Comparison of 53C710 to 53C700

## **SCSI Specifications**

This data manual is not a SCSI specification. It assumes some prior knowledge of current and proposed SCSI standards. To obtain a copy of the proposed standard or background information on SCSI, write to:

#### **ANSI**

11 West 42nd Street New York, NY 10036 (212) 642-4900

Ask for document number: X3.131 - 1986 (SCSI-1)

#### **Global Engineering Documents**

2805 McGaw Irvine, CA 92714 (800) 854-7179 or (714) 261-1455

Ask for document number: X3.131-199x (SCSI-2)

#### **ENDL Publications**

14426 Black Walnut Court Saratoga, California 95070 (408) 867-6642

Document Name:

SCSI Bench Reference

#### **Prentice Hall**

Englewood Cliffs, New Jersey 07632 (201) 767-5937

Ask for document number: ISBN 0-13-796855-8

Document Name: SCSI - Understanding the Small Computer System Interface

#### NCR SCSI Electronic Bulletin Board

(719) 574-0424

# **Table of Contents**

Preface	
Additional Information	iii
DC Characteristics	1
Absolute Maximum Stress Ratings	
SCSI Signals	
Input Signals	
Output Signals	
Tristate Output Signals	
Bidirectional Signals	
Capacitance	3
AC Characteristics	4
Bus Mode 1 Slave Cycle	
Host Bus Arbitration	
Bus Mode 1 Bus Master Cycle	
Bus Mode 2 Slave Cycle	
Host Bus Arbitration	
Bus Mode 2 Bus Master Cycle	
Bus Mode 2 Mux Mode Operation	
SCSI Timings	58
NCR TolerANT™ Active Negation Technology Electrical Characteristics	
more relevante and the distriction is a mission of the contract of the contrac	

# **DC** Specifications

# **Absolute Maximum Stress Ratings**

Parameter	Symbol	Min	Max	Units
Storage temperature	T <sub>STG</sub>	- 55	150	°C
Supply voltage	$V_{_{\rm DD}}$	-05	7.0	V
Input voltage	V <sub>IN</sub>	V <sub>ss</sub> - 0.5	$V_{DD} + 0.5$	V
Latch-up current Electrostatic discharge	I <sub>LU</sub> ESD*	-2V < V <sub>PIN</sub> < +8V	±150 2K	mA V

<sup>\*</sup> SCSI pins only. Test using the human body model, 100 pF at 15 K ohms

Stresses beyond those listed above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or at any other conditions beyond those indicated in the *Operating Conditions* section of this specification is not implied.

### **Operating Conditions**

Parameter	Symbol	Min	Max	Units
Supply voltage	V <sub>DD</sub>	4.75	5.25	V
Supply current (Static)	I <sub>DD</sub>	-	1	mA
Supply current (Dynamic) - 53C710	I <sub>DD</sub>	-	50	mA
- 53C710-1			60	
Operating temperature (free-air)	T <sub>A</sub>	0	70	°C
Thermal resistance*				ļ
(junction to ambient air)	$\theta_{y_{A}}$	-	46	°C/W
Power Dissipation	$P_{DD}$	-	0.26	w

<sup>\*160-</sup>pin, QFP only.

# SCSI Signals - SD(7-0), SDP/, REQ/, MSG/, I\_O/, C\_D/, ATN/, ACK/, BSY/, SEL/, RST/

Parameter	Symbol	Min	Max	Units	Conditions
Input high voltage	V <sub>IH</sub>	2.0	$V_{DD} + 0.5$	V	-
Input low voltage	V <sub>IL</sub>	V <sub>ss</sub> - 0.5	0.8	V	-
Output low voltage	V <sub>ol</sub>	V <sub>ss</sub>	0.5	V	$I_{oL} = 48 \text{ mA}$
Hysteresis	V <sub>HYS</sub>	300	-	mV	-
Input leakage current	I <sub>IN</sub>	-10	10	μA	-
Input leakage – SCSI RST	I <sub>NR</sub>	- 200	50	μΑ	-
Tristate leakage current	I <sub>oz</sub>	-10	10	μΑ	-

# Input Signals - BG/, BOFF/, RESET/, CS/, BS, BIG-LIT/, BCLK, SCLK

Parameter	Symbol	Min	Max	Units	Conditions
Input high voltage	$V_{_{\mathrm{IH}}}$	2.0	$V_{DD} + 0.5$	v	<b>-</b>
Input low voltage	$V_{nL}$	V <sub>ss</sub> - 0.5	0.8	v	-·
Input leakage current	I <sub>IN</sub>	-1.0	1.0	μΑ	-

# Output Signals - SDIR(7-0), SDIRP, BSYDIR, SELDIR, RSTDIR, TGS, IGS

Parameter	Symbol	Min	Max	Units	Conditions
Output high voltage	V <sub>oh</sub>	2.4	V <sub>DD</sub>	v	$I_{OH} = -4 \text{ mA}$
Output low voltage	V <sub>ol</sub>	V <sub>ss</sub>	0.4	V	$I_{OL} = 4 \text{ mA}$
Output high current	I <sub>OH</sub>	- 2.0	-	mA	$V_{OH} = V_{DD} - 0.5 \text{ V}$
Output low current	I <sub>OL</sub>	4.0	-	mA	$V_{OL} = 0.4 \text{ V}$

# Output Signals — FETCH/, IRQ/

Parameter	Symbol	Min	Max	Units	Conditions
Output high voltage	V <sub>oh</sub>	2.4	V <sub>DD</sub>	v	$I_{OH} = -8 \text{ mA}$
Output low voltage	V <sub>oL</sub>	V <sub>ss</sub>	0.4	v	$I_{oL} = 8 \text{ mA}$
Output high current	I <sub>oh</sub>	- 4.0	-	mA	$V_{OH} = V_{DD} - 0.5 V$
Output low current	I <sub>OL</sub>	8.0	-	mA	$V_{OL} = 0.4 \text{ V}$

# Output Signals — SLACK/, MASTER/

Parameter	Symbol	Min	Max	Units	Conditions
Output high voltage	V <sub>oh</sub>	2.4	V <sub>DD</sub>	V	$I_{OH} = -16 \text{ mA}$
Output low voltage	V <sub>ol</sub>	V <sub>ss</sub>	0.4	V	$I_{oL} = 16 \text{ mA}$
Output high current	I <sub>oh</sub>	-8.0	-	mA	$V_{OH} = V_{DD} - 0.5 \text{ V}$
Output low current	I <sub>oL</sub>	16.0	-	mA	$V_{OL} = 0.4 \text{ V}$

# Tristate Output Signals -A(31-6), FC(2-0), SC(1-0), UPSO-TTO/, CBREQ/-TT1/, BR/

Parameter	Symbol	Min	Max	Units	Conditions
Output high voltage	V <sub>oh</sub>	2.4	V <sub>DD</sub>	v	$I_{OH} = -16 \text{ mA}$
Output low voltage	$V_{oL}$	V <sub>ss</sub>	0.4	v	$I_{oL} = 16 \text{ mA}$
Output high current	$I_{oh}$	- 8.0	-	mA	$V_{OH} = V_{DD} - 0.5 V$
Output low current	$I_{ol}$	16.0	-	mA	$V_{OL} = 0.4 \text{ V}$
Tristate leakage current	I <sub>oz</sub>	-10	10	μА	-

# Bidirectional Signals – A(5-0), D(31-0), DP(3-0), DS/-DLE, AS/-TS/, RW/, SIZ(1-0), BERR/-TEA/, HALT/-TIP/, BGACK-BB/, CBACK/-TBI/, STERM/-TA/

Parameter	Symbol	Min	Max	Units	Conditions
Input high voltage	V <sub>IH</sub>	2	V <sub>DD</sub> + 0.5	V	-
Input low voltage	V <sub>IL</sub>	$V_{ss} - 0.5$	0.8	V	-
Output high voltage	V <sub>oh</sub>	2.4	V <sub>DD</sub>	V	$I_{OH} = -16 \text{ mA}$
Output low voltage	V <sub>oL</sub>	V <sub>ss</sub>	0.5	V	$I_{OL} = 16 \text{ mA}$
Output high current	I <sub>oh</sub>	- 8.0	- !	mA	$V_{OH} = V_{DD} - 0.5 \text{ V}$
Output low current	I <sub>ol</sub>	16.0	-	mA	$V_{OL} = 0.4 \text{ V}$
Input leakage current	I <sub>IN</sub>	-10	10	μΑ	-
Tristate leakage current	I <sub>oz</sub>	-10	10	μΑ	-


# **Capacitance**

Parameter	Symbol	Min	Max	Units	Conditions
Input capacitance of input pads	C <sub>r</sub>	-	7	pF	-
Input capacitance of I/O pads	$C_{to}$	-	10	pF	-

### **AC Characteristics**

The AC characteristics described in this section apply over the operating voltage and temperature range,  $4.75 \geq V_{DD} \geq 5.25 V$  and  $0^{\circ}C \geq T_{A} \leq 70^{\circ}C$ . Output timings are based on worst case conditions (4.75 V, 70°) and worst case processing using the following termination: the simulation load of the I/O pads is 120 pF; all timings in the specification are taken from the 10 % and 90% points with respect to the specified  $V_{OL}$  and  $V_{OH}$  of the waveforms.

Figure 6-1. Clock Timing



### 53C710 Bus Mode 1 Clock Timings

Parameter	Symbol	Min	Max	Units
Bus clock cycle time (t <sub>BCLK</sub> )	t <sub>i</sub>	40	DC	ns
SCSI clock cycle time (t <sub>scl.k</sub> )*		15	60	ns
BCLK low time**	t <sub>2</sub>	17	-	ns
SCLK low time**		7	-	ns
BCLK high time**	t <sub>3</sub>	17	-	ns
SCLK high time**		7	-	ns
BCLK slew rate	t <sub>4</sub>	1	-	V/ns
SCLK slew rate		1	-	V/ns

### 53C710 Bus Mode 2 Clock Timings

Parameter	Symbol	Min	Max	Units
Bus clock cycle time (t <sub>BCLK</sub> )	t,	30	DC	ns
SCSI clock cycle time (t <sub>SCLK</sub> )*		15	60	ns
BCLK low time**	t <sub>2</sub>	14	-	ns
SCLK low time**		7	-	ns
BCLK high time**	t	14	-	ns
SCLK high time**		7	-	ns
BCLK slew rate	t <sub>4</sub>	1	-	V/ns
SCLK slew rate		1	-	V/ns

# 53C710-1 Bus Mode 1 Clock Timings

Parameter	Symbol	Min	Max	Units
Bus clock cycle time (t <sub>BCLK</sub> )	t <sub>1</sub>	30	DC	ns
SCSI clock cycle time (t <sub>scl.K</sub> )*		15	60	ns
BCLK low time**	t <sub>2</sub>	13	-	ns .
SCLK low time**		7		ns
BCLK high time**	t,	13	-	ns
SCLK high time**		7	-	ns
BCLK slew rate	t <sub>4</sub>	1	-	V/ns
SCLK slew rate		1	-	V/ns


# 53C710-1 Bus Mode 2 Clock Timings

Parameter		Symbol	Min	Max	Units
Bus clock cycle time (t <sub>BCLK</sub> )		t <sub>i</sub>	25	DC	ns
SCSI clock cycle time (t <sub>SCLK</sub> )*		(\0)\\\	15	60	ns
BCLK low time**		t <sub>2</sub>	11	-	ns
SCLK low time**			· 7	-	ns
BCLK high time**		t <sub>3</sub>	11	-	ns
SCLK high time**	~	·	7		ns
BCLK slew rate		t <sub>4</sub>	1	-	V/ns
SCLK slew rate			1	-	V/ns

<sup>\*</sup> This parameter must be met to insure SCSI timings are within specification.

<sup>\*\*</sup> Duty cycle not to exceed 60/40.


Figure 6-2. Chip Reset Timing



Parameter	Symbol	Min	Max	Units
Reset pulse width	t,	10	-	t <sub>BCLK</sub>
Reset deasserted setup to BCLK high	t <sub>2</sub>	10	- "	ns

Note: This timing is only required to ensure clock-for-clock repeatability after RESET/ is deasserted.

Figure 6-3. IRQ Timing



Parameter	Symbol	Min	Max	Units
BCLK high to IRQ low	t <sub>1</sub>	-	20	ns
BCLK high to IRQ high	t <sub>2</sub>	-	58	ns
BCLK high to IRQ low	t <sub>3</sub>	3	-	ns

### **Bus Mode 1 Slave Cycle**

### **Bus Mode 1 Slave Read Sequence**

- 1) The Read/Write, Address and Size lines are asserted by the CPU.
- 2) Address Strobe is asserted by the CPU.
- 3) Chip Select is validated by the 53C710 on any following rising edge of BCLK.
- 4) Cache Burst Acknowledge is deasserted by the 53C710.
- 5) Three clock cycles of wait state are inserted and the Data lines are asserted by the 53C710.
- 6) Slave Acknowledge is asserted by the 53C710 if the cycle ends normally, or Bus Error is asserted if a bus error is detected.
- 7) Synchronous cycle termination is asserted by memory.
- 8) Address Strobe is deasserted by the CPU.
- 9) Slave Acknowledge or Bus Error is deasserted by the 53C710, and the Data lines are tristated by the 53C710.

### 53C710 Bus Mode 1 Slave Read Timings

Parameter	Symbol	Min	Max	Units
AS/ setup to CS/ clocked active	t <sub>1</sub>	5	-	ns
A(5-0), SIZ(1-0), R-W/ setup to AS/	t <sub>2</sub>	4	-	ns
A(5-0), SIZ(1-0), R-W/ hold from AS/	t,	8	-	ns
CS/ setup to BCLK high after AS/	t <sub>4</sub>	5		ns
CS/ hold from BCLK high after AS/	t <sub>5</sub>	5	-	ns
BCLK high to CBACK/ high	t <sub>6</sub>	5	26	ns
AS/ high to CBACK/ low	t <sub>7</sub>	3	17	ns
BCLK high to SLACK/, BERR/low	t <sub>s</sub>	-	22	ns
AS/ high to SLACK/, BERR/ high	t,	-	22	ns
STERM/ (input) setup to BCLK high	t <sub>10</sub>	3	-	ns
STERM/ (input) hold from BCLK high	t <sub>n</sub>	7	<b>-</b> ·	ns
STERM/ clocked active to AS/ high	t <sub>12</sub>	-	1	clk
BCLK high to data bus driven	t <sub>u</sub>	8	28	ns
BCLK high to read data valid	t <sub>12</sub>	-	75	ns
AS/ high to data bus hi-Z	t <sub>13</sub>	7	28	ns

### 53C710-1 Bus Mode 1 Slave Read Timings

Parameter	Symbol	Min	Max	Units
AS/ setup to CS/ clocked active	t <sub>i</sub>	5	-	ns
A(5-0), SIZ(1-0), R-W/ setup to AS/	t <sub>2</sub>	4	-	ns
A(5-0), SIZ(1-0), R-W/ hold from AS/	t,	8	-	ns
CS/ setup to BCLK high after AS/	t <sub>4</sub>	5	-	ns
CS/ hold from BCLK high after AS/	t,	5	-	ns
BCLK high to CBACK/ high	t <sub>6</sub>	5	20	ns
AS/ high to CBACK/ low	t,	3	15	ns
BCLK high to SLACK/, BERR/low	t <sub>8</sub>	-	20	ns
AS/ high to SLACK/, BERR/ high	t,	-	20	ns
STERM/ (input) setup to BCLK high	t <sub>10</sub>	2	-	ns
STERM/ (input) hold from BCLK high	t <sub>u</sub>	7	-	ns
STERM/ clocked active to AS/ high	t <sub>12</sub>		1	clk
BCLK high to data bus driven	t <sub>u</sub>	8	28	ns
BCLK high to read data valid	t <sub>12</sub>	-	60	ns
AS/ high to data bus hi-Z	t <sub>13</sub>	7	28	ns

**Note:** The 53C710 must see address strobes paired up with synchronous cycle terminations, even though the slave cycle may not be intended for the 53C710.




Figure 6-4. Bus Mode 1 Slave Read Cycle

Note: Shaded area indicates that the signal is a don't care.

<sup>\*</sup> This signal may be driven by the 53C710 if the ENABLE ACK (EA) bit is set (DCNTL, bit 5). See explanation in Chapter 2 of the Data Manual for use of this signal as an output.

### Bus Mode 1 Slave Write Sequence

- 1) The Read/Write, Address and Size lines are asserted by the CPU.
- 2) Address Strobe is asserted by the CPU.
- 3) Chip Select is validated by the 53C710 on any following rising edge of BCLK.
- 4) Cache Burst Acknowledge is deasserted by the 53C710.
- 5) The Data lines are asserted by the CPU.
- 6) Slave Acknowledge is asserted by the 53C710 if the cycle ends normally, or Bus Error is asserted if a bus error is detected.
- 7) Synchronous cycle termination is asserted by the CPU.
- 8) Address Strobe is deasserted by the CPU.
- 9) Slave Acknowledge or Bus Error is deasserted by the 53C710.

53C710 Bus Mode 1 Slave Write Timings

Parameter	Symbol	Min	Max	Units
AS/ setup to CS/ clocked active	t <sub>1</sub>	5	_	ns
A(5-0), SIZ(1-0), R-W/ setup to AS/	t <sub>2</sub>	4	-	ns
A(5-0), SIZ(1-0), R-W/ hold from AS/	t <sub>3</sub>	8	-	ns
CS/ setup to BCLK high after AS/	t <sub>4</sub>	5	-	ns
CS/ hold from BCLK high after AS/	t <sub>5</sub>	5	-	ns
BCLK high to CBACK/ high	t <sub>6</sub>	5	26	ns
AS/ high to CBACK/ low	t,	3	17	ns
BCLK high to SLACK/, BERR/ low	t <sub>8</sub>	-	22	ns
AS/ high to SLACK/, BERR/ high	t,	-	22	ns
STERM/(input) setup to BCLK high	t <sub>10</sub>	3	-	ns
STERM/ (input) hold from BCLK high	t <sub>n</sub>	7	-	ns
STERM/ clocked active to AS/ high	t <sub>12</sub>	-	1	CLK
Write data setup to BCLK low	t <sub>13</sub>	4	-	ns
Write data hold from BCLK low	t <sub>14</sub>	6	-	ns

53C710-1 Bus Mode 1 Slave Write Timings

Parameter	Symbol	Min	Max	Units
AS/ setup to CS/ clocked active	t <sub>1</sub>	5	-	ns
A(5-0), SIZ(1-0), R-W/ setup to AS/	t <sub>2</sub>	4	-	ns
A(5-0), SIZ(1-0), R-W/ hold from AS/	t <sub>3</sub>	8	-	ns
CS/ setup to BCLK high after AS/	t <sub>4</sub>	5	-	ns
CS/ hold from BCLK high after AS/	t <sub>s</sub>	5	-	ns
BCLK high to CBACK/ high	t <sub>6</sub>	5	20	ns
AS/ high to CBACK/ low	t,	3	15	ns
BCLK high to SLACK/, BERR/low	t <sub>s</sub>	-	20	ns
AS/ high to SLACK/, BERR/ high	t,	-	20	ns
STERM/ (input) setup to BCLK high	t <sub>io</sub>	2	-	ns
STERM/ (input) hold from BCLK high	t <sub>n</sub>	7	ļ. <b>-</b>	ns
STERM/ clocked active to AS/ high	t <sub>12</sub>	-	1	. CLK
Write data setup to BCLK low	t <sub>13</sub>	4	-	ns
Write data hold from BCLK low	t <sub>14</sub>	6	-	ns

**Note**: The 53C710 must see address strobes paired up with synchronous cycle terminations, even though the slave cycle may not be intended for the 53C710.




Figure 6-5. Bus Mode 1 Slave Write Cycle

Note: Shaded areas indicate that the signal is a don't care.

<sup>\*</sup> This signal may be driven by the 53C710 if the ENABLE ACK (EA) bit is set (DCNTL, bit 5). See explanation in Chapter 2 of the Data Manual for use of this signal as an output.

### **Host Bus Arbitration**

#### **Bus Arbitration Sequence**

- 1) The 53C710 internally determines bus mastership is required. If appropriate, FETCH/ is asserted.
- 2) Bus Request is asserted.

3) The 53C710 waits for Bus Grant and checks that bus Grant Acknowledge is deasserted. Then the 53C710 asserts Bus Grant Acknowledge and Master, and deasserts Bus Request on the next rising edge of BCLK.

### **53C710 Bus Mode 1 Host Bus Arbitration Timings**

Parameter	Symbol	Min	Max	Units
SCO high to BR/low*	t <sub>i</sub>	1	2	BCLK
BCLK high to SCO low on start phase of last cycle*	t <sub>2</sub>	5	28	ns
BCLK high to BR/low	t <sub>3</sub>	4	20	ns
BCLK high to BR/ high	t <sub>4</sub>	5	25	ns
BG/ setup to BCLK high (any rising edge after BR/)	t <sub>5</sub>	4	-	ns
BG/ hold from BCLK high (any rising edge after BR/)	t <sub>6</sub>	5	-	ns
BGACK/ setup to BCLK high (any rising edge after BR/)	t <sub>7</sub>	5	-	ns
BCLK high to BGACK/low	t <sub>8</sub>	4	24	ns
BCLK high to BGACK/ high	t <sub>9</sub>	3	15	ns
BCLK high to BGACK/ high-Z	t <sub>10</sub>	7	32	ns
BCLK high to MASTER/low	t <sub>11</sub>	5	22	ns
BCLK high to MASTER/ high	t <sub>12</sub>	6	26	ns
BCLK high to FETCH/ low	t <sub>13</sub>	5	36	ns
BCLK high to FETCH/ high	t <sub>14</sub>	5	36	ns
FETCH/ low to BR/ low	t <sub>15</sub>	1	2	BCLK
BGACK/ high to FETCH/ high**	t <sub>16</sub>	1	2	BCLK

<sup>\*</sup> When the Snoop Mode bit (CTEST8 bit 0) is set to 1.

Note: The 53C710 will periodically assert the BR/ signal and receive a SCSI interrupt at the same time. When this happens, the chip will wait for the BG/ signal to complete the normal bus arbitration handshake. The chip no longer wants host bus access - it deasserts the BR/, MASTER/, and all control lines after one BCLK, and does not assert TS/, the signal that indicates a valid bus cycle is starting. The chip will generate an interrupt, which the system may then service.

<sup>\*\*</sup> During a Retry operation, FETCH/ will remain low until a successful completion of the opcode fetch or a fatal bus error.

53C710-1 Bus Mode 1 Host Bus Arbitration Timings

Parameter	Symbol	Min	Max	Units
SCO high to BR/low*	t <sub>i</sub>	1	2	BCLK
BCLK high to SCO low on start phase of last cycle*	t <sub>2</sub>	5	22	ns
BCLK high to BR/low	t <sub>3</sub>	4	16	ns
BCLK high to BR/ high	t <sub>4</sub>	5	21	ns
BG/ setup to BCLK high (any rising edge after BR/)	t <sub>5</sub>	4	-	ns
BG/ hold from BCLK high (any rising edge after BR/)	t <sub>6</sub>	5	-	ns
BGACK/ setup to BCLK high (any rising edge after BR/)	t <sub>7</sub>	5	-	ns
BCLK high to BGACK/low	t <sub>s</sub>	4	20	ns
BCLK high to BGACK/ high	t <sub>9</sub>	3	12	ns
BCLK high to BGACK/ high-Z	t <sub>10</sub>	7	28	ns
BCLK high to MASTER/low	t <sub>n</sub>	5	18	ns
BCLK high to MASTER/ high	t <sub>12</sub>	6	21	ns
BCLK high to FETCH/ low	t <sub>13</sub>	5	28	ns
BCLK high to FETCH/ high	t <sub>14</sub>	5	28	ns
FETCH/ low to BR/ low	t <sub>15</sub>	1	2	BCLK
BGACK/ high to FETCH/ high**	t <sub>16</sub>	1	2	BCLK

<sup>\*</sup> When the Snoop Mode bit (CTEST8 bit 0) is set to 1.

Note: The 53C710 will periodically assert the BR/ signal and receive a SCSI interrupt at the same time. When this happens, the chip will wait for the BG/ signal to complete the normal bus arbitration handshake. The chip no longer wants host bus access - it deasserts the BR/, MASTER/, and all control lines after one BCLK, and does not assert TS/, the signal that indicates a valid bus cycle is starting. The chip will generate an interrupt, which the system may then service.

<sup>\*\*</sup> During a Retry operation, FETCH/ will remain low until a successful completion of the opcode fetch or a fatal bus error.




Figure 6-6. Bus Mode 1 Host Bus Arbitration Cycle

Note: Shaded area indicates that the signal is a don't care.

Note: The 53C710 will insert a fairness delay of 5-8 clocks between host bus arbitrations.

<sup>\*</sup> If the Fast Arbitration bit is set (DCNTL bit 1) the 53C710 will drive the Bus Grant Acknowledge signal as soon as it receives a Bus Grant. One clock cycle of arbitration will be saved.

<sup>\*\*</sup> In order for Bus Grant to be recognized, AS/ and STERM/ must be false.

# **Bus Mode 1 Fast Arbitration**

### **Fast Arbitration Sequence**

- 1) The 53C710 internally determines bus mastership is required. If appropriate, FETCH/ is asserted.
- 2) Bus Request is asserted.
- 3) The 53C710 waits for Bus Grant. The 53C710 becomes bus master asynchronously on the leading edge of BG/. Then the 53C710 asynchronously asserts Bus Grant Acknowledge and Master, and deasserts Bus Request.
- 4) The 53C710 issues a start cycle on the next rising edge of BCLK.

**Note:** In fast arbitration mode, the 53C710 will take bus ownership on the assertion of BG/ regardless of the state of BR/ or BGACK/.

### 53C710 Bus Mode 1 Fast Arbitration Timings

Parameter	Symbol	Min	Max	Units
BCLK high to BR/ asserted	t <sub>i</sub>	-	20	ns
BG/ setup to BCLK high	t <sub>2</sub>	-	16	ns
BG/ asserted to BR/ deasserted	t,	-	22	ns
BG/ asserted to BGACK/ asserted	t <sub>4</sub>	-	20	ns
BG/ asserted to MASTER/ asserted	t <sub>s</sub>	-	16	ns
BG/ hold after BR/ deasserted*	t <sub>6</sub>	0	-	ns
BR/ asserted to BG/ asserted	t,	0	<u>-</u>	ns .
BG/ asserted to SIZ(1-0), Addr, Data	t <sub>s</sub>	· _	29	ns
BG/ to BCLK high in ACK phase of last cycle	t,	-	29	ns

### 53C710-1 Bus Mode 1 Fast Arbitration Timings

Parameter	Symbol	Min	Max	Units
BCLK high to BR/ asserted	t <sub>1</sub>	-	16	ns
BG/ setup to BCLK high	t <sub>2</sub>	-	16	ns
BG/ asserted to BR/ deasserted	t <sub>3</sub>	-	18	ns
BG/ asserted to BGACK/ asserted	t,	<b>-</b> .	16	ns
BG/ asserted to MASTER/ asserted	t <sub>5</sub>	-	14	ns
BG/ hold after BR/ deasserted*	t <sub>6</sub>	0	_	ns
BR/ asserted to BG/ asserted	t <sub>7</sub>	0	-	ns
BG/ asserted to SIZ(1-0), Addr, Data	t <sub>s</sub>	-	25	ns
BG/ to BCLK high in ACK phase of last cycle	t <sub>9</sub>	_	29	ns

<sup>\*</sup> BG/ may not be asserted prior to BR/.




Figure 6-7. Bus Mode 1 Fast Arbitration

Note: Shaded areas indicate the signal is a don't care.

### **Bus Mode 1 Bus Master Cycle**

### **Bus Mode 1 Bus Master Read Sequence**

- 1) The 53C710 has attained bus mastership.
- The 53C710 asserts the Read/Write, Snoop Control, Function Control and Transfer Type lines.
- 3) The 53C710 asserts the Address and Size lines.
- 4) The 53C710 asserts Address Strobe, Cache Burst Request (if appropriate) and Data Strobe.
- The 53C710 waits for Synchronous Termination, Valid Data, Cache Burst Acknowledge, Bus Error and HALT.
- If Cache Burst Acknowledge is asserted, attempt bursting.
- If Bus Error and HALT are asserted, attempt a retry.
- If Synchronous Termination is asserted without Bus Error or HALT, and the 53C710 requires more cycles, then return to step 3.
- 6) The 53C710 deasserts the Control and Address lines.
- 7) Upon acknowledgment of the last bus cycle, the 53C710 deasserts Master and Bus Grant Acknowledge.

53C710 Bus Mode 1 Bus Master Read Timings (Non-Cache Line & Cache Line Burst)

Parameter	Symbol	Min	Max	Units
BOFF/ setup to BCLK high	t <sub>i</sub>	8	-	ns
BOFF/ hold from BCLK high	t <sub>2</sub>	7	-	ns
BCLK high to AS/ driven	t <sub>3</sub>	5	32	ns
BCLK low to AS/ low	t <sub>4</sub>	3	15	ns
BCLK low to AS/ high	t <sub>5</sub>	3	15	ns
BCLK high to AS/ hi-Z	t <sub>6</sub>	7	34	ns
STERM/ (input) setup to BCLK high	t,	3	-	ns
STERM/ (input) hold from BCLK high	t <sub>8</sub>	7	-	ns
BCLK high to A(31-0), SIZ(1-0) driven	t,	5	28	ns
BCLK high to A(31-0), SIZ(1-0) valid	t <sub>io</sub>	4	18	ns
BCLK high to A(31-0), SIZ(1-0) hi-Z	t <sub>ii</sub>	7	34	ns
BCLK high to R_W/, SC(1-0), FC(2-0), UPSO driven and valid	t <sub>12</sub>	5	28	ns
BCLK high to R_W/, SC(1-0), FC(2-0), UPSO hi-Z	t <sub>13</sub>	6	30	ns
Read Data setup to BCLK low	t <sub>14</sub>	4	-	ns
Read Data hold from BCLK low	t <sub>15</sub>	6	-	ns
BCLK high to DS/ driven	t <sub>16</sub>	5	32	ns
BCLK low to DS/ low	t <sub>17</sub>	3	16	ns
BCLK low to DS/ high	t <sub>18</sub>	3	16	ns
BCLK high to DS/ hi-Z	t <sub>19</sub>	7	34	ns
BCLK high to CBREQ/ driven	t <sub>20</sub>	5	30	ns
BCLK low to CBREQ/low	t <sub>21</sub>	3	16	ns
BCLK low to CBREQ/ high	t <sub>22</sub>	3	16	ns
BCLK high to CBREQ/ hi-Z	t <sub>23</sub>	7	32	ns
CBACK/ setup to BCLK high	t <sub>24</sub>	8	-	ns
CBACK/ hold from BCLK high	t <sub>25</sub>	4	-	ns
BERR/, HALT/ setup to BCLK low	t <sub>26</sub>	6	-	ns
BERR/, HALT hold from BCLK low	t <sub>27</sub>	4	-	ns

(This page intentionally left blank.)

53C710-1 Bus Mode 1 Bus Master Read Timings (Non-Cache Line & Cache Line Burst)

Parameter	Symbol	Min	Max	Units
BOFF/ setup to BCLK high	t <sub>i</sub>	8	-	ns
BOFF/ hold from BCLK high	t <sub>2</sub>	7	-	ns
BCLK high to AS/ driven	t <sub>3</sub>	5	26	ns
BCLK low to AS/ low	t <sub>4</sub>	3	14	ns
BCLK low to AS/ high	t <sub>5</sub>	3	14	ns
BCLK high to AS/ hi-Z	t <sub>6</sub>	7	28	ns
STERM/ (input) setup to BCLK high	t,	3	_	ns
STERM/ (input) hold from BCLK high	t <sub>s</sub>	7	-	ns
BCLK high to A(31-0), SIZ(1-0) driven	t,	5	24	ns
BCLK high to A(31-0), SIZ(1-0) valid	t <sub>10</sub>	4	15	ns
BCLK high to A(31-0), SIZ(1-0) hi-Z	t <sub>11</sub>	7	28	ns
BCLK high to R_W/, SC(1-0), FC(2-0), UPSO driven and valid	t <sub>12</sub>	5	24	ns
BCLK high to R_W/, SC(1-0), FC(2-0), UPSO hi-Z	t <sub>13</sub>	6	25	ns
Read Data setup to BCLK low	t <sub>14</sub>	4	-	ns
Read Data hold from BCLK low	t <sub>15</sub>	6		ns
BCLK high to DS/ driven	t <sub>16</sub>	5	25	ns
BCLK low to DS/ low	t <sub>17</sub>	3	14	ns
BCLK low to DS/ high	t <sub>18</sub>	3	14	ns
BCLK high to DS/ hi-Z	t <sub>19</sub>	7	28	ns
BCLK high to CBREQ/ driven	t <sub>20</sub>	5	25	ns
BCLK low to CBREQ/low	t <sub>21</sub>	3	14	ns
BCLK low to CBREQ/ high	t <sub>22</sub>	3	14	ns
BCLK high to CBREQ/ hi-Z	t <sub>23</sub>	7	26	ns
CBACK/ setup to BCLK high	t <sub>24</sub>	8	-	ns
CBACK/ hold from BCLK high	t <sub>25</sub>	4	-	ns
BERR/, HALT/ setup to BCLK low	t <sub>26</sub>	6	-	ns
BERR/, HALT hold from BCLK low	t <sub>27</sub>	4	-	ns

Electrical Specifications Manual 21




Figure 6-8. Bus Mode 1 Bus Master Read Cycle (Non-Cache Line Burst)

Note: Shaded areas indicate that the signal is a don't care.

<sup>\*</sup> SC(1-0) timings apply only if the Snoop Mode bit (CTEST8, bit 0) equals zero.




Figure 6-9. Bus Mode 1 Bus Master Read Cycle (Cache Line Burst)

Note: Shaded areas indicate that the signal is a don't care.

<sup>\*</sup> SC(1-0) timings apply only if the Snoop Mode bit (CTEST8, bit 0) equals zero.

### Bus Mode 1 Bus Master Write Sequence

- 1) The 53C710 has attained bus mastership.
- 2) The 53C710 asserts the Read/Write/, Snoop Control, Function Control and Transfer Type lines.
- 3) The 53C710 asserts the Address, Size and Data lines.
- 4) The 53C710 asserts Address Strobe and Cache Burst Request (and Data Strobe if Read).
- 5) The 53C710 asserts Data Strobe.
- 6) The 53C710 waits for Synchronous Termination, Cache Burst Acknowledge, Bus Error and Halt.

- If Cache Burst Acknowledge is asserted, attempt bursting.
- If Bus Error and Halt are asserted, attempt a retry.
- If Synchronous Termination is asserted without Bus Error or Halt, and the 53C710 requires more cycles, then return to step 3.
- 7) The 53C710 deasserts the Control, Address, and Data lines.
- 8) Upon acknowledgment of the last bus cycle, the 53C710 deasserts Master and Bus Grant Acknowledge.

53C710 Bus Mode 1 Bus Master Write Timings (Non-Cache Line & Cache Line Burst)

Parameter	Symbol	Min	Max	Units
BOFF/ setup to BCLK high	t,	8	-	ns
BOFF/ hold from BCLK high	t <sub>2</sub>	7	-	ns
BCLK high to AS/ driven	t <sub>3</sub>	5	32	ns
BCLK low to AS/ low	t <sub>4</sub>	3	15	ns
BCLK low to AS/ high	t <sub>5</sub>	3	15	ns
BCLK high to AS/ hi-Z	t <sub>6</sub>	7	34	ns
STERM/ setup to BCLK high	t,	3	-	ns
STERM/ hold from BCLK high	t <sub>s</sub>	7	-	ns
BCLK high to A(31-0), SIZ(1-0) driven	t,	5	28	ns
BCLK high to A(31-0), SIZ(1-0) valid	t <sub>10</sub>	4	18	ns
BCLK high to A(31-0), SIZ(1-0) hi-Z	t <sub>u</sub>	7	34	ns
BCLK high to R_W/, SC(1-0), FC(2-0), UPSO driven and valid	t <sub>12</sub>	5	28	ns
BCLK high to R_W/, SC(1-0), FC(2-0), UPSO hi-Z	t <sub>ı3</sub>	6	30	ns
BCLK high to Write Data driven	t <sub>14</sub>	6	34	ns
BCLK high to Write Data valid	t <sub>15</sub>	6	24	ns
BCLK high to Data hi-Z	t <sub>16</sub>	6	32	ns
BCLK high to DS/ driven	t <sub>17</sub>	5	32	ns
BCLK low to DS/ low	t <sub>is</sub>	3	16	ns
BCLK low to DS/ high	t <sub>19</sub>	3	16	ns
BCLK high to DS/ hi-Z	t <sub>20</sub>	7	34	ns
BCLK high to CBREQ/ driven	t <sub>21</sub>	5	30	ns
BCLK low to CBREQ/low	t <sub>22</sub>	3	16	ns
BCLK low to CBREQ/ high	t <sub>23</sub>	3	16	ns
BCLK high to CBREQ/ hi-Z	t <sub>24</sub>	7	32	ns
CBACK/ setup to BCLK high	t <sub>25</sub>	8	-	ns
CBACK/ hold from BCLK high	t <sub>26</sub>	4	-	ns
BERR/, HALT/ setup to BCLK low	t <sub>27</sub>	. 6	-	ns
BERR/, HALT hold from BCLK low	t <sub>28</sub>	4	-	ns
•				

**Electrical Specifications Manual** 

(This page intentionally left blank.)

53C710-1 Bus Mode 1 Bus Master Write Timings (Non-Cache Line & Cache Line Burst)

Parameter	Symbol	Min	Max	Units
BOFF/ setup to BCLK high	t <sub>1</sub>	8	-	ns
BOFF/ hold from BCLK high	t <sub>2</sub>	7	-	ns
BCLK high to AS/ driven	t <sub>3</sub>	5	26	ns
BCLK low to AS/ low	t <sub>4</sub>	3	14	ns
BCLK low to AS/ high	t <sub>s</sub>	3	14	ns
BCLK high to AS/ hi-Z	t <sub>6</sub>	7	28	ns
STERM/ setup to BCLK high	t,	3	-	ns
STERM/ hold from BCLK high	t <sub>8</sub>	7	-	ns
BCLK high to A(31-0), SIZ(1-0) driven	t,	5	24	ns
BCLK high to A(31-0), SIZ(1-0) valid	t <sub>10</sub>	4	15	ns
BCLK high to A(31-0), SIZ(1-0) hi-Z	t <sub>ii</sub>	7	28	ns
BCLK high to R_W/, SC(1-0), FC(2-0), UPSO driven and valid	t <sub>12</sub>	5	24	ns
BCLK high to R_W/, SC(1-0), FC(2-0), UPSO hi-Z	t <sub>13</sub>	6	25	ns
BCLK high to Write Data driven	t <sub>14</sub>	6	28	ns
BCLK high to Write Data valid	t <sub>15</sub>	6	20 .	ns
BCLK high to Data hi-Z	t <sub>16</sub>	6	26	ns
BCLK high to DS/ driven	t <sub>17</sub>	5	25	ns
BCLK low to DS/ low	t <sub>18</sub>	3	14	ns
BCLK low to DS/ high	t <sub>19</sub>	3	14	ns
BCLK high to DS/ hi-Z	t <sub>20</sub>	7	28	ns
BCLK high to CBREQ/ driven	t <sub>21</sub>	5	25	ns
BCLK low to CBREQ/ low	t <sub>22</sub>	3	14	ns
BCLK low to CBREQ/ high	t <sub>23</sub>	3	14	ns
BCLK high to CBREQ/ hi-Z	t <sub>24</sub>	7	26	ns
CBACK/ setup to BCLK high	t <sub>25</sub>	8	-	ns
CBACK/ hold from BCLK high	t <sub>26</sub>	4	-	ns
BERR/, HALT/ setup to BCLK low	t <sub>27</sub>	6	-	ns
BERR/, HALT hold from BCLK low	t <sub>28</sub>	4		ns
	•			
			•	




Figure 6-10. Bus Mode 1 Bus Master Write Cycle (Non-Cache Line Burst)

Note: Shaded areas indicate that the signal is a don't care.

<sup>\*</sup> SC(1-0) timings apply only if the Snoop Mode bit (CTEST8, bit 0) equals zero.




Figure 6-11. Bus Mode 1 Bus Master Write Cycle (Cache Line Burst)

Note: Shaded areas indicate that the signal is a don't care.

<sup>\*</sup> SC(1-0) timings apply only if the Snoop Mode bit (CTEST8, bit 0) equals zero.

### **Bus Mode 2 Slave Cycle**

### **Bus Mode 2 Slave Read Sequence**

- 1) The Read/Write, Address, Transfer Start and Size lines are asserted by the CPU.
- 2) Chip Select is validated by the 53C710 on any following rising edge of BCLK.
- 3) Transfer Burst Inhibit is asserted.
- 4) Transfer Start is deasserted by the CPU.
- 5) Three clock cycles of wait state are inserted and the Data lines are asserted.
- 6) Slave Acknowledge is asserted by the 53C710, if no errors are detected.
- 7) If a bus error is detected, only Transfer Error Acknowledge is asserted and the bus cycle ends on the next rising edge of BCLK.
- Slave Acknowledge or Transfer Error Acknowledge is deasserted.
- The 53C710 waits for Transfer Acknowledge to be asserted and then ends the slave cycle, if no errors are detected.
- 10) The Data lines are tristated by the 53C710.

### 53C710 Bus Mode 2 Slave Read Timings

Parameter	Symbol	Min	Max	Units
TS/ setup to BCLK high	t <sub>1</sub>	4	-	ns
TS/ hold from BCLK high	t <sub>2</sub>	4	-	ns
CS/ setup to any BCLK high after TS/	t,	5		ns
CS/ hold from any BCLK high after TS/	t <sub>4</sub>	5	-	ns
BCLK high to TBI/low	t <sub>5</sub>	5	30	ns
BCLK high to TBI/ high	t <sub>6</sub>	4	22	ns
BCLK high to SLACK/, TEA/ low	t,	5	20	ns
BCLK high to SLACK/, TEA/ high	t <sub>s</sub>	4	20	ns
TA/ setup to BCLK high during or after SLACK/, TEA/	t,	9	_	ns
TA/ hold from BCLK high during or after SLACK/, TEA/	t,0	5	-	ns
BCLK high to data bus driven	t <sub>u</sub>	8	28	ns
BCLK high to read data valid	t <sub>12</sub>	-	75	ns
BCLK high to data bus hi-Z	t <sub>13</sub>	·7	30	ns
A(5-0), SIZ(1-0), R_W/ setup to BCLK high	t <sub>14</sub>	4	-	ns
A(5-0), SIZ(1-0), R_W/ hold from BCLK high	t <sub>15</sub>	12	-	ns

Note: The 53C710 must see transfer starts paired up with transfer acknowledges, even though the slave cycle may not be intended for the 53C710.

53C710-1 Bus Mode 2 Slave Read Timings

Parameter	Symbol	Min	Max	Units
TS/ setup to BCLK high	t <sub>1</sub>	4	-	ns
TS/ hold from BCLK high	t <sub>2</sub>	4	-	ns
CS/ setup to any BCLK high after TS/	t <sub>3</sub>	5	-	ns
CS/ hold from any BCLK high after TS/	t <sub>4</sub>	5	-	ns
BCLK high to TBI/ low	t <sub>5</sub>	5	25	ns
BCLK high to TBI/ high	t <sub>6</sub>	4.000	18	ns
BCLK high to SLACK/, TEA/ low	t,	5	17	ns
BCLK high to SLACK/, TEA/ high	t to the state of	* 4	17	ns
TA/ setup to BCLK high during or after SLACK/, TEA/	\	9	-	ns
TA/ hold from BCLK high during or and SLACK/, TEA/	t <sub>10</sub>	5	-	ns
BCLK high to data bus driven	t <sub>n</sub>	8	28	ns
BCLK high to read data valid	t <sub>12</sub>	-	60	ns
BCLK high to data bus hi-Z	t <sub>13</sub>	7	25	ns
A(5-0), SIZ(1-0), R_W/ setup to BCLK high	t <sub>14</sub>	4	-	ns
A(5-0), SIZ(1-0), $R_W$ / hold from BCLK high	t <sub>15</sub>	12	-	ns

**Note:** The 53C710 must see transfer starts paired up with transfer acknowledges, even though the slave cycle may not be intended for the 53C710.

Electrical Specifications Manual 31




Figure 6-12. Bus Mode 2 Slave Read Cycle

Note: Shaded areas indicate that the signal is a don't care.

\* This signal may be driven by the 53C710 if the ENABLE ACK bit is set (DCNTL bit 5). See explanation in Chapter 2 of the Data Manual for use of this signal as an output.

### **Bus Mode 2 Slave Write Sequence**

- 1) The Read/Write, Address, Transfer Start and Size lines are asserted by the CPU.
- 2) Chip Select is validated by the 53C710 on any following rising edge of BCLK.
- 3) Transfer Burst Inhibit is asserted.
- 4) Transfer Start is deasserted by the CPU.
- 5) The Data lines are asserted by the CPU.
- 6) Three clock cycles of wait state are inserted.

- 7) Slave Acknowledge is asserted by the 53C710, if no errors are detected.
- 8) If a bus error is detected, only Transfer Error Acknowledge is asserted and the bus cycle ends on the next rising edge of BCLK.
- Slave Acknowledge or Transfer Error Acknowledge is deasserted.
- The 53C7l0 waits for Transfer Acknowledge to be asserted and then ends the slave cycle, if no errors are detected.

## 53C710 Bus Mode 2 Slave Write Timings

Parameter	Symbol	Min	Max	Units
TS/ setup to BCLK high	t <sub>1</sub>	4	<b>-</b> ·	ns
TS/ hold from BCLK high	t <sub>2</sub>	4	-	ns
CS/ setup to BCLK high after TS/	t <sub>3</sub>	5		ns
CS/ hold from BCLK high after TS/	t <sub>4</sub>	5	-	ns
BCLK high to TBI/ low	t <sub>5</sub>	5	30	ns
BCLK high to TBI/ high	t <sub>6</sub>	4	22	ns
BCLK high to SLACK/, TEA/ low	t,	5	20	ns
BCLK high to SLACK/, TEA/ high	t <sub>s</sub>	4	20	ns
TA/ setup to BCLK high during or after SLACK/, TEA/	t,	9	-	ns
TA/ hold from BCLK high during or after SLACK/, TEA/	t <sub>io</sub>	5	-	ns
Valid write data setup to BCLK high	t <sub>u</sub>	5	-	ns
Valid write data hold from BCLK high	t <sub>12</sub>	14	-	ns
A(5-0), SIZ(1-0), R_W/ setup to BCLK high	t <sub>13</sub>	4	-	ns
A(5-0), SIZ(1-0), R_W/ hold from BCLK high	t <sub>14</sub>	12	-	ns

**Note:** The 53C710 must see transfer starts paired up with transfer acknowledges, even though the slave cycle may not be intended for the 53C710.

53C710-1 Bus Mode 2 Slave Write Timings

Parameter	Symbol	Min	Max	Units
TS/ setup to BCLK high	t <sub>1</sub>	4	=	ns
TS/ hold from BCLK high	t <sub>2</sub>	4	-	ns
CS/ setup to BCLK high after TS/	t,	5	-	ns
CS/ hold from BCLK high after TS/	t <sub>4</sub>	5	-	ns
BCLK high to TBI/ low	t <sub>5</sub>	5	25	ns
BCLK high to TBI/ high	t <sub>6</sub>	4	18	ns
BCLK high to SLACK/, TEA/ low	t <sub>7</sub>	<b>5</b>	17	ns
BCLK high to SLACK/, TEA/ high	t <sub>s NN</sub> F	<b>3574</b>	17	ns
TA/ setup to BCLK high during or after SLACK/, TEA/ TA/ hold from BCLK high during or after	1 438.75	9	-	ns
TA/ hold from BCLK high during or after SLACK/, TEA/	t <sub>io</sub>	5	-	ns
Valid write data setup to BCLK high	t <sub>n</sub>	5	-	ns
Valid write data hold from BCLK high	t <sub>12</sub>	14	-	ns
A(5-0), SIZ(1-0), R_W/ setup to BCLK high	t <sub>13</sub>	4	<b>-</b>	ns
A(5-0), SIZ(1-0), R_W/ hold from BCLK high	t <sub>14</sub>	12	. =	ns

**Note:** The 53C710 must see transfer starts paired up with transfer acknowledges, even though the slave cycle may not be intended for the 53C710.




Figure 6-13. Bus Mode 2 Slave Write Cycle

Note: Shaded areas indicate that the signal is a don't care.

<sup>\*</sup> This signal may be driven by the 53C710 if the ENABLE ACK bit is set (DCNTL bit 5). See explanation in Chapter 2 of the Data Manual for use of this signal as an output.

## **Host Bus Arbitration**

### **Bus Arbitration Sequence**

- 1) The 53C710 internally determines bus mastership is required. If appropriate, FETCH/ is asserted.
- 2) Bus Request is asserted.

3) The 53C710 waits for Bus Grant and checks that bus Grant Acknowledge is deasserted. Then the 53C710 asserts Bus Grant Acknowledge and Master, and deasserts Bus Request.

## 53C710 Bus Mode 2 Host Bus Arbitration Timings

Parameter	Symbol	Min	Max	Units
SCO high to BR/low*	t <sub>i</sub>	1	2	BCLK
BCLK high to SCO low on start phase of last cycle*	t <sub>2</sub>	5	28	ns
BCLK high to BR/low	t <sub>3</sub>	4	20	ns
BCLK high to BR/ high	t <sub>4</sub>	5	25	ns
BG/ setup to BCLK high (any rising edge after BR/)	t <sub>s</sub>	4	-	ns
BG/ hold from BCLK high (any rising edge after BR/)	t <sub>6</sub>	5	-	ns
BB/ setup to BCLK high (any rising edge after BR/)	t,	4	-	ns
BCLK high to BB/ low	t <sub>8</sub>	4	24	ns
BCLK high to BB/ high	t <sub>9</sub>	3	15	ns
BCLK high to BB/ high-Z	t <sub>10</sub>	7	32	ns
BCLK high to MASTER/low	t <sub>11</sub>	5	22	ns
BCLK high to MASTER/high	t <sub>12</sub>	6	26	ns
BCLK high to FETCH/ low	t <sub>ı3</sub>	5	36	ns
BCLK high to FETCH/ high	t <sub>14</sub>	5	36	ns
FETCH/ low to BR/ low	t <sub>15</sub>	1	2	BCLK
BB/ high to FETCH/ high**	t <sub>16</sub>	1	2	BCLK

Electrical Specifications Manual 37

53C710-1 Bus Mode 2 Host Bus Arbitration Timings

Parameter	Symbol	Min	Max	Units
SCO high to BR/low*	t <sub>i</sub>	1	2	BCLK
BCLK high to SC0 low on start phase of last cycle	t <sub>2</sub>	5	22	ns
BCLK high to BR/low	t,	4	16	ns
BCLK high to BR/ high	t <sub>4</sub>	5	21	ns
BG/ setup to BCLK high (any rising edge after BR/)	t <sub>5</sub>	4	-	ns
BG/ hold from BCLK high (any rising edge after BR/)	t <sub>6</sub>	5	-	ns
BB/ setup to BCLK high (any rising edge after BR/)	t <sub>7</sub>	4	-	ns
BCLK high to BB/ low		4	20	ns
BCLK high to BB/ low BCLK high to BB/ high BCLK high to BB/ high-7	t,	3	12	ns
BCLK high to BB/ high-Z	t <sub>io</sub>	7	28	ns
BCLK high to MASTER/low	t <sub>u</sub>	5	18	ns
BCLK high to MASTER/ high	t <sub>ı2</sub>	6	21	ns
BCLK high to FETCH/low	t <sub>ı3</sub>	5	28	ns
BCLK high to FETCH/ high	t <sub>i4</sub>	5	28	ns
FETCH/ low to BR/ low	t <sub>15</sub>	1	2	BCLK
BB/ high to FETCH/ high**	t <sub>16</sub>	1	2	BCLK

<sup>\*</sup> When the Snoop Mode bit (CTEST8 bit 0) is set to 1.

Note: The 53C710 will periodically assert the BR/ signal and receive a SCSI interrupt at the same time. When this happens, the chip will wait for the BG/ signal to complete the normal bus arbitration handshake. The chip no longer wants host bus access - it deasserts the BR/, MASTER/, and all control lines after one BCLK, and does not assert TS/, the signal that indicates a valid bus cycle is starting. The chip will next generate an interrupt, which the system may then service.

<sup>\*\*</sup> During a retry operation, FETCH/ will remain low until successful completion of an opcode fetch or a fatal bus error.




Figure 6-14. Bus Mode 2 Host Bus Arbitration Cycle

Note: Shaded area indicates that the signal is a don't care.

\*If the Fast Arbitration bit is set (DCNTL bit 1), the 53C710 will drive the Bus Grant Acknowledge signal as soon as it receives a Bus Grant. One clock cycle of arbitration will be saved.

Note: the 53C710 will insert a fairness delay of 5-8 clocks between host bus arbitrations.

### **Bus Mode 2 Fast Arbitration**

### **Fast Arbitration Sequence**

- 1) The 53C710 internally determines bus mastership is required. If appropriate, FETCH/ is asserted.
- 2) Bus Request is asserted.
- 3) The 53C710 waits for Bus Grant. The 53C710 becomes bus master asynchronously on the leading edge of BG/. Then the 53C710 asynchronously asserts Bus Grant Acknowledge and Master, and deasserts Bus Request.
- 4) The 53C710 issues a start cycle on the next rising edge of RCLK

**Note:** In fast arbitration mode, the 53C710 will take bus ownership on the assertion of BG/ regardless of the state of BR/ or BB/.

## 53C710 Bus Mode 2 Fast Arbitration Timings


Parameter	Symbol	Min	Max	Units
BCLK high to BR/ asserted	t <sub>i</sub>	-	20	ns
BG/ setup to BCLK high	t <sub>2</sub>	-	16	ns
BG/ asserted to BR/ deasserted	t <sub>3</sub>	-	22	ns
BG/ asserted to BB/ asserted	t <sub>4</sub>	-	20	ns
BG/ asserted to MASTER/ asserted	t <sub>5</sub>	-	16	ns
BG/ hold after BR/ deasserted*	t <sub>6</sub>	0	-	ns
BR/ asserted to BG/ asserted	t <sub>7</sub>	0	-	ns
BG/ asserted to SIZ(1-0), Addr, Data	t <sub>8</sub>	-	29	ns
BG/ to BCLK high, in ACK phase of last cycle	t <sub>9</sub>	-	29	ns

### 53C710-1 Bus Mode 2 Fast Arbitration Timings

Parameter	Symbol	Min	Max	Units
BCLK high to BR/ asserted	t <sub>1</sub>	. <b>-</b>	16	ns
BG/ setup to BCLK high	t <sub>2</sub>	<b>-</b> .	16	ns
BG/ asserted to BR/ deasserted	t <sub>3</sub>	It m	18	ns
BG/ asserted to BB/ asserted	t <sub>4</sub>	////;	16	ns
BG/ asserted to MASTER/ asserted	60%	-	14	ns
BG/ hold after BR/ deasserted*	r t <sub>6</sub>	0	-	ns
BR/ asserted to BG/ asserted	t <sub>7</sub>	0	-	ns
BG/ asserted to SIZ(1-0), Addr, Data	t <sub>8</sub>	-	25	ns
BG/ to BCLK high, in ACK phase of last cycle	t,	-	29	ns

<sup>\*</sup> BG/ may not be asserted prior to BR/.

Figure 6-15. Bus Mode 2 Fast Arbitration



Note: Shaded areas indicates the signal is a don't care.

## **Bus Mode 2 Bus Master Cycle**

### **Bus Mode 2 Bus Master Read Sequence**

- 1) The 53C710 has attained bus mastership.
- 2) The 53C710 asserts the Read/Write/, Snoop Control, Function Control, and Transfer Type lines.
- 3a) The 53C710 asserts Transfer in Progress and Transfer Start.
- 3b) The 53C710 asserts the Transfer Start, Address, and Size lines.
- 4) The 53C710 deasserts Transfer Start.
- The 53C710 waits for Transfer Acknowledge, Valid Data, Transfer Burst Inhibit, and Transfer Error Acknowledge.

- If Transfer Burst Inhibit is not asserted, attempt cache bursting.
- If Transfer Error Acknowledge and Transfer Acknowledge are asserted, attempt a retry.
- If Transfer Error Acknowledge is asserted and Transfer Acknowledge is not asserted, a bus fault condition will be generated on the next rising edge of BCLK.
- If Transfer Acknowledge is asserted and Transfer Error Acknowledge is not asserted and the 53C710 requires more cycles, then return to step 3b.
- 6) The 53C710 deasserts the Control and Address lines.
- 7) Upon acknowledgment of the last bus cycle, the 53C710 deasserts Master and Bus Grant Acknowledge.


# 53C710 Bus Mode 2 Bus Master Read Cycle Timings (Non-Cache Line & Cache Line Burst)

Parameter	Symbol	Min	Max	Units
BOFF/ setup to BCLK high	t,	8	-	ns
BOFF/ hold from BCLK high	t <sub>2</sub>	7	-	ns
BCLK high to TIP/ driven	t <sub>3</sub>	5	32	ns
BCLK high to TIP/low	t <sub>4</sub>	3	17	ns
BCLK high to TIP/ high	t <sub>5</sub>	3	16	ns
BCLK high to TIP/hi-Z	t <sub>6</sub>	7	32	ns
BCLK high to TS/ driven	t,	5	30	ns
BCLK high to TS/low	t <sub>8</sub>	3	14	ns
BCLK high to TS/ high	t,	4	13	ns
BCLK high to TS/ hi-Z	t <sub>10</sub>	7	32	ns
TA/ setup to BCLK high	t <sub>ii</sub>	9	-	ns
TA/ hold from BCLK high	t <sub>12</sub>	5	-	ns
BCLK high to A(31-0), SIZ(1-0) driven	t <sub>ı3</sub>	5	28	ns
BCLK high to A(31-0), SIZ(1-0) valid	t <sub>14</sub>	5	18	ns
BCLK high to A(31-0), SIZ(1-0) hi-Z	t <sub>15</sub>	7	32	ns
BCLK high to R_W/, SC(1-0), FC(2-0), TT(1-0) driven and valid	t <sub>16</sub>	5	30	ns
BCLK high to R_W/, SC(1-0), FC(2-0), TT(1-0) hi-Z	t <sub>17</sub>	-	32	ns
Read Data setup to BCLK high	t <sub>is</sub>	5	-	ns
Read Data hold from BCLK high	t <sub>19</sub>	6	-	ns
Read Data setup to DLE low	t <sub>20</sub>	4	-	ns
Read Data hold from DLE low	t <sub>21</sub>	6	-	ns
TBI/ setup to BCLK high	t <sub>22</sub>	6	-	ns
TBI/ hold from BCLK high	t <sub>23</sub>	4	-	ns
TEA/ setup to BCLK high	t <sub>24</sub>	9	-	ns
TEA/ hold from BCLK high	t <sub>25</sub>	5	-	ns

(This page intentionally left blank.)

53C710-1 Bus Mode 2 Bus Master Read Cycle Timings (Non-Cache Line & Cache Line Burst)

Parameter	Symbol	Min	Max	Units
BOFF/ setup to BCLK high	t <sub>i</sub>	8	· <b>-</b>	ns
BOFF/ hold from BCLK high	t <sub>2</sub>	7	<del>-</del>	ns
BCLK high to TIP/ driven	t <sub>3</sub>	5	26	ns
BCLK high to TIP/ low	t,	3	14	ns
BCLK high to TIP/ high	t <sub>5</sub>	3	14	ns
BCLK high to TIP/ hi-Z	t <sub>6</sub>	7	28	ns
BCLK high to TS/ driven	t,	5	25	ns
BCLK high to TS/low	t <sub>8</sub>	3	12	ns
BCLK high to TS/ high	t,	4	12	ns
BCLK high to TS/ hi-Z	t <sub>10</sub>	-7	28	ns
TA/ setup to BCLK high	t <sub>n</sub>	<b>0</b>	-	ns
TA/ hold from BCLK high	t <sub>11</sub>	ື້ 5	-	ns
BCLK high to A(31-0), SIZ(1-0) driven	13	5	24	ns
BCLK high to A(31-0), SIZ(1-0) valid and a second s	t <sub>14</sub>	5	15	ns
BCLK high to A(31-0), SIZ(1-0) (ii. 2)	t <sub>15</sub>	7	28	ns
BCLK high to R_W/, SC(1-0), FC(2-0), TT(1-0) driven and valid	t <sub>16</sub>	5	25	ns
BCLK high to R_W/, SC(1-0), FC(2-0), TT(1-0) hi-Z	t <sub>17</sub>	-	28	ns
Read Data setup to BCLK high	t <sub>18</sub>	5	-	ns
Read Data hold from BCLK high	t <sub>19</sub>	6	-	ns
Read Data setup to DLE low	t <sub>20</sub>	4	-	ns
Read Data hold from DLE low	t <sub>21</sub>	6	-	ns
TBI/ setup to BCLK high	t <sub>22</sub>	6	-	ns
TBI/ hold from BCLK high	t <sub>23</sub>	4	-	ns
TEA/ setup to BCLK high	t <sub>24</sub>	9	-	ns
TEA/ hold from BCLK high	t <sub>25</sub>	5	-	ns



Note: Shaded areas indicate that the signal is a don't care.

<sup>\*</sup>SC(1-0) timings apply only if the Snoop Mode bit (CTEST8 bit 0) is equal to zero.




Figure 6-17. Bus Mode 2 Bus Master Read Cycle (Cache Line Burst)

Note: Shaded areas indicate that the signal is a don't care.

<sup>\*</sup>SC(1-0) timings apply only if the Snoop Mode bit (CTEST8 bit 0) is equal to zero.

### Bus Mode 2 Bus Master Write Sequence

- 1) The 53C710 has attained bus mastership.
- 2) The 53C710 asserts the Read/Write, Snoop Control, Function Control and Transfer Type lines.
- 3a) The 53C710 asserts Transfer in Progress and Transfer Start.
- 3b) The 53C710 asserts Transfer Start, Address, Size lines, and Data lines.
- 4) The 53C710 deasserts Transfer Start.
- 5) The 53C710 waits for Transfer Acknowledge, Transfer Burst Inhibit and Transfer Error Acknowledge.
  - If Transfer Burst Inhibit is not asserted, attempt cache bursting.

- If Transfer Error Acknowledge and Transfer Acknowledge are asserted, attempt a retry.
- If Transfer Error Acknowledge is asserted and Transfer Acknowledge is not asserted, a bus fault condition will be generated.
- If Transfer Acknowledge is asserted, Transfer Error Acknowledge is not asserted, and the 53C710 requires more cycles, return to step 3b.
- 6) The 53C710 deasserts the Control, Address and Data lines.
- 7) Upon acknowledge of the last bus cycle, the 53C710 deasserts Master and Bus Grant Acknowledge.

53C710 Bus Mode 2 Bus Master Write Timings (Non-Cache-Line & Cache Line Burst)

Parameter	Symbol	Min	Max	Units
BOFF/ setup to BCLK high	t <sub>i</sub>	8	_	ns
BOFF/ hold from BCLK high	t <sub>2</sub>	7	-	ns
BCLK high to TIP/ driven	t <sub>3</sub>	5	32	ns
BCLK high to TIP/ low	t <sub>4</sub>	3	17	ns
BCLK high to TIP/ high	t,	3	16	ns
BCLK high to TIP/ hi-Z	t <sub>6</sub>	7	32	ns
BCLK high to TS/ driven	t,	5	30	ns
BCLK high to TS/ low	t <sub>8</sub>	3	14	ns
BCLK high to TS/ high	t <sub>9</sub>	3	13	ns
BCLK high to TS/ hi-Z	t <sub>io</sub>	7	32	ns
TA/ setup to BCLK high	t <sub>ii</sub>	9	-	ns
TA/ hold from BCLK high	t <sub>12</sub>	5	-	ns
BCLK high to A(31-0), SIZ(1-0) driven	t <sub>13</sub>	5	28	ns
BCLK high to A(31-0), SIZ(1-0) valid	t <sub>14</sub>	3	18	ns
BCLK high to A(31-0), SIZ(1-0) hi-Z	t <sub>15</sub>	7	32	ns ·
BCLK high to R_W/, SC(1-0), FC(2-0), TT(1-0) driven and valid	t <sub>16</sub>	5	30	ns
BCLK high to R_W/, SC(1-0), FC(2-0), TT(1-0) hi-Z	t <sub>17</sub>	-	32	ns
BCLK high to Write Data driven	t <sub>is</sub>	5	34	ns
BCLK high to Write Data valid	t <sub>19</sub>	7	24	ns
BCLK high to Write Data hi-Z	t <sub>20</sub>	5	30	ns
TBI/ setup to BCLK high	t <sub>21</sub>	6		ns
TBI/ hold from BCLK high	t <sub>22</sub>	4	-	ns
TEA/ setup to BCLK high	t <sub>23</sub>	9	-	ns
TEA/ hold from BCLK high	t <sub>24</sub>	5	-	ns

**Electrical Specifications Manual** 

(This page intentionally left blank.)

53C710-1 Bus Mode 2 Bus Master Write Timings (Non-Cache-Line & Cache Line Burst)

Parameter	Symbol	Min	Max	Units
BOFF/ setup to BCLK high	t <sub>i</sub>	8	<u>-</u>	ns
BOFF/ hold from BCLK high	t <sub>2</sub>	7	-	ns
BCLK high to TIP/ driven	t <sub>3</sub>	5	26	ns
BCLK high to TIP/low	t <sub>4</sub>	3	14	ns
BCLK high to TIP/ high	t,	3	14	ns
BCLK high to TIP/ hi-Z	t <sub>6</sub>	7	28	ns
BCLK high to TS/ driven	t,	5	25	ns
BCLK high to TS/low	t <sub>s</sub>	3	12	ns
BCLK high to TS/ high	t, «%	<b>()</b> 13	12	ns
BCLK high to TS/ hi-Z	t <sub>9</sub> t <sub>11</sub> t <sub>12</sub> t <sub>13</sub>	7	28	ns
TA/ setup to BCLK high	Y <sub>1</sub>	9	-	ns
TA/ hold from BCLK high	t <sub>12</sub>	5	-	ns
BCLK high to A(31-0), SIZ(1-0) dinven	t <sub>13</sub>	5	24	ns
BCLK high to A(31-0), SIZ(1-0) valid	t <sub>14</sub>	3	15	ns
BCLK high to A(31-0), SIZ(1-0) hi-Z	t <sub>15</sub>	7	28	ns
BCLK high to $R_W/$ , $SC(1-0)$ , $FC(2-0)$ , $TT(1-0)$ driven and valid	t <sub>16</sub>	5	25	ns
BCLK high to R_W/, SC(1-0), FC(2-0), TT(1-0) hi-Z	t <sub>17</sub>	-	28	ns
BCLK high to Write Data driven	t <sub>18</sub>	5	28	ns
BCLK high to Write Data valid	t <sub>19</sub>	7	18	ns
BCLK high to Write Data hi-Z	t <sub>20</sub>	5	25	ns
TBI/ setup to BCLK high	t <sub>21</sub>	6	-	ns
TBI/ hold from BCLK high	t <sub>22</sub>	4	-	ns
TEA/ setup to BCLK high	t <sub>23</sub>	9	-	ns
TEA/ hold from BCLK high	t <sub>24</sub>	5	-	ns




Figure 6-18. Bus Mode 2 Bus Master Write Cycle (Non-Cache Line Burst)

Note: Shaded areas indicate that the signal is a don't care.

<sup>\*</sup>SC(1-0) timings apply only if the Snoop Mode bit (CTEST8 bit 0) is equal to zero.




Figure 6-19. Bus Mode 2 Bus Master Write Cycle (Cache Line Burst)

Note: Shaded areas indicate that the signal is a don't care.

<sup>\*</sup>SC(1-0) timings apply only if the Snoop Mode bit (CTEST8 bit 0) is equal to zero.

## **Bus Mode 2 Mux Mode Operation**

## Mux Mode Read Cycle (Cache Line and Non-Cache Line Burst) Mux Mode Read Sequence

- 1) The 53C710 has attained bus mastership.
- 2) The 53C710 asserts the Read/Write/, Snoop Control, Function Control and Transfer Type lines.
- 3a) The 53C710 asserts Transfer in Progress and Transfer Start.
- 3b) The 53C710 asserts the Transfer Start, Address, and Size lines.
- 4) The 53C710 deasserts Transfer Start and floats the Address lines.
- 5) The 53C710 waits for Transfer Acknowledge, Valid Data driven on the data pins, Transfer Burst Inhibit and Transfer Error Acknowledge.

- If Transfer Burst Inhibit is not asserted, attempt cache bursting.
- If Transfer Error Acknowledge and Transfer Acknowledge are asserted, attempt a retry.
- If Transfer Error Acknowledge is asserted and Transfer Acknowledge is not asserted, a bus fault condition will be generated.
- If Transfer Acknowledge is asserted and Transfer Error Acknowledge is not asserted and the 53C710 requires more cycles, then return to step 3b.
- 6) The 53C710 deasserts the Control lines.
- Upon acknowledgment of the last bus cycle, the 53C710 deasserts Master and Bus Grant Acknowledge.

**Note:** This mode of operation expects D(3l-0) to be tied to A(3l-0) resistively.

### 53C710 Bus Mode 2 Mux Mode Read Timings

Parameter	Symbol	Min	Max	Units
BCLK high to Address driven	t <sub>i</sub>	6	22	ns
BCLK high to Address hi-z	t <sub>2</sub>	-	23	ns
Read Data setup to BCLK high	t,	5	-	ns
Read Data hold from BCLK high	t <sub>4</sub>	6	-	ns

### 53C710-1 Bus Mode 2 Mux Mode Read Timings

Parameter		Symbol	Min	Max	Units
BCLK high to Address driven		t <sub>i</sub>	6	18	ns
BCLK high to Address hi-z	. ]	*************	<b>.</b>	18	ns
Read Data setup to BCLK high	244	¢ <sup>∖</sup> ″'t,	5	-	ns
Read Data hold from BCLK high	VOALE.	t <sub>4</sub>	6	-	ns





Figure 6-20. Mux Mode Read Cycle (Non-Cache Line Burst)





### Mux Mode Write Cycle (Cache Line and Non-Cache Line Burst)

### Mux Mode Write Sequence

- 1) The 53C710 has attained bus mastership.
- The 53C710 asserts the Read/Write, Snoop Control, Function Control and Transfer Type lines.
- 3a) The 53C710 asserts Transfer in Progress and Transfer Start.
- 3b) The 53C710 asserts Transfer Start, Address, Size lines, and floats the Data lines.
- 4) The 53C710 deasserts Transfer Start, floats the address bus, and asserts the data bus.
- The 53C710 waits for Transfer Acknowledge, Transfer Burst Inhibit and Transfer Error Acknowledge.
  - If Transfer Burst Inhibit is not asserted, attempt cache bursting.

- If Transfer Error Acknowledge and Transfer Acknowledge are asserted, attempt a retry.
- If Transfer Error Acknowledge is asserted and Transfer Acknowledge is not asserted, a bus fault condition will be generated.
- If Transfer Acknowledge is asserted, Transfer Error Acknowledge is not asserted, and the 53C710 requires more cycles, return to step 3b.
- 6) The 53C710 deasserts the Control and Data lines.
- Upon acknowledge of the last bus cycle, the 53C710 deasserts Master and Bus Grant Acknowledge.

**Note:** This mode of operation expects D(31-0) to be physically tied to A(31-0) resistively.

### 53C710 Bus Mode 2 Mux Mode Write Timings

Parameter	Symbol	Min	Max	Units
BCLK high to Old Data driven	t <sub>i</sub>	-	34	ns
BCLK high to Address driven	t <sub>2</sub>	6	22	ns
BCLK high to new Data driven	t <sub>3</sub>	8	24	ns
Hi-z to Driven switching time	t <sub>4</sub>	1	-	ns
BCLK high to Next Data	l t <sub>s</sub>	-	19	ns

### 53C710-1 Bus Mode 2 Mux Mode Write Timings

Parameter	Symbol	Min	Max	Units
BCLK high to Old Data driven	t <sub>i a</sub>	-	28	ns
BCLK high to Address driven		6	18	. ns
BCLK high to new Data driven	t,	8	18	ns
Hi-z to Driven switching time	t,	1	<u> </u>	ns
BCLK high to Next Data	t <sub>s</sub>	_ ·	16	ns
•				





Figure 6-22. Mux Mode Write Cycle (Non-Cache Line Burst)






# **SCSI Timings**


All unspecified SCSI timings meet the ANSI standard for SCSI-2.

Figure 6-24. Initiator Asynchronous Send




Parameter	Symbol	Min	Max	Units
ACK/ asserted from REQ/ asserted	t <sub>1</sub>	10	-	ns
ACK/ deasserted from REQ/ deasserted	t <sub>2</sub>	10	<b>-</b> .	ns
Data setup to ACK/ asserted	t,	55	<del>-</del> .	ns
Data hold from REQ/ deasserted	t <sub>4</sub>	20	-	ns

Figure 6-25. Initiator Asynchronous Receive




Parameter	Symbol	Min	Max	Units
ACK/ asserted from REQ/ asserted	t <sub>i</sub>	10	-	ns
ACK/ deasserted from REQ/ deasserted	t <sub>2</sub>	10		ns
Data setup to REQ/ asserted	t,	0	-	ns
Data hold from ACK/ deasserted	t <sub>4</sub>	0	• •	ns

Figure 6-26. Target Asynchronous Send



Parameter	Symbol	Min	Max	Units
REQ/ deasserted from ACK/ asserted	t <sub>1</sub>	10	-	ns
REQ/ asserted from ACK/ deasserted	t <sub>2</sub>	10	-	ns
Data setup to REQ/ asserted	t <sub>3</sub>	55	-	ns
Data hold from ACK/ asserted	t <sub>4</sub>	20	-	ns

Figure 6-27. Target Asynchronous Receive



Parameter	Symbol	Min	Max	Units
REQ/ deasserted from ACK/ asserted	t <sub>1</sub>	10	-	ns
REQ/ asserted from ACK/ deasserted	t <sub>2</sub>	10	-	ns
Data setup to ACK/ asserted	t,	0	-	ns
Data hold from REQ/ deasserted	t <sub>4</sub>	0	_	ns

REQ/ or ACK/

Send Data SD7-SD0, SDP/

Receive Data SD7-SD0, SDP/

Valid n

Valid n

Valid n+1

Valid n+1

Figure 6-28. Initiator and Target Synchronous Transfers

## **SCSI-1 Transfers (Single Ended, 5.0 MB/s)**

Parameter	Symbol	Min	Max	Units
Send REQ/ or ACK/ assertion pulse width	t <sub>1</sub>	90	-	ns
Send REQ/ or ACK/ deassertion pulse width	t <sub>2</sub>	90	-	ns
Receive REQ/ or ACK/ assertion pulse width	t <sub>1</sub>	90	-	ns
Receive REQ/ or ACK/ deassertion pulse width	t <sub>2</sub>	90	_	ns
Send data setup to REQ/ or ACK/ asserted	t,	55	-	ns
Send data hold from REQ/ or ACK/ asserted	t <sub>4</sub>	100	-	ns
Receive data setup to REQ/ or ACK/ asserted	t,	0	-	ns
Receive data hold from REQ/ or ACK/ asserted	t <sub>s</sub>	45	_	ns

# SCSI-1 Transfers (Differential, 4.17 MB/s)

Parameter	Symbol	Min	Max	Units
Send REQ/ or ACK/ assertion pulse width	t,	95	-	ns
Send REQ/ or ACK/ deassertion pulse width	t <sub>2</sub>	95	_	ns
Receive REQ/ or ACK/ assertion pulse width	ti	84	-	ns
Receive REQ/ or ACK/ deassertion pulse width	t <sub>2</sub>	84	-	ns
Send data setup to REQ/ or ACK/ asserted	t <sub>3</sub>	63	-	ns
Send data hold from REQ/ or ACK/ asserted	t <sub>4</sub>	110	· -	ns
Receive data setup to REQ/ or ACK/ asserted	t <sub>s</sub>	0	-	ns
Receive data hold from REQ/ or ACK/ asserted	t <sub>6</sub>	45	-	ns

## SCSI-2 Fast Transfers (10.0 MB/s, 40 MHz Clock)

Parameter	Symbol	Min	Max	Units
Send REQ/ or ACK/ assertion pulse width	t <sub>i</sub>	35	-	ns
Send REQ/ or ACK/ deassertion pulse width	t <sub>2</sub>	35	-	ns
Receive REQ/ or ACK/ assertion pulse width	t,	24	-	ns
Receive REQ/ or ACK/ deassertion pulse width	t <sub>2</sub>	24	_	ns
Send data setup to REQ/ or ACK/ asserted	t <sub>3</sub>	33	-	ns
Send data hold from REQ/ or ACK/ asserted	t <sub>4</sub>	45	-	ns
Receive data setup to REQ/ or ACK/ asserted	t <sub>s</sub>	0	-	ns
Receive data hold from REQ/ or ACK/ asserted	t <sub>6</sub>	10	-	ns

## SCSI-2 Fast Transfers (10.0 MB/s, 50 MHz clock)

Parameter	Symbol	Min	Max	Units
Send REQ/ or ACK/ assertion pulse width	t <sub>i</sub>	35	-	ns
Send REQ/ or ACK/ deassertion pulse width	t <sub>2</sub>	35	-	ns
Receive REQ/ or ACK/ assertion pulse width	t <sub>i</sub>	24	-	ns
Receive REQ/ or ACK/ deassertion pulse width	t <sub>2</sub>	24	-	ns
Send data setup to REQ/ or ACK/ asserted	t,	33	-	ns
Send data hold from REQ/ or ACK/ asserted	t,	40**	-	ns
Receive data setup to REQ/ or ACK/ asserted	t <sub>s</sub>	0	-	ns
Receive data hold from REQ/ or ACK/ asserted	t <sub>6</sub>	10	-	ns

<sup>\*</sup> Transfer period bits (Bits 6-4 in SXFER register) are set to zero and the Extra Clock Cycle of Data Setup bit (Bit 7 in SCNTL1) is set.

Note: For fast SCSI, the Enable Active Negation bit (CTESTO bit 5) should be set.

<sup>\*\*</sup> Analysis of system configuration is recommended due to reduced driver skew margin in differential systems.

# **NCR TolerANT™ Active Negation Technology Electrical Characteristics**

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
V <sub>0H</sub> 1	Output high voltage	$I_{oH} = 2.5 \text{ mA}$	2.5	31	3.5	V
V <sub>or.</sub>	Output low voltage	$I_{\infty} = 48 \text{ mA}$	0.1	0.2	0.5	V
V <sub>III</sub>	Input high voltage		2.0		7.0	V
V <sub>E</sub>	Input low voltage	Referenced to V <sub>s</sub>	-0.5		0.8	v
V <sub>ts</sub>	Input clamp voltage	$V_{DD} = min; I_t = -20 \text{ mA}$	-0.66	-0.74	-0.77	v
V <sub>TH</sub>	Threshold, high to low		1.1	1.2	1.3	V
V <sub>n.</sub>	Threshold, low to high		1.5	1.6	1.7	V
V <sub>TH</sub> -V <sub>TL</sub>	Hysteresis		300	350	400	mV
I <sub>oh</sub>	Output high current	V <sub>он</sub> = 2.5 Volts	2.5	15	24	mA
I <sub>or</sub>	Output low current	V <sub>or.</sub> = 0.5 Volts	100	150	200	mA
I osh	Short-circuit output high current	Output driving low, pin shorted to V <sub>D</sub> supply <sup>2</sup>			625	mA
I <sub>ost.</sub>	Short-circuit output low current,	Output driving high, pin shorted to $V_s$ supply			95	mA
I <sub>LH</sub>	Input high leakage	$-0.5 < V_{DD} < 5.25$ $V_{PN} = 2.7 \text{ V}$		0.05	10	μ <b>Α</b>
I <sub>u</sub>	Input low leakage	$-0.5 < V_{_{DO}} < 5.25$ $V_{_{PN}} = 0.5V$		-0.05	-10	μA
R,	Input resistance	SCSI pins <sup>3</sup>		20		M
C,	Capacitance per pin	Quad Flat Pack Package	6	8	10	pF

# NCR TolerANT™ Active Negation Technology Electrical Characteristics, Continued

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
t <sub>R</sub> <sup>1</sup>	Rise time, 10% to 90 %	Figure 6-29	9.7	15.0	18.5	ns
t,	Fall time, 90% to 10%	Figure 6-29	5.2	8.1	14.7	ns
dV <sub>n</sub> /dt	Slew rate, low to high	Figure 6-29	0.15	0.23	0.49	V/ns
dV <sub>t</sub> /dt	Slew rate, high to low	Figure 6-29	0.19	0.37	0.67	V/ns
	Electrostatic Discharge	Mil Std 883C; 3015-7	2			KV
	Latch-up		100			mA
	Filter Delay	Figure 6-30	20	25	30	ns
	Extended Filter Delay	Figure 6-30	40	50	60	ns

Note: These values are guaranteed by periodic characterization.

<sup>&</sup>lt;sup>1</sup> Active Negation outputs only: Data, Parity, REQ, ACK

<sup>&</sup>lt;sup>2</sup> Single pin only; irreversible damage may occur if sustained for 1 second

 $<sup>^3</sup>$  SCSI RESET pin has  $10K\Omega$  pull-up resistor

Figure 6-29. Rise and Fall Time Test Conditions






Figure 6-30. SCSI Input Filtering



 $t_i$  = input filtering period, resistor-programmable to either 30 or 60 ns

Figure 6-31. Hysteresis of SCSI Receiver







Figure 6-32. Input Current as a Function of Input Voltage

Figure 6-33. Output Current as a Function of Output Voltage



## NCR Microelectronic Products Division – Sales Locations

For literature on any NCR product or service call the NCR hotline toll-free:

### 1-800-334-5454

### **Worldwide Sales Headquarters**

1731 Technology Drive, Suite 600 San Jose, CA 95110 (408) 453-0303

### **Division Plant Locations**

### NCR Microelectronic Products Division

2001 Danfield Court Fort Collins, CO 80525 (303) 226-9500

Commercial ASIC Products
Customer Owned Tooling Products
Communication Products
Disk Array Products

### NCR Microelectronic Products Division

1635 Aeroplaza Drive Colorado Springs, CO 80916 (719) 596-5795

SCSI Products
Graphics Products

### **North American Sales Offices**

#### Northwest Sales

1731 Technology Drive, Suite 600 San Jose, CA 95110 (408) 441-1080

#### Southwest Sales

3300 Irvine Avenue, Suite 255 Newport Beach, CA 92660 (714) 474-7095

#### North Central Sales

8000 Townline Avenue, Suite 209 Bloomington, MN 55438 (612) 941-7075

#### **South Central Sales**

17304 Preston Road, Suite 635 Dallas, TX 75252 (214) 733-3594

#### Northeast Sales

500 West Cummings Park, Suite 4000 Woburn, MA 01801 (617) 933-0778

#### **Southeast Sales**

1051 Cambridge Square, Suite C Alpharetta, GA 30201 (404) 740-9151

### International Sales Offices

### European Sales Headquarters

Westendstrasse 193 8000 Munchen 21 Post fach 210370 Germany 49 89 57931199

#### Asia/Pacific Sales Headquarters

35th Floor, Shun Tak Centre 200 Connaught Road Central Hong Kong 852 859 6044