Disk Jockey 2D Model B Technical Reference Manual

> Revision 1 December 1982

Copyright (C) 1982 by Morrow Designs, Inc.

All rights reserved.

No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise, without prior written permission of Morrow Designs, Inc.

DISCLAIMER

No representations or warranties, express or implied, are made with respect to the contents hereof, including, but not limited to, the implied warranty of merchantability or fitness for a particular purpose. Further, Morrow Designs, Inc., reserves the right to revise this publication and to make changes from time to time in the content hereof without obligation to notify any person of such revision.

CP/M 2.2 is an operating system developed by Digital Research; all references to this product should be so noted.

Morrow Designs 600 McCormick St. San Leandro, CA 94577 (415) 430-1970

IMPORTANT WARRANTY INFORMATION

LIMITED WARRANTY

Morrow Designs, Incorporated, warrants its products to be free from defects in workmanship and materials for the periods indicated below. This warranty is limited to the repair and replacement of parts only and liability is limited to the wholesale list price of the product.

Limitation of Liability: The foregoing warranty is in lieu of all other warranties,
expressed or implied, including, but not
limited to, the implied warranties of merchantability and fitness for a particular
purpose. In no event will Morrow Designs,
Incorporated, be liable for consequential
damages even if Morrow Designs, Incorporated,
has been advised of the possibility of such
damages.

This warranty is void if, in the sole opinion of Morrow Designs, Incorporated, the product has been subject to abuse or misuse.

Circuit boards - Parts, including the printed circuit board, purchased as factory assemblies, are warranted for a period of ninety (90) days from the original invoice/purchase date.

Electro-mechanical peripherals - Peripheral equipment such as floppy disk drives, etc., not manufactured by Morrow Designs, Incorporated, carry their own manufacturers' warranties. Please contact Morrow Designs' Customer Service Department for information regarding these peripheral devices.

Software/Firmware - Morrow Designs, Incorporated, makes no representations or warranties whatsoever with respect to software or firmware associated with its products and specifically disclaims any implied or expressed warranty of fitness for any particular purpose or compatibility with any hardware, operating system, or software/firmware. Morrow Designs, Incorporated, reserves the right to alter or update any program, publication or manual without obligation to notify any person of such changes.

WARRANTY RETURN PROCEDURE

Should a customer experience a defect in either workmanship or materials during the warranty period, Morrow Designs, Incorporated will replace or repair the product at its expense only if the product is promptly returned to Morrow Designs, Incorporated for repair or replacement, and the following procedure for returning the product is followed:

- 1. Phone Morrow Design's Customer Service Department at (415) 430-1970. Inform the customer service staff of the nature of your problem and obtain a RETURN AUTHORIZATION NUMBER. No return shipment will be accepted without this number.
- 2. Repack the equipment and ship it to Morrow Designs, Incorporated, care of the Customer Service Department, 600 McCormick St., San Leandro, California, 94577. All freight charges must be prepaid by the customer, as well as all related charges, such as customs clearance and documentation. CODs WILL BE REFUSED. Indicate the RETURN AUTHORIZATION NUMBER on the waybill and shipping label. Include with the equipment a copy of proof of purchase showing the date the equipment was purchased. Any shipment received without proof of purchase will be billed as non-warranty repairs. Please also include a brief written description of the problem experienced with the equipment.
- 3. Morrow Designs, Incorporated, will repair or replace defective items and return the product to the customer via UPS surface, prepaid rates. Any other form of delivery or shipment required or requested by the customer is at the sole expense of the customer.
- 4. SHIPPING DAMAGE: (a) Morrow Designs, Incorporated, is not responsible for damage to goods in transit. (b) If you return a product because of shipping damage, have the product inspected by the carrier before returning it to us. Failure to do so may result in denial of your claim by the carrier. (c) Always ship the product in its original packing material. If the original packing material has been damaged or lost, new packing material can be purchased from Morrow Designs. Many shippers will not honor damage claims if the product is not adequately packaged.
- 5. Morrow Designs, Incorporated, is not responsible for the integrity of any data recorded on any media returned for service or repair. It is the responsibility of the user to back-up all necessary information.

Disk Jockey 2D Model B Technical Reference Manual Revision 1

Table of Contents

1.	INTRODUCTION	1
	1.1. INTRODUCTION	1
	1.2. MANUAL ORGANIZATION	
		1
2.	SYSTEM OVERVIEW	_
~ .	2 1 HADDWADE DEAMINES	2
	2.1. HARDWARE FEATURES	2
	2.2. SOFTWARE FEATURES	2
	2.3. GENERAL INFORMATION	2
_		
3.	INSTALLING THE DJ2D/B - STANDARD ENVIRONMENT	3
	3.1. INSTALLATION OVERVIEW	3
	3.2. INSTALLATION REQUIREMENTS	3
	3.3. EXAMINE THE BOARD	3
	3.4. SETTING THE SWITCHES	4
	3.4.1. Switch 1	4
	3.4.2. Switch 2	6
	3.5. INSTALLING JUMPER OPTIONS	7
	3.6. FACTORY SET JUMPER SETTINGS	8
	3.7. SEATING THE DJ2D/B BOARD	8
		10
		10
	3 9 2 Multiple Drive Connections	12
	3.9.2. Multiple Drive Connections	12
, .	3.10. INSTALLATION CHECKS	14
1		
*•	SYSTEM START-UP AND POWER DOWN	15
	4.1. STANDARD ENVIRONMENT- OVERVIEW	15
		16
	4.3. DISKETTE INITIALIZATION AND FORMATTING	16
	4.4. SYSTEM SHUT DOWN	17
5.	OPERATION IN A NON-STANDARD ENVIRONMENT	18
	5.1. OVERVIEW	18
	5.2. BANK SELECTION	18
	5.3. INTERRUPT LOGIC	20
		21
	5.5. PHANTOM ENABLE	23
	5.6. 2, 4 and 6 MHz OPERATION	24
	7 000777 7 / 0 0	25
		25
	5.7.3. Stop Bit Count	25
	5.7.4 Parity	26
		26
	*•O• DIMENTO PERIORI CONDICATINID	27

Table of Contents, Cont.

6.	HARDV	WARE REGISTERS	28
	6.1.	DATA ORGANIZATION	28
	6.2.	SECTOR FORMATS	29
	6.3.	I/O REGISTERS	34
	6.4.	READ ONLY REGISTERS	36
		6.4.1. Register 0	36
		6.4.2. Register 1	36
		6.4.3. Register 2	37
		6.4.4. Register 3	38
		6.4.5. Register 4	38
	6.5.	WRITE ONLY REGISTERS	39
	0.5.	6.5.1. Register 0	39
		6.5.2. Register 1	39
		6.5.3. Register 2	39 41
		6.5.4. Register 3	42
	6 6	1791 CONTROLLER REGISTERS	42
	6.6.		
		6.6.1. Register 4 (WRITE)	43
		6.6.2. Register 4 (READ)	47
		6.6.3. Register 5	48
		6.6.4. Register 6	48
		6.6.5. Register 7	48
7.	SOFT	WARE FUNCTIONS	50
•	7.1.		50
	7.2.	SERIAL PORT (P2)	51
	7.3.		54
	7.3.	7.3.1. TERMIN	54
			54 54
		7.3.3. TPANIC	54
		7.3.4. TSTAT	55
	7.4.	EPROM SUBROUTINES OVERVIEW (Disk Functions)	55
	7.5.	EPROM SUBROUTINES (Disk Controller)	61
		7.5.1. TRKSET	61
		7.5.2. SECTOR	61
		7.5.3. SETDMA	61
		7.5.4. SELDRV	62
		7.5.5. SETSID	62
		7.5.6. SETDEN	62
		7.5.7. TKZERO	63
		7.5.8. READ	63
		7.5.9. DWRITE	66
		7.5.10. DBOOT	66
		7.5.11. DMAST	67
		7.5.12. STATUS	67
		7.5.13. DSKERR	69

Table of Contents, Cont.

8.1. OVERVIEW	71 71 71 73
en de la companya de La companya de la co	
Appendices	
B. P1 AND P2 PIN CONNECTIONS	74 77 79 31
<u>List Of Figures</u>	
3-2: Factory Settings SWl (Located at 5D)	4 5 7 9 10 11
4-1: Write Protected Floppy Disk	. 5
5-2: Bank Select Bits	19 21 22 23 24 27
6-2: 128 Bytes/Sector Format	28 30 31 32 33 36 37 31 31 31

List of Figures, Cont.

7-2: 7-3:	"DWRITE" Register A Error Bits	51 65 66 68 70
C-1: C-2:	Spring Pin Connections Molex Connector Orientation	80 80
	<u>List of Tables</u>	
5-2: 5-3: 5-4:	Power-On Jump Table Baud Rate Switch Settings Word Length Selection Stop Bit Count Selection Parity Switch Setting	23 25 25 26 26
6-2: 6-3: 6-4: 6-5: 6-6:	Sector Formats I/O Registers Memory Map 1791 Controller Registers. Command Summary Flag Summary Flag Summary Flag Summary	29 34 35 43 44 45 46
7-1:	ROM Jump Table	50
C-1: C-2:	RS-232 Male Connector Pinout	79 79

1. INTRODUCTION

1.1. INTRODUCTION

The Disk Jockey 2D Model B (DJ2D/B) disk controller, when combined with a CPU board, memory and CRT terminal presents the user with a floppy based S-100 computer system. Morrow Designs supplies the CP/M Version 2.2 operating system with systems configured for the DJ2D/B systems. Normal configurations use the serial port on the DJ2D/B as the CP/M console device.

CP/M is the industry standard operating system for 8080/Z80 based systems. The DJ2D/B reads and writes 8 inch single and double density IBM 3740 compatible diskettes allowing the user access to CP/M programs which have been recorded on other systems. Although single density allows storage of only 256 Kbytes per diskette, it is currently the only standard of compatibility in 8 inch diskettes. All diskettes recorded on your DJ2D/B system which are to be transferred to other CP/M machines should be recorded in single density format. Double density allows as much as 620K bytes per diskette.

1.2. MANUAL ORGANIZATION

This manual was written as a technical reference guide for persons installing the DJ2D/B in their computer systems. Section 2 provides an overview of the DJ2D/B features; hardware, software and general features and capabilities are outlined. Section 3 covers installation of the DJ2D/B in a "standard environment". Section 4 discusses system start-up in the standard environment, and procedures for system power-down. Section 5 provides information to enable operation in a "non-standard" environment. Section 6 details the DJ2D/B hardware registers, Section 7 covers the DJ2D/B software functions, and Section 8 incorporates some of the unique hardware and software functions in "Hardware and Software Notes".

Appendices provide information on power-on jump logic, drive select registers, pin-outs for the DJ 2D/B I/O and serial ports, a troubleshooting guide, schematics, and software listings. Schematics, the DJ2D/B parts list and a detailed subject index are also provided.

2. SYSTEM OVERVIEW

2.1. HARDWARE FEATURES

The DJ controller board features four distinct hardware features:

- 1. The controller can be connected to any 8 inch floppy disk drive that is plug compatible with the Shugart 800/850 series of floppy disk drives. A 1791 (or equivalent) floppy disk controller reads and writes data in either single density FM code or double density MFM code with write precompensation.
- 2. A serial interface (1602 UART) allows communication with a terminal device at TTY 20ma current loop or RS-232 levels.
- 3. On-board software and hardware makes first-time power up easy.
- 4. Bank Select logic allows the board to be enabled or disabled under software control. This logic also can be programmed to force the board to be enabled or disabled during power-on/reset sequences.

2.2. SOFTWARE FEATURES

The Disk Jockey software is configured so that all that is necessary to get the system running is a central processing unit (CPU), memory board(s) and a terminal. All the "tools" needed to customize the system software are also included. Each Morrow Designs system diskette (included with the controller) includes:

- * CP/M 2.2 operating system
- * Source to CP/M BIOS
- * CP/M transient commands
- * Disk formatting program (with source file)

2.3. GENERAL INFORMATION

The DJ2D/B plugs into an S-100 bus slot in a system with an 8080, 8085, or Z80 (1.7MHz - 6MHz) CPU (see Section 3, Seating the DJ2D/B Board). The controller has a cable connector for attaching a flat cable to the first floppy disk drive, and can control a chain of up to four drives daisy chained on this cable. A second connector on the DJ2D/B is provided for attaching a terminal device (see Section 3, I/O Connectors).

3. INSTALLING THE DJ2D/B - STANDARD ENVIRONMENT

3.1. INSTALLATION OVERVIEW

The DJ2D/B has been configured at the factory to work in the following operating environment:

- * CPU does its own power-on jump.
- * Memory board responds to PHANTOM signal.
- * Communication rate for the serial port is set at 9600 baud; protocol is 8 data bits, 2 stop bits, parity inhibited.
- * Board is not set for bank select or interrupt drivers.

NOTE: If your system does not meet these requirements, refer to Section 5, OPERATION IN A NON-STANDARD ENVIRONMENT.

3.2. INSTALLATION REQUIREMENTS

Installation of the DJ2D/B controller board requires the following:

- 1. Setting the two 8-position DIP switches.
- 2. Installing jumper options.
- Seating the board in the system's S-100 bus slot.
- 4. Connecting the cable from the DJ2D/B to the disk drive.
- 5. Connecting the cable to the DJ2D/B serial port connector and to your terminal.

Each step is covered separately within this section.

WARNING: NEVER INSERT OR REMOVE A BOARD WITH SYSTEM POWER ON! THIS WILL DAMAGE THE BOARD.

3.3. EXAMINE THE BOARD

Before installing the DJ controller board, examine the board for shipping damage. If shipping damage exists, note the condition on the waybill, notify the carrier, and check the Warranty Return Procedure at the front of this manual for instructions on returning the board to Morrow Designs.

3.4. SETTING THE SWITCHES

Each DJ2D/B controller board contains two (2) 8-position DIP switches, labelled SWl and SW2. The location of these switches on the board are 5D and 13C, respectively.




Figure 3-1: DJ2D/B DIP Switch Locations

Each switch has eight paddles. The setting of each paddle, and the functions they perform, are described and illustrated in this section.

3.4.1. Switch 1

Switch 1 controls the DJ2D/B Power-On Jump logic, Phantom logic, and operation of the board at various bus speeds. Standard location for the DJ2D/B controller is F800H.

Section 3: Installing the DJ2D/B - Standard Environment

- . Paddles 1 through 5 control the Power-On Jump (POJ) address.
- . Paddle 8 enables/disables POJ circuitry.
- . Paddle 6 affects the PHANTOM* line.
- . Paddle 7 is set according to system bus speed.

Most computer systems have some means of performing power-on jump to specific memory locations. In this case, the POJ circuitry of the DJ2D/B is not required, and all Switch 1 paddles may be left in the OFF position. If the CPU cannot perform POJ (to F800H), refer to Section 5, OPERATING IN A NON-STANDARD ENVIRONMENT. Refer also to your CPU manual for instructions on setting the POJ address.

The figure below illustrates the settings for Switch 1 as shipped from the factory:




Figure 3-2: Factory Settings SW1 (Located at 5D)

3.4.2. Switch 2

Switch 2 controls the console serial port.

- . Paddles 1 through 4 set the baud rate.
- Paddle 5 selects word length.
- . Paddle 6 controls the number of stop bits.
- . Paddles 7 and 8 affect parity checking.

The serial port can communicate with devices at speeds from 50 baud to 19.2K baud (selectable by switches at board location 13C). In addition to baud rate selection, the user can select the number of data bits, stop bits and parity via these switches. The vast majority of users will connect their terminal to this port for the CP/M console.

The figure below illustrates the settings for Switch 2 as shipped from the factory:




Figure 3-3: Factory Settings SW 2 (located at 13C)

Note: User's wishing to run their terminals at 19,200 baud need simply to turn paddle 4 OFF.

3.5. INSTALLING JUMPER OPTIONS

The DJ2D/B has four jumper options:

- J4 controls whether the DJ2D/B powers up active or inactive.
- JlA determines interrupt upon completion of commands.
- J3A controls bank select logic.




Figure 3-4: DJ2D/B Jumper Locations

3.6. FACTORY SET JUMPER SETTINGS

- J4 Jumper installed between A and B (refer to Figure 2-1). This allows the board to become active on power up or reset.
- J2 Jumper installed, allowing the board to generate S-100 PHANTOM signals which disable any memory board sharing the DJ2D/B's memory space.
- JlA No jumpers installed (refer to Section 5 on INTERRUPTS in OPERATION IN A NON-STANDARD ENVIRONMENT).
- J3A No jumpers installed (refer to Section 5 on BANK SELECT in OPERATION IN A NON-STANDARD ENVIRONMENT).

3.7. SEATING THE DJ2D/B BOARD

The DJ2D/B controller board plugs into an S-100 bus slot in a system with an 8080, 8085 or Z-80 (1.75MHz to 6MHz) CPU.

Place the bottom of the board (the side with the gold S-100 edge connectors) in the system's S-100 bus slot. You should be facing the component side of the board (the side containing the silk-screened legend).

NOTE: The S-100 bus is keyed so the board can be inserted with one orientation. Home-built systems, however, might not have card guides or a cage, and care must be taken to maintain proper orientation (Pin 1 is the leftmost finger of the card edge connector, as viewed from the component side of the board, edge connector fingers down.

Placing your thumbs on the top of the board, rock the board from side to side to seat the DJ2D/B securely in the S-100 slot.

Section 3: Installing the DJ2D/B - Standard Environment




Figure 3-5: Seating the S-100 Board

3.8. I/O CONNECTORS

Pl and P2 (see Figure 3-6) are the two connectors provided on each DJ2D/B board. Pl is a 50 pin header for connection to a floppy disk drive; P2 is a 7 pin header used to connect a serial I/O device.




Figure 3-6: DJ2D/B I/O Connectors

3.9. CABLE CONNECTION

The 50 pin flat ribbon cable required for connection to the floppy disk drive may either be included with the purchase of your floppy disk drive, or ordered from Morrow Designs. This cable must not exceed 8 feet in length. If the DJ2D/B is purchased separately (not as part of a Morrow Designs system), a seven pin molex connector kit is provided for cabling the DJ2D/B and terminal device (cable must not exceed 25 feet at 9600 baud).

Customers that purchase a Morrow Designs Discus system receive the cables required for connecting the DJ2D/B to the I/O devices (a 50 pin flat ribbon cable and 7 pin molex connector kit). This section describes the cabling procedure for floppy disk drive connection (refer to Appendix C for assembling the molex connector for the serial port).

The following rule applies to all cable configurations supplied by Morrow Designs:

The 50 pin flat ribbon cable provided with the Discus system should be connected to the Disk Jockey controller board so that the cable extends out over the solder side of the PC board--not the component side (see Figure 3-7). The cable must connect to each and every drive on the system. Thus, Pl Pin 50 on the DJ2D/B controller board should come in to each disk drive via the top part of the male 50 pin connector attached to the cabinet of each drive.




Figure 3-7: Cable Connections

Note: Incorrect disk cable installation will cause all drives in the system to become selected. This will also activate the drive write logic and destroy data on diskettes that are in these drives. Caution at this step will prevent this from occurring.

3.9.1. Single Drive Connections

Follow these instructions to install your DJ2D/B:

- 1. Turn off power to computer.
- 2. If not already done, install the DJ2D/B PC board into the motherboard. Press board into a rear slot GENTLY, but firmly.

Internal Connections:

- 1. Locate the 50-pin socket on the left side (rear view) of the DJ2D/B board labeled Pl (see Figure 3-8).
- 2. Connect a 50-pin cable to Pl on the DJ2D/B, matching pin-l on the connector to pin-l on the socket. Connection is correct if ribbon leads down and toward the back panel (see Figure 3-8).

External Connections:

3. Connect the end of this 50-pin cable to the 50-pin socket on the floppy disk drive rear panel.

3.9.2. Multiple Drive Connections

Multiple drives are connected to the DJ2D/B in a daisy chain fashion (see Figure 3-8). As illustrated, Drive D is located at one end of the cable and is the only terminated drive on the cable. The drive at the END of the cable is the only one which must be terminated (regardless of selection). The location of any additional drives on the cable is not important as long as they are not at the end of the cable. Again, extra drives are not terminated (see Appendix A for location of drive terminators).

Aside from termination, the only physical difference between an "A" and a "B" drive, or between any two differently addressed drives, is the jumper strapping on the PC board of the drives. Make sure the boards for your disk drives have been properly configured for multiple drive connection. Strapping a drive for termination and drive selection is documented in the OEM manual which accompanies the drive.

Four different daisy chain cables are available for one, two, three or four drive systems. A daisy chain cable is simply a parallel cable. Not all available connectors on a multiple drive cable must be filled for the system to function.




Figure 3-8: Drive Connection

3.10. INSTALLATION CHECKS

Once the DJ2D/B controller board is installed, perform the following check-out procedure:

- 1. Turn the system power on.
- 2. If the LED on the front of the drive comes on upon power up, the cable is on backwards and should be reversed. The LED on the front of the drive should light up only when a command has been issued to load the head.
- 3. Check components for excessive heat or smoke on power up. If there are no signs of faulty operation, proceed to Section 4, SYSTEM START-UP.

If you see or smell smoke, immediately turn system power OFF. Refer to the Warranty Return Procedures at the beginning of this manual for instructions on returning the board to Morrow Designs.

4. SYSTEM START-UP AND POWER DOWN

4.1. STANDARD ENVIRONMENT- OVERVIEW

In a standard environment, an assembled DJ2D/B is part of a Morrow Designs DISCUS 2 system. A copy of CP/M is included with this system and is tailored to the DJ2D/B's requirements. This version of CP/M expects that a serial RS-232 terminal is connected to the serial port (P2) on the DJ2D/B.

CP/M is supplied on a "write protected" diskette (the notch is OPEN). This disk MUST remain write protected--DO NOT COVER THE NOTCH ON THE DISKETTE. The system is designed to self load the CP/M operating system when the disk is placed in Drive A and a jump is made to F800H, through either a CPU jump or a DJ2D/B power on jump.




Figure 4-1: Write Protected Floppy Disk

4.2. BOOTSTRAP LOAD

If a diskette has NOT been placed in Drive A and a boot is attempted (as is often the case during a power-on-jump when the system is first powered up), the red activity light at the front of the Drive A will flash on briefly about once every second. The boot LED will turn on without flashing.

To execute a bootstrap load in this mode:

- 1. Insert a system diskette into Drive A. Do NOT lower the door latch yet.
- 2. Push the diskette into the drive far enough so that it locks into place (the higher the drive door, the easier for the diskette to lock into place).
- 3. Wait for the activity light at the front of the drive to flash on and off.
- 4. When it goes off, close the drive door by pushing down on the door latch until a click is heard. The system will boot the next time the drive activity light goes on.
- 5. Watch for a message describing your system configuration, followed by the CP/M prompt.

At this point we strongly recommend that you format some blank diskettes and make a backup copy of your system diskette. Instructions for formatting diskettes are given in the next section; see the CP/M manual for instructions on backing-up diskettes.

If you were not successful in booting up your system (no prompt appears), refer to the Troubleshooting Table in Appendix D.

4.3. DISKETTE INITIALIZATION AND FORMATTING

Diskettes, as purchased, must be initialized (formatted) before copying or writing data on them. Software included with the DJ2D/B contains a format program (FORMT#.COM) which allows the user to format diskettes in various formats. The 128 byte single density format option allows the user maximum compatability with other systems with minimum storage. It should be used only when diskettes are to be transferred to other non-Morrow Designs disk systems. When maximum storage capacity is desired or when diskettes are to be used in DJ2D/B systems only, the 1024 byte/sector format should be chosen.

NOTE: Due to the size of the Morrow Designs CP/M implementation, diskettes which are to have the operating system resident (able to be cold booted from) on them MUST be in 1024 byte/sector format. The 128 byte, single density disks are data

diskettes only and cannot have the operating system resident. The Morrow Designs SYSGEN.COM program will put the operating system onto a 1024 byte formatted diskette but will report errors if the diskette is formatted for other than 1024 bytes/sector.

The CP/M operating systems reserves the first two tracks of the diskette for the operating system (track 0 and 1). In addition, track 0 sector 1 (the very first sector on the diskette), contains a CP/M cold boot loader. This is the program which, once loaded into memory by the DJ2D/B controller on cold boot, commands the controller to load in the CP/M operating system from the system tracks into memory and then enter the operating system. Track 2 is reserved for the CP/M directory and contains imformation about the files on the diskette (e.g. how big the file is and where it is stored on the diskette). It is like a road map of the diskette.

This program is menu driven, making it simple to use. To enter the program, type:

FORMT#

and press the RETURN key. The program will step the heads, formatting each track sequentially, and print an * for each track completed.

4.4. SYSTEM SHUT DOWN

Shut down of the system involves:

- 1. Removing all diskettes from the disk drives, and
- Shutting off power to all system devices.

It is strongly recommended that you make a back-up copy of the disks previously in use, prior to shutting down the system.

5. OPERATION IN A NON-STANDARD ENVIRONMENT

5.1. OVERVIEW

This section offers a more detailed description of the options available with your DJ2D/B. It is directed toward those users desiring to configure their board for a non-Morrow Designs operating environment. As such, the information given here is more technically oriented than that in previous sections.

5.2. BANK SELECTION

The purpose of "Bank Selection" is to allow more memory in a system than the CPU can normally address. This is accomplished by assigning a board not only a memory address somewhere within the 64K range of addressable memory, but also a bit position within a special dedicated I/O port - Port 41H. Port 41H is called the "Bank Select Port" and is used by a wide variety of S-100 hardware manufacturers exclusively for this purpose. With this scheme, it is possible to have as much as 512K bytes of memory on the S-100 bus without addressing conflicts.

Since system software and user programs are continually requiring greater memory, memory mapped devices such as the Disk Jockey must exercise care in the use of S-100 bus memory space. To allow for the increased memory requirements, the Disk Jockey has implemented the Bank Select Port, Port 41H. This port allows the 2K of memory space used by the board to be assigned to any of eight banks within the bank address space on the bus. Another feature of the board is its ability to select or de-select itself during power-on clear or bus resets.

To implement the bank select logic on the board, decide which bit within Port 41H will be used to select and de-select the board. This bit is selected by installing a jumper on the board.

A decision must also be made as to whether the board should select or de-select itself when POC* (bus line 99) or PRESET* (bus line 75) is active. Most bank select schemes will require the DJ2D/B to be active on power-on. This decision is made by the installation of another jumper. The details of these two jumper options are presented in Figure 3-4 and 5-1.




Figure 5-1: Bank Select Jumper Options

Factory assembled boards are shipped with a jumper installed between A and B so that the board will select itself during POC* or PRESET*. If for some reason this choice is not acceptable, remove the jumper and install it between A and C. NOTE: ONE of the two jumpers MUST always be installed, even if the board is not to be used in a bank select environment. If the bank select logic is not to be used, the jumper should be between A and B.

NOTE: BOTH jumpers should NEVER be installed simultaneously.

11C 12C

The bank select scheme will provide for eight banks of memory each having 64K bytes. banks are numbered 0 through 7 correspond to the positions in Figure 4-6 at the right. The pad just above J3A should be jumpered to one of the pads to the right. The bit number to the right of the pad will determine the memory bank in which the Disk Jockey will reside. Once this choice is made, the Disk Jockey will be enabled or disabled when the CPU executes an OUT 41H insruction. The pattern in the A register will determine whether the board is selected or not. Suppose, for example, that J3A is connected to bit 7. Then the Disk Jockey will be enabled when the CPU executes an OUT 41H instruction and the A register has




Figure 5-2: Bank Select Bits

a pattern such that bit 7 is a one. The values of the other bits have no influence on whether

the board will be selected or not. If bit 7 is a zero, the board will be deselected. Again, the values of the other bits have no influence; however, for the bank select scheme to work properly, when an OUT 41H instruction is executed, usually only one of the bits in the A register should be a one. In this way, only one bank of memory will be selected at one time.

The bank select logic on the Disk Jockey board can be disabled by removing the 25LS2521 IC from position 11C.

5.3. INTERRUPT LOGIC

Whenever the 1791 disk controller chip finishes an operation such as Read Sector, Seek to a Track, Seek to Track 0, etc., it raises an internal interrupt request flag which is brought to the outside world on Pin 39 of the device. This flag can be used to inform external hardware that the chip is ready to execute new tasks. The present version of the Disk Jockey controller buffers this signal and makes provision for the user to connect it to any of the nine different interrupt lines available on the S-100 bus.

The line will go low when an interrupt is generated.

Presently there is not a great deal of interrupt driven software available for microcomputer systems. However, this will probably change as the user demand for increased system speed and performance is recognized by software vendors. It is also fair to say that interrupt driven operating systems are somewhat more complex. Their implementation requires a great deal more thought than implementation of non-interrupt driven operating systems. Operating systems such as UNIX have been designed with interrupts in mind while operating systems such as CP/M were designed before people seriously considered using classic interrupt techniques in a microcomputing environment.

The Disk Jockey interrupt logic is implemented by installing a jumper at the lower left area of the circuit board. The jumper should originate at the open pad, just to the left of JlA. Connect the jumper to ONLY ONE of the pads below the symbols VIO, VII, VI2, VI3, VI4, VI5, VI6, VI7, or PINT. Unless there is a vectored interrupt controller on the bus or on the system's CPU board, the jumper connection should be made to PINT. After the interrupt jumper is installed, interrupts from the 1791 can be enabled or disabled by writing a O or l in bit 5 of the Disk Jockey drive control register (Write Only Register #1). For the details please refer to the section on Hardware Level Registers. Figure 5-3 below shows the jumper pad layout for installing interrupts on the DJ2D/B board.

V	V	V	V	V	V	V	V	Ι
Ι	I	I	I	I	I	I	I	N
0	1	2	- 3	4	5	6	7	T

* J1A

Figure 5-3: Jumper Pad Layout

5.4. POWER-ON JUMP LOGIC

The Disk Jockey controller has the ability to generate a power on jump address on the system S-100 bus when power is first applied or when a system reset is active. This address generating ability forces the CPU to jump to the DBOOT routine in the EPROM on the DJ2D/B board and causes the system to boot an operating system from a diskette into memory.

Six paddles on Switch 1 control the Power-On Jump logic of the controller. Paddle 8, at the top of the switch, enables or disables the Power-On Jump circuitry. The logic is enabled if Paddle 8 is in the "on" position; Power-On Jump logic is disabled if Paddle 8 is in the "off" position.

If the logic is DISABLED, the settings of Paddles 1 through 5 are not important. If the logic is ENABLED, settings of Paddles 1 through 5 inform the CPU of the DJ2D/B starting address within a 64K region of memory.

The controller uses 2K of address space which starts on a 2K boundary. It is necessary, then, to specify the 5 high order address bits to affect a branch to the controller. Paddles 1 through 5 on Switch 1 program these 5 high order address bits. These switches are arranged in ascending order:

Paddle 5 programs address bit 11 - on for low, off for high Paddle 4 programs address bit 12 - on for low, off for high Paddle 3 programs address bit 13 - on for low, off for high Paddle 2 programs address bit 14 - on for low, off for high Paddle 1 programs address bit 15 - on for low, off for high

These paddles occupy the lowest five positions on Switch 1 at board position 5D. For a standard DJ2D/B board located at F800H, paddles 1, 2, 3, 4 and 5 should be "OFF".




Figure 5-4: Power-On Jump Settings

Table 5-1 illustrates the factory settings for Switch l Power-On Jump logic. Appendix A details each of the available Switch l Power-On Jump paddle settings.

Address	SW1-1	SW1-2	SW1-3	SW1-4	SW1-5
E000	off	off	off	on	on
E800	off	off	off	on	off
F000	off	off	off	off	on
F800	off	off	off	off	off

Table 5-1: Power-On Jump Table

5.5. PHANTOM ENABLE

The DJ2D/B will respond to the PHANTOM* line (S-100 pin 67) paddle 6 of switch 1 is placed in the 'on' position. paddle is the third from the top of the LEFT switch which is at position 5D on the circuit board. The Disk Jockey controller will become de-selected when the PHANTOM* is active (logic zero) if this paddle is on. If this paddle is placed in the position, the DJ2D/B controller will ignore the PHANTOM* 'off' line. In order for the Power-on Jump feature of the controller to work on a SOL computer, the PHANTOM* switch must be on. In most other systems, this switch should remain off.




Figure 5-5: Phantom Enable

At no time should the DJ2D/B generate and respond to PHANTOM simultaneously. If this happens, the board will generate the PHANTOM signal, then disable itself.

The DJ2D/B can also generate a PHANTOM signal that allows the controller to coexist with 64 K memory boards. Normally, this option is installed at the factory.

The memory board must support the PHANTOM disable signal. If it does not, it must be addressed so it will not conflict with the DJ2D/B's memory space (locations F800-FFFFH). Generally, the DJ2D/B will not allow you to boot the system if these addresses do conflict.

5.6. 2, 4 and 6 MHz OPERATION

The Disk Jockey controller has been designed to work at all three of the most common S-100 bus speeds: 2 MHz, 4 MHz, and 6 However, at bus speeds in excess of 2 MHz, the 2708 EPROM on the board may not function properly unless a wait state is inserted during instruction fetches from this part. The DJ2D/B has been designed to automatically insert ONE wait state in bus cycles which read data or instructions from the 2708 EPROM if Paddle 7 of Switch 1 is in the "on" position. If this paddle is in the "off" position, no wait states will be generated during fetches from 2708 EPROM. In systems like the Morrow the Designs Decision 1, this switch should be in the "off" position. The Morrow Designs MPZ80 CPU inserts one wait state on each instruction fetch automatically, and therefore requires no wait states be generated by the DJ2D/B. When operating with other CPU boards which cannot generate wait states and are operating at speeds above 2 MHz, this switch should be "on".

If the Disk Jockey is operating with a CPU that is running a 2MHz or slower, Paddle 7 of Switch 1 MUST be in the "off" position. This paddle is the second from the top of the LEFT switch at location 5D on the circuit board.




Figure 5-6: Bus Speed Setting

5.7. SERIAL I/O SWITCH SETTINGS

5.7.1. Baud Rate Selection

Paddles 1 to 4 of Switch 2 control the baud rate (number of characters per second transmitted or received by the serial port) for the serial port (1602 UART). Sixteen separate baud rates, ranging from 50 to 19,200, are available. The following table lists the most common switch settings for baud rate selection.

SW2-1	SW2-2	SW2-3	SW2-4	BAUD RATE
on	on	off	on	110
on	off	off	off	1200
off	off	off	on	9600
off	off	off	off	19200

Table 5-2: Baud Rate Switch Settings

NOTE: The baud rate set on this switch must match the baud rate of the terminal that will be used in system operation. Most CRT terminals will function at 9600 baud, and all boards are shipped from the factory at this baud rate.

5.7.2. Word Length

Paddle 5 of Switch 2 controls data word length selection for the 1602 UART. Placing Paddle 5 in the "on" position sets the word length to 7 bits, while "off" fixes the word length to 8 bits. The table below gives the word length selection settings for the DJ2D/B. Normally, this switch is set to the "off" positions as most terminals support 8 bit data words.

<u>MOTE:</u> Morrow Designs software strips the eighth data bit (ignores it) if 8 bit support is required (this is not required for normal operation).

SW2-5	WORD LENGTH
"on"	7 BITS
"off"	8 BITS

Table 5-3: Word Length Selection

5.7.3. Stop Bit Count

SW2-6 controls the number of stop bits (either one or two), sent from the UART after each data word. The "off" position sets the device to two stop bits; the "on" position sets the device to one stop bit.

Most devices are extremely tolerant concerning stop bit setting. As a general rule, if a device fails to communicate with the Disk Jockey, it is not because the stop bit setting is incorrect. Normally, this switch is "off".

SW2-6	STOP BIT COUNT
"on"	1 STOP BIT
"off"	2 STOP BITS

Table 5-4: Stop Bit Count Selection

5.7.4. Parity

Normally, Paddle 8 of Switch 2 is in the "off" position, and the UART will not generate any parity (check) bits at the end of the serial data word. However, if the paddle is in the "on" position, refer to the table below for the proper parity setting via Paddle 7.

NOTE: Morrow Designs software/firmware does not check for parity errors during transmission; this switch will be "off", unless the user supplies his/her own serial port drivers.

SW2-7	PARITY
"on"	ODD PARITY
"off"	EVEN PARITY

Table 5-5: Parity Switch Setting

FAST REFERENCE GUIDE FOR DJ2D/B DIP SWITCHES




Figure 5-7: Quick Reference for DJ2D/B DIP Switches


5.8. DYNAMIC MEMORY CONSTRAINTS

The DJ2D/B uses the S-100 signal pRDY to synchronize the CPU to the disk drive. During data transfers to and from the disk, the pRDY line may be held low for as long as 2 milliseconds. Dynamic memory boards which perform refresh using the Z80 refresh capabilities or S-100 control or status signals, will not be refreshed for up to 2 millisecond intervals; therefore, these boards must have provisions for internal refresh.

6. HARDWARE REGISTERS

6.1. DATA ORGANIZATION

To understand the significance of the disk utility subroutines, it is necessary to say a few words about how data is organized on the disk. Figure 6-1 illustrates the concept of data organization.



8 SECTOR 1024 BYTE FORMAT

Figure 6-1: Floppy Disk Data Organization

Information diskette is organized on the into concentric cylinders called tracks. The drive read/write head(s) can be moved to any track by a series of step in or step A step in command moves the read/write head(s) out commands. one track toward the center of the diskette. A step out command moves the head one track away from the center of the diskette. The numbering of the tracks is arranged so that track zero the farthest from the center of the diskette. The DJ2D/B uses

Hardware Registers

the Western Digital 1791 controller. This controller senses the current track number over which the read/write head is located and calculates the number of "Step in" or "Step out" commands required to move the head to a new track.

6.2. SECTOR FORMATS

Once the read/write head has been moved to the desired track, rotation of the diskette moves a circle of magnetic material beneath the head. Within this circle of material, data is recorded in distinct regions called sectors. A sector is the smallest amount of information that can be separately read from or written to the diskette. Presently, IBM supports three different sector formats. Table 6-1 details the relationship between the size of a sector and the number of sectors per single track.

Morrow software supports only 128 byte format in the single density mode.

SINGLE DENSITY	128	26


bytes of data per sector sectors per track

SINGLE DENSITY	128	26
DOUBLE DENSITY	256	26
	512	15
	1024	

Table 6-1: Sector Formats

Within a sector, there is a header field and a data field. The header field preceeds the data field, and uniquely defines that field by:

- . track number
- . side (for double sided drives)
- . sector number
- . sector length



30




Figure 6-3: 256 Bytes/Sector Format





Figure 6-4: 512 Bytes/Sector Format



6.3. I/O REGISTERS

To exercise a greater level of control over the floppy diskette or serial interface, the user may refer directly to the DJ2D/B device registers from your 8080 or Z80 program. There are 14 eight bit registers; each associated with one of eight memory addresses from FBF8-FBFF on the S-100 bus. Table 6-2 below presents the registers located on the controller and UART.

DEVICE	I/O REGISTERS			
	READ Only	WRITE Only	READ/WRITE	
1791 Controller	Status	Command	Track	
	er L		Sector	
			Data	
1602 UART	Data Input Status	Data Output		
DJ2D/B Firmware	DJ Status Register	Drive Control Register		
		Function		
**Total # on DJ2D/B	5	6	3	

Table 6-2: I/O Registers

Note: When the addressed register is READ only or WRITE only, a different register is selected during a read operation and a write operation.

The 1791 controller has a negative logic data bus. For this reason the internal bidirectional data bus of the DJ2D/B board is also negative logic. However, the bus of the 1602 UART is positive logic. This means that when references are made to the UART registers, the signal levels are opposite to what one would normally expect. In practice then, one should always invert data just before it is written into the UART out-

put register; likewise, data read from the UART should be inverted before it is interpreted.

Refer to the 1791 controller and 1602 UART data sheets for a detailed description of register functions.

The DJ2D/B Memory Map, Table 6-3, presents an overview of the hardware registers and their location. Each register is discussed separately in the sections following.

	T				
HEX ADDRESS	FUNCTION				
F800-FBF7	ROM FIRM	VARE			
	I/O REGIS	STERS			
	WHEN READ	WHEN WRITTEN			
FBF8	UART INVERTED DATA INPUT	UART INVERTED DATA OUTPUT			
FBF9 '	UART INVERTED STATUS	DISK JOCKEY FUNCTION			
FBFA	DISK JOCKEY STATUS	DRIVE CONTROL REGISTER			
FBFB	NOT USED	NOT USED			
FBFC	1791 CONTROLLER STATUS	1791 CONTROLLER COMMAND			
FBFD	1791 TRACK REGISTER				
FBFE	1791 SECTOR REGISTER				
FBFF	1791 DATA REGISTER				
FC00-FFFF	I	RAM			

Table 6-3: DJ2D/B Memory Map

6.4. READ ONLY REGISTERS

6.4.1. Register 0


Register 0 - The inverted UART data output register Location FBF8 standard Disk Jockey

Data is stored in this register by the UART after it has been assembled from the serial data input stream. When a new character is assembled and transferred to this register, the UART sets the DR (Data Ready) flag. When this register is read by the CPU, the DR flag is reset by the UART hardware.

6.4.2. Register 1

Register 1 - The inverted UART status register
Location FBF9 standard Disk Jockey

Only the low order five bits of this register have any significance. The meaning of these bits is presented in Figure 6-6. Refer to the 1602 data sheet for a more detailed discussion of these bits. The signals are listed, using their positive logic mnemonics with the understanding that the actual signals read will be the negation of these mnemonics.



FE = Framing Error

TBRE = Transmitter Buffer Register Empty

DR = Data Ready

OE = Overrun Error

PE = Parity Error

Figure 6-6: Inverted UART Status Bits

6.4.3. Register 2

Register 2 - Disk Jockey status register Location FBFA standard Disk Jockey

This register contains bits that identify the current status of the DJ2D/B and the currently selected drive. Only the six low order bits have any significance in this register. Figure 6-7 presents the meanings of these bits. For a detailed specification of these signals, see the documentation that accompanies the floppy disk drive. If no drive is currently selected or if the head is not loaded, these bits are all high.




Figure 6-7: Disk Jockey Status Register

- READY This bit is a l when the currently selected drive is powered up with a diskette in place and the door closed.
- INDEX This line reflects the status of the INDEX line from the floppy disk drive. It goes to a low once per diskette revolution.
- N2SIDED- This line is a 0 when a double sided drive is connected to the controller AND there is a double sided diskette in the drive with the door closed.
- HEAD When this line is a 1 the head of the currently selected floppy disk drive is loaded.
- DATARQ When this line is a l the data request line from the 1791 controller is high and the controller is requesting that its data register be read from or written to. When the data register is referenced, this line will change to a 0.
- INTRQ The 1791 controller sets this line to a one whenever it has completed a command and is no longer busy. This line is reset by a reference to the command register or the status register of the 1791 controller.

Hardware Registers

6.4.4. Register 3

Register 3 - Not currently used
Location FBFB standard Disk Jockey

6.4.5. Register 4

Register 4 - 1791 controller status register Location FBFC standard Disk Jockey

This is the status register of the 1791 controller. The meaning of the bit patterns of this register varies depending upon the command that the controller is executing or has executed. See the 1791 data document for a detailed discussion of this register.

6.5. WRITE ONLY REGISTERS

6.5.1. Register 0

Register 0 - The inverted UART data input register Location FBF8 standard Disk Jockey

Inverted data is stored is this register by the CPU for serial output by the UART. The UART transfers the data from this register to an internal parallel load serial output register where the start bit, optional parity bit, and the stop bits are appended to the data. Whenever the UART empties register 0, the TBRE status bit is raised to inform the CPU that it is possible to output more data to the UART.

6.5.2. Register 1

Register 1 - Disk Jockey drive control register Location FBF9 standard Disk Jockey

This is an eight bit register that is used to:

- select one of four possible drives that can be connected to the controller,
- . select Side one or Side two for double headed drives,
- enable or disable the interrupt control capabilities of the controller,
- . enable or disable the stall logic of the controller during data accesses to the 1791's data register, and
- . set or clear the master reset pin of the 1791 and the VCO oscillator.

During power-up and system bus resets, this register is initialized so that it is as if ones had been written in all eight bits. The specific nature and use of the bits in this register is presented in Figure 6-8 below:




Figure 6-8: Drive Control Register

- RESET -When a one is stored in this bit, the master reset pin of the 1791 is active and the controller chip is in a reset condition and will not accept any commands. The Voltage Controlled Oscillator of the Phase Lock Loop is also disabled and the Phase Lock Loop will not process any data to produce data windows for the 1791. This bit is used to reinitialize the 1791 in the event that the micro-program in the controller chip becomes confused and gets lost trying to read When a zero is stored in this bit (after a data. one value) the VCO of the Phase Lock Loop will properly start. The 1791 will execute a home command and place itself in a state to accept commands.
- AENBL -When the CPU references the 1791 register during a data transfer, the PREADY line (S- 100 bus line 72) is brought low which puts the processor in a wait state. The CPU remains in until the 1791 raises its this state DATA This mode of operation dispenses REQUEST line. with the usual status test during data transfers and makes it possible for the Disk Jockey to run at double density speeds without having to use a DMA However, there are times when the CPU channel. needs access to the data register even though the DATA REQUEST LINE is low and will stay low (just for example). before a seek command is issued, When the AENBL bit is a one, the stall logic that usually governs accesses to the 1791 register is disabled. This allows the CPU to have access to this register as if it were a normal memory location. However, before the Disk Jockey can move data to or from the floppy disk drive, this bit must be a zero. This enables the CPU to synchronize its data transfers to the 1791 controller.
- INTDSBL When this bit is a zero, the Interrupt Request line of the 1791 controller is enabled to request interrupts on the S-100 system bus. When this bit is a one, no interrupts can be generated by the controller. Consult the 1791 data sheet for a thorough understanding of the chip's Interrupt Request line.

The DJ2D/B controller can control up to 4 eight inch drives. These drives "share" the drive signal lines going to the controller. Only one disk drive is allowed to drive the signal lines back to the controller but all drives "listen" to the control signal lines coming from the controller. This is accomplished by use of the drive select lines. When multiple drives are used, they must be jumpered to determine which drive they will respond to (drive 1- drive 4). When a command is sent to a drive, only

the drive that matches the select lines from the controller will respond. All other drives will ignore the command. The boot drive (CP/M 'A' drive) with all Morrow softare is drive 1.

The only directly programmable control over the disk drive from software is the drive select register (at memory address FBF9h). The low 5 bits of this register select a drive and, on double sided drives, a head on the selected drive. The bits are mapped as follows:

Bit 3	Bit 2	Bit l	Bit 0	Drive selected
1 1 1 0	1 1 0	1 0 1 1	0 1 1	Drive 1 ('A') Drive 2 ('B') Drive 3 ('C') Drive 4 ('D')

NOTE: Only one of the lower four bits can be low at one time or more than one drive will be selected causing data errors when reading.

In addition to the bits above this port also controls which side of a double sided drive is selected. Bit 4 of this register when high selects side 0 and when low selects side 1 drives .

Control of all the other drive signal lines, except head load (see 6.5.3, Register 2), is handled by the 1791 Floppy Disk Controller chip and are not directly accessible to the programmer through registers.

6.5.3. Register 2

Register 2 - The Disk Jockey function register
Location FBFA standard Disk Jockey

Only the low order four bits of this register have any significance. Two bits load and unload the read/write head of the drive; one determines the density mode at which the 1791 controller operates, and the last is used to turn on and off the LED at the top of the PC board. During power-up and system bus reset, this register is initialized as if ones had been written in all four bits. The specific function of the various bits in this register is detailed in Figure 6-9.




Figure 6-9: Disk Jockey Function Register

Hardware Registers

- LEDOFF When a one is stored in this bit, the LED at the top of the circuit board is turned off. A zero will turn the LED on.
- SINGLE When this bit is a one, the DJ2D/B board will read and write data to and from the disk in single density. When this bit is a zero, read and write operations are performed in double density.
- HDO, HD1 These two bits control the loading of the read/write head. Their functional character is detailed in the table below.

HD1	HD0	Read/Write Head Function
0	0	Head is loaded
n 0	1	Not allowed
1	0	1791 may unload head
1	1	Head is unloaded

Figure 6-10: Read/Write Head Functions

6.5.4. Register 3

Register 3 - Not currently used Location FBFB standard Disk Jockey

6.6. 1791 CONTROLLER REGISTERS

The DJ2D/B disk controller makes use of the Western Digital 1791 LSI disk controller chip (optionally the Fujitsu 8866 or 8876). This reduces the parts and software overhead dramatically from first generation controllers. This controller chip will read and write single and double density diskettes.

The 1791 chip has 4 registers which reside in the DJ2D/B memory map. The 1791 has inverted data lines which is why the controller inverts the data bus internally from the S-100 bus. This means all 1791 functions go through a double inversion or are the same in the 1791 registers as the CPU registers. This was done to ease programming requirements for software for the DJ2D/B board. The registers are as follows:

Memory Location	Function
FBFAh	1791 Status Register (read)
FBFAh	1791 Command register (write)
FBFDh	Track register (read/write)
FBFEh	Sector Register (read/write)
FBFFh	Data register (read/write)

Table 6-4: 1791 Controller Registers

6.6.1. Register 4 (WRITE)

Register 4 (WRITE) - 1791 controller command register Location E3FC standard Disk Jockey

This is the command register of the 1791 controller. There are four different classes of commands. Within each class, there is a number of separate commands the controller can execute. See the tables on the following page and the 1791 data document for a detailed discussion of this register and its use.

					BIT	rs			
TYPE	COMMAND	7	6	5	4	3	2	1	0
I	Restore	0	0	0	0	h	v	rl	r0
I	Seek	0	0	0	1	h	V	rl	r0
I	Step	0	0	1	u	h	v	rl	r0
I	Step In	0	1	0	u	h	V	rl	r0
I	Step Out	0	1	1	u	h	V	rl	r0
II	Read Command	1	0	0	m	Х	E	0	0
II	Write Command	1	0	1	m	Х	E	Х	a0
II	Read Address	1	1	0	0	0	1	0	0
III	Read Track	1	1	1	0	0	1	0	х
III	Write Track	1	1	1	1	0	1	0	0
IV	Force Interrupt	1	1	O 22	1	13	12	I1	10

X = Don't care

Note: Bits shown in TRUE form.

Table 6-5: Command Summary

TYPE I

h = Head Load Flag (Bit 3)

h = 1, Load head at beginning

h = 0, Unload head at beginning

V = Verify flag (Bit 2)

V = 1, Verify on last track

V = 0, No verify

rlr0 = Stepping motor rate (Bits 1-0)

_					
•	rl	r0			
	0	0	3	ms	
	0	1	6	ms	
	1	0	10	ms	
	1	1	15	ms	

u = Update flag (Bit 4)

u = 1, Update Track register

u = 0, No update

Table 6-6: Flag Summary

TYPE II

m = Multiple Record flag (Bit 4)

m = 0, Single Record
m = 1, Multiple Records

a0 = Data Address Mark (Bit 0)

a0 = 0, FB (Data Mark)
a0 = 1, F8 (Deleted Data Mark)

E = 15 ms Delay

E = 1, 15 ms delay E = 0, no 15 ms delay

Table 6-7: Flag Summary

TYPE IV

Ii = Interrupt Condition flags (Bits 3-0)

IO = 1, Not-Ready to Ready Transition

Il = 1, Ready to Not-Ready Transition

I2 = 1, Index Pulse

13 = 1, Immediate Interrupt

Table 6-8: Flag Summary

6.6.2. Register 4 (READ)

Register 4 (READ) - 1791 Controller status register
Location FBFC standard Disk Jockey

NOTE: The discussion that follows refers to the state of bits as their actual state, as read from the 1791 controller. Bit status is as the bits appear to the host CPU.

The status register contains information regarding the completion of the last command issued to the controller chip. This information change is dependent upon the command executed. Upon receipt of a command, the busy status bit (data bit 0) is set high, and all other status bits are cleared to 0.

Data bit 1 of this register is the Index signal from selected disk drive, whenever a seek command is issued. Whenever a command which requires reading or writing to the diskette, this status bit becomes the DRQ (DATA REQUEST) line. When this bit is high during a read operation, it means the Data register has a byte of data to be transferred to the CPU. This data must be read by the CPU before the next byte comes from the diskette into the data register. When this bit is high during a write operation, the next character destined for the diskette must be written into the data register. This status bit is also an actual The DJ2D/B uses this signal output of the 1791 controller. output rather than sampling the status register (more on this later).

Data bit 2 when high during a seek operation is the Track 0 signal from the selected disk drive. When high, this indicates the disk drive heads have reached track 0. During a read or write operation this bit becomes Lost Data. When high this indicates that the CPU did not respond correctly to the DRQ line. This means that the data register overflowed during a read operation.

Data bit 3 is the CRC (Cyclic Redundancy Check) error line which, when high, indicates the last command was not sucessful because the CRC pattern at the end of a header or data field did not match what was written onto the diskette.

Data bit 4 when high, indicates a seek error occurred during a disk drive head seek operation (heads are not on the correct track on completion of the command). When high during a disk read/write operation indicates that the track and sector number which was to be read or written could not be matched by the controller chip.

Data bit 5 when high, indicates the heads are loaded subsequent to a seek type operation (settled, on track and in contact with the media). During a write operation this bit indicates a write fault when high (drive became not ready during a write operation).

Data bit 6 when high, indicates the diskette in the currently selected drive has been write protected (write protect notch on diskette is not covered).

Data bit 7, when high, indicates the currently selected drive is not ready (diskette is not inserted, power has not been applied or the drive is not jumpered/connected correctly).

6.6.3. Register 5

Register 5 - 1791 track register
Location FBFD standard Disk Jockey

The 1791 controller uses this register as a reference to determine the position of the disk drive's read/write head. Exercise extreme care when writing in this register. If care is not exercised, seek errors may likely occur. See the 1791 data document for a more detailed discussion.

6.6.4. Register 6

Register 6 - 1791 sector register
Location FBFE standard Disk Jockey

This is the sector register of the 1791 controller. Only one of the commands will cause the 1791 to write in this register. Generally the 1791 uses this register to determine which sector is to be read or written. See the 1791 data document for a more detailed discussion.

6.6.5. Register 7

Register 7 - 1791 data register Location FBFF standard Disk Jockey

This is the data register of the 1791 controller. Data is written into this register when the controller is writing to the disk. Data is read from this register when the controller is reading from the disk. The desired track number is also written in this register when Seek commands are issued to the controller. Refer to the 1791 data document for a more complete discussion.

Hardware Registers

FINAL NOTE

The Disk Jockey firmware contains numerous examples illustrating the use of the hardware registers listed in this sections. A comprehensive study of the two Western Digital data documents along with a careful examination of the Disk Jockey firmware will equip the interested user with enough knowledge to control the disk drive at the hardware level.

7. SOFTWARE FUNCTIONS

7.1. ROM JUMP TABLE

There are 17 standard I/O subroutines supplied in PROM on the DJ2D/B. To use these subroutines, the first few words of the system ROM must branch to the appropriate address in the jump table. Since each subroutine ends with a RET instruction, a CALL instruction should be used to branch to the subroutine.

The jump table contains jump instructions to the true address of the utility routines within the ROM. Having a jump table allows the individual routines to be updated and moved around within the ROM without having to change the software that calls the routines. Let A represent the address of word 0 of the onboard ROM. In boards with standard address decoding PROMS, A =F800. Refer to Table 7-1 for the address(es) to call for the utility routines.

ADDRESS	STANDARD VALUE	SYMBOLIC VALUE	FUNCTION
A A+3 A+6 A+9 A+12 A+15 A+18 A+21 A+24 A+27 A+30 A+33 A+36 A+39 A+42 A+45 A+48	F800 F803 F806 F809 F80C F80F F812 F815 E018 F81B F81E F821 F824 F827 F824 F827 F82A F82D F830	DBOOT TERMIN TRMOUT TKZERO TRKSET SETSEC SETDMA DREAD DWRITE SELDRV TPANIC TSTAT DMAST STATUS DSKERR SETDEN SETSID	DOS bootstrap routine Serial input Serial output Recalibrate (seek to TRKO) Seek Select sector Set DMA address Read a sector of disk data Write a sector of disk data Select a disk drive Test for panic character Serial status input Read current DMA address Disk status input Loop to strobe error LED Set density Set side for 2-headed drives

Table 7-1: ROM Jump Table

Each subroutine, upon completion, will execute a RET instruction. A disk subroutine that completes normally will return with the carry flag cleared to zero. A disk subroutine that detects an error condition will return with the carry flag set to 1. A program should always test the carry flag after a return from a disk utility subroutine, and branch to an appropriate error handling routine if the carry flag is set.

7.2. SERIAL PORT (P2)

The DJ2D/B contains a hadware Universal Asynchronous Receiver Transmitter (UART) chip. This chip replaces several MSI and SSI circuits in one versatile 40 pin package. This UART (location 14D) provides an RS-232 communications interface for easy connection to a standard video display terminal.

The serial port can communicate with devices at speeds from 50 Baud to 19.2 Kbaud (selectable by switches at board location 13C). In addition to baud rate selection, the user can select the number of data bits, stop bits and parity via these switches. The vast majority of users will connect their terminal to this port for the CP/M console. Most popular terminals can be quickly interfaced to the DJ2D/B by setting the switches as follows:




Figure 7-1: Serial Port (P2) Switch Setting

There is one read/write register and one read only register associated with the serial port. All data is transferred to and from the UART via the register at memory location FBF8h. Data which is to be sent to the terminal should be complemented (due to the inverted data bus on the DJ2D/B) and then written to memory location FBF8h. Likewise, data to be received from the serial port is obtained by reading memory location FBF8h and complementing the data obtained.

The other register associated with the UART is the Status register, located at memory address FBF9h. This register must be examined in order to tell if the UART has just received a characor is ready to accept a character for transmission. are really only two bits of this register which are applicable for the majority of applications: TBRE (bit 3) and DR (bit 2).

The TRBE bit must be examined every time a character is to be sent to the serial port. This assures that the last character sent has finished before attempting to send the next charcater. Upon reading location FBF9h, the user will expect this bit (bit 3) to be low if the UART is ready to send a character, and high if the UART is busy sending out the last character (see the software example below).

> 100h org

;DJ Uart status register status equ 0FBF9h data equ 0FBF8h ;DJ Uart data register

; call routine with character to print in register c, register a

is not preserved upon return

conout: 1da status ; read the uart status register ; check for TBRE high ani 80 ;loop until TBRE goes low nz conout MOV ; get the character to send a,c cma ; complement for DJ inverted bus ; write the uart data register sta data ret

Software Functions

The DR bit is examined each time the software is expecting a character to be received from the serial terminal. Upon reading memory location FBF8h, the user will expect this bit (bit 2) to be low if the UART has recieved a character from the terminal, and high if no character has been received (see the software example below).

org 100h

status equ OFBF9h ;DJ Uart status register data equ OFBF8h ;DJ Uart data register

; register a is not preserved and upon return contains character

; received from terminal

conin: lda status ; read the uart status register

ani 04 ; check for DR high

ida data ; get the character

cma ; complement for DJ inverted bus

ret

The serial port connection to the DJ2D/B is via 7 pin Molex type connector at the upper left corner of the board. The connector for the DJ2D/B board is included with the board. Most terminals will require a DB-25P (ITT Canon) type connector at the terminal end. Cable lengths should be kept as short as possible to insure data integrity. The standard serial connection would be as illustrated in Figure 3-7.

In the receiver section there is a shift register which assembles a parallel data word from the input serial stream from a CRT terminal after start and stop bits have been removed. When a complete data word has been assembled in this register, it is loaded into the UART data register that is accessible from the system bus.

7.3. ROM SUBROUTINES (Serial I/O)

7.3.1. TERMIN

This subroutine is used to collect input characters from the terminal connected to the DJ2D/B serial port. The routine waits for the UART to raise the DR bit of its status register. The character is then transferred to the A register and trimmed to seven bits. Reading the UART's data register automatically resets the DR bit. This routine will not return until a character is received from the terminal.

7.3.2. TRMOUT

This subroutine is used to transmit characters to the terminal that is connected to the DJ2D/B serial port (P2). The routine waits until the TBRE bit in the UART's status register is high. When this bit is high, the data in the C register of the CPU is transferred to the UART's data register. This automatically resets the TBRE bit.

7.3.3. TPANIC

This subroutine is used to detect the presence of a "panic" character in the input data stream from the terminal. A program which uses this routine must load the C register with the desired panic character. If the UART collects a character (i.e. the DR bit of the UART's status register is high), and it matches the character in the C register, the routine SETS the ZERO flag of the CPU's FLAGS register. On the other hand, the routine will CLEAR this flag if:

- 1) the DR bit is not high or
- 2) the character in the UART's system bus register does not match the character in the C register.

7.3.4. TSTAT

This subroutine is used to test the condition of the DR bit in the UART's status register. If the DR bit is high, TSTAT will SET the ZERO flag of the CPU's FLAGS register. If the DR bit is low, TSTAT will CLEAR the ZERO flag of the CPU's FLAGS register. The routine does NOT alter the state of the DR bit.

7.4. EPROM SUBROUTINES OVERVIEW (Disk Functions)

Data transfers to and from the disk must be preceded by calls to certain Disk Jockey routines. Therefore, transferring a sector of disk data between memory and the disk involves the steps listed below; each step corresponds to a subroutine call to the DJ2D/B firmware (with the exception of error checking):

- 1. Specify the track number over which the read/write head should be positioned during subsequent data transfers between the disk and memory.
- 2. Check for error conditions.
- 3. Specify the sector number that will be involved in subsequent data transfers between the disk and memory.
- 4. Specify the starting memory address of the block of data to be transferred to or from the disk.
- 5. Check for error conditions.
- 6. Perform the read or write operation.
- 7. Check for error conditions.

The function of these routines is to set up parameters that will be used during the transfer. The following procedure is suggested:

1. Select the drive to be involved in the transfer.

This is accomplished by calling the routine "SELDRV" with the proper drive number in register C. The drive need not be selected before every transfer. A drive, once selected, will remain selected until another drive is specified. For two-headed drives, the side of a drive should be specified by calling the SETSID routine with the desired side number in the C register.

2. Initialize the drive.

If the drive has not been accessed before, the read/write head of the drive is in an unknown position. To initialize the drive, call the subroutine "TKZERO"; this will bring the head to Track zero.

Set the DMA address.

This involves calling the routine "SETDMA" with the correct value in the B-C register pair. It is not necessary to set the DMA address before every data transfer. If data is always being read into the same area of memory, then only one "SETDMA" call is necessary.

4. Set the read/write head over the desired track.

This involves a call to "TRKSET" with the desired track number in register C. It is only necessary to call the "TRKSET" routine when changing tracks. If the data transfer involves the same track as the previous transfer, do not call "TRKSET".

5. Set the desired sector number.

The sector can be set by calling "SETSEC" with the correct sector number in register C. If the sector has not changed since the previous "SETSEC" call, as with a read-modify-write sequence, then this routine may be omitted.

6. Read or write the desired sector.

Command the controller to read from or write to the disk by calling "DREAD" or "DWRITE" respectively.

The order in which these operations occur is not important, with the exception that the "DREAD" or "DWRITE" routine must be called LAST.

EXAMPLE:

Suppose Sectors 5, 6, 7 and 8 of Track 12, Drive 1 are to be read to or from memory starting at location 700H. The following programs illustrate this procedure:

read Page 1 Mon Dec 27 14:49:17 1982

F800 = F800 = F803 = F806 = F809 = F80C = F80F = F812 = F815 = F818 = F81B = F81B = F821 = F824 = F824 = F827 = F82A =	fdorig dboot termin trmout tkzero trkset setsec setdma dread dwrite seldrv tpanic tstat dmast status dskerr	equ	Of800h fdorig+0 fdorig+3 fdorig+6 fdorig+9 fdorig+15 fdorig+15 fdorig+21 fdorig+27 fdorig+27 fdorig+30 fdorig+36 fdorig+39 fdorig+42	;Controller address ;Initialization + bootstrap ;Serial input ;Serial output ;Recalibrate (seek to TRKO) ;Seek ;Select sector ;Set DMA address ;Read a sector of disk data ;Write a sector of disk data ;Select a disk drive ;Test for panic character ;Serial status input ;Read current DMA address ;Disk status input ;Loop to strobe error LED
F82D =	setden	equ	fdorig+45	;Set density
F830 =	setsid	equ	fdorig+48	;Set side for 2-headed drives
0100		org	0100h	
0100 310002	read:	lxi	sp,0200h	;Set up the stack
0103 0E00		mvi	c,0	;Select drive A
0105 CD1BF8		call	seldry	. Decelibrate the drive
0108 CD09F8		call	tkzero	;Recalibrate the drive ;Seek to track 12
010B OEOC		mvi call	c,12 trkset	; Seek to track 12
010D CD0CF8 0110 010504		lxi	b,4*100h+ 5	;4 sectors starting at sector 5
0110 010504 0113 C5		push	b	, 4 become boar oring at become
0114 010007		lxi	b,700h	;Set up the DMA address
			* • • • •	•
0117 CD12F8	loop:	call	setdma	
011A C1		pop	р	Get sector to read in C
011B C5		push	b	
011C CDOFF8		call	setsec	Dandin machan
011F CD15F8		call	dread	Read a sector
0122 DA3801		je	error	;Skip on error
0125 C1		pop der	b	Restore sector count; Bump counter
0126 05 0127 CA3B01			b done	juding Counter
0127 CASBUT		jz inr	C C	Bump the sector number
012B C5		push	b	, a samp the period and an area
012C CD24F8		call	dmast	:Load the DMA address into BC
· _ · _ · _ ·		-		

Example of

disk read

012F 210001 0132 09 0133 44 0134 4D 0135 C31701		lxi dad mov mov jmp	h,256 b b,h c,1 loop	;Assume 256 bytes/sector ;Go to the next sectors address ;DMA address in BC for SETDMA
0138 C33801	error:	jmp	\$;Error stop
013B C33B01	done:	jmp	\$;Operation complete

read Page 2 Mon Dec 27 14:49:17 1982

F800 = F800 = F806 = F806 = F80F = F812 = F815 = F818 = F81E = F821 = F824 = F824 = F82A = F82A = F820 = F830 = 0100	fdorig dboot termin trmout tkzero trkset setdma dread dwrite seldrv tpanic tstat dmast status dskerr setden setsid	equ	Of800h fdorig+0 fdorig+3 fdorig+6 fdorig+9 fdorig+12 fdorig+15 fdorig+21 fdorig+21 fdorig+27 fdorig+30 fdorig+33 fdorig+36 fdorig+39 fdorig+42 fdorig+45 fdorig+48 O100h	;Controller address ;Initialization + bootstrap ;Serial input ;Serial output ;Recalibrate (seek to TRKO) ;Seek ;Select sector ;Set DMA address ;Read a sector of disk data ;Write a sector of disk data ;Write a disk drive ;Test for panic character ;Serial status input ;Read current DMA address ;Disk status input ;Loop to strobe error LED ;Set density ;Set side for 2-headed drives
0100 310002 0103 0E00 0105 CD1BF8 0108 CD09F8 010B 01007F 010E CD12F8 0111 3E04	write:	lxi mvi call call lxi call mvi	sp,0200h c,0 seldrv tkzero b,8000h-256 setdma a,4	;Set up the stack ;Select drive A ;Recalibrate the drive ;Set initial DMA address ;Initial track number
0113 324A01 0116 4F 0117 CDOCF8 011A 01011A	tloop:	sta mov call lxi	temp c,a trkset b,26*100h + 1	;Save the track ;Set the track ;26 sectors/track, sector 1
011D C5 011E CD24F8 0121 210001 0124 09 0125 44 0126 4D 0127 CD12F8 012A C1 012B C5	sloop:	push call lxi dad mov mov call pop push	b dmast h,256 b b,h c,1 setdma b	;Save counts ;Get DMA address ;Assume 256 bytes/sector ;Make new DMA address ;DMA address in BC for SETDMA ;Set the DMA address ;Get sector to read in C

012C CD0FF8 012F CD18F8 0132 DA4701 0135 C1 0136 OC 0137 05 0138 C21D01		call call jc pop inr der jnz	setsec dwrite error b c b sloop	;Write a sector ;Skip on error ;Restore sector count ;Bump the sector number ;Bump the sector counter
013B 3A4A01 013E 3C 013F FE07 0141 C21301		lda inr cpi jnz	temp a 7 tloop	;Get the current track ;Bump to the next track ;Test for the last track
0144 C34401	done:	jmp	\$;Operation complete
0147 C34701	error:	jmp	\$;Error stop
014A 00	temp:	db	0	;Current track

7.5. EPROM SUBROUTINES (Disk Controller)

Disk Controller EPROM subroutines are supplied with the DJ2D/B to ease system integration. These routines are written with CP/M requirements in mind.

7.5.1. TRKSET

The value in the C register of the CPU specifies the track over which the read/write head will be positioned when the next disk read or disk write operation is issued. A "bounds check" is made for a value greater than or equal to zero and less than or equal to 76. If the value in the C register is within these bounds, the content of the C register is written into the RAM location TRACK. If the C register value is not within these bounds, no action is taken, the carry flag is set, and the subroutine returns to the calling program.

7.5.2. SECTOR

The value in the C register of the CPU specifies the sector that will be involved in the next Disk Read or Disk Write operation. If the C register contains a zero, the carry flag is set, and the routine returns immediately. If the C register is non-zero, the low order five bits are transferred to the RAM location SECTOR, the carry flag is cleared and the routine returns to the calling program.

Just prior to a disk transfer operation, the DJ2D/B firmware compares the value in SECTOR and the maximum number of sectors on the track to which the transfer is to occur. If the value in SECTOR exceeds the maximum number of sectors, the transfer operation is aborted and error information is reported.

7.5.3. SETDMA

During disk transfer operations, blocks of data are moved to and from the disk. These blocks can be 128, 256, 512, or 1024 bytes long. When the SETDMA subroutine is called, the starting address of a data block to be involved in the next Disk Transfer operation is specified by the B-C register pair.

Since the disk registers are memory mapped, the firmware is designed to try to protect the disk registers from being written into or read from during Disk Transfer operations. Accordingly, a "bounds check" is performed before the DMA address is recorded in the DJ2D/B RAM. If a 1024 byte data transfer to or from the disk would cause memory references to the I/O registers of the disk controller, the carry flag is set and the routine returns with no action taken.

If the value of the B-C pair is such that there could not be any memory references to the last eight locations of the DJ2D/B ROM during a subsequent disk operation, the content of

the B-C pair is written into the memory location of the DJ2D/B RAM specified by the label DMAADR. The carry flag is cleared and the routine ends.

7.5.4. SELDRV

The value of the C register determines which of the possible four disk drives will be selected for the next Disk Transfer operation. Accordingly, the data in C is trimmed to the low order two bits and stored in the RAM location DISK. The carry flag is cleared and the routine returns to the calling program.

7.5.5. SETSID

sided floppy disk drives have read/write Double two so that information can be stored and retrieved heads sides of the diskette. The two both heads positioned so that they are both on the same track; one is directly below the other. They also share common read/write elec-Therefore, only one of these heads can be selected tronics. at a time. Bit 0 of the C register is used to determine which head will be selected for a transfer operation. A zero in Bit 0 will select the bottom head and a one will select the top head.

Selecting a side and selecting a disk are independent operations. If Side Zero is selected then regardless of the disk selected, Side Zero will always be accessed until SETSID is called. Finally, if the selected disk is single sided, Side Zero will always be selected regardless of the results of the SETSID routine.

7.5.6. SETDEN

The 1791 Floppy Disk Controller operates in two modes:

- 1) Single density FM (Frequency Modulation) mode or
- 2) Double density MFM (Modified Frequency Modulation) mode

Bit 0 of the C register determines the density in which the 1791 will operate when the next Disk Transfer operation is initiated (0=single,1=double).

Exercise care when using this routine. Under certain conditions, if the density is changed in between disk transfers occurring on the same track, the micro-program executed by the 1791 controller may fall into an error loop from which it could not recover. In such a case, the system MUST be RESET before further disk operations are performed.

The density mode of the 1791 can safely be changed when a subsequent Disk Transfer operation will occur on a track different from the last.

NOTE: The DJ2D/B firmware has the ability to automatically set the density mode of the 1791/8866. Whenever a new drive is to be selected, or the head is not loaded, the DJ2D/B firmware performs a "Read Header" operation just after positioning the read/write head (if necessary) and just before attempting to perform a disk transfer. This "Read Header" operation is used to establish the density of the (possibly new) track and to determine the length of the sectors on this track. If the density has not changed from the last "Read Header" operation or if the calling program set the density correctly through use of SETDEN, the process of reading the sector header is slightly faster (by approximately one and one-half diskette revolutions) than it would be if the initial assumption concerning the density was wrong.

7.5.7. TKZERO

This subroutine positions the read/write head to the outer-most track of the diskette (Track 00). The Track Zero sensor is used to determine this positioning. No "Read Header" verify operation is performed. There are two side effects of positioning the head at Track Zero:

- A flag is set in the DJ RAM, forcing a "Read Header" Density/Position Verify operation prior to the next disk transfer operation
- 2. The 1791/8866 controller will be forced to a single-density mode as long as Disk Transfer operations occur on Track Zero.

Track Zero of all IBM-compatible diskettes is formatted in single density. Condition (2) above relieves the system software of the burden of conditionally changing density every time the head is moved to Track Zero. If the rest of the disk is recorded in double density, the DJ2D/B firmware will automatically switch back to double density when the head is moved away from Track Zero, without the intervention of external software.

7.5.8. READ

This subroutine transfers information from the diskette to memory. The procedure is outlined below:

- 1. Select the proper disk drive.
- 2. If the new drive is not the same as the current drive, the "load head" time-out flag is set and the current drive is updated to be the new drive.
- 3. The "head loaded" flag is tested.

- 4. If the head is not loaded or if the current drive was not the same as the new drive, the head load time-out flag is set.
- 5. The firmware then merges the drive select bits with the head select bit and physically selects a drive, loads the head(s), and selects a side (if the drive is double sided).
- 6. If the head load time-out bit is set, a 40 millisecond delay occurs to allow for the head to settle after loading.
- 7. The ready line from the drive is tested, insuring the drive has been selected properly and a diskette has been inserted.
 - a. If the drive is not ready, the head is unloaded and the routine returns to the calling program with the carry bit set and an 80H in the A register.
 - b. If the drive is ready, the head is positioned in accordance with the most recent seek operation. Head motion (including a head load) or a change of disk drive will cause the firmware to verify the track position by doing a "read header" operation.
- 8. The correct density of the track is determined, and the density mode is changed if necessary.
- 9. If the 1791 controller cannot read the header information in either density, its status is copied into the CPU's A register, the head of the drive is positioned over Track Zero, and the operation is terminated with the carry set.
- 10. When the Disk Jockey firmware positions the head to a new track, it reads a header both to determine the proper density and to determine the length and number of the sectors on the new track.
- 11. The DJ RAM location SECLEN is updated during read header operations and contains encoded data that determines both the number and the size of sectors on the current track.

- 12. After (possibly) positioning the head, the firmware takes the sector address (determined by the most recent set sector operation) and compares it to the total number of sectors on the current track.
 - a. If the desired sector is too large, the carry flag is set and the routine returns with a 10H in the A register.
 - b. If the value is acceptable, the data from this sector is by the most recent set DMA operation.

The length of this transfer is determined by the length of the sectors on the current track. The last two bytes of data on the sector are not read into memory. These are the CRC check sum bytes and are used to detect data transfer errors. The 1791 chip processes these bytes and then updates its status register.

c. The last operation that the routine performs is to place the status information in the A register and conditionally set the carry flag.

The details of these status bits are illustrated below.




Figure 7-2: "DREAD" Register A Error Bits

7.5.9. DWRITE

The flow of logic for this routine is exactly the same as above in the Read Data operation, up to the described point of actual information transfer. If all the conditions for a data transfer as described above are satisfied, a Write Sector command is issued to the 1791 controller. Information is then transfered from memory to the disk drive starting at the memory address specified by the most recent DMA operation. This data written on the sector specified by the most recent Sector operation, and the head is positioned over the track specified by the most recent Seek operation. As the controller writes data on the disk, it is continually computing two CRC check sum bytes. After the last byte of data has been written on the diskette, the two check sum bytes are appended to the sector by the controller for later use when the sector is read back into memory.

As with the Read operation, the controller updates its status register after the last CRC byte has been written on the diskette. These status bits are placed in the A register just before control is returned to the calling program. The carry flag is conditionally set from these bits. The details of this status information are illustrated below.




Figure 7-3: "DWRITE" Register A Error Bits

7.5.10. DBOOT

Branching to this routine will initiate a Bootstrap Load operation from the floppy disk. 128 bytes of data will be read (single density mode) into the first half of the fourth page of the DJ RAM (FF00H). The Bootstrap routine terminates with a branch to the first location of this block.

Typically, Sector 1 of Track 0 will contain another bootstrap program whose job it is to load a Disk Operating System (DOS) such as CP/M. If the Bootstrap Read is not successful, control is passed to the DSKERR utility which is described below.

Before Sector 1 is read into memory, various memory locations of the DJ RAM are initialized. Also, DBOOT performs a several second delay to insure that the system is stable.

In order to effect an orderly start-up sequence, DBOOT does not require that the drive have a diskette in place when it is called. If the drive is not ready when DBOOT is called, it falls into a loop that turns on the LED at the top of the controller and slowly pulses the activity light at the front of the drive. This was designed so that DBOOT could be started before a diskette was inserted in the drive.

When a diskette is inserted, the door should be closed just AFTER the activity light has been pulsed.

7.5.11. DMAST


This subroutine loads the B-C register pair with the current value of the DMA address recorded in the DJ RAM.

7.5.12. STATUS

This subroutine performs the following functions:

- 1. Loads the B register with the sector number involved in the last disk transfer operation.
- 2. Loads the C register with the number of the track over which the head is currently positioned.
- 3. Finally, it loads the A register with a bit pattern indicating:
 - a. the drive involved in the last disk transfer operation,
 - b. the length of the sectors on the current track,
 - c. the side specified by the last SETSID call,
 - d. the density of the data during the most recent disk transfer operation,
 - e. whether the drive selected during the most recent disk operation was double sided WITH double sided media in place.

Figure 7-4 details how this information is encoded in the $\,$ A register.



DRIVE MSB	DRIVE LSB	DRIVE NO.
		W 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1
0	0	DRIVE A
О	1	DRIVE B
1	0	DRIVE C
1	1	DRIVE D
1		1

SIDE BIT	SIDE SELECTED	
o	SIDE 0	
1	SIDE 1	

SECTOR LENGTH MSB	SECTOR LENGTH LSB	SECTOR LENGTH	DENSITY
0	0	128	SINGLE
0	1	256	DOUBLE
1	0	512	DOUBLE
1	i	1024	DOUBLE


DENSITY BIT		
0	SINGLE	
1	DOUBLE	


DOUBLE SIDED = 1 Indicates double sided drive and diskette

Figure 7-4: A Register Bit Pattern

7.5.13. DSKERR

Calling this routine will put the CPU into a loop which will cause the LED (Light Emitting Diode) at the top left portion of the controller board to flash on and off at (approximately) one-second intervals. This routine takes no parameters and will not return. Its primary function is to indicate a hard error occurrence during the Bootstrap Load operation.








Figure 7-5: Recap of Register A Error Bits

8. SOFTWARE AND HARDWARE NOTES

8.1. OVERVIEW

The DJ2D/B controller has some unique hardware onboard to handle data transfers to and from the diskettes. Commands such as seeking and reading status, or issuing a command are asynchronous commands. This means that they may be executed at any time without regard to the data on the diskette. Commands which read or write data mean the CPU must be synchronized to the disk drive and the 1791 controller. Remember that on a read operation, the 1791 can hold only one byte from the disk, and this byte must be read by the CPU or an error will result. Likewise on a write operation, the CPU must always write the data to the 1791 controller, byte by byte, before the data is sent to the diskette. The DJ2D/B uses wait states to accomplish this synchronization.

8.2. WAIT STATES

A wait state means that the host CPU's ready line is asserted (pin 72 on the S-100 bus is brought low). This ready line is controlled by the 1791 DRQ (Data Request) bit, forcing the CPU to become synchronous with the 1791. Data is typically written and read from the disk at the rate of one byte every 16 usec. (MFM double density). This means that the CPU must read or write this data every 16 usec.

8.3. TYPICAL READ OPERATION

On a read operation, the CPU is entered into a tight instruction loop where it reads a byte of data from the controller and stores it until the INTRQ line on the 1791 goes high (indicating the command was completed). A typical read routine is provided on the following page.

org 100

;1791 data register data equ OFBFFh status equ OFBFAh ;1791 status register ; pointer to the data register lxi d,data 1xi h,200h ;destination of read data ; byte count for 1024 bytes mvi c,ff ;get the data from 1791 ldax d rdloop: ;store it mov m,a ;bump pointer inx h ldax d mov m,a inx h ldax d mov m,a inx h dcr c ;bump count ldax d mov m,a inx h jnz rdloop 00 qm end

It is important that the loop be tight to ensure that the instruction executes before the next byte from the disk to the 1791 arrives. The stall logic on the DJ2D/B hangs after each byte is read from the data register until the next DRQ from the 1791 arrives. The CPU then has 16 usec. to get the byte and store it; hence the tight loop requirements.

8.4. TYPICAL WRITE OPERATION

The write operation is the same procedure in reverse. The following routine is a typical write data to disk routine:

;1791 data register OFBFFh equ data ;1791 status register status equ OFBFAh ; pointer to the data register lxi d,data ;destination of read data lxi h,200h mvi c,ff ; byte count for 1024 bytes ; get write data from ram wrloop: mov a, m inx h ;write it to disk stax d mov a, m inx h stax d mov a, m inx h stax d dcr c ;bump count mov a, m inx h stax d jnz wrloop jmp 00 end

Appendix A: Power-On Jump and Drive Control Summary

A. POWER-ON JUMP AND DRIVE CONTROL SUMMARY

POWER-ON JUMP TABLE

JUMP ADDRESS		SW	ITCH SETT	ING	
Hex	SW1-1	SW1-2	SW1-3	SW1-4	SW1-5
	(A15)	(A14)	(A13)	(Al2)	(All)
0000 0800 1000 1800 2000 2800 3000 3800 4000 4800 5000 5800 6000 6800 7000 7800 8000 8800 9000 9800 A000 A800 B000 B800 C000 C800 D000	on o	on on on on on on off off off off on	on on on on off off off off on on on on off off	on on off off on on off off on off off o	on off
E000	off	off	off	on	on
E800	off	off	off	on	off
F000	off	off	off	off	on
F800	off	off	off	off	off

DRIVE CONTROL

The DJ2D/B has been designed to interface with industry standard 8 inch floppy drive via a 50 pin flat cable. This cable plugs into the DJ2D/B at the top of the board (connector P2).

All signal lines coming from the disk drives are terminated (pulled up to +5 volts through a 180 resistor). All lines which go to the disk drives are driven with TTL type drivers capable of sinking 24 ma. All odd numbered lines on the 50 pin flat cable are grounded on the controller to reduce cable crosstalk.

DJ2D/B Drive Interface Signal Summary

Pin	Direction	Description
46	from drive	Read Data - Composite clock and data from the read heads of the drive.
44	from drive	Write Protect - low when the diskette currently in drive is write protected.
42	from drive	Track 0 - low when the heads of the drive have reached track 0
40	to drive	Write Gate - When low indicates the controller is writing data to the drive on the write data line.
38	to drive	Write Data - contains the data which will be recorded on the diskette when write gate is active.
36	to drive	Step - low going pulse commands the heads of the drive to move to the next track.
34	to drive	Direction - when high the heads will move to track zero when a step pulse is issued. When low, the heads will move away from track 0 when a step pulse is issued.
32	to drive	Drive Select 4 - When low enables drive 4 to be accessed.
30	to drive	Drive Select 3 - When low enables drive 3 to be accessed.
28	to drive	Drive Select 2 - When low enables drive 2 to be accessed.

Appendix A: Power-On Jump and Drive Control Summary

26	to drive	Drive Select 1 - When low enables drive 1 to be accessed.
22	from drive	Ready - low when the selected drive is ready to accept a command (diskette is inserted correctly and is spinning at the correct speed).
20	from drive	Index - indicates to the controller that the diskette in the selected drive has completed one revolution.
18	to drive	Head Load - when low will press the heads against the media in the selected drive.
16*	to drive	In use - when low will cause the activity light on the front door to light (used on single sided drives only).
14*	to drive	Side Select - used on double sided drives to select which side will be accessed. When high, side 0 will be selected; when low, side 1 will select side 1.
10	from drive	Double Sided - when low indicates the selected drive is double sided and has a double sided diskette installed.
2	to drive	Low current - when low reduces the write current applied to the head during a write operation. Normally this line is brought low when writing on tracks beyond 43 due to the increase in bit density on the innermost tracks.

^{*} These lines are connected together on the DJ PC board.

Appendix B: Pl and P2 Pin Connections

B. Pl AND P2 PIN CONNECTIONS

This appendix lists the the pin connections of Pl and P2. Note that the top of the circuit board is assumed to be to the right of the table. The end pins of both connectors are numbered on the silk screen legend of the PC board. Note that all disk interface signals are active low.

		P2
RS232 GROUND RS232 INPUT RS232 OUTPUT TTY+ INPUT TTY- INPUT TTY+ OUTPUT TTY- OUTPUT	* * * * * * *	1 2 3 4 5 6 7

		P1	. 1
	50	* *	49 GND
	48	* *	47 GND
-DISK DATA	46	* *	45 GND
-WRITE PROTECT	44	* *	43 GND
-TRACK ZERO	42	* *	41 GND
-WRITE GATE	40	* *	39 GND
-WRITE DATA	38	* *	37 GND
-STEP	36	* *	35 GND
-DIRECTION	34	* *	33 GND
-DRIVE SELECT 4	32	* *	31 GND
-DRIVE SELECT 3	30	* *	29 GND
-DRIVE SELECT 2	28	* *	27 GND
-DRIVE SELECT 1	26	* *	25 GND
-SECTOR	24	* *	23 GND
-READY	22	* *	21 GND
-INDEX	20	* *	19 GND
-LOAD HEAD	18	* *	17 GND
-IN USE	16	* *	15 GND
	14	* *	13 GND
	12	* *	11 GND
-TWO SIDED	10	* *	9 GND
	8	* *	7 GND
	6	* *	5 GND
	4	* *	3 GND
	2	* *	1 GND

C. MOLEX PIN CONNECTOR ASSEMBLY INSTRUCTIONS

A Molex pin connector kit is included with each DJ2D/B board purchased from Morrow Designs. This connector facilitates use of P2 as an RS-232 serial port. Instructions for assembling this connector follow.

Tools needed: Wire clipper Wire stripper

Needlenose pliers

RS-232 25-pin ("D" style) male connector

3 ft. of RS-232 cable

Each kit includes a 7 pin connector and 7 single barb spring pins. The spring pins are clamped onto the ends of the wires extending from the RS-232 connector. These wires are then inserted into the corresponding slots of the Molex connector.

Only three wires from the RS-232 connector are used to connect a terminal to the DJ2D/B. The following tables detail the pinouts of the RS-232 connector and the corresponding connections to the Molex connector:

Top

Left 25 24 23 22 21 20 19 18 17 16 15 14

Table C-1: RS-232 Male Connector Pinout

Molex pin connector	Corresponds to	RS-232 pin connector and	signal
			 3
<u> </u>		1 Ground	
2		2 RS-232	INPUT
3		3 RS-232	
4		4 *(TTY +IN	
5		5 TTY - IN	I
6		6	
7		7 Ground)	

Table C-2: Corresponding Molex Connections

^{*} Pins 4, 5 and 7 are used only if connecting the DJ2D/B to a teletype device; pin 6 is normally not used.

- 1. Begin by making sure pins 1,2 and 3 are connected correctly on the 25 pin RS-232 connector. It may be necessary to undo the casing on the RS-232 connector.
- 2. Make note of the color of the wires connected to the pins on the RS-232 connector. Beginning with the wire leading from pin 1, strip off 1/8 inch of insulation from the end of the wire.
- 3. Place the wire end in a spring pin. Notice the two clamps. Position the insulation part of the wire at the first clamp (at the end of the spring pin). Use needlenose pliers to crimp the wire securely in place. Next crimp the bare wire securely under the second clamp, making sure there are no stray wires.




Figure C-1: Spring Pin Connections

- 4. Follow the above instructions for pins 2 and 3.
- 5. Insert the wires with the spring pins attached into the corresponding slots on the back side of the Molex connector. Looking from the rear, pin 7 is at the left side of the Molex connector, pin 1 is on the right.




Figure C-2: Molex Connector Orientation

- 6. Because of the barb, there is only one way these pins may be inserted. Push the spring pin through the slot until it locks in place. Test the connection by pulling back on the wire. If it is not secure, it may be necessary to pull it out, widen the gap between the barb and the pin, then reinsert it.
- 7. Double check that the wires are in the correct slots, then place the Molex connector on P2, making sure that the pins correspond to the correct slots on the connector. Facing the plain side of the Molex connector (side without the part number), pin 7 is at the right, pin 1 on the left. Refer to the component layout for the pin orientation of P2.

D. TROUBLESHOOTING TABLE

PROBLEM	PROBABLE CAUSE	REMEDY/REFER TO
DRIVE INDICATOR LIGHT ALWAYS ON (DOES NOT BLINK):	50-pin cable connected to Pl incorrectly.	Sections 3.8 - 3.10
	50-pin cable connected to drive incorrectly.	Sections 3.8 - 3.10
	Incorrect jumper settings on drive pc board.	Disk drive OEM manual.
	Incorrect jumper settings on DJ2D/B.	Sections 3.5-3.6
	CPU power on jump address set incorrectly.	Sections 3.4, 5.4
	System bus speed faster than 6 MHz.	Section 5.6
	with DJ2D/B EPROM or monand system memory. location	front panel itor, examine ons of EPROM
	The loc F800-F	able (F800h). cations from 80Eh should n the following tes:
	C3 69 1 C3 DA 1 C3 8B 1	
INDICATOR LIGHT BLINKS, BUT HEADS	Disk drive not jumpered correctly.	Disk drive OEM manual
OO NOT LOAD:	Faulty cable.	Try a new cable.
	Diskette not inserted.	Section 4
DRIVE INDICATOR LIGHT NOT ON:	No AC power to drives.	Check AC power cord con- nection.

Appendix D: Troubleshooting Table

PROBLEM	PROBABLE CAUSE	REMEDY/REFER TO
MORE THAN ONE DRIVE INDICATOR LIGHT BLINKING IN A MULTI-DRIVE	Drive select jumpers on drive pc board set incorrectly.	Disk drive OEM manual; Sect. 3.9.2.
SYSTEM:	Multiple drives terminated as drive A:	Disk drive OEM manual; Sect. 3.9.2.
DRIVE LOADS, SEEKS, BUT SCREEN IS	Diskette inserted incorrectly.	Section 4
BLANK:	Incorrect diskette; use CP/M system dis- kette.	Section 4
	Terminal is off.	Turn it on.
	Wires 2 and 3 on Molex connector switched.	Appendix C
GARBLED CHARACTERS ON TERMINAL:	No ground wire, or wrong wire grounded on Molex connector.	Appendix C
en e	Serial I/O settings incorrect.	Sections 3.4, 5.7
ERROR LIGHT ON DJ2D/B FLASHES DURING BOOT	Diskette inserted incorrectly.	Section 4
SEQUENCE:	Corrupted system tracks on boot diskette.	Make/use another diskette.
	Faulty 50-pin cable.	Try a new cable.
	Drives not terminated correctly.	Section 3.9 and disk drive manual.
	Disk drives dirty or out of alignment.	Contact Customer Service.

SOFTWARE LISTINGS

F806 C3DAF8

TRMOUT

JMP

COUT

```
Firmware for Disk Jockey Model B.
                                 OF800H
F800 =
                ORIGIN
                        EQU
F800
                         ORG
                                 ORIGIN
                                 ORIGIN+400h
                         EQU
FC00 =
                RAM
                                 ORIGIN+3f8h
FBF8 =
                IO
                         EQU
FBF8 =
                UDATA
                         EQU
                                 10
FBF9 =
                DREG
                         EQU
                                 I0+1
                         EQU
                                 10 + 1
FBF9 =
                USTAT
                                 10 + 2
                         EQU
FBFA =
                DCMD
                                 10 + 2
                DSTAT
                         EQU
FBFA =
                         EQU
                                 10 + 3
FBFB =
                CSTALL
                                 10 + 4
                CMDREG
                         EQU
FBFC =
                                 I0+4
                CSTAT
                         EQU
FBFC =
                         EQU
                                 10 + 5
                TRKREG
FBFD =
                                  IO+6
                         EQU
FBFE =
                SECREG
                                  10 + 7
FBFF =
                DATREG
                         EQU
                LIGHT
                         EQU
                                  1
0001 =
0001 =
                                  1
                HEAD
                         EQU
                DENSITY EQU
                                  1
0001 =
                                  4
0004 =
                INTRQ
                         EQU
                                  4
                         EQU
0004 =
                ISTAT
                                  4
                         EQU
0004 =
                TZERO
                                  4
0004 =
                LOAD
                         EQU
                                  6
                         EQU
                ULOAD
0006 =
= 8000
                OSTAT
                         EQU
                                  10Q
                         EQU
                                  10Q
0008 =
                DSIDE
                NOLITE
                         EQU
                                  110
0009 =
                DCRINT
                         EQU
                                  11Q
0009 =
                                  11Q
                HCMD
                         EQU
0009 =
                                  20Q
                INDEX
                         EQU
0010 =
                WINDXD
                         EQU
                                  22Q
0012 =
                                  30Q
                         EQU
0018 =
                SKCMD
001A =
                RINDXD
                         EQU
                                  32Q
001D =
                SVCMD
                         EQU
                                  35Q
0040 =
                WPROT
                         EQU
                                  100Q
0040 =
                                  100Q
                ACCESS
                         EQU
                                  200Q
0080 =
                RSTBIT
                         EQU
                                  200Q
0080 =
                READY
                         EQU
0088 =
                         EQU
                                  210Q
                RDCMD
= 8A00
                WRCMD
                         EQU
                                  250Q
                         EQU
                                  300Q
0000 =
                STBITS
00C4 =
                RACMD
                         EQU
                                  304Q
                         EQU
                                  320Q
                CLRCMD
00D0 =
                DBOOT
                         JMP
                                  BOOT
F800 C369F8
F803 C3E9F8
                TERMIN
                         JMP
                                  CIN
```

F809 C35 F80C C38 F80F C38 F812 C34 F815 C3D F818 C35 F81E C35 F821 C30 F824 C33 F827 C30 F82A C30 F82D C3E F830 C3E	BF9 TRKS 1F9 SETS 3F9 SETD DF9 DREA CF9 DWRI CF9 SELD 8F8 TPAN 3F9 TSTA 24F9 DMAS 29F9 STAT 25F8 DSKE	ET JMP EC JMP MA JMP D JMP TE JMP RV JMP IC JMP T JMP T JMP T JMP RR JMP RR JMP	HOME SEEK SECSET DMA READ WRITE DRIVE CPAN TMSTAT DMSTAT DISKST LERROR DENFIX SIDEFX	
F833		DS	66Q	
F869 31F F86C CDD F86F 210 F872 E5 F873 E5 F876 E5 F878 E5 F878 E5 F878 E5 F878 E5 F878 E5 F878 E5 F880 E5 F880 E5 F888 E5 F88	22FB 1100 29 7F 2800 7E 28 18	CALL LXI PUSH MVI PUSH MVI PUSH PUSH PUSH LXI PUSH MVI PUSH MVI PUSH MVI PUSH MVI PUSH MVI PUSH MVI PUSH	SP,TRACK+1 TIMOUT H,1 H L,DCRINT H H,377Q H H H H,10Q H L,176Q H L,176Q H A,177Q DREG A,CLRCMD CMDREG	;initialize SP ;poc/reset timeout ;track 0, sector 1 ;set up the ; side select ; and initial ; drive ; parameters ;initialize ; tzflag & cdisk ;initialize ; disk & drvsel ;initialize ; hdflag & dsflag ;initialize ; timer constant ;start 1791 ;1791 reset
F893 AF F894 CD F897 D28 F897 326 F896 326 F897 CD1 F8A2 C39 F8A5 326 F8A7 326 F8AA CD9 F8AB C1 F8AB C1 F8AB C1 F8BB C5 F8BB D5	1BFB A5F8 D1 F6FF D2FB 93F8 D00F F6FF	XRA CALL JNC MVI STA CALL JMP	A HDCHK DOOROK A,LIGHT DCREG TIMOUT LDHEAD A,NOLITE DCREG MEASUR B B,RAM+300H B D	; load the head ; and test for ; drive ready ;turn on the ; error LED ;timeout to ; close drive door ;turn off the ; error LED ;head load time ;adjust the stack ;DMA addr ;initialize ; dmaadr & timer

F8B3 F8B6 F8B7 F8B8 F8B9	00 C5	LDLOOP	LXI PUSH NOP PUSH MVI	H,0 H B B,12	; initialize ; intrfg & ramins ; debug instruction ; boot address ; number of retrys
F8BF F8C0 F8C1	CDDDF9 C1 D0		PUSH CALL POP RNC DCR JNZ	B READ B LDLOOP	;save the retry no.; read boot sector; restor retry no.; successful read?; no - count down; and try again
F8C5 F8C7	0E09 11C3A2	LERROR	MVI LXI	C,11Q D,0a2c3h	
F8D0 F8D2 F8D3 F8D4	7A B3 C2CAF8 3E08 A9	LELOOP	DCX MOV ORA JNZ MVI XRA MOV STA JMP	D A,D E LELOOP A,10Q C C,A DCMD LERROR+2	; blink ; the LED at ; top of the ; circuit board
F8DD F8DF F8E2 F8E3	2F 32F8FB 2F	COUT	LDA ANI JNZ MOV CMA STA CMA RET	USTAT OSTAT COUT A,C UDATA	;get UART status ;output ready mask ;test buffer empty ;character data ;negative logic bus ;send data to UART ;make positive
F8EC F8EE	E67F	CIN	LDA ANI JNZ LDA CMA ANI RET	USTAT ISTAT CIN UDATA 177Q	;get UART status ;input ready mask ;wait for input ;get the character ;adjust for negative bus ;trim to 7 bits
F8FB F8FD	CDE9F8 B9	CPAN	LDA ANI RNZ CALL CMP RET	USTAT ISTAT CIN C	;get UART status ;input ready mask ;test for data ;get character ;test for panic chtr
	3AF9FB E604 C9	IIIOINI	LDA ANI RET	USTAT ISTAT	;get UART status ;input ready mask

. n	ISKST		
F909 21FDFB	LXI	H,TRKREG	:most recent
F90C 4E	MOV	C,M	track to C
F90D 23	INX	Н	most recent
F90E 46	VOM	B, M	sector to B
F90F 3AF6FF	LDA	DCREG	get current
F912 2F	CMA		density in
F913 E601	ANI	1	the msb
F915 OF	RRC		; position
F916 57	VOM	D,A	;save in D
F917 3AF7FF	LDA	SIDE	; put the
F91A 07	RLC		; most recent
F91B 07	RLC		; side select
F91C 07	RLC		; in bit positin
F91D B2	ORA	D	; 6 and merge
F91E 57	VOM	D , A	;save in D
F91F 3AE8FF	LDA	DSFLAG	; get the
F922 EE08	XRI	DSIDE	; most recent
F924 17	RAL		; double sided
F925 17	RAL	_	; status and place
F926 82	ADD	D	; in bit position
F927 57	VOM	D, A	; 5 and merge
F928 3AFDFF	LDA	SECLEN	; get the
F92B 17	RAL		; sector length
F92C 17	RAL	<i>-</i>	; code bits in
F92D B2	ORA	D D	; positions 2 & 3
F92E 57	MOV	D,A	; and merge
F92F 3AECFF	LDA	CDISK	; get the current
F932 82	ADD RET	D	; disk no. in bit
F933 C9	UFI		; positions 0 & 1
And the control of th	MSTAT	The state of the matrix $E_{\rm state}$ and $E_{\rm state}$ and $E_{\rm state}$	
F934 E5	PUSH	Н	;save the HL pair
F935 2AE6FF	LHLD	DMAADR	move the
F938 44	MOV	В,Н	DMA address to
F939 4D	MOV	C,L	the BC pair
F93A E1	POP	Н	;recover HL
F93B C9	RET		•
D	RIVE		
F93C 79	VOM	A,C	;drive select
F93D E603	ANI	3	; values must be
F93F 32EBFF	STA	DISK	; between zero
F942 C9	RET		; and three
<i>-</i>	N/ A		
	MA	II DAM	
F943 210004	LXI	H,-RAM	<pre>;test the ; DMA address</pre>
F946 09	DAD	В	•
F947 DA54F9	JC	DMASET	; for conflict
F94A 210808		II U ADTATA	
F94D 09	LXI	H,8-ORIGIN	with the I/O
F94E D254F9	LXI DAD	В	; with the I/O
	LXI DAD JNC	B DMASET	on the DJ/2D
F951 3E10	LXI DAD JNC MVI	В	
F951 3E10 F953 C9	LXI DAD JNC MVI RET	B DMASET	on the DJ/2D
F951 3E10 F953 C9	LXI DAD JNC MVI RET MASET	B DMASET A,20Q	; on the DJ/2D ; controller
F951 3E10 F953 C9	LXI DAD JNC MVI RET	B DMASET	on the DJ/2D

F956 F959	22E6FF C9		SHLD RET	DMAADR	
F95D F95E F961 F962 F963 F966 F969	CD70F9 F5 9F 32F9FF 32FDFB	HOME HENTRY	CALL RC CALL PUSH SBB STA STA XRA STA	HDLOAD HENTRY PSW A TRACK TRKREG A TZFLAG LEAVE+1	; load the head ; not ready error ; move the head ; save status ; update the ; track ; registers ; set the not ; verified flag ; unload the head
F974 F977	32E9FF 210000 3E09 CD62FB E604 C0	newiri	XRA STA LXI MVI CALL ANI RNZ STC RET	A HDFLAG H,O A,HCMD CENTRY TZERO	; set the force; verify flag; timeout constant; move the head; to track 0; track zero bit; error flag
F981 F982 F983 F984 F985 F987	B1 37 C8 E61F 32F8FF	SECSET	XRA ORA STC RZ ANI STA RET	A C 37Q SECTOR	<pre>;test for ; zero value ;error flag ;error return ;trim & clear cry</pre>
F98E F98F	FE4D 3F D8 32F9FF	SEEK	MOV CPI CMC RC STA RET	A,C 77 TRACK	<pre>;test for ; track ; too large</pre>
F997	32E3FF CD96FB OE01	ISSUE	STA CALL MVI	ECOUNT+1 MEASUR C,1	<pre>;update count ;find index ;Start with sector 1</pre>
F9A0 F9A3 F9A4 F9A5 F9A7 F9AA F9AD	32FEFB 3AF8FF B9 C8 3E88 CD5DFB DA20FA	ISLOOP	MOV STA LDA CMP RZ MVI CALL JC INR JMP	A,C SECREG SECTOR C A,RDCMD COMAND PLEAVE C ISLOOP	;Initilize the ; sector register ;Test for ; target sector ;do a fake ; read command ;Abort on error ;Increment sector number

F9B1 32 F9B4 48 F9B5 11 F9B8 2A F9BB C9	3 1FFFB AE6FF		STA MOV LXI LHLD RET	CMDREG C,B D,DATREG DMAADR	;Start operation ;Initilize block count ;Data register ;transfer address
F9BC CD F9BF DA F9C2 3E F9C4 CD	033FA A22FA EA8	WRITE WRENTRY	CALL JC MVI CALL	PREP LEAVE A, WRCMD COMNDP	;prepare for write ;abort operation ;write sector cmd
F9C7 7E F9C8 23 F9C9 12 F9CA 7E F9CB 23 F9CD 7E F9CE 23 F9CF 12 F9D1 7E F9D2 23 F9D3 12 F9D4 C3 F9D7 C3	3 2 3 2 3 2 5 5 2 2 2 2 7 7 9 1 9	WRLOOP	MOV INX STAX MOV INX STAX MOV INX STAX DCR MOV INX STAX JCR JNZ LXI JMP	A,M H D A,M H D A,M H D C A,M H D C H,WRENTRY CBUSY	; load 1st byte of data ; write 1st byte of data ; load 2nd byte of data ; write 2nd byte of data ; load 3rd byte of data ; write 3rd byte of data ; reduce block count ; write next 4 bytes
F9DD CI F9E0 DA F9E3 3E F9E5 CI	A22FA E88	READ RDENTRY	CALL JC MVI CALL	PREP LEAVE a,RDCMD COMNDP	;prepare for read; abort operation
F9E8 11 F9E9 77 F9EA 23 F9EB 11 F9EC 77 F9ED 23 F9EF 77 F9F1 01 F9F2 11 F9F3 77 F9F4 23 F9F8 27	7 3 A 7 3 A 7 3 D A 7 3 2E8F9	RDLOOP	LDAX MOV INX LDAX MOV INX LDAX MOV INX DCR LDAX MOV INX JNZ LXI	D M,A H D M,A H C D M,A H C D M,A H C D M,A H RDLOOP H,RDENTRY	;read 1st byte ;store 1st byte ;read 2nd byte ;store 2nd byte ;read 3rd byte ;store 3rd byte ;reduce block count ;read 4th byte ;store 4th byte ;read next 4 bytes
F9FB E9FF CI	1FCFB	CBUSY	PUSH LXI CALL	H H,CSTAT BUSY	;Save return ;Wait for 1791 ; to finish command

FA02 E65F FA04 CA21FA FA07 FE10 FA09 C220FA FA0C 3AE2FF FA0F 3D FA10 FA17FA FA13 32E2FF FA16 C9	STEST	ANI JZ CPI JNZ LDA DCR JM STA RET	137Q LEAVE-1 20Q PLEAVE ECOUNT A STEST ECOUNT	;Error mask ;No error ;Premature interupt ;Other type of error ;decrement error count ; by one ;Hard interupt error ;Update count
FA17 3AE3FF FA1A 3D FA1B F294F9 FA1E 3E10	PLEAVE	LDA DCR JP MVI	ECOUNT+1 A ISSUE A,20Q	;Decrement error
FA20 37 FA21 E1	I FAIID	STC POP	Н	;error flag
FA22 F5 FA23 3AF6FF FA26 EE04 FA28 32FAFB FA2B 3AEAFF FA2E 32F9FB FA31 F1 FA32 C9	LEAVE	PUSH LDA XRI STA LDA STA POP RET	PSW DCREG LOAD DCMD DRVSEL DREG PSW	;save the status ;control bits ;toggle the ; head load bit ;enable access to ; the data register ;recover the status
FA33 CDE3FA FA36 D8 FA37 3AFDFB FA3A 3C FA3B CC70F9 FA3E D8 FA3F 21FDFB FA42 3AF9FF FA45 BE FA46 23 FA47 23 FA48 77 FA49 79 FA4A 32F9FB FA4D CA6AFA FA50 AF FA51 32E9FF FA54 3AFAFB FA57 E608 FA57 E608 FA59 32E8FF FA5C 1F FA5C 1F FA5E 1F FA5E 1F FA5E 1F FA5E 1F FA5E 1F FA5E C618 FA61 210000 FA64 CD62FB FA67 DA8EFA	PREP	CALL RC LDA INR CZ RC LXI LDA CMP INX MOV MOV STA JZ XRA STA LDA ANI STA RAR RAR RAR RAR LDI LXI CALL JC	TRKREG A HENTRY H,TRKREG TRACK M H H M,A A,C DREG TVERFY A HDFLAG DSTAT DSIDE DSFLAG SKCMD H,O CENTRY SERROR	;load the head ;test for drive ready ;get old track ;test for head ; not calibrated ;seek error? ;old track ;new track ;test for head motion ;advance to the ; data register ;save new track ;turn off data reg ; access control bit ;test for seek ;force a read ; header operation ;get the double ; sided flag ;save for status ;shift for ; 3/6 ms step ; rate constant ;do a ; seek ; operation ;seek error?

	FA6A 3AE9FF		LDA	HDFLAG	;get the force
	FA6D B7		ORA	A	verify hdr flag
	FA6E C2B9FA		JNZ	CHKSEC	no seek & head OK
	FA71 0602		MVI	В, 2	verify retry count
	FA(1 0002	SLOOP	LIVI	D, 2	, verify roofly count
	EA72 2E1D	SLOOP	MVI	A,SVCMD	;do a verify
	FA73 3E1D FA75 CD5DFB		CALL	COMAND	command
	FA78 E699		ANI	231Q	error bit mask
	FA7A 57		MOV	D, A	save
	FA7B CA95FA		JZ	RDHDR	no error
	FA7E 3AF6FF		LDA	DCREG	denisty control
	FA81 EE01		XRI	DENSITY	flip the density
	FA83 32F6FF		STA	DCREG	update and
	FA86 32FAFB		STA	DCMD	change density
	FA89 05		DCR	В	decrement retry
	FA8A C273FA		JNZ	SLOOP	; count & test
	FA8D 7A		MOV	A,D	•
	1 1100 11	SERROR			
	FA8E 37		STC		
	FA8F F5		PUSH	PSW	
	FA90 CD70F9		CALL	HENTRY	
	FA93 F1		POP	PSW	
	FA94 C9		RET		
		RDHDR			
	FA95 060A		MVI	B,12Q	number of retrys;
		RHLOOP			
	FA97 11FFFB		LXI	D, DATREG	;Data register
	FA9A 21FAFF		LXI	H,TRACK+1	;Data pointer
			1 / T T T	A DAGME	. Ctant mood boodon commond
	FA9D 3EC4		MVI	A, RACMD	;Start read header command
	FA9D 3EC4 FA9F 32FCFB	DUI 1	MVI STA	A, RACMD CMDREG	;Start read header command
N	FA9F 32FCFB	RHL 1	STA	CMDREG	
	FA9F 32FCFB FAA2 1A	RHL 1	STA LDAX	CMDREG D	;get disk data 0
Trans.	FA9F 32FCFB FAA2 1A FAA3 77	RHL1	STA LDAX MOV	CMDREG D M,A	get disk data 0; store in mem
The sale of	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C	RHL 1	STA LDAX MOV INR	CMDREG D M,A L	;get disk data 0 ;store in mem ;advance pointer
75 - Table 1	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C FAA5 C2A2FA	RHL1	STA LDAX MOV INR JNZ	CMDREG D M,A L RHL 1	<pre>;get disk data 0 ;store in mem ;advance pointer ;test end of page</pre>
en en	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C FAA5 C2A2FA FAA8 21FCFB	RHL 1	STA LDAX MOV INR JNZ LXI	CMDREG D M,A L RHL1 H,CSTAT	;get disk data 0;store in mem;advance pointer;test end of page;wait for 1791
edit i	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C FAA5 C2A2FA FAA8 21FCFB FAAB CD6CFB	RHL1	STA LDAX MOV INR JNZ LXI CALL	CMDREG D M,A L RHL 1 H,CSTAT BUSY	<pre>;get disk data 0 ;store in mem ;advance pointer ;test end of page ;wait for 1791 ; to finish cmd</pre>
and a	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C FAA5 C2A2FA FAA8 21FCFB FAAB CD6CFB FAAE B7		STA LDAX MOV INR JNZ LXI CALL ORA	CMDREG D M,A L RHL1 H,CSTAT	<pre>;get disk data 0 ;store in mem ;advance pointer ;test end of page ;wait for 1791 ; to finish cmd ;test for errors</pre>
Total State of State	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C FAA5 C2A2FA FAA8 21FCFB FAAB CD6CFB FAAE B7 FAAF CAB9FA	RHL1	STA LDAX MOV INR JNZ LXI CALL	CMDREG D M, A L RHL 1 H, CSTAT BUSY A	<pre>;get disk data 0 ;store in mem ;advance pointer ;test end of page ;wait for 1791 ; to finish cmd</pre>
Total to	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C FAA5 C2A2FA FAA8 21FCFB FAAB CD6CFB FAAE B7 FAAF CAB9FA FAB2 05	RHL 1	STA LDAX MOV INR JNZ LXI CALL ORA JZ	CMDREG D M, A L RHL 1 H, CSTAT BUSY A CHKSEC	;get disk data 0 ;store in mem ;advance pointer ;test end of page ;wait for 1791 ; to finish emd ;test for errors ;transfer OK? ;no - test for ; hard error
The second secon	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C FAA5 C2A2FA FAA8 21FCFB FAAB CD6CFB FAAE B7 FAAF CAB9FA FAB2 05 FAB3 C297FA	RHL 1	STA LDAX MOV INR JNZ LXI CALL ORA JZ DCR	CMDREG D M,A L RHL 1 H,CSTAT BUSY A CHKSEC B	;get disk data 0 ;store in mem ;advance pointer ;test end of page ;wait for 1791 ; to finish cmd ;test for errors ;transfer OK? ;no - test for
*** Teen is	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C FAA5 C2A2FA FAA8 21FCFB FAAB CD6CFB FAAE B7 FAAF CAB9FA FAB2 05	RHL 1	STA LDAX MOV INR JNZ LXI CALL ORA JZ DCR JNZ	CMDREG D M,A L RHL 1 H,CSTAT BUSY A CHKSEC B RHLOOP	;get disk data 0 ;store in mem ;advance pointer ;test end of page ;wait for 1791 ; to finish emd ;test for errors ;transfer OK? ;no - test for ; hard error ;recalibrate
	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C FAA5 C2A2FA FAA8 21FCFB FAAB CD6CFB FAAE B7 FAAF CAB9FA FAB2 05 FAB3 C297FA		STA LDAX MOV INR JNZ LXI CALL ORA JZ DCR JNZ JMP LDA	CMDREG D M, A L RHL 1 H, CSTAT BUSY A CHKSEC B RHLOOP SERROR SECLEN	;get disk data 0 ;store in mem ;advance pointer ;test end of page ;wait for 1791 ; to finish emd ;test for errors ;transfer OK? ;no - test for ; hard error ;recalibrate ;get the sector
	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C FAA5 C2A2FA FAA8 21FCFB FAAB CD6CFB FAAE B7 FAAF CAB9FA FAB2 05 FAB3 C297FA FAB6 C38EFA FAB9 3AFDFF FABC 4F		STA LDAX MOV INR JNZ LXI CALL ORA JZ DCR JNZ JMP LDA MOV	CMDREG D M, A L RHL 1 H, CSTAT BUSY A CHKSEC B RHLOOP SERROR SECLEN C, A	;get disk data 0 ;store in mem ;advance pointer ;test end of page ;wait for 1791 ; to finish emd ;test for errors ;transfer OK? ;no - test for ; hard error ;recalibrate ;get the sector ; size and setup
The second	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C FAA5 C2A2FA FAA8 21FCFB FAAB CD6CFB FAAE B7 FAAF CAB9FA FAB2 05 FAB3 C297FA FAB6 C38EFA FAB9 3AFDFF FABC 4F FABD 0600		STA LDAX MOV INR JNZ LXI CALL ORA JZ DCR JNZ JMP LDA MOV MVI	CMDREG D M,A L RHL 1 H,CSTAT BUSY A CHKSEC B RHLOOP SERROR SECLEN C,A B,0	;get disk data 0 ;store in mem ;advance pointer ;test end of page ;wait for 1791 ; to finish emd ;test for errors ;transfer OK? ;no - test for ; hard error ;recalibrate ;get the sector ; size and setup ; the table offset
	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C FAA5 C2A2FA FAA8 21FCFB FAAB CD6CFB FAAE B7 FAAF CAB9FA FAB2 05 FAB3 C297FA FAB6 C38EFA FAB9 3AFDFF FABC 4F FABD 0600 FABF 21DFFA		STA LDAX MOV INR JNZ LXI CALL ORA JZ DCR JNZ JMP LDA MOV MVI LXI	CMDREG D M,A L RHL 1 H,CSTAT BUSY A CHKSEC B RHLOOP SERROR SECLEN C,A B,O H,STABLE	;get disk data 0 ;store in mem ;advance pointer ;test end of page ;wait for 1791 ; to finish cmd ;test for errors ;transfer OK? ;no - test for ; hard error ;recalibrate ;get the sector ; size and setup ; the table offset ;sector table
	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C FAA5 C2A2FA FAA8 21FCFB FAAB CD6CFB FAAE B7 FAAF CAB9FA FAB2 05 FAB3 C297FA FAB6 C38EFA FAB9 3AFDFF FABC 4F FABD 0600 FABF 21DFFA FAC2 09		STA LDAX MOV INR JNZ LXI CALL ORA JZ DCR JNZ JMP LDA MOV MVI LXI DAD	CMDREG D M,A L RHL 1 H,CSTAT BUSY A CHKSEC B RHLOOP SERROR SECLEN C,A B,O H,STABLE B	;get disk data 0 ;store in mem ;advance pointer ;test end of page ;wait for 1791 ; to finish cmd ;test for errors ;transfer OK? ;no - test for ; hard error ;recalibrate ;get the sector ; size and setup ; the table offset ;sector size pntr
	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C FAA5 C2A2FA FAA8 21FCFB FAAB CD6CFB FAAE B7 FAAF CAB9FA FAB2 05 FAB3 C297FA FAB6 C38EFA FAB9 3AFDFF FABC 4F FABD 0600 FABF 21DFFA FAC2 09 FAC3 3AF8FF		STA LDAX MOV INR JNZ LXI CALL ORA JZ DCR JNZ JMP LDA MOV MVI LXI DAD LDA	D M, A L RHL 1 H, CSTAT BUSY A CHKSEC B RHLOOP SERROR SECLEN C, A B, O H, STABLE B SECTOR	;get disk data 0 ;store in mem ;advance pointer ;test end of page ;wait for 1791 ; to finish emd ;test for errors ;transfer OK? ;no - test for ; hard error ;recalibrate ;get the sector ; size and setup ; the table offset ;sector table ;sector size pntr ;get the sector
	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C FAA5 C2A2FA FAA8 21FCFB FAAB CD6CFB FAAE B7 FAAF CAB9FA FAB2 05 FAB3 C297FA FAB6 C38EFA FAB9 3AFDFF FABC 4F FABD 0600 FABF 21DFFA FAC2 09 FAC3 3AF8FF FAC6 47		STA LDAX MOV INR JNZ LXI CALL ORA JZ DCR JNZ JMP LDA MOV MVI LXI DAD LDA MOV	CMDREG D M,A L RHL 1 H,CSTAT BUSY A CHKSEC B RHLOOP SERROR SECLEN C,A B,O H,STABLE B SECTOR B,A	;get disk data 0 ;store in mem ;advance pointer ;test end of page ;wait for 1791 ; to finish emd ;test for errors ;transfer OK? ;no - test for ; hard error ;recalibrate ;get the sector ; size and setup ; the table offset ;sector table ;sector size pntr ;get the sector ; and save in B
	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C FAA5 C2A2FA FAA8 21FCFB FAAB CD6CFB FAAE B7 FAAF CAB9FA FAB2 05 FAB3 C297FA FAB6 C38EFA FAB9 3AFDFF FABC 4F FABD 0600 FABF 21DFFA FAC2 09 FAC3 3AF8FF FAC6 47 FAC7 86		STA LDAX MOV INR JNZ LXI CALL ORA JZ DCR JNZ JMP LDA MOV MVI LXI DAD LDA MOV ADD	CMDREG D M,A L RHL 1 H,CSTAT BUSY A CHKSEC B RHLOOP SERROR SECLEN C,A B,O H,STABLE B SECTOR B,A M	;get disk data 0 ;store in mem ;advance pointer ;test end of page ;wait for 1791 ; to finish emd ;test for errors ;transfer OK? ;no - test for ; hard error ;recalibrate ;get the sector ; size and setup ; the table offset ;sector table ;sector size pntr ;get the sector ; and save in B ;compare w/table
	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C FAA5 C2A2FA FAAB CD6CFB FAAE B7 FAAF CAB9FA FAB2 05 FAB3 C297FA FAB6 C38EFA FAB9 3AFDFF FABC 4F FABD 0600 FABF 21DFFA FAC2 09 FAC3 3AF8FF FAC6 47 FAC7 86 FAC8 3E10		STA LDAX MOV INR JNZ LXI CALL ORA JZ DCR JNZ JMP LDA MOV MVI LXI DAD LDA MOV ADD MVI	CMDREG D M,A L RHL 1 H,CSTAT BUSY A CHKSEC B RHLOOP SERROR SECLEN C,A B,O H,STABLE B SECTOR B,A	;get disk data 0 ;store in mem ;advance pointer ;test end of page ;wait for 1791 ; to finish emd ;test for errors ;transfer OK? ;no - test for ; hard error ;recalibrate ;get the sector ; size and setup ; the table offset ;sector table ;sector size pntr ;get the sector ; and save in B ;compare w/table ;error flag
	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C FAA5 C2A2FA FAA8 21FCFB FAAB CD6CFB FAAF CAB9FA FAB2 05 FAB3 C297FA FAB6 C38EFA FAB9 3AFDFF FABC 4F FABD 0600 FABF 21DFFA FAC2 09 FAC3 3AF8FF FAC6 47 FAC7 86 FAC8 3E10 FACA D8		STA LDAX MOV INR JNZ LXI CALL ORA JZ DCR JNZ JMP LDA MOV MVI LXI DAD LDA MOV ADD MVI RC	CMDREG D M,A L RHL 1 H,CSTAT BUSY A CHKSEC B RHLOOP SERROR SECLEN C,A B,O H,STABLE B SECTOR B,A M A,20Q	;get disk data 0 ;store in mem ;advance pointer ;test end of page ;wait for 1791 ; to finish cmd ;test for errors ;transfer OK? ;no - test for ; hard error ;recalibrate ;get the sector ; size and setup ; the table offset ;sector table ;sector size pntr ;get the sector ; and save in B ;compare w/table ;error flag ;error return
	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C FAA5 C2A2FA FAA8 21FCFB FAAB CD6CFB FAAE B7 FAAF CAB9FA FAB2 05 FAB3 C297FA FAB6 C38EFA FAB9 3AFDFF FABC 4F FABD 0600 FABF 21DFFA FAC2 09 FAC3 3AF8FF FAC6 47 FAC7 86 FAC8 3E10 FACA D8 FACB 78		STA LDAX MOV INR JNZ LXI CALL ORA JZ DCR JNZ JMP LDA MOV MVI LXI DAD LDA MOV ADD MVI RC MOV	CMDREG D M,A L RHL1 H,CSTAT BUSY A CHKSEC B RHLOOP SERROR SECLEN C,A B,O H,STABLE B SECTOR B,A M A,20Q A,B	;get disk data 0 ;store in mem ;advance pointer ;test end of page ;wait for 1791 ; to finish cmd ;test for errors ;transfer OK? ;no - test for ; hard error ;recalibrate ;get the sector ; size and setup ; the table offset ;sector table ;sector size pntr ;get the sector ; and save in B ;compare w/table ;error flag ;error return ;initialize 1791
	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C FAA5 C2A2FA FAAB CD6CFB FAAB CD6CFB FAAE B7 FAAF CAB9FA FAB2 05 FAB3 C297FA FAB6 C38EFA FAB9 3AFDFF FABC 4F FABD 0600 FABF 21DFFA FAC2 09 FAC3 3AF8FF FAC6 47 FAC7 86 FAC8 3E10 FACA D8 FACB 78 FACC 32FEFB		STA LDAX MOV INR JNZ LXI CALL ORA JZ DCR JNZ JMP LDA MOV MVI LXI DAD LDA MOV ADD MVI RC MOV STA	CMDREG D M,A L RHL 1 H,CSTAT BUSY A CHKSEC B RHLOOP SERROR SECLEN C,A B,O H,STABLE B SECTOR B,A M A,20Q A,B SECREG	;get disk data 0 ;store in mem ;advance pointer ;test end of page ;wait for 1791 ; to finish emd ;test for errors ;transfer OK? ;no - test for ; hard error ;recalibrate ;get the sector ; size and setup ; the table offset ;sector table ;sector size pntr ;get the sector ; and save in B ;compare w/table ;error flag ;error return ;initialize 1791 ; sector register
	FA9F 32FCFB FAA2 1A FAA3 77 FAA4 2C FAA5 C2A2FA FAA8 21FCFB FAAB CD6CFB FAAE B7 FAAF CAB9FA FAB2 05 FAB3 C297FA FAB6 C38EFA FAB9 3AFDFF FABC 4F FABD 0600 FABF 21DFFA FAC2 09 FAC3 3AF8FF FAC6 47 FAC7 86 FAC8 3E10 FACA D8 FACB 78		STA LDAX MOV INR JNZ LXI CALL ORA JZ DCR JNZ JMP LDA MOV MVI LXI DAD LDA MOV ADD MVI RC MOV	CMDREG D M,A L RHL1 H,CSTAT BUSY A CHKSEC B RHLOOP SERROR SECLEN C,A B,O H,STABLE B SECTOR B,A M A,20Q A,B	;get disk data 0 ;store in mem ;advance pointer ;test end of page ;wait for 1791 ; to finish cmd ;test for errors ;transfer OK? ;no - test for ; hard error ;recalibrate ;get the sector ; size and setup ; the table offset ;sector table ;sector size pntr ;get the sector ; and save in B ;compare w/table ;error flag ;error return ;initialize 1791


FAD4 22E2FF		CIII D	ECOUNT	
FAD4 ZZEZFF	SZLOOP	SHLD	ECOUNT	
FAD7 OD	522001	DCR	C	;reduce size count
FAD8 47		VOM	В,А	;sector size to B
FAD9 F8		RM		return on minus
FADA 17		RAL		;double the count
FADB B7		ORA	A	;clear the carry
FADC C3D7FA		JMP	SZLOOP	
	STABLE			
FADF E5		DB	345Q	;26 sector diskettes
FAEO E5		DB	345Q	;26 sector diskettes
FAE1 FO		DB	360Q	;15 sector diskettes
FAE2 F7	IIDI OAD	DB	367Q	;8 sector diskettes
EVES 31555	HDLOAD	T VT	II DTOV	
FAE3 21EBFF FAE6 4E		LXI MOV	H,DISK	; new dry ptr
FAE7 23		INX	C,M H	;save new drv in C ;current drv ptr
FAE8 5E		MOV	E,M	;save old drv in E
FAE9 71		MOV	M,C	;update current drv
FAEA 23		INX	H	; home cmd flag
FAEB 7B		VOM	A,E	;test for
FAEC B9		CMP	C	; drive change
FAED 7E		VOM	A , M	; head load mask
FAEE 3601		MVI	M, HEAD	;update the mask
FAFO CA 1BFB FAF3 23		JZ INX	HDCHK H	;no drive change?
FAF4 E5		PUSH	H	;addr of drive table ;save table addr
FAF5 1600		MVI	D,0	;save table addr ;set up the
FAF7 42		MOV	B,D	; offset address
FAF8 19		DAD	D	calculate the
FAF9 19		DAD	D	; parameter addr
FAFA 3AF6FF		LDA	DCREG	;save the
FAFD 77		MOV	M , A	density status
FAFE 23 FAFF 11FDFB		INX LXI	H TREEC	track pointer
FB02 1A		LDAX	D,TRKREG D	;1791 trk reg ;get current track
FB03 77		MOV	M,A	;save in the table
FB04 E1		POP	H	; beginning of table
FB05 09		DAD	В	new drive
FB06 09		DAD	В	; table pointer
FB07 7E		MOV	A , M	get density status;
FB08 32F6FF		STA	DCREG	;update DCREG
FB0B 23 FB0C 7E		INX	H	; get the old
FB0D 12		MOV STAX	A,M D	<pre>; track number ; and update 1791</pre>
FBOE 3E7F		MVI	A,177Q	drive select bits
1002 3211	DSROT	114 1	A, 111 W	, at the Beleet bits
FB10 07		RLC		;rotate to
FB11 0D		DCR	C	; select the
FB12 F210FB		JP	DSROT	; proper drive
FB15 E67F		ANI	177Q	;set the run bit
FB17 32EAFF		STA	DRVSEL	;save in drv reg
FB1A AF	HDCHK	XRA	A	force a head load;
FB1B 21FAFB	אטטענוי	LXI	H,DSTAT	;test for
FB1E A6		ANA	M	; test for head loaded
=			••	, Hoda Todaca


FB1F 32E	POFF	STA	HDFLAG	:save the head
FB22 F5	1711	PUSH	PSW	: loaded status
FB23 3AE	CAFF	LDA	DRVSEL	get current drive
FB26 4F		MOV	C,A	;save
FB27 3AF	7FF	LDA	SÍDE	get current side
FB2A 2F	,	CMA		; and merge
FB2B A1		ANA	C	; with drive select
FB2C 32F	'9FB	STA	DREG	;select drive & side
FB2F EEL		XRI	ACCESS	;toggle access bit
FB31 4F		VOM	C,A	;save for PREP routine
FB32 3AF	6FF	LDA	DCREG	den & head cntl bits;
FB35 47		VOM	В,А	;save
FB36 3AF		LDA	TRACK	get the new track
FB39 D60)1	SUI	1	force single;
FB3B 9F		SBB	A	; density
FB3C 3D		DCR	A	; if track = 0
FB3D 2F		CMA	_	; compliment
FB3E B0		ORA	В	;merge w/control bits
FB3F 77		VOM	M, A	; load head & set density
FB40 F1		POP	PSW	; head load status
FB41 C21	4FFB	JNZ	RDYCHK	; conditionally
FB44 E5	- 1-00	PUSH	H	; wait for head
FB45 2AF		LHLD	TIMER	; load time out
TD HO OD	TLOOP	DOV	TT	. count down
FB48 2B		DCX MOV	Н	;count down : 40 ms for
FB49 7C		ORA	A,H L	, , , , , ,
FB4A B5 FB4B C2 ¹) Q T D	JNZ	TLOOP	; head load : time out
FB4E E1	40r D	POP	H	, oime out
rd4c cı	RDYCHK	101	11	
FB4F 7E	RDIOIIR	MOV	A,M	;test for
FB50 E68	30	ANI	READY	; drive ready
FB52 C0		RNZ		,
	UNLOAD			
FB53 3AI		LDA	DCREG	;force a
FB56 F60		ORI	ULOAD	; head
FB58 77		MOV	M,A	; unload
FB59 3E8	80	MVI	A, READY	;set drive
FB5B 37		STC		; not ready
FB5C C9		RET		; error flag
	COMAND			
FB5D 2A	E4FF	LHLD	TIMER	get index count
FB60 29		DAD	H	; and multiply
FB61 29		DAD	Н	; by four
	CENTRY			
FB62 EB		XCHG		;save in D-E pair
FB63 21		LXI	H,CSTAT	;issue command
FB66 77		MOV	M , A	; to the 1791
DD (0 00	NBUSY	MOT	A M	
FB67 7E		MOV	A,M	;wait ; for the
FB68 1F	67ED	RAR	MDIIQV	
FB69 D2	BUSY	JNC	NBUSY	; busy flag
ED60 75	IGUQ	VOM	A,M	test for:
FB6C 7E FB6D 1F		MOV RAR	n , m	device busy
FB6E 7E		VOM	A,M	; restore status
EDOR (P		110 A	9	, - 000010 Doubab


FB6F D0		RNC		;return if not busy
FB70 C376FB		JMP	PATCH+3	jump around patch
15/0 05/015	PATCH	V	1 11 2 3 1 1 3	, 0 mm p m s m m p m s m
FB73 C3E3FA		JMP	HDLOAD	;patch for old ATE
1215 05-51		•		,.
FB76 1B		DCX	D	;test for
FB77 7A		VOM	A,D	; two disk
FB78 B3		ORA	E	revolutions
FB79 C26CFB		JNZ	BUSY	;47 machine cycles
FB7C 5E		VOM	E,M	get error code
FB7D E5		PUSH	Н	save cmd address
FB7E 23		INX	Н	track register
FB7F 56		MOV	D,M	;save present track
FB80 3AEAFF		LDA	DŔVSEL	control bits
FB83 EE80		XRI	RSTBIT	reset the 1791
FB85 32F9FB		STA	DREG	controller to
FB88 EECO		XRI	STBITS	; clear the
FB8A E3		XTHL		; command busy
FB8B 32F9FB		STA	DREG	; fault condition
FB8E 36D0		MVI	M,CLRCMD	force interrupt
FB90 E3		XTHL	•	;restore the
FB91 72		MOV	M,D	; the track reg
FB92 E1		POP	H	;restore the stack
FB93 7B		MOV	A,E	;error code to A
FB94 37		STC		; error flag
FB95 C9		RET		
_	MEASUR			
FB96 110000		LXI	D,0	;initialize count
FB99 21FAFB		LXI	H,DSTAT	;status port
FB9C OE10	D. W. C.	MVI	C, INDEX	;index bit flag
DD 00 50	INDXLO	MOII	A 34	and the second
FB9E 7E		VOM	A,M	;wait for
FB9F A1		ANA	C INDXLO	; index
FBAO CA9EFB	INDXHI	JZ	INDALO	; pulse high
EDA 2 7E	INDVII	MOV	л м	;wait for
FBA3 7E		MOV ANA	A,M C	
FBA4 A1 FBA5 C2A3FB		JNZ	INDXHI	; index; pulse low
PDRO CZROPO	INDXCT	ONZ	INDXIII	, parse row
FBA8 13	INDXOI	INX	D	;advance count
FBA9 E3		XTHL	D	four dummy
FBAA E3		XTHL		instructions
FBAB E3		XTHL		; to lengthen
FBAC E3		XTHL		the delay
FBAD 7E		MOV	A,M	;wait for
FBAE A1		ANA	C	; the index
FBAF CAA8FB		JΖ	INDXCT	to go high
FBB2 C9		RET		;98 machine cycles
- 222 - 0 7	DENFIX			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
FBB3 79		VOM	A,C	trim the
FBB4 E601		ANI	1	excess bits
FBB6 2F		CMA		compliment and
FBB7 47		MOV	В,А	; save in B
FBB8 21EBFF		LXI	H,DISK	new disk ptr
FBBB 5E		MOV	E,M	get disk no.
FBBC 1600		IVM	D,0	offset addr
ו סעם ז				


FBBE 23 FBBF 7E FBC0 AB FBC1 F5 FBC2 23 FBC3 23 FBC4 19 FBC5 19 FBC6 7E FBC7 F601 FBC9 A0 FBCA 77 FBCB F1 FBCC C0 FBCD 7E FBCD 7E FBCE 32F6FF FBD1 C9		INX MOV XRA PUSH INX INX DAD DAD MOV ORI ANA MOV POP RNZ MOV STA RET	H A,M E PSW H H D D A,M 1 B M,A PSW A,M DCREG	<pre>;current disk ptr ;move to ACC ;cmpr old w/new ;save status ;disk table ; address ;add the ; offset ;get parameters ;mask off density ;set new density ;update parameters ;test new=old? ;updata CDISK ; also</pre>
FBD2 210000	TIMOUT	LXI	Н,О	;time-out delay
FBD5 2B FBD6 7C FBD7 B5 FBD8 E3 FBD9 E3 FBDA C2D5FB FBDD C9	TILOOP	DCX MOV ORA XTHL XTHL JNZ RET	H A,H L TILOOP	<pre>;decrement count ;test for delay ; count equal zero ;long NOP ; instruction</pre>
FBDE E5 FBDF 21E2FB FBE2 E9 FBE3 E1 FBE4 C9	SBEGIN DSTALL	PUSH LXI PCHL POP RET	H H,DSTALL H	
FBE5 79 FBE6 E601 FBE8 17 FBE9 17 FBEA 17 FBEB 17 FBEC 32F7FF FBEF C9	SIDEFX	MOV ANI RAL RAL RAL STA RET	A,C 1	<pre>;get the side bit ;trim the excess ;move the bit ; to the side ; select bit ; position ;save side bit</pre>
FBF0 00 FBF1 00 FBF2 00 FBF3 00 FBF4 00 FBF5 C300F8	PWRJMP	NOP NOP NOP NOP NOP JMP	DBOOT	<pre>; power-on ; jump ; sequence ; with NOP ; padding</pre>
FBF8		DS	10Q	;I/O locations
FFC9		org	ram+3c9h	


FFC9	STACK DS	31Q	
FFE2 0000 FFE4 0018 FFE6 00FF FFE8 08	ECOUNT DW TIMER DW DMAADR DW DSFLAG DB	0 1800h RAM+300H 10Q	;head load time out ;dma address
FFE9 00	HDFLAG DB	0	;read header flag
FFEA 7E FFEB 00	DRVSEL DB DISK DB	176Q 0	;drive select constant ;new drive
FFEC 08	CDISK DB	10Q	;current disk
FFED 00 FFEE 09	TZFLAG DB DOPRAM DB	0 11Q	;home cmd indicator ;drive O parameters
FFEF FF	DOTRK DB	377Q	drive 0 track no drive 1 parameters
FFFO 09 FFF1 FF	D1PRAM DB D1TRK DB	11Q 377Q	drive 1 track no
FFF2 09 FFF3 FF	D2PRAM DB D2TRK DB	11Q 377Q	;drive 2 parameters ;drive 2 track no
FFF4 09	D3PRAM DB	11Q	drive 3 parameters
FFF5 FF FFF6 09	D3TRK DB DCREG DB	377Q 11Q	<pre>;drive 3 track no ;current parameters</pre>
FFF7 00	SIDE DB SECTOR DB	0 1	;new side ;new sector
FFF8 01 FFF9 00	TRACK DB	0	;new track
FFFA 00 FFFB 00	TRKNO DB SIDENO DB	0 0	;disk ; sector
FFFC 00	SECTNO DB	0	header data
FFFD 00 FFFE 00	CRCLO DB	0	; buffer
FFFF 00	CRCHI DB	0	











[] 1	5" x 10" printed circuit board w/solder mask & legend
] 1	3.3 Ohm 1/4 watt 5% resistor orange-orange-gold
E] 1	180 Ohm 1/4 watt 5% resistor brown-grey-brown
[] 1	240 Ohm 1/4 watt 5% resistor red-yellow-brown
[] 2	470 Ohm 1/4 watt 5% resistors yellow-purple-brown
E] 1	750 Ohm 1/2 watt 5% resistor purple-green-brown
E.] 9	<pre>lk Ohm 1/4 watt 5% resistors brown-black-red NOTE: On early versions of the silk screened legend on the circuit board, a 3.3k Ohm resistor is shown just to the right of IC 6300 at board position 8C. This is an error. This should be a lk Ohm resistor.</pre>
[] 1	1.5k Ohm 1/4 watt 5% resistor brown-green-red
Ε] 5	3.3k Ohm 1/4 watt 5% resistors orange-orange-red
[] 3	4.7k Ohm 1/4 watt 5% resistors yellow-purple-red
[] 2	10k Ohm 1/4 watt 5% resistors brown-black-orange
E] 1	14.0k Ohm 1/4 watt 1% resistor brown-yellow-
[] 1	black-red 16.2k Ohm 1/4 watt 1% resistor brown-blue-
[] 2	red-red 27k Ohm 1/4 watt 5% resistors red-purple-orange
Γ] 1	47k Ohm 1/4 watt 5% resistor yellow-purple-orange
Γ] 4	1M Ohm 1/4 watt 5% resistors brown-black-green
[] 1	180 Ohm 1/8 watt 5% 9 resistor SIP array SIP3
E] 1	1k Ohm 1/8 wattt 5% 9 resistor SIP array SIP1
, E] 2	3.3k Ohm 1/8 watt 5% 9 resistor SIP array SIP2, SIP4
[] 3	33 picofarad 5% silver mica capacitors
[] 1	47 picofarad 2% silver mica capacitor
E] 1	112 picofarad 2% silver mica capacitor

C] 1	470 picofarad 5% silver mica capacitor
[] 1	.001 microfarad ceramic disk capacitor
] 1	.01 microfarad mylar capacitor
] 4	1.0 - 2.0 microfarad dipped tantalum capacitor
Ľ] 6	1.0 - 4.7 microfarad axial lead tantalum capacitors
E] 2	39 microfarad axial lead tantalum capacitors
[]16	ceramic disk capacitors - may vary in value from .01 to .1 microfarads depending on current supplies
E] 1	Dual-in-line 50 conductor right angle header P1
E] 1	Single-in-line 7 conductor right angle header P2
Ε] 1	Heat sink for the 7805 regulator at bottom of board
[] 4	6-32 5/16 pan head machine screws
E] 4	6-32 1/4" hex machine nuts
C] 1	5.0688 MHz HU/18 Crystal
E] 1	10.0000 MHz HU/18 Crystal
Е] 2	8 position DIP switch arrays 5D,13C
[] 4	1N914/4820-0201 signal diodes
		NOTE: The silk screened legend on the circuit board shows a group of four diodes just above the 1791

NOTE: The silk screened legend on the circuit board shows a group of four diodes just above the 1791 controller at position 14C on the circuit board. These parts are not to be installed and are not furnished with the kit. These parts go with a version of the 1791 controller that Western Digital is not presently making.

- [] 1 RL209 light emitting diode
- [] 1 2N3904 transistor
- [] 2 2N3906 transistor
- [] 1 8 pin low-profile socket
- []16 14 pin low-profile sockets
- []13 16 pin low-profile sockets

Ε] 3	18 pin low-profile sockets	
[] 7	20 pin low-profile sockets	
Γ] 1	24 pin low-profile socket	
Ε] 2	40 pin low-profile sockets	
Ĺ] 3	74LS00 quad 2-input NAND gate	2A,3B,5B
] 1	74LS02 quad 2-input NOR gate	3 A
[] 1	74LS04/LS14 hex inverter	5c
[] 1	7404 hex inverter	2C
[] 1	74LS08 quad 2-input AND gate	7B
] 1	74LS10 triple 3-input NAND gate	7A
Ε] 1	74LS30 8-inpur NAND gate	7c
E] 1	74LS32 quad 2-input OR gate	4C
Ε	1 1	7438/LS38 quad 2-input NAND buffer	8B
E] 5	74LS74 dual D type flip-flop 4A,5A,	6A,8A,2B
Ľ] 1	74LS123 dual monostable	2 D
E] 1	74LS155 dual 1 of 4 decoder	6B
[] 1	74160/LS160/74161/LS161 4 bit counter	6C
] 1	74165/74LS165 8 bit load shift register	4 B
[] 1	74175/LS175 4 bit dual rail register	9в
Г] 1	74LS240 octal tri-state inverting buffer	10D
] 2	74LS244 octal tri-state buffer	6D,8D
[] 1	74273/LS273 octal latch	12C
] 1	74365/LS365/74367/LS367 hex tri-state buffer	4 D
E] 1	74367/LS367 hex tri-state buffer	13B
Ľ] 2	74368 hex tri-state inverting buffer	11B,12B
E] 1	74368/LS368 tri-state inverting buffer	10В
[] 1	74LS373 octal tri-state buffer/latch	7 D

E] 1	74390/LS390 dual decade counter	3C
E] 1	81LS96/LS98 octal tri-state inverting buffer	9D
Ε] 1	25LS2521 octal comparator	11c
E] 1	MMI6300/6301/82S129/74S287 4 x 256 PROM	8C
E] 1	MMI6331/82S123/74S288 8 x 32 PROM	3D
ב] 1	2708 8 x 1k EPROM	11D
Ε] 2	2114-3L 4 x 1k low power 300NS static RAM	9C,10C
Ε] 1	BR1941/2941/COM5016 dual baud rate generator	13D
Ľ] 1	TR1602 UART	14D
Г] 1	FD1791 dual density floppy disk controller	14B
[] 1	1448/4558 dual operational amplifier	10
[] 2	7805 monolithic 5 volt 1 amp regulators	
C] 1	7812/78M12 monolithic 12 volt .5 amp regulator	
. [] 1	79L05 monolithic -5 volt 100 ma regulator	
Ε] 1	7912/79M12 monolithic -12 volt regulator	

```
A Register (CPU), 64, 65,
                               67
A Register Bit Pattern,
AENBL, 40
B-C Register pair,
                     56,
                          61,
                                62,
Bank Select
   Bits,
         20
   Jumper options,
                     19
   Jumpers, 20
Logic, 2, 3, 7, 18
   Port, 18
Baud Rate Selection, 3,
Baud Rate Switch Settings,
Boot drive, 41
Bootstrap Load, 16, 66,
Bus Speed Setting,
Bus speeds, 4,
C Register (CPU), 54, 55,
                               56,
                                    61,
                                         62,
CP/M directory, 17
CRC check sum bytes, 65, 66
CRC error line, 47
Cable connection, 10
Cable length, 10
Check-out procedure, 14
Cold Boot, 17
Command register, 43
Communication, 3, 6, Console device, 1, 51
                         51
Console serial port, 6
DATARQ, 37
DBOOT, 67
DIP switches, 3, DMA address, 56,
                   4,
                        27
                   61,
DMAST,
        67
DR (Data Ready) flag,
DR bit, 53,
              54,
DREAD,
        56
DREAD Register A Error Bits,
DRQ, 40, 47
          71,
DRQ bit,
DSKERR, 66
DWRITE,
         56, 66
DWRITE Register A Error Bits,
```

SUBJECT INDEX

```
D, CONT.
   field,
          29
   organization of, 28
   transfer, 40, 55, 56,
                             66,
                                  71
Data ouput register,
Data register
   1791,
         48
   UART,
          54
Disk transfer, 61, 62,
Diskette,
           16
   Backup copy, 16, 17
   Formatting,
                16
   Initialization,
                   16
Double density, 1, 2,
                         29, 31, 32,
                                        33,
                                             62,
                                                  63,
                                                        71
Drive Connection, 13
Drive Control register,
Drive Interface Signal Summary,
                                 75
Drive Select register, 41
Drive signal line, 40,
Drive termination,
Dynamic memory, 27
EPROM Subroutines (Disk Controller),
                                      61
Excessive heat or smoke, 14
FLAGS register (CPU), 54,
Floppy disk drive,
                   10, 11, 12
Fujitsu 8866, 43
Function register,
                    41
Η
\overline{H}D0, 42
HD1,
     42
HEAD, 37
Header field, 29
I/O Registers, 34
I/O connectors, 2,
                     10
I/O devices, 10, 11
I/O subroutines,
INDEX, 37
INTDSBL, 40
INTRQ,
       37
INTRQ line, 71
Index signal, 47
Interrupt, 3, 7,
                    20,
                         21,
                              39,
```

```
Jumper Pad Layout,
                    21
Jumpers
   for multiple drives,
                         40
   interrupt, 21
   options, 3, 7, setting, 8
LED, 14, 16, 41,
                   67,
                          69
LEDOFF, 42
Molex connector, 10, 11, 54, 79, 80
Morrow Designs DISCUS system, 11, 15
Morrow Designs Decision 1,
Morrow Designs MPZ80 CPU,
Multiple Drive Connections,
N2SIDED,
         37
Negative logic, 34
     10, 11, 12
\overline{P}1,
     10,
         15,
             79,
                    80
P2 pin connections, 77
PHANTOM signal, 3, 4, 5, 7, 8, 23, 24
POC, 18, 19
PRESET, 18, 19
Parity, 3, 6, 26
Parity Switch Setting,
                       26
Positive logic, 36
Power-On Jump, 3, 4, 5, 16, 21,
                                     23
Power-On Jump Switch Settings,
Power-On Jump Table, 23, 74
pRDY, 27, 40
READ,
      63
READY,
      37
RESET,
      40
ROM Jump Table,
               50
RS-232 Male Connector Pinout, 79
Read Header, 63, 64
Read only register, 52
Read/Write Head Functions,
                           42
Read/write register,
Register 0, 36,
Register 1,
```

36,

SUBJECT INDEX

```
R, CONT.
Register 2,
              37,
                   41
Register 3,
              38,
                   42
Register 4,
              38
Register 4 (READ), 47
Register 4 (WRITE),
Register 5,
              48
Register 6,
              48
Register 7,
              48
SECLEN,
          64
SECTOR,
          61
          55,
SELDRV,
               62
SETDEN,
          62,
               63
          56,
SETDMA,
               61
SETSEC,
          56
SETSID,
          55,
               62,
SINGLE,
          42
SOL computer, 23
STATUS, 67
Serial I/O,
Serial Port,
               3
Serial Port Switch Setting,
                              51
                             25,
                                    51,
                                          54,
                                               79
Serial port, 3,
                   11,
                         15,
Shipping damage,
                    3
Shugart 800/850,
                   2
Single Drive Connections, 12
Single density, 1,
                       2, 16,
                                29,
                                      30,
                                           62,
                                                 63,
                                                       66
Stall logic,
              39, 72
Status register, 36, 37, 47
1791 controller, 38, 47, 65,
   Disk Jockey, 37
                52, 55
   UART,
           36,
Stop Bit Count, 3, 6,
Switch 1, 4, 5, 21,
                           26
                                24,
                                     74
                          22,
Switch 2,
            6,
                25,
TBRE bit, 52,
                 54
TERMIN,
          54
TKZERO,
          56,
               63
TPANIC,
          54
TRKSET,
          56.
               61
TRMOUT,
          54
TSTAT,
          55
UART Data Input register, 39
UNIX,
       21
Wait state,
              24, 40,
                         71
Word Length, 6,
                    25
                             15,
Write protected diskette,
                                   48
```