



mitsubishi 1985
SEMICONDUCTORS

IC MEMORIES

DATA BOOK

 **MITSUBISHI
ELECTRIC**

All values shown in this catalogue are subject to change for product improvement.

The information, diagrams and all other data included herein are believed to be correct and reliable. However, no responsibility is assumed by Mitsubishi Electric Corporation for their use, nor for any infringements of patents or other rights belonging to third parties which may result from their use.

GUIDANCE

1

MOS DYNAMIC RAM

2

NMOS STATIC RAM

3

CMOS STATIC RAM

4

MOS MASK ROM

5

MOS EPROM

6

MOS EAROM

7

APPLICATIONS

8


1	GUIDANCE	Page
	Guide to Selection of IC Memories.....	1-2
	Index by Function.....	1-8
	Guide to Interchangeability.....	1-12
	Ordering Information.....	1-18
	Package Outlines.....	1-20
	Letter Symbols for The Dynamic Parameters.....	1-27
	Symbology.....	1-30
	Quality Assurance and Reliability Testing.....	1-33
	Precautions in Handling MOS IC/LSIs.....	1-37
2	MOS DYNAMIC RAM	
	M5K4164AP-12, -15 65536-Bit (65536-Word by 1-Bit) Dynamic RAM.....	2-3
	M5K4164ANP-12, -15 65536-Bit (65536-Word by 1-Bit) Dynamic RAM.....	2-14
	M5K4164ANP-20 65536-Bit (65536-Word by 1-Bit) Dynamic RAM.....	2-24
	M5K4164AL-12, 15 65536-Bit (65536-Word by 1-Bit) Dynamic RAM.....	2-34
	M5K4164ANL-12, -15 65536-Bit (65536-Word by 1-Bit) Dynamic RAM.....	2-45
	M5K4164AND-12, -15 65536-Bit (65536-Word by 1-Bit) Dynamic RAM.....	2-55
	M5M4416P-12, -15 65536-Bit (16384-Word by 4-Bit) Dynamic RAM.....	2-65
	M5M4256P-12, -15, -20 262144-Bit (262144-Word by 1-Bit) Dynamic RAM.....	2-80
	M5M4257P-12, -15, -20 262144-Bit (262144-Word by 1-Bit) Dynamic RAM.....	2-95
	M5M4256S-12, -15, -20 262144-Bit (262144-Word by 1-Bit) Dynamic RAM.....	2-110
	M5M4257S-12, -15, -20 262144-Bit (262144-Word by 1-Bit) Dynamic RAM.....	2-125
	M5M4256L-12, -15, -20 262144-Bit (262144-Word by 1-Bit) Dynamic RAM.....	2-140
	M5M4257L-12, -15, -20 262144-Bit (262144-Word by 1-Bit) Dynamic RAM.....	2-155
	M5M4464P-12, -15 262144-Bit (65536-Word by 4-Bit) Dynamic RAM.....	2-170
	MH6404AD1-15 262144-Bit (65536-Word by 4-Bit) Dynamic RAM.....	2-185
	MH6404AND1-15 262144-Bit (65536-Word by 4-Bit) Dynamic RAM.....	2-196
	MH6408AD-15 524288-Bit (65536-Word by 8-Bit) Dynamic RAM.....	2-206
	MH6408AND-15 524288-Bit (65536-Word by 8-Bit) Dynamic RAM.....	2-217
3	NMOS STATIC RAM	
	M58725P, -15 16384-Bit (2048-Word by 8-Bit) Static RAM.....	3-3
	M5M2167P-55, -70 16384-Bit (16384-Word by 1-Bit) Static RAM.....	3-9
	M5M2168P-55, -70 16384-Bit (4096-Word by 4-Bit) Static RAM.....	3-13
4	CMOS STATIC RAM	
	M5M5116P, -15 16384-Bit (2048-Word by 8-Bit) CMOS Static RAM.....	4-3
	M5M5116FP, -15 16384-Bit (2048-Word by 8-Bit) CMOS Static RAM.....	4-8
	M5M5117P, -15 16384-Bit (2048-Word by 8-Bit) CMOS Static RAM.....	4-13
	M5M5117FP, -15 16384-Bit (2048-Word by 8-Bit) CMOS Static RAM.....	4-18
	M5M5118P, -15 16384-Bit (2048-Word by 8-Bit) CMOS Static RAM.....	4-23
	M5M5118FP, -15 16384-Bit (2048-Word by 8-Bit) CMOS Static RAM.....	4-28
	M5M5165P-70, -10, -12, -15, -70L, -10L, -12L, -15L 65536-Bit (8192-Word by 8-Bit) CMOS Static RAM.....	4-33

5	MOS MASK ROM	Page
	M5M2364-XXXX 65536-Bit (8192-Word by 8-Bit) Mask-Programmable ROM.....	5—3
	M5M2365-XXXX 65536-Bit (8192-Word by 8-Bit) Mask-Programmable ROM.....	5—7
	M5M23C64-XXXX 65536-Bit (8192-Word by 8-Bit) Mask-Programmable ROM.....	5—10
	M5M23C65-XXXX 65536-Bit (8192-Word by 8-Bit) Mask-Programmable ROM.....	5—13
	M5M23128-XXXX 131072-Bit (16384-Word by 8-Bit) Mask-Programmable ROM.....	5—16
	M5M23256-XXXX 262144-Bit (32768-Word by 8-Bit) Mask-Programmable ROM.....	5—19
	M5M231000-XXXX 1048576-Bit (131072-Word by 8-Bit) Mask-Programmable ROM.....	5—22
6	MOS EPROM	
	M5L2764K, -2 65536-Bit (8192-Word by 8-Bit) Erasable and Electrically Reprogrammable ROM.....	6—3
	M5L27128K, -2 131072-Bit (16384-Word by 8-Bit) Erasable and Electrically Reprogrammable ROM.....	6—10
	M5M27C128K, -2, -3 131072-Bit (16384-Word by 8-Bit) CMOS Erasable and Electrically Reprogrammable ROM.....	6—19
7	MOS EAROM	
	M58653P 700-Bit (50-Word by 14-Bit) Electrically Alterable ROM.....	7—3
	M58657P 1400-Bit (100-Word by 14-Bit) Electrically Alterable ROM.....	7—9
	M58658P 320-Bit (20-Word by 16-Bit) Electrically Alterable ROM.....	7—15
	M5G1400P 1400-Bit (100-Word by 14-Bit) Electrically Alterable ROM.....	7—23
8	APPLICATIONS	
	64K-BIT DYNAMIC RAM	8—3
	STATIC RAM	8—33
	EPROM	8—51

Contact Addresses for Further Information


GUIDE TO SELECTION OF IC MEMORIES

DYNAMIC RAMs




GUIDE TO SELECTION OF IC MEMORIES

DYNAMIC RAMs




* : New product ** : Under development

GUIDE TO SELECTION OF IC MEMORIES



* : New product * * : Under development


GUIDE TO SELECTION OF IC MEMORIES



** : Under development


GUIDE TO SELECTION OF IC MEMORIES

MOS EPROMs



** : Under development

GUIDE TO SELECTION OF IC MEMORIES



** : Under development

INDEX BY FUNCTION

■64K-Bit DYNAMIC RAM

DIL

Type	Structure	Memory capacity (configuration)	Refresh pin	Access time		Power dissipation Typ (mW)	Low power dissipation Max (mW)		Specifications	Package outlines	Inter-changeable products	Page
				Max (ns)	Min (ns)		Operating time					
M5K4164AP-12	NMOS	64K (64K×1)	Yes	120	220	175	275	<ul style="list-style-type: none"> ●128 refresh cycles every 2ms ●1-pin automatic and self-refreshing capability ●CAS input allows hidden refresh, hidden automatic refresh, and hidden self-refresh operation. 	16P4	See page 1-12	2—3	
M5K4164AP-15				150	260	150	250		16P4		2—3	
M5K4164ANP-12			No	120	220	175	275		<ul style="list-style-type: none"> ●128 refresh cycles every 2ms. ●CAS input allows hidden refresh operation 	16P4	See page 1-12	2—14
M5K4164ANP-15		150		260	150	250						
M5K4164ANP-20		200		330	125	225						
M5M4416P-12		64K (16K×4)		120	220	175	275					<ul style="list-style-type: none"> ●128 refresh cycles every 2ms ●4-bit configuration
M5M4416P-15			150	260	150	250						

ZIL

Type	Structure	Memory capacity (configuration)	Refresh pin	Access time Max (ns)	Specifications	Package outlines	Inter-changeable products	Page
M5K4164AL-12	NMOS	64K (64K×1)	Yes	120	<ul style="list-style-type: none"> ●Same electrical characteristics as the M5K4164AP and ANP series. ●Package 16pin zig zag in-line ●5-pin automatic and self-refresh capability 	16P5A	—	2—34
M5K4164AL-15				150				
M5K4164ANL-12			No	120	<ul style="list-style-type: none"> ●Same electrical characteristics as the M5K4164AP and ANP series. ●Package: 16-pin zig-zag in-line 			2—45
M5K4164ANL-15				150				

Chip carrier

Type	Structure	Memory capacity (configuration)	Refresh pin	Access time Max (ns)	Specifications	Package outlines	Inter-changeable products	Page
M5K4164AND-12	NMOS	64K (64K×1)	No	120	<ul style="list-style-type: none"> ●Same electrical characteristics as the M5K4164AP and ANP series ●Package: 18-pin of which two are open ●Lead pitch: 1.27mm ●External dimensions: 7.2×10.8×1.9mm 	18D0	See page 1-12	2—55
M5K4164AND-15				150				

SIL MODULE

Type	Structure	Memory capacity (configuration)	Refresh pin	Access time Max(ns)	Number of chip carrier	Specifications	Package outlines	Inter-changeable products	Page
MH6404AD1-15	NMOS	256K (64K×4)	Yes	150	Four units (64K×4-bit)	●Package: 22-pin SIL configuration ●External measurements: 7.6×56×3.5mm	22S5	—	2—185
MH6408AD-15		512K (64K×8)			Eight units (64K×8-bit)	●Package: 30-pin SIL configuration ●External measurements: 8.4×76×7mm	30S5	—	2—206
MH6404AND1-15		256K (64K×4)	No		Four units (64K×4-bit)	●Package: 22-pin SIL configuration ●External measurements: 7.6×56×3.5mm	22S5	—	2—196
MH6408AND-15		512K (64K×8)			Eight units (64K×8-bit)	●Package: 30-pin configuration ●External measurements: 8.4×76×7mm	30S5	—	2—217

**■256K-Bit DYNAMIC RAM
DIL**

Type	Structure	Memory capacity (configuration)	Function mode	Access time Max(ns)	Cycle time Min(ns)	Power dissipation Typ (mW)	Low power dissipation Max(mW) Operating time	Specifications	Package outlines	Inter-changeable products	Page			
M5M4256P-12*	NMOS	256K (256K×1)	Page mode	120	230	260	360	●256 refresh cycles every 4ms. ●CAS before $\overline{\text{RAS}}$ refresh operation capability. ●CAS input allows hidden refresh operation.	16P4	See page 1-12	2—80			
M5M4256S-12							413		16S1		2—110			
M5M4256P-15*				150	260	230	330		16P4		2—80			
M5M4256S-15							385		16S1		2—110			
M5M4256P-20*				200	330	190	275		16P4		2—80			
M5M4256S-20							303		16S1		2—110			
M5M4257P-12*			Nibble mode	120	230	260	360	●256 refresh cycles every 4ms. ●CAS before $\overline{\text{RAS}}$ refresh operation capability. ●CAS input allows hidden refresh operation	16P4		2—95			
M5M4257S-12							413		16S1		2—125			
M5M4257P-15*							150		260		230	330	16P4	2—95
M5M4257S-15												385	16S1	2—125
M5M4257P-20*							200		330		190	275	16P4	2—95
M5M4257S-20												303	16S1	2—125
M5M4464P-12**	256K (64K×4)	Page mode	120	230	260	360	●256 refresh cycles every 4ms. ●CAS before $\overline{\text{RAS}}$ refresh operation capability. ●CAS input allows hidden refresh operation ●4-bit configuration	18P4	—	2—170				
M5M4464P-15**											150	260	230	330

* : New product ** : Under development

INDEX BY FUNCTION

ZIL

Type	Structure	Memory capacity (configuration)	Function mode	Access time	Cycle time	Power dissipation Typ (mW)	Low power dissipation Max (mW)	Specifications	Package outlines	Inter-changeable products	Page
				Max (ns)	Min (ns)		Operating time				
M5M4256L-12**	NMOS	256K (256K×1)	Page mode	120	230	260	360	<ul style="list-style-type: none"> Same electrical characteristics as the M5M4256P and M5M4257P series. Package 16-pin zig-zag in line. 	16P5A	—	2—140
M5M4256L-15**				150	260	230	330				
M5M4256L-20**				200	330	190	275				
M5M4257L-12**			Nibble mode	120	230	260	360				2—155
M5M4257L-15**				150	260	230	330				
M5M4257L-20**				200	330	190	275				

■ 16K-Bit STATIC RAM

Type	Structure	Memory capacity	Memory configuration (Word×Bit)	Supply voltage (V)	Typical power dissipation Typ (mW)	Access time	Cycle time	Package outlines	Inter-changeable products	Page				
						Max (ns)	Min (ns)							
M58725P-15 M58725P	NMOS	16K	2K×8	5±10%	250	150	150	24P4	See page 1-14	3—3				
M5M2167P-55 M5M2167P-70			16K×1			400	200	200		20P4	3—9			
M5M2168P-55 M5M2168P-70					4K×4		500	55		55	20P4	3—13		
M5M5116P-15 M5M5116P			CMOS			2K×8		5±10%		150			150	150
M5M5116FP-15 M5M5116FP					200		200				200	200	24P2W	4—8
M5M5117P-15 M5M5117P										150	150	150	150	24P4
M5M5117FP-15 M5M5117FP	150	150		200	200		24P2W		4—18					
M5M5118P-15 M5M5118P				150	150		200		200	24P4	4—23			
M5M5118FP-15 M5M5118FP	150	150					200		200	24P2W	4—28			
M5M21C67P-35** M5M21C67P-45**				16K×1	4K×4		200		200	35	35	20P4	—	—
M5M21C67P-55** M5M21C68P-35**	45	45								55	55			
M5M21C68P-45** M5M21C68P-55**									35			35		
	45	45								55	55			
									35			35		
	45	45								55	55			

■ 64K-Bit STATIC RAM

Type	Structure	Memory capacity	Memory configuration (Word×Bit)	Supply voltage (V)	Power dissipation		Access time	Cycle time	Package outlines	Inter-changeable products	Page	
					Operating Typ (mW)	Standby Max (mW)	Max (ns)	Max (ns)				
M5M5165P-70** M5M5165P-10* M5M5165P-12* M5M5165P-15*	CMOS	64K	8K×8	5±10%	150	11	70	70	28P4	—	4—33	
M5M5165P-70L** M5M5165P-10L* M5M5165P-12L* M5M5165P-15L*							0.55	100				100
								120				120
						150		150				
						70	70	See page 1-14				
						100	100					
	120	120										
	150	150	See page 1-14									

* : New product ** : Under development

■ **MASK ROM**

Type	Structure	Memory capacity	Memory configuration (Word×Bit)	Supply voltage (V)	Typical power dissipation Typ(mW)	Access time Max(ns)	Cycle time Min(ns)	Package outlines	Inter-changeable products	Page	
M5M2364-XXXXP	NMOS	64K	8K×8	5±10%	200	250	—	28P4	MK37000	5—3	
M5M2365-XXXXP		—	—		150	—	—	24P4	MK36000	5—7	
M5M23128-XXXXP		128K	16K×8		—	200	250	—	28P4	μPD23128	5—16
M5M23256-XXXXP		256K	32K×8		—			—		MK38000	5—19
M5M231000-XXXXP**		1M	128K×8		—			—		—	5—22
M5M23C64-XXXXP**	CMOS	64K	8K×8	100	350	—	—	—	5—10		
M5M23C65-XXXXP**					350	—	24P4	—	5—13		

■ **EPROM**

Type	Structure	Memory capacity	Memory configuration (Word×Bit)	Supply voltage (V)	Typical power dissipation (mW)	Access time Max(ns)	Type of output	Package outlines	Inter-changeable products	Page
M5L2764K-2	NMOS	64K	8K×8	5±5%	300	200	—	28K1	See page 1-16	6—3
M5L2764K						250	—			
M5L27128K-2						200	—		—	6—10
M5L27128K						250	—			
M5M27C128K-2**	CMOS	128K	16K×8	5±5%	160	200	—	28K4	See page 1-16	6—19
M5M27C128K**						250	—			
M5M27C128K-3**						300	—			
M5L27256K-2**	NMOS	256K	32K×8	5±5%	300	200	—	28K4	i27256	—
M5L27256K**						250	—			
M5L27256K-3**						300	—		i27256-3	—

■ **EAROM**

Type	Structure	Memory capacity	Memory configuration (Word×Bit)	Supply voltage (V)	Typical power dissipation (mW)	Access time Max(ns)	Cycle time Min(ns)	Package outlines	Inter-changeable products	Page
M58658P	MNOS	320	20×16	※1	200	20 μs	—	14P4	—	7—15
M58659P**		512	32×16	※1			—		—	
M58653P		700	50×14	※1			—		—	7—3
M58657P		1400	100×14	※1			—		—	7—9
M5G1400P		—	—	※2			—		—	ER1400

※1 $V_{GG}-V_{SS}=-35V\pm 8\%$ $V_{SS}-V_{GND}=5V \begin{matrix} +20\% \\ -5\% \end{matrix}$

※2 $V_{GG}-V_{SS}=-35V\pm 8\%$

** : Under development

GUIDE TO INTERCHANGEABILITY

	Mitsubishi Electric	AMD Advanced Micro Devices	G I General Instrument	FSC Fairchild Semiconductor	Fujitsu	Hitachi	INTEL Intel	INTERSIL Intersil
DYNAMIC RAM	M5K4116P-2	Am9016F			MB8116H	HM4716A-2	2117-2	
	M5K4116P-3	Am9016E			MB8116E	HM4716A-3	2117-3	
	M5K4164AP-12				MB8265A-12	HM4865AP-12		
	M5K4164AL-12							
	M5K4164AP-15				MB8265A-15	HM4865AP-15		
	M5K4164AL-15							
	M5K4164ANP-12				MB8264A-12	HM4864AP-12		
	M5K4164ANP-15				MB8264A-15	HM4864AP-15		
	M5K4164ANP-20							
	M5K4164ANL-12							
	M5K4164ANL-15							
	M5K4164AND-12							
	M5K4164AND-15						HM4864CC-2	
	MH6404AD1-15							
	MH6408AD-15							
	MH6404AND1-15							
	MH6408AND-15							
	M5M4416P-12					MB81416-12		
	M5M4416P-15					MB81416-15		
	M5M4256S-12					MB81256-12	HM50256-12	
	M5M4256S-15					MB81256-15	HM50256-15	
	M5M4256S-20						HM50256-20	
	M5M4257S-12					MB81257-12	HM50257-12	
	M5M4257S-15					MB81257-15	HM50257-15	
	M5M4257S-20						HM50257-20	
	M5M4256P-12					MB81256-12	HM50256-12	
	M5M4256P-15					MB81256-15	HM50256-15	
	M5M4256P-20						HM50256-20	
	M5M4257P-12					MB81257-12	HM50257-12	
	M5M4257P-15					MB81257-15	HM50257-15	
	M5M4257P-20						HM50257-20	
	M5M4256L-12							
	M5M4256L-15							
	M5M4256L-20							
	M5M4257L-12							
	M5M4257L-15							
M5M4257L-20								
M5M4464P-12								
M5M4464P-15								

GUIDE TO INTERCHANGEABILITY

	Mitsubishi Electric	AMD Advanced Micro Devices	AMI American Microsystems	FSC Fairchild Semiconductor	Fujitsu	Hitachi	INTEL Intel	INTERSIL Intersil
STATIC RAM	M58725P-15				MB8128-15			
	M58725P							
	M5M2167P-55	Am2167-55			MB8167A-55	HM6167H-55	i2167-55	
	M5M2167P-70	Am2167-70			MB8167A-70	HM6167H-70	i2167-70	
	M5M2168P-55				MB8168-55	HM6168H-55		
	M5M2168P-70				MB8168-70	HM6168H-70		
	M5M5116P-15				MB8417-15			
	M5M5116P				MB8417-20			
	M5M5116FP-15							
	M5M5116FP							
	M5M5117P-15				MB8416-15	HM6116L-3		
	M5M5117P				MB8416-20	HM6116L-4		
	M5M5117FP-15					HM6116LFP-3		
	M5M5117FP					HM6116LFP-4		
	M5M5118P-15					HM6117LP-3		
	M5M5118P				MB8418-20	HM6117LP-4		
	M5M5118FP-15					HM6117LFP-3		
	M5M5118FP					HM6117LFP-4		
	M5M5165P-70 /P-70L							
	M5M5165P-10 /P-10L						HM6264P-10 /LP-10	
M5M5165P-12 /P-12L					MB8464-12 /-12L	HM6264P-12 /LP-12		
M5M5165P-15 /P-15L					MB8464-15 /-15L	HM6264P-15 /LP-15		

	Mitsubishi Electric	AMD Advanced Micro Devices	AMI American Microsystems	FSC Fairchild Semiconductor	Fujitsu	Hitachi	INTEL Intel	INTERSIL Intersil
MASK ROM	M5M2364-XXXXP							
	M5M23C64-XXXXP							
	M5M2365-XXXXP							
	M5M23C65-XXXXP							
	M5M23128-XXXXP							
	M5M23256-XXXXP							
	M5M231000-XXXXP							

GUIDE TO INTERCHANGEABILITY

MOSTEK Mostek	MOTOROLA Motorola Semiconductor products	NSC National Semiconductor	Nippon Electric	Oki	TI Texas Instruments	Toshiba	Remarks
			μ PD4016C-3	MSM2128-15		TMM2016P	
			μ PD4016C-2	MSM2128-20		TMM2016P-2	
			μ PD2167D-3				
			μ PD2167D-2				
			μ PD447C-3	MSM5127-15RS			
			μ PD447C-2	MSM5127-20RS		TC5516AP	
						TC5516AFP	
			μ PD446C-3	MSM5128-15RS			
			μ PD446C-2	MSM5128-20RS		TC5517AP	
						TC5517AFP	
			μ PD449C-3	MSM5129-15RS			
			μ PD449C-2	MSM5129-20RS		TC5518BP	
						TC5518BF	
				MSM5165-12RS		TC5565P-12 /PL-12	
			μ PD4364C-15/ C-15L (150ns) μ PD4364C-20/ C-20L (200ns)	MSM5165-15RS		TC5565P-15 /PL-15	

MOSTEK Mostek	MOTOROLA Motorola Semiconductor products	NSC National Semiconductor	Nippon Electric	Oki	TI Texas Instruments	Toshiba	Remarks
MK37000							
MK36000							24pin
			μ PD23128				
MK38000							28pin

GUIDE TO INTERCHANGEABILITY

Mitsubishi Electric		AMD Advanced Micro Devices	AMI American Microsystems	FSC Fairchild Semiconductor	Fujitsu	Hitachi	INTEL Intel	INTERSIL Intersil
EPROM	M5L2764K-2				MBM2764-20		D2764-2	
	M5L2764K				MBM2764-25	HN482764G	D2764	
	M5L27128K-2							
	M5L27128K	Am27128-25			MBM27128-25	HN4827128-25	D27128	
	M5M27C128K-2							
	M5M27C128K				MBM27C128-25		D27128	
	M5M27C128K-3				MBM27C128-30			
	M5L27256K-2							
	M5L27256K						D27256	
	M5L27256K-3						D27256-3	

Mitsubishi Electric		AMD Advanced Micro Devices	AMI American Microsystems	FSC Fairchild Semiconductor	Fujitsu	Hitachi	INTEL Intel	INTERSIL Intersil
EAROM	M58653P							
	M58657P							
	M5G1400P							
	M58658P							
	M58659P							

MITSUBISHI LSIs
GUIDE TO INTERCHANGEABILITY

MOSTEK Mostek	MOTOROLA Motorola Semiconductor products	NSC National Semiconductor	Nippon Electric	Oki	TI Texas Instruments	Toshiba	Remarks
						TMM2764D-2	
MK2764-8			μ PD2764D	MSM2764AS		TMM2764D	
			μ PD27128D-2			TMM27128D-20	
			μ PD27128D			TMM27128D-25	


MOSTEK Mostek	MOTOROLA Motorola Semiconductor products	NSC National Semiconductor	Nippon Electric	Oki	TI Texas Instruments	Toshiba	GI General Instrument
							ER1400

ORDERING INFORMATION**FUNCTION CODE**

Mitsubishi integrated circuits may be ordered using the following simplified alphanumeric type-codes which define the function of the ICs and the package style.

For Mitsubishi Original Products


Example: **M 5 87 25 P - 15**



ORDERING INFORMATION

For Second Source Products


Example: **M 5 M 4256 P - 12**



PACKAGE CODE


Package style may be specified by using the following simplified alphanumeric code.

Example: **24 P 4**




TYPE 14P4 14-PIN MOLDED PLASTIC DIL

Dimensions in mm




TYPE 16P4 16-PIN MOLDED PLASTIC DIL

Dimensions in mm




TYPE 16S1 16-PIN METAL-SEALED CERAMIC DIL

Dimensions in mm




TYPE 16P5A 16-PIN MOLDED PLASTIC ZIL

Dimensions in mm




TYPE 18P4 18-PIN MOLDED PLASTIC DIL

Dimensions in mm




TYPE 18D0 18-PIN LEADLESS CHIP CARRIER

Dimensions in mm




TYPE 20P4 20-PIN MOLDED PLASTIC DIL

Dimensions in mm




TYPE 22S5 22-PIN CHIP CARRIER

Dimensions in mm




TYPE 24P4 24-PIN MOLDED PLASTIC DIL

Dimensions in mm




TYPE 24P2W 24-PIN MOLDED PLASTIC FLAT

Dimensions in mm




TYPE 28P4 28-PIN MOLDED PLASTIC DIL

Dimensions in mm




TYPE 28K1 28-PIN GLASS-SEALED CERAMIC DIL WITH TRANSPARENT LID

Dimensions in mm




TYPE 28K4 28-PIN GLASS-SEALED CERAMIC DIL WITH TRANSPARENT LID

Dimensions in mm



TYPE 30S5 30-PIN CHIP CARRIER

Dimensions in mm



LETTER SYMBOLS FOR THE DYNAMIC PARAMETERS

1. INTRODUCTION

A system of letter symbols to be used to represent the dynamic parameters of intergrated circuit memories and other sequential circuits especially for single-chip micro-computers, microprocessors and LSIs for peripheral circuits has been discussed internationally in the TC47 of the International Electrotechnical Committee (IEC). Finally the IEC has decided on the meeting of TC47 in February 1980 that this system of letter symbols will be a Central Office document and circulated to all countries to vote which means this system of letter symbols will be a international standard.

The system is applied in this LSI data book for the new products only. Future editions of this data book will be applied this system. The IEC document which describes "Letter symbols for dynamic parameters of sequential integrated circuits, including memories" is introduced below. In this data book, the dynamic parameters in the IEC document are applied to timing requirements and switching characteristics.

2. LETTER SYMBOLS

The system of letter symbols outlined in this document enables symbols to be generated for the dynamic parameters of complex sequential circuits, including memories, and also allows these symbols to be abbreviated to simple mnemonic symbols when no ambiguity is likely to arise.

2.1. General Form

The dynamic parameters are represented by a general symbol of the form:-

$$t_{A(BC-DC)F} \dots\dots\dots (1)$$

where :

- Subscript A** indicates the type of dynamic parameter being represented, for example; cycle time, setup time, enable time, etc.
- Subscript B** indicates the name of the signal or terminal for which a change of state or level (or establishment of a state or level) constitutes a signal event assumed to occur first, that is, at the beginning of the time interval. If this event actually occurs last, that is, at the end of the time interval, the value of the time interval is negative.
- Subscript C** indicates the direction of the transition and/or the final state or level of the signal represented by B. When two letters are used, the initial state or level is also indicated.

Subscript D indicates the name of the signal or terminal for which a change of state or level (or establishment of a state or level) constitutes a signal event assumed to occur last, that is, at the end of the time interval. If this event actually occurs first, that is, at the beginning of the time interval, the value of the time interval is negative.

Subscript E indicates the direction of the transition and/or the final state or level of the signal represented by D. When two letters are used, the initial state or level is also indicated.

Subscript F indicates additional information such as mode of operation, test conditions, etc.

- Note 1: Subscripts A to F may each consists of one or more letters.
- 2: Subscripts D and E are not used for transition times.
- 3: The "-" in the symbol (1) above is used to indicate "to"; hence the symbol represents the time interval from signal event B occurring to signal event D occurring, and it is important to note that this convention is used for all dynamic parameters including hold times. Where no misunderstanding can occur the hyphen may be omitted.

2.2. Abbreviated Form

The general symbol given above may be abbreviated when no misunderstanding is likely to arise. For example to :

- $t_{A(B-D)}$
- or $t_{A(B)}$
- or $t_{A(D)}$ — often used for hold times
- or t_{AF} — no brackets are used in this case
- or t_A
- or t_{BC-DE} — often used for unclassified time intervals

2.3. Allocation of Subscripts

In allocating letter symbols for the subscripts, the most commonly used subscripts are given single letters where practicable and those less commonly used are designated by up to three letters. As far as possible, some form of mnemonic representation is used. Longer letter symbols may be used for specialised signals or terminals if this aids understanding.

3. SUBSCRIPT A (For Type of Dynamic Parameter)

The subscript A represents the type of dynamic parameter to be designated by the symbol and, for memories, the parameters may be divided into two classes :

- a) those that are timing requirements for the memory and

LETTER SYMBOLS FOR THE DYNAMIC PARAMETERS

b) those that are characteristics of the memory.
The letter symbols so far proposed for memory circuits are listed in sub-clauses 3.1 and 3.2 below.
All subscripts A should be in lower-case.

3.1. Timing Requirements

The letter symbols for the timing requirements of semiconductor memories are as follows :

Term	Subscript
Cycle time	c
Time interval between two signal events	d
Fall time	f
Hold time	h
Precharging time	pc
Rise time	r
Recovery time	rec
Refresh time interval	rf
Setup time	su
Transition time	t
Pulse duration (width)	w

3.2. Characteristics

The letter symbols for the dynamic characteristics of semiconductor memories are as follows :

Characteristic	Subscript
Access time	a
Disable time	dis
Enable time	en
Propagation time	p
Recovery time	rec
Transition time	t
Valid time	v

Note: Recovery time for use as a characteristic is limited to sense recovery time.

4. SUBSCRIPTS B AND D (For Signal Name or Terminal Name)

The letter symbols for the signal name or the name of the terminal are as given below.
All subscripts B and D should be in upper-case.

Signal or terminal	Subscript
Address	A
Clock	C
Column address	CA
Column address strobe	CAS
Data input	D
Data input/output	DQ
Chip enable	E

Erase	ER
Output enable	G
Program	PR
Data output	Q
Read	R
Row address	RA
Row address strobe	RAS
Refresh	RF
Read/Write	RW
Chip select	S
Write (write enable)	W

Note 1: In the letter symbols for time intervals, bars over the subscripts, for example CAS, should not be used.

2: It should be noted, when further letter symbols are chosen, that the subscript should not end with H, K, V, X, or Z. (See clause 5)

3: If the same terminal, or signal, can be used for two functions (for example Data input/output, Read/Write) the waveform should be labelled with the dual function, if appropriate, but the symbols for the dynamic parameters should include only that part of the subscript relevant to the parameter.

5. SUBSCRIPTS C AND E (For Transition of Signal)

The following symbols are used to represent the level or state of a signal :

Transition of signal	Subscript
High logic level	H
Low logic level	L
Valid steady-state level (either low or high)	V
Unknown, changing, or 'don't care' level	X
High-impedance state of three-state output	Z

The direction of transition is expressed by two letters, the direction being from the state represented by the first letter to that represented by the second letter, with the letters being as given above.

When no misunderstanding can occur, the first letter may be omitted to give an abbreviated symbol for subscripts C and E as indicated below.

All subscripts C and E should be in upper-case.

Examples	Subscript	
	Full	Abbreviated
Transition from high level to low level	HL	L
Transition from low level to high level	LH	H
Transition from unknown or changing state to valid state	XV	V
Transition from valid state to unknown or changing state	VX	X
Transition from high-impedance state to valid state	ZV	V

Note: Since subscripts C and E may be abbreviated, and since subscripts B and D may contain an indeterminate number of letters, it is necessary to put the restriction on the subscripts B and D that they should not end with H, L, V, X, or Z, so as to avoid possible confusion.

LETTER SYMBOLS FOR THE DYNAMIC PARAMETERS

6. SUBSCRIPT F (For Additional Information)

If necessary, subscript F is used to represent any additional qualification of the parameter such as mode of operation, test conditions, etc. The letter symbols for subscript F are given below.

Subscript F should be in upper-case.

Modes of operation	Subscript
Power-down	PD
Page-mode read	PGR
Page-mode write	PGW
Read	R
Refresh	RF
Read-modify-write	RMW
Read-write	RW
Write	W

FOR DIGITAL INTEGRATED CIRCUITS

New symbol	Former symbol	Parameter—definition
C_i		Input capacitance
C_o		Output capacitance
$C_{i/o}$		Input/output terminal capacitance
$C_i(\phi)$		Input capacitance of clock input
f		Frequency
$f(\phi)$		Clock frequency
I		Current—the current into an integrated circuit terminal is defined as a positive value and the current out of a terminal is defined as a negative value
I_{BB}		Supply current from V_{BB}
$I_{BB(AV)}$		Average supply current from V_{BB}
I_{CC}		Supply current from V_{CC}
$I_{CC(AV)}$		Average supply current from V_{CC}
$I_{CC(PD)}$		Power-down supply current from V_{CC}
I_{DD}		Supply current from V_{DD}
$I_{DD(AV)}$		Average supply current from V_{DD}
I_{GG}		Supply current from V_{GG}
$I_{GG(AV)}$		Average supply current from V_{GG}
I_i		Input current
I_{IH}		High-level input current—the value of the input current when V_{OH} is applied to the input considered
I_{IL}		Low-level input current—the value of the input current when V_{OL} is applied to the input considered
I_{OH}		High-level output current—the value of the output current when V_{OH} is applied to the output considered
I_{OL}		Low-level output current—the value of the output current when V_{OL} is applied to the output considered
I_{OZ}		Off-state (high-impedance state) output current—the current into an output having a three-state capability with input condition so applied that it will establish according to the product specification, the off (high-impedance) state at the output
I_{OZH}		Off-state (high-impedance state) output current, with high-level voltage applied to the output
I_{OZL}		Off-state (high-impedance state) output current, with low-level voltage applied to the output
I_{OS}		Short-circuit output current
I_{SS}		Supply current from V_{SS}
P_d		Power dissipation
N_{EW}		Number of erase/write cycles
N_{RA}		Number of read access unrefreshed
R_i		Input resistance
R_L		External load resistance
R_{OFF}		Off-state output resistance
R_{ON}		On-state output resistance
t_a		Access time—the time interval between the application of a specified input pulse during a read cycle and the availability of valid data signal at an output
$t_a(A)$	$t_a(AD)$	Address access time—the time interval between the application of an address input pulse and the availability of valid data signals at an output
$t_a(CAS)$		Column address strobe access time
$t_a(E)$	$t_a(CE)$	Chip enable access time
$t_a(G)$	$t_a(OE)$	Output enable access time
$t_a(PR)$		Data access time after program
$t_a(RAS)$		Row address strobe access time
$t_a(S)$	$t_a(CS)$	Chip select access time
t_C		Cycle time
t_{CR}	$t_C(RD)$	Read cycle time—the time interval between the start of a read cycle and the start of the next cycle
t_{CRF}	$t_C(REF)$	Refresh cycle time—the time interval between successive signals that are intended to restore the level in a dynamic memory cell to its original level
t_{CPG}	$t_C(PG)$	Page-mode cycle time
t_{CRMW}	$t_C(RMR)$	Read-modify-write cycle time—the time interval between the start of a cycle in which the memory is read and new data is entered, and the start of the next cycle
t_{CW}	$t_C(WR)$	Write cycle time—the time interval between the start of a write cycle and the start of the next cycle

	Former symbol	Parameter—definition
t_d		Delay time—the time between the specified reference points on two pulses
$t_d(\phi)$		Delay time between clock pulses—e.g., symbology, delay time, clock 1 to clock 2 or clock 2 to clock 1
$t_d(\text{CAS-RAS})$		Delay time, column address strobe to row address strobe
$t_d(\text{CAS-W})$	$t_d(\text{CAS-WR})$	Delay time, column address strobe to write
$t_d(\text{RAS-CAS})$		Delay time, row address strobe to column address strobe
$t_d(\text{RAS-W})$	$t_d(\text{RAS-WR})$	Delay time, row address strobe to write
$t_{dis}(\text{R-Q})$	$t_{dis}(\text{R-DA})$	Output disable time after read
$t_{dis}(\text{S})$	$t_{PXZ}(\text{CS})$	Output disable time after chip select
$t_{dis}(\text{W})$	$t_{PXZ}(\text{WR})$	Output disable time after write
t_{DHL}		High-level to low-level delay time
t_{DLH}		Low-level to high-level delay time
$t_{en}(\text{A-Q})$	$t_{PZV}(\text{A-DQ})$	Output enable time after address
$t_{en}(\text{R-Q})$	$t_{PZV}(\text{R-DQ})$	Output enable time after read
$t_{en}(\text{S-Q})$	$t_{PZX}(\text{CS-DQ})$	Output enable time after chip select
t_f		Fall time
t_h		Hold time—the interval time during which a signal at a specified input terminal after an active transition occurs at another specified input terminal
$t_h(\text{A})$	$t_h(\text{AD})$	Address hold time
$t_h(\text{A-E})$	$t_h(\text{AD-CE})$	Chip enable hold time after address
$t_h(\text{A-PR})$	$t_h(\text{AD-PRO})$	Program hold time after address
$t_h(\text{CAS-CA})$		Column address hold time after column address strobe
$t_h(\text{CAS-D})$	$t_h(\text{CAS-DA})$	Data-in hold time after column address strobe
$t_h(\text{CAS-Q})$	$t_h(\text{CAS-OUT})$	Data-out hold time after column address strobe
$t_h(\text{CAS-RAS})$		Row address strobe hold time after column address strobe
$t_h(\text{CAS-W})$	$t_h(\text{CAS-WR})$	Write hold time after column address strobe
$t_h(\text{D})$	$t_h(\text{DA})$	Data-in hold time
$t_h(\text{D-PR})$	$t_h(\text{DA-PRO})$	Program hold time after data-in
$t_h(\text{E})$	$t_h(\text{CE})$	Chip enable hold time
$t_h(\text{E-D})$	$t_h(\text{CE-DA})$	Data-in hold time after chip enable
$t_h(\text{E-G})$	$t_h(\text{CE-OE})$	Output enable hold time after chip enable
$t_h(\text{R})$	$t_h(\text{RD})$	Read hold time
$t_h(\text{RAS-CA})$		Column address hold time after row address strobe
$t_h(\text{RAS-CAS})$		Column address strobe hold time after row address strobe
$t_h(\text{RAS-D})$	$t_h(\text{RAS-DA})$	Data-in hold time after row address strobe
$t_h(\text{RAS-W})$	$t_h(\text{RAS-WR})$	Write hold time after row address strobe
$t_h(\text{S})$	$t_h(\text{CS})$	Chip select hold time
$t_h(\text{W})$	$t_h(\text{WR})$	Write hold time
$t_h(\text{W-CAS})$	$t_h(\text{WR-CAS})$	Column address strobe hold time after write
$t_h(\text{W-D})$	$t_h(\text{WR-DA})$	Data-in hold time after write
$t_h(\text{W-RAS})$	$t_h(\text{WR-RAS})$	Row address hold time after write
t_{PHL}		High-level to low-level propagation time
t_{PLH}		Low-level to high-level propagation time
t_r		Rise time
$t_{rec}(\text{W})$	t_{wr}	Write recovery time—the time interval between the termination of a write pulse and the initiation of a new cycle
$t_{rec}(\text{PD})$	$t_r(\text{PD})$	Power-down recovery time
t_{su}		Setup time—the time interval between the application of a signal which is maintained at a specified input terminal and a consecutive active transition at another specified input terminal
$t_{su}(\text{A})$	$t_{su}(\text{AD})$	Address setup time
$t_{su}(\text{A-E})$	$t_{su}(\text{AD-CE})$	Chip enable setup time before address
$t_{su}(\text{A-W})$	$t_{su}(\text{AD-WR})$	Write setup time before address
$t_{su}(\text{CA-RAS})$		Row address strobe setup time before column address

New symbol	Former symbol	Parameter—definition
$t_{SU}(D)$	$t_{SU}(DA)$	Data-in setup time
$t_{SU}(D-E)$	$t_{SU}(DA-CE)$	Chip enable setup time before data-in
$t_{SU}(D-W)$	$t_{SU}(DA-WR)$	Write setup time before data-in
$t_{SU}(E)$	$t_{SU}(CE)$	Chip enable setup time
$t_{SU}(E-P)$	$t_{SU}(OE-P)$	Precharge setup time before chip enable
$t_{SU}(G-E)$	$t_{SU}(OE-CE)$	Chip enable setup time before output enable
$t_{SU}(P-E)$	$t_{SU}(P-CE)$	Chip enable setup time before precharge
$t_{SU}(PD)$		Power-down setup time
$t_{SU}(R)$	$t_{SU}(RD)$	Read setup time
$t_{SU}(R-CAS)$	$t_{SU}(RA-CAS)$	Column address strobe setup time before read
$t_{SU}(RA-CAS)$		Column address strobe setup time before row address
$t_{SU}(S)$	$t_{SU}(CS)$	Chip select setup time
$t_{SU}(S-W)$	$t_{SU}(CS-WR)$	Write setup time before chip select
$t_{SU}(W)$	$t_{SU}(WR)$	Write setup time
t_{THL}		High-level to low-level transition time
t_{TLH}		Low-level- to high-level transition time
$t_V(A)$	$t_{dV}(AD)$	Data valid time after address
$t_V(E)$	$t_{dV}(CE)$	Data valid time after chip enable
$t_V(E)PR$	$t_V(CE)PR$	Data valid time after chip enable in program mode
$t_V(G)$	$t_V(OE)$	Data valid time after output enable
$t_V(PR)$		Data valid time after program
$t_V(S)$	$t_V(CS)$	Data valid time after chip select
t_W		Pulse width (pulse duration) the time interval between specified reference points on the leading and trailing edges of the waveforms
$t_W(E)$	$t_W(CE)$	Chip enable pulse width
$t_W(EH)$	$t_W(OEH)$	Chip enable high pulse width
$t_W(EL)$	$t_W(EL)$	Chip enable low pulse width
$t_W(PR)$		Program pulse width
$t_W(R)$	$t_W(RD)$	Read pulse width
$t_W(S)$	$t_W(CS)$	Chip select pulse width
$t_W(W)$	$t_W(WR)$	Write pulse width
$t_W(\phi)$		Clock pulse width
T_a		Ambient temperature
T_{opr}		Operating temperature
T_{stg}		Storage temperature
V_{BB}		V_{BB} supply voltage
V_{CC}		V_{CC} supply voltage
V_{DD}		V_{DD} supply voltage
V_{GG}		V_{GG} supply voltage
V_i		Input voltage
V_{IH}		High-level input voltage—the value of the permitted high-state voltage at the input
V_{IL}		Low-level input voltage—the value of the permitted low-state voltage at the input
V_o		Output voltage
V_{OH}		High-level output voltage—the value of the guaranteed high-state voltage range at the output
V_{OL}		Low-level output voltage—the value of the guaranteed low-state voltage range at the output
V_{SS}		V_{SS} supply voltage

Note: These abbreviations, with some exceptions, are excerpted from IEC publication 148.

QUALITY ASSURANCE AND RELIABILITY TESTING

1. PLANNING

In recent years, advances in integrated circuits have been rapid, with increasing density and speed accompanied by decreasing cost. Because of these advances, it is now practical and economically justifiable to use these devices in systems of greater complexity and in which they were previously considered too expensive. All of these advances add up to increased demand.

We at Mitsubishi foresaw this increased demand and organized our production facilities to meet it. We also realized that simply increasing production to meet the demand was not enough and that positive steps would have to be taken to assure the reliability of our products.

This realization resulted in development of our Quality Assurance System. The system has resulted in improved products, and Mitsubishi is able to supply its customers' needs with ICs of high reliability and stable quality. This system is the key to future planning for improved design, production and quality assurance.

2. QUALITY ASSURANCE SYSTEM

The Quality Assurance System imposes quality controls on Mitsubishi products from the initial conception of a new product to the final delivery of the product to the customer. A diagram of the total system is shown in Fig. 1. For ease of understanding, the system is divided into three stages.

2.1 Quality Assurance in the Design Stage

The characteristics of the breadboard devices are carefully checked to assure that all specifications are met. Standard integrated circuits and high-quality discrete components are used. During the design stage, extensive use is made of a sophisticated CAD program, which is updated to always include the latest state-of-the-art techniques.

2.2 Quality Assurance in the Limited-Manufacturing Stage

Rigid controls are maintained on the environment, incoming material and manufacturing equipment such as tools and test equipment. The products and materials used are subjected to stringent tests and inspections as they are manufactured. Wafer production is closely monitored.

Finally, a tough quality assurance test and inspection is made before the product is released for delivery to a customer. This final test includes a complete visual inspection and electrical characteristics tests. A sampling technique is used to conduct tests under severe operating conditions to assure that the products meet reliability specifications.

2.3 Quality Assurance in the Full Production Stage

Full production of a product is not started until it has been confirmed that it can be manufactured to meet quality and reliability specifications. The controls, tests and inspection

procedures developed in §2.2 are continued. The closest monitoring assures that they are complied with.

3. RELIABILITY CONTROL

3.1 Reliability Tests

The newly established Reliability Center for Electronic Components of Japan has established a qualification system for electronic components. Reliability test methods and procedures are developed to mainly meet MIL-STD-883 and JIS C.7022 specifications. Details of typical tests used on Mitsubishi ICs are shown in Table 1.

Table 1 Typical reliability test items and conditions

Group	Item	Test condition
1	High temperature operating life	Maximum operating ambient temperature 1000h
	High temperature storage life	Maximum storage temperature 1000h
	Humidity (steady state) life	85°C 85% RH 500h
2	Soldering heat	260°C 10s
	Thermal shock	0 ~ 100°C 15 cycles, 10min/cycle
	Temperature cycle	Minimum to maximum storage temperature 10 cycles of 1h/cycle
3	Soldering	230°C, 5s, use rosin flux
	Lead integrity	Tension: 500g 10s Bending stress: 250g, 90°, 2 tme
	Vibration	20G, X, Y, Z each direction, 4 times 100 ~ 2000Hz - 4 min/cycle
	Shock	1500G, 0.5ms in X ₁ , Y ₁ and Z ₁ direction, 5 times.
	Constant acceleration	20000G, Y ₁ direction, 1 min

3.2 Failure Analysis


Devices that have failed during reliability or acceleration tests are analyzed to determine the cause of failure. This information is fed back to the process engineering section and manufacturing section so that improvements can be made to increase reliability. A summary of failure analysis procedures is shown in Table 2.

Table 2 Summary of failure analysis procedures

Step	Description
1. External examination	<ul style="list-style-type: none"> ○ Inspection of leads, plating, soldering and welding ○ Inspection of materials, sealing, package and marking ○ Visual inspection of other items of the specifications ○ Use of stereo microscopes, metallurgical microscopes, X-ray photographic equipment, fine leakage and gross leakage testers in the examination
2. Electrical tests	<ul style="list-style-type: none"> ○ Checking for open circuits, short circuits and parametric degradation by electrical parameter measurement ○ Observation of characteristics by a synchroscope or a curve tracer and checking of important physical characteristics by electrical characteristics ○ Stress tests such as environmental or life tests, if required
3. Internal examination	<ul style="list-style-type: none"> ○ Removal of the cover of the device, the optical inspection of the internal structure of the device ○ Checking of the silicon chip surface ○ Measurement of electrical characteristics by probes, if applicable ○ Use of SEM, XMA and infrared microscanner if required
4. Chip analysis	<ul style="list-style-type: none"> ○ Use of metallurgical analysis techniques to supplement analysis of the internal examination ○ Slicing for cross sectional inspection ○ Analysis of oxide film defects ○ Analysis of diffusion defects

QUALITY ASSURANCE AND RELIABILITY TESTING

Fig. 1 Quality assurance system



QUALITY ASSURANCE AND RELIABILITY TESTING

TYPICAL RESULTS OF RELIABILITY TESTS AND FAILURE ANALYSES

1. Results of Reliability Test

Formerly, sufficient reliability for memory MOS LSIs was obtained by using metal-sealed ceramic packages, but with the development of high-reliability plastic molding technology, production has been shifted to plastic molded memory MOS LSIs.

The following tests are performed:

- (1) Operating life test: Durability is tested at high temperature under operating state conditions by applying clock pulse inputs as shown in Fig. 2.
- (2) DC biased test: Durability is tested at high temperature biasing DC voltage, as shown in Fig. 3.
- (3) High temperature storage: The durability of devices stored at high temperatures is tested.

Typical results of memory MOS LSI life tests are shown in Table 3. The failure rate computed from this reliability data using an appropriate acceleration factor is 100FIT or less (1FIT = 10^{-9} /hour)

Fig. 2 Operating life test procedure for 256K-bit dynamic RAM




Fig. 3 DC biased test procedure for 64K-bit static RAM (M5M5165P)




Table 3 Examples of Endurance Test Results

Type	Package	Test category	Sample size	Component hours	Failures	Remarks	
M5M4256P M5M4257P	16 pin plastic-molded DIL	Operating life	125°C	200	200000	0	
			5000	480000	2	Functional failures	
		High temperature storage	150°C	200	200000	1	Functional failure
M5M4256S M5M4257S	16 pin metal-sealed ceramic DIL	Operating life	125°C	240	240000	0	
			5886	235440	3	Functional failures	
M5K4164AP M5K4164ANP	16 pin plastic-molded DIL	Operating life	125°C	1200	1200000	1	Functional failure
			High temperature storage	150°C	300	300000	0
M5M5165P	28 pin plastic-molded DIL	Operating life	125°C	480	480000	0	
			5324	212960	2	Functional failures	
M5M2167P M5M2168P	20 pin plastic-molded DIL	Operating life	125°C	100	100000	0	
			High temperature storage	150°C	320	320000	0
M5M5116P M5M5117P M5M5118P	24 pin plastic-molded DIL	Operating life	125°C	172	172000	0	
			DC biased	125°C	160	160000	0
M5L2764K	28 pin glass-sealed ceramic DIL with glass lid	Operating life	125°C	160	160000	0	
			High temperature storage	150°C	144	144000	0
M5L27128K	28 pin glass-sealed ceramic DIL	Operating life	125°C	264	264000	0	
			High temperature storage	150°C	144	144000	0

QUALITY ASSURANCE AND RELIABILITY TESTING

Table 4 Examples of Environmental Test Results

Test category		Test conditions	Type	Sample size	Failures	Remarks
Thermal environment	Soldering heat	260°C, 10s	M5M4256P M5M4257P M5M4256S M5M4257S	1,000	0	—
	Thermal shock	-55°C~125°C, 10min/cycle, 15 cycles				
	Temperature cycling	-65°C~150°C, 1h/cycle, 100 cycles				
Mechanical environment	Shock	1,500G 0.5ms X ₁ , Y ₁ , and Z ₁ directions, 3 times	M5M4256S M5M4257S	1,000	0	—
	Vibration	20G, 20~2000Hz X, Y, and Z directions				
	Constant acceleration	30000G, Y ₁ direction for 1min				

CONCLUSION

Mitsubishi Electric's Quality Assurance System is being expanded to provide stronger emphasis on the following points:

1. Establishment of quality and reliability levels that satisfy customers' requirements.
2. Expansion of the reliability tests of wafers and assembly processes for better evaluation, and standardization of circuit and design rules.
3. Establishment of procedures for speeding up the introduction of new technology and improved methods that raise reliability and to improve the accelerated life tests for better failure analysis.
4. Establishment of a system for collecting data on failures in the field, which will then be analyzed to develop improved methods for increasing reliability.

We welcome and appreciate the cooperation of our customers in developing design specifications, establishing quality levels, controlling incoming inspections, developing assembly and adjusting processes and collecting field data. Mitsubishi is anxious to work with its customers to develop ICs of increased reliability that meet their requirements.

PRECAUTIONS IN HANDLING MOS ICs/LSIs

A MOS transistor has a very thin oxide insulator under the gate electrode on the silicon substrate. It is operated by altering the conductance (g_m) between source and drain to control mobile charges in the channel formed by the applied gate voltage.

If a high voltage were applied to a gate terminal, the insulator-film under the gate electrode could be destroyed, and all Mitsubishi MOS IC/LSIs contain internal protection circuits at each input terminal to prevent this. It is inherently necessary to apply reverse bias to the P-N junctions of a MOS IC/LSI.

Under certain conditions, however, it may be impossible to completely avoid destruction of the thin insulator-film due to the application of unexpectedly high voltage or thermal destruction due to excessive current from a forward biased P-N junction. The following recommendations should be followed in handling MOS devices.

1. KEEPING VOLTAGE AND CURRENT TO EACH TERMINAL BELOW MAXIMUM RATINGS

1. The recommended ranges of operating conditions provide adequate safety margins. Operating within these limits will assure maximum equipment performance and quality.
2. Forward bias should not be applied to any terminal since excessive current may cause thermal destruction.
3. Output terminals should not be connected directly to the power supply. Short-circuiting of a terminal to a power supply having low impedance may cause burn-out of the internal leads or thermal destruction due to excessive current.

2. KEEPING ALL TERMINALS AT THE SAME POTENTIAL DURING TRANSPORT AND STORAGE

When MOS IC/LSIs are not in use, both input and output terminals can be in a very high impedance state so that they are easily subjected to electrostatic induction from AC fields of the surrounding space or from charged objects in their vicinity. For this reason, MOS IC/LSIs should be protected from electrostatic charges while being transported and stored by conductive rubber foam, aluminum foil, shielded boxes or other protective precautions.

3. KEEPING ELECTRICAL EQUIPMENT, WORK TABLES AND OPERATING PERSONNEL AT THE SAME POTENTIAL

1. All electric equipment, work table surfaces and operat-

ing personnel should be grounded. Work tables should be covered with copper or aluminum plates of good conductivity, and grounded. One method of grounding personnel, after making sure that there is no potential difference with electrical equipment, is by the use of a wristwatch metallic ring, etc. attached around the wrist and grounded in series with a $1M \Omega$ resistor. Be sure that the grounding meets national regulations on personnel safety.


2. Current leakage from electric equipment must be prevented not only for personnel safety, but also to avert the destruction of MOS IC/LSIs, as described above. Items such as testers, curve-tracers and synchroscopes must be checked for current leakage before being grounded.

4. PRECAUTIONS FOR MOUNTING OF MOS IC/LSIs

1. The printed wiring lines to input and output terminals of MOS IC/LSIs should not be close to or parallel to high-voltage or high-power signal lines. Turning power on while the device is short-circuited, either by a solder bridge made during assembly or by a probe during adjusting and testing, may cause maximum ratings to be exceeded, which may result in the destruction of the device.
2. When input/output, or input and/or output, terminals of MOS IC/LSIs (now open-circuits) are connected, we must consider the possibility of current leakage and take precautions similar to §2 above. To reduce such undesirable trouble, it is recommended that an interface circuit be inserted at the input or output terminal, or a resistor with a resistance that does not exceed the output driving capability of the MOS IC/LSI be inserted between the power supply and the ground.
3. A filter circuit should be inserted in the AC power supply line to absorb surges which can frequently be strong enough to destroy a MOS IC/LSI.
4. Terminal connections should be made as described in the catalog while being careful to meet specifications.
5. Ungrounded metal plates should not be placed near input or output terminals of any MOS IC/LSIs, since destruction of the insulation may result if they become electrostatically charged.
6. Equipment cases should provide shielding from electrostatic charges for more reliable operation. When a plastic case is used, it is desirable to coat the inside of the case with conductive paint and to ground it. This is considered necessary even for battery-operated equipment.

MOS DYNAMIC RAM

2



MITSUBISHI LSIs M5K4164AP-12, -15

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

DESCRIPTION

This is a family of 65 536-word by 1-bit dynamic RAMs, fabricated with the high performance N-channel silicongate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the standard 16-pin package configuration and an increase in system densities. The M5K4164AP operates on a 5V power supply using the on-chip substrate bias generator.


FEATURES

- High speed

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
M5K4164AP-12	120	220	175
M5K4164AP-15	150	260	150

- Single 5V±10% supply
- Low standby power dissipation: 22mW (max)
- Low operating power dissipation: 300mW (max)
- Unlatched output enables two-dimensional chip selection and extended page boundary
- Early-write operation gives common I/O capability
- Read-modify-write, $\overline{\text{RAS}}$ -only refresh, and page-mode capabilities
- All input terminals have low input capacitance and are directly TTL-compatible

PIN CONFIGURATION (TOP VIEW)




Outline 16P4

- Output is three-state and directly TTL-compatible
- 128 refresh cycles every 2ms (16K dynamic RAMs M5K4116P, S compatible)
- $\overline{\text{CAS}}$ controlled output allows hidden refresh
- Output data can be held infinitely by $\overline{\text{CAS}}$
- Pin 1 controls automatic- and Self-refresh mode.
- Interchangeable with Fujitsu MB8265A and Motorola's MCM6664 in pin configuration

APPLICATION

- Main memory unit for computers

BLOCK DIAGRAM



65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

FUNCTION

The M5K4164AP provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Output		Refresh	Remarks
	RAS	CAS	W	D	Row address	Column address	REF	Q		
Read	ACT	ACT	NAC	DNC	APD	APD	NAC	VLD	YES	Page mode identical except refresh is NO.
Write	ACT	ACT	ACT	VLD	APD	APD	NAC	OPN	YES	
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	NAC	VLD	YES	
RAS-only refresh	ACT	NAC	DNC	DNC	APD	DNC	NAC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	APD	DNC	NAC	VLD	YES	
Automatic refresh	NAC	DNC	DNC	DNC	DNC	DNC	ACT	OPN	YES	
Self refresh	NAC	DNC	DNC	DNC	DNC	DNC	ACT	OPN	YES	
Hidden automatic refresh	NAC	ACT	DNC	DNC	DNC	DNC	ACT	VLD	YES	
Hidden self refresh	NAC	ACT	DNC	DNC	DNC	DNC	ACT	VLD	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	NAC	OPN	NO	

Note: ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, APD : applied, OPN : open.

SUMMARY OF OPERATIONS

Addressing

To select one of the 65536 memory cells in the M5K4164AP the 16-bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse (RAS) latches the 8 row-address bits; next, the negative-going edge of the column-address-strobe pulse (CAS) latches the 8 column-address bits. Timing of the RAS and CAS clocks can be selected by either of the following two methods:

1. The delay time from RAS to CAS $t_{d(RAS-CAS)}$ is set between the minimum and maximum values of the limits. In this case, the internal CAS control signals are inhibited almost until $t_{d(RAS-CAS)max}$ ('gated CAS' operation). The external CAS signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(RAS-CAS)}$ is set larger than the maximum value of the limits. In this case the internal inhibition of CAS has already been released, so that the internal CAS control signals are controlled by the externally applied CAS, which also controls the access time.

Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions of W input and CAS input. Thus when the W input makes its negative transition prior to CAS input (early write), the data input is strobed by CAS, and the negative transition of CAS is set as the

reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the W input makes its negative transition after CAS, the W negative transition is set as the reference point for setup and hold times.

Data Output Control

The output of the M5K4164AP is in the high-impedance state when CAS is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until CAS goes high, irrespective of the condition of RAS.

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5K4164AP, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the CAS pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

2 Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for RAS and CAS.

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

3. Two Methods of Chip Selection

Since the output is not latched, $\overline{\text{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that $\overline{\text{CAS}}$ and/or $\overline{\text{RAS}}$ can both be decoded for chip selection.

4. Extended-Page Boundary

By decoding $\overline{\text{CAS}}$, the page boundary can be extended beyond the 256 column locations in a single chip. In this case, $\overline{\text{RAS}}$ must be applied to all devices.

Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of $\overline{\text{RAS}}$, because once the row address has been strobed, $\overline{\text{RAS}}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

Each of the 128 rows ($A_0 \sim A_6$) of the M5K4164AP must be refreshed every 2 ms to maintain data. The methods of refreshing for the M5K4164AP are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ($\overline{\text{RAS}}$) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

2. $\overline{\text{RAS}}$ Only Refresh

A $\overline{\text{RAS}}$ -only refresh cycle is the recommended technique for most applications to provide for data retention. A $\overline{\text{RAS}}$ -only refresh cycle maintains the output in the high-impedance state with a typical power reduction of 20% over a read or write cycle.

3. Automatic Refresh

Pin 1 ($\overline{\text{REF}}$) has two special functions. The M5K4164AP has a refresh address counter, refresh address multiplexer and refresh timer for these operations. Automatic refresh is initiated by bringing $\overline{\text{REF}}$ low after $\overline{\text{RAS}}$ has precharged and is used during standard operation just like $\overline{\text{RAS}}$ -only refresh, except that sequential row addresses from an external counter are no longer necessary.

At the end of automatic refresh cycle, the internal refresh address counter will be automatically incremented. The output state of the refresh address counter is initiated by some eight $\overline{\text{REF}}$, $\overline{\text{RAS}}$ or $\overline{\text{RAS/CAS}}$ cycle after power is applied. Therefore, a special operation is not necessary to initiate it.

$\overline{\text{RAS}}$ must remain inactive during $\overline{\text{REF}}$ activated cycles. Likewise, $\overline{\text{REF}}$ must remain inactive during $\overline{\text{RAS}}$ generated cycle.

4. Self-Refresh

The other function of pin 1 ($\overline{\text{REF}}$) is self-refresh. Timing for self-refresh is quite similar to that for automatic refresh. As long as $\overline{\text{RAS}}$ remains high and $\overline{\text{REF}}$ remains low, the M5K4164AP will refresh itself. This internal sequence repeats asynchronously every 12 to 16 μs . After 2 ms, the on-chip refresh address counter has advanced through all the row addresses and refreshed the entire memory. Self-refresh is primarily intended for trouble free power-down operation.

For example, when battery backup is used to maintained data integrity in the memory, $\overline{\text{REF}}$ may be used to place the device in the self-refresh mode with no external timing signals necessary to keep the information alive.

In summary, the pin 1 ($\overline{\text{REF}}$) refresh function gives the user a feature that is free, save him hardware on the board, and in fact, will simplify his battery backup procedures, increase his battery life, and save him overall cost while giving him improved system performance.

There is an internal pullup resistor ($\approx 3M\Omega$) on pin 1, so if the pin 1 ($\overline{\text{REF}}$) function is not used, pin 1 may be left open (not connect) without affecting the normal operations.

5. Hidden Refresh

A features of the M5K4164AP is that refresh cycle may be performed while maintaining valid data at the output pin by extending the $\overline{\text{CAS}}$ active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period, executing a $\overline{\text{RAS}}$ -only cycling, automatic refresh and self-refresh, but with $\overline{\text{CAS}}$ held low.

The advantage of this refresh mode is that data can be held valid at the output data port indefinitely by leaving the $\overline{\text{CAS}}$ asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the M5K4164AP is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are decoded and applied to the M5K4164AP as chip-select in the memory system, but if $\overline{\text{RAS}}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\text{CAS}}$ condition, minimizing system power dissipation.

Power Supplies

The M5K4164AP operates on a single 5V power supply.

A wait of some 500 μs and eight or more dummy cycle is necessary after power is applied to the device before memory operation is achieved.

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1 ~ 7	V
V _I	Input voltage		-1 ~ 7	V
V _O	Output voltage		-1 ~ 7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a = 25°C	700	mW
T _{opr}	Operating free-air temperature range		0 ~ 70	°C
T _{stg}	Storage temperature range		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0 ~ 70°C, unless otherwise noted) (Note. 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		6.5	V
V _{IL}	Low-level input voltage, all inputs	-2		0.8	V

Note 1. All voltage values are with respect to V_{SS}

ELECTRICAL CHARACTERISTICS (T_a = 0 ~ 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} = -5mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} = 4.2mA	0		0.4	V
I _{OZ}	Off-state output current	Q floating 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA
I _I	Input current	0V ≤ V _{IN} ≤ 6.5V, All other pins = 0V	-10		10	μA
I _{CC1(AV)}	Average supply current from V _{CC} , operating (Note 3, 4)	M5K4164AP-12			50	mA
		M5K4164AP-15			45	
I _{CC2}	Supply current from V _{CC} , standby	$\overline{RAS} = V_{IH}$, output open			4	mA
I _{CC3(AV)}	Average supply current from V _{CC} , refreshing (Note 3)	M5K4164AP-12	\overline{RAS} cycling $\overline{CAS} = V_{IH}$		40	mA
		M5K4164AP-15	t _{CR(REF)} = min, output open		35	
I _{CC4(AV)}	Average supply current from V _{CC} , page mode (Note 3, 4)	M5K4164AP-12	$\overline{RAS} = V_{IL}$, \overline{CAS} cycling		40	mA
		M5K4164AP-15	t _{CPG} = min, output open		35	
I _{CC5(AV)}	Average supply current from V _{CC} , automatic refreshing (Note 3)	M5K4164AP-12	$\overline{RAS} = V_{IH}$, \overline{REF} cycling		40	mA
		M5K4164AP-15	t _{C(REF)} = min, output open		35	
I _{CC6(AV)}	Average supply current from V _{CC} , self refreshing	$\overline{RAS} = V_{IH}$, $\overline{REF} = V_{IL}$, output open			8	mA
C _{I(A)}	Input capacitance, address inputs				5	pF
C _{I(D)}	Input capacitance, data input	V _I = V _{SS}			5	pF
C _{I(W)}	Input capacitance, write control input	f = 1MHz			7	pF
C _{I(RAS)}	Input capacitance, \overline{RAS} input	V _I = 25mVrms			10	pF
C _{I(CAS)}	Input capacitance, \overline{CAS} input				10	pF
C _{I(REF)}	Input capacitance, \overline{REF} input				10	pF
C _O	Output capacitance	V _O = V _{SS} , f = 1MHz, V _I = 25mVrms			7	pF

Note 2: Current flowing into an IC is positive, out is negative.

3: I_{CC1(AV)}, I_{CC3(AV)}, I_{CC4(AV)} and I_{CC5(AV)} are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I_{CC1(AV)} and I_{CC4(AV)} are dependent on output loading. Specified values are obtained with the output open.

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)

($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted, See notes 5, 6 and 7)

Symbol	Parameter	Alternative Symbol	M5K4164AP-12		M5K4164AP-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t_{CRF}	Refresh cycle time	t_{REF}		2		2	ms
$t_{W(RASH)}$	$\overline{\text{RAS}}$ high pulse width	t_{RP}	90		100		ns
$t_{W(RASL)}$	$\overline{\text{RAS}}$ low pulse width	t_{RAS}	120	10000	150	10000	ns
$t_{W(CASL)}$	$\overline{\text{CAS}}$ low pulse width	t_{CAS}	60	∞	75	∞	ns
$t_{W(CASH)}$	$\overline{\text{CAS}}$ high pulse width (Note 8)	t_{CPN}	30		35		ns
$t_h(\text{RAS-CAS})$	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$	t_{CSH}	120		150		ns
$t_h(\text{CAS-RAS})$	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$	t_{RSH}	60		75		ns
$t_d(\text{CAS-RAS})$	Delay time, $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ (Note 9)	t_{CRP}	-20		-20		ns
$t_d(\text{RAS-CAS})$	Delay time, $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ (Note 10)	t_{RCD}	25	60	30	75	ns
$t_{SU}(\text{RA-RAS})$	Row address setup time before $\overline{\text{RAS}}$	t_{ASR}	0		0		ns
$t_{SU}(\text{CA-CAS})$	Column address setup time before $\overline{\text{CAS}}$	t_{ASC}	0		0		ns
$t_h(\text{RAS-RA})$	Row address hold time after $\overline{\text{RAS}}$	t_{RAH}	15		20		ns
$t_h(\text{CAS-CA})$	Column address hold time after $\overline{\text{CAS}}$	t_{CAH}	20		25		ns
$t_h(\text{RAS-CA})$	Column address hold time after $\overline{\text{RAS}}$	t_{AR}	90		95		ns
t_{THL}	Transition time	t_T	3	35	3	35	ns
t_{TLH}							

- Note 5: An initial pause of 500 μ s is required after power-up followed by any eight $\overline{\text{RAS}}$ or $\overline{\text{RAS/CAS}}$ cycles before proper device operation is achieved.
 Note 6: The switching characteristics are defined as $t_{THL} = t_{TLH} = 5\text{ns}$.
 Note 7: Reference levels of input signals are $V_{IH\text{min}}$ and $V_{IL\text{max}}$. Reference levels for transition time are also between V_{IH} and V_{IL} .
 Note 8: Except for page-mode.
 Note 9: $t_d(\text{CAS-RAS})$ requirement is only applicable for $\overline{\text{RAS/CAS}}$ cycles preceded by a $\overline{\text{CAS}}$ only cycle (i.e., For systems where $\overline{\text{CAS}}$ has not been decoded with $\overline{\text{RAS}}$.)
 Note 10: Operation within the $t_d(\text{RAS-CAS})$ max limit insures that $t_a(\text{RAS})$ max can be met. $t_d(\text{RAS-CAS})$ max is specified reference point only; if $t_d(\text{RAS-CAS})$ is greater than the specified $t_d(\text{RAS-CAS})$ max limit, then access time is controlled exclusively by $t_a(\text{CAS})$.
 $t_d(\text{RAS-CAS})_{\text{min}} = t_h(\text{RAS-RA})_{\text{min}} + 2t_{THL}(t_{TLH}) + t_{SU}(\text{CA-CAS})_{\text{min}}$.

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted)

Read Cycle

Symbol	Parameter	Alternative Symbol	M5K4164AP-12		M5K4164AP-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t_{CR}	Read cycle time	t_{RC}	220		260		ns
$t_{SU}(\text{R-CAS})$	Read setup time before $\overline{\text{CAS}}$	t_{RCS}	0		0		ns
$t_h(\text{CAS-R})$	Read hold time after $\overline{\text{CAS}}$ (Note 11)	t_{RCH}	0		0		ns
$t_h(\text{RAS-R})$	Read hold time after $\overline{\text{RAS}}$ (Note 11)	t_{RRH}	10		20		ns
$t_{dis}(\text{CAS})$	Output disable time (Note 12)	t_{OFF}	0	35	0	40	ns
$t_a(\text{CAS})$	$\overline{\text{CAS}}$ access time (Note 13)	t_{CAC}		60		75	ns
$t_a(\text{RAS})$	$\overline{\text{RAS}}$ access time (Note 14)	t_{RAC}		120		150	ns

- Note 11: Either $t_h(\text{RAS-R})$ or $t_h(\text{CAS-R})$ must be satisfied for a read cycle.
 Note 12: $t_{dis}(\text{CAS})$ max defines the time at which the output achieves the open circuit condition and is not reference to V_{OH} or V_{OL} .
 Note 13: This is the value when $t_d(\text{RAS-CAS}) \geq t_d(\text{RAS-CAS})_{\text{max}}$. Test conditions: Load=2T_L, $C_L=100\text{pF}$.
 Note 14: This is the value when $t_d(\text{RAS-CAS}) < t_d(\text{RAS-CAS})_{\text{max}}$. When $t_d(\text{RAS-CAS}) \geq t_d(\text{RAS-CAS})_{\text{max}}$, $t_a(\text{RAS})$ will increase by the amount that $t_d(\text{RAS-CAS})$ exceeds the value shown. Test conditions: Load=2T_L, $C_L=100\text{pF}$.

Write Cycle

Symbol	Parameter	Alternative Symbol	M5K4164AP-12		M5K4164AP-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t_{CW}	Write cycle time	t_{RC}	220		260		ns
$t_{SU}(\text{W-CAS})$	Write setup time before $\overline{\text{CAS}}$ (Note 17)	t_{WCS}	-5		-10		ns
$t_h(\text{CAS-W})$	Write hold time after $\overline{\text{CAS}}$	t_{WCH}	40		45		ns
$t_h(\text{RAS-W})$	Write hold time after $\overline{\text{RAS}}$	t_{WCR}	90		95		ns
$t_h(\text{W-RAS})$	$\overline{\text{RAS}}$ hold time after write	t_{RWL}	40		45		ns
$t_h(\text{W-CAS})$	$\overline{\text{CAS}}$ hold time after write	t_{CWL}	40		45		ns
$t_w(\text{W})$	Write pulse width	t_{WP}	40		45		ns
$t_{SU}(\text{D-CAS})$	Data-in setup time before $\overline{\text{CAS}}$	t_{DS}	0		0		ns
$t_h(\text{CAS-D})$	Data-in hold time after $\overline{\text{CAS}}$	t_{DH}	40		45		ns
$t_h(\text{RAS-D})$	Data-in hold time after $\overline{\text{RAS}}$	t_{DHR}	90		95		ns

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative Symbol	M5K4164AP-12		M5K4164AP-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t_{CRW}	Read-write cycle time (Note 15)	t_{RWC}	245		295		ns
t_{CRMW}	Read-modify-write cycle time (Note 16)	t_{RMWC}	265		310		ns
$t_h(W-RAS)$	\overline{RAS} hold time after write	t_{RWL}	40		45		ns
$t_h(W-CAS)$	\overline{CAS} hold time after write	t_{CWL}	40		45		ns
$t_w(W)$	Write pulse width	t_{WP}	40		45		ns
$t_{SU}(R-CAS)$	Read setup time before \overline{CAS}	t_{RCS}	0		0		ns
$t_d(RAS-W)$	Delay time, \overline{RAS} to write (Note 17)	t_{RWD}	100		120		ns
$t_d(CAS-W)$	Delay time, \overline{CAS} to write (Note 17)	t_{CWD}	40		60		ns
$t_{SU}(D-W)$	Data-in setup time before write	t_{DS}	0		0		ns
$t_h(W-D)$	Data-in hold time after write	t_{DH}	40		45		ns
$t_{DIS}(CAS)$	Output disable time	t_{OFF}	0	35	0	40	ns
$t_a(CAS)$	\overline{CAS} access time (Note 13)	t_{CAC}		60		75	ns
$t_a(RAS)$	\overline{RAS} access time (Note 14)	t_{RAC}		120		150	ns

Note 15: $t_{CRW\min}$ is defined as $t_{CRW\min} = t_d(RAS-W) + t_h(W-RAS) + t_w(RASH) + 3t_{TLH}(I_{THL})$

16: $t_{CRMW\min}$ is defined as $t_{CRMW\min} = t_a(RAS)\max + t_h(W-RAS) + t_w(RASH) + 3t_{TLH}(I_{THL})$

17: $t_{SU}(W-CAS)$, $t_d(RAS-W)$, and $t_d(CAS-W)$ do not define the limits of operation, but are included as electrical characteristics only.

When $t_{SU}(W-CAS) \geq t_{SU}(W-CAS)\min$, an early-write cycle is performed, and the data output keeps the high-impedance state

When $t_d(RAS-W) \geq t_d(RAS-W)\min$ and $t_d(CAS-W) \geq t_{SU}(W-CAS)\min$ a read-write cycle is performed, and the data of the selected address will be read out on the data output.

For all conditions other than those described above, the condition of data output (at access time and until \overline{CAS} goes back to V_{IH}) is not defined.

Page-Mode Cycle

Symbol	Parameter	Alternative Symbol	M5K4164AP-12		M5K4164AP-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t_{CPGR}	Page-mode read cycle time	t_{PC}	140		145		ns
t_{CPGW}	Page-Mode write cycle time	t_{PC}	140		145		ns
t_{CPGRW}	Page-Mode read-write cycle time	—	150		180		ns
t_{CPGRMW}	Page-Mode read-modify-write cycle time	—	170		195		ns
$t_w(CASH)$	\overline{CAS} high pulse width	t_{CP}	55		60		ns

Automatic Refresh Cycle

Symbol	Parameter	Alternative Symbol	M5K4164AP-12		M5K4164AP-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
$t_c(REF)$	Automatic Refresh cycle time	t_{FC}	220		260		ns
$t_d(RAS-REF)$	Delay time, \overline{RAS} to REF	t_{RFD}	90		100		ns
$t_w(REFL)$	REF low pulse width	t_{FP}	60	8000	60	8000	ns
$t_w(REFH)$	REF high pulse width	t_{FI}	30		30		ns
$t_d(REF-RAS)$	Delay time, REF to \overline{RAS}	t_{FSR}	30		30		ns
$t_{SU}(REF-RAS)$	REF pulse setup time before \overline{RAS}	t_{FRD}	250		295		ns


Self-Refresh Cycle

Symbol	Parameter	Alternative Symbol	M5K4164AP-12		M5K4164AP-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
$t_d(RAS-REF)$	Delay time, \overline{RAS} to REF	t_{RFD}	90		100		ns
$t_w(REFL)$	REF low pulse width	t_{FBP}	8000	∞	8000	∞	ns
$t_d(REF-RAS)$	Delay time, REF to \overline{RAS}	t_{FBR}	310		345		ns


65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

TIMING DIAGRAMS (Note 18)

Read Cycle




Write Cycle (Early Write)




65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM


Read-Write and Read-Modify-Write Cycles



RAS-Only Refresh Cycle (Note 19)



Note 18




Indicates the don't care input
 The center-line indicates the high-impedance state


Note 19. $\overline{CAS} = V_{IH}$, \overline{W} , A_7 , $D =$ don't care.

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM


Automatic Pulse Refresh Cycle (Multiple Pulse) (Note 20)



Automatic Pulse Refresh Cycle (Single Pulse) (Note 20)




Self-Refresh Cycle (Note 20)




Note 20: $\overline{\text{CAS}}$, Addresses, D and $\overline{\text{W}}$ are don't care.

Hidden Automatic Pulse Refresh Cycle




65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

Hidden Self-Refresh Cycle (Note 21)




Note 21: If the pin 1 (\overline{REF}) function is not used, pin 1 may be left open (not connect).

Hidden Refresh Cycle (Note 19)



M5K4164ANP-12, -15

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM



DESCRIPTION

This is a family of 65 536-word by 1-bit dynamic RAMs, fabricated with the high performance N-channel silicongate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the standard 16-pin package configuration and an increase in system densities. The M5K4164ANP operates on a 5V power supply using the on-chip substrate bias generator.


FEATURES

- High speed

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
M5K4164ANP-12	120	220	175
M5K4164ANP-15	150	260	150

- Single 5V±10% supply
- Low standby power dissipation: 22mW (max)
- Low operating power dissipation: 300mW (max)
- Unlatched output enables two-dimensional chip selection and extended page boundary
- Early-write operation gives common I/O capability
- Read-modify-write, $\overline{\text{RAS}}$ -only refresh, and page-mode capabilities
- All input terminals have low input capacitance and are directly TTL-compatible

PIN CONFIGURATION (TOP VIEW)




- Output is three-state and directly TTL-compatible
- 128 refresh cycles every 2ms (16K dynamic RAMs M5K4116P, S compatible)
- $\overline{\text{CAS}}$ controlled output allows hidden refresh
- Output data can be held infinitely by CAS
- Interchangeable with Mostek's MK4564 and Motorola's MCM6665 in pin configuration

APPLICATION

- Main memory unit for computers

BLOCK DIAGRAM



65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

FUNCTION

The M5K4164ANP provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Output	Refresh	Remarks
	RAS	CAS	W	D	Row address	Column address	Q		
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	Page mode identical except refresh is NO.
Write	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
RAS-only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	APD	DNC	VLD	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note: ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, APD : applied, OPN : open.

SUMMARY OF OPERATIONS

Addressing

To select one of the 65536 memory cells in the M5K4164ANP the 16-bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse (RAS) latches the 8 row-address bits; next, the negative-going edge of the column-address-strobe pulse (CAS) latches the 8 column-address bits. Timing of the RAS and CAS clocks can be selected by either of the following two methods:

1. The delay time from RAS to CAS $t_{d(RAS-CAS)}$ is set between the minimum and maximum values of the limits. In this case, the internal CAS control signals are inhibited almost until $t_{d(RAS-CAS)max}$ ('gated CAS' operation). The external CAS signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(RAS-CAS)}$ is set larger than the maximum value of the limits. In this case the internal inhibition of CAS has already been released, so that the internal CAS control signals are controlled by the externally applied CAS, which also controls the access time.

Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions of W input and CAS input. Thus when the W input makes its negative transition prior to CAS input (early write), the data input is strobed by CAS, and the negative transition of CAS is set as the

reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the W input makes its negative transition after CAS, the W negative transition is set as the reference point for setup and hold times.

Data Output Control

The output of the M5K4164ANP is in the high-impedance state when CAS is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until CAS goes high, irrespective of the condition of RAS.

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5K4164ANP, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the CAS pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

2 Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for RAS and CAS.

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM**3. Two Methods of Chip Selection**

Since the output is not latched, $\overline{\text{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that $\overline{\text{CAS}}$ and/or $\overline{\text{RAS}}$ can both be decoded for chip selection.

4. Extended-Page Boundary

By decoding $\overline{\text{CAS}}$, the page boundary can be extended beyond the 256 column locations in a single chip. In this case, $\overline{\text{RAS}}$ must be applied to all devices.

Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of $\overline{\text{RAS}}$, because once the row address has been strobed, $\overline{\text{RAS}}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

Each of the 128 rows ($A_0 \sim A_6$) of the M5K4164ANP must be refreshed every 2 ms to maintain data. The methods of refreshing for the M5K4164ANP are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ($\overline{\text{RAS}}$) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "write-OR" outputs since output bus contention will occur.

2. $\overline{\text{RAS}}$ Only Refresh

A $\overline{\text{RAS}}$ -only refresh cycle is the recommended technique for most applications to provide for data retention. A $\overline{\text{RAS}}$ -only refresh cycle maintains the output in the high-impedance state with a typical power reduction of 20% over a read or write cycle.

3. Hidden Refresh

A feature of the M5K4164ANP is that refresh cycles may be performed while maintaining valid data at the output pin by extending the $\overline{\text{CAS}}$ active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period, executing a $\overline{\text{RAS}}$ -only cycling, but with $\overline{\text{CAS}}$ held low.

The advantage of this refresh mode is that data can be held valid at the output data port indefinitely by leaving the $\overline{\text{CAS}}$ asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the M5K4164ANP is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are decoded and applied to the M5K4164ANP as chip-select in the memory system, but if $\overline{\text{RAS}}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\text{CAS}}$ condition, minimizing system power dissipation.

Power Supplies

The M5K4164ANP operates on a single 5V power supply.

A wait of some 500 μ s and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1 ~ 7	V
V _I	Input voltage		-1 ~ 7	V
V _O	Output voltage		-1 ~ 7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a = 25°C	700	mW
Topr	Operating free-air temperature range		0 ~ 70	°C
Tstg	Storage temperature range		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0 ~ 70°C, unless otherwise noted) (Note. 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		6.5	V
V _{IL}	Low-level input voltage, all inputs	-2		0.8	V

Note 1: All voltage values are with respect to V_{SS}.

ELECTRICAL CHARACTERISTICS (T_a = 0 ~ 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note. 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} = -5mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} = 4.2mA	0		0.4	V
I _{OZ}	Off-state output current	Q floating 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA
I _I	Input current	0V ≤ V _{IN} ≤ 6.5V, All other pins = 0V	-10		10	μA
I _{CC1(AV)}	Average supply current from V _{CC} , operating (Note 3, 4)	M5K4164ANP-12	R _{AS} , C _{AS} cycling		50	mA
		M5K4164ANP-15	t _{CR} = t _{CW} = min, output open		45	
I _{CC2}	Supply current from V _{CC} , standby	R _{AS} = V _{IH} , output open			4	mA
I _{CC3(AV)}	Average supply current from V _{CC} , refreshing (Note 3)	M5K4164ANP-12	R _{AS} cycling C _{AS} = V _{IH}		40	mA
		M5K4164ANP-15	t _{C(REF)} = min, output open		35	
I _{CC4(AV)}	Average supply current from V _{CC} , page mode (Note 3, 4)	M5K4164ANP-12	R _{AS} = V _{IL} , C _{AS} cycling		40	mA
		M5K4164ANP-15	t _{CPG} = min, output open		35	
C _{I(A)}	Input capacitance, address inputs	V _I = V _{SS} f = 1MHz V _I = 25mVrms			5	pF
C _{I(D)}	Input capacitance, data input				5	pF
C _{I(W)}	Input capacitance, write control input				7	pF
C _{I(RAS)}	Input capacitance, R _{AS} input				10	pF
C _{I(CAS)}	Input capacitance, C _{AS} input				10	pF
C _O	Output capacitance	V _O = V _{SS} , f = 1MHz, V _I = 25mVrms			7	pF

Note 2: Current flowing into an IC is positive, out is negative.

- I_{CC1(AV)}, I_{CC3(AV)}, and I_{CC4(AV)} are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.
- I_{CC1(AV)} and I_{CC4(AV)} are dependent on output loading. Specified values are obtained with the output open.

M5K4164ANP-12, -15

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)

($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted, See notes 5, 6 and 7)

Symbol	Parameter	Alternative Symbol	M5K4164ANP-12		M5K4164ANP-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t_{CRF}	Refresh cycle time	t_{REF}		2		2	ms
$t_W(RASH)$	\overline{RAS} high pulse width	t_{RP}	90		100		ns
$t_W(RASL)$	\overline{RAS} low pulse width	t_{RAS}	120	10000	150	10000	ns
$t_W(CASL)$	\overline{CAS} low pulse width	t_{CAS}	60	∞	75	∞	ns
$t_W(CASH)$	\overline{CAS} high pulse width (Note 8)	t_{CPN}	30		35		ns
$t_H(RAS-CAS)$	\overline{CAS} hold time after \overline{RAS}	t_{CSH}	120		150		ns
$t_H(CAS-RAS)$	\overline{RAS} hold time after \overline{CAS}	t_{RSH}	60		75		ns
$t_d(CAS-RAS)$	Delay time, \overline{CAS} to \overline{RAS} (Note 9)	t_{CRP}	-20		-20		ns
$t_d(RAS-CAS)$	Delay time, \overline{RAS} to \overline{CAS} (Note 10)	t_{RCD}	25	60	30	75	ns
$t_{SU}(RA-RAS)$	Row address setup time before \overline{RAS}	t_{ASR}	0		0		ns
$t_{SU}(CA-CAS)$	Column address setup time before \overline{CAS}	t_{ASC}	0		0		ns
$t_H(RAS-RA)$	Row address hold time after \overline{RAS}	t_{RAH}	15		20		ns
$t_H(CAS-CA)$	Column address hold time after \overline{CAS}	t_{CAH}	20		25		ns
$t_H(RAS-CA)$	Column address hold time after \overline{RAS}	t_{AR}	90		95		ns
t_{THL}	Transition time	t_T	3	35	3	35	ns
t_{TLH}							

Note 5: An initial pause of 500 μ s is required after power-up followed by any eight \overline{RAS} or $\overline{RAS}/\overline{CAS}$ cycles before proper device operation is achieved.

Note 6: The switching characteristics are defined as $t_{THL} = t_{TLH} = 5\text{ns}$.

Note 7: Reference levels of input signals are $V_{IH\text{ min}}$ and $V_{IL\text{ max}}$. Reference levels for transition time are also between V_{IH} and V_{IL} .

Note 8: Except for page-mode.

Note 9: $t_d(\text{CAS-RAS})$ requirement is only applicable for $\overline{RAS}/\overline{CAS}$ cycles preceded by a \overline{CAS} only cycle (i.e., For systems where \overline{CAS} has not been decoded with \overline{RAS}).

Note 10: Operation within the $t_d(\text{RAS-CAS})$ max limit insures that $t_a(\text{RAS})$ max can be met. $t_d(\text{RAS-CAS})$ max is specified reference point only; if

$t_d(\text{RAS-CAS})$ is greater than the specified $t_d(\text{RAS-CAS})$ max limit, then access time is controlled exclusively by $t_a(\text{CAS})$.

$t_d(\text{RAS-CAS})\text{min} = t_H(\text{RAS-RA})\text{min} + 2t_{THL}(t_{TLH}) + t_{SU}(\text{CA-CAS})\text{min}$.

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted)

Read Cycle

Symbol	Parameter	Alternative Symbol	M5K4164ANP-12		M5K4164ANP-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t_{CR}	Read cycle time	t_{RC}	220		260		ns
$t_{SU}(R-CAS)$	Read setup time before \overline{CAS}	t_{RCS}	0		0		ns
$t_H(CAS-R)$	Read hold time after \overline{CAS} (Note 11)	t_{RCH}	0		0		ns
$t_H(RAS-R)$	Read hold time after \overline{RAS} (Note 11)	t_{RRH}	10		20		ns
$t_{DIS}(CAS)$	Output disable time (Note 12)	t_{OFF}	0	35	0	40	ns
$t_a(CAS)$	\overline{CAS} access time (Note 13)	t_{CAC}		60		75	ns
$t_a(RAS)$	\overline{RAS} access time (Note 14)	t_{RAC}		120		150	ns

Note 11: Either $t_H(\text{RAS-R})$ or $t_H(\text{CAS-R})$ must be satisfied for a read cycle.

Note 12: $t_{DIS}(\text{CAS})\text{max}$ defines the time at which the output achieves the open circuit condition and is not reference to V_{OH} or V_{OL} .

Note 13: This is the value when $t_d(\text{RAS-CAS}) \geq t_d(\text{RAS-CAS})\text{max}$. Test conditions: Load = 2T TL, $C_L = 100\text{pF}$

Note 14: This is the value when $t_d(\text{RAS-CAS}) < t_d(\text{RAS-CAS})\text{max}$. When $t_d(\text{RAS-CAS}) \geq t_d(\text{RAS-CAS})\text{max}$, $t_a(\text{RAS})$ will increase by the amount that

$t_d(\text{RAS-CAS})$ exceeds the value shown. Test conditions: Load = 2T TL, $C_L = 100\text{pF}$

Write Cycle

Symbol	Parameter	Alternative Symbol	M5K4164ANP-12		M5K4164ANP-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t_{CW}	Write cycle time	t_{RC}	220		260		ns
$t_{SU}(W-CAS)$	Write setup time before \overline{CAS} (Note 17)	t_{WCS}	-5		-10		ns
$t_H(CAS-W)$	Write hold time after \overline{CAS}	t_{WCH}	40		45		ns
$t_H(RAS-W)$	Write hold time after \overline{RAS}	t_{WCR}	90		95		ns
$t_H(W-RAS)$	\overline{RAS} hold time after write	t_{RWL}	40		45		ns
$t_H(W-CAS)$	\overline{CAS} hold time after write	t_{CWL}	40		45		ns
$t_W(W)$	Write pulse width	t_{WP}	40		45		ns
$t_{SU}(D-CAS)$	Data-in setup time before \overline{CAS}	t_{DS}	0		0		ns
$t_H(CAS-D)$	Data-in hold time after \overline{CAS}	t_{DH}	40		45		ns
$t_H(RAS-D)$	Data-in hold time after \overline{RAS}	t_{DHR}	90		95		ns

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative Symbol	M5K4164ANP-12		M5K4164ANP-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t _{CRW}	Read-write cycle time (Note 15)	t _{RWC}	245		295		
t _{CRMW}	Read-modify-write cycle time (Note 16)	t _{RMWC}	265		310		
t _{h (W-RAS)}	RAS hold time after write	t _{RWL}	40		45		ns
t _{h (W-CAS)}	CAS hold time after write	t _{CWL}	40		45		
t _{w (W)}	Write pulse width	t _{WP}	40		45		ns
t _{su (R-CAS)}	Read setup time before CAS	t _{RCS}	0		0		ns
t _{d (RAS-W)}	Delay time, RAS to write (Note 17)	t _{RWD}	100		120		ns
t _{d (CAS-W)}	Delay time, CAS to write (Note 17)	t _{CWD}	40		60		ns
t _{su (D-W)}	Data-in setup time before write	t _{DS}	0		0		
t _{h (W-D)}	Data-in hold time after write	t _{DH}	40		45		ns
t _{dis (CAS)}	Output disable time	t _{OFF}	0	35	0	40	ns
t _{a (CAS)}	CAS access time (Note 13)	t _{CAC}		60		75	ns
t _{a (RAS)}	RAS access time (Note 14)	t _{RAC}		120		100	ns

Note 15: t_{CRW min} is defined as t_{CRW min} = t_{d (RAS-W)} + t_{h (W-RAS)} + t_{w (RASH)} + 3t_{TLH(t_{THL})}

16: t_{CRMW min} is defined as t_{CRMW min} = t_{a (RAS) max} + t_{h (W-RAS)} + t_{w (RAS H)} + 3t_{TLH(t_{THL})}

17: t_{su (W-CAS)}, t_{d (RAS-W)}, and t_{d (CAS-W)} do not define the limits of operation, but are included as electrical characteristics only.

When t_{su (W-CAS)} ≥ t_{su (W-CAS) min}, an early-write cycle is performed, and the data output keeps the high-impedance state.

When t_{d (RAS-W)} ≥ t_{d (RAS-W) min}, and t_{d (CAS-W)} ≥ t_{su (W-CAS) min} a read-write cycle is performed, and the data of the selected address will be read out on the data output.

For all conditions other than those described above, the condition of data output (at access time and until CAS goes back to V_{IH}) is not defined.


Page-Mode Cycle

Symbol	Parameter	Alternative Symbol	M5K4164ANP-12		M5K4164ANP-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t _{CPGR}	Page-mode read cycle time	t _{PC}	140		145		ns
t _{CPGW}	Page-Mode write cycle time	t _{PC}	140		145		ns
t _{CPGRW}	Page-Mode read-write cycle time	—	150		180		ns
t _{CPGRMW}	Page-Mode read-modify-write cycle time	—	170		195		ns
t _{w (CASH)}	CAS high pulse width	t _{CP}	55		60		ns


65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

TIMING DIAGRAMS (Note 18)

Read Cycle




Write Cycle (Early Write)




65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles



RAS-Only Refresh Cycle (Note 19)



Note 18




Indicates the don't care input

The center-line indicates the high-impedance state


Note 19. $\overline{CAS} = V_{IH}, \overline{W}, A_7, D = \text{don't care.}$

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

Page-Mode Read Cycle





Page-Mode Write Cycle



65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

Hidden Refresh Cycle




M5K4164ANP-20**65536-BIT (65536-WORD BY 1-BIT) DYNAMIC RAM****DESCRIPTION**

This is a family of 65536-word by 1-bit dynamic RAMs, fabricated with the high performance N-channel silicongate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the standard 16-pin package configuration and an increase in system densities. The M5K4164ANP operates on a 5V power supply using the on-chip substrate bias generator.

FEATURES

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
M5K4164ANP-20	200	330	125


- Single 5V±20% supply.
- Low standby power dissipation: 22.0 mW (max)
- Low operating power dissipation: 225 mW (max)
- Unlatched output enables two-dimensional chip selection and extended page boundary
- Early-write operation gives common I/O capability
- Read-modify-write, $\overline{\text{RAS}}$ -only refresh, and page-mode capabilities
- All input terminals have low input capacitance and are directly TTL-compatible
- Output is three-stage and directly TTL-compatible
- 128 refresh cycles every 2ms
(16K dynamic RAMs M5K4116P, S compatible)

PIN CONFIGURATION (TOP VIEW)**Outline 16P4**

- $\overline{\text{CAS}}$ controlled output allows hidden refresh.
- Output data can be held indefinitely by $\overline{\text{CAS}}$.
- Interchangeable with intel's 2164 and Motorola's MCM 6665 in pin configuration.

APPLICATION

- Main memory unit for computers.

BLOCK DIAGRAM

65536-BIT (65536-WORD BY 1-BIT) DYNAMIC RAM

FUNCTION

The M5K4164ANP provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Output	Refresh	Remarks
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	D	Row address	Column address	Q		
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	Page mode identical except refresh is NO.
Write	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	APD	DNC	VLD	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note: ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, APD : applied, OPN : open.

SUMMARY OF OPERATIONS

Addressing

To select one of the 65536 memory cells in the M5K4164ANP the 16-bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ($\overline{\text{RAS}}$) latches the 8 row-address bits; next, the negative-going edge of the column-address-strobe pulse ($\overline{\text{CAS}}$) latches the 8 column-address bits. Timing of the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ $t_{d(\text{RAS-CAS})}$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\text{CAS}}$ control signals are inhibited almost until $t_{d(\text{RAS-CAS})\text{max}}$ ('gated $\overline{\text{CAS}}$ ' operation). The external $\overline{\text{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(\text{RAS-CAS})}$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\text{CAS}}$ has already been released, so that the internal $\overline{\text{CAS}}$ control signals are controlled by the externally applied $\overline{\text{CAS}}$, which also controls the access time.

Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions of $\overline{\text{W}}$ input and $\overline{\text{CAS}}$ input. Thus when the $\overline{\text{W}}$ input makes its negative transition prior to $\overline{\text{CAS}}$ input (early write), the data input is strobed by $\overline{\text{CAS}}$, and the negative transition of $\overline{\text{CAS}}$ is set as the

reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the $\overline{\text{W}}$ input makes its negative transition after $\overline{\text{CAS}}$, the $\overline{\text{W}}$ negative transition is set as the reference point for setup and hold times.

Data Output Control

The output of the M5K4164ANP is in the high-impedance state when $\overline{\text{CAS}}$ is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until $\overline{\text{CAS}}$ goes high, irrespective of the condition of $\overline{\text{RAS}}$.

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5K4164ANP which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\text{CAS}}$ pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

2. Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.

65536-BIT (65536-WORD BY 1-BIT) DYNAMIC RAM**3. Two Methods of Chip Selection**

Since the output is not latched, $\overline{\text{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that $\overline{\text{CAS}}$ and/or $\overline{\text{RAS}}$ can both be decoded for chip selection.

4. Extended-Page Boundary

By decoding $\overline{\text{CAS}}$, the page boundary can be extended beyond the 256 column locations in a single chip. In this case, $\overline{\text{RAS}}$ must be applied to all devices.

Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of $\overline{\text{RAS}}$, because once the row address has been strobed, $\overline{\text{RAS}}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

Each of the 128 rows ($A_0 \sim A_6$) of the M5K4164ANP must be refreshed every 2 ms to maintain data. The methods of refreshing for the M5K4164ANP are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ($\overline{\text{RAS}}$) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "write-OR" outputs since output bus contention will occur.

2. RAS Only Refresh

A $\overline{\text{RAS}}$ -only refresh cycle is the recommended technique for most applications to provide for data retention. A $\overline{\text{RAS}}$ -only refresh cycle maintains the output in the high-impedance state with a typical power reduction of 20% over a read or write cycle.

3. Hidden Refresh

A feature of the M5K4164ANP is that refresh cycles may be performed while maintaining valid data at the output pin by extending the $\overline{\text{CAS}}$ active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period, executing a $\overline{\text{RAS}}$ -only cycling, but with $\overline{\text{CAS}}$ held low.

The advantage of this refresh mode is that data can be held valid at the output data port indefinitely by leaving the $\overline{\text{CAS}}$ asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the M5K4164ANP is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are decoded and applied to the M5K4164ANP as chip-select in the memory system, but if $\overline{\text{RAS}}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\text{CAS}}$ condition, minimizing system power dissipation.

Power Supplies

The M5K4164ANP operates on a single 5V power supply.

A wait of some 500 μ s and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.

65536-BIT (65536-WORD BY 1-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1 ~ 7	V
V _I	Input voltage		-1 ~ 7	V
V _O	Output voltage		-1 ~ 7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a = 25°C	700	mW
T _{opr}	Operating free-air temperature range		0 ~ 70	°C
T _{stg}	Storage temperature range		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0 ~ 70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		V _{CC} + 1	V
V _{IL}	Low-level input voltage, all inputs	-2		0.8	V

Note 1: All voltage values are with respect to V_{SS}

ELECTRICAL CHARACTERISTICS (T_a = 0 ~ 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} = -5mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} = 4.2mA	0		0.4	V
I _{OZ}	Off-state output current	Q floating 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA
I _I	Input current	0V ≤ V _{IN} ≤ 6.5V, All other pins = 0V	-10		10	μA
I _{CC1(AV)}	Average supply current from V _{CC} , operating (Note 3, 4)	M5K4164ANP-20 R _{AS} , C _{AS} cycling t _{CR} = t _{CW} = min, output open			40	mA
I _{CC2}	Supply current from V _{CC} , standby	R _{AS} = V _{IH} , output open			4	mA
I _{CC3(AV)}	Average supply current from V _{CC} , refreshing (Note 3)	M5K4164ANP-20 R _{AS} cycling C _{AS} = V _{IH} t _{C(REF)} = min, output open			30	mA
I _{CC4(AV)}	Average supply current from V _{CC} , page mode (Note 3, 4)	M5K4164ANP-20 R _{AS} = V _{IL} , C _{AS} cycling t _{CPG} = min, output open			30	mA
C _{I(A)}	Input capacitance, address inputs	V _I = V _{SS} f = 1MHz V _I = 25mVrms			5	pF
C _{I(D)}	Input capacitance, data input				5	pF
C _{I(W)}	Input capacitance, write control input				7	pF
C _{I(RAS)}	Input capacitance, R _{AS} input				10	pF
C _{I(CAS)}	Input capacitance, C _{AS} input				10	pF
C _O	Output capacitance	V _O = V _{SS} , f = 1MHz, V _I = 25mVrms			7	pF

Note 2: Current flowing into an IC is positive; out is negative.

3: I_{CC1(AV)}, I_{CC3(AV)}, and I_{CC4(AV)} are dependent on cyclé rate. Maximum current is measured at the fastest cycle rate.

4: I_{CC1(AV)} and I_{CC4(AV)} are dependent on output loading. Specified values are obtained with the output open.

65536-BIT (65536-WORD BY 1-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)

(Ta = 0 ~ 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted, See notes 5, 6 and 7)

Symbol	Parameter	Alternative Symbol	M5K4164ANP-20		Unit
			Limits		
			Min	Max	
t _{CRF}	Refresh cycle time	t _{REF}		2	ms
t _w (RASH)	RAS high pulse width	t _{RP}	120		ns
t _w (RASL)	RAS low pulse width	t _{RAS}	200	10000	ns
t _w (CASL)	CAS low pulse width	t _{CAS}	100	∞	ns
t _w (CASH)	CAS high pulse width (Note 8)	t _{CPN}	40		ns
t _h (RAS-CAS)	CAS hold time after RAS	t _{CSH}	200		ns
t _h (CAS-RAS)	RAS hold time after CAS	t _{RSH}	100		ns
t _d (CAS-RAS)	Delay time, CAS to RAS (Note 9)	t _{CRP}	-20		ns
t _d (RAS-CAS)	Delay time, RAS to CAS (Note 10)	t _{RCD}	30	100	ns
t _{su} (RA-RAS)	Row address setup time before RAS	t _{ASR}	0		ns
t _{su} (CA-CAS)	Column address setup time before CAS	t _{ASC}	0		ns
t _h (RAS-RA)	Row address hold time after RAS	t _{RAH}	25		ns
t _h (CAS-CA)	Column address hold time after CAS	t _{CAH}	35		ns
t _h (RAS-CA)	Column address hold time after RAS	t _{AR}	120		ns
t _{THL}	Transition time	t _T	3	50	ns
t _{TLH}					

Note 5: An initial pause of 500μs is required after power-up followed by any eight RAS or RAS/CAS cycles before proper device operation is achieved.

6: The switching characteristics are defined as t_{THL} = t_{TLH} = 5ns.7: Reference levels of input signals are V_{IH min} and V_{IL max}. Reference levels for transition time are also between V_{IH} and V_{IL}.

8: Except for page-mode.

9: t_d(CAS-RAS) requirement is only applicable for RAS/CAS cycles preceded by a CAS only cycle (i.e., For systems where CAS has not been decoded with RAS).10: Operation within the t_d(RAS-CAS) max limit insures that t_a(RAS) max can be met. t_d(RAS-CAS) max is specified reference point only; ift_d(RAS-CAS) is greater than the specified t_d(RAS-CAS) max limit, then access time is controlled exclusively by t_a(CAS).t_d(RAS-CAS) min = t_h(RAS-RA) min + 2t_{THL}(t_{TLH}) + t_{su}(CA-CAS) min.

SWITCHING CHARACTERISTICS (Ta = 0 ~ 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted)

Read Cycle

Symbol	Parameter	Alternative Symbol	M5K4164ANP-20		Unit
			Limits		
			Min	Max	
t _{CR}	Read cycle time	t _{RC}	330		ns
t _{su} (R-CAS)	Read setup time before CAS	t _{RCS}	0		ns
t _h (CAS-R)	Read hold time after CAS (Note 11)	t _{ROH}	0		ns
t _h (RAS-R)	Read hold time after RAS (Note 11)	t _{RRH}	25		ns
t _{dis} (CAS)	Output disable time (Note 12)	t _{OFF}	0	50	ns
t _a (CAS)	CAS access time (Note 13)	t _{CAC}		100	ns
t _a (RAS)	RAS access time (Note 14)	t _{RAC}		200	ns

Note 11: Either t_h(RAS-R) or t_h(CAS-R) must be satisfied for a read cycle.Note 12: t_{dis}(CAS) max defines the time at which the output achieves the open circuit condition and is not reference to V_{OH} or V_{OL}.Note 13: This is the value when t_d(RAS-CAS) ≥ t_d(RAS-CAS) max. Test conditions; Load = 2T TL, C_L = 100pFNote 14: This is the value when t_d(RAS-CAS) < t_d(RAS-CAS) max. When t_d(RAS-CAS) ≥ t_d(RAS-CAS) max, t_a(RAS) will increase by the amount that t_d(RAS-CAS) exceeds the value shown. Test conditions; Load = 2T TL, C_L = 100pF

Write Cycle

Symbol	Parameter	Alternative Symbol	M5K4164ANP-20		Unit
			Limits		
			Min	Max	
t _{cw}	Write cycle time	t _{RC}	330		ns
t _{su} (W-CAS)	Write setup time before CAS (Note 17)	t _{WCS}	-10		ns
t _h (CAS-W)	Write hold time after CAS	t _{WCH}	55		ns
t _h (RAS-W)	Write hold time after RAS	t _{WCR}	120		ns
t _h (W-RAS)	RAS hold time after write	t _{RWL}	55		ns
t _h (W-CAS)	CAS hold time after write	t _{CWL}	55		ns
t _w (W)	Write pulse width	t _{WP}	55		ns
t _{su} (D-CAS)	Data-in setup time before CAS	t _{DS}	0		ns
t _h (CAS-D)	Data-in hold time after CAS	t _{DH}	55		ns
t _h (RAS-D)	Data-in hold time after RAS	t _{DHR}	120		ns

65536-BIT (65536-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative Symbol	M5K4164ANP-20		Unit
			Limits		
			Min	Max	
t_{CRW}	Read-write cycle time (Note 15)	t_{RWC}	340		ns
t_{CRMW}	Read-modify-write cycle time (Note 16)	t_{RMWC}	390		ns
$t_h(W-RAS)$	\overline{RAS} hold time after write	t_{RWL}	55		ns
$t_h(W-CAS)$	\overline{CAS} hold time after write	t_{CWL}	55		ns
$t_w(W)$	Write pulse width	t_{WP}	55		ns
$t_{su}(R-CAS)$	Read setup time before \overline{CAS}	t_{RCS}	0		ns
$t_d(RAS-W)$	Delay time, \overline{RAS} to write (Note 17)	t_{RWD}	150		ns
$t_d(CAS-W)$	Delay time, \overline{CAS} to write (Note 17)	t_{CWD}	80		ns
$t_{su}(D-W)$	Data-in setup time before write	t_{DS}	0		ns
$t_h(W-D)$	Data-in hold time after write	t_{DH}	55		ns
$t_{dis}(CAS)$	Output disable time	t_{OFF}	0	50	ns
$t_a(CAS)$	\overline{CAS} access time (Note 13)	t_{CAC}		100	ns
$t_a(RAS)$	\overline{RAS} access time (Note 14)	t_{RAC}		200	ns

Note 15: $t_{CRW\ min}$ is defined as $t_{CRW\ min} = t_d(RAS-W) + t_h(W-RAS) + t_w(RAS-H) + 3t_{TLH}(t_{THL})$

16: $t_{CRMW\ min}$ is defined as $t_{CRMW\ min} = t_a(RAS)\max + t_h(W-RAS) + t_w(RAS-H) + 3t_{TLH}(t_{THL})$

17: $t_{su}(W-CAS)$, $t_d(RAS-W)$, and $t_d(CAS-W)$ do not define the limits of operation, but are included as electrical characteristics only.

When $t_{su}(W-CAS) \geq t_{su}(W-CAS)\min$, an early-write cycle is performed, and the data output keeps the high-impedance state.

When $t_d(RAS-W) \geq t_d(RAS-W)\min$ and $t_d(CAS-W) \geq t_{su}(W-CAS)\min$ a read-write cycle is performed, and the data of the selected address will be read out on the data output.

For all conditions other than those described above, the condition of data output (at access time and until \overline{CAS} goes back to V_{IH}) is not defined.


Page-Mode Cycle

Symbol	Parameter	Alternative Symbol	M5K4164ANP-20		Unit
			Limits		
			Min	Max	
t_{CPGR}	Page-mode read cycle time	t_{PC}	190		ns
t_{CPGW}	Page-Mode write cycle time	t_{PC}	190		ns
t_{CPGRW}	Page-Mode read-write cycle time	—	230		ns
t_{CPGRMW}	Page-Mode read-modify-write cycle time	—	245		ns
$t_w(CASH)$	\overline{CAS} high pulse width	t_{CP}	80		ns


65536-BIT (65536-WORD BY 1-BIT) DYNAMIC RAM

TIMING DIAGRAMS (Note 18)

Read Cycle




Write Cycle (Early Write)




65536-BIT (65536-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles



\overline{RAS} -Only Refresh Cycle (Note 19)



Note 18



Indicates the don't care input




The center-line indicates the high-impedance state


Note 19. $\overline{CAS} = V_{IH}$, \overline{W} , A_7 , D = don't care.

65536-BIT (65536-WORD BY 1-BIT) DYNAMIC RAM

Page-Mode Read Cycle




Page-Mode Write Cycle




65536-BIT (65536-WORD BY 1-BIT) DYNAMIC RAM

Hidden Refresh Cycle



M5K4164AL-12, -15

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM



DESCRIPTION

This is a family of 65 536-word by 1-bit dynamic RAMs, fabricated with the high performance N-channel silicongate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the 16-pin zigzag inline package configuration and an increase in system densities. The M5K4164AL operates on a 5V power supply using the on-chip substrate bias generator.


FEATURES

- High speed

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
M5K4164AL-12	120	220	175
M5K4164AL-15	150	260	150

- 16 pin zigzag inline package
- Single 5V±10% supply
- Low standby power dissipation: 22mW (max)
- Low operating power dissipation:
 - M5K4164AL-12 275mW (max)
 - M5K4164AL-15 250mW (max)
- Unlatched output enables two-dimensional chip selection and extended page boundary
- Early-write operation gives common I/O capability
- Read-modify-write, RAS-only refresh, and page-mode capabilities

PIN CONFIGURATION (TOP VIEW)




Outline 16P5A

- All input terminals have low input capacitance and are directly TTL-compatible
- Output is three-state and directly TTL-compatible
- 128 refresh cycles every 2ms (16K dynamic RAMs M5K4116P, S compatible)
- $\overline{\text{CAS}}$ controlled output allows hidden refresh
- Output data can be held infinitely by $\overline{\text{CAS}}$

APPLICATION

- Main memory unit for computers
- Refresh memory for CRT

BLOCK DIAGRAM



65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

FUNCTION

The M5K4164AL provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs							Output		Refresh	Remarks
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	D	Row address	Column address	$\overline{\text{REF}}$	Q			
Read	ACT	ACT	NAC	DNC	APD	APD	NAC	VLD	YES	Page mode identical.	
Write (Early write)	ACT	ACT	ACT	VLD	APD	APD	NAC	OPN	YES		
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	NAC	VLD	YES		
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	NAC	OPN	YES		
Hidden refresh	ACT	ACT	DNC	DNC	APD	DNC	NAC	VLD	YES		
Automatic refresh	NAC	DNC	DNC	DNC	DNC	DNC	ACT	OPN	YES		
Self refresh	NAC	DNC	DNC	DNC	DNC	DNC	ACT	OPN	YES		
Hidden automatic refresh	NAC	ACT	DNC	DNC	DNC	DNC	ACT	VLD	YES		
Hidden self refresh	NAC	ACT	DNC	DNC	DNC	DNC	ACT	VLD	YES		
Standby	NAC	DNC	DNC	DNC	DNC	DNC	NAC	OPN	NO		

Note: ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, APD : applied, OPN : open.

SUMMARY OF OPERATIONS

Addressing

To select one of the 65 536 memory cells in the M5K4164AL the 16-bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ($\overline{\text{RAS}}$) latches the 8 row-address bits; next, the negative-going edge of the column-address-strobe pulse ($\overline{\text{CAS}}$) latches the 8 column-address bits. Timing of the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ $t_{d(\text{RAS-CAS})}$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\text{CAS}}$ control signals are inhibited almost until $t_{d(\text{RAS-CAS})\text{max}}$ ('gated $\overline{\text{CAS}}$ ' operation). The external $\overline{\text{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(\text{RAS-CAS})}$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\text{CAS}}$ has already been released, so that the internal $\overline{\text{CAS}}$ control signals are controlled by the externally applied $\overline{\text{CAS}}$, which also controls the access time.

Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions of $\overline{\text{W}}$ input and $\overline{\text{CAS}}$ input. Thus when the $\overline{\text{W}}$ input makes its negative transition prior to $\overline{\text{CAS}}$ input (early write), the data input is strobed by $\overline{\text{CAS}}$, and the negative transition of $\overline{\text{CAS}}$ is set as the reference point for set-up and hold times. In the read-write

or read-modify-write cycles, however, when the $\overline{\text{W}}$ input makes its negative transition after $\overline{\text{CAS}}$, the $\overline{\text{W}}$ negative transition is set as the reference point for setup and hold times.

Data Output Control

The output of the M5K4164AL is in the high-impedance state when $\overline{\text{CAS}}$ is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until $\overline{\text{CAS}}$ goes high, irrespective of the condition of $\overline{\text{RAS}}$.

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5K4164AL, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\text{CAS}}$ pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

2. Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

3. Two Methods of Chip Selection

Since the output is not latched, $\overline{\text{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that $\overline{\text{CAS}}$ and/or $\overline{\text{RAS}}$ can both be decoded for chip selection.

4. Extended-Page Boundary

By decoding $\overline{\text{CAS}}$, the page boundary can be extended beyond the 256 column locations in a single chip. In this case, $\overline{\text{RAS}}$ must be applied to all devices.

Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of $\overline{\text{RAS}}$, because once the row address has been strobed, $\overline{\text{RAS}}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

Each of the 128 rows ($A_0 \sim A_6$) of the M5K4164AL must be refreshed every 2 ms to maintain data. The methods of refreshing for the M5K4164AL are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ($\overline{\text{RAS}}$) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

2. $\overline{\text{RAS}}$ Only Refresh

A $\overline{\text{RAS}}$ -only refresh cycle is the recommended technique for most applications to provide for data retention. A $\overline{\text{RAS}}$ -only refresh cycle maintains the output in the high-impedance state with a typical power reduction of 20% over a read or write cycle.

3. Automatic Refresh

Pin 5 ($\overline{\text{REF}}$) has two special functions. The M5K4164AL has a refresh address counter, refresh address multiplexer and refresh timer for these operations. Automatic refresh is initiated by bringing $\overline{\text{REF}}$ low after $\overline{\text{RAS}}$ has precharged and is used during standard operation just like $\overline{\text{RAS}}$ -only refresh, except that sequential row addresses from an external counter are no longer necessary.

At the end of automatic refresh cycle, the internal refresh address counter will be automatically incremented. The output state of the refresh address counter is initiated by some eight $\overline{\text{REF}}$, $\overline{\text{RAS}}$ or $\overline{\text{RAS/CAS}}$ cycle after power is applied. Therefore, a special operation is not necessary to initiate it.

$\overline{\text{RAS}}$ must remain inactive during $\overline{\text{REF}}$ activated cycles. Likewise, $\overline{\text{REF}}$ must remain inactive during $\overline{\text{RAS}}$ generated cycle.

4. Self-Refresh

The other function of pin 5 ($\overline{\text{REF}}$) is self-refresh. Timing for self-refresh is quite similar to that for automatic refresh. As long as $\overline{\text{RAS}}$ remains high and $\overline{\text{REF}}$ remains low, the M5K4164AL will refresh itself. This internal sequence repeats asynchronously every 12 to 16 μs . After 2 ms, the on-chip refresh address counter has advanced through all the row addresses and refreshed the entire memory. Self-refresh is primarily intended for trouble free power-down operation.

For example, when battery backup is used to maintained data integrity in the memory, $\overline{\text{REF}}$ may be used to place the device in the self-refresh mode with no external timing signals necessary to keep the information alive.

In summary, the pin 5 ($\overline{\text{REF}}$) refresh function gives the user a feature that is free, save him hardware on the board, and in fact, will simplify his battery backup procedures, increase his battery life, and save him overall cost while giving him improved system performance.

There is an internal pullup resistor ($\approx 3M\Omega$) on pin 5, so if the pin 5 ($\overline{\text{REF}}$) function is not used, pin 5 may be left open (not connect) without affecting the normal operations.

5. Hidden Refresh

A feature of the M5K4164AL is that refresh cycles may be performed while maintaining valid data at the output pin by extending the $\overline{\text{CAS}}$ active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period, executing a $\overline{\text{RAS}}$ -only cycling, automatic refresh and self-refresh, but with $\overline{\text{CAS}}$ held low.

The advantage of this refresh mode is that data can be held valid at the output data port indefinitely by leaving the $\overline{\text{CAS}}$ asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the M5K4164AL is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are decoded and applied to the M5K4164AL as chip-select in the memory system, but if $\overline{\text{RAS}}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\text{CAS}}$ condition, minimizing system power dissipation.

Power Supplies

The M5K4164AL operates on a single 5V power supply.

A wait of some 500 μs and eight or more dummy cycle is necessary after power is applied to the device before memory operation is achieved.

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1 ~ 7	V
V _I	Input voltage		-1 ~ 7	V
V _O	Output voltage		-1 ~ 7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a = 25°C	700	mW
Topr	Operating free-air temperature range		0 ~ 70	°C
Tstg	Storage temperature range		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0 ~ 70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		6.5	V
V _{IL}	Low-level input voltage, all inputs	-2		0.8	V

Note 1: All voltage values are with respect to V_{SS}

ELECTRICAL CHARACTERISTICS (T_a = 0 ~ 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} = -5mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} = 4.2mA	0		0.4	V
I _{OZ}	Off-state output current	Q floating 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA
I _I	Input current	0V ≤ V _{IN} ≤ 6.5V, All other pins = 0V	-10		10	μA
I _{CC1(AV)}	Average supply current from V _{CC} , operating (Note 3, 4)	M5K4164AL-12	R _{AS} , C _{AS} cycling		50	mA
		M5K4164AL-15	t _{CR} = t _{CW} = min, output open		45	mA
I _{CC2}	Supply current from V _{CC} , standby	R _{AS} = V _{IH} , output open			4	mA
I _{CC3(AV)}	Average supply current from V _{CC} , refreshing (Note 3)	M5K4164AL-12	R _{AS} cycling, C _{AS} = V _{IH}		40	mA
		M5K4164AL-15	t _{C(REF)} = min, output open		35	mA
I _{CC4(AV)}	Average supply current from V _{CC} , page mode (Note 3, 4)	M5K4164AL-12	R _{AS} = V _{IL} , C _{AS} cycling		40	mA
		M5K4164AL-15	t _{CPO} = min, output open		35	mA
I _{CC5(AV)}	Average supply current from V _{CC} , automatic refreshing (Note 3)	M5K4164AL-12	R _{AS} = V _{IH} , REF cycling		40	mA
		M5K4164AL-15	t _{C(REF)} = min, output open		35	mA
I _{CC6(AV)}	Average supply current from V _{CC} , self refreshing	R _{AS} = V _{IH} , REF = V _{IL} , output open			8	mA
C _{I(A)}	Input capacitance, address inputs	V _I = V _{SS} f = 1MHz V _i = 25mVrms			5	pF
C _{I(D)}	Input capacitance, data input				5	pF
C _{I(W)}	Input capacitance, write control input				7	pF
C _{I(RAS)}	Input capacitance, R _{AS} input				10	pF
C _{I(CAS)}	Input capacitance, C _{AS} input				10	pF
C _{I(REF)}	Input capacitance, REF input				10	pF
C _O	Output capacitance		V _O = V _{SS} , f = 1MHz, V _i = 25mVrms			7

Note 2: Current flowing into an IC is positive; out is negative.

- 3: I_{CC1(AV)}, I_{CC3(AV)}, I_{CC4(AV)} and I_{CC5(AV)} are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.
4: I_{CC1(AV)} and I_{CC4(AV)} are dependent on output loading. Specified values are obtained with the output open.

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)

(Ta = 0 ~ 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted, See notes 5, 6 and 7)

Symbol	Parameter	Alternative Symbol	M5K4164AL-12		M5K4164AL-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t _{CRF}	Refresh cycle time	t _{REF}		2		2	ms
t _{W(RASH)}	RAS high pulse width	t _{RP}	90		100		ns
t _{W(RASL)}	RAS low pulse width	t _{RAS}	120	10000	150	10000	ns
t _{W(CASL)}	CAS low pulse width	t _{CAS}	60	∞	75	∞	ns
t _{W(CASH)}	CAS high pulse width (Note 8)	t _{CPN}	30		35		ns
t _{h(RAS-CAS)}	CAS hold time after RAS	t _{CSH}	120		150		ns
t _{h(CAS-RAS)}	RAS hold time after CAS	t _{RSH}	60		75		ns
t _{d(CAS-RAS)}	Delay time, CAS to RAS (Note 9)	t _{CRP}	-20		-20		ns
t _{d(RAS-CAS)}	Delay time, RAS to CAS (Note 10)	t _{RCD}	25	60	30	75	ns
t _{SU(RA-RAS)}	Row address setup time before RAS	t _{ASR}	0		0		ns
t _{SU(CA-CAS)}	Column address setup time before CAS	t _{ASC}	0		0		ns
t _{h(RAS-RA)}	Row address hold time after RAS	t _{RAH}	15		20		ns
t _{h(CAS-CA)}	Column address hold time after CAS	t _{CAH}	20		25		ns
t _{h(RAS-CA)}	Column address hold time after RAS	t _{AR}	90		95		ns
t _{THL}	Transition time	t _T	3	35	3	50	ns
t _{TLH}							

Note 5: An initial pause of 500μs is required after power-up followed by any eight RAS or RAS/CAS cycles before proper device operation is achieved.

6: The switching characteristics are defined as t_{THL} = t_{TLH} = 5ns.7: Reference levels of input signals are V_{IH min} and V_{IL max}. Reference levels for transition time are also between V_{IH} and V_{IL}.

8: Except for page-mode.

9: t_{d(CAS-RAS)} requirement is only applicable for RAS/CAS cycles preceded by a CAS only cycle (i.e., For systems where CAS has not been decoded with RAS)10: Operation within the t_{d(RAS-CAS)} max limit insures that t_{a(RAS)} max can be met. t_{d(RAS-CAS)} max is specified reference point only; if t_{d(RAS-CAS)} is greater than the specified t_{d(RAS-CAS)} max limit, then access time is controlled exclusively by t_{a(CAS)}.t_{d(RAS-CAS)} min = t_{h(RAS-RA)} min + 2t_{THL}(t_{TLH}) + t_{SU(CA-CAS)} min.

SWITCHING CHARACTERISTICS (Ta = 0 ~ 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted)

Read Cycle

Symbol	Parameter	Alternative Symbol	M5K4164AL-12		M5K4164AL-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t _{CR}	Read cycle time	t _{RC}	220		260		ns
t _{SU(R-CAS)}	Read setup time before CAS	t _{RCS}	0		0		ns
t _{h(CAS-R)}	Read hold time after CAS (Note 11)	t _{RCH}	0		0		ns
t _{h(RAS-R)}	Read hold time after RAS (Note 11)	t _{RHH}	10		20		ns
t _{DIS(CAS)}	Output disable time (Note 12)	t _{OFF}	0	35	0	40	ns
t _{a(CAS)}	CAS access time (Note 13)	t _{CAC}		60		75	ns
t _{a(RAS)}	RAS access time (Note 14)	t _{RAC}		120		150	ns

Note 11: Either t_{h(RAS-R)} or t_{h(CAS-R)} must be satisfied for a read cycle.Note 12: t_{DIS(CAS)} max defines the time at which the output achieves the open circuit condition and is not reference to V_{OH} or V_{OL}.Note 13: This is the value when t_{d(RAS-CAS)} ≥ t_{d(RAS-CAS)} max. Test conditions: Load = 2T TL, C_L = 100pFNote 14: This is the value when t_{d(RAS-CAS)} < t_{d(RAS-CAS)} max. When t_{d(RAS-CAS)} ≥ t_{d(RAS-CAS)} max, t_{a(RAS)} will increase by the amount that t_{d(RAS-CAS)} exceeds the value shown. Test conditions: Load = 2T TL, C_L = 100pF

Write Cycle

Symbol	Parameter	Alternative Symbol	M5K4164AL-12		M5K4164AL-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t _{CW}	Write cycle time	t _{RC}	220		260		ns
t _{SU(W-CAS)}	Write setup time before CAS (Note 17)	t _{WCS}	-5		-5		ns
t _{h(CAS-W)}	Write hold time after CAS	t _{WCH}	40		45		ns
t _{h(RAS-W)}	Write hold time after RAS	t _{WCR}	90		95		ns
t _{h(W-RAS)}	RAS hold time after write	t _{RWL}	40		45		ns
t _{h(W-CAS)}	CAS hold time after write	t _{CWL}	40		45		ns
t _{W(W)}	Write pulse width	t _{WP}	40		45		ns
t _{SU(D-CAS)}	Data-in setup time before CAS	t _{DS}	0		0		ns
t _{h(CAS-D)}	Data-in hold time after CAS	t _{DH}	40		45		ns
t _{h(RAS-D)}	Data-in hold time after RAS	t _{DHR}	90		95		ns

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative Symbol	M5K4164AL-12		M5K4164AL-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t_{CRW}	Read-write cycle time (Note 15)	t_{RWC}	245		280		ns
t_{CRMW}	Read-modify-write cycle time (Note 16)	t_{RMWC}	265		310		ns
$t_h(W-RAS)$	\overline{RAS} hold time after write	t_{RWL}	40		45		ns
$t_h(W-CAS)$	\overline{CAS} hold time after write	t_{CWL}	40		45		ns
$t_w(W)$	Write pulse width	t_{WP}	40		45		ns
$t_{su}(R-CAS)$	Read setup time before \overline{CAS}	t_{RCS}	0		0		ns
$t_d(RAS-W)$	Delay time, \overline{RAS} to write (Note 17)	t_{RWD}	100		120		ns
$t_d(CAS-W)$	Delay time, \overline{CAS} to write (Note 17)	t_{CWD}	40		60		ns
$t_{su}(D-W)$	Data-in setup time before write	t_{DS}	0		0		ns
$t_h(W-D)$	Data-in hold time after write	t_{DH}	40		45		ns
$t_{dis}(CAS)$	Output disable time	t_{OFF}	0	35	0	40	ns
$t_a(CAS)$	\overline{CAS} access time (Note 13)	t_{CAC}		60		75	ns
$t_a(RAS)$	\overline{RAS} access time (Note 14)	t_{RAC}		120		150	ns

Note 15: t_{CRWmin} is defined as $t_{CRWmin} = t_d(RAS-W) + t_h(W-RAS) + t_w(RAS-H) + 3t_{TLH}(t_{THL})$

16: $t_{CRMWmin}$ is defined as $t_{CRMWmin} = t_a(RAS)_{max} + t_h(W-RAS) + t_w(RAS-H) + 3t_{TLH}(t_{THL})$

17: $t_{su}(W-CAS)$, $t_d(RAS-W)$, and $t_d(CAS-W)$ do not define the limits of operation, but are included as electrical characteristics only.

When $t_{su}(W-CAS) \geq t_{su}(W-CAS)_{min}$, an early-write cycle is performed, and the data output keeps the high-impedance state.

When $t_d(RAS-W) \geq t_d(RAS-W)_{min}$, and $t_d(CAS-W) \geq t_{su}(W-CAS)_{min}$ a read-write cycle is performed, and the data of the selected address will be read out on the data output.

For all conditions other than those described above, the condition of data output (at access time and until \overline{CAS} goes back to V_{IH}) is not defined.

Page-Mode Cycle

Symbol	Parameter	Alternative Symbol	M5K4164AL-12		M5K4164AL-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t_{CPGR}	Page-mode read cycle time	t_{PC}	140		145		ns
t_{CPGW}	Page-Mode write cycle time	t_{PC}	140		145		ns
t_{CPGRW}	Page-Mode read-write cycle time	—	150		180		ns
t_{CPGRMW}	Page-Mode read-modify-write cycle time	—	170		195		ns
$t_w(CASH)$	\overline{CAS} high pulse width	t_{CP}	55		60		ns

Automatic Refresh Cycle

Symbol	Parameter	Alternative Symbol	M5K4164AL-12		M5K4164AL-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
$t_{C(REF)}$	Automatic Refresh cycle time	t_{FC}	220		260		ns
$t_d(RAS-REF)$	Delay time, \overline{RAS} to \overline{REF}	t_{RFD}	90		100		ns
$t_w(REFL)$	\overline{REF} low pulse width	t_{FP}	60	8000	60	8000	ns
$t_w(REFH)$	\overline{REF} high pulse width	t_{FI}	30		30		ns
$t_d(REF-RAS)$	Delay time, \overline{REF} to \overline{RAS}	t_{FSR}	30		30		ns
$t_{su}(REF-RAS)$	\overline{REF} pulse setup time before \overline{RAS}	t_{FRD}	250		295		ns


Self-Refresh Cycle

Symbol	Parameter	Alternative Symbol	M5K4164AL-12		M5K4164AL-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
$t_d(RAS-REF)$	Delay time, \overline{RAS} to \overline{REF}	t_{RFD}	90		100		ns
$t_w(REFL)$	\overline{REF} low pulse width	t_{FBP}	8000	∞	8000	∞	ns
$t_d(REF-RAS)$	Delay time, \overline{REF} to \overline{RAS}	t_{FBR}	250		295		ns


65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

TIMING DIAGRAMS (Note 18)

Read Cycle (Note 19)




Write Cycle (Early Write) (Note 19)




65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles (Note 19)



RAS-Only Refresh Cycle (Note 20)




Note 18  Indicates the don't care input
 The center-line indicates the high-impedance state


Note 19. $\overline{REF} = V_{IH}$
 20. $\overline{CAS} = \overline{REF} = V_{IH}$, \overline{W} , D = don't care.
 A7 may be V_{IH} or V_{IL} .

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

Page-Mode Read Cycle (Note 19)




Page-Mode Write Cycle (Note 19)




65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM


Automatic Pulse Refresh Cycle (Multiple Pulse) (Note 21)



Automatic Pulse Refresh Cycle (Single Pulse) (Note 21)




Self-Refresh Cycle (Note 21)




Note 21 $\overline{\text{CAS}}$, Addresses, D and $\overline{\text{W}}$ are don't care.

Hidden Automatic Pulse Refresh Cycle




65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM


Hidden Self-Refresh Cycle



Note 22: If the pin 5 (\overline{REF}) function is not used, pin 5 may be left open (not connect).

Hidden Refresh Cycle (Note 19)





M5K4164ANL-12, -15

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

DESCRIPTION

This is a family of 65 536-word by 1-bit dynamic RAMs, fabricated with the high performance N-channel silicon gate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the 16-pin zigzag inline package configuration and an increase in system densities. The M5K4164ANL operates on a 5V power supply using the on-chip substrate bias generator.


FEATURES

- High speed

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
M5K4164ANL-12	120	220	175
M5K4164ANL-15	150	260	150

- 16 pin zigzag inline package
- Single 5V±10% supply
- Low standby power dissipation: 22mW (max)
- Low operating power dissipation:
 - M5K4164ANL-12 275mW (max)
 - M5K4164ANL-15 250mW (max)
- Unlatched output enables two-dimensional chip selection and extended page boundary
- Early-write operation gives common I/O capability
- Read-modify-write, \overline{RAS} -only refresh, and page-mode capabilities

PIN CONFIGURATION (TOP VIEW)




Outline 16P5A

- All input terminals have low input capacitance and are directly TTL-compatible
- Output is three-state and directly TTL-compatible
- 128 refresh cycles every 2ms (16K dynamic RAMs M5K4116P, S compatible)
- \overline{CAS} controlled output allows hidden refresh
- Output data can be held infinitely by \overline{CAS}

APPLICATION

- Main memory unit for computers
- Refresh memory for CRT

BLOCK DIAGRAM



65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

FUNCTION

The M5K4164ANL provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Output	Refresh	Remarks
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	D	Row address	Column address	Q		
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	Page mode identical.
Write (Early write)	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
RAS-only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	APD	DNC	VLD	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note: ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, APD : applied, OPN : open.

SUMMARY OF OPERATIONS

Addressing

To select one of the 65 536 memory cells in the M5K4164ANL the 16-bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ($\overline{\text{RAS}}$) latches the 8 row-address bits; next, the negative-going edge of the column-address-strobe pulse ($\overline{\text{CAS}}$) latches the 8 column-address bits. Timing of the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ $t_{d(\text{RAS-CAS})}$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\text{CAS}}$ control signals are inhibited almost until $t_{d(\text{RAS-CAS}) \text{ max}}$ ('gated $\overline{\text{CAS}}$ ' operation). The external $\overline{\text{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(\text{RAS-CAS})}$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\text{CAS}}$ has already been released, so that the internal $\overline{\text{CAS}}$ control signals are controlled by the externally applied $\overline{\text{CAS}}$, which also controls the access time.

Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions of $\overline{\text{W}}$ input and $\overline{\text{CAS}}$ input. Thus when the $\overline{\text{W}}$ input makes its negative transition prior to $\overline{\text{CAS}}$ input (early write), the data input is strobed by $\overline{\text{CAS}}$, and the negative transition of $\overline{\text{CAS}}$ is set as the

reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the $\overline{\text{W}}$ input makes its negative transition after $\overline{\text{CAS}}$, the $\overline{\text{W}}$ negative transition is set as the reference point for setup and hold times.

Data Output Control

The output of the M5K4164ANL is in the high-impedance state when $\overline{\text{CAS}}$ is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until $\overline{\text{CAS}}$ goes high, irrespective of the condition of $\overline{\text{RAS}}$.

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5K4164ANL, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\text{CAS}}$ pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

2 Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

3. Two Methods of Chip Selection

Since the output is not latched, $\overline{\text{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that $\overline{\text{CAS}}$ and/or $\overline{\text{RAS}}$ can both be decoded for chip selection.

4. Extended-Page Boundary

By decoding $\overline{\text{CAS}}$, the page boundary can be extended beyond the 256 column locations in a single chip. In this case, $\overline{\text{RAS}}$ must be applied to all devices.

Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of $\overline{\text{RAS}}$, because once the row address has been strobed, $\overline{\text{RAS}}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

Each of the 128 rows ($A_0 \sim A_6$) of the M5K4164ANL must be refreshed every 2 ms to maintain data. The methods of refreshing for the M5K4164ANL are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ($\overline{\text{RAS}}$) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "write-OR" outputs since output bus contention will occur.

2. $\overline{\text{RAS}}$ Only Refresh

A $\overline{\text{RAS}}$ -only refresh cycle is the recommended technique for most applications to provide for data retention. A $\overline{\text{RAS}}$ -only refresh cycle maintains the output in the high-impedance state with a typical power reduction of 20% over a read or write cycle.

3. Hidden Refresh

A feature of the M5K4164ANL is that refresh cycles may be performed while maintaining valid data at the output pin by extending the $\overline{\text{CAS}}$ active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period, executing a $\overline{\text{RAS}}$ -only cycling, but with $\overline{\text{CAS}}$ held low.

The advantage of this refresh mode is that data can be held valid at the output data port indefinitely by leaving the $\overline{\text{CAS}}$ asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the M5K4164ANL is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are decoded and applied to the M5K4164ANL as chip-select in the memory system, but if $\overline{\text{RAS}}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\text{CAS}}$ condition, minimizing system power dissipation.

Power Supplies

The M5K4164ANL operates on a single 5V power supply.

A wait of some 500 μ s and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.

M5K4164ANL-12, -15**65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM****ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1~7	V
V _I	Input voltage		-1~7	V
V _O	Output voltage		-1~7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a = 25°C	700	mW
T _{opr}	Operating free-air temperature range		0~70	°C
T _{stg}	Storage temperature range		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		6.5	V
V _{IL}	Low-level input voltage, all inputs	-2		0.8	V

Note 1. All voltage values are with respect to V_{SS}.

ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} = -5mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} = 4.2mA	0		0.4	V
I _{OZ}	Off-state output current	Q floating, 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA
I _I	Input current	0V ≤ V _{IN} ≤ 6.5V, All other pins = 0V	-10		10	μA
I _{CC1(AV)}	Average supply current from V _{CC} , operating (Note 3, 4)	M5K4164ANL-12	R _{AS} , C _{AS} cycling		50	mA
		M5K4164ANL-15	t _{CR} = t _{CW} = min, output open		45	mA
I _{CC2}	Supply current from V _{CC} , standby	R _{AS} = V _{IH} , output open			4	mA
I _{CC3(AV)}	Average supply current from V _{CC} , refreshing (Note 3)	M5K4164ANL-12	R _{AS} cycling, C _{AS} = V _{IH}		40	mA
		M5K4164ANL-15	t _{C(REF)} = min, output open		35	mA
I _{CC4(AV)}	Average supply current from V _{CC} , page mode (Note 3, 4)	M5K4164ANL-12	R _{AS} = V _{IL} , C _{AS} cycling		40	mA
		M5K4164ANL-15	t _{CPG} = min, output open		35	mA
C _{I(A)}	Input capacitance, address inputs	V _I = V _{SS} f = 1MHz V _i = 25mVrms			5	pF
C _{I(D)}	Input capacitance, data input				5	pF
C _{I(W)}	Input capacitance, write control input				7	pF
C _{I(RAS)}	Input capacitance, R _{AS} input				10	pF
C _{I(CAS)}	Input capacitance, C _{AS} input				10	pF
C _O	Output capacitance		V _O = V _{SS} , f = 1MHz, V _i = 25mVrms			7

Note 2: Current flowing into an IC is positive, out is negative.

3: I_{CC1(AV)}, I_{CC3(AV)}, and I_{CC4(AV)} are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I_{CC1(AV)} and I_{CC4(AV)} are dependent on output loading. Specified values are obtained with the output open.

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)

($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted, See notes 5, 6 and 7)

Symbol	Parameter	Alternative Symbol	M5K4164ANL-12		M5K4164ANL-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t_{CRF}	Refresh cycle time	t_{REF}		2		2	ms
$t_W(\text{RASH})$	$\overline{\text{RAS}}$ high pulse width	t_{RP}	90		100		ns
$t_W(\text{RASL})$	$\overline{\text{RAS}}$ low pulse width	t_{RAS}	120	10000	150	10000	ns
$t_W(\text{CASL})$	$\overline{\text{CAS}}$ low pulse width	t_{CAS}	60	∞	75	∞	ns
$t_W(\text{CASH})$	$\overline{\text{CAS}}$ high pulse width (Note 8)	t_{CPN}	30		35		ns
$t_h(\text{RAS-CAS})$	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$	t_{CSH}	120		150		ns
$t_h(\text{CAS-RAS})$	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$	t_{RSH}	60		75		ns
$t_d(\text{CAS-RAS})$	Delay time, $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ (Note 9)	t_{CRP}	-20		-20		ns
$t_d(\text{RAS-CAS})$	Delay time, $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ (Note 10)	t_{RCD}	25	60	30	75	ns
$t_{SU}(\text{RA-RAS})$	Row address setup time before $\overline{\text{RAS}}$	t_{ASR}	0		0		ns
$t_{SU}(\text{CA-CAS})$	Column address setup time before $\overline{\text{CAS}}$	t_{ASC}	0		0		ns
$t_h(\text{RAS-RA})$	Row address hold time after $\overline{\text{RAS}}$	t_{RAH}	15		20		ns
$t_h(\text{CAS-CA})$	Column address hold time after $\overline{\text{CAS}}$	t_{CAH}	20		25		ns
$t_h(\text{RAS-CA})$	Column address hold time after $\overline{\text{RAS}}$	t_{AR}	90		95		ns
t_{THL}	Transition time	t_T	3	35	3	50	ns
t_{TLH}							

Note 5: An initial pause of 500 μs is required after power-up followed by any eight $\overline{\text{RAS}}$ or $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycles before proper device operation is achieved.

6: The switching characteristics are defined as $t_{THL} = t_{TLH} = 5\text{ns}$.

7: Reference levels of input signals are $V_{IH\text{ min}}$ and $V_{IL\text{ max}}$. Reference levels for transition time are also between V_{IH} and V_{IL} .

8: Except for page-mode.

9: $t_d(\text{CAS-RAS})$ requirement is only applicable for $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycles preceded by a $\overline{\text{CAS}}$ only cycle (i.e., For systems where $\overline{\text{CAS}}$ has not been decoded with $\overline{\text{RAS}}$.)

10: Operation within the $t_d(\text{RAS-CAS})$ max limit insures that $t_a(\text{RAS})$ max can be met. $t_d(\text{RAS-CAS})$ max is specified reference point only, if

$t_d(\text{RAS-CAS})$ is greater than the specified $t_d(\text{RAS-CAS})$ max limit, then access time is controlled exclusively by $t_a(\text{CAS})$.

$t_d(\text{RAS-CAS})\text{ min} = t_h(\text{RAS-RA})\text{ min} + 2t_{THL}(t_{TLH}) + t_{SU}(\text{CA-CAS})\text{ min}$.

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted)

Read Cycle

Symbol	Parameter	Alternative Symbol	M5K4164ANL-12		M5K4164ANL-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t_{CR}	Read cycle time	t_{RC}	220		260		ns
$t_{SU}(\text{R-CAS})$	Read setup time before $\overline{\text{CAS}}$	t_{RCS}	0		0		ns
$t_h(\text{CAS-R})$	Read hold time after $\overline{\text{CAS}}$ (Note 11)	t_{RCH}	0		0		ns
$t_h(\text{RAS-R})$	Read hold time after $\overline{\text{RAS}}$ (Note 11)	t_{RRH}	10		20		ns
$t_{DIS}(\text{CAS})$	Output disable time (Note 12)	t_{OFF}	0	35	0	40	ns
$t_a(\text{CAS})$	$\overline{\text{CAS}}$ access time (Note 13)	t_{CAC}		60		75	ns
$t_a(\text{RAS})$	$\overline{\text{RAS}}$ access time (Note 14)	t_{RAC}		120		150	ns

Note 11: Either $t_h(\text{RAS-R})$ or $t_h(\text{CAS-R})$ must be satisfied for a read cycle.

Note 12: $t_{DIS}(\text{CAS})$ max defines the time at which the output achieves the open circuit condition and is not reference to V_{OH} or V_{OL} .

Note 13: This is the value when $t_d(\text{RAS-CAS}) \geq t_d(\text{RAS-CAS})$ max. Test conditions: Load = 2T TL, $C_L = 100\text{pF}$

Note 14: This is the value when $t_d(\text{RAS-CAS}) < t_d(\text{RAS-CAS})$ max. When $t_d(\text{RAS-CAS}) \geq t_d(\text{RAS-CAS})$ max, $t_a(\text{RAS})$ will increase by the amount that

$t_d(\text{RAS-CAS})$ exceeds the value shown. Test conditions: Load = 2T TL, $C_L = 100\text{pF}$

Write Cycle

Symbol	Parameter	Alternative Symbol	M5K4164ANL-12		M5K4164ANL-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t_{CW}	Write cycle time	t_{RC}	220		260		ns
$t_{SU}(\text{W-CAS})$	Write setup time before $\overline{\text{CAS}}$ (Note 17)	t_{WCS}	-5		-5		ns
$t_h(\text{CAS-W})$	Write hold time after $\overline{\text{CAS}}$	t_{WCH}	40		45		ns
$t_h(\text{RAS-W})$	Write hold time after $\overline{\text{RAS}}$	t_{WCR}	90		95		ns
$t_h(\text{W-RAS})$	$\overline{\text{RAS}}$ hold time after write	t_{RWL}	40		45		ns
$t_h(\text{W-CAS})$	$\overline{\text{CAS}}$ hold time after write	t_{CWL}	40		45		ns
$t_W(\text{W})$	Write pulse width	t_{WP}	40		45		ns
$t_{SU}(\text{D-CAS})$	Data-in setup time before $\overline{\text{CAS}}$	t_{DS}	0		0		ns
$t_h(\text{CAS-D})$	Data-in hold time after $\overline{\text{CAS}}$	t_{DH}	40		45		ns
$t_h(\text{RAS-D})$	Data-in hold time after $\overline{\text{RAS}}$	t_{DHR}	90		95		ns

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative Symbol	M5K4164ANL-12		M5K4164ANL-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t _{CRW}	Read-write cycle time (Note 15)	t _{RWC}	245		280		ns
t _{CRMW}	Read-modify-write cycle time (Note 16)	t _{RMWC}	265		310		ns
t _{h (W-RAS)}	$\overline{\text{RAS}}$ hold time after write	t _{RWL}	40		45		ns
t _{h (W-CAS)}	$\overline{\text{CAS}}$ hold time after write	t _{CWL}	40		45		ns
t _{w (W)}	Write pulse width	t _{WP}	40		45		ns
t _{SU (R-CAS)}	Read setup time before $\overline{\text{CAS}}$	t _{RCS}	0		0		ns
t _{d (RAS-W)}	Delay time, $\overline{\text{RAS}}$ to write (Note 17)	t _{RWD}	100		120		ns
t _{d (CAS-W)}	Delay time, $\overline{\text{CAS}}$ to write (Note 17)	t _{CWD}	40		60		ns
t _{SU (D-W)}	Data-in setup time before write	t _{DS}	0		0		ns
t _{h (W-D)}	Data-in hold time after write	t _{DH}	40		45		ns
t _{DIS (CAS)}	Output disable time	t _{OFF}	0	35	0	40	ns
t _{a (CAS)}	$\overline{\text{CAS}}$ access time (Note 13)	t _{CAC}		60		75	ns
t _{a (RAS)}	$\overline{\text{RAS}}$ access time (Note 14)	t _{RAC}		120		150	ns

Note 15: t_{CRW min} is defined as t_{CRW min} = t_{d (RAS-W)} + t_{h (W-RAS)} + t_{w (RASH)} + 3t_{TLH (t_{THL})}

16: t_{CRMW min} is defined as t_{CRMW min} = t_{a (RAS)max} + t_{h (W-RAS)} + t_{w (RAS H)} + 3t_{TLH (t_{THL})}

17: t_{SU (W-CAS)}, t_{d (RAS-W)}, and t_{d (CAS-W)} do not define the limits of operation, but are included as electrical characteristics only.

When t_{SU (W-CAS)} ≥ t_{SU (W-CAS)min}, an early-write cycle is performed, and the data output keeps the high-impedance state.

When t_{d (RAS-W)} ≥ t_{d (RAS-W)min}, and t_{d (CAS-W)} ≥ t_{SU (W-CAS)min} a read-write cycle is performed, and the data of the selected address will be read out on the data output.

For all conditions other than those described above, the condition of data output (at access time and until $\overline{\text{CAS}}$ goes back to V_{IH}) is not defined.


Page-Mode Cycle

Symbol	Parameter	Alternative Symbol	M5K4164ANL-12		M5K4164ANL-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t _{C PGR}	Page-mode read cycle time	t _{PC}	140		140		ns
t _{C PGW}	Page-Mode write cycle time	t _{PC}	140		145		ns
t _{C PGRW}	Page-Mode read-write cycle time	—	150		180		ns
t _{C PGRMW}	Page-Mode read-modify-write cycle time	—	170		195		ns
t _{w (CASH)}	$\overline{\text{CAS}}$ high pulse width	t _{CP}	55		60		ns


65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

TIMING DIAGRAMS (Note 18)

Read Cycle




Write Cycle (Early Write)




65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles



RAS-Only Refresh Cycle (Note 19)




Note 18  Indicates the don't care input

 The center-line indicates the high-impedance state


Note 19 $\overline{CAS} = V_{IH}$, \overline{W} , D = don't care.
A7 may be V_{IH} or V_{IL} .

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

Page-Mode Read Cycle




Page-Mode Write Cycle



65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

Hidden Refresh Cycle





M5K4164AND-12, -15

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

DESCRIPTION

This is a family of 65 536-word by 1-bit dynamic RAMs, fabricated with the high performance N-channel silicongate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the 18-pin chip carrier package configuration and an increase in system densities. The M5K4164AND operates on a 5V power supply using the on-chip substrate bias generator.


FEATURES

• Performance ranges

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
M5K4164AND-12	120	220	175
M5K4164AND-15	150	260	150

- Single 5V±10% supply
- Low standby power dissipation: 22mW (max)
- Low operating power dissipation:
 - M5K4164AND-12 275mW (max)
 - M5K4164AND-15 250mW (max)
- Unlatched output enables two-dimensional chip selection and extended page boundary
- Early-write operation gives common I/O capability
- Read-modify-write, RAS-only refresh, and page-mode capabilities

PIN CONFIGURATION (TOP VIEW)




Outline 18D0

- All input terminals have low input capacitance and are directly TTL-compatible
- Output is three-state and directly TTL-compatible
- 128 refresh cycles every 2ms (16K dynamic RAMs M5K4116P, S compatible)
- CAS controlled output allows hidden refresh
- Output data can be held infinitely by CAS

APPLICATION

- Main memory unit for computers

BLOCK DIAGRAM



65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

FUNCTION

The M5K4164AND provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Output	Refresh	Remarks
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	D	Row address	Column address	Q		
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	Page mode identical except refresh is NO.
Write	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
RAS-only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	APD	DNC	VLD	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note: ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, APD: applied, OPN: open.

SUMMARY OF OPERATIONS

Addressing

To select one of the 65536 memory cells in the M5K4164AND the 16-bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ($\overline{\text{RAS}}$) latches the 8 column-address bits; next, the negative-going edge of the column-address-strobe pulse ($\overline{\text{CAS}}$) latches the 8 column-address bits. Timing of the RAS and CAS clocks can be selected by either of the following two methods:

1. The delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ $t_{d(\text{RAS-CAS})}$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\text{CAS}}$ control signals are inhibited almost until $t_{d(\text{RAS-CAS})\text{max}}$ ('gated CAS' operation). The external $\overline{\text{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(\text{RAS-CAS})}$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\text{CAS}}$ has already been released, so that the internal $\overline{\text{CAS}}$ control signals are controlled by the externally applied $\overline{\text{CAS}}$, which also controls the access time.

Data Input

Data to be written into a selected cell is strobed by the later of the two negative transistions of $\overline{\text{W}}$ input and $\overline{\text{CAS}}$ input. Thus when the $\overline{\text{W}}$ input makes its negative transition prior to $\overline{\text{CAS}}$ input (early write), the data input is strobed by $\overline{\text{CAS}}$, and the negative transition of $\overline{\text{CAS}}$ is set as the

reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the $\overline{\text{W}}$ input makes its negative transition after $\overline{\text{CAS}}$, the $\overline{\text{W}}$ negative transition is set as the reference point for setup and hold times.

Data Output Control

The outut of the M5K4164AND is in the high-impedance state when $\overline{\text{CAS}}$ is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until $\overline{\text{CAS}}$ goes high, irrespective of the condition of RAS.

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5K416AND, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\text{CAS}}$ pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

2. Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for RAS and CAS.

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM**3. Two Methods of Chip Selection**

Since the output is not latched, $\overline{\text{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that $\overline{\text{CAS}}$ and/or $\overline{\text{RAS}}$ can both be decoded for chip selection.

4. Extended-Page Boundary

By decoding $\overline{\text{CAS}}$, the page boundary can be extended beyond the 256 column locations in a single chip. In this case, $\overline{\text{RAS}}$ must be applied to all devices.

Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of $\overline{\text{RAS}}$, because once the row address has been strobed, $\overline{\text{RAS}}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

Each of the 128 rows ($A_0 \sim A_6$) of the M5K4164AND must be refreshed every 2 ms to maintain data. The methods of refreshing for the M5K4164AND are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ($\overline{\text{RAS}}$) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "write-OR" outputs since output bus contention will occur.

2. $\overline{\text{RAS}}$ Only Refresh

A $\overline{\text{RAS}}$ -only refresh cycle is the recommended technique for most applications to provide for data retention. A $\overline{\text{RAS}}$ -only refresh cycle maintains the output in the high-impedance state with a typical power reduction of 20% over a read or write cycle.

3. Hidden Refresh

A feature of the M5K4164AND is that refresh cycles may be performed while maintaining valid data at the output pin by extending the $\overline{\text{CAS}}$ active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period, executing a $\overline{\text{RAS}}$ -only cycling, but with $\overline{\text{CAS}}$ held low.

The advantage of this refresh mode is that data can be held valid at the output data port indefinitely by leaving the $\overline{\text{CAS}}$ asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the M5K4164AND is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are decoded and applied to the M5K4164AND as chip-select in the memory system, but if $\overline{\text{RAS}}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\text{CAS}}$ condition, minimizing system power dissipation.

Power Supplies

The M5K4164AND operates on a single 5V power supply.

A wait of some 500 μ s and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.

M5K4164AND-12, -15

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1 ~ 7	V
V _I	Input voltage		-1 ~ 7	V
V _O	Output voltage		-1 ~ 7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a = 25°C	1000	mW
T _{opr}	Operating free-air temperature range		0 ~ 70	°C
T _{stg}	Storage temperature range		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0 ~ 70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		6.5	V
V _{IL}	Low-level input voltage, all inputs	-2		0.8	V

Note 1. All voltage values are with respect to V_{SS}.

ELECTRICAL CHARACTERISTICS (T_a = 0 ~ 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} = -5mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} = 4.2mA	0		0.4	V
I _{OZ}	Off-state output current	Q floating, 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA
I _I	Input current	0V ≤ V _{IN} ≤ 6.5V, All other pins = 0V	-10		10	μA
I _{CC1(AV)}	Average supply current from V _{CC} , operating (Note 3, 4)	M5K4164AND-12			50	mA
		M5K4164AND-15			45	mA
I _{CC2}	Supply current from V _{CC} , standby	RAS = V _{IH} , output open			4	mA
I _{CC3(AV)}	Average supply current from V _{CC} , refreshing (Note 3)	M5K4164AND-12	RAS cycling	CAS = V _{IH}	40	mA
		M5K4164AND-15	t _{C(REF)} = min., output open		35	mA
I _{CC4(AV)}	Average supply current from V _{CC} , page mode (Note 3, 4)	M5K4164AND-12	RAS = V _{IL} , CAS cycling		40	mA
		M5K4164AND-15	t _{CPG} = min., output open		35	mA
C _{I(A)}	Input capacitance, address inputs				5	pF
C _{I(D)}	Input capacitance, data input	V _I = V _{SS}			5	pF
C _{I(W)}	Input capacitance, write control input	f = 1MHz			7	pF
C _{I(RAS)}	Input capacitance, RAS input	V _I = 25mVrms			10	pF
C _{I(CAS)}	Input capacitance, CAS input				10	pF
C _O	Output capacitance	V _O = V _{SS} , f = 1MHz, V _I = 25mVrms			7	pF

Note 2. Current flowing into an IC is positive, out is negative.

3. I_{CC1(AV)}, I_{CC3(AV)}, and I_{CC4(AV)} are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4. I_{CC1(AV)} and I_{CC4(AV)} are dependent on output loading. Specified values are obtained with the output open.

M5K4164AND-12, -15

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)

($T_a = 0 - 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted, See notes 5, 6 and 7)

Symbol	Parameter	Alternative Symbol	M5K4164AND-12		M5K4164AND-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t_{CRF}	Refresh cycle time	t_{REF}		2		2	ms
$t_W(\text{RASH})$	$\overline{\text{RAS}}$ high pulse width	t_{RP}	90		100		ns
$t_W(\text{RASL})$	$\overline{\text{RAS}}$ low pulse width	t_{RAS}	120	10000	150	10000	ns
$t_W(\text{CASL})$	$\overline{\text{CAS}}$ low pulse width	t_{CAS}	60	∞	75	∞	ns
$t_W(\text{CASH})$	$\overline{\text{CAS}}$ high pulse width (Note 8)	t_{CPN}	30		35		ns
$t_h(\text{RAS-CAS})$	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$	t_{CSH}	120		150		ns
$t_h(\text{CAS-RAS})$	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$	t_{RSH}	60		75		ns
$t_d(\text{CAS-RAS})$	Delay time, $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ (Note 9)	t_{CRP}	-20		-20		ns
$t_d(\text{RAS-CAS})$	Delay time, $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ (Note 10)	t_{RCD}	25	60	30	75	ns
$t_{SU}(\text{RA-RAS})$	Row address setup time before $\overline{\text{RAS}}$	t_{ASR}	0		0		ns
$t_{SU}(\text{CA-CAS})$	Column address setup time before $\overline{\text{CAS}}$	t_{ASC}	0		0		ns
$t_h(\text{RAS-RA})$	Row address hold time after $\overline{\text{RAS}}$	t_{RAH}	15		20		ns
$t_h(\text{CAS-CA})$	Column address hold time after $\overline{\text{CAS}}$	t_{CAH}	20		25		ns
$t_h(\text{RAS-CA})$	Column address hold time after $\overline{\text{RAS}}$	t_{AR}	90		95		ns
t_{THL}	Transition time	t_T	3	35	3	50	ns
t_{TLH}							

Note 5. An initial pause of 500 μs is required after power-up followed by any eight $\overline{\text{RAS}}$ or $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycles before proper device operation is achieved.

6. The switching characteristics are defined as $t_{THL} = t_{TLH} = 5\text{ns}$.

7. Reference levels of input signals are $V_{IH\text{ min}}$ and $V_{IL\text{ max}}$. Reference levels for transition time are also between V_{IH} and V_{IL} .

8. Except for page-mode.

9. $t_d(\text{CAS-RAS})$ requirement is only applicable for $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycles preceded by a $\overline{\text{CAS}}$ only cycle (i.e., For systems where $\overline{\text{CAS}}$ has not been decoded with $\overline{\text{RAS}}$.)

10. Operation within the $t_d(\text{RAS-CAS})$ max limit insures that $t_a(\text{RAS})\text{ max}$ can be met. $t_d(\text{RAS-CAS})\text{ max}$ is specified reference point only, if

$t_d(\text{RAS-CAS})$ is greater than the specified $t_d(\text{RAS-CAS})\text{ max}$ limit, then access time is controlled exclusively by $t_a(\text{CAS})$.

$t_d(\text{RAS-CAS})\text{ min} = t_h(\text{RAS-RA})\text{ min} + 2t_{THL}(t_{TLH}) + t_{SU}(\text{CA-CAS})\text{ min}$.

SWITCHING CHARACTERISTICS ($T_a = 0 - 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted)

Read Cycle

Symbol	Parameter	Alternative Symbol	M5K4164AND-12		M5K4164AND-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t_{CR}	Read cycle time	t_{RC}	220		260		ns
$t_{SU}(\text{R-CAS})$	Read setup time before $\overline{\text{CAS}}$	t_{RCS}	0		0		ns
$t_h(\text{CAS-R})$	Read hold time after $\overline{\text{CAS}}$ (Note 11)	t_{RCH}	0		0		ns
$t_h(\text{RAS-R})$	Read hold time after $\overline{\text{RAS}}$ (Note 11)	t_{RRH}	10		20		ns
$t_{dis}(\text{CAS})$	Output disable time (Note 12)	t_{OFF}	0	35	0	40	ns
$t_a(\text{CAS})$	$\overline{\text{CAS}}$ access time (Note 13)	t_{CAC}		60		75	ns
$t_a(\text{RAS})$	$\overline{\text{RAS}}$ access time (Note 14)	t_{RAC}		120		150	ns

Note 11. Either $t_h(\text{RAS-R})$ or $t_h(\text{CAS-R})$ must be satisfied for a read cycle.

Note 12. $t_{dis}(\text{CAS})\text{ max}$ defines the time at which the output achieves the open circuit condition and is not reference to V_{OH} or V_{OL} .

Note 13. This is the value when $t_d(\text{RAS-CAS}) \geq t_d(\text{RAS-CAS})\text{ max}$. Test conditions: Load = 2T TL, $C_L = 100\text{pF}$

Note 14. This is the value when $t_d(\text{RAS-CAS}) < t_d(\text{RAS-CAS})\text{ max}$. When $t_d(\text{RAS-CAS}) \geq t_d(\text{RAS-CAS})\text{ max}$, $t_a(\text{RAS})$ will increase by the amount that $t_d(\text{RAS-CAS})$ exceeds the value shown. Test conditions: Load = 2T TL, $C_L = 100\text{pF}$

Write Cycle

Symbol	Parameter	Alternative Symbol	M5K4164AND-12		M5K4164AND-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t_{CW}	Write cycle time	t_{RC}	220		260		ns
$t_{SU}(\text{W-CAS})$	Write setup time before $\overline{\text{CAS}}$ (Note 17)	t_{WCS}	5		5		ns
$t_h(\text{CAS-W})$	Write hold time after $\overline{\text{CAS}}$	t_{WCH}	40		45		ns
$t_h(\text{RAS-W})$	Write hold time after $\overline{\text{RAS}}$	t_{WCR}	90		95		ns
$t_h(\text{W-RAS})$	$\overline{\text{RAS}}$ hold time after write	t_{RWL}	40		45		ns
$t_h(\text{W-CAS})$	$\overline{\text{CAS}}$ hold time after write	t_{CWL}	40		45		ns
$t_W(\text{W})$	Write pulse width	t_{WP}	40		45		ns
$t_{SU}(\text{D-CAS})$	Data-in setup time before $\overline{\text{CAS}}$	t_{DS}	0		0		ns
$t_h(\text{CAS-D})$	Data-in hold time after $\overline{\text{CAS}}$	t_{DH}	40		45		ns
$t_h(\text{RAS-D})$	Data-in hold time after $\overline{\text{RAS}}$	t_{DHR}	90		95		ns

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative Symbol	M5K4164AND-12		M5K4164AND-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t _{CRW}	Read-write cycle time (Note 15)	t _{RWC}	245		280		ns
t _{CRMW}	Read-modify-write cycle time (Note 16)	t _{RMWC}	265		310		ns
t _{h (W-RAS)}	RAS hold time after write	t _{RWL}	40		45		ns
t _{h (W-CAS)}	CAS hold time after write	t _{CWL}	40		45		ns
t _{w (W)}	Write pulse width	t _{WP}	40		45		ns
t _{SU (R-CAS)}	Read setup time before CAS	t _{RCS}	0		0		ns
t _{d (RAS-W)}	Delay time, RAS to write (Note 17)	t _{RWD}	100		120		ns
t _{d (CAS-W)}	Delay time, CAS to write (Note 17)	t _{CWD}	40		60		ns
t _{SU (D-W)}	Data-in setup time before write	t _{DS}	0		0		ns
t _{h (W-D)}	Data-in hold time after write	t _{DH}	40		45		ns
t _{dIS (CAS)}	Output disable time	t _{OFF}	0	35	0	40	ns
t _{a (CAS)}	CAS access time (Note 13)	t _{CAC}		60		75	ns
t _{a (RAS)}	RAS access time (Note 14)	t _{RAC}		120		150	ns

- Note 15. $t_{CRW\min}$ is defined as $t_{CRW\min} = t_d(RAS-W) + t_h(W-RAS) + t_w(RASH) + 3t_{TLH}(t_{THL})$
16. $t_{CRMW\min}$ is defined as $t_{CRMW\min} = t_a(RAS)\max + t_h(W-RAS) + t_w(RASH) + 3t_{TLH}(t_{THL})$
17. $t_{SU(W-CAS)}$, $t_d(RAS-W)$, and $t_d(CAS-W)$ do not define the limits of operation, but are included as electrical characteristics only.
- When $t_{SU(W-CAS)} \geq t_{SU(W-CAS)\min}$, an early-write cycle is performed, and the data output keeps the high-impedance state.
- When $t_d(RAS-W) \geq t_d(RAS-W)\min$, and $t_d(CAS-W) \geq t_{SU(W-CAS)\min}$ a read-write cycle is performed, and the data of the selected address will be read out on the data output.
- For all conditions other than those described above, the condition of data output (at access time and until \overline{CAS} goes back to V_{IH}) is not defined.


Page-Mode Cycle

Symbol	Parameter	Alternative Symbol	M5K4164AND-12		M5K4164AND-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t _{C PGR}	Page-Mode read cycle time	t _{PC}	140		145		ns
t _{C PGW}	Page-Mode write cycle time	t _{PC}	140		145		ns
t _{C PGRW}	Page-Mode read-write cycle time	—	150		180		ns
t _{C PGRMW}	Page-Mode read-modify-write cycle time	—	170		195		ns
t _{w (CASH)}	CAS high pulse width	t _{CP}	55		60		ns


65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

TIMING DIAGRAMS (Note 18)

Read Cycle




Write Cycle (Early Write)




65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles



RAS-Only Refresh Cycle (Note 19)




Note 18  Indicates the don't care input


 The center-line indicates the high-impedance state

Note 19 $\overline{CAS} = V_{IH}$, \overline{W} , A_7 , $D =$ don't care.

65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

Hidden Refresh Cycle





M5M4416P-12, -15

65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

DESCRIPTION

This is family of 16384-word by 4-bit dynamic RAMs, fabricated with the high performance N-channel silicon-gate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the standard 18-pin package configuration and an increase in system densities. The M5M4416P operates on a 5V power supply using the on-chip substrate bias generator.


FEATURES

- Performance ranges

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
M5M4416P-12	120	220	175
M5M4416P-15	150	260	150

- 16,384 x 4 Organization
- Industry standard 18-pin dual in line package
- Single 5V ±10% supply
- Low standby power dissipation: 25mW (max)
- Low operating power dissipation:
 - M5M4416P-12 275mW (max)
 - M5M4416P-15 250mW (max)

PIN CONFIGURATION (TOP VIEW)




Outline 18 P4

- All Inputs, outputs TTL compatible and low capacitance
- 3-State unatched outputs
- 128 refresh cycles/2ms. Pin 10 is not needed for refresh
- Early write or OE to control output buffer impedance
- Read-Modify-Write, RAS-only refresh, Hidden refresh and Page mode capabilities
- Wide RAS pulse width for Page mode 30µs max

APPLICATION

- Refresh memory for CRT

BLOCK DIAGRAM



65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

FUNCTION

The M5M4416P provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, $\overline{\text{RAS}}$ -only refresh, hidden refresh, and delayed-write. The input conditions and output states for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Input/Output		Refresh	Remarks
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	$\overline{\text{OE}}$	Row address	Column address	Input	Output		
							DQ	DQ		
Read	ACT	ACT	NAC	ACT	APD	APD	OPN	VLD	YES	Page mode identical
Write (Early Write)	ACT	ACT	ACT	DNC	APD	APD	VLD	OPN	YES	
Read-modify-write	ACT	ACT	ACT	ACT	APD	APD	VLD	VLD	YES	
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	ACT	APD	DNC	OPN	VLD	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note. ACT active, NAC nonactive, DNC don't care, VLD valid, APD applied, OPN open.

SUMMARY OF OPERATIONS
address (AO through A7)

Fourteen address bits are required to decode 1 of 16,384 storage locations. Eight row-address bits are set up on pins AO through A7 and latched onto the chip by the row-address strobe (RAS). Then the six column-address bits are set up on pins A1 through A6 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of RAS and $\overline{\text{CAS}}$. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$, data-out will remain in the high-impedance state allowing a write cycle with $\overline{\text{OE}}$ grounded.

data-in (DQ1 through DQ4)

Data is written during a write or read-modify write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early-write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus

the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal. In delayed or read-modify-write, $\overline{\text{OE}}$ must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

data-out (DQ1 through DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan-out of two Series 74 TTL loads. Data-out is the same polarity as data-in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the output goes active after the access time interval t_a (C) that begins with the negative transition of $\overline{\text{CAS}}$ as long as t_a (R) and t_a (OE) are satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ are low. $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ going high returns it to a high impedance state. In an early-write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high impedance state prior to applying data to the DQ input. This is accomplished by bringing $\overline{\text{OE}}$ high prior to applying data, thus satisfying t_{OEHD} .

output enable ($\overline{\text{OE}}$)

The $\overline{\text{OE}}$ controls the impedance of the output buffers. When $\overline{\text{OE}}$ is high, the buffers will remain in the high impedance state. Bringing $\overline{\text{OE}}$ low during a normal cycle will activate the output buffers putting them in the low impedance state. It is necessary for both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to be brought low for the output buffers to go into the low impedance state. Once in the low impedance state, they will remain in the low impedance state until $\overline{\text{OE}}$ or $\overline{\text{CAS}}$ is brought high.

65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

Page-Mode Operation

This operation allows for multiple-column operating at the same row address, and eliminates the power dissipation associated with the cycling of $\overline{\text{RAS}}$, because once the row address has been strobed, $\overline{\text{RAS}}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

Each of the 128 rows ($A_0 \sim A_6$) of the M5M4416P must be refreshed every 2 ms to maintain data. The methods of refreshing for the M5M4416P are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ($\overline{\text{RAS}}$) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "wired-OR" outputs since output bus contention will occur.

2. $\overline{\text{RAS}}$ Only Refresh

A $\overline{\text{RAS}}$ -only refresh cycle is the recommended technique for most applications to provide for data retention. A $\overline{\text{RAS}}$ -only refresh cycle maintains the outputs in the high-impedance state with a typical power reduction of 20% over a read or write cycle.

3. Hidden Refresh

A feature of the M5M4416P is that refresh cycles may be performed while maintaining valid data at the output pin by extending the $\overline{\text{CAS}}$ active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period, executing a $\overline{\text{RAS}}$ -only cycling, but with $\overline{\text{CAS}}$ held low.

The advantage of this refresh mode is that data can be held valid at the output data ports indefinitely by leaving the $\overline{\text{CAS}}$ asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the M5M4416P is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are decoded and applied to the M5M4416P as chip-select in the memory system, but if $\overline{\text{RAS}}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\text{CAS}}$ condition, minimizing system power dissipation.

Power Supplies

The M5M4416P operates on a single 5V power supply.

A wait of some 500 μs and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.

65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1~7	V
V _I	Input voltage		-1~7	V
V _O	Output voltage		-1~7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a = 25°C	700	mW
T _{opr}	Operating free-air temperature range		0~70	°C
T _{stg}	Storage temperature range		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		6.5	V
V _{IL}	Low-level input voltage, all inputs	-2.0		0.8	V

Note 1: All voltage values are with respect to V_{SS}

ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} = -2mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} = 4.2mA	0		0.4	V
I _{OZ}	Off-state output current	Q floating 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA
I _I	Input current	0V ≤ V _{IN} ≤ 6.5V, All other pins = 0V	-10		10	μA
I _{CC1(AV)}	Average supply current from V _{CC} , operating (Note 3,4)	M5M4416P-12	R _{AS} , C _{AS} cycling		55	mA
		M5M4416P-15	t _{c(rd)} = t _{c(w)} = min, output open		50	mA
I _{CC2}	Supply current from V _{CC} , standby	R _{AS} = V _{IH} , output open			4.5	mA
I _{CC3(AV)}	Average supply current from V _{CC} , refreshing (Note 3)	M5M4416P-12	R _{AS} cycling C _{AS} = V _{IH}		45	mA
		M5M4416P-15	t _{c(Prd)} = min, output open		40	mA
I _{CC4(AV)}	Average supply current from V _{CC} , page mode (Note 3,4)	M5M4416P-12	R _{AS} = V _{IL} , C _{AS} cycling		45	mA
		M5M4416P-15	t _{c(Prd)} = min, output open		40	mA

Note 2: Current flowing into an IC is positive, out is negative.

3: I_{CC1(AV)}, I_{CC3(AV)}, and I_{CC4(AV)} are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I_{CC1(AV)} and I_{CC4(AV)} are dependent on output loading. Specified values are obtained with the output open.

CAPACITANCE (T_a = 0~70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _{I(A)}	Input capacitance, address inputs	V _i = V _{SS} f = 1MHz V _i = 25mVrms			5	pF
C _{I(OE)}	Input capacitance, OE input				7	pF
C _{I(W)}	Input capacitance, write control input				7	pF
C _{I(RAS)}	Input capacitance, R _{AS} input				10	pF
C _{I(CAS)}	Input capacitance, C _{AS} input				10	pF
C _{I/O}	Input/Output capacitance, data ports				10	pF

65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

SWITCHING CHARACTERISTICS ($T_a=0\sim 70^\circ\text{C}$, $V_{CC}=5\text{V}\pm 10\%$, $V_{SS}=0\text{V}$, unless otherwise noted) (Note 5)

Symbol	Parameter	Alternative Symbol	M5M4416P-12		M5M4416P-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
$t_{a(O)}$	Access time from $\overline{\text{CAS}}$ (Note 6,7)	t_{CAC}		60		75	ns
$t_{a(R)}$	Access time from $\overline{\text{RAS}}$ (Note 6,8)	t_{RAC}		120		150	ns
$t_{a(OE)}$	Access time from $\overline{\text{OE}}$ (Note 6)	—		30		40	ns
$t_{dis(CH)}$	Output disable time after $\overline{\text{CAS}}$ high (Note 9)	t_{OFF}	0	25	0	30	ns
$t_{dis(OE)}$	Output disable time after $\overline{\text{OE}}$ high (Note 9)	—	0	25	0	30	ns

Note 5: An initial pause of 500 μs is required after power-up followed by any 8 $\overline{\text{RAS}}$ or $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycles before proper device operation is achieved.

Note that $\overline{\text{RAS}}$ may be cycled during the initial pause.

And any 8 $\overline{\text{RAS}}$ or $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycles are required after prolonged periods (greater than 2ms) of $\overline{\text{RAS}}$ inactivity before proper device operation is achieved.

6: Measured with a load circuit equivalent to 2TTL loads and 100pF.

7: Assume that $t_{RCCL} \geq t_{RLCL}$ max.

8: Assume that $t_{RLCL} < t_{RLCL}$ max. If t_{RLCL} is greater than t_{RLCL} max then $t_{a(R)}$ will increase by the amount that t_{RLCL} exceeds t_{RLCL} max.

9: $t_{dis(CH)}$ max and $t_{dis(OE)}$ max define the time at which the output achieves the high impedance state ($I_{OUT} \leq | \pm 10\mu\text{A} |$) and are not reference to V_{OH} min or V_{OL} max.

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycles)

($T_a=0\sim 70^\circ\text{C}$, $V_{CC}=5\text{V}\pm 10\%$, $V_{SS}=0\text{V}$, unless otherwise noted, See notes 10,11)

Symbol	Parameter	Alternative Symbol	M5M4416P-12		M5M4416P-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
$t_{C(RF)}$	Refresh cycle time	t_{REF}		2		2	ms
$t_{W(RH)}$	$\overline{\text{RAS}}$ high pulse width	t_{RP}	90		100		ns
t_{RLCL}	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (Note 12)	t_{RCD}	25	60	30	75	ns
t_{CHRL}	Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low (Note 13)	t_{CRP}	-20		-20		ns
$t_{su(RA)}$	Row address setup time before $\overline{\text{RAS}}$ low	t_{ASR}	0		0		ns
$t_{su(CA)}$	Column address setup time before $\overline{\text{CAS}}$ low	t_{ASC}	0		0		ns
$t_{h(RA)}$	Row address hold time after $\overline{\text{RAS}}$ low	t_{RAH}	15		20		ns
$t_{h(CLCA)}$	Column address hold time after $\overline{\text{CAS}}$ low	t_{CAH}	20		25		ns
$t_{h(RLCA)}$	Column address hold time after $\overline{\text{RAS}}$ low	t_{AR}	80		100		ns
t_T	Transition time (rise and fall) (Note 14)	t_T	3	50	3	50	ns

Note 10: The timing requirements are assumed $t_T=5\text{ns}$.

11: V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals.

12: t_{RLCL} max is specified as a reference point only; if t_{RLCL} is less than t_{RLCL} max, access time is $t_{a(R)}$, if t_{RLCL} is greater than t_{RLCL} max, access time is $t_{RLCL} + t_{a(C)}$. t_{RLCL} min is specified as t_{RLCL} min. = $t_{h(RA)} + 2t_T + t_{su(CA)}$.

13: t_{CHRL} requirement is only applicable for $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycles preceded by a $\overline{\text{CAS}}$ only cycle (i.e., For systems where $\overline{\text{CAS}}$ has not been decoded with $\overline{\text{RAS}}$).

14: t_T is measured between V_{IH} min and V_{IL} max.

Read and Refresh Cycles

Symbol	Parameter	Alternative Symbol	M5M4416P-12		M5M4416P-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
$t_{C(rd)}$	Read cycle time	t_{RC}	220		260		ns
$t_{w(RL)}$	$\overline{\text{RAS}}$ low pulse width	t_{RAS}	120	10000	150	10000	ns
$t_{w(CL)}$	$\overline{\text{CAS}}$ low pulse width	t_{CAS}	60		75		ns
$t_{w(CH)}$	$\overline{\text{CAS}}$ high pulse width	t_{CPN}	30		30		ns
$t_{h(RLCH)}$	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	t_{CSh}	120		150		ns
$t_{h(CLRH)}$	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ low	t_{RSH}	60		75		ns
$t_{su(rd)}$	Read setup time before $\overline{\text{CAS}}$ low	t_{RCS}	0		0		ns
$t_{h(CHrd)}$	Read hold time after $\overline{\text{CAS}}$ high (Note 15)	t_{RCH}	0		0		ns
$t_{h(RHrd)}$	Read hold time after $\overline{\text{RAS}}$ high (Note 15)	t_{RRH}	10		10		ns
$t_{h(OECH)}$	$\overline{\text{CAS}}$ hold time after $\overline{\text{OE}}$ low	—	30		40		ns
$t_{h(OERH)}$	$\overline{\text{RAS}}$ hold time after $\overline{\text{OE}}$ low	—	30		40		ns
$t_{h(CLOE)}$	$\overline{\text{OE}}$ hold time after $\overline{\text{CAS}}$ low	—	60		75		ns
$t_{h(RLOE)}$	$\overline{\text{OE}}$ hold time after $\overline{\text{RAS}}$ low	—	120		150		ns
t_{DOEL}	Delay time, Data to $\overline{\text{OE}}$ low	—	0		0		ns
t_{OEHD}	Delay time, $\overline{\text{OE}}$ high to Data	—	25		30		ns
t_{RHCL}	Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low	—	0		0		ns

Note 15: Either $t_{h(CHrd)}$ or $t_{h(RHrd)}$ must be satisfied for a read cycle.

M5M4416P-12, -15

65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

Write Cycles (Early Write and Delayed Write)

Symbol	Parameter	Alternative Symbol	M5M4416P-12		M5M4416P-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
$t_{\text{C}}(\text{W})$	Write cycle time	t_{RC}	220		260		ns
$t_{\text{W}}(\text{RL})$	$\overline{\text{RAS}}$ low pulse width	t_{RAS}	120	10000	150	10000	ns
$t_{\text{W}}(\text{CL})$	$\overline{\text{CAS}}$ low pulse width	t_{CAS}	60		75		ns
$t_{\text{W}}(\text{CH})$	$\overline{\text{CAS}}$ high pulse width	t_{CPN}	30		30		ns
$t_{\text{H}}(\text{RLOCH})$	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	t_{CSH}	120		150		ns
$t_{\text{H}}(\text{CLRHH})$	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ low	t_{RSH}	60		75		ns
$t_{\text{SU}}(\text{WCL})$	Write setup time before $\overline{\text{CAS}}$ low (Note 17)	t_{WCS}	-5		-5		ns
$t_{\text{H}}(\text{CLW})$	Write hold time after $\overline{\text{CAS}}$ low	t_{WCH}	40		45		ns
$t_{\text{H}}(\text{RLW})$	Write hold time after $\overline{\text{RAS}}$ low	t_{WCR}	100		120		ns
$t_{\text{H}}(\text{WCH})$	$\overline{\text{CAS}}$ hold time after Write low	t_{CWL}	40		45		ns
$t_{\text{H}}(\text{WRH})$	$\overline{\text{RAS}}$ hold time after Write low	t_{RWL}	40		45		ns
$t_{\text{W}}(\text{W})$	Write pulse width	t_{WP}	40		45		ns
$t_{\text{SU}}(\text{D})$	Data setup time	t_{DS}	0		0		ns
$t_{\text{H}}(\text{WLD})$	Data hold time after Write low	t_{DH}	40		45		ns
$t_{\text{H}}(\text{CLD})$	Data hold time after $\overline{\text{CAS}}$ low	t_{DH}	40		45		ns
$t_{\text{H}}(\text{RLD})$	Data hold time after $\overline{\text{RAS}}$ low	t_{DHR}	100		120		ns
t_{OEHD}	Delay time, $\overline{\text{OE}}$ high to Data	—	25		30		ns
$t_{\text{H}}(\text{WOE})$	$\overline{\text{OE}}$ hold time after Write low	—	25		30		ns

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative Symbol	M5M4416P-12		M5M4416P-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
$t_{\text{C}}(\text{rdW})$	Read write/read modify write cycle time (Note 16)	t_{RWC}	295		345		ns
$t_{\text{W}}(\text{RL})$	$\overline{\text{RAS}}$ low pulse width	t_{RAS}	195	10000	255	10000	ns
$t_{\text{W}}(\text{CL})$	$\overline{\text{CAS}}$ low pulse width	t_{CAS}	135		180		ns
$t_{\text{H}}(\text{RLOCH})$	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	t_{CSH}	195		255		ns
$t_{\text{H}}(\text{CLRHH})$	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ low	t_{RSH}	135		180		ns
$t_{\text{W}}(\text{CH})$	$\overline{\text{CAS}}$ high pulse width	t_{CPN}	30		30		ns
$t_{\text{SU}}(\text{rd})$	Read setup time before $\overline{\text{CAS}}$ low	t_{RCS}	0		0		ns
t_{CLWL}	Delay time, $\overline{\text{CAS}}$ low to Write low (Note 17)	t_{CWD}	90		110		ns
t_{RLWL}	Delay time, $\overline{\text{RAS}}$ low to Write low (Note 17)	t_{RWD}	150		185		ns
$t_{\text{H}}(\text{WCH})$	$\overline{\text{CAS}}$ hold time after Write low	t_{CWL}	40		45		ns
$t_{\text{H}}(\text{WRH})$	$\overline{\text{RAS}}$ hold time after Write low	t_{RWL}	40		45		ns
$t_{\text{W}}(\text{W})$	Write pulse width	t_{WP}	40		45		ns
$t_{\text{SU}}(\text{D})$	Data setup time	t_{DS}	0		0		ns
$t_{\text{H}}(\text{WLD})$	Data hold time after Write low	t_{DH}	40		45		ns
$t_{\text{H}}(\text{CLOE})$	$\overline{\text{OE}}$ hold time after $\overline{\text{CAS}}$ low	—	60		75		ns
$t_{\text{H}}(\text{RLOE})$	$\overline{\text{OE}}$ hold time after $\overline{\text{RAS}}$ low	—	120		150		ns
t_{DOEL}	Delay time, Data to $\overline{\text{OE}}$ low	—	0		0		ns
t_{OEHD}	Delay time, $\overline{\text{OE}}$ high to Data	—	25		30		ns

Note 16: $t_{\text{C}}(\text{rdW})$ is specified as $t_{\text{C}}(\text{rdW}) \text{ min} = t_{\text{a}}(\text{R}) \text{ max} + t_{\text{OEHD}} \text{ min} + t_{\text{H}}(\text{WRH}) \text{ min} + t_{\text{W}}(\text{RH}) \text{ min} + 4 t_{\text{r}}$.

17: $t_{\text{SU}}(\text{WCL})$, t_{CLWL} and t_{RLWL} are specified as reference points only. If $t_{\text{SU}}(\text{WCL}) \geq t_{\text{SU}}(\text{WCL}) \text{ min}$, the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If $t_{\text{CLWL}} \geq t_{\text{CLWL}} \text{ min}$ and $t_{\text{RLWL}} \geq t_{\text{RLWL}} \text{ min}$, the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition is satisfied, the condition of the DQ (at access time and until $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ goes back to V_{IH}) is indeterminate.

65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

Page-Mode Cycle (Note 18)

Symbol	Parameter	Alternative Symbol	M5M4416P-12		M5M4416P-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
$t_{O(Prd)}$	Read cycle time	t_{PC}	120		145		ns
$t_{O(PW)}$	Write cycle time	t_{PC}	120		145		ns
$t_{W(RL)}$	\overline{RAS} low pulse width (Note 19)	t_{RAS}	240	30000	295	30000	ns
$t_{O(PrdW)}$	Read write/read modify write cycle time	—	195		250		ns
$t_{W(RL)}$	\overline{RAS} low pulse width (Note 20)	t_{RAS}	390	30000	505	30000	ns
$t_{W(CH)}$	\overline{CAS} high pulse width	t_{OP}	50		60		ns


Note 18: All previously specified timing requirements and switching characteristics are applicable to their respective page mode timing.

19: Specified for read or write cycle.

20: Specified for read-write or read-modify-write cycle.


65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

Write Cycle (Early Write)




65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

Write Cycle (Delayed Write)




65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles



65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM


RAS-Only Refresh Cycle (Note 22)



Note 22. A₇ may be V_{IH} or V_{IL}


65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM


Page-Mode Write Cycle



65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

Hidden Refresh Cycle





NEW PRODUCT

MITSUBISHI LSIs

M5M4256P-12, -15, -20

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

DESCRIPTION


This is a family of 262 144-word by 1-bit dynamic RAMs, fabricated with the high performance N-channel silicon gate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the standard 16-pin package configuration and an increase in system densities. In addition to the $\overline{\text{RAS}}$ only refresh mode, the Hidden refresh mode and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode are available.

FEATURES

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
M5M4256P-12	120	230	260
M5M4256P-15	150	260	230
M5M4256P-20	200	330	190

- Standard 16-pin package
- Single $5V \pm 10\%$ supply
- Low standby power dissipation: 25mW (max)
- Low operating power dissipation:
 - M5M4256P-12 360mW (max)
 - M5M4256P-15 330mW (max)
 - M5M4256P-20 275mW (max)
- Unlatched output enables two-dimensional chip selection and extended page boundary.

PIN CONFIGURATION (TOP VIEW)




Outline 16P4

- Early-write operation gives common I/O capability
- Read-modify-write, $\overline{\text{RAS}}$ -only-refresh, Page-mode capabilities
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode capability
- All input terminals have low input capacitance and are directly TTL-compatible
- Output is three-state and directly TTL-compatible
- 256 refresh cycles every 4ms. Pin 1 is not needed for refresh.
- $\overline{\text{CAS}}$ controlled output allows hidden refresh

APPLICATION

- Main memory unit for computers
- Microcomputer memory

BLOCK DIAGRAM



262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

FUNCTION

The M5M4256P provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Output	Refresh	Remarks
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	D	Row address	Column address	Q		
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	*
Write	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	DNC	DNC	VLD	YES	
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note: ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, APD : applied, OPN : open.

* : Page mode: identical except refresh is No.

SUMMARY OF OPERATIONS

Addressing

To select one of the 262 144 memory cells in the M5M4256P the 18-bit address signal must be multiplexed into 9 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ($\overline{\text{RAS}}$) latches the 9 row-address bits; next, the negative-going edge of the column-address-strobe pulse ($\overline{\text{CAS}}$) latches the 9 column-address bits. Timing of the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ $t_{d(\overline{\text{RAS}}-\overline{\text{CAS}})}$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\text{CAS}}$ control signals are inhibited almost until $t_{d(\overline{\text{RAS}}-\overline{\text{CAS}})}_{\text{max}}$ ('gated $\overline{\text{CAS}}$ ' operation). The external $\overline{\text{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(\overline{\text{RAS}}-\overline{\text{CAS}})}$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\text{CAS}}$ has already been released, so that the internal $\overline{\text{CAS}}$ control signals are controlled by the externally applied $\overline{\text{CAS}}$, which also controls the access time.

Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions of $\overline{\text{W}}$ input and $\overline{\text{CAS}}$ input. Thus when the $\overline{\text{W}}$ input makes its negative transition prior to $\overline{\text{CAS}}$ input (early write), the data input is strobed by $\overline{\text{CAS}}$, and the negative transition of $\overline{\text{CAS}}$ is set as the

reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the $\overline{\text{W}}$ input makes its negative transition after $\overline{\text{CAS}}$, the $\overline{\text{W}}$ negative transition is set as the reference point for setup and hold times.

Data Output Control

The output of the M5M4256P is in the high-impedance state when $\overline{\text{CAS}}$ is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until $\overline{\text{CAS}}$ goes high, irrespective of the condition of $\overline{\text{RAS}}$.

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5M4256P, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\text{CAS}}$ pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

2 Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

3. Two Methods of Chip Selection

Since the output is not latched, $\overline{\text{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that CAS and/or RAS can both be decoded for chip selection.

4. Extended-Page Boundary

By decoding CAS , the page boundary can be extended beyond the 512 column locations in a single chip. In this case, $\overline{\text{RAS}}$ must be applied to all devices.

Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of $\overline{\text{RAS}}$, because once the row address has been strobed, $\overline{\text{RAS}}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

Each of the 256 rows ($A_0 \sim A_7$) of the M5M4256P must be refreshed every 4 ms to maintain data. The methods of refreshing for the M5M4256P are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order (RAS) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "wired-OR" outputs since output bus contention will occur.

2. $\overline{\text{RAS}}$ Only Refresh

In this refresh method, the $\overline{\text{CAS}}$ clock should be at a V_{IH} level and the system must perform $\overline{\text{RAS}}$ Only cycle on all 256 row address every 4 ms. The sequential row addresses from an external counter are latched with the RAS clock and associated internal row locations are refreshed. A $\overline{\text{RAS}}$ Only Refresh cycle maintains the output in the high impedance state with a typical power reduction of 20% over a read or write cycle.

3. CAS before $\overline{\text{RAS}}$ Refresh

If $\overline{\text{CAS}}$ falls $t_{\text{SUR}(\text{CAS}-\text{RAS})}$ earlier than $\overline{\text{RAS}}$ and if $\overline{\text{CAS}}$ is kept low by $t_{\text{HR}(\text{RAS}-\text{CAS})}$ after $\overline{\text{RAS}}$ falls, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh is initiated. The external address is ignored and the refresh address generated by the internal 8-bit counter is put into the address buffer to refresh the corresponding row. The output will stay in the high impedance state.

If $\overline{\text{CAS}}$ is kept low after the above operation, $\overline{\text{RAS}}$ cycle initiates $\overline{\text{RAS}}$ Only Refresh with internally generated refresh address (Automatic refresh). The output will again stay in the high impedance state.

Bringing $\overline{\text{RAS}}$ high and then low while $\overline{\text{CAS}}$ remains high initiates the normal $\overline{\text{RAS}}$ Only Refresh using the external address.

If $\overline{\text{CAS}}$ is kept low after the normal read/write cycle, $\overline{\text{RAS}}$ cycle initiates the $\overline{\text{RAS}}$ Only Refresh using the internal refresh address and especially after the normal read cycle, it becomes Hidden Refresh with internal address. The output is available unit CAS is brought high.

4. Hidden Refresh

A feature of the M5M4256P is that refresh cycles may be performed while maintaining valid data at the output pin by extending the $\overline{\text{CAS}}$ active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period, executing a $\overline{\text{RAS}}$ -only cycling, but with $\overline{\text{CAS}}$ held low.

The advantage of this refresh mode is that data can be held valid at the output data port indefinitely by leaving the $\overline{\text{CAS}}$ asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the M5M4256P is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are decoded and applied to the M5M4256P as chip-select in the memory system, but if $\overline{\text{RAS}}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\text{CAS}}$ condition, minimizing system power dissipation.

Power Supplies

The M5M4256P operates on a single 5V power supply.

A wait of some 500 μ s and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage	With respect to V_{SS}	-1 ~ 7	V
V_I	Input voltage		-1 ~ 7	V
V_O	Output voltage		-1 ~ 7	V
I_O	Output current		50	mA
P_d	Power dissipation	$T_a = 25^\circ\text{C}$	1000	mW
T_{opr}	Operating free-air temperature range		0 ~ 70	$^\circ\text{C}$
T_{stg}	Storage temperature range		-65 ~ 150	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{SS}	Supply voltage	0	0	0	V
V_{IH}	High-level input voltage, all inputs	2.4		6.5	V
V_{IL}	Low-level input voltage, all inputs	-2		0.8	V

Note 1: All voltage values are with respect to V_{SS}

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{OH}	High-level output voltage	$I_{OH} = -5\text{mA}$	2.4		V_{CC}	V
V_{OL}	Low-level output voltage	$I_{OL} = 4.2\text{mA}$	0		0.4	V
I_{OZ}	Off-state output current	Q floating $0\text{V} \leq V_{OUT} \leq 5.5\text{V}$	-10		10	μA
I_I	Input current	$0\text{V} \leq V_{IN} \leq V_{CC}$, Other input pins = 0V	-10		10	μA
$I_{CC1(AV)}$	Average supply current from V_{CC} , operating (Note 3, 4)	M5M4256P-12 M5M4256P-15 M5M4256P-20 RAS, CAS cycling $t_{CR} = t_{CW} = \text{min}$, output open			65	mA
					60	mA
					50	mA
I_{CC2}	Supply current from V_{CC} , standby	RAS = CAS = V_{IH} output open			4.5	mA
$I_{CC3(AV)}$	Average supply current from V_{CC} , refreshing (Note 3)	M5M4256P-12 M5M4256P-15 M5M4256P-20 RAS cycling $\overline{\text{CAS}} = V_{IH}$ $t_{C(\overline{\text{RAS}})} = \text{min}$, output open			55	mA
					50	mA
					40	mA
$I_{CC4(AV)}$	Average supply current from V_{CC} , page mode (Note 3, 4)	M5M4256P-12 M5M4256P-15 M5M4256P-20 RAS = V_{IL} , CAS cycling $t_{CPG} = \text{min}$, output open			50	mA
					45	mA
					40	mA
$I_{CC6(AV)}$	Average supply current from V_{CC} , CAS before RAS refresh mode (Note 3)	M5M4256P-12 M5M4256P-15 M5M4256P-20 CAS before RAS refresh cycling $t_{C(\overline{\text{RAS}})} = \text{min}$, output open			60	mA
					55	mA
					45	mA
$C_I(A)$	Input capacitance, address inputs	$V_I = V_{SS}$ $f = 1\text{MHz}$ $V_i = 25\text{mVrms}$			5	pF
$C_I(D)$	Input capacitance, data input				5	pF
$C_I(W)$	Input capacitance, write control input				7	pF
$C_I(\text{RAS})$	Input capacitance, RAS input				10	pF
$C_I(\text{CAS})$	Input capacitance, CAS input				10	pF
C_O	Output capacitance	$V_O = V_{SS}$, $f = 1\text{MHz}$, $V_i = 25\text{mVrms}$			7	pF

Note 2: Current flowing into an IC is positive, out is negative.

3: $I_{CC1(AV)}$, $I_{CC3(AV)}$, $I_{CC4(AV)}$ and $I_{CC6(AV)}$ are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: $I_{CC1(AV)}$ and $I_{CC4(AV)}$ are dependent on output loading. Specified values are obtained with the output open.

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)

($T_a = 0 - 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted, See notes 5, 6 and 7)

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256P-12		M5M4256P-15		M5M4256P-20		
			Min	Max	Min	Max	Min	Max	
t_{CRF}	Refresh cycle time	t_{REF}		4		4		4	ms
$t_{W(RASH)}$	RAS high pulse width	t_{RP}	100		100		120		ns
$t_{W(RASL)}$	RAS low pulse width	t_{RAS}	120	10000	150	10000	200	10000	ns
$t_{W(CASL)}$	CAS low pulse width	t_{CAS}	60		75		100		ns
$t_{W(CASH)}$	CAS high pulse width (Note 8)	t_{CPN}	30		35		40		ns
$t_h(RAS-CAS)$	CAS hold time after RAS	t_{OSH}	120		150		200		ns
$t_h(CAS-RAS)$	RAS hold time after CAS	t_{RSH}	60		75		100		ns
$t_d(CAS-RAS)$	Delay time, CAS to RAS (Note 9)	t_{CRP}	30		30		40		ns
$t_d(RAS-CAS)$	Delay time, RAS to CAS (Note 10)	t_{RCD}	20	60	25	75	30	100	ns
$t_{SU}(RA-RAS)$	Row address setup time before RAS	t_{ASR}	0		0		0		ns
$t_{SU}(CA-CAS)$	Column address setup time before CAS	t_{ASC}	-5		-5		-5		ns
$t_h(RAS-RA)$	Row address hold time after RAS	t_{RAH}	15		20		25		ns
$t_h(CAS-CA)$	Column address hold time after CAS	t_{CAH}	20		25		35		ns
$t_h(RAS-CA)$	Column address hold time after RAS	t_{AR}	80		100		135		ns
t_{THL}	Transition time	t_T	3	50	3	50	3	50	ns
t_{TLH}									

Note 5: An initial pause of 500 μ s is required after power-up followed by any eight RAS or RAS/CAS cycles before proper device operation is achieved.

6: The switching characteristics are defined as $t_{THL} = t_{TLH} = 5\text{ns}$.

7: Reference levels of input signals are $V_{IH\text{ min}}$ and $V_{IL\text{ max}}$. Reference levels for transition time are also between V_{IH} and V_{IL} .

8: Except for page-mode.

9: $t_d(CAS-RAS)$ requirement is applicable for all RAS/CAS cycles.

10: Operation within the $t_d(RAS-CAS)$ max limit insures that $t_a(RAS)$ max can be met. $t_d(RAS-CAS)$ max is specified reference point only; if

$t_d(RAS-CAS)$ is greater than the specified $t_d(RAS-CAS)$ max limit, then access time is controlled exclusively by $t_a(CAS)$.

$t_d(RAS-CAS)\text{min} = t_h(RAS-RA)\text{min} + 2t_{THL}(t_{TLH}) + t_{SU}(CA-CAS)\text{min}$.

SWITCHING CHARACTERISTICS ($T_a = 0 - 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted)

Read Cycle

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256P-12		M5M4256P-15		M5M4256P-20		
			Min	Max	Min	Max	Min	Max	
t_{CR}	Read cycle time	t_{RC}	230		260		330		ns
$t_{SU}(R-CAS)$	Read setup time before CAS	t_{RCS}	0		0		0		ns
$t_h(CAS-R)$	Read hold time after CAS (Note 11)	t_{ROH}	0		0		0		ns
$t_h(RAS-R)$	Read hold time after RAS (Note 11)	t_{RRH}	20		20		25		ns
$t_{DIS}(CAS)$	Output disable time (Note 12)	t_{OFF}	0	35	0	40	0	50	ns
$t_a(CAS)$	CAS access time (Note 13)	t_{CAC}		60		75		100	ns
$t_a(RAS)$	RAS access time (Note 14)	t_{RAC}		120		150		200	ns

Note 11: Either $t_h(RAS-R)$ or $t_h(CAS-R)$ must be satisfied for a read cycle.

12: $t_{DIS}(CAS)\text{max}$ defines the time at which the output achieves the open circuit condition and is not reference to V_{OH} or V_{OL} .

13: This is the value when $t_d(RAS-CAS) \geq t_d(RAS-CAS)\text{max}$. Test conditions: Load = 2TTL, $C_L = 100\text{pF}$

14: This is the value when $t_d(RAS-CAS) < t_d(RAS-CAS)\text{max}$. When $t_d(RAS-CAS) \geq t_d(RAS-CAS)\text{max}$, $t_a(RAS)$ will increase by the amount that

$t_d(RAS-CAS)$ exceeds the value shown. Test conditions: Load = 2TTL, $C_L = 100\text{pF}$

Write Cycle

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256P-12		M5M4256P-15		M5M4256P-20		
			Min	Max	Min	Max	Min	Max	
t_{CW}	Write cycle time	t_{RC}	230		260		330		ns
$t_{SU}(W-CAS)$	Write setup time before CAS (Note 17)	t_{WCS}	-10		-10		-10		ns
$t_h(CAS-W)$	Write hold time after CAS	t_{WCH}	40		45		55		ns
$t_h(RAS-W)$	Write hold time after RAS	t_{WCR}	100		120		155		ns
$t_h(W-RAS)$	RAS hold time after write	t_{RWL}	40		45		55		ns
$t_h(W-CAS)$	CAS hold time after write	t_{CWL}	40		45		55		ns
$t_{W(W)}$	Write pulse width	t_{WP}	40		45		55		ns
$t_{SU}(D-CAS)$	Data-in setup time before CAS	t_{DS}	0		0		0		ns
$t_h(CAS-D)$	Data-in hold time after CAS	t_{DH}	30		35		40		ns
$t_h(RAS-D)$	Data-in hold time after RAS	t_{DHR}	90		110		140		ns

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Read, Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256P-12		M5M4256P-15		M5M4256P-20		
			Min	Max	Min	Max	Min	Max	
t_{CRW}	Read-write cycle time (Note 15)	t_{RWC}	260		295		370		ns
t_{CRMW}	Read-modify-write cycle time (Note 16)	t_{RMWC}	275		310		390		ns
$t_h(W-RAS)$	\overline{RAS} hold time after write	t_{RWL}	40		45		55		ns
$t_h(W-CAS)$	\overline{CAS} hold time after write	t_{CWL}	40		45		55		ns
$t_w(W)$	Write pulse width	t_{WP}	40		45		55		ns
$t_{su}(R-CAS)$	Read setup time before \overline{CAS}	t_{RCS}	0		0		0		ns
$t_d(RAS-W)$	Delay time, \overline{RAS} to write	t_{RWD}	110		135		180		ns
$t_d(CAS-W)$	Delay time, \overline{CAS} to write (Note 17)	t_{CWD}	50		60		80		ns
$t_{su}(D-W)$	Data-in set-up time before write	t_{DS}	0		0		0		ns
$t_h(W-D)$	Data-in hold time after write	t_{DH}	40		45		55		ns
$t_{dis}(CAS)$	Output disable time	t_{OFF}	0	35	0	40	0	50	ns
$t_a(CAS)$	\overline{CAS} access time (Note 13)	t_{CAC}		60		75		100	ns
$t_a(RAS)$	\overline{RAS} access time (Note 14)	t_{RAC}		120		150		200	ns

Note 15. $t_{CRW\ min}$ is defined as $t_{CRW\ min} = t_d(RAS-CAS)\ max + t_d(CAS-W)\ min + t_h(W-RAS) + t_w(RAS\ H) + 3t_{TLH}(t_{THL})$

16. $t_{CRMW\ min}$ is defined as $t_{CRMW\ min} = t_a(RAS)\ max + t_h(W-RAS) + t_w(RAS\ H) + 3t_{TLH}(t_{THL})$

17. $t_{su}(W-CAS)$, $t_d(RAS-W)$, and $t_d(CAS-W)$ do not define the limits of operation, but are included as electrical characteristics only.

When $t_{su}(W-CAS) \geq t_{su}(W-CAS)\ min$, an early-write cycle is performed, and the data output keeps the high-impedance state.

When $t_d(RAS-W) \geq t_d(RAS-W)\ min$, and $t_d(CAS-W) \geq t_{su}(W-CAS)\ min$ a read-write cycle is performed, and the data of the selected address will be read out on the data output.

For all conditions other than those described above, the condition of data output (at access time and until \overline{CAS} goes back to V_{IH}) is not defined.

Page-Mode Cycle

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256P-12		M5M4256P-15		M5M4256P-20		
			Min	Max	Min	Max	Min	Max	
t_{CPG}	Page-mode cycle time	t_{PC}	125		145		190		ns
$t_w(CASH)$	\overline{CAS} high pulse width	t_{CP}	55		60		80		ns
t_{CPGRW}	Page-mode RW cycle time	t_{PCRW}	160		180		230		ns
t_{CPGRMW}	Page-mode RMW cycle time	t_{PCRMW}	170		195		250		ns

\overline{CAS} before \overline{RAS} Refresh Cycle (Note 18)


Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256P-12		M5M4256P-15		M5M4256P-20		
			Min	Max	Min	Max	Min	Max	
$t_{sur}(CAS-RAS)$	\overline{CAS} setup time for auto refresh	t_{CSR}	30		30		40		ns
$t_{hr}(RAS-CAS)$	\overline{CAS} hold time for auto refresh	t_{CHR}	50		50		50		ns
$t_{dr}(RAS-CAS)$	Precharge to \overline{CAS} active time	t_{RPC}	0		0		0		ns

Note 18. Eight or more \overline{CAS} before \overline{RAS} cycles is necessary for proper operation of \overline{CAS} before \overline{RAS} refresh mode.


262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

TIMING DIAGRAMS (Note 19)

Read Cycle




Write Cycle (Early Write) (Note 21)




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


Read-Write and Read-Modify-Write Cycles



RAS-Only Refresh Cycle (Note 20)




Note 19.  Indicates the don't care input

 The center-line indicates the high-impedance state


Note 20. $\overline{CAS} = V_{IH}$, \overline{W} , D = don't care.
 A8 may be V_{IH} or V_{IL} .

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Page-Mode Read Cycle




Page-Mode Write Cycle




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Hidden Refresh Cycle



CAS before RAS Refresh Cycle (Note 21)




Note 21: W, D = don't care.


262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

TYPICAL CHARACTERISTICS


NORMALIZED ACCESS TIME VS. SUPPLY VOLTAGE




NORMALIZED ACCESS TIME VS. AMBIENT TEMPERATURE




ACCESS TIME VS. LOAD CAPACITANCE




OPERATING CURRENT VS. SUPPLY VOLTAGE



OPERATING CURRENT VS. AMBIENT TEMPERATURE




OPERATING CURRENT VS. CYCLE RATE




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


**STANDBY CURRENT
 VS. SUPPLY VOLTAGE**




**STANDBY CURRENT
 VS. AMBIENT TEMPERATURE**




**REFRESH CURRENT
 VS. SUPPLY VOLTAGE**




**REFRESH CURRENT
 VS. AMBIENT TEMPERATURE**



**REFRESH CURRENT
 VS. CYCLE RATE**




**PAGE MODE CURRENT
 VS. SUPPLY VOLTAGE**




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


PAGE MODE CURRENT VS. AMBIENT TEMPERATURE




PAGE MODE CURRENT VS. CYCLE RATE




ADDRESS AND DATA INPUT VOLTAGE VS. SUPPLY VOLTAGE




ADDRESS AND DATA INPUT VOLTAGE VS. AMBIENT TEMPERATURE



ADDRESS AND DATA INPUT VOLTAGE VS. AMBIENT TEMPERATURE




ADDRESS AND DATA INPUT VOLTAGE VS. AMBIENT TEMPERATURE




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


RAS, CAS AND WE INPUT VOLTAGE VS. SUPPLY VOLTAGE




RAS, CAS AND WE INPUT VOLTAGE VS. AMBIENT TEMPERATURE



RAS, CAS AND WE INPUT VOLTAGE VS. AMBIENT TEMPERATURE







RAS, CAS AND WE INPUT VOLTAGE VS. AMBIENT TEMPERATURE



M5M4256P-12, -15, -20

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM





NEW PRODUCT

MITSUBISHI LSIs

M5M4257P-12, -15, -20

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

DESCRIPTION


This is a family of 262 144-word by 1-bit dynamic RAMs, fabricated with the high performance N-channel silicon gate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the standard 16-pin package configuration and an increase in system densities. In addition to the \overline{RAS} only refresh mode, the Hidden refresh mode and \overline{CAS} before \overline{RAS} refresh mode are available.

FEATURES

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
M5M4257P-12	120	230	260
M5M4257P-15	150	260	230
M5M4257P-20	200	330	190

- Standard 16-pin package
- Single 5V±10% supply
- Low standby power dissipation: 25mW (max)
- Low operating power dissipation:
 - M5M4257P-12 360mW (max)
 - M5M4257P-15 330mW (max)
 - M5M4257P-20 275mW (max)
- Unlatched output enables two-dimensional chip selection

PIN CONFIGURATION (TOP VIEW)




Outline 16P4

- Early-write operation gives common I/O capability
- Read-modify-write, \overline{RAS} -only-refresh, Nibble-mode capabilities. (Pin 1 is used for nibble mode)
- \overline{CAS} before \overline{RAS} refresh mode capability
- All input terminals have low input capacitance and are directly TTL-compatible
- Output is three-state and directly TTL-compatible
- 256 refresh cycles every 4ms. Pin 1 is not needed for refresh.
- \overline{CAS} controlled output allows hidden refresh

APPLICATION

- Main memory unit for computers
- Microcomputer memory

BLOCK DIAGRAM



262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

FUNCTION

The M5M4257P provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., nibble mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Output	Refresh	Remarks
	RAS	CAS	W	D	Row address	Column address	Q		
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	*
Write	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
RAS-only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	DNC	DNC	VLD	YES	
CAS before RAS refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note: ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, APD : applied, OPN : open.

* : Nibble mode identical except refresh is No. and Nibble mode column address is DNC while toggling CAS.

SUMMARY OF OPERATIONS

Addressing

To select one of the 262 144 memory cells in the M5M4257P the 18-bit address signal must be multiplexed into 9 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse (RAS) latches the 9 row-address bits; next, the negative-going edge of the column-address-strobe pulse (CAS) latches the 9 column-address bits. Timing of the RAS and CAS clocks can be selected by either of the following two methods:

1. The delay time from RAS to CAS $t_d(RAS-CAS)$ is set between the minimum and maximum values of the limits. In this case, the internal CAS control signals are inhibited almost until $t_d(RAS-CAS)_{max}$ ('gated CAS' operation). The external CAS signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_d(RAS-CAS)$ is set larger than the maximum value of the limits. In this case the internal inhibition of CAS has already been released, so that the internal CAS control signals are controlled by the externally applied CAS, which also controls the access time.

Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions of W input and CAS input. Thus when the W input makes its negative transition prior to CAS input (early write), the data input is strobed by CAS, and the negative transition of CAS is set as the

reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the W input makes its negative transition after CAS, the W negative transition is set as the reference point for setup and hold times.

Data Output Control

The output of the M5M4257P is in the high-impedance state when CAS is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until CAS goes high, irrespective of the condition of RAS.

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5M4257P, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the CAS pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

2. Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for RAS and CAS.

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

3. Two Methods of Chip Selection

Since the output is not latched, $\overline{\text{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that $\overline{\text{CAS}}$ and/or $\overline{\text{RAS}}$ can both be decoded for chip selection.

4. Extended-Page Boundary

By decoding $\overline{\text{CAS}}$, the page boundary can be extended beyond the 512 column locations in a single chip. In this case, $\overline{\text{RAS}}$ must be applied to all devices.

Nibble-Mode Operation

The M5M4257P is designed to allow high speed serial read, write or read-modify-write access of 4 bits of data. The first of 4 nibble bits is accessed by the normal mode with read data coming out at $t_{a(\text{CAS})}$ time. Next 2, 3 or 4 nibble bits is read or written by bringing $\overline{\text{CAS}}$ high then low (toggle) while $\overline{\text{RAS}}$ remains low. Thus the time required to strobe in not only the row address but also the column address is eliminated, thereby faster access and shorter cycle time than that of Page-Mode is achieved.

Address on pin 1 (row address A8 and column address A8) is used to select 1 of the 4 nibble bits for initial access. Toggling $\overline{\text{CAS}}$ causes row A8 and column A8 to be incremented by the internal shift register with A8 row being the least significant address and allows to access to the next nibble bit. If more than 4 bits are accessed during this mode the same address bit will be accessed cyclically. In Nibble-Mode, any combination of read, write and read-modify-write operation is possible (e.g. first bit read, second bit write, third bit read-modify-write, etc.).

Refresh

Each of the 256 rows ($A_0 \sim A_7$) of the M5M4257P must be refreshed every 4 ms to maintain data. The methods of refreshing for the M5M4257P are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ($\overline{\text{RAS}}$) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "wired-OR" outputs since output bus contention will occur.

2. $\overline{\text{RAS}}$ Only Refresh

In this refresh method, the $\overline{\text{CAS}}$ clock should be at a V_{IH} level and the system must perform $\overline{\text{RAS}}$ Only cycle on all 256 row address every 4 ms. The sequential row addresses from an external counter are latched with the $\overline{\text{RAS}}$ clock and associated internal row locations are refreshed. A $\overline{\text{RAS}}$ Only Refresh cycle maintains the output in the high impedance state with a typical power reduction of 20% over a read or write cycle.

3. $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh

If $\overline{\text{CAS}}$ falls $t_{\text{SUR}(\text{CAS-RAS})}$ earlier than $\overline{\text{RAS}}$ and if $\overline{\text{CAS}}$ is kept low by $t_{\text{HR}(\text{RAS-CAS})}$ after $\overline{\text{RAS}}$ falls, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh is initiated. The external address is ignored and the refresh address generated by the internal 8-bit counter is put into the address buffer to refresh the corresponding row. The output will stay in the high impedance state.

If $\overline{\text{CAS}}$ is kept low after the above operation, $\overline{\text{RAS}}$ cycle initiates $\overline{\text{RAS}}$ Only Refresh with internally generated refresh address (Automatic refresh). The output will again stay in the high impedance state.

Bringing $\overline{\text{RAS}}$ high and then low while $\overline{\text{CAS}}$ remains high initiates the normal $\overline{\text{RAS}}$ Only Refresh using the external address.

If $\overline{\text{CAS}}$ is kept low after the normal read/write cycle, $\overline{\text{RAS}}$ cycle initiates the $\overline{\text{RAS}}$ Only Refresh using the internal refresh address and especially after the normal read cycle, it becomes Hidden Refresh with internal address. The output is available unit $\overline{\text{CAS}}$ is brought high.

4. Hidden Refresh

A feature of the M5M4257P is that refresh cycles may be performed while maintaining valid data at the output pin by extending the $\overline{\text{CAS}}$ active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period, executing a $\overline{\text{RAS}}$ -only cycling, but with $\overline{\text{CAS}}$ held low.

The advantage of this refresh mode is that data can be held valid at the output data port indefinitely by leaving the $\overline{\text{CAS}}$ asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the M5M4257P is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are decoded and applied to the M5M4257P as chip-select in the memory system, but if $\overline{\text{RAS}}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\text{CAS}}$ condition, minimizing system power dissipation.

Power Supplies

The M5M4257P operates on a single 5V power supply.

A wait of some 500 μ s and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage	With respect to V_{SS}	-1 ~ 7	V
V_I	Input voltage		-1 ~ 7	V
V_O	Output voltage		-1 ~ 7	V
I_O	Output current		50	mA
P_d	Power dissipation	$T_a = 25^\circ\text{C}$	1000	mW
T_{opr}	Operating free-air temperature range		0 ~ 70	$^\circ\text{C}$
T_{stg}	Storage temperature range		-65 ~ 150	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{SS}	Supply voltage	0	0	0	V
V_{IH}	High-level input voltage, all inputs	2.4		6.5	V
V_{IL}	Low-level input voltage, all inputs	-2		0.8	V

Note 1: All voltage values are with respect to V_{SS} .ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{OH}	High-level output voltage	$I_{OH} = -5\text{mA}$	2.4		V_{CC}	V
V_{OL}	Low-level output voltage	$I_{OL} = 4.2\text{mA}$	0		0.4	V
I_{OZ}	Off-state output current	Q floating $0\text{V} \leq V_{OUT} \leq 5.5\text{V}$	-10		10	μA
I_I	Input current	$0\text{V} \leq V_{IN} \leq V_{CC}$, Other input pins = 0V	-10		10	μA
$I_{CC1(AV)}$	Average supply current from V_{CC} , operating (Note 3, 4)	M5M4257P-12			65	mA
		M5M4257P-15			60	mA
		M5M4257P-20			50	mA
I_{CC2}	Supply current from V_{CC} , standby	$\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ output open			4.5	mA
$I_{CC3(AV)}$	Average supply current from V_{CC} , refreshing (Note 3)	M5M4257P-12	$\overline{\text{RAS}}$ cycling $\overline{\text{CAS}} = V_{IH}$		55	mA
		M5M4257P-15	$t_C(\overline{\text{RAS}}) = \text{min}$, output open		50	mA
		M5M4257P-20			40	mA
$I_{CC5(AV)}$	Average supply current from V_{CC} , nibble mode	M5M4257P-12	$\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$ cycling		30	mA
		M5M4257P-15	$t_{CN} = \text{min}$, output open		25	mA
		M5M4257P-20			23	mA
$I_{CC6(AV)}$	Average supply current from V_{CC} , $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode (Note 3)	M5M4257P-12	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycling		60	mA
		M5M4257P-15	$t_C(\overline{\text{RAS}}) = \text{min}$, output open		55	mA
		M5M4257P-20			45	mA
$C_I(A)$	Input capacitance, address inputs	$V_I = V_{SS}$ $f = 1\text{MHz}$ $V_i = 25\text{mVrms}$			5	pF
$C_I(D)$	Input capacitance, data input				5	pF
$C_I(W)$	Input capacitance, write control input				7	pF
$C_I(\overline{\text{RAS}})$	Input capacitance, $\overline{\text{RAS}}$ input				10	pF
$C_I(\overline{\text{CAS}})$	Input capacitance, $\overline{\text{CAS}}$ input				10	pF
C_O	Output capacitance		$V_O = V_{SS}$, $f = 1\text{MHz}$, $V_i = 25\text{mVrms}$			7

Note 2: Current flowing into an IC is positive; out is negative.

3: $I_{CC1(AV)}$, $I_{CC3(AV)}$, $I_{CC5(AV)}$ and $I_{CC6(AV)}$ are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.4: $I_{CC1(AV)}$ and $I_{CC5(AV)}$ are dependent on output loading. Specified values are obtained with the output open.

M5M4257P-12, -15, -20

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Nibble-Mode Cycle)

(Ta = 0 ~ 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted, See notes 5, 6 and 7)

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4257P-12		M5M4257P-15		M5M4257P-20		
			Min	Max	Min	Max	Min	Max	
t _{CRF}	Refresh cycle time	t _{REF}		4		4		4	ms
t _{W(RASH)}	RAS high pulse width	t _{RP}	100		100		120		ns
t _{W(RASL)}	RAS low pulse width	t _{RAS}	120	10000	150	10000	200	10000	ns
t _{W(CASL)}	CAS low pulse width	t _{CAS}	60		75		100		ns
t _{W(CASH)}	CAS high pulse width (Note 8)	t _{CPN}	30		35		40		ns
t _{h(RAS-CAS)}	CAS hold time after RAS	t _{CSH}	120		150		200		ns
t _{h(CAS-RAS)}	RAS hold time after CAS	t _{RSH}	60		75		100		ns
t _{d(CAS-RAS)}	Delay time, CAS to RAS (Note 9)	t _{CRP}	30		30		40		ns
t _{d(RAS-CAS)}	Delay time, RAS to CAS (Note 10)	t _{RCD}	20	60	25	75	30	100	ns
t _{SU(RA-RAS)}	Row address setup time before RAS	t _{ASR}	0		0		0		ns
t _{SU(CA-CAS)}	Column address setup time before CAS	t _{ASC}	-5		-5		-5		ns
t _{h(RAS-RA)}	Row address hold time after RAS	t _{RAH}	15		20		25		ns
t _{h(CAS-CA)}	Column address hold time after CAS	t _{CAH}	20		25		35		ns
t _{h(RAS-CA)}	Column address hold time after RAS	t _{AR}	80		100		135		ns
t _{THL}	Transition time	t _T	3	50	3	50	3	50	ns
t _{TLH}									

Note 5: An initial pause of 500µs is required after power-up followed by any eight RAS or RAS/CAS cycles before proper device operation is achieved.

6: The switching characteristics are defined as t_{THL} = t_{TLH} = 5ns.

7: Reference levels of input signals are V_{IH min.} and V_{IL max.}. Reference levels for transition time are also between V_{IH} and V_{IL}.

8: Except for nibble-mode.

9: t_{d(RAS-CAS)} requirement is applicable for all RAS/CAS cycles.

10: Operation within the t_{d(RAS-CAS)} max limit insures that t_{a(RAS)} max can be met. t_{d(RAS-CAS)} max is specified reference point only; if

t_{d(RAS-CAS)} is greater than the specified t_{d(RAS-CAS)} max limit, then access time is controlled exclusively by t_{a(CAS)}.

t_{d(RAS-CAS)} min = t_{h(RAS-RA)} min + 2t_{THL}(t_{TLH}) + t_{SU(CA-CAS)} min.

SWITCHING CHARACTERISTICS (Ta = 0 ~ 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted)

Read Cycle

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4257P-12		M5M4257P-15		M5M4257P-20		
			Min	Max	Min	Max	Min	Max	
t _{CR}	Read cycle time	t _{RC}	230		260		330		ns
t _{SU(R-CAS)}	Read setup time before CAS	t _{RCS}	0		0		0		ns
t _{h(CAS-R)}	Read hold time after CAS (Note 11)	t _{RCH}	0		0		0		ns
t _{h(RAS-R)}	Read hold time after RAS (Note 11)	t _{RRH}	20		20		25		ns
t _{dIS(CAS)}	Output disable time (Note 12)	t _{OFF}	0	35	0	40	0	50	ns
t _{a(CAS)}	CAS access time (Note 13)	t _{CAC}		60		75		100	ns
t _{a(RAS)}	RAS access time (Note 14)	t _{RAC}		120		150		200	ns

Note 11: Either t_{h(RAS-R)} or t_{h(CAS-R)} must be satisfied for a read cycle.

12: t_{dIS(CAS)} max defines the time at which the output achieves the open circuit condition and is not reference to V_{OH} or V_{OL}.

13: This is the value when t_{d(RAS-CAS)} ≥ t_{d(RAS-CAS)} max. Test conditions: Load = 2TTL, C_L = 100pF

14: This is the value when t_{d(RAS-CAS)} < t_{d(RAS-CAS)} max. When t_{d(RAS-CAS)} ≥ t_{d(RAS-CAS)} max, t_{a(RAS)} will increase by the amount that t_{d(RAS-CAS)} exceeds the value shown. Test conditions: Load = 2TTL, C_L = 100pF

Write Cycle

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4257P-12		M5M4257P-15		M5M4257P-20		
			Min	Max	Min	Max	Min	Max	
t _{OW}	Write cycle time	t _{RC}	230		260		330		ns
t _{SU(W-CAS)}	Write setup time before CAS (Note 17)	t _{WCS}	-10		-10		-10		ns
t _{h(CAS-W)}	Write hold time after CAS	t _{WCH}	40		45		55		ns
t _{h(RAS-W)}	Write hold time after RAS	t _{WCR}	100		120		155		ns
t _{h(W-RAS)}	RAS hold time after write	t _{RWL}	40		45		55		ns
t _{h(W-CAS)}	CAS hold time after write	t _{CWL}	40		45		55		ns
t _{W(W)}	Write pulse width	t _{WP}	40		45		55		ns
t _{SU(D-CAS)}	Data-in setup time before CAS	t _{DS}	0		0		0		ns
t _{h(CAS-D)}	Data-in hold time after CAS	t _{DH}	30		35		40		ns
t _{h(RAS-D)}	Data-in hold time after RAS	t _{DHR}	90		110		140		ns

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Read, Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4257P-12		M5M4257P-15		M5M4257P-20		
			Min	Max	Min	Max	Min	Max	
t_{CRW}	Read-write cycle time (Note 15)	t_{RWC}	260		295		370		ns
t_{CRMW}	Read-modify-write cycle time (Note 16)	t_{RMWC}	275		310		390		ns
$t_h(W-RAS)$	RAS hold time after write	t_{RWL}	40		45		55		ns
$t_h(W-CAS)$	CAS hold time after write	t_{CWL}	40		45		55		ns
$t_w(W)$	Write pulse width	t_{WP}	40		45		55		ns
$t_{SU}(R-CAS)$	Read setup time before CAS	t_{RCS}	0		0		0		ns
$t_d(RAS-W)$	Delay time, RAS to write (Note 17)	t_{RWD}	110		135		180		ns
$t_d(CAS-W)$	Delay time, CAS to write (Note 17)	t_{CWD}	50		60		80		ns
$t_{SU}(D-W)$	Data-in set-up time before write	t_{DS}	0		0		0		ns
$t_h(W-D)$	Data-in hold time after write	t_{DH}	40		45		55		ns
$t_{DIS}(CAS)$	Output disable time	t_{OFF}	0	35	0	40	0	50	ns
$t_a(CAS)$	CAS access time (Note 13)	t_{CAC}		60		75		100	ns
$t_a(RAS)$	RAS access time (Note 14)	t_{RAC}		120		150		200	ns

Note 15: $t_{CRW\min}$ is defined as $t_{CRW\min} = t_d(RAS-CAS)\max + t_d(CAS-W)\min + t_h(W-RAS) + t_w(RASH) + 3t_{TLH}(t_{THL})$

16: $t_{CRMW\min}$ is defined as $t_{CRMW\min} = t_a(RAS)\max + t_h(W-RAS) + t_w(RAS-H) + 3t_{TLH}(t_{THL})$

17: $t_{SU}(W-CAS)$, $t_d(RAS-W)$, and $t_d(CAS-W)$ do not define the limits of operation, but are included as electrical characteristics only.

When $t_{SU}(W-CAS) \geq t_{SU}(W-CAS)\min$, an early-write cycle is performed, and the data output keeps the high-impedance state.

When $t_d(RAS-W) \geq t_d(RAS-W)\min$, and $t_d(CAS-W) \geq t_{SU}(W-CAS)\min$ a read-write cycle is performed, and the data of the selected address will be read out on the data output.

For all conditions other than those described above, the condition of data output (at access time and until CAS goes back to V_{IH}) is not defined.

Nibble-Mode Cycle

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4257P-12		M5M4257P-15		M5M4257P-20		
			Min	Max	Min	Max	Min	Max	
t_{CN}	Nibble mode cycle time	t_{NC}	55		70		90		ns
$t_{aN}(CAS)$	Nibble mode access time	t_{NAC}		30		40		50	ns
$t_{WN}(CASL)$	Nibble mode CAS low pulse width	t_{NCAS}	30		40		50		ns
$t_{WN}(CASH)$	Nibble mode precharge time	t_{NP}	15		20		30		ns
$t_{hN}(CAS-RAS)$	Nibble mode RAS hold time	t_{NRSH}	30		40		50		ns
$t_{dN}(CAS-W)$	Nibble mode CAS to WRITE delay	t_{NCWD}	30		40		50		ns
$t_{WNRMW}(CASL)$	Nibble mode RMW CAS pulse width	t_{NCRW}	65		85		105		ns
$t_{hNRMW}(W-CAS)$	Nibble mode WRITE to CAS lead time	t_{NCWL}	30		40		50		ns
$t_{hNRMW}(CAS-RAS)$	Nibble mode RMW RAS hold time	t_{NWSH}	65		85		105		ns
$t_{SUN}(W-CAS)$	Nibble mode WRITE setup time before CAS	t_{NWCS}	0		0		0		ns

CAS before RAS Refresh Cycle (Note 18)

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4257P-12		M5M4257P-15		M5M4257P-20		
			Min	Max	Min	Max	Min	Max	
$t_{SUR}(CAS-RAS)$	CAS setup time for auto refresh	t_{CSR}	30		30		40		ns
$t_{hR}(RAS-CAS)$	CAS hold time for auto refresh	t_{CHR}	50		50		50		ns
$t_{dR}(RAS-CAS)$	Precharge to CAS active time	t_{RPC}	0		0		0		ns

Note 18. Eight or more CAS before RAS cycles is necessary for proper operation of CAS before RAS refresh mode.


Nibble Mode Addressing Sequence Example

Sequence	Nibble bit	Column address								Row address										
		A ₀	A ₁	A ₂	A ₃	A ₄	A ₅	A ₆	A ₇	A ₈	A ₀	A ₁	A ₂	A ₃	A ₄	A ₅	A ₆		A ₇	A ₈
RAS/CAS	1	0	1	0	1	0	1	0	1	0	0	1	0	1	0	1	0	1	0	} External address Internally generated address
toggle CAS	2	0	1	0	1	0	1	0	1	0	0	1	0	1	0	1	0	1	1	
toggle CAS	3	0	1	0	1	0	1	0	1	1	0	1	0	1	0	1	0	1	0	
toggle CAS	4	0	1	0	1	0	1	0	1	1	0	1	0	1	0	1	0	1	1	
toggle CAS	1	0	1	0	1	0	1	0	1	0	0	1	0	1	0	1	0	1	0	


262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

TIMING DIAGRAMS (Note 19)

Read Cycle




Write Cycle (Early Write)




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles



RAS-Only Refresh Cycle (Note 20)




Note 19.  Indicates the don't care input

 The center-line indicates the high-impedance state

Note 20. $\overline{CAS} = V_{IH}$, \overline{W} , $D =$ don't care.
A₈ may be V_{IH} or V_{IL} .

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


CAS before RAS Refresh Cycle (Note 22)



Note 22: \bar{W} , D = don't care.


TYPICAL CHARACTERISTICS

NORMALIZED ACCESS TIME VS. SUPPLY VOLTAGE




SUPPLY VOLTAGE V_{CC} (V)

NORMALIZED ACCESS TIME VS. AMBIENT TEMPERATURE




AMBIENT TEMPERATURE T_a (°C)

ACCESS TIME VS. LOAD CAPACITANCE



LOAD CAPACITANCE C_L (pF)


NIBBLE MODE ACCESS TIME VS. SUPPLY VOLTAGE




SUPPLY VOLTAGE V_{CC} (V)

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


NIBBLE MODE ACCESS TIME VS. AMBIENT TEMPERATURE




OPERATING CURRENT VS. SUPPLY VOLTAGE




OPERATING CURRENT VS. AMBIENT TEMPERATURE




OPERATING CURRENT VS. CYCLE RATE



STANDBY CURRENT VS. SUPPLY VOLTAGE




STANDBY CURRENT VS. AMBIENT TEMPERATURE




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


REFRESH CURRENT
VS. SUPPLY VOLTAGE




REFRESH CURRENT
VS. AMBIENT TEMPERATURE




REFRESH CURRENT
VS. CYCLE RATE




NIBBLE MODE CURRENT
VS. SUPPLY VOLTAGE



NIBBLE MODE CURRENT
VS. AMBIENT TEMPERATURE




NIBBLE MODE CURRENT
VS. CYCLE RATE




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


ADDRESS AND DATA INPUT VOLTAGE VS. SUPPLY VOLTAGE




ADDRESS AND DATA INPUT VOLTAGE VS. AMBIENT TEMPERATURE




ADDRESS AND DATA INPUT VOLTAGE VS. AMBIENT TEMPERATURE




ADDRESS AND DATA INPUT VOLTAGE VS. AMBIENT TEMPERATURE



RAS, CAS AND WE INPUT VOLTAGE VS. SUPPLY VOLTAGE




RAS, CAS AND WE INPUT VOLTAGE VS. AMBIENT TEMPERATURE




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


RAS, CAS AND WE INPUT VOLTAGE VS. AMBIENT TEMPERATURE



RAS, CAS AND WE INPUT VOLTAGE VS. AMBIENT TEMPERATURE




RAS/CAS CYCLE HIDDEN REFRESH CYCLE RAS ONLY REFRESH CYCLE




50ns/DIVISION

NIBBLE MODE CYCLE



50ns/DIVISION


CURRENT WAVEFORM DURING POWER UP



50 μ s/DIVISION

M5M4256S-12, -15, -20

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM



DESCRIPTION


This is a family of 262 144-word by 1-bit dynamic RAMs, fabricated with the high performance N-channel silicon gate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process combined with silicidic technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the standard 16-pin package configuration and an increase in system densities. In addition to the \overline{RAS} only refresh mode, the Hidden refresh mode and \overline{CAS} before \overline{RAS} refresh mode are available.

FEATURES

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
M5M4256S-12	120	230	260
M5M4256S-15	150	260	230
M5M4256S-20	200	330	190

- Standard 16-pin package
- Single 5V±10% supply
- Low standby power dissipation: 22mW (max)
- Low operating power dissipation:
 - M5M4256S-12 413mW (max)
 - M5M4256S-15 385mW (max)
 - M5M4256S-20 303mW (max)
- Unlatched output enables two-dimensional chip selection and extended page boundary.

PIN CONFIGURATION (TOP VIEW)




Outline 16S1

- Early-write operation gives common I/O capability
- Read-modify-write, \overline{RAS} -only-refresh, Page-mode capabilities
- \overline{CAS} before \overline{RAS} refresh mode capability
- All input terminals have low input capacitance and are directly TTL-compatible
- Output is three-state and directly TTL-compatible
- 256 refresh cycles every 4ms. Pin 1 is not needed for refresh.
- \overline{CAS} controlled output allows hidden refresh

APPLICATION

- Main memory unit for computers
- Microcomputer memory

BLOCK DIAGRAM



262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

FUNCTION

The M5M4256S provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Output	Refresh	Remarks
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	D	Row address	Column address	Q		
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	*
Write	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	DNC	DNC	VLD	YES	
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note: ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, APD : applied, OPN : open.

* : Page mode identical except refresh is No.

SUMMARY OF OPERATIONS

Addressing

To select one of the 262 144 memory cells in the M5M4256S the 18-bit address signal must be multiplexed into 9 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ($\overline{\text{RAS}}$) latches the 9 row-address bits; next, the negative-going edge of the column-address-strobe pulse ($\overline{\text{CAS}}$) latches the 9 column-address bits. Timing of the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ $t_{d(\text{RAS-CAS})}$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\text{CAS}}$ control signals are inhibited almost until $t_{d(\text{RAS-CAS})\text{max}}$ ('gated $\overline{\text{CAS}}$ ' operation). The external $\overline{\text{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(\text{RAS-CAS})}$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\text{CAS}}$ has already been released, so that the internal $\overline{\text{CAS}}$ control signals are controlled by the externally applied $\overline{\text{CAS}}$, which also controls the access time.

Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions of $\overline{\text{W}}$ input and $\overline{\text{CAS}}$ input. Thus when the $\overline{\text{W}}$ input makes its negative transition prior to $\overline{\text{CAS}}$ input (early write), the data input is strobed by $\overline{\text{CAS}}$, and the negative transition of $\overline{\text{CAS}}$ is set as the

reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the $\overline{\text{W}}$ input makes its negative transition after $\overline{\text{CAS}}$, the $\overline{\text{W}}$ negative transition is set as the reference point for setup and hold times.

Data Output Control

The output of the M5M4256S is in the high-impedance state when $\overline{\text{CAS}}$ is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until $\overline{\text{CAS}}$ goes high, irrespective of the condition of $\overline{\text{RAS}}$.

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5M4256S, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\text{CAS}}$ pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

2 Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

3. Two Methods of Chip Selection

Since the output is not latched, \overline{CAS} is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that \overline{CAS} and/or \overline{RAS} can both be decoded for chip selection.

4. Extended-Page Boundary

By decoding \overline{CAS} , the page boundary can be extended beyond the 512 column locations in a single chip. In this case, \overline{RAS} must be applied to all devices.

Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of \overline{RAS} , because once the row address has been strobed, \overline{RAS} is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

Each of the 256 rows ($A_0 \sim A_7$) of the M5M4256S must be refreshed every 4 ms to maintain data. The methods of refreshing for the M5M4256S are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order (\overline{RAS}) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "wired-OR" outputs since output bus contention will occur.

2. \overline{RAS} Only Refresh

In this refresh method, the \overline{CAS} clock should be at a V_{IH} level and the system must perform \overline{RAS} Only cycle on all 256 row address every 4 ms. The sequential row addresses from an external counter are latched with the \overline{RAS} clock and associated internal row locations are refreshed. A \overline{RAS} Only Refresh cycle maintains the output in the high impedance state with a typical power reduction of 20% over a read or write cycle.

3. \overline{CAS} before \overline{RAS} Refresh

If \overline{CAS} falls $t_{SUR(CAS-RAS)}$ earlier than \overline{RAS} and if \overline{CAS} is kept low by $t_{HR(RAS-CAS)}$ after \overline{RAS} falls, \overline{CAS} before \overline{RAS} Refresh is initiated. The external address is ignored and the refresh address generated by the internal 8-bit counter is put into the address buffer to refresh the corresponding row. The output will stay in the high impedance state.

If \overline{CAS} is kept low after the above operation, \overline{RAS} cycle initiates \overline{RAS} Only Refresh with internally generated refresh address (Automatic refresh). The output will again stay in the high impedance state.

Bringing \overline{RAS} high and then low while \overline{CAS} remains high initiates the normal \overline{RAS} Only Refresh using the external address.

If \overline{CAS} is kept low after the normal read/write cycle, \overline{RAS} cycle initiates the \overline{RAS} Only Refresh using the internal refresh address and especially after the normal read cycle, it becomes Hidden Refresh with internal address. The output is available until \overline{CAS} is brought high.

4. Hidden Refresh

A feature of the M5M4256S is that refresh cycles may be performed while maintaining valid data at the output pin by extending the \overline{CAS} active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding \overline{CAS} at V_{IL} and taking \overline{RAS} high and after a specified precharge period, executing a \overline{RAS} -only cycling, but with \overline{CAS} held low.

The advantage of this refresh mode is that data can be held valid at the output data port indefinitely by leaving the \overline{CAS} asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the M5M4256S is dynamic, and most of the power is dissipated when addresses are strobed. Both \overline{RAS} and \overline{CAS} are decoded and applied to the M5M4256S as chip-select in the memory system, but if \overline{RAS} is decoded, all unselected devices go into stand-by independent of the \overline{CAS} condition, minimizing system power dissipation.

Power Supplies

The M5M4256S operates on a single 5V power supply.

A wait of some 500 μ s and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1 ~ 7	V
V _I	Input voltage		-1 ~ 7	V
V _O	Output voltage		-1 ~ 7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a = 25°C	1000	mW
T _{opr}	Operating free-air temperature range		0 ~ 70	°C
T _{stg}	Storage temperature range		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0 ~ 70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		6.5	V
V _{IL}	Low-level input voltage, all inputs	-2		0.8	V

Note 1: All voltage values are with respect to V_{SS}

ELECTRICAL CHARACTERISTICS (T_a = 0 ~ 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} = -5mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} = 4.2mA	0		0.4	V
I _{OZ}	Off-state output current	Q floating 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA
I _I	Input current	0V ≤ V _{IN} ≤ V _{CC} , Other input pins = 0V	-10		10	μA
I _{CC1(AV)}	Average supply current from V _{CC} , operating (Note 3, 4)	M5M4256S-12 M5M4256S-15 M5M4256S-20 RAS, CAS cycling t _{CR} = t _{CW} = min, output open			75	mA
					70	mA
					55	mA
I _{CC2}	Supply current from V _{CC} , standby	RAS = CAS = V _{IH} output open			4	mA
I _{CC3(AV)}	Average supply current from V _{CC} , refreshing (Note 3)	M5M4256S-12 M5M4256S-15 M5M4256S-20 RAS cycling CAS = V _{IH} t _{C(RAS)} = min, output open			60	mA
					55	mA
					45	mA
I _{CC4(AV)}	Average supply current from V _{CC} , page mode (Note 3, 4)	M5M4256S-12 M5M4256S-15 M5M4256S-20 RAS = V _{IL} , CAS cycling t _{CPG} = min, output open			55	mA
					50	mA
					45	mA
I _{CC6(AV)}	Average supply current from V _{CC} , CAS before RAS refresh mode (Note 3)	M5M4256S-12 M5M4256S-15 M5M4256S-20 CAS before RAS refresh cycling t _{C(RAS)} = min, output open			60	mA
					55	mA*
					45	mA
C _{I(A)}	Input capacitance, address inputs	V _I = V _{SS} f = 1MHz V _i = 25mVrms			5	pF
C _{I(D)}	Input capacitance, data input				5	pF
C _{I(W)}	Input capacitance, write control input				7	pF
C _{I(RAS)}	Input capacitance, RAS input				10	pF
C _{I(CAS)}	Input capacitance, CAS input				10	pF
C _O	Output capacitance	V _O = V _{SS} , f = 1MHz, V _i = 25mVrms			7	pF

Note 2: Current flowing into an IC is positive; out is negative.

3: I_{CC1(AV)}, I_{CC3(AV)}, I_{CC4(AV)} and I_{CC6(AV)} are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I_{CC1(AV)} and I_{CC4(AV)} are dependent on output loading. Specified values are obtained with the output open.

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)

($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted, See notes 5, 6 and 7.)

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256S-12		M5M4256S-15		M5M4256S-20		
			Min	Max	Min	Max	Min	Max	
t_{ORF}	Refresh cycle time	t_{REF}		4		4		4	ms
$t_W(\text{RASH})$	$\overline{\text{RAS}}$ high pulse width	t_{RP}	100		100		120		ns
$t_W(\text{RASL})$	$\overline{\text{RAS}}$ low pulse width	t_{RAS}	120	10000	150	10000	200	10000	ns
$t_W(\text{CASL})$	$\overline{\text{CAS}}$ low pulse width	t_{CAS}	60		75		100		ns
$t_W(\text{CASH})$	$\overline{\text{CAS}}$ high pulse width (Note 8)	t_{CPN}	30		35		40		ns
$t_h(\text{RAS-CAS})$	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$	t_{CSH}	120		150		200		ns
$t_h(\text{CAS-RAS})$	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$	t_{RSH}	60		75		100		ns
$t_d(\text{CAS-RAS})$	Delay time, $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ (Note 9)	t_{CRP}	30		30		40		ns
$t_d(\text{RAS-CAS})$	Delay time, $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ (Note 10)	t_{RCD}	25	60	25	75	30	100	ns
$t_{SU}(\text{RA-RAS})$	Row address setup time before $\overline{\text{RAS}}$	t_{ASR}	0		0		0		ns
$t_{SU}(\text{CA-CAS})$	Column address setup time before $\overline{\text{CAS}}$	t_{ASC}	0		-5		-5		ns
$t_h(\text{RAS-RA})$	Row address hold time after $\overline{\text{RAS}}$	t_{RAH}	15		20		25		ns
$t_h(\text{CAS-CA})$	Column address hold time after $\overline{\text{CAS}}$	t_{CAH}	20		25		35		ns
$t_h(\text{RAS-CA})$	Column address hold time after $\overline{\text{RAS}}$	t_{AR}	80		100		135		ns
t_{THL}	Transition time	t_T	3	50	3	50	3	50	ns
t_{TLH}									

Note 5: An initial pause of 500 μ s is required after power-up followed by any eight $\overline{\text{RAS}}$ or $\overline{\text{RAS/CAS}}$ cycles before proper device operation is achieved.

6: The switching characteristics are defined as $t_{THL} = t_{TLH} = 5\text{ns}$.

7: Reference levels of input signals are $V_{IH \text{ min.}}$ and $V_{IL \text{ max.}}$. Reference levels for transition time are also between V_{IH} and V_{IL} .

8: Except for page-mode.

9: $t_d(\text{CAS-RAS})$ requirement is applicable for all $\overline{\text{RAS/CAS}}$ cycles.

10: Operation within the $t_d(\text{RAS-CAS})$ max limit insures that $t_a(\text{RAS})$ max can be met. $t_d(\text{RAS-CAS})$ max is specified reference point only; if

$t_d(\text{RAS-CAS})$ is greater than the specified $t_d(\text{RAS-CAS})$ max limit, then access time is controlled exclusively by $t_a(\text{CAS})$.

$t_d(\text{RAS-CAS}) \text{ min} = t_h(\text{RAS-RA}) \text{ min} + 2t_{THL}(t_{TLH}) + t_{SU}(\text{CA-CAS}) \text{ min}$.

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted)

Read Cycle

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256S-12		M5M4256S-15		M5M4256S-20		
			Min	Max	Min	Max	Min	Max	
t_{CR}	Read cycle time	t_{RC}	230		260		330		ns
$t_{SU}(\text{R-CAS})$	Read setup time before $\overline{\text{CAS}}$	t_{RCS}	0		0		0		ns
$t_h(\text{CAS-R})$	Read hold time after $\overline{\text{CAS}}$ (Note 11)	t_{RCH}	0		0		0		ns
$t_h(\text{RAS-R})$	Read hold time after $\overline{\text{RAS}}$ (Note 11)	t_{RRH}	20		20		25		ns
$t_{dis}(\text{CAS})$	Output disable time (Note 12)	t_{OFF}	0	35	0	40	0	50	ns
$t_{\phi}(\text{CAS})$	$\overline{\text{CAS}}$ access time (Note 13)	t_{CAC}		60		75		100	ns
$t_a(\text{RAS})$	$\overline{\text{RAS}}$ access time (Note 14)	t_{RAC}		120		150		200	ns

Note 11: Either $t_h(\text{RAS-R})$ or $t_h(\text{CAS-R})$ must be satisfied for a read cycle.

12: $t_{dis}(\text{CAS})$ max defines the time at which the output achieves the open circuit condition and is not reference to V_{OH} or V_{OL} .

13: This is the value when $t_d(\text{RAS-CAS}) \geq t_d(\text{RAS-CAS}) \text{ max}$. Test conditions; Load = 2TTL, $C_L = 100\text{pF}$

14: This is the value when $t_d(\text{RAS-CAS}) < t_d(\text{RAS-CAS}) \text{ max}$. When $t_d(\text{RAS-CAS}) \geq t_d(\text{RAS-CAS}) \text{ max}$, $t_a(\text{RAS})$ will increase by the amount that

$t_d(\text{RAS-CAS})$ exceeds the value shown. Test conditions; Load = 2TTL, $C_L = 100\text{pF}$

Write Cycle

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256S-12		M5M4256S-15		M5M4256S-20		
			Min	Max	Min	Max	Min	Max	
t_{CW}	Write cycle time	t_{RC}	230		260		330		ns
$t_{SU}(\text{W-CAS})$	Write setup time before $\overline{\text{CAS}}$ (Note 17)	t_{WCS}	-5		-10		-10		ns
$t_h(\text{CAS-W})$	Write hold time after $\overline{\text{CAS}}$	t_{WCH}	40		45		55		ns
$t_h(\text{RAS-W})$	Write hold time after $\overline{\text{RAS}}$	t_{WCR}	100		120		155		ns
$t_h(\text{W-RAS})$	$\overline{\text{RAS}}$ hold time after write	t_{RWL}	40		45		55		ns
$t_h(\text{W-CAS})$	$\overline{\text{CAS}}$ hold time after write	t_{CWL}	40		45		55		ns
$t_W(\text{W})$	Write pulse width	t_{WP}	40		45		55		ns
$t_{SU}(\text{D-CAS})$	Data-in setup time before $\overline{\text{CAS}}$	t_{DS}	0		0		0		ns
$t_h(\text{CAS-D})$	Data-in hold time after $\overline{\text{CAS}}$	t_{DH}	30		35		40		ns
$t_h(\text{RAS-D})$	Data-in hold time after $\overline{\text{RAS}}$	t_{DHR}	90		110		140		ns

M5M4256S-12, -15, -20

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Read, Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256S-12		M5M4256S-15		M5M4256S-20		
			Min	Max	Min	Max	Min	Max	
t_{CRW}	Read-write cycle time (Note 15)	t_{RWC}	260		295		370		ns
t_{CRMW}	Read-modify-write cycle time (Note 16)	t_{RMWC}	275		310		390		ns
$t_{h(W-RAS)}$	RAS hold time after write	t_{RWL}	40		45		55		ns
$t_{h(W-CAS)}$	CAS hold time after write	t_{CWL}	40		45		55		ns
$t_{w(W)}$	Write pulse width	t_{WP}	40		45		55		ns
$t_{su(R-CAS)}$	Read setup time before CAS	t_{RCS}	0		0		0		ns
$t_{d(RAS-W)}$	Delay time, RAS to write (Note 17)	t_{RWD}	110		135		180		ns
$t_{d(CAS-W)}$	Delay time, CAS to write (Note 17)	t_{CWD}	50		60		80		ns
$t_{su(D-W)}$	Data-in set-up time before write	t_{DS}	0		0		0		ns
$t_{h(W-D)}$	Data-in hold time after write	t_{DH}	40		45		55		ns
$t_{dis(CAS)}$	Output disable time	t_{OFF}	0	35	0	40	0	50	ns
$t_a(CAS)$	CAS access time (Note 13)	t_{CAC}		60		75		100	ns
$t_a(RAS)$	RAS access time (Note 14)	t_{RAC}		120		150		200	ns

Note 15: t_{CRWmin} is defined as $t_{CRWmin} = t_{d(RAS-CAS)max} + t_{d(CAS-W)min} + t_{h(W-RAS)} + t_{w(RASH)} + 3t_{TLH(TLH)}$

16: $t_{CRMWmin}$ is defined as $t_{CRMWmin} = t_a(RAS)max + t_{h(W-RAS)} + t_{w(RASH)} + 3t_{TLH(TLH)}$

17: $t_{su(W-CAS)}$, $t_{d(RAS-W)}$, and $t_{d(CAS-W)}$ do not define the limits of operation, but are included as electrical characteristics only.

When $t_{su(W-CAS)} \geq t_{su(W-CAS)min}$, an early-write cycle is performed, and the data output keeps the high-impedance state.

When $t_{d(RAS-W)} \geq t_{d(RAS-W)min}$, and $t_{d(CAS-W)} \geq t_{su(W-CAS)min}$ a read-write cycle is performed, and the data of the selected address will be read out on the data output.

For all conditions other than those described above, the condition of data output (at access time and until \overline{CAS} goes back to V_{IH}) is not defined.

Page-Mode Cycle

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256S-12		M5M4256S-15		M5M4256S-20		
			Min	Max	Min	Max	Min	Max	
t_{CPG}	Page-mode cycle time	t_{PC}	125		145		190		ns
$t_{w(CASH)}$	\overline{CAS} high pulse width	t_{CP}	55		60		80		ns
t_{CPGRW}	Page-mode RW cycle time	t_{PCRW}	160		180		230		ns
t_{CPGRMW}	Page-mode RMW cycle time	t_{PCRMW}	170		195		250		ns

CAS before RAS Refresh Cycle (Note 18)


Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256S-12		M5M4256S-15		M5M4256S-20		
			Min	Max	Min	Max	Min	Max	
$t_{suR(CAS-RAS)}$	CAS setup time for auto refresh	t_{CSR}	30		30		40		ns
$t_{hR(RAS-CAS)}$	CAS hold time for auto refresh	t_{CHR}	50		50		50		ns
$t_{dR(RAS-CAS)}$	Precharge to \overline{CAS} active time	t_{RPC}	0		0		0		ns

Note 18: Eight or more \overline{CAS} before \overline{RAS} cycles is necessary for proper operation of \overline{CAS} before \overline{RAS} refresh mode.


262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

TIMING DIAGRAMS (Note 19)

Read Cycle




Write Cycle (Early Write)




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles



RAS-Only Refresh Cycle (Note 20)




Note 19.  Indicates the don't care input

 The center-line indicates the high-impedance state


Note 20. $\overline{\text{CAS}} = V_{IH}$, $\overline{\text{W}}$, $\text{D} = \text{don't care}$.
 A_8 may be V_{IH} or V_{IL} .

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Page-Mode Read Cycle




Page-Mode Write Cycle




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Hidden Refresh Cycle



CAS before RAS Refresh Cycle (Note 21)




Note 21: \bar{W} , D = don't care.


262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

TYPICAL CHARACTERISTICS


NORMALIZED ACCESS TIME VS. SUPPLY VOLTAGE




NORMALIZED ACCESS TIME VS. AMBIENT TEMPERATURE




ACCESS TIME VS. LOAD CAPACITANCE




OPERATING CURRENT VS. SUPPLY VOLTAGE



OPERATING CURRENT VS. AMBIENT TEMPERATURE




OPERATING CURRENT VS. CYCLE RATE




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


**STANDBY CURRENT
 VS. SUPPLY VOLTAGE**




**STANDBY CURRENT
 VS. AMBIENT TEMPERATURE**




**REFRESH CURRENT
 VS. SUPPLY VOLTAGE**




**REFRESH CURRENT
 VS. AMBIENT TEMPERATURE**









**REFRESH CURRENT
 VS. CYCLE RATE**



**PAGE MODE CURRENT
 VS. SUPPLY VOLTAGE**




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


RAS, CAS AND WE INPUT VOLTAGE VS. SUPPLY VOLTAGE




RAS, CAS AND WE INPUT VOLTAGE VS. AMBIENT TEMPERATURE




RAS, CAS AND WE INPUT VOLTAGE VS. AMBIENT TEMPERATURE




RAS, CAS AND WE INPUT VOLTAGE VS. AMBIENT TEMPERATURE




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM




50ns/DIVISION



50ns/DIVISION



50 μ s/DIVISION



MITSUBISHI LSIs

M5M4257S-12, -15, -20

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

DESCRIPTION


This is a family of 262 144-word by 1-bit dynamic RAMs, fabricated with the high performance N-channel silicon gate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the standard 16-pin package configuration and an increase in system densities. In addition to the $\overline{\text{RAS}}$ only refresh mode, the Hidden refresh mode and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode are available.

FEATURES

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
M5M4257S-12	120	230	260
M5M4257S-15	150	260	230
M5M4257S-20	200	330	190

- Standard 16-pin package
- Single 5V±10% supply
- Low standby power dissipation: 22mW (max)
- Low operating power dissipation:
 - M5M4257S-12 413mW (max)
 - M5M4257S-15 385mW (max)
 - M5M4257S-20 303mW (max)
- Unlatched output enables two-dimensional chip selection

PIN CONFIGURATION (TOP VIEW)




Outline 16S1

- Early-write operation gives common I/O capability
- Read-modify-write, $\overline{\text{RAS}}$ -only-refresh, Nibble-mode capabilities. (Pin 1 is used for nibble mode)
- CAS before $\overline{\text{RAS}}$ refresh mode capability
- All input terminals have low input capacitance and are directly TTL-compatible
- Output is three-state and directly TTL-compatible
- 256 refresh cycles every 4ms. Pin 1 is not needed for refresh.
- $\overline{\text{CAS}}$ controlled output allows hidden refresh

APPLICATION

- Main memory unit for computers
- Microcomputer memory

BLOCK DIAGRAM



262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

FUNCTION

The M5M4257S provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., nibble mode, $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Output		Refresh	Remarks
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	D	Row address	Column address	Q			
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	*	
Write	ACT	ACT	ACT	VLD	APD	APD	OPN	YES		
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES		
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES		
Hidden refresh	ACT	ACT	DNC	DNC	DNC	DNC	VLD	YES		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	YES		
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO		

Note: ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, APD : applied, OPN : open.

* : Nibble mode identical except refresh is No., and Nibble mode column address is DNC. While toggling $\overline{\text{CAS}}$.

SUMMARY OF OPERATIONS

Addressing

To select one of the 262 144 memory cells in the M5M4257S the 18-bit address signal must be multiplexed into 9 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ($\overline{\text{RAS}}$) latches the 9 row-address bits; next, the negative-going edge of the column-address-strobe pulse ($\overline{\text{CAS}}$) latches the 9 column-address bits. Timing of the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ $t_d(\text{RAS-CAS})$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\text{CAS}}$ control signals are inhibited almost until $t_d(\text{RAS-CAS})_{\text{max}}$ ('gated $\overline{\text{CAS}}$ ' operation). The external $\overline{\text{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_d(\text{RAS-CAS})$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\text{CAS}}$ has already been released, so that the internal $\overline{\text{CAS}}$ control signals are controlled by the externally applied $\overline{\text{CAS}}$, which also controls the access time.

Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions of $\overline{\text{W}}$ input and $\overline{\text{CAS}}$ input. Thus when the $\overline{\text{W}}$ input makes its negative transition prior to $\overline{\text{CAS}}$ input (early write), the data input is strobed by $\overline{\text{CAS}}$, and the negative transition of $\overline{\text{CAS}}$ is set as the

reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the $\overline{\text{W}}$ input makes its negative transition after $\overline{\text{CAS}}$, the $\overline{\text{W}}$ negative transition is set as the reference point for setup and hold times.

Data Output Control

The output of the M5M4257S is in the high-impedance state when $\overline{\text{CAS}}$ is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until $\overline{\text{CAS}}$ goes high, irrespective of the condition of $\overline{\text{RAS}}$.

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5M4257S, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\text{CAS}}$ pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

2 Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

3. Two Methods of Chip Selection

Since the output is not latched, $\overline{\text{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that $\overline{\text{CAS}}$ and/or $\overline{\text{RAS}}$ can both be decoded for chip selection.

4. Extended-Page Boundary

By decoding $\overline{\text{CAS}}$, the page boundary can be extended beyond the 512 column locations in a single chip. In this case, $\overline{\text{RAS}}$ must be applied to all devices.

Nibble-Mode Operation

The M5M4257S is designed to allow high speed serial read, write or read-modify-write access of 4 bits of data. The first of 4 nibble bits is accessed by the normal mode with read data coming out at $t_{a(\text{CAS})}$ time. Next 2, 3 or 4 nibble bits is read or written by bringing $\overline{\text{CAS}}$ high then low (toggle) while $\overline{\text{RAS}}$ remains low. Thus the time required to strobe in not only the row address but also the column address is eliminated, thereby faster access and shorter cycle time than that of Page-Mode is achieved.

Address on pin 1 (row address A8 and column address A8) is used to select 1 of the 4 nibble bits for initial access. Toggling $\overline{\text{CAS}}$ causes row A8 and column A8 to be incremented by the internal shift register with A8 row being the least significant address and allows to access to the next nibble bit. If more than 4 bits are accessed during this mode the same address bit will be accessed cyclically. In Nibble-Mode, any combination of read, write and read-modify-write operation is possible (e.g. first bit read, second bit write, third bit read-modify-write, etc.).

Refresh

Each of the 256 rows ($A_0 \sim A_7$) of the M5M4257S must be refreshed every 4 ms to maintain data. The methods of refreshing for the M5M4257S are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ($\overline{\text{RAS}}$) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "wired-OR" outputs since output bus contention will occur.

2. $\overline{\text{RAS}}$ Only Refresh

In this refresh method, the $\overline{\text{CAS}}$ clock should be at a V_{IH} level and the system must perform $\overline{\text{RAS}}$ Only cycle on all 256 row address every 4 ms. The sequential row addresses from an external counter are latched with the $\overline{\text{RAS}}$ clock and associated internal row locations are refreshed. A $\overline{\text{RAS}}$ Only Refresh cycle maintains the output in the high impedance state with a typical power reduction of 20% over a read or write cycle.

3. $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh

If $\overline{\text{CAS}}$ falls $t_{\text{SUR}(\text{CAS-RAS})}$ earlier than $\overline{\text{RAS}}$ and if $\overline{\text{CAS}}$ is kept low by $t_{\text{HR}(\text{RAS-CAS})}$ after $\overline{\text{RAS}}$ falls, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh is initiated. The external address is ignored and the refresh address generated by the internal 8-bit counter is put into the address buffer to refresh the corresponding row. The output will stay in the high impedance state.

If $\overline{\text{CAS}}$ is kept low after the above operation, $\overline{\text{RAS}}$ cycle initiates $\overline{\text{RAS}}$ Only Refresh with internally generated refresh address (Automatic refresh). The output will again stay in the high impedance state.

Bringing $\overline{\text{RAS}}$ high and then low while $\overline{\text{CAS}}$ remains high initiates the normal $\overline{\text{RAS}}$ Only Refresh using the external address.

If $\overline{\text{CAS}}$ is kept low after the normal read/write cycle, $\overline{\text{RAS}}$ cycle initiates the $\overline{\text{RAS}}$ Only Refresh using the internal refresh address and especially after the normal read cycle, it becomes Hidden Refresh with internal address. The output is available unit $\overline{\text{CAS}}$ is brought high.

4. Hidden Refresh

A feature of the M5M4257S is that refresh cycles may be performed while maintaining valid data at the output pin by extending the $\overline{\text{CAS}}$ active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period, executing a $\overline{\text{RAS}}$ -only cycling, but with $\overline{\text{CAS}}$ held low.

The advantage of this refresh mode is that data can be held valid at the output data port indefinitely by leaving the $\overline{\text{CAS}}$ asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the M5M4257S is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are decoded and applied to the M5M4257S as chip-select in the memory system, but if $\overline{\text{RAS}}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\text{CAS}}$ condition, minimizing system power dissipation.

Power Supplies

The M5M4257S operates on a single 5V power supply.

A wait of some 500 μ s and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.

M5M4257S-12, -15, -20

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1 ~ 7	V
V _I	Input voltage		-1 ~ 7	V
V _O	Output voltage		-1 ~ 7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a = 25°C	1000	mW
T _{opr}	Operating free-air temperature range		0 ~ 70	°C
T _{stg}	Storage temperature range		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0 ~ 70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		6.5	V
V _{IL}	Low-level input voltage, all inputs	-2		0.8	V

Note 1: All voltage values are with respect to V_{SS}

ELECTRICAL CHARACTERISTICS (T_a = 0 ~ 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
V _{OH}	High-level output voltage	I _{OH} = -5 mA	2.4		V _{CC}	V	
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA	0		0.4	V	
I _{OZ}	Off-state output current	Q floating 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA	
I _I	Input current	0V ≤ V _{IN} ≤ V _{CC} , Other input pins = 0V	-10		10	μA	
I _{CC1} (AV)	Average supply current from V _{CC} , operating (Note 3, 4)	M5M4257S-12			75	mA	
		M5M4257S-15			70	mA	
		M5M4257S-20			55	mA	
I _{CC2}	Supply current from V _{CC} ; standby	RAS = CAS = V _{IH} output open			4	mA	
I _{CC3} (AV)	Average supply current from V _{CC} , refreshing (Note 3)	M5M4257S-12	RAS cycling	CAS = V _{IH}		60	mA
		M5M4257S-15				55	mA
		M5M4257S-20	t _{C(RAS)} = min, output open			45	mA
I _{CC5} (AV)	Average supply current from V _{CC} , nibble mode	M5M4257S-12	RAS = V _{IL} , CAS cycling			35	mA
		M5M4257S-15				30	mA
		M5M4257S-20	t _{CN} = min, output open			28	mA
I _{CC6} (AV)	Average supply current from V _{CC} , CAS before RAS refresh mode (Note 3)	M5M4257S-12	CAS before RAS refresh cycling			60	mA
		M5M4257S-15				55	mA
		M5M4257S-20	t _{C(RAS)} = min, output open			45	mA
C _I (A)	Input capacitance, address inputs	V _I = V _{SS} f = 1MHz V _i = 25 mVrms			5	pF	
C _I (D)	Input capacitance, data input				5	pF	
C _I (W)	Input capacitance, write control input				7	pF	
C _I (RAS)	Input capacitance, RAS input				10	pF	
C _I (CAS)	Input capacitance, CAS input				10	pF	
C _O	Output capacitance		V _O = V _{SS} , f = 1MHz, V _i = 25mVrms			7	pF

Note 2: Current flowing into an IC is positive; out is negative.

3: I_{CC1}(AV), I_{CC3}(AV), I_{CC5}(AV) and I_{CC6}(AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I_{CC1}(AV) and I_{CC5}(AV) are dependent on output loading. Specified values are obtained with the output open.

M5M4257S-12, -15, -20

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Nibble-Mode Cycle)

($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted, See notes 5, 6 and 7)

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4257S-12		M5M4257S-15		M5M4257S-20		
			Min	Max	Min	Max	Min	Max	
t_{CRF}	Refresh cycle time	t_{REF}		4		4		4	ms
$t_{W(RASH)}$	\overline{RAS} high pulse width	t_{RP}	100		100		120		ns
$t_{W(RASL)}$	\overline{RAS} low pulse width	t_{RAS}	120	10000	150	10000	200	10000	ns
$t_{W(CASL)}$	\overline{CAS} low pulse width	t_{CAS}	60		75		100		ns
$t_{W(CASH)}$	\overline{CAS} high pulse width (Note 8)	t_{CPN}	30		35		40		ns
$t_h(RAS-CAS)$	\overline{CAS} hold time after \overline{RAS}	t_{CSH}	120		150		200		ns
$t_h(CAS-RAS)$	\overline{RAS} hold time after \overline{CAS}	t_{RSH}	60		75		100		ns
$t_d(CAS-RAS)$	Delay time, \overline{CAS} to \overline{RAS} (Note 9)	t_{CRP}	30		30		40		ns
$t_d(RAS-CAS)$	Delay time, \overline{RAS} to \overline{CAS} (Note 10)	t_{RCD}	25	60	25	75	30	100	ns
$t_{SU(RA-RAS)}$	Row address setup time before \overline{RAS}	t_{ASR}	0		0		0		ns
$t_{SU(CA-CAS)}$	Column address setup time before \overline{CAS}	t_{ASC}	0		-5		-5		ns
$t_h(RAS-RA)$	Row address hold time after \overline{RAS}	t_{RAH}	15		20		25		ns
$t_h(CAS-CA)$	Column address hold time after \overline{CAS}	t_{CAH}	20		25		35		ns
$t_h(RAS-CA)$	Column address hold time after \overline{RAS}	t_{AR}	80		100		135		ns
t_{THL}	Transition time	t_T	3	50	3	50	3	50	ns
t_{TLH}									

Note 5: An initial pause of 500 μ s is required after power-up followed by any eight \overline{RAS} or $\overline{RAS}/\overline{CAS}$ cycles before proper device operation is achieved.

6: The switching characteristics are defined as $t_{THL} = t_{TLH} = 5\text{ns}$.

7: Reference levels of input signals are $V_{IH\ min}$ and $V_{IL\ max}$. Reference levels for transition time are also between V_{IH} and V_{IL} .

8: Except for nibble-mode.

9: $t_d(RAS-CAS)$ requirement is applicable for all $\overline{RAS}/\overline{CAS}$ cycles.

10: Operation within the $t_d(RAS-CAS)$ max limit insures that $t_a(RAS)$ max can be met. $t_d(RAS-CAS)$ max is specified reference point only; if

$t_d(RAS-CAS)$ is greater than the specified $t_d(RAS-CAS)$ max limit, then access time is controlled exclusively by $t_a(CAS)$.

$t_d(RAS-CAS)/\text{min} = t_h(RAS-RA)/\text{min} + 2t_{THL}(t_{TLH}) + t_{SU(CA-CAS)/\text{min}}$.

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted)

Read Cycle

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4257S-12		M5M4257S-15		M5M4257S-20		
			Min	Max	Min	Max	Min	Max	
t_{CR}	Read cycle time	t_{RC}	230		260		330		ns
$t_{SU(R-CAS)}$	Read setup time before \overline{CAS}	t_{RCS}	0		0		0		ns
$t_h(CAS-R)$	Read hold time after \overline{CAS} (Note 11)	t_{RCH}	0		0		0		ns
$t_h(RAS-R)$	Read hold time after \overline{RAS} (Note 11)	t_{RRH}	20		20		25		ns
$t_{dis}(CAS)$	Output disable time (Note 12)	t_{OFF}	0	35	0	40	0	50	ns
$t_a(CAS)$	\overline{CAS} access time (Note 13)	t_{CAC}		60		75		100	ns
$t_a(RAS)$	\overline{RAS} access time (Note 14)	t_{RAC}		120		150		200	ns

Note 11: Either $t_h(RAS-R)$ or $t_h(CAS-R)$ must be satisfied for a read cycle.

12: $t_{dis}(CAS)$ max defines the time at which the output achieves the open circuit condition and is not reference to V_{OH} or V_{OL} .

13: This is the value when $t_d(RAS-CAS) \geq t_d(RAS-CAS)$ max. Test conditions; Load = 2T TL, $C_L = 100\text{pF}$.

14: This is the value when $t_d(RAS-CAS) < t_d(RAS-CAS)$ max. When $t_d(RAS-CAS) \geq t_d(RAS-CAS)$ max, $t_a(RAS)$ will increase by the amount that $t_d(RAS-CAS)$ exceeds the value shown. Test conditions; Load = 2T TL, $C_L = 100\text{pF}$.

Write Cycle

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4257S-12		M5M4257S-15		M5M4257S-20		
			Min	Max	Min	Max	Min	Max	
t_{CW}	Write cycle time	t_{RC}	230		260		330		ns
$t_{SU(W-CAS)}$	Write setup time before \overline{CAS} (Note 17)	t_{WCS}	-5		-10		-10		ns
$t_h(CAS-W)$	Write hold time after \overline{CAS}	t_{WCH}	40		45		55		ns
$t_h(RAS-W)$	Write hold time after \overline{RAS}	t_{WCR}	100		120		155		ns
$t_h(W-RAS)$	\overline{RAS} hold time after write	t_{RWL}	40		45		55		ns
$t_h(W-CAS)$	\overline{CAS} hold time after write	t_{CWL}	40		45		55		ns
$t_{W(W)}$	Write pulse width	t_{WP}	40		45		55		ns
$t_{SU(D-CAS)}$	Data-in setup time before \overline{CAS}	t_{DS}	0		0		0		ns
$t_h(CAS-D)$	Data-in hold time after \overline{CAS}	t_{DH}	30		35		40		ns
$t_h(RAS-D)$	Data-in hold time after \overline{RAS}	t_{DHR}	90		110		140		ns

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Read, Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4257S-12		M5M4257S-15		M5M4257S-20		
			Min	Max	Min	Max	Min	Max	
t _{CRW}	Read-write cycle time (Note 15)	t _{RWC}	260		295		370		ns
t _{CRMW}	Read-modify-write cycle time (Note 16)	t _{RMWC}	275		310		390		ns
t _{h(W-RAS)}	RAS hold time after write	t _{RWL}	40		45		55		ns
t _{h(W-CAS)}	CAS hold time after write	t _{CWL}	40		45		55		ns
t _{w(W)}	Write pulse width	t _{WP}	40		45		55		ns
t _{SU(R-CAS)}	Read setup time before CAS	t _{RCS}	0		0		0		ns
t _{d(RAS-W)}	Delay time, RAS to write (Note 17)	t _{RWD}	110		135		180		ns
t _{d(CAS-W)}	Delay time, CAS to write (Note 17)	t _{CWD}	50		60		80		ns
t _{SU(D-W)}	Data-in set-up time before write	t _{DS}	0		0		0		ns
t _{h(W-D)}	Data-in hold time after write	t _{DH}	40		45		55		ns
t _{dis(CAS)}	Output disable time	t _{OFF}	0	35	0	40	0	50	ns
t _{a(CAS)}	CAS access time (Note 13)	t _{CAC}		60		75		100	ns
t _{a(RAS)}	RAS access time (Note 14)	t _{RAC}		120		150		200	ns

Note 15: t_{CRW min} is defined as t_{CRW min} = t_{d(RAS-CAS)max} + t_{d(CAS-W)min} + t_{h(W-RAS)} + t_{w(RASH)} + 3t_{TLH(tTHL)}

16: t_{CRMW min} is defined as t_{CRMW min} = t_{a(RAS)max} + t_{h(W-RAS)} + t_{w(RAS-H)} + 3t_{TLH(tTHL)}

17: t_{SU(W-CAS)}, t_{d(RAS-W)}, and t_{d(CAS-W)} do not define the limits of operation, but are included as electrical characteristics only.

When t_{SU(W-CAS)} ≥ t_{SU(W-CAS)min}, an early-write cycle is performed, and the data output keeps the high-impedance state.

When t_{d(RAS-W)} ≥ t_{d(RAS-W)min}, and t_{d(CAS-W)} ≥ t_{SU(W-CAS)min} a read-write cycle is performed, and the data of the selected address will be read out on the data output.

For all conditions other than those described above, the condition of data output (at access time and until CAS goes back to VIH) is not defined.

Nibble-Mode Cycle

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4257S-12		M5M4257S-15		M5M4257S-20		
			Min	Max	Min	Max	Min	Max	
t _{CN}	Nibble mode cycle time	t _{NC}	55		70		90		ns
t _{aN(CAS)}	Nibble mode access time	t _{NAC}		30		40		50	ns
t _{wN(CASL)}	Nibble mode CAS low pulse width	t _{NCAS}	30		40		50		ns
t _{wN(CASH)}	Nibble mode precharge time	t _{NP}	15		20		30		ns
t _{hN(CAS-RAS)}	Nibble mode RAS hold time	t _{NRSH}	30		40		50		ns
t _{dN(CAS-W)}	Nibble mode CAS to WRITE delay	t _{NCOWD}	30		40		50		ns
t _{wNRMW(CASL)}	Nibble mode RMW CAS pulse width	t _{NCRW}	65		85		105		ns
t _{hNRMW(W-CAS)}	Nibble mode WRITE to CAS lead time	t _{NCWL}	30		40		50		ns
t _{hNRMW(CAS-RAS)}	Nibble mode RMW RAS hold time	t _{NWSH}	65		85		105		ns
t _{SUN(W-CAS)}	Nibble mode WRITE setup time before CAS	t _{NWCS}	0		0		0		ns

CAS before RAS Refresh Cycle (Note 18)

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4257S-12		M5M4257S-15		M5M4257S-20		
			Min	Max	Min	Max	Min	Max	
t _{SUR(CAS-RAS)}	CAS setup time for auto refresh	t _{CSR}	30		30		40		ns
t _{hR(RAS-CAS)}	CAS hold time for auto refresh	t _{CHR}	50		50		50		ns
t _{dR(RAS-CAS)}	Precharge to CAS active time	t _{RPC}	0		0		0		ns

Note 18. Eight or more CAS before RAS cycles is necessary for proper operation of CAS before RAS refresh mode.


Nibble Mode Addressing Sequence Example

Sequence	Nibble bit	Column address								Row address										
		A ₀	A ₁	A ₂	A ₃	A ₄	A ₅	A ₆	A ₇	A ₈	A ₀	A ₁	A ₂	A ₃	A ₄	A ₅	A ₆		A ₇	A ₈
RAS/CAS	1	0	1	0	1	0	1	0	1	0	0	1	0	1	0	1	0	1	0	} External address Internally generated address
toggle CAS	2	0	1	0	1	0	1	0	1	0	0	1	0	1	0	1	0	1	1	
toggle CAS	3	0	1	0	1	0	1	0	1	1	0	1	0	1	0	1	0	1	0	
toggle CAS	4	0	1	0	1	0	1	0	1	1	0	1	0	1	0	1	0	1	1	
toggle CAS	1	0	1	0	1	0	1	0	1	0	0	1	0	1	0	1	0	1	0	


262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

TIMING DIAGRAMS (Note 19)

Read Cycle




Write Cycle (Early Write)




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles



RAS-Only Refresh Cycle (Note 20)




Note 19.  Indicates the don't care input

 The center-line indicates the high-impedance state

Note 20. $\overline{\text{CAS}} = V_{IH}$, $\overline{\text{W}}$, $\text{D} = \text{don't care}$.
A8 may be V_{IH} or V_{IL} .


262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Nibble Mode Read Cycle (Note 21)




Note 21. Pin 1 at Row Time and Column Time Determines the Starting Address of the Nibble Cycle.

Nibble Mode Write Cycle (Early Write)



262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


CAS before RAS Refresh Cycle (Note 22)




Note 22: \bar{W} , D = don't care.

TYPICAL CHARACTERISTICS


NORMALIZED ACCESS TIME VS. SUPPLY VOLTAGE




NORMALIZED ACCESS TIME VS. AMBIENT TEMPERATURE



ACCESS TIME VS. LOAD CAPACITANCE




NIBBLE MODE ACCESS TIME VS. SUPPLY VOLTAGE




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


NIBBLE MODE ACCESS TIME VS. AMBIENT TEMPERATURE




OPERATING CURRENT VS. SUPPLY VOLTAGE




OPERATING CURRENT VS. AMBIENT TEMPERATURE




OPERATING CURRENT VS. CYCLE RATE



STANDBY CURRENT VS. SUPPLY VOLTAGE




STANDBY CURRENT VS. AMBIENT TEMPERATURE




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


**REFRESH CURRENT
 VS. SUPPLY VOLTAGE**




**REFRESH CURRENT
 VS. AMBIENT TEMPERATURE**




**REFRESH CURRENT
 VS. CYCLE RATE**




**NIBBLE MODE CURRENT
 VS. SUPPLY VOLTAGE**



**NIBBLE MODE CURRENT
 VS. AMBIENT TEMPERATURE**




**NIBBLE MODE CURRENT
 VS. CYCLE RATE**




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


ADDRESS AND DATA INPUT VOLTAGE VS. SUPPLY VOLTAGE




ADDRESS AND DATA INPUT VOLTAGE VS. AMBIENT TEMPERATURE




ADDRESS AND DATA INPUT VOLTAGE VS. AMBIENT TEMPERATURE




ADDRESS AND DATA INPUT VOLTAGE VS. AMBIENT TEMPERATURE



RAS, CAS AND WE INPUT VOLTAGE VS. SUPPLY VOLTAGE




RAS, CAS AND WE INPUT VOLTAGE VS. AMBIENT TEMPERATURE




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


RAS, CAS AND WE INPUT VOLTAGE VS. AMBIENT TEMPERATURE



RAS, CAS AND WE INPUT VOLTAGE VS. AMBIENT TEMPERATURE




RAS/CAS CYCLE HIDDEN REFRESH CYCLE RAS ONLY REFRESH CYCLE




50ns/DIVISION

NIBBLE MODE CYCLE




50ns/DIVISION

CURRENT WAVEFORM DURING POWER UP



50 μ s/DIVISION



PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

MITSUBISHI LSIs

M5M4256L-12, -15, -20

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

DESCRIPTION


This is a family of 262 144-word by 1-bit dynamic RAMs, fabricated with the high performance N-channel silicon gate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process combined with silicid technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the 16 pin zigzag inline package configuration and an increase in system densities. In addition to the $\overline{\text{RAS}}$ only refresh mode, the Hidden refresh mode and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode are available.

FEATURES

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
M5M4256L-12	120	230	260
M5M4256L-15	150	260	230
M5M4256L-20	200	330	190

- 16 pin zigzag inline package
- Single $5V \pm 10\%$ supply
- Low standby power dissipation: 25mW (max)
- Low operating power dissipation:
 - M5M4256L-12 360mW (max)
 - M5M4256L-15 330mW (max)
 - M5M4256L-20 275mW (max)
- Unlatched output enables two-dimensional chip selection and extended page boundary.

PIN CONFIGURATION (TOP VIEW)




Outline 16P5A

- Early-write operation gives common I/O capability
- Read-modify-write, RAS-only-refresh, Page-mode capabilities
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode capability
- All input terminals have low input capacitance and are directly TTL-compatible
- Output is three-state and directly TTL-compatible
- 256 refresh cycles every 4ms. Pin 1 is not needed for refresh.
- $\overline{\text{CAS}}$ controlled output allows hidden refresh

APPLICATION

- Main memory unit for computers
- Microcomputer memory

BLOCK DIAGRAM



262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

FUNCTION

The M5M4256L provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Output	Refresh	Remarks
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	D	Row address	Column address	Q		
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	*
Write	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	DNC	DNC	VLD	YES	
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note: ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, APD: applied, OPN: open.

*: Page mode identical except refresh is No.

SUMMARY OF OPERATIONS

Addressing

To select one of the 262 144 memory cells in the M5M4256L the 18-bit address signal must be multiplexed into 9 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ($\overline{\text{RAS}}$) latches the 9 row-address bits; next, the negative-going edge of the column-address-strobe pulse ($\overline{\text{CAS}}$) latches the 9 column-address bits. Timing of the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ $t_{d(\text{RAS-CAS})}$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\text{CAS}}$ control signals are inhibited almost until $t_{d(\text{RAS-CAS})\text{max}}$ ('gated $\overline{\text{CAS}}$ ' operation). The external $\overline{\text{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(\text{RAS-CAS})}$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\text{CAS}}$ has already been released, so that the internal $\overline{\text{CAS}}$ control signals are controlled by the externally applied $\overline{\text{CAS}}$, which also controls the access time.

Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions of $\overline{\text{W}}$ input and $\overline{\text{CAS}}$ input. Thus when the $\overline{\text{W}}$ input makes its negative transition prior to $\overline{\text{CAS}}$ input (early write), the data input is strobed by $\overline{\text{CAS}}$, and the negative transition of $\overline{\text{CAS}}$ is set as the

reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the $\overline{\text{W}}$ input makes its negative transition after $\overline{\text{CAS}}$, the $\overline{\text{W}}$ negative transition is set as the reference point for setup and hold times.

Data Output Control

The output of the M5M4256L is in the high-impedance state when $\overline{\text{CAS}}$ is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until $\overline{\text{CAS}}$ goes high, irrespective of the condition of $\overline{\text{RAS}}$.

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5M4256L, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\text{CAS}}$ pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

2 Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

3. Two Methods of Chip Selection

Since the output is not latched, $\overline{\text{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that $\overline{\text{CAS}}$ and/or $\overline{\text{RAS}}$ can both be decoded for chip selection.

4. Extended-Page Boundary

By decoding $\overline{\text{CAS}}$, the page boundary can be extended beyond the 512 column locations in a single chip. In this case, $\overline{\text{RAS}}$ must be applied to all devices.

Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of $\overline{\text{RAS}}$, because once the row address has been strobed, $\overline{\text{RAS}}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

Each of the 256 rows ($A_0 \sim A_7$) of the M5M4256L must be refreshed every 4 ms to maintain data. The methods of refreshing for the M5M4256L are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ($\overline{\text{RAS}}$) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "wired-OR" outputs since output bus contention will occur.

2. $\overline{\text{RAS}}$ Only Refresh

In this refresh method, the $\overline{\text{CAS}}$ clock should be at a V_{IH} level and the system must perform $\overline{\text{RAS}}$ Only cycle on all 256 row address every 4 ms. The sequential row addresses from an external counter are latched with the $\overline{\text{RAS}}$ clock and associated internal row locations are refreshed. A $\overline{\text{RAS}}$ Only Refresh cycle maintains the output in the high impedance state with a typical power reduction of 20% over a read or write cycle.

3. $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh

If $\overline{\text{CAS}}$ falls $t_{\text{SUR}}(\overline{\text{CAS}}-\overline{\text{RAS}})$ earlier than $\overline{\text{RAS}}$ and if $\overline{\text{CAS}}$ is kept low by $t_{\text{HR}}(\overline{\text{RAS}}-\overline{\text{CAS}})$ after $\overline{\text{RAS}}$ falls, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh is initiated. The external address is ignored and the refresh address generated by the internal 8-bit counter is put into the address buffer to refresh the corresponding row. The output will stay in the high impedance state.

If $\overline{\text{CAS}}$ is kept low after the above operation, $\overline{\text{RAS}}$ cycle initiates $\overline{\text{RAS}}$ Only Refresh with internally generated refresh address (Automatic refresh). The output will again stay in the high impedance state.

Bringing $\overline{\text{RAS}}$ high and then low while $\overline{\text{CAS}}$ remains high initiates the normal $\overline{\text{RAS}}$ Only Refresh using the external address.

If $\overline{\text{CAS}}$ is kept low after the normal read/write cycle, $\overline{\text{RAS}}$ cycle initiates the $\overline{\text{RAS}}$ Only Refresh using the internal refresh address and especially after the normal read cycle, it becomes Hidden Refresh with internal address. The output is available until $\overline{\text{CAS}}$ is brought high.

4. Hidden Refresh

A feature of the M5M4256L is that refresh cycles may be performed while maintaining valid data at the output pin by extending the $\overline{\text{CAS}}$ active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period, executing a $\overline{\text{RAS}}$ -only cycling, but with $\overline{\text{CAS}}$ held low.

The advantage of this refresh mode is that data can be held valid at the output data port indefinitely by leaving the $\overline{\text{CAS}}$ asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the M5M4256L is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are decoded and applied to the M5M4256L as chip-select in the memory system, but if $\overline{\text{RAS}}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\text{CAS}}$ condition, minimizing system power dissipation.

Power Supplies

The M5M4256L operates on a single 5V power supply.

A wait of some 500 μ s and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage		-1 ~ 7	V
V _I	Input voltage	With respect to V _{SS}	-1 ~ 7	V
V _O	Output voltage		-1 ~ 7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a = 25°C	1000	mW
Topr	Operating free-air temperature range		0 ~ 70	°C
Tstg	Storage temperature range		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0 ~ 70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		6.5	V
V _{IL}	Low-level input voltage, all inputs	-2		0.8	V

Note 1: All voltage values are with respect to V_{SS}.

ELECTRICAL CHARACTERISTICS (T_a = 0 ~ 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} = -5mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} = 4.2mA	0		0.4	V
I _{OZ}	Off-state output current	Q floating 0V ≤ V _O ≤ 5.5V	-10		10	μA
I _I	Input current	0V ≤ V _{IN} ≤ V _{CC} , Other input pins = 0V	-10		10	μA
I _{CC1} (AV)	Average supply current from V _{CC} , operating (Note 3, 4)	M5M4256L-12			65	mA
		M5M4256L-15			60	mA
		M5M4256L-20			50	mA
I _{CC2}	Supply current from V _{CC} , standby	RAS = CAS = V _{IH} output open			4.5	mA
I _{CC3} (AV)	Average supply current from V _{CC} , refreshing (Note 3)	M5M4256L-12			55	mA
		M5M4256L-15			50	mA
		M5M4256L-20			40	mA
I _{CC4} (AV)	Average supply current from V _{CC} , page mode (Note 3, 4)	M5M4256L-12			50	mA
		M5M4256L-15			45	mA
		M5M4256L-20			40	mA
I _{CC6} (AV)	Average supply current from V _{CC} , CAS before RAS refresh mode (Note 3)	M5M4256L-12			60	mA
		M5M4256L-15			55	mA
		M5M4256L-20			45	mA
C _I (A)	Input capacitance, address inputs				5	pF
C _I (D)	Input capacitance, data input	V _I = V _{SS}			5	pF
C _I (W)	Input capacitance, write control input	f = 1MHz			7	pF
C _I (RAS)	Input capacitance, RAS input	V _I = 25mVrms			10	pF
C _I (CAS)	Input capacitance, CAS input				10	pF
C _O	Output capacitance	V _O = V _{SS} , f = 1MHz, V _I = 25mVrms			7	pF

Note 2: Current flowing into an IC is positive, out is negative.

3 I_{CC1}(AV), I_{CC3}(AV), I_{CC4}(AV) and I_{CC6}(AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4 I_{CC1}(AV) and I_{CC4}(AV) are dependent on output loading. Specified values are obtained with the output open.

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)

(Ta = 0 ~ 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted, See notes 5, 6 and 7)

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256L-12		M5M4256L-15		M5M4256L-20		
			Min	Max	Min	Max	Min	Max	
t _{CRF}	Refresh cycle time	t _{REF}		4		4		4	ms
t _{W(RASH)}	\overline{RAS} high pulse width	t _{RP}	100		100		120		ns
t _{W(RASL)}	\overline{RAS} low pulse width	t _{RAS}	120	10000	150	10000	200	10000	ns
t _{W(CASL)}	\overline{CAS} low pulse width	t _{CAS}	60		75		100		ns
t _{W(CASH)}	\overline{CAS} high pulse width (Note 8)	t _{CPN}	30		35		40		ns
t _{h(RAS-CAS)}	\overline{CAS} hold time after \overline{RAS}	t _{CSH}	120		150		200		ns
t _{h(CAS-RAS)}	\overline{RAS} hold time after \overline{CAS}	t _{RSH}	60		75		100		ns
t _{d(CAS-RAS)}	Delay time, \overline{CAS} to \overline{RAS} (Note 9)	t _{CRP}	30		30		40		ns
t _{d(RAS-CAS)}	Delay time, \overline{RAS} to \overline{CAS} (Note 10)	t _{RCD}	25	60	25	75	30	100	ns
t _{SU(RA-RAS)}	Row address setup time before \overline{RAS}	t _{ASR}	0		0		0		ns
t _{SU(CA-CAS)}	Column address setup time before \overline{CAS}	t _{ASC}	0		-5		-5		ns
t _{h(RAS-RA)}	Row address hold time after \overline{RAS}	t _{RAH}	15		20		25		ns
t _{h(CAS-CA)}	Column address hold time after \overline{CAS}	t _{CAH}	20		25		35		ns
t _{h(RAS-CA)}	Column address hold time after \overline{RAS}	t _{AR}	80		100		135		ns
t _{THL}	Transition time	t _T	3	50	3	50	3	50	ns
t _{TLH}									

Note 5: An initial pause of 500 μ s is required after power-up followed by any eight \overline{RAS} or $\overline{RAS}/\overline{CAS}$ cycles before proper device operation is achieved.6: The switching characteristics are defined as t_{THL} = t_{TLH} = 5ns.7: Reference levels of input signals are V_{IH min} and V_{IL max}. Reference levels for transition time are also between V_{IH} and V_{IL}.

8: Except for page-mode.

9: t_{d(CAS-RAS)} requirement is applicable for all $\overline{RAS}/\overline{CAS}$ cycles.10: Operation within the t_{d(RAS-CAS)} max limit insures that t_{a(RAS)} max can be met. t_{d(RAS-CAS)} max is specified reference point only, ift_{d(RAS-CAS)} is greater than the specified t_{d(RAS-CAS)} max limit, then access time is controlled exclusively by t_{a(CAS)}.t_{d(RAS-CAS)} min = t_{h(RAS-RA)} min + 2t_{THL}(t_{TLH}) + t_{SU(CA-CAS)} min.SWITCHING CHARACTERISTICS (Ta = 0 ~ 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted)

Read Cycle

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256L-12		M5M4256L-15		M5M4256L-20		
			Min	Max	Min	Max	Min	Max	
t _{CR}	Read cycle time	t _{RC}	230		260		330		ns
t _{SU(R-CAS)}	Read setup time before \overline{CAS}	t _{RCS}	0		0		0		ns
t _{h(CAS-R)}	Read hold time after \overline{CAS} (Note 11)	t _{RCH}	0		0		0		ns
t _{h(RAS-R)}	Read hold time after \overline{RAS} (Note 11)	t _{RRH}	20		20		25		ns
t _{dIS(CAS)}	Output disable time (Note 12)	t _{OFF}	0	35	0	40	0	50	ns
t _{a(CAS)}	\overline{CAS} access time (Note 13)	t _{CAC}		60		75		100	ns
t _{a(RAS)}	\overline{RAS} access time (Note 14)	t _{RAC}		120		150		200	ns

Note 11: Either t_{h(RAS-R)} or t_{h(CAS-R)} must be satisfied for a read cycle.12: t_{dIS(CAS)} max defines the time at which the output achieves the open circuit condition and is not reference to V_{OH} or V_{OL}.13: This is the value when t_{d(RAS-CAS)} ≥ t_{d(RAS-CAS)} max. Test conditions: Load = 2TTL, C_L = 100pF14: This is the value when t_{d(RAS-CAS)} < t_{d(RAS-CAS)} max. When t_{d(RAS-CAS)} ≥ t_{d(RAS-CAS)} max, t_{a(RAS)} will increase by the amount thatt_{d(RAS-CAS)} exceeds the value shown. Test conditions: Load = 2TTL, C_L = 100pF

Write Cycle

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256L-12		M5M4256L-15		M5M4256L-20		
			Min	Max	Min	Max	Min	Max	
t _{cw}	Write cycle time	t _{RC}	230		260		330		ns
t _{SU(W-CAS)}	Write setup time before \overline{CAS} (Note 17)	t _{WCS}	-5		-10		-10		ns
t _{h(CAS-W)}	Write hold time after \overline{CAS}	t _{WCH}	40		45		55		ns
t _{h(RAS-W)}	Write hold time after \overline{RAS}	t _{WCR}	100		120		155		ns
t _{h(W-RAS)}	\overline{RAS} hold time after write	t _{RWL}	40		45		55		ns
t _{h(W-CAS)}	\overline{CAS} hold time after write	t _{CWL}	40		45		55		ns
t _{W(W)}	Write pulse width	t _{WP}	40		45		55		ns
t _{SU(D-CAS)}	Data-in setup time before \overline{CAS}	t _{DS}	0		0		0		ns
t _{h(CAS-D)}	Data-in hold time after \overline{CAS}	t _{DH}	30		35		40		ns
t _{h(RAS-D)}	Data-in hold time after \overline{RAS}	t _{DHR}	90		110		140		ns

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Read, Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256L-12		M5M4256L-15		M5M4256L-20		
			Min	Max	Min	Max	Min	Max	
t_{CRW}	Read-write cycle time (Note 15)	t_{RWC}	260		295		370		ns
t_{CRMW}	Read-modify-write cycle time (Note 16)	t_{RMWC}	275		310		390		ns
$t_h(W-RAS)$	\overline{RAS} hold time after write	t_{RWL}	40		45		55		ns
$t_h(W-CAS)$	\overline{CAS} hold time after write	t_{CWL}	40		45		55		ns
$t_w(W)$	Write pulse width	t_{WP}	40		45		55		ns
$t_{su}(R-CAS)$	Read setup time before \overline{CAS}	t_{RCS}	0		0		0		ns
$t_d(RAS-W)$	Delay time, \overline{RAS} to write (Note 17)	t_{RWD}	110		135		180		ns
$t_d(CAS-W)$	Delay time, \overline{CAS} to write (Note 17)	t_{CWD}	50		60		80		ns
$t_{su}(D-W)$	Data-in set-up time before write	t_{DS}	0		0		0		ns
$t_h(W-D)$	Data-in hold time after write	t_{DH}	40		45		55		ns
$t_{dis}(CAS)$	Output disable time	t_{OFF}	0	35	0	40	0	50	ns
$t_a(CAS)$	\overline{CAS} access time (Note 13)	t_{CAC}		60		75		100	ns
$t_a(RAS)$	\overline{RAS} access time (Note 14)	t_{RAC}		120		150		200	ns

Note 15 $t_{CRW\ min}$ is defined as $t_{CRW\ min} = t_d(RAS-CAS)\ max + t_d(CAS-W)\ min + t_h(W-RAS) + t_w(RASH) + 3t_{TLH}(t_{THL})$

16 $t_{CRMW\ min}$ is defined as $t_{CRMW\ min} = t_a(RAS)\ max + t_h(W-RAS) + t_w(RASH) + 3t_{TLH}(t_{THL})$

17. $t_{su}(W-CAS)$, $t_d(RAS-W)$, and $t_d(CAS-W)$ do not define the limits of operation, but are included as electrical characteristics only.

When $t_{su}(W-CAS) \geq t_{su}(W-CAS)\ min$, an early-write cycle is performed, and the data output keeps the high-impedance state.

When $t_d(RAS-W) \geq t_d(RAS-W)\ min$, and $t_d(CAS-W) \geq t_{su}(W-CAS)\ min$ a read-write cycle is performed, and the data of the selected address will be read out on the data output.

For all conditions other than those described above, the condition of data output (at access time and until \overline{CAS} goes back to V_{IH}) is not defined.

Page-Mode Cycle

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256L-12		M5M4256L-15		M5M4256L-20		
			Min	Max	Min	Max	Min	Max	
t_{CPG}	Page-mode cycle time	t_{PC}	125		145		190		ns
$t_w(CASH)$	\overline{CAS} high pulse width	t_{CP}	55		60		80		ns
t_{CPGRW}	Page-mode RMW cycle time	t_{PCRW}	160		180		230		ns
t_{CPGRMW}	Page-mode RMW cycle time	t_{PCRMW}	170		195		250		ns

\overline{CAS} before \overline{RAS} Refresh Cycle (Note 18)


Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256L-12		M5M4256L-15		M5M4256L-20		
			Min	Max	Min	Max	Min	Max	
$t_{sur}(CAS-RAS)$	\overline{CAS} setup time for auto refresh	t_{CSR}	30		30		40		ns
$t_{hr}(RAS-CAS)$	\overline{CAS} hold time for auto refresh	t_{CHR}	50		50		50		ns
$t_{dr}(RAS-CAS)$	Precharge to \overline{CAS} active time	t_{RPC}	0		0		0		ns

Note 18. Eight or more \overline{CAS} before \overline{RAS} cycles is necessary for proper operation of \overline{CAS} before \overline{RAS} refresh mode.


262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

TIMING DIAGRAMS (Note 19)

Read Cycle




Write Cycle (Early Write)




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles



RAS-Only Refresh Cycle (Note 20)



Note 19.



Indicates the don't care input




The center-line indicates the high-impedance state


Note 20. $\overline{\text{CAS}} = V_{IH}$, $\overline{\text{W}}$, D = don't care.
 A8 may be V_{IH} or V_{IL} .

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Page-Mode Read Cycle




Page-Mode Write Cycle




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Hidden Refresh Cycle



CAS before RAS Refresh Cycle (Note 21)




Note 21: $\overline{\text{W}}$, D = don't care.


262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

TYPICAL CHARACTERISTICS


NORMALIZED ACCESS TIME VS. SUPPLY VOLTAGE




NORMALIZED ACCESS TIME VS. AMBIENT TEMPERATURE




ACCESS TIME VS. LOAD CAPACITANCE




OPERATING CURRENT VS. SUPPLY VOLTAGE



OPERATING CURRENT VS. AMBIENT TEMPERATURE




OPERATING CURRENT VS. CYCLE RATE




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


**STANDBY CURRENT
 VS. SUPPLY VOLTAGE**




**STANDBY CURRENT
 VS. AMBIENT TEMPERATURE**




**REFRESH CURRENT
 VS. SUPPLY VOLTAGE**




**REFRESH CURRENT
 VS. AMBIENT TEMPERATURE**



**REFRESH CURRENT
 VS. CYCLE RATE**




**PAGE MODE CURRENT
 VS. SUPPLY VOLTAGE**




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


PAGE MODE CURRENT VS. AMBIENT TEMPERATURE




PAGE MODE CURRENT VS. CYCLE RATE




ADDRESS AND DATA INPUT VOLTAGE VS. SUPPLY VOLTAGE




ADDRESS AND DATA INPUT VOLTAGE VS. AMBIENT TEMPERATURE



ADDRESS AND DATA INPUT VOLTAGE VS. AMBIENT TEMPERATURE




ADDRESS AND DATA INPUT VOLTAGE VS. AMBIENT TEMPERATURE




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


RAS, CAS AND WE INPUT VOLTAGE VS. SUPPLY VOLTAGE




RAS, CAS AND WE INPUT VOLTAGE VS. AMBIENT TEMPERATURE



RAS, CAS AND WE INPUT VOLTAGE VS. AMBIENT TEMPERATURE




RAS, CAS AND WE INPUT VOLTAGE VS. AMBIENT TEMPERATURE




M5M4256L-12, -15, -20


262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM



50ns/DIVISION



50ns/DIVISION



50µs/DIVISION



PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

MITSUBISHI LSIs

M5M4257L-12, -15, -20

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

DESCRIPTION


This is a family of 262 144-word by 1-bit dynamic RAMs, fabricated with the high performance N-channel silicon gate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the 16 pin zigzag inline package configuration and an increase in system densities. In addition to the $\overline{\text{RAS}}$ only refresh mode, the Hidden refresh mode and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode are available.

FEATURES

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
M5M4257L-12	120	230	260
M5M4257L-15	150	260	230
M5M4257L-20	200	330	190

- 16 pin zigzag inline package
- Single $5V \pm 10\%$ supply
- Low standby power dissipation: 25mW (max)
- Low operating power dissipation:
 - M5M4257L-12 360mW (max)
 - M5M4257L-15 330mW (max)
 - M5M4257L-20 275mW (max)
- Unlatched output enables two-dimensional chip selection

PIN CONFIGURATION (TOP VIEW)




Outline 16P5A

- Early-write operation gives common I/O capability
- Read-modify-write, $\overline{\text{RAS}}$ -only-refresh, Nibble-mode capabilities. (Pin 1 is used for nibble mode)
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode capability
- All input terminals have low input capacitance and are directly TTL-compatible
- Output is three-state and directly TTL-compatible
- 256 refresh cycles every 4ms. Pin 1 is not needed for refresh.
- $\overline{\text{CAS}}$ controlled output allows hidden refresh

APPLICATION

- Main memory unit for computers
- Microcomputer memory

BLOCK DIAGRAM



262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

FUNCTION

The M5M4257L provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., nibble mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Output	Refresh	Remarks
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	D	Row address	Column address	Q		
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	*
Write	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	DNC	DNC	VLD	YES	
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note: ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, APD: applied, OPN: open.

*: Nibble mode identical except refresh is No, and Nibble mode column address is DNC while toggling $\overline{\text{CAS}}$.

SUMMARY OF OPERATIONS

Addressing

To select one of the 262 144 memory cells in the M5M4257L the 18-bit address signal must be multiplexed into 9 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse (RAS) latches the 9 row-address bits; next, the negative-going edge of the column-address-strobe pulse ($\overline{\text{CAS}}$) latches the 9 column-address bits. Timing of the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ $t_{d(\text{RAS-CAS})}$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\text{CAS}}$ control signals are inhibited almost until $t_{d(\text{RAS-CAS})\text{max}}$ ('gated $\overline{\text{CAS}}$ ' operation). The external $\overline{\text{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(\text{RAS-CAS})}$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\text{CAS}}$ has already been released, so that the internal $\overline{\text{CAS}}$ control signals are controlled by the externally applied $\overline{\text{CAS}}$, which also controls the access time.

Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions of $\overline{\text{W}}$ input and $\overline{\text{CAS}}$ input. Thus when the $\overline{\text{W}}$ input makes its negative transition prior to $\overline{\text{CAS}}$ input (early write), the data input is strobed by $\overline{\text{CAS}}$, and the negative transition of $\overline{\text{CAS}}$ is set as the

reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the $\overline{\text{W}}$ input makes its negative transition after $\overline{\text{CAS}}$, the $\overline{\text{W}}$ negative transition is set as the reference point for setup and hold times.

Data Output Control

The output of the M5M4257L is in the high-impedance state when $\overline{\text{CAS}}$ is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until $\overline{\text{CAS}}$ goes high, irrespective of the condition of $\overline{\text{RAS}}$.

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5M4257L, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\text{CAS}}$ pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

2 Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

3. Two Methods of Chip Selection

Since the output is not latched, $\overline{\text{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that $\overline{\text{CAS}}$ and/or $\overline{\text{RAS}}$ can both be decoded for chip selection.

4. Extended-Page Boundary

By decoding $\overline{\text{CAS}}$, the page boundary can be extended beyond the 512 column locations in a single chip. In this case, $\overline{\text{RAS}}$ must be applied to all devices.

Nibble-Mode Operation

The M5M4257L is designed to allow high speed serial read, write or read-modify-write access of 4 bits of data. The first of 4 nibble bits is accessed by the normal mode with read data coming out at $t_{a(\text{CAS})}$ time. Next 2, 3 or 4 nibble bits is read or written by bringing $\overline{\text{CAS}}$ high then low (toggle) while $\overline{\text{RAS}}$ remains low. Thus the time required to strobe in not only the row address but also the column address is eliminated, thereby faster access and shorter cycle time than that of Page-Mode is achieved.

Address on pin 1 (row address A8 and column address A8) is used to select 1 of the 4 nibble bits for initial access. Toggling $\overline{\text{CAS}}$ causes row A8 and column A8 to be incremented by the internal shift register with A8 row being the least significant address and allows to access to the next nibble bit. If more than 4 bits are accessed during this mode the same address bit will be accessed cyclically. In Nibble-Mode, any combination of read, write and read-modify-write operation is possible (e.g. first bit read, second bit write, third bit read-modify-write, etc.).

Refresh

Each of the 256 rows ($A_0 \sim A_7$) of the M5M4257L must be refreshed every 4 ms to maintain data. The methods of refreshing for the M5M4257L are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ($\overline{\text{RAS}}$) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "wired-OR" outputs since output bus contention will occur.

2. $\overline{\text{RAS}}$ Only Refresh

In this refresh method, the $\overline{\text{CAS}}$ clock should be at a V_{IH} level and the system must perform $\overline{\text{RAS}}$ Only cycle on all 256 row address every 4 ms. The sequential row addresses from an external counter are latched with the $\overline{\text{RAS}}$ clock and associated internal row locations are refreshed. A $\overline{\text{RAS}}$ Only Refresh cycle maintains the output in the high impedance state with a typical power reduction of 20% over a read or write cycle.

3. $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh

If $\overline{\text{CAS}}$ falls $t_{\text{SUR}(\text{CAS-RAS})}$ earlier than $\overline{\text{RAS}}$ and if $\overline{\text{CAS}}$ is kept low by $t_{\text{HR}(\text{RAS-CAS})}$ after $\overline{\text{RAS}}$ falls, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh is initiated. The external address is ignored and the refresh address generated by the internal 8-bit counter is put into the address buffer to refresh the corresponding row. The output will stay in the high impedance state.

If $\overline{\text{CAS}}$ is kept low after the above operation, $\overline{\text{RAS}}$ cycle initiates $\overline{\text{RAS}}$ Only Refresh with internally generated refresh address (Automatic refresh). The output will again stay in the high impedance state.

Bringing $\overline{\text{RAS}}$ high and then low while $\overline{\text{CAS}}$ remains high initiates the normal $\overline{\text{RAS}}$ Only Refresh using the external address.

If $\overline{\text{CAS}}$ is kept low after the normal read/write cycle, $\overline{\text{RAS}}$ cycle initiates the $\overline{\text{RAS}}$ Only Refresh using the internal refresh address and especially after the normal read cycle, it becomes Hidden Refresh with internal address. The output is available unit $\overline{\text{CAS}}$ is brought high.

4. Hidden Refresh

A feature of the M5M4257L is that refresh cycles may be performed while maintaining valid data at the output pin by extending the $\overline{\text{CAS}}$ active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period, executing a $\overline{\text{RAS}}$ -only cycling, but with $\overline{\text{CAS}}$ held low.

The advantage of this refresh mode is that data can be held valid at the output data port indefinitely by leaving the $\overline{\text{CAS}}$ asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the M5M4257L is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are decoded and applied to the M5M4257L as chip-select in the memory system, but if $\overline{\text{RAS}}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\text{CAS}}$ condition, minimizing system power dissipation.

Power Supplies

The M5M4257L operates on a single 5V power supply.

A wait of some 500 μ s and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1 ~ 7	V
V _I	Input voltage		-1 ~ 7	V
V _O	Output voltage		-1 ~ 7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a = 25°C	1000	mW
Topr	Operating free-air temperature range		0 ~ 70	°C
Tstg	Storage temperature range		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0 ~ 70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		6.5	V
V _{IL}	Low-level input voltage, all inputs	-2		0.8	V

Note 1 All voltage values are with respect to V_{SS}.ELECTRICAL CHARACTERISTICS (T_a = 0 ~ 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} = -5mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} = 4.2mA	0		0.4	V
I _{OZ}	Off-state output current	Q floating 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA
I _I	Input current	0V ≤ V _{IN} ≤ V _{CC} , Other input pins = 0V	-10		10	μA
I _{CC1(AV)}	Average supply current from V _{CC} , operating (Note 3, 4)	M5M4257L-12	R _{AS} , C _{AS} cycling t _{CR} = t _{CW} = min, output open		65	mA
		M5M4257L-15			60	mA
		M5M4257L-20			50	mA
I _{CC2}	Supply current from V _{CC} , standby	R _{AS} = C _{AS} = V _{IH} output open			4.5	mA
I _{CC3(AV)}	Average supply current from V _{CC} , refreshing (Note 3)	M5M4257L-12	R _{AS} cycling C _{AS} = V _{IH} t _{C(RAS)} = min, output open		55	mA
		M5M4257L-15			50	mA
		M5M4257L-20			40	mA
I _{CC5(AV)}	Average supply current from V _{CC} , nibble mode	M5M4257L-12	R _{AS} = V _{IL} , C _{AS} cycling t _{CN} = min, output open		30	mA
		M5M4257L-15			25	mA
		M5M4257L-20			23	mA
I _{CC6(AV)}	Average supply current from V _{CC} , C _{AS} before R _{AS} refresh mode (Note 3)	M5M4257L-12	C _{AS} before R _{AS} refresh cycling t _{C(RAS)} = min, output open		60	mA
		M5M4257L-15			55	mA
		M5M4257L-20			45	mA
C _{I(A)}	Input capacitance, address inputs	V _I = V _{SS} f = 1MHz V _I = 25mVrms			5	pF
C _{I(D)}	Input capacitance, data input				5	pF
C _{I(W)}	Input capacitance, write control input				7	pF
C _{I(RAS)}	Input capacitance, R _{AS} input				10	pF
C _{I(CAS)}	Input capacitance, C _{AS} input				10	pF
C _O	Output capacitance		V _O = V _{SS} , f = 1MHz, V _I = 25mVrms			7

Note 2: Current flowing into an IC is positive, out is negative.

3 I_{CC1(AV)}, I_{CC3(AV)}, I_{CC5(AV)} and I_{CC6(AV)} are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.4 I_{CC1(AV)} and I_{CC5(AV)} are dependent on output loading. Specified values are obtained with the output open.

M5M4257L-12, -15, -20

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Nibble-Mode Cycle)

($T_a = 0 - 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted, See notes 5, 6 and 7)

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4257L-12		M5M4257L-15		M5M4257L-20		
			Min	Max	Min	Max	Min	Max	
t_{CRF}	Refresh cycle time	t_{REF}		4		4		4	ms
$t_{W(RASH)}$	RAS high pulse width	t_{RP}	100		100		120		ns
$t_{W(RASL)}$	RAS low pulse width	t_{RAS}	120	10000	150	10000	200	10000	ns
$t_{W(CASL)}$	CAS low pulse width	t_{CAS}	60		75		100		ns
$t_{W(CASH)}$	CAS high pulse width (Note 8)	t_{CPN}	30		35		40		ns
$t_h(RAS-CAS)$	CAS hold time after RAS	t_{CSH}	120		150		200		ns
$t_h(CAS-RAS)$	RAS hold time after CAS	t_{RSH}	60		75		100		ns
$t_d(CAS-RAS)$	Delay time, CAS to RAS (Note 9)	t_{CRP}	30		30		40		ns
$t_d(RAS-CAS)$	Delay time, RAS to CAS (Note 10)	t_{RCD}	25	60	25	75	30	100	ns
$t_{SU(RA-RAS)}$	Row address setup time before RAS	t_{ASR}	0		0		0		ns
$t_{SU(CA-CAS)}$	Column address setup time before CAS	t_{ASC}	0		-5		-5		ns
$t_h(RAS-RA)$	Row address hold time after RAS	t_{RAH}	15		20		25		ns
$t_h(CAS-CA)$	Column address hold time after CAS	t_{CAH}	20		25		35		ns
$t_h(RAS-CA)$	Column address hold time after RAS	t_{AR}	80		100		135		ns
t_{THL} t_{TLH}	Transition time	t_T	3	50	3	50	3	50	ns

Note 5 An initial pause of 500 μ s is required after power-up followed by any eight RAS or RAS/CAS cycles before proper device operation is achieved.

6 The switching characteristics are defined as $t_{THL} = t_{TLH} = 5\text{ns}$.

7 Reference levels of input signals are $V_{IH\ min}$ and $V_{IL\ max}$. Reference levels for transition time are also between V_{IH} and V_{IL} .

8 Except for nibble-mode.

9 $t_d(RAS-CAS)$ requirement is applicable for all RAS/CAS cycles.

10 Operation within the $t_d(RAS-CAS)$ max limit insures that $t_a(RAS)\ max$ can be met. $t_d(RAS-CAS)\ max$ is specified reference point only, if

$t_d(RAS-CAS)$ is greater than the specified $t_d(RAS-CAS)\ max$ limit, then access time is controlled exclusively by $t_a(CAS)$.

$t_d(RAS-CAS)\ min = t_h(RAS-RA)\ min + 2t_{THL}(t_{TLH}) + t_{SU(CA-CAS)\ min}$.

SWITCHING CHARACTERISTICS ($T_a = 0 - 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted)

Read Cycle

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4257L-12		M5M4257L-15		M5M4257L-20		
			Min	Max	Min	Max	Min	Max	
t_{CR}	Read cycle time	t_{RC}	230		260		330		ns
$t_{SU(R-CAS)}$	Read setup time before CAS	t_{RCS}	0		0		0		ns
$t_h(CAS-R)$	Read hold time after CAS	t_{RCH}	0		0		0		ns
$t_h(RAS-R)$	Read hold time after RAS (Note 11)	t_{RRH}	20		20		25		ns
$t_{dis(CAS)}$	Output disable time (Note 12)	t_{OFF}	0	35	0	40	0	50	ns
$t_a(CAS)$	CAS access time (Note 13)	t_{CAC}		60		75		100	ns
$t_a(RAS)$	RAS access time (Note 14)	t_{RAC}		120		150		200	ns

Note 11: Either $t_h(RAS-R)$ or $t_h(CAS-R)$ must be satisfied for a read cycle.

12: $t_{dis(CAS)}\ max$ defines the time at which the output achieves the open circuit condition and is not reference to V_{OH} or V_{OL} .

13: This is the value when $t_d(RAS-CAS) \geq t_d(RAS-CAS)\ max$. Test conditions: Load = 2T TL, $C_L = 100\text{pF}$

14: This is the value when $t_d(RAS-CAS) < t_d(RAS-CAS)\ max$. When $t_d(RAS-CAS) \geq t_d(RAS-CAS)\ max$, $t_a(RAS)$ will increase by the amount that $t_d(RAS-CAS)$ exceeds the value shown. Test conditions: Load = 2T TL, $C_L = 100\text{pF}$

Write Cycle

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4257L-12		M5M4257L-15		M5M4257L-20		
			Min	Max	Min	Max	Min	Max	
t_{CW}	Write cycle time	t_{RC}	230		260		330		ns
$t_{SU(W-CAS)}$	Write setup time before CAS (Note 17)	t_{WCS}	-5		-10		-10		ns
$t_h(CAS-W)$	Write hold time after CAS	t_{WCH}	40		45		55		ns
$t_h(RAS-W)$	Write hold time after RAS	t_{WCR}	100		120		155		ns
$t_h(W-RAS)$	RAS hold time after write	t_{RWL}	40		45		55		ns
$t_h(W-CAS)$	CAS hold time after write	t_{CWL}	40		45		55		ns
$t_w(W)$	Write pulse width	t_{WP}	40		45		55		ns
$t_{SU(D-CAS)}$	Data-in setup time before CAS	t_{DS}	0		0		0		ns
$t_h(CAS-D)$	Data-in hold time after CAS	t_{DH}	30		35		40		ns
$t_h(RAS-D)$	Data-in hold time after RAS	t_{DHR}	90		110		140		ns

M5M4257L-12, -15, -20

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Read, Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4257L-12		M5M4257L-15		M5M4257L-20		
			Min	Max	Min	Max	Min	Max	
t _{CRW}	Read-write cycle time (Note 15)	t _{RWC}	260		295		370		ns
t _{CRMW}	Read-modify-write cycle time (Note 16)	t _{RMWC}	275		310		390		ns
t _{h(W-RAS)}	RAS hold time after write	t _{RWL}	40		45		55		ns
t _{h(W-CAS)}	CAS hold time after write	t _{CWL}	40		45		55		ns
t _{w(W)}	Write pulse width	t _{WP}	40		45		55		ns
t _{SU(R-CAS)}	Read setup time before CAS	t _{RCS}	0		0		0		ns
t _{d(RAS-W)}	Delay time, RAS to write (Note 17)	t _{RWD}	110		135		180		ns
t _{d(CAS-W)}	Delay time, CAS to write (Note 17)	t _{CWD}	50		60		80		ns
t _{SU(D-W)}	Data-in set-up time before write	t _{DS}	0		0		0		ns
t _{h(W-D)}	Data-in hold time after write	t _{DH}	40		45		55		ns
t _{dis(CAS)}	Output disable time	t _{OFF}	0	35	0	40	0	50	ns
t _{a(CAS)}	CAS access time (Note 13)	t _{CAC}		60		75		100	ns
t _{a(RAS)}	RAS access time (Note 14)	t _{RAC}		120		150		200	ns

Note 15 t_{CRW min} is defined as t_{CRW min} = t_{d(RAS-CAS) max} + t_{d(CAS-W) min} + t_{h(W-RAS)} + t_{w(RASH)} + 3t_{TLH(1THL)}

16 t_{CRMW min} is defined as t_{CRMW min} = t_{a(RAS) max} + t_{h(W-RAS)} + t_{w(RAS-H)} + 3t_{TLH(1THL)}

17 t_{SU(W-CAS)}, t_{d(RAS-W)}, and t_{d(CAS-W)} do not define the limits of operation, but are included as electrical characteristics only.

When t_{SU(W-CAS) ≥ t_{SU(W-CAS) min}, an early-write cycle is performed, and the data output keeps the high-impedance state.}

When t_{d(RAS-W) ≥ t_{d(RAS-W) min} and t_{d(CAS-W) ≥ t_{SU(W-CAS) min} a read-write cycle is performed, and the data of the selected address will be read out on the data output.}}

For all conditions other than those described above, the condition of data output (at access time and until CAS goes back to V_{IH}) is not defined.

Nibble-Mode Cycle

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4257L-12		M5M4257L-15		M5M4257L-20		
			Min	Max	Min	Max	Min	Max	
t _{CN}	Nibble mode cycle time	t _{NC}	55		70		90		ns
t _{aN(CAS)}	Nibble mode access time	t _{NAC}		30		40		50	ns
t _{wN(CASL)}	Nibble mode CAS low pulse width	t _{NCAS}	30		40		50		ns
t _{wN(CASH)}	Nibble mode precharge time	t _{NCP}	15		20		30		ns
t _{hN(CAS-RAS)}	Nibble mode RAS hold time	t _{NRSH}	30		40		50		ns
t _{dN(CAS-W)}	Nibble mode CAS to WRITE delay	t _{NCWD}	30		40		50		ns
t _{wNRMW(CASL)}	Nibble mode RMW CAS pulse width	t _{NCRW}	65		85		105		ns
t _{hNRMW(W-CAS)}	Nibble mode WRITE to CAS lead time	t _{NCWL}	30		40		50		ns
t _{SUN(W-CAS)}	Nibble mode WRITE setup time before CAS	t _{NWCS}	0		0		0		ns

CAS before RAS Refresh Cycle (Note 18)

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4257L-12		M5M4257L-15		M5M4257L-20		
			Min	Max	Min	Max	Min	Max	
t _{SUR(CAS-RAS)}	CAS setup time for auto refresh	t _{CSR}	30		30		40		ns
t _{hR(RAS-CAS)}	CAS hold time for auto refresh	t _{CHR}	50		50		50		ns
t _{dR(RAS-CAS)}	Precharge to CAS active time	t _{RPC}	0		0		0		ns

Note 18: Eight or more CAS before RAS cycles is necessary for proper operation of CAS before RAS refresh mode.


Nibble Mode Addressing Sequence Example

Sequence	Nibble bit	Column address								Row address										
		A ₀	A ₁	A ₂	A ₃	A ₄	A ₅	A ₆	A ₇	A ₈	A ₀	A ₁	A ₂	A ₃	A ₄	A ₅	A ₆		A ₇	A ₈
RAS/CAS	1	0	1	0	1	0	1	0	1	0	0	1	0	1	0	1	0	1	0	} External address Internally generated address
toggle CAS	2	0	1	0	1	0	1	0	1	0	0	1	0	1	0	1	0	1	1	
toggle CAS	3	0	1	0	1	0	1	0	1	1	0	1	0	1	0	1	0	1	0	
toggle CAS	4	0	1	0	1	0	1	0	1	1	0	1	0	1	0	1	0	1	1	
toggle CAS	1	0	1	0	1	0	1	0	1	0	0	1	0	1	0	1	0	1	0	


262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

TIMING DIAGRAMS (Note 19)

Read Cycle




Write Cycle (Early Write)




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles



RAS-Only Refresh Cycle (Note 20)




Note 19.  Indicates the don't care input

 The center-line indicates the high-impedance state


Note 20. $\overline{\text{CAS}} = V_{IH}$, $\overline{\text{W}}$, $\overline{\text{D}} = \text{don't care}$.
 A8 may be V_{IH} or V_{IL} .

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Nibble Mode Read-Modify-Write Cycle




Hidden Refresh Cycle



262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


CAS before RAS Refresh Cycle (Note 22)




Note 22: \bar{W} , D = don't care.

TYPICAL CHARACTERISTICS


NORMALIZED ACCESS TIME VS. SUPPLY VOLTAGE




NORMALIZED ACCESS TIME VS. AMBIENT TEMPERATURE



ACCESS TIME VS. LOAD CAPACITANCE




NIBBLE MODE ACCESS TIME VS. SUPPLY VOLTAGE




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


NIBBLE MODE ACCESS TIME VS. AMBIENT TEMPERATURE




OPERATING CURRENT VS. SUPPLY VOLTAGE




OPERATING CURRENT VS. AMBIENT TEMPERATURE




OPERATING CURRENT VS. CYCLE RATE



STANDBY CURRENT VS. SUPPLY VOLTAGE




STANDBY CURRENT VS. AMBIENT TEMPERATURE




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


REFRESH CURRENT VS. SUPPLY VOLTAGE




REFRESH CURRENT VS. AMBIENT TEMPERATURE




REFRESH CURRENT VS. CYCLE RATE




NIBBLE MODE CURRENT VS. SUPPLY VOLTAGE



NIBBLE MODE CURRENT VS. AMBIENT TEMPERATURE




NIBBLE MODE CURRENT VS. CYCLE RATE




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


ADDRESS AND DATA INPUT VOLTAGE VS. SUPPLY VOLTAGE




ADDRESS AND DATA INPUT VOLTAGE VS. AMBIENT TEMPERATURE




ADDRESS AND DATA INPUT VOLTAGE VS. AMBIENT TEMPERATURE




ADDRESS AND DATA INPUT VOLTAGE VS. AMBIENT TEMPERATURE



RAS, CAS AND WE INPUT VOLTAGE VS. SUPPLY VOLTAGE




RAS, CAS AND WE INPUT VOLTAGE VS. AMBIENT TEMPERATURE




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

RAS, CAS AND WE INPUT VOLTAGE VS. AMBIENT TEMPERATURE




AMBIENT TEMPERATURE T_a ($^{\circ}C$)

RAS, CAS AND WE INPUT VOLTAGE VS. AMBIENT TEMPERATURE




AMBIENT TEMPERATURE T_a ($^{\circ}C$)

RAS/CAS CYCLE HIDDEN REFRESH CYCLE RAS ONLY REFRESH CYCLE




50ns/DIVISION

NIBBLE MODE CYCLE




50ns/DIVISION

CURRENT WAVEFORM DURING POWER UP



50 μ s/DIVISION



PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

MITSUBISHI LSIs

M5M4464P-12, -15

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

DESCRIPTION

This is family of 65536-word by 4-bit dynamic RAMs, fabricated with the high performance N-channel silicon-gate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the standard 18-pin package configuration and an increase in system densities. The M5M4464P operates on a 5V power supply using the on-chip substrate bias generator.


FEATURES

- Performance ranges

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
M5M4464P-12	120	220	260
M5M4464P-15	150	260	230

- 65536 x 4 Organization
- Industry standard 18-pin dual in line package
- Single 5V ±10% supply
- Low standby power dissipation: 22mW (max)
- Low operating power dissipation:
 - M5M4464P-12 360mW (max)
 - M5M4464P-15 330mW (max)

PIN CONFIGURATION (TOP VIEW)




Outline 18 P4

- All Inputs, outputs TTL compatible and low capacitance
- 3-State unlatched outputs
- 256 refresh cycles/4ms
- Early write or \overline{OE} to control output buffer impedance
- Read-Modify-Write, \overline{RAS} -only refresh, Hidden refresh and Page mode capabilities
- Wide \overline{RAS} pulse width for Page mode 30 μ s max

APPLICATION

- Refresh memory for CRT
- Micro computer memory

BLOCK DIAGRAM



262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

FUNCTION

The M5M4464P provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, $\overline{\text{RAS}}$ -only refresh, hidden refresh, and delayed-write. The input conditions and output states for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Input/Output		Refresh	Remarks
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	$\overline{\text{OE}}$	Row address	Column address	Input	Output		
							DQ	DQ		
Read	ACT	ACT	NAC	ACT	APD	APD	OPN	VLD	YES	Page mode identical
Write (Early Write)	ACT	ACT	ACT	DNC	APD	APD	VLD	OPN	YES	
Read-modify-write	ACT	ACT	ACT	ACT	APD	APD	VLD	VLD	YES	
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	ACT	APD	DNC	OPN	VLD	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note. ACT active, NAC nonactive, DNC don't care, VLD valid, APD applied, OPN open.

SUMMARY OF OPERATIONS

Addressing

To select one of the 262144 memory cells in the M5M4464P the 16-bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ($\overline{\text{RAS}}$) latches the 8 row-address bits; next, the negative-going edge of the column-address-strobe pulse ($\overline{\text{CAS}}$) latches the 8 column-address bits. Timing of the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ $t_{d(\text{RAS-CAS})}$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\text{CAS}}$ control signals are inhibited almost until $t_{d(\text{RAS-CAS})\text{max}}$ ('gated $\overline{\text{CAS}}$ ' operation). The external $\overline{\text{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(\text{RAS-CAS})}$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\text{CAS}}$ has already been released, so that the internal $\overline{\text{CAS}}$ control signals are controlled by the externally applied $\overline{\text{CAS}}$, which also controls the access time.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through the write enable ($\overline{\text{W}}$) input. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$,

data-out will remain in the high-impedance state allowing a write cycle with $\overline{\text{OE}}$ grounded.

data-in (DQ1 through DQ4)

Data is written during a write or read-modify write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early-write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal. In delayed or read-modify-write, $\overline{\text{OE}}$ must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

data-out (DQ1 through DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan-out of two Series 74 TTL loads. Data-out is the same polarity as data-in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the output goes active after the access time interval $t_a(\text{C})$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $t_a(\text{R})$ and $t_a(\text{OE})$ are satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ are low. $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ going high returns it to a high impedance state. In an early-write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high impedance state prior to applying data to the DQ input. This is accomplished by bringing $\overline{\text{OE}}$ high prior to applying data, thus satisfying t_{OEHD}

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM**output enable (\overline{OE})**

The \overline{OE} controls the impedance of the output buffers. When \overline{OE} is high, the buffers will remain in the high impedance state. Bringing \overline{OE} low during a normal cycle will activate the output buffers putting them in the low impedance state. It is necessary for both \overline{RAS} and \overline{CAS} to be brought low for the output buffers to go into the low impedance state. Once in the low impedance state, they will remain in the low impedance state until \overline{OE} or \overline{CAS} is brought high.

Page-Mode Operation

This operation allows for multiple-column operating at the same row address, and eliminates the power dissipation associated with the cycling of \overline{RAS} , because once the row address has been strobed, \overline{RAS} is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

Each of the 256 rows ($A_0 \sim A_7$) of the M5M4464P must be refreshed every 4 ms to maintain data. The methods of refreshing for the M5M4464P are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order (\overline{RAS}) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "wired-OR" outputs since output bus contention will occur.

2. \overline{RAS} Only Refresh

In this refresh method, the \overline{CAS} clock should be at a V_{IH} level and the system must perform \overline{RAS} Only cycle on all 256 row address every 4 ms. The sequential row addresses from an external counter are latched with the \overline{RAS} clock and associated internal row locations are refreshed. A \overline{RAS} Only Refresh cycle maintains the output in the high impedance state with a typical power reduction of 20% over a read or write cycle.

3. \overline{CAS} before \overline{RAS} Refresh

If \overline{CAS} falls $t_{SUR(CAS-RAS)}$ earlier than \overline{RAS} and if \overline{CAS} is kept low by $t_{HR(RAS-CAS)}$ after \overline{RAS} falls, \overline{CAS} before \overline{RAS} Refresh is initiated. The external address is ignored and the refresh address generated by the internal 8-bit counter is put into the address buffer to refresh the corresponding row. The output will stay in the high impedance state.

If \overline{CAS} is kept low after the above operation, \overline{RAS} cycle initiates \overline{RAS} Only Refresh with internally generated refresh address (Automatic refresh). The output will again stay in the high impedance state.

Bringing \overline{RAS} high and then low while \overline{CAS} remains high initiates the normal \overline{RAS} Only Refresh using the external address.

*If \overline{CAS} is kept low after the normal read/write cycle, \overline{RAS} cycle initiates the \overline{RAS} Only Refresh using the internal refresh address and especially after the normal read cycle, it becomes Hidden Refresh with internal address. The output is available until \overline{CAS} is brought high.

4. Hidden Refresh

A feature of the M5M4464P is that refresh cycles may be performed while maintaining valid data at the output pin by extending the \overline{CAS} active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding \overline{CAS} at V_{IL} and taking \overline{RAS} high and after a specified precharge period, executing a \overline{RAS} -only cycling, but with \overline{CAS} held low.

The advantage of this refresh mode is that data can be held valid at the output data port indefinitely by leaving the \overline{CAS} asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the M5M4464P is dynamic, and most of the power is dissipated when addresses are strobed. Both \overline{RAS} and \overline{CAS} are decoded and applied to the M5M4464P as chip-select in the memory system, but if \overline{RAS} is decoded, all unselected devices go into stand-by independent of the \overline{CAS} condition, minimizing system power dissipation.

Power Supplies

The M5M4464P operates on a single 5V power supply.

A wait of some 500 μ s and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.

M5M4464P-12, -15**262 144-BIT(65 536-WORD BY 4-BIT) DYNAMIC RAM****ABSOLUTE MAXIMUM RATINGS**

Symbol	parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage	With respect to V_{SS}	-1 ~ 7	V
V_I	Input voltage		-1 ~ 7	V
V_O	Output voltage		-1 ~ 7	V
I_O	Output current		50	mA
P_d	Power dissipation	$T_a = 25^\circ\text{C}$	1000	mW
T_{opr}	Operating free-air temperature range		0 ~ 70	$^\circ\text{C}$
T_{stg}	Storage temperature range		-65 ~ 150	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{SS}	Supply voltage	0	0	0	V
V_{IH}	High-level input voltage, all inputs	2.4		6.5	V
V_{IL}	Low-level input voltage, all inputs	-2.0		0.8	V

Note 1: All voltage values are with respect to V_{SS} **ELECTRICAL CHARACTERISTICS** ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{OH}	High-level output voltage	$I_{OH} = -2\text{mA}$	2.4		V_{CC}	V
V_{OL}	Low-level output voltage	$I_{OL} = 4.2\text{mA}$	0		0.4	V
I_{OZ}	Off-state output current	Q floating $0V \leq V_{OUT} \leq 5.5V$	-10		10	μA
I_I	Input current	$0V \leq V_{IN} \leq 6.5V$, All other pins = 0V	-10		10	μA
$I_{CC1(AV)}$	Average supply current from V_{CC} , operating (Note 3,4)	M5M4464P-12			65	mA
		M5M4464P-15			60	mA
I_{CC2}	Supply current from V_{CC} , standby	$\overline{\text{RAS}} = V_{IH}$, output open			4	mA
$I_{CC3(AV)}$	Average supply current from V_{CC} , refreshing (Note 3)	M5M4464P-12	$\overline{\text{RAS}}$ cycling	$\overline{\text{CAS}} = V_{IH}$	55	mA
		M5M4464P-15	$t_c(\text{Prd}) = t_c(\text{w}) = \text{min}$, output open		50	mA
$I_{CC4(AV)}$	Average supply current from V_{CC} , page mode (Note 3,4)	M5M4464P-12	$\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$ cycling		50	mA
		M5M4464P-15	$t_c(\text{Prd}) = \text{min}$, output open		45	mA
$I_{CC6(AV)}$	Average supply current from V_{CC} , $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode (Note 3)	M5M4464P-12	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycling		60	mA
		M5M4464P-15	$t_c(\text{RAS}) = \text{min}$, output open		55	mA

Note 2: Current flowing into an IC is positive, out is negative.

3: $I_{CC1(AV)}$, $I_{CC3(AV)}$, and $I_{CC4(AV)}$ are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.4: $I_{CC1(AV)}$ and $I_{CC4(AV)}$ are dependent on output loading. Specified values are obtained with the output open.**CAPACITANCE** ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$C_I(A)$	Input capacitance, address inputs	$V_I = V_{SS}$ $f = 1\text{MHz}$ $V_i = 25\text{mVrms}$			5	pF
$C_I(OE)$	Input capacitance, $\overline{\text{OE}}$ input				7	pF
$C_I(W)$	Input capacitance, write control input				7	pF
$C_I(\overline{\text{RAS}})$	Input capacitance, $\overline{\text{RAS}}$ input				10	pF
$C_I(\overline{\text{CAS}})$	Input capacitance, $\overline{\text{CAS}}$ input				10	pF
$C_{I/O}$	Input/Output capacitance, data ports				10	pF

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

SWITCHING CHARACTERISTICS (Ta=0~70°C, VCC=5V±10%, VSS=0V, unless otherwise noted) (Note 5)

Symbol	Parameter	Alternative Symbol	M5M4464P-12		M5M4464P-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t _a (C)	Access time from $\overline{\text{CAS}}$ (Note 6,7)	t _{CAC}		60		75	ns
t _a (R)	Access time from $\overline{\text{RAS}}$ (Note 6,8)	t _{RAC}		120		150	ns
t _a (OE)	Access time from $\overline{\text{OE}}$ (Note 6)	—		30		40	ns
t _{dis} (CH)	Output disable time after $\overline{\text{CAS}}$ high (Note 9)	t _{OFF}	0	25	0	30	ns
t _{dis} (OE)	Output disable time after $\overline{\text{OE}}$ high (Note 9)	—	0	25	0	30	ns

- Note 5: An initial pause of 500μs is required after power-up followed by any 8 $\overline{\text{RAS}}$ or $\overline{\text{RAS/CAS}}$ cycles before proper device operation is achieved.
 Note that $\overline{\text{RAS}}$ may be cycled during the initial pause.
 And any 8 $\overline{\text{RAS}}$ or $\overline{\text{RAS/CAS}}$ cycles are required after prolonged periods (greater than 2ms) of $\overline{\text{RAS}}$ inactivity before proper device operation is achieved.
 6: Measured with a load circuit equivalent to 2 TTL loads and 100pF.
 7: Assume that t_{RCCL} ≥ t_{RLCL} max.
 8: Assume that t_{RLCL} < t_{RLCL} max. If t_{RLCL} is greater than t_{RLCL} max then t_a(R) will increase by the amount that t_{RLCL} exceeds t_{RLCL} max.
 9: t_{dis}(CH) max and t_{dis}(OE) max define the time at which the output achieves the high impedance state (I_{OUT} ≤ ±10μA) and are not reference to V_{OH} min or V_{OL} max.

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycles)

(Ta=0~70°C, VCC=5V±10%, VSS=0V, unless otherwise noted, See notes 10,11)

Symbol	Parameter	Alternative Symbol	M5M4464P-12		M5M4464P-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t _C (RF)	Refresh cycle time	t _{REF}		4		4	ms
t _W (RH)	$\overline{\text{RAS}}$ high pulse width	t _{RP}	90		100		ns
t _{RLCL}	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (Note 12)	t _{RCD}	25	60	30	75	ns
t _{CHRL}	Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low (Note 13)	t _{CRP}	10		10		ns
t _{SU} (RA)	Row address setup time before $\overline{\text{RAS}}$ low	t _{ASR}	0		0		ns
t _{SU} (CA)	Column address setup time before $\overline{\text{CAS}}$ low	t _{ASC}	0		0		ns
t _H (RA)	Row address hold time after $\overline{\text{RAS}}$ low	t _{RAH}	15		20		ns
t _H (CLCA)	Column address hold time after $\overline{\text{CAS}}$ low	t _{CAH}	20		25		ns
t _H (RLCA)	Column address hold time after $\overline{\text{RAS}}$ low	t _{AR}	80		100		ns
t _T	Transition time (rise and fall) (Note 14)	t _T	3	50	3	50	ns

- Note 10: The timing requirements are assumed t_T=5ns.
 11: V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals.
 12: t_{RLCL} max is specified as a reference point only; if t_{RLCL} is less than t_{RLCL} max, access time is t_a(R), if t_{RLCL} is greater than t_{RLCL} max, access time is t_{RLCL} + t_a(C). t_{RLCL} min is specified as t_{RLCL} min. = t_H(RA) + 2 t_T + t_{SU}(CA).
 13: t_{CHRL} requirement is only applicable for $\overline{\text{RAS/CAS}}$ cycles preceded by a $\overline{\text{CAS}}$ only cycle (i.e., For systems where $\overline{\text{CAS}}$ has not been decoded with $\overline{\text{RAS}}$).
 14: t_T is measured between V_{IH} min and V_{IL} max.

Read and Refresh Cycles

Symbol	Parameter	Alternative Symbol	M5M4464P-12		M5M4464P-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
t _C (rd)	Read cycle time	t _{RC}	220		260		ns
t _W (RL)	$\overline{\text{RAS}}$ low pulse width	t _{RAS}	120	10000	150	10000	ns
t _W (CL)	$\overline{\text{CAS}}$ low pulse width	t _{CAS}	60		75		ns
t _W (CH)	$\overline{\text{CAS}}$ high pulse width	t _{CPN}	30		35		ns
t _H (RLCH)	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	t _{CSH}	120		150		ns
t _H (CLR _H)	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ low	t _{RSH}	60		75		ns
t _{SU} (rd)	Read setup time before $\overline{\text{CAS}}$ low	t _{RCS}	0		0		ns
t _H (CHrd)	Read hold time after $\overline{\text{CAS}}$ high (Note 15)	t _{RCH}	0		0		ns
t _H (RHrd)	Read hold time after $\overline{\text{RAS}}$ high (Note 15)	t _{RRH}	10		10		ns
t _H (OECH)	$\overline{\text{CAS}}$ hold time after $\overline{\text{OE}}$ low	—	30		40		ns
t _H (OERH)	$\overline{\text{RAS}}$ hold time after $\overline{\text{OE}}$ low	—	30		40		ns
t _H (CLOE)	$\overline{\text{OE}}$ hold time after $\overline{\text{CAS}}$ low	—	60		75		ns
t _H (RLOE)	$\overline{\text{OE}}$ hold time after $\overline{\text{RAS}}$ low	—	120		150		ns
t _{DOEL}	Delay time, Data to $\overline{\text{OE}}$ low	—	0		0		ns
t _{OEHD}	Delay time, $\overline{\text{OE}}$ high to Data	—	25		30		ns
t _{RHCL}	Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low	—	0		0		ns

Note 15: Either t_H(CHrd) or t_H(RHrd) must be satisfied for a read cycle.

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

Write Cycles (Early Write and Delayed Write)

Symbol	Parameter	Alternative Symbol	M5M4464P-12		M5M4464P-15		Unit
			Limits				
			Min	Max	Min	Max	
t _{C(W)}	Write cycle time	t _{RC}	220		260		ns
t _{w(RL)}	RAS low pulse width	t _{RAS}	120	10000	150	10000	ns
t _{w(CL)}	CAS low pulse width	t _{CAS}	60		75		ns
t _{w(CH)}	CAS high pulse width	t _{CPN}	30		35		ns
t _{h(RLCH)}	CAS hold time after RAS low	t _{CSH}	120		150		ns
t _{h(OLRH)}	RAS hold time after CAS low	t _{RSH}	60		75		ns
t _{SU(WCL)}	Write setup time before CAS low (Note 17)	t _{WCS}	-5		-5		ns
t _{h(OLW)}	Write hold time after CAS low	t _{WCH}	40		45		ns
t _{h(RLW)}	Write hold time after RAS low	t _{WOR}	100		120		ns
t _{h(WCH)}	CAS hold time after Write low	t _{CWL}	40		45		ns
t _{h(WRH)}	RAS hold time after Write low	t _{RWL}	40		45		ns
t _{w(W)}	Write pulse width	t _{WP}	40		45		ns
t _{SU(D)}	Data setup time	t _{DS}	0		0		ns
t _{h(WLD)}	Data hold time after Write low	t _{DH}	30		35		ns
t _{h(OLD)}	Data hold time after CAS low	t _{DH}	30		35		ns
t _{h(RLD)}	Data hold time after RAS low	t _{DHR}	90		110		ns
t _{OEHD}	Delay time, OE high to Data	-	25		30		ns
t _{h(WOE)}	OE hold time after Write low	-	25		30		ns

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative Symbol	M5M4464P-12		M5M4464P-15		Unit
			Limits				
			Min	Max	Min	Max	
t _{C(rdW)}	Read write/read modify write cycle time (Note 16)	t _{RWC}	295		345		ns
t _{w(RL)}	RAS low pulse width	t _{RAS}	195	10000	255	10000	ns
t _{w(CL)}	CAS low pulse width	t _{CAS}	135		180		ns
t _{h(RLCH)}	CAS hold time after RAS low	t _{CSH}	195		255		ns
t _{h(OLRH)}	RAS hold time after CAS low	t _{RSH}	135		180		ns
t _{w(CH)}	CAS high pulse width	t _{CPN}	30		35		ns
t _{SU(rd)}	Read setup time before CAS low	t _{RCS}	0		0		ns
t _{CLWL}	Delay time, CAS low to Write low (Note 17)	t _{CWD}	90		110		ns
t _{RLWL}	Delay time, RAS low to Write low (Note 17)	t _{RWD}	150		185		ns
t _{h(WCH)}	CAS hold time after Write low	t _{CWL}	40		45		ns
t _{h(WRH)}	RAS hold time after Write low	t _{RWL}	40		45		ns
t _{w(W)}	Write pulse width	t _{WP}	40		45		ns
t _{SU(D)}	Data setup time	t _{DS}	0		0		ns
t _{h(WLD)}	Data hold time after Write low	t _{DH}	40		45		ns
t _{h(CLOE)}	OE hold time after CAS low	-	60		75		ns
t _{h(RLOE)}	OE hold time after RAS low	-	120		150		ns
t _{DOEL}	Delay time, Data to OE low	-	0		0		ns
t _{OEHD}	Delay time, OE high to Data	-	25		30		ns

Note 16: t_{C(rdW)} is specified as t_{C(rdW)} min = t_{a(R)} max + t_{OEHD} min + t_{h(WRH)} min + t_{w(RH)} min + 4 t_r.

17: t_{SU(WCL)}, t_{CLWL} and t_{RLWL} are specified as reference points only. If t_{SU(WCL)} ≥ t_{SU(WCL)} min, the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If t_{CLWL} ≥ t_{CLWL} min and t_{RLWL} ≥ t_{RLWL} min, the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition is satisfied, the condition of the DQ (at access time and until CAS or OE goes back to V_{IH}) is indeterminate.

M5M4464P-12, -15

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

Page-Mode Cycle (Note 18)

Symbol	Parameter	Alternative Symbol	M5M4464P-12		M5M4464P-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
$t_{O(Prd)}$	Read cycle time	t_{PC}	120		145		ns
$t_{O(PW)}$	Write cycle time	t_{PC}	120		145		ns
$t_{W(RL)}$	\overline{RAS} low pulse width (Note 19)	t_{RAS}	240	30000	295	30000	ns
$t_{O(PrdW)}$	Read write/read modify write cycle time	—	195		250		ns
$t_{W(RL)}$	\overline{RAS} low pulse width (Note 20)	t_{RAS}	390	30000	505	30000	ns
$t_{W(CH)}$	\overline{CAS} high pulse width	t_{CP}	50		60		ns

Note 18: All previously specified timing requirements and switching characteristics are applicable to their respective page mode timing.

19: Specified for read or write cycle.

20: Specified for read-write or read-modify-write cycle.

CAS before RAS Refresh Cycle (Note 21)


Symbol	Parameter	Alternative Symbol	M5M4464P-12		M5M4464P-15		Unit
			Limits		Limits		
			Min	Max	Min	Max	
$t_{SU R(CAS-RAS)}$	\overline{CAS} setup time for auto refresh	t_{CSR}	10		10		ns
$t_{H R(RAS-CAS)}$	\overline{CAS} hold time for auto refresh	t_{CHR}	25		30		ns
$t_{d R(RAS-CAS)}$	Precharge to \overline{CAS} active time	t_{RPC}	0		0		ns

Note 21: Eight or more CAS before RAS cycles is necessary for proper operation of CAS before RAS refresh mode.

262 144-BIT(65 536-WORD BY 4-BIT) DYNAMIC RAM

TIMING DIAGRAMS (Note 22)


Read Cycle



Note 22.  Indicates the don't care input.


262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

Write Cycle (Early Write)




262 144-BIT(65 536-WORD BY 4-BIT) DYNAMIC RAM

Write Cycle (Delayed Write)




262 144-BIT(65 536-WORD BY 4-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles




262 144-BIT(65 536-WORD BY 4-BIT) DYNAMIC RAM

RAS-Only Refresh Cycle




262 144-BIT(65 536-WORD BY 4-BIT) DYNAMIC RAM

Page-Mode Write Cycle





262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

Hidden Refresh Cycle



CAS before RAS Refresh Cycle





MH6404AD1-15

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

DESCRIPTION

The MH6404AD1 is 65 536-word x 4 bit dynamic RAM and consists of four industry standard 64 K x 1 dynamic RAMs in leadless chip carrier.

The mounting of leadless chip carriers on a ceramic single in-line package provides any application where high densities and large quantities of memory are required.


FEATURES

- High speed

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
MH6404AD1-15	150	260	600

- Utilizes industry standard 64K RAMs in leadless chip carriers
- 22 pin Single In-line Package
- Single +5V ($\pm 10\%$) supply operation
- Low stand by power dissipation 88 mW(max)
- Low operating power dissipation:
MH6404AD1-15 990mW(max)
- All inputs are directly TTL compatible
- All outputs are three-state and directly TTL compatible
- Includes (0.22 μ F x 2) decoupling capacitors
- 128 refresh cycles (every 2ms) A₇ Pin is not need for refresh
- Pin 1 controls automatic-and self-refresh mode

PIN CONFIGURATION (TOP VIEW)




Outline 22S5

APPLICATION

- Main memory unit for computers
- Refresh memory for CRT

BLOCK DIAGRAM



262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

FUNCTION

The MH6404AD1 provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs							Output		Refresh	Remarks
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	D	Row address	Column address	REF	Q			
Read	ACT	ACT	NAC	DNC	APD	APD	NAC	VLD	YES	Page mode identical	
Write	ACT	ACT	ACT	VLD	APD	APD	NAC	OPN	YES		
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	NAC	VLD	YES		
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	NAC	OPN	YES		
Hidden refresh	ACT	ACT	DNC	DNC	APD	DNC	NAC	VLD	YES		
Automatic refresh	NAC	DNC	DNC	DNC	DNC	DNC	ACT	OPN	YES		
Self refresh	NAC	DNC	DNC	DNC	DNC	DNC	ACT	OPN	YES		
Hidden automatic refresh	NAC	ACT	DNC	DNC	DNC	DNC	ACT	VLD	YES		
Hidden self refresh	NAC	ACT	DNC	DNC	DNC	DNC	ACT	VLD	YES		
Standby	NAC	DNC	DNC	DNC	DNC	DNC	NAC	OPN	NO		

Note: ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, APD : applied, OPN : open.

SUMMARY OF OPERATIONS

Addressing

To select 4 of the 262144 memory cells in the MH6404AD1 the 16-bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ($\overline{\text{RAS}}$) latches the 8 row-address bits; next, the negative-going edge of the column-address-strobe pulse ($\overline{\text{CAS}}$) latches the 8 column-address bits. Timing of the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ $t_{d(\text{RAS-CAS})}$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\text{CAS}}$ control signals are inhibited almost until $t_{d(\text{RAS-CAS}) \text{ max}}$ ('gated $\overline{\text{CAS}}$ ' operation). The external $\overline{\text{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(\text{RAS-CAS})}$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\text{CAS}}$ has already been released, so that the internal $\overline{\text{CAS}}$ control signals are controlled by the externally applied $\overline{\text{CAS}}$, which also controls the access time.

Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions of $\overline{\text{W}}$ input and $\overline{\text{CAS}}$ input. Thus when the $\overline{\text{W}}$ input makes its negative transition prior to $\overline{\text{CAS}}$ input (early write), the data input is strobed by

$\overline{\text{CAS}}$, and the negative transition of $\overline{\text{CAS}}$ is set as the reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the $\overline{\text{W}}$ input makes its negative transition after $\overline{\text{CAS}}$, the $\overline{\text{W}}$ negative transition is set as the reference point for set-up and hold times.

Data Output Control

The outputs of the MH6404AD1 are in the high-impedance state when $\overline{\text{CAS}}$ is high. When the are memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the outputs entered the active condition, this condition will be maintained until $\overline{\text{CAS}}$ goes high, irrespective of the condition of $\overline{\text{RAS}}$.

The outputs will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the MH6404AD1, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\text{CAS}}$ pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, inputs and outputs can be connected directly to give a common I/O data bus.

2. Data Output Hold

The data outputs can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

3. Two Methods of Chip Selection

Since the output is not latched, \overline{CAS} is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that \overline{CAS} and/or \overline{RAS} can both be decoded for chip selection.

4. Extended-Page Boundary

By decoding \overline{CAS} , the page boundary can be extended beyond the 256 column locations in a single chip. In this case, \overline{RAS} must be applied to all devices.

Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of \overline{RAS} , because once the row address has been strobed, \overline{RAS} is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

Each of the 128 rows ($A_0 \sim A_6$) of the MH6404AD1 must be refreshed every 2 ms to maintain data. The methods of refreshing for the MH6404AD1 are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order (\overline{RAS}) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

2. \overline{RAS} Only Refresh

A \overline{RAS} -only refresh cycle is the recommended technique for most applications to provide for data retention. A \overline{RAS} -only refresh cycle maintains the outputs in the high-impedance state with a typical power reduction of 20% over a read or write cycle.

3. Automatic Refresh

Pin1 (\overline{REF}) has two special functions. The MH6404AD1 has a refresh address counter, refresh address multiplexer and refresh timer for these operations. Automatic refresh is initiated by bringing \overline{REF} low after \overline{RAS} has precharged and is used during standard operation just like \overline{RAS} -only refresh, except that sequential row addresses from an external counter are no longer necessary.

At the end of automatic refresh cycle, the internal refresh address counter will be automatically incremented. The output state of the refresh address counter is initiated by some eight \overline{REF} , \overline{RAS} or $\overline{RAS}/\overline{CAS}$ cycle after power is applied. Therefore, a special operation is not necessary to initiate it.

\overline{RAS} must remain inactive during \overline{REF} activated cycles. Likewise, \overline{REF} must remain inactive during \overline{RAS} generated cycle.

4. Self-Refresh

The other function of pin 1 (\overline{REF}) is self-refresh. Timing for self-refresh is quite similar to that for automatic refresh. As long as \overline{RAS} remains high and \overline{REF} remains low, the MH6404AD1 will refresh itself. This internal sequence repeats a synchronously every 12 to 16 μ s. After 2 ms, the on-chip refresh address counter has advanced through all the row addresses and refreshed the entire memory. Self-refresh is primarily intended for trouble free power-down operation.

For example, when battery backup is used to maintained data integrity in the memory. \overline{REF} may be used to place the device in the self-refresh mode with no external timing signals necessary to keep the information alive.

In summary, the pin 1 (\overline{REF}) refresh function gives the user a feature that if free, save him hardware on the board, and in fact, will simplify his battery backup procedures, increase his battery life, and save him overall cost while giving him improved system performance.

There is an internal pullup resistor ($\approx 800K\Omega$) on pin 1, so if the pin 1 (\overline{REF}) function is not used, pin 1 may be left open (not connect) without affecting the normal operations.

5. Hidden Refresh

A features of the MH6404AD1 is that refresh cycle may be performed while maintaining valid data at the output pins by extending the \overline{CAS} active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding \overline{CAS} at V_{IL} and taking \overline{RAS} high and after a specified precharge period, executing a \overline{RAS} -only cycling, automatic refresh and self-refresh, but with \overline{CAS} held low.

The advantage of this refresh mode is that data can be held valid at the output data ports indefinitely by leaving the \overline{CAS} asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the MH6404AD1 is dynamic, and most of the power is dissipated when addresses are strobed. Both \overline{RAS} and \overline{CAS} are decoded and applied to the MH6404AD1 as chip-select in the memory system, but if \overline{RAS} is decoded, all unselected devices go into stand-by independent of the \overline{CAS} condition, minimizing system power dissipation.

Power Supplies

The MH6404AD1 operates on a single 5V power supply.

A wait of some 500 μ s and eight or more dummy cycle is necessary after power is applied to the device before memory operation is achieved.

MH6404AD1-15

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	conditions	Limits	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1~7	V
V _I	Input voltage		-1~7	V
V _O	Output voltage		-1~7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a = 25 °C	4000	mW
T _{opr}	Operating free-air temperature range		0~70	°C
T _{stg}	Storage temperature range		-55~150	°C
T _{slid}	Soldering temperature time		260 · 10	°C · sec

RECOMMENDED OPERATING CONDITIONS (T_a = 0~70 °C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		6.5	V
V _{IL}	Low-level input voltage, all inputs	-2		0.8	V

Note 1. All voltage values are with respect to V_{SS}

ELECTRICAL CHARACTERISTICS (T_a = 0~70 °C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter		Test conditions	Limits			Unit
				Min	Typ	Max	
V _{OH}	High-level output voltage		I _{OH} = -5mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage		I _{OL} = 4.2mA	0		0.4	V
I _{OZ}	Off-state output current		Q floating 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA
I _I	Input current		0V ≤ V _{IN} ≤ 6.5V, All other pins = 0V	-40		40	μA
I _{CC1(AV)}	Average supply current from V _{CC} , operating (Note3, 4)	MH6404AD1-15	RAS, CAS cycling t _{CR} = t _{CW} = min output open			180	mA
I _{CC2}	Supply current from V _{CC} , standby		RAS = V _{IH} output open			16	mA
I _{CC3(AV)}	Average supply current from V _{CC} , refreshing (Note 3)	MH6404AD1-15	RAS cycling CAS = V _{IH} t _{C(REF)} = min, output open			140	mA
I _{CC4(AV)}	Average supply current from V _{CC} , page mode (Note3, 4)	MH6404AD1-15	RAS = V _{IL} , CAS cycling t _{CPG} = min, output open			140	mA
I _{CC5(AV)}	Average supply current from V _{CC} , automatic refreshing (Note 3)	MH6404AD1-15	RAS = V _{IH} , REF cycling t _{C(REF)} = min, output open			140	mA
I _{CC6(AV)}	Average supply current from V _{CC} , self refreshing		RAS = V _{IH} , REF = V _{IL} output open			32	mA
C _{I(A)}	Input capacitance, address inputs		V _I = V _{SS} f = 1MHz V _i = 25mVrms			35	pF
C _{I(D)}	Input capacitance, data input					10	pF
C _{I(W)}	Input capacitance, write control input					40	pF
C _{I(RAS)}	Input capacitance, RAS input					50	pF
C _{I(CAS)}	Input capacitance, CAS input					50	pF
C _{I(REF)}	Input capacitance, REF input					50	pF
C _O	Output capacitance			V _O = V _{SS} , f = 1MHz, V _i = 25mVrms			15

Note 2: Current flowing into an IC is positive; out is negative.

3: I_{CC1(AV)}, I_{CC3(AV)}, I_{CC4(AV)} and I_{CC5(AV)} are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I_{CC1(AV)} and I_{CC4(AV)} are dependent on output loading. Specified values are obtained with the output open.

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)

($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted. See notes 5, 6 and 7)

Symbol	Parameter	Alternative Symbol	MH6404AD1-15		Unit
			Limits		
			Min	Max	
t_{CRF}	Refresh cycle time	t_{REF}		2	ms
$t_W(\text{RASH})$	RAS high pulse width	t_{RP}	100		ns
$t_W(\text{RASL})$	RAS low pulse width	t_{RAS}	150	10000	ns
$t_W(\text{CASL})$	CAS low pulse width	t_{CAS}	75	∞	ns
$t_W(\text{CASH})$	CAS high pulse width (Note 8)	t_{CPN}	35		ns
$t_H(\text{RAS-CAS})$	CAS hold time after RAS	t_{CSH}	150		ns
$t_H(\text{CAS-RAS})$	RAS hold time after CAS	t_{RSH}	75		ns
$t_d(\text{CAS-RAS})$	Delay time, CAS to RAS (Note 9)	t_{CRP}	-20		ns
$t_d(\text{RAS-CAS})$	Delay time, RAS to CAS (Note 10)	t_{RCD}	30	75	ns
$t_{SU}(\text{RA-RAS})$	Row address setup time before RAS	t_{ASR}	0		ns
$t_{SU}(\text{CA-CAS})$	Column address setup time before CAS	t_{ASC}	0		ns
$t_H(\text{RAS-RA})$	Row address hold time after RAS	t_{RAH}	20		ns
$t_H(\text{CAS-CA})$	Column address hold time after CAS	t_{CAH}	25		ns
$t_H(\text{RAS-CA})$	Column address hold time after RAS	t_{AR}	95		ns
t_{THL}	Transition time	t_T	3	35	ns
t_{TLH}					

- Note 5: An initial pause of 500 μs is required after power-up followed by any eight RAS or RAS/CAS cycles before proper device operation is achieved.
 6: The switching characteristics are defined as $t_{THL} = t_{TLH} = 5\text{ns}$.
 7: Reference levels of input signals are $V_{IH\text{min}}$ and $V_{IL\text{max}}$. Reference levels for transition time are also between V_{IH} and V_{IL} .
 8: Except for page-mode.
 9: $t_d(\text{CAS-RAS})$ requirement is only applicable for RAS/CAS cycles preceded by a CAS only cycle (i.e., for systems where CAS has not been decoded with RAS.)
 10: Operation within the $t_d(\text{RAS-CAS})$ max limit insures that $t_a(\text{RAS})$ max can be met. $t_d(\text{RAS-CAS})$ max is specified reference point only; if $t_d(\text{RAS-CAS})$ is greater than the specified $t_d(\text{RAS-CAS})$ max limit, then access time is controlled exclusively by $t_a(\text{CAS})$.
 $t_d(\text{RAS-CAS})\text{min} = t_H(\text{RAS-RA})\text{min} + 2t_{THL}(t_{TLH}) + t_{SU}(\text{CA-CAS})\text{min}$.

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted)

Read Cycle

Symbol	Parameter	Alternative Symbol	MH6404AD1-15		Unit
			Limits		
			Min	Max	
t_{CR}	Read cycle time	t_{RC}	260		ns
$t_{SU}(\text{R-CAS})$	Read setup time before CAS	t_{RCS}	0		ns
$t_H(\text{CAS-R})$	Read hold time after CAS (Note 11)	t_{ROH}	0		ns
$t_H(\text{RAS-R})$	Read hold time after RAS (Note 11)	t_{RRH}	20		ns
$t_{DIS}(\text{CAS})$	Output disable time (Note 12)	t_{OFF}	0	40	ns
$t_a(\text{CAS})$	CAS access time (Note 13)	t_{CAC}		75	ns
$t_a(\text{RAS})$	RAS access time (Note 14)	t_{RAC}		150	ns

- Note 11: Either $t_H(\text{RAS-R})$ or $t_H(\text{CAS-R})$ must be satisfied for a read cycle.
 Note 12: $t_{DIS}(\text{CAS})$ max defines the time at which the output achieves the open circuit condition and is not reference to V_{OH} or V_{OL} .
 Note 13: This is the value when $t_d(\text{RAS-CAS}) \geq t_d(\text{RAS-CAS})\text{max}$. Test conditions: Load=2T TL, $C_L = 100\text{pF}$.
 Note 14: This is the value when $t_d(\text{RAS-CAS}) < t_d(\text{RAS-CAS})\text{max}$. When $t_d(\text{RAS-CAS}) \geq t_d(\text{RAS-CAS})\text{max}$, $t_a(\text{RAS})$ will increase by the amount that $t_d(\text{RAS-CAS})$ exceeds the value shown. Test conditions: Load=2T TL, $C_L = 100\text{pF}$.

Write Cycle

Symbol	Parameter	Alternative Symbol	MH6404AD1-15		Unit
			Limits		
			Min	Max	
t_{CW}	Write cycle time	t_{RC}	260		ns
$t_{SU}(\text{W-CAS})$	Write setup time before CAS (Note 17)	t_{WCS}	-5		ns
$t_H(\text{CAS-W})$	Write hold time after CAS	t_{WCH}	45		ns
$t_H(\text{RAS-W})$	Write hold time after RAS	t_{WCR}	95		ns
$t_H(\text{W-RAS})$	RAS hold time after write	t_{RWL}	45		ns
$t_H(\text{W-CAS})$	CAS hold time after write	t_{CWL}	45		ns
$t_W(\text{W})$	Write pulse width	t_{WP}	45		ns
$t_{SU}(\text{D-CAS})$	Data-in setup time before CAS	t_{DS}	0		ns
$t_H(\text{CAS-D})$	Data-in hold time after CAS	t_{DH}	45		ns
$t_H(\text{RAS-D})$	Data-in hold time after RAS	t_{DHR}	95		ns

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative Symbol	MH6404AD1-15		Unit
			Limits		
			Min	Max	
t_{CRW}	Read-write cycle time (Note 15)	t_{RWC}	280		ns
t_{CRMW}	Read-modify-write cycle time (Note 16)	t_{RMWC}	310		ns
$t_h(w-RAS)$	\overline{RAS} hold time after write	t_{RWL}	45		ns
$t_h(w-CAS)$	\overline{CAS} hold time after write	t_{CWL}	45		ns
$t_w(w)$	Write pulse width	t_{WP}	45		ns
$t_{su}(R-CAS)$	Read setup time before \overline{CAS}	t_{RCS}	0		ns
$t_d(RAS-w)$	Delay time, \overline{RAS} to write (Note 17)	t_{RWD}	120		ns
$t_d(CAS-w)$	Delay time, \overline{CAS} to write (Note 17)	t_{CWD}	60		ns
$t_{su}(D-w)$	Data-in setup time before write	t_{DS}	0		ns
$t_h(w-D)$	Data-in hold time after write	t_{DH}	45		ns
$t_{dis}(CAS)$	Output disable time	t_{OFF}	0	40	ns
$t_a(CAS)$	\overline{CAS} access time (Note 13)	t_{CAC}		75	ns
$t_a(RAS)$	\overline{RAS} access time (Note 14)	t_{RAC}		150	ns

Note 15: t_{CRW} min is defined as $t_{CRW} \text{ min} = t_d(RAS-w) + t_h(w-RAS) + t_w(RASH) + 3t_{TLH}(t_{THL})$

16: t_{CRMW} min is defined as $t_{CRMW} \text{ min} = t_a(RAS)_{\text{max}} + t_h(w-RAS) + t_w(RAS-H) + 3t_{TLH}(t_{THL})$

17: $t_{su}(w-CAS)$, $t_d(RAS-w)$, and $t_d(CAS-w)$ do not define the limits of operation, but are included as electrical characteristics only.

When $t_{su}(w-CAS) \geq t_{su}(w-CAS)_{\text{min}}$, an early-write cycle is performed, and the data output keeps the high-impedance state.

When $t_d(RAS-w) \geq t_d(RAS-w)_{\text{min}}$ and $t_d(CAS-w) \geq t_{su}(w-CAS)_{\text{min}}$ a read-write cycle is performed, and the data of the selected address will be read out on the data output.

For all conditions other than those described above, the condition of data output (at access time and until \overline{CAS} goes back to V_{IH}) is not defined.

Page-Mode Cycle

Symbol	Parameter	Alternative Symbol	MH6404AD1-15		Unit
			Limits		
			Min	Max	
t_{CPGR}	Page-mode read cycle time	t_{PC}	145		ns
t_{CPGW}	Page-Mode write cycle time	t_{PC}	145		ns
t_{CPGRW}	Page-Mode read-write cycle time	—	180		ns
t_{CPGRMW}	Page-Mode read-modify-write cycle time	—	195		ns
$t_w(CASH)$	\overline{CAS} high pulse width	t_{CP}	60		ns

Automatic Refresh Cycle

Symbol	Parameter	Alternative Symbol	MH6404AD1-15		Unit
			Limits		
			Min	Max	
$t_C(REF)$	Automatic Refresh cycle time	t_{FC}	260		ns
$t_d(RAS-REF)$	Delay time, \overline{RAS} to REF	t_{RFD}	100		ns
$t_w(REFL)$	REF low pulse width	t_{FP}	60	8000	ns
$t_w(REFH)$	REF high pulse width	t_{FI}	30		ns
$t_d(REF-RAS)$	Delay time, \overline{REF} to \overline{RAS}	t_{FSR}	30		ns
$t_{su}(REF-RAS)$	REF pulse setup time before \overline{RAS}	t_{FRD}	295		ns


Self-Refresh Cycle

Symbol	Parameter	Alternative Symbol	MH6404AD1-15		Unit
			Limits		
			Min	Max	
$t_d(RAS-REF)$	Delay time, \overline{RAS} to REF	t_{RFD}	90		ns
$t_w(REFL)$	REF low pulse width	t_{FBP}	8000	∞	ns
$t_d(REF-RAS)$	Delay time, \overline{REF} to \overline{RAS}	t_{FBR}	310		ns


262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

TIMING DIAGRAMS (Note 18)

Read Cycle (Note 19)




Write Cycle (Early Write) (Note 19)




262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles (Note 19)



RAS-Only Refresh Cycle (Note 20)



Note 18  Indicates the don't care input


 The center-line indicates the high-impedance state

Note 19. REF = VIH


20. CAS = REF = VIH, W, D = don't care.
A7 may be VIH or VIL.

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

Page-Mode Read Cycle (Note 19)




Page-Mode Write Cycle (Note 19)




262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM


Automatic Pulse Refresh Cycle (Multiple Pulse) (Note 21)



Automatic Pulse Refresh Cycle (Single Pulse) (Note 21)




Self-Refresh Cycle (Note 21)




(Note 21) $\overline{\text{CAS}}$, Addresses, D and W are don't care.

Hidden Automatic Pulse Refresh Cycle




262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

Hidden Self-Refresh Cycle (Note 22)




Note 22: If the pin 1 ($\overline{\text{REF}}$) function is not used, pin 1 may be left open (not connect).

Hidden Refresh Cycle (Note 19)



MH6404AND1-15

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM



DESCRIPTION

The MH6404AND1 is 65 536-word x 4 bit dynamic RAM and consists of four industry standard 64K x 1 dynamic RAMs in leadless chip carrier.

The mounting of leadless chip carriers on a ceramic single in-line package provides any application where high densities and large quantities of memory are required.


FEATURES

- High speed

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
MH6404AND1-15	150	260	600

- Utilizes industry standard 64K RAMs in leadless chip carriers
- 22 pin Single In-line Package
- Single +5V (±10%) supply operation
- Low stand by power dissipation 88 mW (max)
- Low operating power dissipation:
MH6404AND1-15 990mW (max)
- All inputs are directly TTL compatible
- All outputs are three-state and directly TTL compatible
- Includes (0.22μF x 2) decoupling capacitors
- 128 refresh cycles (every 2ms) A₇ Pin is not need for refresh

PIN CONFIGURATION (TOP VIEW)




Outline 22S5

APPLICATION

- Main memory unit for computers
- Refresh memory for CRT

BLOCK DIAGRAM



262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

FUNCTION

The MH6404AND1 provides, in addition to normal read, write, and read-modify-write operations a number of other functions, e.g., page mode, $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Output	Refresh	Remarks
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	D	Row address	Column address	Q		
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	Page mode identical
Write	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	APD	DNC	VLD	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note ACT active, NAC nonactive, DNC don't care, VLD valid, APD applied, OPN open.

SUMMARY OR OPERATIONS

Addressing

To select 4 of the 262144 memory cells in the MH6404AND1 the 16-bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ($\overline{\text{RAS}}$) latches the 8 row-address bits; next, the negative-going edge of the column-address-strobe pulse ($\overline{\text{CAS}}$) latches the 8 column-address bits. Timing of the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ $t_{d(\text{RAS-CAS})}$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\text{CAS}}$ control signals are inhibited almost until $t_{d(\text{RAS-CAS})\text{max}}$ ('gated $\overline{\text{CAS}}$ ' operation). The external $\overline{\text{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(\text{RAS-CAS})}$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\text{CAS}}$ has already been released, so that the internal $\overline{\text{CAS}}$ control signals are controlled by the externally applied $\overline{\text{CAS}}$, which also controls the access time.

Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions of $\overline{\text{W}}$ input and $\overline{\text{CAS}}$ input. Thus when the $\overline{\text{W}}$ input makes its negative transition prior to $\overline{\text{CAS}}$ input (early write), the data input is strobed by

$\overline{\text{CAS}}$, and the negative transition of $\overline{\text{CAS}}$ is set as the reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the $\overline{\text{W}}$ input makes its negative transition after $\overline{\text{CAS}}$, the $\overline{\text{W}}$ negative transition is set as the reference point for set-up and hold times.

Data Output Control

The outputs of the MH6404AND1 is in the high-impedance state when $\overline{\text{CAS}}$ is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until $\overline{\text{CAS}}$ goes high, irrespective of the condition of $\overline{\text{RAS}}$.

The outputs will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the MH6404AND1, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\text{CAS}}$ pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, inputs and outputs can be connected directly to give a common I/O data bus.

2. Data Output Hold

The data outputs can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM**3. Two Methods of Chip Selection**

Since the output is not latched, $\overline{\text{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that $\overline{\text{CAS}}$ and/or $\overline{\text{RAS}}$ can both be decoded for chip selection.

4. Extended-Page Boundary

By decoding $\overline{\text{CAS}}$, the page boundary can be extended beyond the 256 column locations in a single chip. In this case, $\overline{\text{RAS}}$ must be applied to all devices.

Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of $\overline{\text{RAS}}$, because once the row address has been strobed, $\overline{\text{RAS}}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

Each of the 128 rows ($A_0 \sim A_6$) of the MH6404AND1 must be refreshed every 2 ms to maintain data. The methods of refreshing for the MH6404AND1 are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ($\overline{\text{RAS}}$) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "write-OR" outputs since output bus contention will occur.

2. RAS Only Refresh

A $\overline{\text{RAS}}$ -only refresh cycle is the recommended technique for most applications to provide for data retention. A $\overline{\text{RAS}}$ -only refresh cycle maintains the outputs in the high-impedance state with a typical power reduction of 20% over a read or write cycle.

3. Hidden Refresh

A feature of the MH6404AND1 is that refresh cycles may be performed while maintaining valid data at the output pin by extending the $\overline{\text{CAS}}$ active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period, executing a $\overline{\text{RAS}}$ -only cycling, but with $\overline{\text{CAS}}$ held low.

The advantage of this refresh mode is that data can be held valid at the output data ports indefinitely by leaving the $\overline{\text{CAS}}$ asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the MH6404AND1 is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are decoded and applied to the MH6404AND1 as chip-select in the memory system, but if $\overline{\text{RAS}}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\text{CAS}}$ condition, minimizing system power dissipation.

Power Supplies

The MH6404AND1 operates on a single 5V power supply.

A wait of some 500 μ s and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	conditions	Limits	Unit
V_{CC}	Supply voltage	With respect to V_{SS}	-1 ~ 7	V
V_I	Input voltage		-1 ~ 7	V
V_O	Output voltage		-1 ~ 7	V
I_O	Output current		50	mA
P_d	Power dissipation	$T_a = 25^\circ\text{C}$	4000	mW
T_{opr}	Operating free-air temperature range		0 ~ 70	$^\circ\text{C}$
T_{stg}	Storage temperature range		-55 ~ 150	$^\circ\text{C}$
T_{sld}	Soldering temperature time		260 · 10	$^\circ\text{C} \cdot \text{sec}$

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{SS}	Supply voltage	0	0	0	V
V_{IH}	High-level input voltage, all inputs	2.4		6.5	V
V_{IL}	Low-level input voltage, all inputs	-2		0.8	V

Note 1. All voltage values are with respect to V_{SS}

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted) (Note 2)

Symbol	Parameter		Test conditions	Limits			Unit
				Min	Typ	Max	
V_{OH}	High-level output voltage		$I_{OH} = -5\text{mA}$	2.4		V_{CC}	V
V_{OL}	Low-level output voltage		$I_{OL} = 4.2\text{mA}$	0		0.4	V
I_{OZ}	Off-state output current		Qfloating $0V \leq V_{OUT} \leq 5.5V$	-10		10	μA
I_I	Input current		$0V \leq V_{IN} \leq 6.5V$, All other pins = 0V	-40		40	μA
$I_{CC1(AV)}$	Average supply current from V_{CC} , operating (Note3, 4)	MH6404AND1-15	\overline{RAS} , \overline{CAS} cycling $t_{CR} = t_{CW} = \text{min}$, output open			180	mA
I_{CC2}	Supply current from V_{CC} , standby		$\overline{RAS} = V_{IH}$ output open			16	mA
$I_{CC3(AV)}$	Average supply current from V_{CC} , refreshing (Note 3)	MH6404AND1-15	\overline{RAS} cycling, $\overline{CAS} = V_{IH}$ $t_{C(REF)} = \text{min}$, output open			140	mA
$I_{CC4(AV)}$	Average supply current from V_{CC} , page mode (Note3, 4)	MH6404AND1-15	$\overline{RAS} = V_{IL}$, \overline{CAS} cycling $t_{CPG} = \text{min}$, output open			140	mA
$C_I(A)$	Input capacitance, address inputs		$V_I = V_{SS}$ $f = 1\text{MHz}$ $V_I = 25\text{mVrms}$			35	pF
$C_I(D)$	Input capacitance, data input					10	pF
$C_I(W)$	Input capacitance, write control input					40	pF
$C_I(RAS)$	Input capacitance, \overline{RAS} input					50	pF
$C_I(CAS)$	Input capacitance, \overline{CAS} input					50	pF
C_O	Output capacitance			$V_O = V_{SS}$, $f = 1\text{MHz}$, $V_I = 25\text{mVrms}$			15

Note 2: Current flowing into an IC is positive; out is negative.

3: $I_{CC1(AV)}$, $I_{CC3(AV)}$ and $I_{CC4(AV)}$ are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: $I_{CC1(AV)}$ and $I_{CC4(AV)}$ are dependent on output loading. Specified values are obtained with the output open.

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)

(Ta = 0 ~ 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted. See notes 5, 6 and 7)

Symbol	Parameter	Alternative Symbol	MH6404AND1-15		Unit
			Limits		
			Min	Max	
t _{CRF}	Refresh cycle time	t _{REF}		2	ms
t _{W(RASH)}	RAS high pulse width	t _{RP}	100		ns
t _{W(RASL)}	RAS low pulse width	t _{RAS}	150	1000	ns
t _{W(CASL)}	CAS low pulse width	t _{CAS}	75	∞	ns
t _{W(CASH)}	CAS high pulse width (Note 8)	t _{CPN}	35		ns
t _{h(RAS-CAS)}	CAS hold time after RAS	t _{CSH}	150		ns
t _{h(CAS-RAS)}	RAS hold time after CAS	t _{RSH}	75		ns
t _{d(CAS-RAS)}	Delay time, CAS to RAS (Note 9)	t _{CRP}	-20		ns
t _{d(RAS-CAS)}	Delay time, RAS to CAS (Note 10)	t _{RCD}	30	75	ns
t _{SU(RA-RAS)}	Row address setup time before RAS	t _{ASR}	0		ns
t _{SU(CA-CAS)}	Column address setup time before CAS	t _{ASC}	0		ns
t _{h(RAS-RA)}	Row address hold time after RAS	t _{RAH}	20		ns
t _{h(CAS-CA)}	Column address hold time after CAS	t _{CAH}	25		ns
t _{h(RAS-CA)}	Column address hold time after RAS	t _{AR}	95		ns
t _{THL}	Transition time	t _T	3	35	ns
t _{TLH}					

Note 5: An initial pause of 500μs is required after power-up followed by any eight RAS or RAS/CAS cycles before proper device operation is achieved.

Note 6: The switching characteristics are defined as t_{THL} = t_{TLH} = 5ns.Note 7: Reference levels of input signals are V_{IH} min and V_{IL} max. Reference levels for transition time are also between V_{IH} and V_{IL}.

Note 8: Except for page-mode.

Note 9: t_{d(CAS-RAS)} requirement is only applicable for RAS/CAS cycles preceeded by a CAS only cycle (i.e., For systems where CAS has not been decoded with RAS.)Note 10: Operation within the t_{d(RAS-CAS)} max limit insures that t_{a(RAS)} max can be met. t_{d(RAS-CAS)} max is specified reference point only; ift_{d(RAS-CAS)} is greater than the specified t_{d(RAS-CAS)} max limit, then access time is controlled exclusively by t_{a(CAS)}.t_{d(RAS-CAS)} min = t_{h(RAS-RA)} min + 2t_{THL}(t_{TLH}) + t_{SU(CA-CAS)} min.

SWITCHING CHARACTERISTICS (Ta = 0 ~ 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted)

Read Cycle

Symbol	Parameter	Alternative Symbol	MH6404AND1-15		Unit
			Limits		
			Min	Max	
t _{CR}	Read cycle time	t _{RC}	260		ns
t _{SU(R-CAS)}	Read setup time before CAS	t _{RCS}	0		ns
t _{h(CAS-R)}	Read hold time after CAS (Note 11)	t _{RCH}	0		ns
t _{h(RAS-R)}	Read hold time after RAS (Note 11)	t _{RRH}	20		ns
t _{dis(CAS)}	Output disable time (Note 12)	t _{OFF}	0	40	ns
t _{a(CAS)}	CAS access time (Note 13)	t _{CAC}		75	ns
t _{a(RAS)}	RAS access time (Note 14)	t _{RAC}		150	ns

Note 11: Either t_{h(RAS-R)} or t_{h(CAS-R)} must be satisfied for a read cycle.Note 12: t_{dis(CAS)} max defines the time at which the output achieves the open circuit condition and is not reference to V_{OH} or V_{OL}.Note 13: This is the value when t_{d(RAS-CAS)} ≥ t_{d(RAS-CAS)} max. Test conditions: Load = 2T_L, C_L = 100pFNote 14: This is the value when t_{d(RAS-CAS)} < t_{d(RAS-CAS)} max. When t_{d(RAS-CAS)} ≥ t_{d(RAS-CAS)} max, t_{a(RAS)} will increase by the amount that t_{d(RAS-CAS)} exceeds the value shown. Test conditions: Load = 2T_L, C_L = 100pF

Write Cycle

Symbol	Parameter	Alternative Symbol	MH6404AND1-15		Unit
			Limits		
			Min	Max	
t _{CW}	Write cycle time	t _{RC}	260		ns
t _{SU(W-CAS)}	Write setup time before CAS (Note 17)	t _{WCS}	-5		ns
t _{h(CAS-W)}	Write hold time after CAS	t _{WCH}	45		ns
t _{h(RAS-W)}	Write hold time after RAS	t _{WCR}	95		ns
t _{h(W-RAS)}	RAS hold time after write	t _{RWL}	45		ns
t _{h(W-CAS)}	CAS hold time after write	t _{CWL}	45		ns
t _{W(W)}	Write pulse width	t _{WP}	45		ns
t _{SU(D-CAS)}	Data-in setup time before CAS	t _{DS}	0		ns
t _{h(CAS-D)}	Data-in hold time after CAS	t _{DH}	45		ns
t _{h(RAS-D)}	Data-in hold time after RAS	t _{DHR}	95		ns

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative Symbol	MH6404AND1-15		Unit
			Limits		
			Min	Max	
t_{cRW}	Read-write cycle time (Note 15)	t_{RWC}	280		ns
t_{cRMW}	Read-modify-write cycle time (Note 16)	t_{RMWC}	310		ns
$t_h(W-RAS)$	\overline{RAS} hold time after write	t_{RWL}	45		ns
$t_h(W-CAS)$	\overline{CAS} hold time after write	t_{CWL}	45		ns
$t_w(W)$	Write pulse width	t_{WP}	45		ns
$t_{su}(R-CAS)$	Read setup time before \overline{CAS}	t_{RCS}	0		ns
$t_d(RAS-W)$	Delay time, \overline{RAS} to write (Note 17)	t_{RWD}	120		ns
$t_d(CAS-W)$	Delay time, \overline{CAS} to write (Note 17)	t_{CWD}	60		ns
$t_{su}(D-W)$	Data-in setup time before write	t_{DS}	0		ns
$t_h(W-D)$	Data-in hold time after write	t_{DH}	45		ns
$t_{dis}(CAS)$	Output disable time	t_{OFF}	0	40	ns
$t_a(CAS)$	\overline{CAS} access time (Note 13)	t_{OAC}		75	ns
$t_a(RAS)$	\overline{RAS} access time (Note 14)	t_{RAC}		150	ns

Note 15: t_{cRW} min is defined as $t_{cRW} \text{ min} = t_d(RAS-W) + t_h(W-RAS) + t_w(RAS-H) + 3t_{TLH}(t_{THL})$

16: t_{cRMW} min is defined as $t_{cRMW} \text{ min} = t_a(RAS) \text{ max} + t_h(W-RAS) + t_w(RAS-H) + 3t_{TLH}(t_{THL})$

17: $t_{su}(W-CAS)$, $t_d(RAS-W)$, and $t_d(CAS-W)$ do not define the limits of operation, but are included as electrical characteristics only.

When $t_{su}(W-CAS) \geq t_{su}(W-CAS) \text{ min}$, an early-write cycle is performed, and the data output keeps the high-impedance state.

When $t_d(RAS-W) \geq t_d(RAS-W) \text{ min}$ and $t_d(CAS-W) \geq t_{su}(W-CAS) \text{ min}$ a read-write cycle is performed, and the data of the selected address will be read out on the data output.

For all conditions other than those described above, the condition of data output (at access time and until \overline{CAS} goes back to V_{IH}) is not defined.


Page-Mode Cycle

Symbol	Parameter	Alternative Symbol	MH6404AND1-15		Unit
			Limits		
			Min	Max	
t_{cPGR}	Page-mode read cycle time	t_{PC}	145		ns
t_{cPGW}	Page-Mode write cycle	t_{PC}	145		ns
t_{cPGRW}	Page-Mode read-write cycle time	—	180		ns
t_{cPGRMW}	Page-Mode read-modify-write cycle time	—	195		ns
$t_w(CASH)$	\overline{CAS} high pulse width	t_{CP}	60		ns


262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

TIMING DIAGRAMS (Note 18)

Read Cycle




Write Cycle (Early Write)




262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles



RAS-Only Refresh Cycle (Note 19)



Note 18




Indicates the don't care input

The center-line indicates the high-impedance state


Note 19. $\overline{\text{CAS}} = V_{IH}$, $\overline{\text{W}}$, $\text{D} = \text{don't care}$.
 A_7 may be V_{IH} or V_{IL} .

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

Page-Mode Read Cycle




Page-Mode Write Cycle



262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

Hidden Refresh Cycle



MH6408AD-15

524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

DESCRIPTION

The MH6408AD is 65536 word x 8 bit dynamic RAM and consists of eight industry standard 64K x 1 dynamic RAMs in leadless chip carrier.

The mounting of leadless chip carriers on a ceramic single in-line package provides any application where high densities and large quantities of memory are required.

FEATURES

- Performance ranges

Part No.	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
MH6408AD-15	150	260	1200

- Utilizes industry standard 64K RAMs in leadless chip carriers
- 30 pins Single In-line Package
- Single +5V (±10%) supply operation
- Low standby power dissipation 176mW(max)
- Low operating power dissipation:


MH6408AD-15 1.9W (max)

- All inputs are directly TTL compatible
- All outputs are three-state and directly TTL compatible
- Includes (0.22μF x 6) decoupling capacitors
- 128 refresh cycles (every 2ms) A₇ Pin is not need for refresh
- Pin 13 controls automatic - and self-refresh mode.

APPLICATION


- Main memory unit for computers
- Refresh memory

PIN DONFIGURATION (TOP VIEW)



Outline 30S5

BLOCK DIAGRAM



524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

FUNCTION

The MH6408AD provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs							Output		Refresh	Remarks
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	D	Row address	Column address	$\overline{\text{REF}}$	Q			
Read	ACT	ACT	NAC	DNC	APD	APD	NAC	VLD	YES	Page mode identical except refresh is NO	
Write	ACT	ACT	ACT	VLD	APD	APD	NAC	OPN	YES		
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	NAC	VLD	YES		
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	NAC	OPN	YES		
Hidden refresh	ACT	ACT	DNC	DNC	APD	DNC	NAC	VLD	YES		
Automatic refresh	NAC	DNC	DNC	DNC	DNC	DNC	ACT	OPN	YES		
Self refresh	NAC	DNC	DNC	DNC	DNC	DNC	ACT	OPN	YES		
Hidden automatic refresh	NAC	ACT	DNC	DNC	DNC	DNC	ACT	VLD	YES		
Hidden self refresh	NAC	ACT	DNC	DNC	DNC	DNC	ACT	VLD	YES		
Standby	NAC	DNC	DNC	DNC	DNC	DNC	NAC	OPN	NO		

Note: ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, APD: applied, OPN: open.

SUMMARY OF OPERATIONS

Addressing

To select 8 of the 524288 memory cells in the MH6408AD the 16-bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ($\overline{\text{RAS}}$) latches the 8 row-address bits; next, the negative-going edge of the column-address-strobe pulse ($\overline{\text{CAS}}$) latches the 8 column-address bits. Timing of the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ $t_{d(\overline{\text{RAS}}-\overline{\text{CAS}})}$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\text{CAS}}$ control signals are inhibited almost until $t_{d(\overline{\text{RAS}}-\overline{\text{CAS}})_{\text{max}}}$ ('gated $\overline{\text{CAS}}$ ' operation). The external $\overline{\text{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(\overline{\text{RAS}}-\overline{\text{CAS}})}$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\text{CAS}}$ has already been released, so that the internal $\overline{\text{CAS}}$ control signals are controlled by the externally applied $\overline{\text{CAS}}$, which also controls the access time.

Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions of $\overline{\text{W}}$ input and $\overline{\text{CAS}}$ input. Thus when the $\overline{\text{W}}$ input makes its negative transition prior to $\overline{\text{CAS}}$ input (early write), the data input is strobed by $\overline{\text{CAS}}$, and the negative transition of $\overline{\text{CAS}}$ is set as the

reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the $\overline{\text{W}}$ input makes its negative transition after $\overline{\text{CAS}}$, the $\overline{\text{W}}$ negative transition is set as the reference point for setup and hold times.

Data Output Control

The outputs of the MH6408AD are in the high-impedance state when $\overline{\text{CAS}}$ is high. When the are memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the outputs entered the active condition, this condition will be maintained until $\overline{\text{CAS}}$ goes high, irrespective of the condition of $\overline{\text{RAS}}$.

The outputs will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the MH6408AD, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\text{CAS}}$ pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, inputs and outputs can be connected directly to give a common I/O data bus.

2. Data Output Hold

The data outputs can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.

524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

3. Two Methods of Chip Selection

Since the output is not latched, $\overline{\text{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that $\overline{\text{CAS}}$ and/or $\overline{\text{RAS}}$ can both be decoded for chip selection.

4. Extended-Page Boundary

By decoding $\overline{\text{CAS}}$, the page boundary can be extended beyond the 256 column locations in a single chip. In this case, $\overline{\text{RAS}}$ must be applied to all devices.

Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of $\overline{\text{RAS}}$, because once the row address has been strobed, $\overline{\text{RAS}}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

Each of the 128 rows ($A_0 \sim A_6$) of the MH6408AD must be refreshed every 2 ms to maintain data. The methods of refreshing for the MH6408AD are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ($\overline{\text{RAS}}$) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

2. $\overline{\text{RAS}}$ Only Refresh

A $\overline{\text{RAS}}$ -only refresh cycle is the recommended technique for most applications to provide for data retention. A $\overline{\text{RAS}}$ -only refresh cycle maintains the outputs in the high-impedance state with a typical power reduction of 20% over a read or write cycle.

3. Automatic Refresh

Pin 13 ($\overline{\text{REF}}$) has two special functions. The MH6408AD has a refresh address counter, refresh address multiplexer and refresh timer for these operations. Automatic refresh is initiated by bringing $\overline{\text{REF}}$ low after $\overline{\text{RAS}}$ has precharged and is used during standard operation just like $\overline{\text{RAS}}$ -only refresh, except that sequential row addresses from an external counter are no longer necessary.

At the end of automatic refresh cycle, the internal refresh address counter will be automatically incremented. The output state of the refresh address counter is initiated by some eight $\overline{\text{REF}}$, $\overline{\text{RAS}}$ or $\overline{\text{RAS/CAS}}$ cycle after power is applied. Therefore, a special operation is not necessary to initiate it.

$\overline{\text{RAS}}$ must remain inactive during $\overline{\text{REF}}$ activated cycles. Likewise, $\overline{\text{REF}}$ must remain inactive during $\overline{\text{RAS}}$ generated cycle.

4. Self-Refresh

The other function of pin 13 ($\overline{\text{REF}}$) is self-refresh. Timing for self-refresh is quite similar to that for automatic refresh. As long as $\overline{\text{RAS}}$ remains high and $\overline{\text{REF}}$ remains low, the MH6408AD will refresh itself. This internal sequence repeats asynchronously every 12 to 16 μs . After 2ms, the on-chip refresh address counter has advanced through all the row addresses and refreshed the entire memory. Self-refresh is primarily intended for trouble free power-down operation.

For example, when battery backup is used to maintained data integrity in the memory. $\overline{\text{REF}}$ may be used to place the device in the self-refresh mode with no external timing signals necessary to keep the information alive.

In summary, the pin 13 ($\overline{\text{REF}}$) refresh function gives the user a feature that if free, save him hardware on the board, and in fact, will simplify his battery backup procedures, increase his battery life, and save him overall cost while giving him improved system performance.

There is an internal pullup resistor ($\approx 3M\Omega$) on pin 13, so if the pin 13 ($\overline{\text{REF}}$) function is not used, pin 1 may be left open (not connect) without affecting the normal operations.

5. Hidden Refresh

A features of the MH6408AD is that refresh cycle may be performed while maintaining valid data at the output pins by extending the $\overline{\text{CAS}}$ active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period, executing a $\overline{\text{RAS}}$ -only cycling, automatic refresh and self-refresh, but with $\overline{\text{CAS}}$ held low.

The advantage of this refresh mode is that data can be held valid at the output data ports indefinitely by leaving the $\overline{\text{CAS}}$ asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the MH6408AD is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are decoded and applied to the MH6408AD as chip-select in the memory system, but if $\overline{\text{RAS}}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\text{CAS}}$ condition, minimizing system power dissipation.

Power Supplies

The MH6408AD operates on a single 5V power supply.

A wait of some 500 μs and eight or more dummy cycle is necessary after power is applied to the device before memory operation is achieved.

524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1 ~ 7	V
V _I	Input voltage		-1 ~ 7	V
V _O	Output voltage		-1 ~ 7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a = 25°C	8000	mW
T _{opr}	Operating free-air temperature range		0 ~ 70	°C
T _{stg}	Storage temperature range		-55 ~ 150	°C
T _{sid}	Soldering temperature-time		260 • 10	°C • sec

RECOMMENDED OPERATING CONDITIONS (T_a = 0 ~ 70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High level input voltage, all inputs	2.4		6.5	V
V _{IL}	Low-level input voltage, all inputs	-2		0.8	V

Note 1. All voltage values are with respect to V_{SS}

ELECTRICAL CHARACTERISTICS (T_a = 0 ~ 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} = -5mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} = 2.1mA	0		0.45	V
I _{OZ}	Off-state output current	Q floating 0V ≤ V _{OUT} ≤ 5.5V	-80		80	μA
I _I	Input current	0V ≤ V _{IN} ≤ 6.5V, All other pins = 0V	-80		80	μA
I _{CC1(AV)}	Average supply current from V _{CC} , operating (Note 3, 4)	MH6408AD-15 \overline{RAS} , \overline{CAS} cycling $t_{CR} = t_{CW} = \text{min}$, output open			360	mA
I _{CC2}	Supply current from V _{CC} , standby	$\overline{RAS} = V_{IH}$, output open			32	mA
I _{CC3(AV)}	Average supply current from V _{CC} , refreshing (Note 3)	MH6408AD-15 \overline{RAS} cycling $\overline{CAS} = V_{IH}$ $t_{C(REF)} = \text{min}$, output open			280	mA
I _{CC4(AV)}	Average supply current from V _{CC} , page mode (Note 3, 4)	MH6408AD-15 $\overline{RAS} = V_{IL}$, \overline{CAS} cycling $t_{CPG} = \text{min}$, output open			280	mA
I _{CC5(AV)}	Average supply current from V _{CC} , automatic refreshing (Note 3)	MH6408AD-15 $\overline{RAS} = V_{IH}$, \overline{REF} cycling $t_{C(REF)} = \text{min}$, output open			280	mA
I _{CC6(AV)}	Average supply current from V _{CC} , self refreshing	$\overline{RAS} = V_{IH}$, $\overline{REF} = V_{IL}$, output open			64	mA
C _{I(A)}	Input capacitance, address inputs	V _I = V _{SS} f = 1MHz V _I = 25mVrms			70	pF
C _{I(D)}	Input capacitance, data input				30	pF
C _{I(W)}	Input capacitance, write control input				80	pF
C _{I(RAS)}	Input capacitance, \overline{RAS} input				100	pF
C _{I(CAS)}	Input capacitance, \overline{CAS} input				100	pF
C _{I(REF)}	Input capacitance, \overline{REF} input				100	pF
C _O	Output capacitance	V _O = V _{SS} , f = 1MHz, V _I = 25mVrms			30	pF

Note 2. Current flowing into an IC is positive; out is negative.

3. I_{CC1(AV)}, I_{CC3(AV)}, I_{CC4(AV)} and I_{CC5(AV)} are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4. I_{CC1(AV)} and I_{CC4(AV)} are dependent on output loading. Specified values are obtained with the output open.

524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)

($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted, See notes 5, 6 and 7)

Symbol	Parameter	Alternative Symbol	MH6408AD-15		Unit
			Limits		
			Min	Max	
t_{CRF}	Refresh cycle time	t_{REF}		2	ms
$t_W(RASH)$	\overline{RAS} high pulse width	t_{RP}	100		ns
$t_W(RASL)$	\overline{RAS} low pulse width	t_{RAS}	150	10000	ns
$t_W(CASL)$	\overline{CAS} low pulse width	t_{CAS}	75	∞	ns
$t_W(CASH)$	\overline{CAS} high pulse width (Note 8)	t_{CPN}	35		ns
$t_h(RAS-CAS)$	\overline{CAS} hold time after \overline{RAS}	t_{GSH}	150		ns
$t_h(CAS-RAS)$	\overline{RAS} hold time after \overline{CAS}	t_{RSH}	75		ns
$t_d(CAS-RAS)$	Delay time, \overline{CAS} to \overline{RAS} (Note 9)	t_{CRP}	-20		ns
$t_d(RAS-CAS)$	Delay time, \overline{RAS} to \overline{CAS} (Note 10)	t_{RCD}	30	100	ns
$t_{SU}(RA-RAS)$	Row address setup time before \overline{RAS}	t_{ASR}	0		ns
$t_{SU}(CA-CAS)$	Column address setup time before \overline{CAS}	t_{ASC}	0		ns
$t_h(RAS-RA)$	Row address hold time after \overline{RAS}	t_{RAH}	20		ns
$t_h(CAS-CA)$	Column address hold time after \overline{CAS}	t_{CAH}	25		ns
$t_h(RAS-CA)$	Column address hold time after \overline{RAS}	t_{AR}	95		ns
t_{THL}	Transition time	t_T	3	35	ns
t_{TLH}					

Note 5. An initial pause of 500 μ s is required after power-up followed by any eight \overline{REF} , \overline{RAS} or $\overline{RAS}/\overline{CAS}$ cycles before proper device operation is achieved.

6. The switching characteristics are defined as $t_{THL} = t_{TLH} = 5\text{ns}$.

7. Reference levels of input signals are $V_{IH\text{ min}}$ and $V_{IL\text{ max}}$. Reference levels for transition time are also between V_{IH} and V_{IL} .

8. Except for page-mode.

9. $t_d(CAS-RAS)$ requirement is only applicable for $\overline{RAS}/\overline{CAS}$ cycles preceded by a \overline{CAS} only cycle (i.e., For systems where \overline{CAS} has not been decoded with \overline{RAS})

10. Operation within the $t_d(RAS-CAS)$ max limit insures that $t_a(RAS)$ max can be met. $t_d(RAS-CAS)$ max is specified reference point only, if $t_d(RAS-CAS)$ is greater than the specified $t_d(RAS-CAS)$ max limit, then access time is controlled exclusively by $t_a(CAS)$.

$$t_d(RAS-CAS)_{\text{min}} = t_h(RAS-RA)_{\text{min}} + 2t_{THL}(t_{TLH}) + t_{SU}(CA-CAS)_{\text{min}}$$

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted)

Read Cycle

Symbol	Parameter	Alternative Symbol	MH6408AD-15		Unit
			Limits		
			Min	Max	
t_{CR}	Read cycle time	t_{RC}	260		ns
$t_{SU}(R-CAS)$	Read setup time before \overline{CAS}	t_{RCS}	0		ns
$t_h(CAS-R)$	Read hold time after \overline{CAS} (Note 11)	t_{RCH}	0		ns
$t_h(RAS-R)$	Read hold time after \overline{RAS} (Note 11)	t_{RRH}	20		ns
$t_{DIS}(CAS)$	Output disable time (Note 12)	t_{OFF}	0	40	ns
$t_a(CAS)$	\overline{CAS} access time (Note 13)	t_{CAC}		75	ns
$t_a(RAS)$	\overline{RAS} access time (Note 14)	t_{RAC}		150	ns

Note 11. Either $t_h(RAS-R)$ or $t_h(CAS-R)$ must be satisfied for a read cycle.

Note 12. $t_{DIS}(CAS)$ max defines the time at which the output achieves the open circuit condition and is not reference to V_{OH} or V_{OL} .

Note 13. This is the value when $t_d(RAS-CAS) \geq t_d(RAS-CAS)_{\text{max}}$. Test conditions; Load=2T TL, $C_L=100\text{pF}$

Note 14. This is the value when $t_d(RAS-CAS) < t_d(RAS-CAS)_{\text{max}}$. When $t_d(RAS-CAS) \geq t_d(RAS-CAS)_{\text{max}}$, $t_a(RAS)$ will increase by the amount that $t_d(RAS-CAS)$ exceeds the value shown. Test conditions; Load=2T TL, $C_L=100\text{pF}$

Write Cycle

Symbol	Parameter	Alternative Symbol	MH6408AD-15		Unit
			Limits		
			Min	Max	
t_{CW}	Write cycle time	t_{RC}	260		ns
$t_{SU}(W-CAS)$	Write setup time before \overline{CAS} (Note 17)	t_{WCS}	5		ns
$t_h(CAS-W)$	Write hold time after \overline{CAS}	t_{WCH}	45		ns
$t_h(RAS-W)$	Write hold time after \overline{RAS}	t_{WCR}	95		ns
$t_h(W-RAS)$	\overline{RAS} hold time after write	t_{RWL}	45		ns
$t_h(W-CAS)$	\overline{CAS} hold time after write	t_{CWL}	45		ns
$t_W(W)$	Write pulse width	t_{WP}	45		ns
$t_{SU}(D-CAS)$	Data-in setup time before \overline{CAS}	t_{DS}	0		ns
$t_h(CAS-D)$	Data-in hold time after \overline{CAS}	t_{DH}	45		ns
$t_h(RAS-D)$	Data-in hold time after \overline{RAS}	t_{DHR}	95		ns

524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative Symbol	MH6408AD-15		Unit
			Limits		
			Min	Max	
t_{CRW}	Read-write cycle time (Note 15)	t_{RWC}	280		ns
t_{CRMW}	Read-modify-write cycle time (Note 16)	t_{RMWC}	310		ns
$t_{h(W-RAS)}$	\overline{RAS} hold time after write	t_{RWL}	45		ns
$t_{h(W-CAS)}$	\overline{CAS} hold time after write	t_{CWL}	45		ns
$t_{w(W)}$	Write pulse width	t_{WP}	45		ns
$t_{su(R-CAS)}$	Read setup time before \overline{CAS}	t_{RCS}	0		ns
$t_{d(RAS-W)}$	Delay time, \overline{RAS} to write (Note 17)	t_{RWD}	120		ns
$t_{d(CAS-W)}$	Delay time, \overline{CAS} to write (Note 17)	t_{CWD}	60		ns
$t_{su(D-W)}$	Data-in setup time before write	t_{DS}	0		ns
$t_{h(W-D)}$	Data-in hold time after write	t_{DH}	45		ns
$t_{dis(CAS)}$	Output disable time	t_{OFF}	0	40	ns
$t_a(CAS)$	\overline{CAS} access time (Note 13)	t_{CAC}		75	ns
$t_a(RAS)$	\overline{RAS} access time (Note 14)	t_{RAC}		150	ns

Note 15. t_{CRW} min is defined as $t_{CRW} \text{ min} = t_{d(RAS-W)} + t_{h(W-RAS)} + t_{w(RASH)} + 3t_{TLH}(t_{TH})$

16. t_{CRMW} min is defined as $t_{CRMW} \text{ min} = t_a(RAS) \text{ max} + t_{h(W-RAS)} + t_{w(RAS-H)} + 3t_{TLH}(t_{THL})$

17. $t_{su(W-CAS)}$, $t_{d(RAS-W)}$, and $t_{d(CAS-W)}$ do not define the limits of operation, but are included as electrical characteristics only.

When $t_{su(W-CAS)} \geq t_{su(W-CAS)} \text{ min}$, an early-write cycle is performed, and the data output keeps the high-impedance state.

When $t_{d(RAS-W)} \geq t_{d(RAS-W)} \text{ min}$ and $t_{d(CAS-W)} \geq t_{su(W-CAS)} \text{ min}$ a read-write cycle is performed, and the data of the selected address will be read out on the data output.

For all conditions other than those described above, the condition of data output (at access time and until \overline{CAS} goes back to V_{IH}) is not defined.

Page-Mode Cycle

Symbol	Parameter	Alternative Symbol	MH6408AD-15		Unit
			Limits		
			Min	Max	
t_{CPGR}	Page-mode read cycle time	t_{PC}	145		ns
t_{CPGW}	Page-Mode write cycle time	t_{PC}	145		ns
t_{CPGRW}	Page-Mode read-write cycle time	—	180		ns
t_{CPRMW}	Page-Mode read-modify-write cycle time	—	195		ns
$t_{w(CASH)}$	\overline{CAS} high pulse width	t_{CP}	60		ns

Automatic Refresh Cycle

Symbol	Parameter	Alternative Symbol	MH6408AD-15		Unit
			Limits		
			Min	Max	
$t_{C(REF)}$	Automatic Refresh cycle time	t_{FC}	260		ns
$t_{d(RAS-REF)}$	Delay time, \overline{RAS} to \overline{REF}	t_{RFD}	100		ns
$t_{w(REFL)}$	\overline{REF} low pulse width	t_{FP}	60	8000	ns
$t_{w(REFH)}$	\overline{REF} high pulse width	t_{FI}	30		ns
$t_{d(REF-RAS)}$	Delay time, \overline{REF} to \overline{RAS}	t_{FSR}	30		ns
$t_{su(REF-RAS)}$	\overline{REF} pulse setup time before \overline{RAS}	t_{FRD}	295		ns


Self-Refresh Cycle

Symbol	Parameter	Alternative Symbol	MH6408AD-15		Unit
			Limits		
			Min	Max	
$t_{d(RAS-REF)}$	Delay time, \overline{RAS} to \overline{REF}	t_{RFD}	100		ns
$t_{w(REFL)}$	\overline{REF} low pulse width	t_{FBP}	8000	∞	ns
$t_{d(REF-RAS)}$	Delay time, \overline{REF} to \overline{RAS}	t_{FBR}	295		ns


524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

TIMING DIAGRAMS (Note 18)

Read Cycle (Note 19)




Write Cycle (Early Write) (Note 19)





524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles (Note 19)



RAS-Only Refresh Cycle (Note 20)




Note 18  Indicates the don't care input
 The center-line indicates the high-impedance state


Note 19. $\overline{REF} = V_{IH}$
 20. $\overline{CAS} = \overline{REF} = V_{IH}$, \overline{W} , A7, D = don't care.

524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

Page-Mode Read Cycle (Note 19)




Page-Mode Write Cycle (Note 19)




524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM


Automatic Pulse Refresh Cycle (Multiple Pulse) (Note 21)



Automatic Pulse Refresh Cycle (Single Pulse) (Note 21)




Self-Refresh Cycle (Note 21)




Note 21. \overline{CAS} , Addresses, D and \overline{W} are don't care.

Hidden Automatic Pulse Refresh Cycle




524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM


Hidden Self-Refresh Cycle (Note 22)



Note 22. If the pin 13 ($\overline{\text{REF}}$) function is not used, pin 13 may be left open (not connect).

Hidden Refresh Cycle (Note 19)





MH6408AND-15

524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

DESCRIPTION

The MH6408AND is 65536 word x 8 bit dynamic RAM and consists of eight industry standard 64K x 1 dynamic RAMs in leadless chip carrier.

The mounting of leadless chip carriers on a ceramic single in-line package provides any application where high densities and large quantities of memory are required.

FEATURES

- Performance ranges


Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
MH6408AND-15	150	260	1200

- Utilizes industry standard 64K RAMs in leadless chip carriers
- 30 pins Single In-line Package
- Single +5V ($\pm 10\%$) supply operation
- Low standby power dissipation 176mW(max)
- Low operating power dissipation:
MH6408AND-15 1.9W (max)
- All inputs are directly TTL compatible
- All outputs are three-state and directly
- All outputs are three-state and directly TTL compatible
- Includes (0.22 μ F x 6) decoupling capacitors
- 128 refresh cycles (every 2ms) A₇ Pin is not need for refresh

APPLICATION


- Main memory unit for computers
- Refresh memory

PIN CONFIGURATION (TOP VIEW)



Outline 30S5

BLOCK DIAGRAM



524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

FUNCTION

The MH6408AND provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Output	Refresh	Remarks
	RAS	CAS	W	D	Row address	Column address	Q		
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	Page mode identical except refresh is NO
Write	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
RAS-only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	APD	DNC	VLD	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note: ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, APD: applied, OPN: open.

SUMMARY OF OPERATIONS

Addressing

To select 8 of the 524288 memory cells in the MH6408-AND the 16-bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ($\overline{\text{RAS}}$) latches the 8 row-address bits; next, the negative-going edge of the column-address-strobe pulse ($\overline{\text{CAS}}$) latches the 8 column-address bits. Timing of the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks can be selected by either of the following two methods.

1. The delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ $t_d(\text{RAS-CAS})$ is set between the minimum and maximum values of the limits. In This case, the internal $\overline{\text{CAS}}$ control signals are inhibited almost until $t_d(\text{RAS-CAS})_{\text{max}}$ ('gated $\overline{\text{CAS}}$ ' operation). The external $\overline{\text{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_d(\text{RAS-CAS})$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\text{CAS}}$ has already been released, so that the internal $\overline{\text{CAS}}$ control signals are controlled by the externally applied $\overline{\text{CAS}}$, which also controls the access time.

Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions of $\overline{\text{W}}$ input and $\overline{\text{CAS}}$ input. Thus when the $\overline{\text{W}}$ input makes its negative transition prior to $\overline{\text{CAS}}$ input (early write), the data input is strobed by $\overline{\text{CAS}}$, and the negative transition of $\overline{\text{CAS}}$ is set as the

reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the $\overline{\text{W}}$ input makes its negative transition after $\overline{\text{CAS}}$, the $\overline{\text{W}}$ negative transition is set as the reference point for setup and hold times.

Data Output Control

The outputs of the MH6408AND are in the high-impedance state when $\overline{\text{CAS}}$ is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until $\overline{\text{CAS}}$ goes high, irrespective of the condition of $\overline{\text{RAS}}$.

The outputs will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the MH6408AND, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\text{CAS}}$ pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, inputs and outputs can be connected directly to give a common I/O data bus.

2. Data Output Hold

The data outputs can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for RAS and CAS.

524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

3. Two Methods of Chip Selection

Since the output is not latched, $\overline{\text{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that $\overline{\text{CAS}}$ and/or $\overline{\text{RAS}}$ can both be decoded for chip selection.

4. Extended-Page Boundary

By decoding $\overline{\text{CAS}}$, the page boundary can be extended beyond the 256 column locations in a single chip. In this case, $\overline{\text{RAS}}$ must be applied to all devices.

Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of $\overline{\text{RAS}}$, because once the row address has been strobed, $\overline{\text{RAS}}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

Each of the 128 rows ($A_0 \sim A_6$) of the MH6408AND must be refreshed every 2 ms to maintain data. The methods of refreshing for the MH6408AND are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order (RAS) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "write-OR" outputs since output bus contention will occur.

2. $\overline{\text{RAS}}$ Only Refresh

A $\overline{\text{RAS}}$ -only refresh cycle is the recommended technique for most applications to provide for data retention. A $\overline{\text{RAS}}$ -only refresh cycle maintains the outputs in the high-impedance state with a typical power reduction of 20% over a read or write cycle.

3. Hidden Refresh

A feature of the MH6408AND is that refresh cycles may be performed while maintaining valid data at the output pin by extending the $\overline{\text{CAS}}$ active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period, executing a $\overline{\text{RAS}}$ -only cycling, but with CAS held low.

The advantage of this refresh mode is that data can be held valid at the output data ports indefinitely by leaving the $\overline{\text{CAS}}$ asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the MH6408AND is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are decoded and applied to the MH6408AND as chip-select in the memory system, but if $\overline{\text{RAS}}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\text{CAS}}$ condition, minimizing system power dissipation.

Power Supplies

The MH6408AND operates on a single 5V power supply.

A wait of some 500 μs and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.

524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1 ~ 7	V
V _I	Input voltage		-1 ~ 7	V
V _O	Output voltage		-1 ~ 7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a = 25°C	8000	mW
T _{opr}	Operating free-air temperature range		0 ~ 70	°C
T _{stg}	Storage temperature range		-55 ~ 150	°C
T _{sl}	Soldering temperature-time		260 · 10	°C · sec

RECOMMENDED OPERATING CONDITIONS (T_a = 0 ~ 70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High level input voltage, all inputs	2.4		6.5	V
V _{IL}	Low-level input voltage, all inputs	-2		0.8	V

Note 1. All voltage values are with respect to V_{SS}

ELECTRICAL CHARACTERISTICS (T_a = 0 ~ 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} = -5mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} = 2.1mA	0		0.45	V
I _{OZ}	Off-state output current	Q floating 0V ≤ V _{OUT} ≤ 5.5V	-80		80	μA
I _I	Input current	0V ≤ V _{IN} ≤ 6.5V, All other pins = 0V	-80		80	μA
I _{CC1(AV)}	Average supply current from V _{CC} , operating (Note 3, 4)	MH6408AND-15 R _{AS} , C _{AS} cycling t _{CR} = t _{CW} = min, output open			320	mA
I _{CC2}	Supply current from V _{CC} , standby	R _{AS} = V _{IH} output open			32	mA
I _{CC3(AV)}	Average supply current from V _{CC} , refreshing (Note 3)	MH6408AND-15 R _{AS} cycling C _{AS} = V _{IH} t _{C(REF)} = min, output open			280	mA
I _{CC4(AV)}	Average supply current from V _{CC} , page mode (Note 3, 4)	MH6408AND-15 R _{AS} = V _{IL} , C _{AS} cycling t _{CPG} = min, output open			280	mA
C _{I(A)}	Input capacitance, address inputs	V _I = V _{SS} f = 1MHz V _I = 25mVrms			70	pF
C _{I(D)}	Input capacitance, data input				30	pF
C _{I(W)}	Input capacitance, write control input				80	pF
C _{I(RAS)}	Input capacitance, R _{AS} input				100	pF
C _{I(CAS)}	Input capacitance, C _{AS} input				100	pF
C _O	Output capacitance	V _O = V _{SS} , f = 1MHz, V _I = 25mVrms			30	pF

Note 2. Current flowing into an IC is positive, out is negative.

3. I_{CC1(AV)}, I_{CC3(AV)}, and I_{CC4(AV)} are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4. I_{CC1(AV)} and I_{CC4(AV)} are dependent on output loading. Specified values are obtained with the output open.

524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)

($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted, See notes 5, 6 and 7)

Symbol	Parameter	Alternative Symbol	MH6408AND-15		Unit
			Limits		
			Min	Max	
t_{CRF}	Refresh cycle time	t_{REF}		2	ms
$t_W(\text{RAS})$	$\overline{\text{RAS}}$ high pulse width	t_{RP}	100		ns
$t_W(\text{RASL})$	$\overline{\text{RAS}}$ low pulse width	t_{RAS}	150	10000	ns
$t_W(\text{CASL})$	$\overline{\text{CAS}}$ low pulse width	t_{CAS}	75	∞	ns
$t_W(\text{CASH})$	$\overline{\text{CAS}}$ high pulse width (Note 8)	t_{CPN}	35		ns
$t_h(\text{RAS-CAS})$	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$	t_{CSH}	150		ns
$t_h(\text{RAS-RAS})$	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$	t_{RSH}	75		ns
$t_d(\text{CAS-RAS})$	Delay time, $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ (Note 9)	t_{CRP}	-20		ns
$t_d(\text{RAS-CAS})$	Delay time, $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ (Note 10)	t_{RCD}	30	75	ns
$t_{SU}(\text{RA-RAS})$	Row address setup time before $\overline{\text{RAS}}$	t_{ASR}	0		ns
$t_{SU}(\text{CA-CAS})$	Column address setup time before $\overline{\text{CAS}}$	t_{ASC}	0		ns
$t_h(\text{RAS-RA})$	Row address hold time after $\overline{\text{RAS}}$	t_{RAH}	20		ns
$t_h(\text{CAS-CA})$	Column address hold time after $\overline{\text{CAS}}$	t_{CAH}	25		ns
$t_h(\text{RAS-CA})$	Column address hold time after $\overline{\text{RAS}}$	t_{AR}	95		ns
t_{THL}	Transition time	t_T	3	35	ns
t_{TLH}					

Note 5. An initial pause of 500 μs is required after power-up followed by any eight $\overline{\text{RAS}}$ or $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycles before proper device operation is achieved.

6. The switching characteristics are defined as $t_{THL} = t_{TLH} = 5\text{ns}$.

7. Reference levels of input signals are $V_{IH \text{ min}}$ and $V_{IL \text{ max}}$. Reference levels for transition time are also between V_{IH} and V_{IL} .

8. Except for page-mode.

9. $t_d(\text{CAS-RAS})$ requirement is only applicable for $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycles preceded by a $\overline{\text{CAS}}$ only cycle (i.e., For systems where $\overline{\text{CAS}}$ has not been decoded with $\overline{\text{RAS}}$.)

10. Operation within the $t_d(\text{RAS-CAS})$ max limit insures that $t_a(\text{RAS})$ max can be met. $t_d(\text{RAS-CAS})$ max is specified reference point only, if

$t_d(\text{RAS-CAS})$ is greater than the specified $t_d(\text{RAS-CAS})$ max limit, then access time is controlled exclusively by $t_a(\text{CAS})$.

$t_d(\text{RAS-CAS})$ min = $t_h(\text{RAS-RA})$ min + $2t_{THL}(t_{TLH}) + t_{SU}(\text{CA-CAS})$ min.

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted)

Read Cycle

Symbol	Parameter	Alternative Symbol	MH6408AND-15		Unit
			Limits		
			Min	Max	
t_{CR}	Read cycle time	t_{RC}	260		ns
$t_{SU}(\text{R-CAS})$	Read setup time before $\overline{\text{CAS}}$	t_{ROS}	0		ns
$t_h(\text{CAS-R})$	Read hold time after $\overline{\text{CAS}}$ (Note 11)	t_{RCH}	0		ns
$t_h(\text{RAS-R})$	Read hold time after $\overline{\text{RAS}}$ (Note 11)	t_{RRH}	20		ns
$t_{DIS}(\text{CAS})$	Output disable time (Note 12)	t_{OFF}	0	40	ns
$t_a(\text{CAS})$	$\overline{\text{CAS}}$ access time (Note 13)	t_{CAC}		75	ns
$t_a(\text{RAS})$	$\overline{\text{RAS}}$ access time (Note 14)	t_{RAC}		150	ns

Note 11. Either $t_h(\text{RAS-R})$ or $t_h(\text{CAS-R})$ must be satisfied for a read cycle.

Note 12. $t_{DIS}(\text{CAS})$ max defines the time at which the output achieves the open circuit condition and is not reference to V_{OH} or V_{OL} .

Note 13. This is the value when $t_d(\text{RAS-CAS}) \geq t_d(\text{RAS-CAS})$ max. Test conditions: Load = 2T TL, $C_L = 100\text{pF}$

Note 14. This is the value when $t_d(\text{RAS-CAS}) < t_d(\text{RAS-CAS})$ max. When $t_d(\text{RAS-CAS}) \geq t_d(\text{RAS-CAS})$ max, $t_a(\text{RAS})$ will increase by the amount that $t_d(\text{RAS-CAS})$ exceeds the value shown. Test conditions: Load = 2T TL, $C_L = 100\text{pF}$

Write Cycle

Symbol	Parameter	Alternative Symbol	MH6408AND-15		Unit
			Limits		
			Min	Max	
t_{CW}	Write cycle time	t_{RC}	260		ns
$t_{SU}(\text{W-CAS})$	Write setup time before $\overline{\text{CAS}}$ (Note 17)	t_{WCS}	-5		ns
$t_h(\text{CAS-W})$	Write hold time after $\overline{\text{CAS}}$	t_{WCH}	45		ns
$t_h(\text{RAS-W})$	Write hold time after $\overline{\text{RAS}}$	t_{WCR}	95		ns
$t_h(\text{W-RAS})$	$\overline{\text{RAS}}$ hold time after write	t_{RWL}	45		ns
$t_h(\text{W-CAS})$	$\overline{\text{CAS}}$ hold time after write	t_{CWL}	45		ns
$t_W(\text{W})$	Write pulse width	t_{WP}	45		ns
$t_{SU}(\text{D-CAS})$	Data-in setup time before $\overline{\text{CAS}}$	t_{DS}	0		ns
$t_h(\text{CAS-D})$	Data-in hold time after $\overline{\text{CAS}}$	t_{DH}	45		ns
$t_h(\text{RAS-D})$	Data-in hold time after $\overline{\text{RAS}}$	t_{DHR}	95		ns

524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative Symbol	MH6408AND-15		Unit
			Limits		
			Min	Max	
t_{ORW}	Read-write cycle time (Note 15)	t_{RWC}	280		ns
t_{CRMW}	Read-modify-write cycle time (Note 16)	t_{RMWC}	310		ns
$t_h(W-RAS)$	RAS hold time after write	t_{RWL}	45		ns
$t_h(W-CAS)$	CAS hold time after write	t_{CWL}	45		ns
$t_w(W)$	Write pulse width	t_{WP}	45		ns
$t_{su}(R-CAS)$	Read setup time before \overline{CAS}	t_{RCS}	0		ns
$t_d(RAS-W)$	Delay time, \overline{RAS} to write (Note 17)	t_{RWD}	120		ns
$t_d(CAS-W)$	Delay time, \overline{CAS} to write (Note 17)	t_{CWD}	60		ns
$t_{su}(D-W)$	Data-in setup time before write	t_{DS}	0		ns
$t_h(W-D)$	Data-in hold time after write	t_{DH}	45		ns
$t_{dis}(CAS)$	Output disable time	t_{OFF}	0	40	ns
$t_a(CAS)$	\overline{CAS} access time (Note 13)	t_{CAC}		75	ns
$t_a(RAS)$	\overline{RAS} access time (Note 14)	t_{RAC}		150	ns

Note 15. $t_{ORW\ min}$ is defined as $t_{ORW\ min} = t_d(RAS-W) + t_h(W-RAS) + t_w(RASH) + 3t_{TLH}(t_{THL})$

16. $t_{CRMW\ min}$ is defined as $t_{CRMW\ min} = t_a(RAS)\max + t_h(W-RAS) + t_w(RASH) + 3t_{TLH}(t_{THL})$

17. $t_{su}(W-CAS)$, $t_d(RAS-W)$, and $t_d(CAS-W)$ do not define the limits of operation, but are included as electrical characteristics only.

When $t_{su}(W-CAS) \geq t_{su}(W-CAS)\min$, an early-write cycle is performed, and the data outputs keep the high-impedance state.

When $t_d(RAS-W) \geq t_d(RAS-W)\min$, and $t_d(CAS-W) \geq t_{su}(W-CAS)\min$ a read-write cycle is performed, and the data of the selected address will be read out on the data outputs.

For all conditions other than those described above, the condition of data output (at access time and until \overline{CAS} goes back to V_{IH}) is not defined.


Page-Mode Cycle

Symbol	Parameter	Alternative Symbol	MH6408AND-15		Unit
			Limits		
			Min	Max	
t_{CPGR}	Page-Mode read cycle time	t_{PC}	145		ns
t_{CPGW}	Page-Mode write cycle time	t_{PC}	145		ns
t_{CPGRW}	Page-Mode read-write cycle time	—	180		ns
t_{CPGRMW}	Page-Mode read-modify-write cycle time	—	195		ns
$t_w(CASH)$	CAS high pulse width	t_{CP}	60		ns


524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

TIMING DIAGRAMS (Note 18)

Read Cycle




Write Cycle (Early Write)




524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles



RAS-Only Refresh Cycle (Note 19)



Note 18



Indicates the don't care input




The center-line indicates the high-impedance state


Note 19. $\overline{\text{CAS}} = V_{IH}$, $\overline{\text{W}}$, A_7 , $D = \text{don't care}$.

524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

Page-Mode Read Cycle




Page-Mode Write Cycle




524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

Hidden Refresh Cycle



NMOS STATIC RAM

3



MITSUBISHI LSIs

M58725P, -15

16 384-BIT (2048-WORD BY 8-BIT) STATIC RAM

DESCRIPTION

This is a family of 2048-word by 8-bit static RAMs, fabricated with the N-channel silicon-gate MOS process and designed for simple interfacing. These devices operate on a single 5V supply, as does TTL, and are directly TTL-compatible.

The input and output terminals are common, and an \overline{OE} terminal is provided. \overline{S} controls the power-down feature.

FEATURES

- Fast access time:

M58725P	200ns (max)
M58725 P-15	150ns (max)
- Low power dissipation:

Active:	250mW (typ)
Stand by:	25mW (typ)
- Power down by \overline{S}
- Single 5V supply voltage ($\pm 10\%$ tolerance)
- Requires neither external clock nor refreshing
- All inputs and outputs are directly TTL compatible
- All outputs are three-state, with OR-tie capability
- Easy memory expansion by chip-select (\overline{S}) input
- Common data DQ terminals.
- Same pin configuration as M5L2716K 16 384-bit EPROM


APPLICATION

- Small-capacity memory units

FUNCTION

These devices provide common data input and output terminals. During a write cycle, when a location is designated by address signals $A_0 \sim A_{10}$ the \overline{OE} signal is kept high to keep the DQ terminals in the input mode, signal \overline{W} goes low, and the data of the DQ signal at that time is written.

PIN CONFIGURATION (TOP VIEW)




During a read cycle, when a location is designated by address signals $A_0 \sim A_{10}$ the \overline{OE} signal is kept low to keep the DQ terminals in the output mode, signal \overline{W} goes high, and the data of the designated address is available at the I/O terminals.

When signal \overline{S} is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other output terminals.

Signal \overline{S} controls the power down feature. When \overline{S} goes high power dissipation is reduced to 1/10 of active power. The access time from \overline{S} is equivalent to the address access time.

BLOCK DIAGRAM



16 384-BIT (2048-WORD BY 8-BIT) STATIC RAM

FUNCTION TABLE

\overline{S}	\overline{OE}	\overline{W}	DQ ₁ ~DQ ₈	Mode
H	X	X	Hi-Z	Deselect
L	X	L	D _{IN}	Write
L	L	H	D _{OUT}	Read
L	H	H	Hi-Z	—

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test conditions	Limits	Unit
V _{CC}	Supply voltage	With respect to GND	-0.5~7	V
V _I	Input voltage		-0.5~7	V
V _O	Output voltage		-0.5~7	V
P _d	Maximum power dissipation	T _a = 25°C	1000	mW
T _{opr}	Operating free-air ambient temperature range		0~70	°C
T _{stg}	Storage temperature range		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0~70°C, unless otherwise noted.)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IL}	Low-level input voltage	-1		0.8	V
V _{IH}	High-level input voltage	2		6	V

ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 5V ± 10%, unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High-level input voltage		2		6	V
V _{IL}	Low-level input voltage		-1		0.8	V
V _{OH}	High-level output voltage	I _{OH} = -1mA, V _{CC} = 4.5V	2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 3.2mA			0.4	V
I _I	Input current	V _I = 0~5.5V			10	μA
I _{OZH}	Off-state high-level output current	V _I (\overline{S}) = 2V, V _O = 2.4V~V _{CC}			10	μA
I _{OZL}	Off-state low-level output current	V _I (\overline{S}) = 2V, V _O = 0.4V			-10	μA
I _{CC1}	Supply current from V _{CC}	V _I = 5.5V, V _I (\overline{S}) = 0.8V, outputs open	T _a = 25°C	50	80	mA
			T _a = 0°C		90	mA
I _{CC2}	Stand by current	V _I = 5.5V, V _I (\overline{S}) = 2V, outputs open	T _a = 25°C	5	10	mA
			T _a = 70°C	7	15	mA
C _I	Input capacitance, all inputs	V _I = GND, V _i = 25mVrms, f = 1MHz	3	5	pF	
C _O	Output capacitance	V _O = GND, V _O = 25mVrms, f = 1MHz	5	8	pF	

Note 1: Current flowing into an IC is positive, out is negative.

16384-BIT (2048-WORD BY 8-BIT) STATIC RAM

SWITCHING CHARACTERISTICS (For Read Cycle) ($T_a=0\sim 70^\circ\text{C}$, $V_{CC}=5V \pm 10\%$, unless otherwise noted.)

Symbol	Parameter	M58725P-15			M58725P			Unit
		Limits						
		Min	Typ	Max	Min	Typ	Max	
t_{CR}	Read cycle time	150			200			ns
$t_a(A)$	Address access time			150			200	ns
$t_a(\overline{S})$	Chip select access time			150			200	ns
$t_a(\overline{OE})$	Output enable access time			50			60	ns
$t_v(A)$	Data valid time after address	20			20			ns
$t_{PXZ}(\overline{S})$	Output disable time after chip select			50			60	ns
$t_{PZX}(\overline{S})$	Output active time after chip select	10			20			ns
t_{PU}	Power up time after chip selection	0			0			ns
t_{PD}	Power down time after chip deselection			60			80	ns


TIMING REQUIREMENTS (For Write Cycle) ($T_a=0\sim 70^\circ\text{C}$, $V_{CC}=5V \pm 10\%$, unless otherwise noted.)

Symbol	Parameter	M58725P-15			M58725P			Unit
		Limits						
		Min	Typ	Max	Min	Typ	Max	
t_{CW}	Write cycle time	150			200			ns
$t_{su}(\overline{S})$	Chip select setup time	100			120			ns
$t_{su}(A)$	Address setup time	20			20			ns
$t_w(\overline{W})$	Write pulse width	80			100			ns
t_{wr}	Write recovery time	10			10			ns
$t_{su}(\overline{OE})$	Output enable setup time	40			40			ns
$t_{su}(D)$	Data setup time	60			60			ns
$t_h(D)$	Data hold time	10			10			ns
$t_{PXZ}(\overline{OE})$	Output disable time after output enable			40			40	ns
$t_{PXZ}(\overline{W})$	Output disable time after write enable			40			40	ns

16 384-BIT (2048-WORD BY 8-BIT) STATIC RAM


TIMING DIAGRAMS (Note 2)

Read Cycle 1



\overline{W} = high level
 \overline{S} = low level


Read Cycle 2




\overline{W} = high level
 \overline{OE} = low level

16 384-BIT (2048-WORD BY 8-BIT) STATIC RAM

Write Cycle 1 (\overline{W} Control Mode)



Write Cycle 2 (\overline{S} Control Mode)



\overline{OE} = low level

Note 2. Test conditions







Input pulse level	0.4 ~ 2.4V
Input pulse rise time	10ns
Input pulse fall time	10ns
Reference level	1.5V
Load	1TTL, $C_L = 100pF$


Note 3. Either the high or low state is possible.

4. When the DQ pin is in the output state, a reverse phase signal should not be applied externally.
5. When the falling edge of \overline{W} is simultaneous to or prior to the falling edge of \overline{S} , the output is maintained in the high-impedance state.

16384-BIT (2048-WORD BY 8-BIT) STATIC RAM

TYPICAL CHARACTERISTICS





M5M2167P-55, -70

16384-BIT (16384-WORD BY 1-BIT) STATIC RAM

DESCRIPTION

This is a family of 16384-word by 1-bit static RAMs, fabricated with the high-performance N-channel silicon-gate MOS process and designed for high-speed application. These devices operate on a single 5V supply, and are directly TTL compatible. They include a power-down feature as well.

FEATURES

- Fast access time
M5M2167P-55.....55 ns (max)
M5M2167P-70.....70 ns (max)
- Low power dissipation
Active.....400 mW (typ)
Standby by.....40 mW (typ)
- Power down by \bar{S}
- Single 5V power supply
- Fully static operation
Requires neither external clock nor refreshing
- All inputs and output are directly TTL compatible
- Easy memory expansion by chip-select (\bar{S}) input
- Interchangeable with Intel's 2167

APPLICATION


- High-speed memory systems

FUNCTION

A write operation is executed during the \bar{S} low and \bar{W} low overlap time. In this period, address signals must be stable. When \bar{W} is low, the Q terminal is maintained in the high impedance state, so it is possible to connect D and Q terminals directly.

In a read operation, after setting \bar{W} to high, and \bar{S} to low if the address signals are stable, the data is available at the Q terminal.

PIN CONFIGURATION (TOP VIEW)




Outline 20 P4

When \bar{S} is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other devices.

Signal \bar{S} controls the power-down feature. When \bar{S} goes high, power dissipation is reduced to 1/10 of active power. The access time from \bar{S} is equivalent to the address access time.

BLOCK DIAGRAM



16384-BIT (16384-WORD BY 1-BIT) STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage	With respect to GND	-3.5 ~ 7	V
V _I	Input voltage		-3.5 ~ 7	V
V _O	Output voltage		-3.5 ~ 7	V
P _d	Maximum power dissipation		1	W
T _{opr}	Temperature under bias		-10 ~ 85	°C
T _{stg}	Storage temperature		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0 ~ 70°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IL}	Low-level input voltage	-3		0.8	V
V _{IH}	High-level input voltage	2		6	V

Necessary airflow cooling >2m/s

ELECTRICAL CHARACTERISTICS (T_a = 0 ~ 70°C, V_{CC} = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High-level input voltage		2		6	V
V _{IL}	Low-level input voltage		-3		0.8	V
V _{OH}	High-level output voltage	I _{OH} = -4 mA	2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 8 mA			0.4	V
I _I	Input current	V _I = 0 ~ 5.5 V			10	μA
I _{OZ}	Off-state output current	V _I (\bar{S}) = 2V, V _O = 0 ~ V _{CC}			50	μA
I _{CC1}	Supply current from V _{CC}	V _I (\bar{S}) = 0.8V Output open		T _a = 25°C T _a = 0°C	80 125	mA
I _{CC2}	Stand by current	V _I (\bar{S}) = 2V output open			8 30	mA
I _{PO}	Peak power-on current	V _{CC} = 0 ~ 4.5V V _I (\bar{S}) = Lower of V _{CC} or V _{IH min}			30	mA
C _I	Input capacitance	V _I = GND, V _I = 25mVrms, f = 1MHz			5	pF
C _O	Output capacitance	V _O = GND, V _O = 25mVrms, f = 1MHz			6	pF

Note 1. Current flow into an IC is positive, out is negative.

SWITCHING CHARACTERISTICS (FOR READ CYCLE) (T_a = 0 ~ 70°C, V_{CC} = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	M5M2167P-55			M5M2167P-70			Unit
		Min	Typ	Max	Min	Typ	Max	
t _{CR}	Read cycle time	55			70			ns
t _{a(A)}	Address access time			55			70	ns
t _{a(S)}	Chip select access time			55			70	ns
t _{V(A)}	Data valid time after address	5			5			ns
t _{en(S)}	Output enable time after chip selection	10			10			ns
t _{dis(S)}	Output disable time after chip deselection	0		25	0		30	ns
t _{PU}	Power-up time after chip selection	0			0			ns
t _{PD}	Power down time after chip deselection			30			40	ns

16384-BIT (16384-WORD BY 1-BIT) STATIC RAM

TIMING REQUIREMENTS (FOR WRITE CYCLE) ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

Symbol	Parameter	M5M2167P-55			M5M2167P-70			Unit
		Min	Typ	Max	Min	Typ	Max	
t_{CW}	Write cycle time	55			70			ns
$t_{SU(S)}$	Chip select setup time	50			60			ns
$t_{SU(A)_1}$	Address setup time 1 (\overline{W} CONTROL)	5			5			ns
$t_{SU(A)_2}$	Address setup time 2 (\overline{S} CONTROL)	0			0			ns
$t_{W(W)}$	Write pulse width	35			40			ns
$t_{rec(W)}$	Write recovery time	5			5			ns
$t_{SU(D)}$	Data setup time	25			30			ns
$t_H(D)$	Data hold time	0			0			ns
$t_{dis(W)}$	Output disable time after \overline{W} low	0		25	0		30	ns
$t_{en(W)}$	Output enable time after \overline{W} high	0			0			ns
$t_{su(A-\overline{WH})}$	Address to \overline{W} high	40			45			ns

CONDITIONS

Input pulse levels 0 to 3V
 input rise and falltime 5 ns
 Input timing reference level 1.5V
 Output timing reference level 0.8~2V
 Output load Fig. 1, Fig. 2




Fig. 1 Output load






Fig. 2 Output load for t_{en} , t_{dis}

TIMING DIAGRAMS

Read cycle 1



Read cycle 2 (Note 2)




Note 2. Addresses valid prior to or coincident with \overline{S} transition low.

3. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Figure 2.


16384-BIT (16384-WORD BY 1-BIT) STATIC RAM

TIMING DIAGRAMS

Write cycle 1 (\overline{W} control mode)




Write cycle 2 (\overline{S} control mode)



Note 4. Hatching indicates the state is don't care.

Note 5. When the falling edge of \overline{W} is simultaneous or prior to the falling edge of \overline{S} , the output is maintained in the high impedance.



M5M2168P-55, -70

16384-BIT (4096-WORD BY 4-BIT) STATIC RAM

DESCRIPTION

This is a family of 4096 word by 4-bit static RAMs, fabricated with the high-performance N-channel silicon-gate MOS process and designed for high-speed application. These devices operate on a single 5V supply, and are directly TTL compatible. They include a power-down feature as well.

FEATURES

- Fast access time
M5M2168P-55 55 ns (max)
M5M2168P-70 70 ns (max)
- Low power dissipation
Active 500 mW (typ)
Standby by 40 mW (typ)
- Power down by \bar{S}
- Single 5V power supply
- Fully static operation
Requires neither external clock nor refreshing
- All inputs and output are directly TTL compatible
- Easy memory expansion by chip-select (\bar{S}) input
- Interchangeable with Intel's 2168

APPLICATION


- High-speed memory systems

FUNCTION

A write operation is executed during the \bar{S} low and \bar{W} low overlap time. In this period, address signals must be stable. When \bar{W} is low, the DQ terminal is maintained in the high impedance state.

In a read operation, after setting \bar{W} to high, and \bar{S} to low if the address signals are stable, the data is available at the DQ terminal.

PIN CONFIGURATION (TOP VIEW)




Outline 20 P4

When \bar{S} is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other devices.

Signal \bar{S} controls the power-down feature. When \bar{S} goes high, power dissipation is reduced to 1/10 of active power. The access time from \bar{S} is equivalent to the address access time.

BLOCK DIAGRAM



16384-BIT (4096-WORD BY 4-BIT) STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage	With respect to GND	-3.5~7	V
V _I	Input voltage		-3.5~7	V
V _O	Output voltage		-3.5~7	V
P _d	Maximum power dissipation		1	W
T _{opr}	Temperature under bias		-10~85	°C
T _{stg}	Storage temperature		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0 ~ 70°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IL}	Low-level input voltage	-3		0.8	V
V _{IH}	High-level input voltage	2		6	V

Necessary airflow cooling > 2m/s

ELECTRICAL CHARACTERISTICS (T_a = 0 ~ 70°C, V_{CC} = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High-level input voltage		2		6	V
V _{IL}	Low-level input voltage		-3		0.8	V
V _{OH}	High-level output voltage	I _{OH} = -4 mA	2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 8 mA			0.4	V
I _I	Input current	V _I = 0 ~ 5.5V			10	μA
I _{OZ}	Off-state output current	V _I (\bar{S}) = 2V, V _O = 0 ~ V _{CC}			50	μA
I _{CC1}	Supply current from V _{CC}	V _I (\bar{S}) = 0.8V Output open		T _a = 25°C T _a = 0°C	100 150 155	mA
I _{CC2}	Stand by current	V _I (\bar{S}) = 2V output open			8 30	mA
I _{PO}	Peak power-on current	V _{CC} = 0 ~ 4.5V V _I (\bar{S}) = Lower of V _{CC} or V _{IHmin}			30	mA
C _I	Input capacitance	V _I = GND, V _I = 25mVrms, f = 1MHz			5	pF
C _O	Output capacitance	V _O = GND, V _O = 25mVrms, f = 1MHz			6	pF

Note 1. Current flow into an IC is positive, out is negative.

SWITCHING CHARACTERISTICS (FOR READ CYCLE) (T_a = 0 ~ 70°C, V_{CC} = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	M5M2168P-55			M5M2168P-70			Unit
		Min	Typ	Max	Min	Typ	Max	
t _{CR}	Read cycle time	55			70			ns
t _{a(A)}	Address access time			55			70	ns
t _{a(S)}	Chip select access time			55			70	ns
t _{v(A)}	Data valid time after address	5			5			ns
t _{en(S)}	Output enable time after chip selection	20			20			ns
t _{dis(S)}	Output disable time after chip deselection	0		20	0		25	ns
t _{PU}	Power-up time after chip selection	0			0			ns
t _{PD}	Power down time after chip deselection			25			30	ns

16384-BIT (4096-WORD BY 4-BIT) STATIC RAM

TIMING REQUIREMENTS (FOR WRITE CYCLE) ($T_a=0\sim 70^\circ\text{C}$, $V_{CC}=5\text{V}\pm 10\%$, unless otherwise noted)

Symbol	Parameter	M5M2168P-55			M5M2168P-70			Unit
		Min	Typ	Max	Min	Typ	Max	
t_{CW}	Write cycle time	50			60			ns
$t_{SU(S)}$	Chip select setup time	45			55			ns
$t_{SU(A)_1}$	Address setup time 1 (\overline{W} CONTROL)	0			0			ns
$t_{SU(A)_2}$	Address setup time 2 (\overline{S} CONTROL)	0			0			ns
$t_{W(W)}$	Write pulse width	40			50			ns
$t_{REC(W)}$	Write recovery time	0			0			ns
$t_{SU(D)}$	Data setup time	20			30			ns
$t_{H(D)}$	Data hold time	0			0			ns
$t_{DIS(W)}$	Output disable time after \overline{W} low	0		25	0		30	ns
$t_{EN(W)}$	Output enable time after \overline{W} high	5			5			ns
$t_{SU(A-\overline{WH})}$	Address to \overline{W} high	45			55			ns

CONDITIONS

Input pulse levels 0 to 3V
 input rise and falltime 5 ns
 Input timing reference level 1.5V
 Output timing reference level 0.8~2V
 Output load Fig. 1, Fig. 2




Fig. 1 Output load






Fig. 2 Output load for t_{en} , t_{dis}

TIMING DIAGRAMS

Read cycle 1



Read cycle 2 (Note 2)




Note 2. Addresses valid prior to or coincident with \overline{S} transition low.

3. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Figure 2.


16384-BIT (4096-WORD BY 4-BIT) STATIC RAM

TIMING DIAGRAMS

Write cycle 1 (\bar{W} control mode)




Write cycle 2 (\bar{S} control mode)



Note 4. Hatching indicates the state is don't care.
 5. When the falling edge of \bar{W} is simultaneous or prior to the falling edge of \bar{S} , the output is maintained in the high impedance.

CMOS STATIC RAM

4



M5M5116P, -15

16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M5116P series of 2048-word by 8-bit asynchronous silicon gate CMOS static RAM operates on a single 5V power supply and is designed for easy use in applications requiring battery backup.

Two chip select inputs are available: $\overline{S_2}$ provides the minimum standby current with battery back-up while $\overline{S_1}$ enables high-speed memory access.

The series is packaged in a standard 24-pin plastic DIL package.

FEATURES


Type name	Access time (max)	$\overline{S_1}$ access time (max)	Current consumption	
			Active (max)	Stand-by (max)
M5M5116P-15	150ns	80ns	50mA	15μA
M5M5116P	200ns	100ns		

- Single 5V power supply.
- External clock and refresh operation not required.
- Data can be held with 2V supply voltage.
- All inputs and outputs are directly TTL compatible.
- All outputs are 3-state with OR-tie capability.
- Easy expansion of memory capacity with chip select signal.
- Common input/output for data pins.

APPLICATIONS

Battery drive, small-capacity memory units with battery back-up

PIN CONFIGURATION (TOP VIEW)



Outline 24 P4


FUNCTION

The M5M5116P series has a 2048-word by 8-bit configuration. It operates on a single 5V supply and its inputs/outputs are directly TTL compatible. Its completely static circuitry obviates the need for external clock and refresh operations and makes it very easy to use.

The data of the DQ pin are written when the address is designated by address signals $A_0 \sim A_{10}$, the $\overline{S_1}$ and $\overline{S_2}$ signals turn low-level, and the \overline{W} signal is set low.

When for the reading operation the \overline{W} signal is set high,

BLOCK DIAGRAM



16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

the $\overline{S_1}$ and $\overline{S_2}$ signals are set low, pin DQ is set to the output mode and the address is designated by signals $A_0 \sim A_{10}$, the data of the designated address are output to pin DQ.

When signal $\overline{S_1}$ or $\overline{S_2}$ is set high, the chip is set to a non-select status in which neither reading nor writing is possible. Since the output floats (high-impedance state), OR-tie is possible with the other chip output pins.

The standby mode is established when signal $\overline{S_2}$ is set to V_{CC} . The supply current is now reduced to the very low level of 15 μ A (max) and the data in the memory are

retained even if the supply voltage falls to 2V, permitting power-down during non-operation or battery back-up during power failures.

OPERATION MODES

$\overline{S_1}$	$\overline{S_2}$	\overline{W}	Mode	DQ	I_{CC}
X	H	X	Non-select	High impedance	Standby
H	L	X	Non-select	High impedance	Active
L	L	L	Write	D _{IN}	Active
L	L	H	Read	D _{OUT}	Active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage	With respect to GND	-0.3 ~ 7	V
V_I	Input voltage		-0.3 ~ $V_{CC} + 0.3$	V
V_O	Output voltage		0 ~ V_{CC}	V
P_d	Power dissipation	$T_a = 25^\circ\text{C}$	700	mW
T_{opr}	Operating free-air ambient temperature		0 ~ 70	$^\circ\text{C}$
T_{stg}	Storage temperature		-65 ~ 150	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
GND	Supply voltage		0		V
V_{IL}	Low-level input voltage	-0.3		0.8	V
V_{IH}	High-level input voltage	2.2		$V_{CC} + 0.3$	V

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
V_{IH}	High-level input voltage		2.2		$V_{CC} + 0.3$	V	
V_{IL}	Low-level input voltage		-0.3		0.8	V	
V_{OH}	High-level output voltage	$I_{OH} = -1\text{mA}$	2.4			V	
V_{OL}	Low-level output voltage	$I_{OL} = 2.1\text{mA}$			0.4	V	
I_I	Input current	$V_I = 0 \sim V_{CC}$			± 1	μA	
I_{OZH}	Off-state high-level output current	$\overline{S_1}$ or $\overline{S_2} = V_{IH}$, $V_O = 2.4V \sim V_{CC}$			1	μA	
I_{OZL}	Off-state low-level output current	$\overline{S_1}$ or $\overline{S_2} = V_{IH}$, $V_O = 0V$			-1	μA	
I_{CC1}	Supply current	M5M5116P-15	$V_1(\overline{S_1}) = V_1(\overline{S_2}) = 0V$ Output pin open Other inputs = V_{CC} or $0V$			45	mA
		M5M5116P				30	
I_{CC2}	Supply current	M5M5116P-15	$V_1(\overline{S_1}) = V_1(\overline{S_2}) = V_{IL}$ Output pin open Other inputs = V_{IH}			50	mA
		M5M5116P				35	
I_{CC3}	Standby supply current	$\overline{S_2} = V_{CC} - 0.2V$, Other inputs = $0 \sim V_{CC}$			15	μA	
I_{CC4}	Standby supply current	$\overline{S_2} = V_{IH}$, Other inputs = $0 \sim V_{CC}$			2	mA	
C_i	Input capacitance ($T_a = 25^\circ\text{C}$)	$V_i = \text{GND}$, $V_i = 25\text{mVrms}$, $f = 1\text{MHz}$			6	pF	
C_o	Output capacitance ($T_a = 25^\circ\text{C}$)	$V_O = \text{GND}$, $V_O = 25\text{mVrms}$, $f = 1\text{MHz}$			8	pF	

Note 1: Current flowing into an IC shall be positive (no sign).

2: Typical values: $V_{CC} = 5V$, $T_a = 25^\circ\text{C}$.

16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

READ CYCLE

Symbol	Parameter	M5M5116P-15			M5M5116P			Unit
		Limits			Limits			
		Min	Typ	Max	Min	Typ	Max	
t_{CR}	Read cycle time	150			200			ns
$t_a(A)$	Address access time			150			200	ns
$t_a(S_1)$	Chip select 1 access time			80			100	ns
$t_a(S_2)$	Chip select 2 access time			150			200	ns
$t_{dis}(S_1)$	Output disable time from S1			50			60	ns
$t_{dis}(S_2)$	Output disable time from S2			50			60	ns
$t_{en}(S_1)$	Output enable time from S1	15			15			ns
$t_{en}(S_2)$	Output enable time from S2	15			15			ns
$t_V(A)$	Data valid time from address	20			20			ns

TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

WRITE CYCLE

Symbol	Parameter	M5M5116P-15			M5M5116P			Unit
		Limits			Limits			
		Min	Typ	Max	Min	Typ	Max	
t_{CW}	Write cycle time	150			200			ns
$t_W(W)$	Write pulse width	90			120			ns
$t_{SU}(A)$	Address set-up time	0			0			ns
$t_{SU}(S)$	Chip select set-up time	90			120			ns
$t_{SU}(D)$	Data set-up time	40			60			ns
$t_H(D)$	Data hold time	0			0			ns
$t_{rec}(W)$	Write recovery time	10			10			ns
$t_{dis}(W)$	Output disable time from write			50			60	ns
$t_{en}(W)$	Output enable time from write	15			15			ns

POWER-DOWN CHARACTERISTICS

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC}(PD)$	Power-down supply voltage		2			V
$V_I(S_2)$	Chip select input voltage	$2.2V \leq V_{CC}(PD)$	2.2			V
		$2V \leq V_{CC}(PD) \leq 2.2V$		$V_{CC}(PD)$		V
$I_{CC}(PD)$	Power-down supply current	$V_{CC} = 3V$, Other inputs = 3V			10	μA

Note 3: When S_2 is operated at 2.2V (V_{IH} min), the supply current at which $V_{CC}(PD)$ is between 4.5V and 2.4V, is specified by I_{CC4} .


TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{SU}(PD)$	Power-down set-up time		0			ns
$t_{rec}(PD)$	Power-down recovery time		t_{CR}			ns


16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

TIMING DIAGRAM

Read cycle




Write cycle (\overline{W} control)



16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM


Write cycle (\overline{S} control)



Note 4: Test conditions
 Input pulse level: 0.4 ~ 2.4V
 Input pulse risetime and falltime: 10ns
 Load: 1 TTL, $C_L = 100\text{pF}$
 Reference level: 1.5V

Note 5: Hatching indicates the don't care inputs.
 6: Writing is performed while \overline{S} and \overline{W} are in the low-level overlap period.
 7: The output is kept in the high-impedance state when \overline{W} falls simultaneously with, or before, the \overline{S} falls.
 8: A reverse-phase signal should not be supplied when DQ is in the output mode.

POWER-DOWN CHARACTERISTICS





M5M5116FP, -15

16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M5116FP series of 2048-word by 8-bit asynchronous silicon gate CMOS static RAM operates on a single 5V power supply and is designed for easy use in applications requiring battery backup.

Two chip select inputs are available: \overline{S}_2 provides the minimum standby current with battery back-up while \overline{S}_1 enables high-speed memory access.

The series is packaged in a small 24-pin plastic DIL flat package.

FEATURES


Type name	Access time (max)	\overline{S}_1 access time (max)	Current consumption	
			Active (max)	Stand-by (max)
M5M5116FP-15	150ns	80ns	50mA	15 μ A
M5M5116FP	200ns	100ns		

- Single 5V power supply.
- External clock and refresh operation not required.
- Data can be held with 2V supply voltage.
- All inputs and outputs are directly TTL compatible.
- All outputs are 3-state with OR-tie capability.
- Easy expansion of memory capacity with chip select signal.
- Common input/output for data pins.

APPLICATIONS

Battery drive, small-capacity memory units with battery back-up

PIN CONFIGURATION (TOP VIEW)



Outline 24P2W


FUNCTION

The M5M5116FP series has a 2048-word by 8-bit configuration. It operates on a single 5V supply and its inputs/outputs are directly TTL compatible. Its completely static circuitry obviates the need for external clock and refresh operations and makes it very easy to use.

The data of the DQ pin are written when the address is designated by address signals $A_0 \sim A_{10}$, the \overline{S}_1 and \overline{S}_2 signals turn low-level, and the \overline{W} signal is set low.

When for the reading operation the \overline{W} signal is set high,

BLOCK DIAGRAM



16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

the $\overline{S_1}$ and $\overline{S_2}$ signals are set low, pin DQ is set to the output mode and the address is designated by signals $A_0 \sim A_{10}$, the data of the designated address are output to pin DQ.

When signal $\overline{S_1}$ or $\overline{S_2}$ is set high, the chip is set to a non-select status in which neither reading nor writing is possible. Since the output floats (high-impedance state), OR-tie is possible with the other chip output pins.

The standby mode is established when signal $\overline{S_2}$ is set to V_{CC} . The supply current is now reduced to the very low level of 15 μ A (max) and the data in the memory are

retained even if the supply voltage falls to 2V, permitting power-down during non-operation or battery back-up during power failures.

OPERATION MODES

$\overline{S_1}$	$\overline{S_2}$	\overline{W}	Mode	DQ	I_{CC}
X	H	X	Non-select	High impedance	Standby
H	L	X	Non-select	High impedance	Active
L	L	L	Write	D _{IN}	Active
L	L	H	Read	D _{OUT}	Active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage	With respect to GND	-0.3 ~ 7	V
V_I	Input voltage		-0.3 ~ $V_{CC} + 0.3$	V
V_O	Output voltage		0 ~ V_{CC}	V
P_d	Power dissipation	$T_a = 25^\circ\text{C}$	700	mW
T_{opr}	Operating free-air ambient temperature		0 ~ 70	$^\circ\text{C}$
T_{stg}	Storage temperature		-65 ~ 150	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
GND	Supply voltage		0		V
V_{IL}	Low-level input voltage	-0.3		0.8	V
V_{IH}	High-level input voltage	2.2		$V_{CC} + 0.3$	V

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{IH}	High-level input voltage		2.2		$V_{CC} + 0.3$	V
V_{IL}	Low-level input voltage		-0.3		0.8	V
V_{OH}	High-level output voltage	$I_{OH} = -1\text{mA}$	2.4			V
V_{OL}	Low-level output voltage	$I_{OL} = 2.1\text{mA}$			0.4	V
I_I	Input current	$V_I = 0 \sim V_{CC}$			± 1	μA
I_{OZH}	Off-state high-level output current	$\overline{S_1}$ or $\overline{S_2} = V_{IH}$, $V_O = 2.4V \sim V_{CC}$			1	μA
I_{OZL}	Off-state low-level output current	$\overline{S_1}$ or $\overline{S_2} = V_{IH}$, $V_O = 0V$			-1	μA
I_{CC1}	Supply current	M5M5116FP-15	$V_I(\overline{S_1}) = V_I(\overline{S_2}) = 0V$ Output pin open		45	mA
		M5M5116FP	Other inputs = V_{CC} or $0V$		30	45
I_{CC2}	Supply current	M5M5116FP-15	$V_I(\overline{S_1}) = V_I(\overline{S_2}) = V_{IL}$ Output pin open		50	mA
		M5M5116FP	Other inputs = V_{IH}		35	50
I_{CC3}	Standby supply current	$\overline{S_2} = V_{CC} - 0.2V$, Other inputs = $0 \sim V_{CC}$			15	μA
I_{CC4}	Standby supply current	$\overline{S_2} = V_{IH}$, Other inputs = $0 \sim V_{CC}$			2	mA
C_i	Input capacitance ($T_a = 25^\circ\text{C}$)	$V_I = \text{GND}$, $V_I = 25\text{mVrms}$, $f = 1\text{MHz}$			6	pF
C_o	Output capacitance ($T_a = 25^\circ\text{C}$)	$V_O = \text{GND}$, $V_O = 25\text{mVrms}$, $f = 1\text{MHz}$			8	pF

Note 1: Current flowing into an IC shall be positive (no sign).

2: Typical values: $V_{CC} = 5V$, $T_a = 25^\circ\text{C}$.

16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM**SWITCHING CHARACTERISTICS** ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)**READ CYCLE**

Symbol	Parameter	M5M5116FP-15			M5M5116FP			Unit
		Limits			Limits			
		Min	Typ	Max	Min	Typ	Max	
t_{CR}	Read cycle time	150			200			ns
$t_a (A)$	Address access time			150			200	ns
$t_a (S_1)$	Chip select 1 access time			80			100	ns
$t_a (S_2)$	Chip select 2 access time			150			200	ns
$t_{dis} (S_1)$	Output disable time from S1			50			60	ns
$t_{dis} (S_2)$	Output disable time from S2			50			60	ns
$t_{en} (S_1)$	Output enable time from S1	15			15			ns
$t_{en} (S_2)$	Output enable time from S2	15			15			ns
$t_v (A)$	Data valid time from address	20			20			ns

TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)**WRITE CYCLE**

Symbol	Parameter	M5M5116FP-15			M5M5116FP			Unit
		Limits			Limits			
		Min	Typ	Max	Min	Typ	Max	
t_{CW}	Write cycle time	150			200			ns
$t_{W(W)}$	Write pulse width	90			120			ns
$t_{su} (A)$	Address set-up time	0			0			ns
$t_{su} (S)$	Chip select set-up time	90			120			ns
$t_{su} (D)$	Data set-up time	40			60			ns
$t_h (D)$	Data hold time	0			0			ns
$t_{rec} (W)$	Write recovery time	10			10			ns
$t_{dis} (W)$	Output disable time from write			50			60	ns
$t_{en} (W)$	Output enable time from write	15			15			ns

POWER-DOWN CHARACTERISTICS**ELECTRICAL CHARACTERISTICS** ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC} (PD)$	Power-down supply voltage		2			V
$V_I (S_2)$	Chip select input voltage	$2.2V \leq V_{CC} (PD)$	2.2			V
		$2V \leq V_{CC} (PD) \leq 2.2V$		$V_{CC} (PD)$		V
$I_{CC} (PD)$	Power-down supply current	$V_{CC} = 3V$, Other inputs = 3V			10	μA

Note 3: When S_2 is operated at 2.2V (V_{IH} min), the supply current at which $V_{CC}(PD)$ is between 4.5V and 2.4V, is specified by I_{CC4} .


TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su} (PD)$	Power-down set-up time		0			ns
$t_{rec} (PD)$	Power-down recovery time		t_{CR}			ns


16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

TIMING DIAGRAM

Read cycle




Write cycle (\bar{W} control)



16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM


Write cycle (\overline{S} control)




Note 4: Test conditions
 Input pulse level: 0.4 ~ 2.4V
 Input pulse risetime and falltime: 10ns
 Load: 1 TTL, $C_L = 100\text{pF}$
 Reference level: 1.5V

Note 5: Hatching indicates the don't care inputs.
 Note 6: Writing is performed while \overline{S} and \overline{W} are in the low-level overlap period.
 Note 7: The output is kept in the high-impedance state when \overline{W} falls simultaneously with, or before, the \overline{S} falls.
 Note 8: A reverse-phase signal should not be supplied when DQ is in the output mode.

POWER-DOWN CHARACTERISTICS





MITSUBISHI LSIs

M5M5117P, -15

16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M5117P series of 2048-word by 8-bit asynchronous silicon gate CMOS static RAM operates on a single 5V power supply and is designed for easy use in applications requiring battery backup.

A chip select input, \bar{S} , is available to provide the minimum standby current with battery back-up while an output enable input, \overline{OE} , enables high-speed memory access.

The series features pin compatibility with the M5L2716K 16K EPROM and M58725P 16K static RAM, and it is packaged in a standard 24-pin plastic DIL package.

FEATURES


Type name	Access time (max)	\overline{OE} access time (max)	Current consumption	
			Active (max)	Stand-by (max)
M5M5117P-15	150ns	80ns	50mA	15 μ A
M5M5117P	200ns	100ns		

- Single 5V power supply.
- External clock and refresh operation not required.
- Data can be held with 2V supply voltage.
- All inputs, and outputs are directly TTL compatible.
- All outputs are 3-state with OR-tie capability.
- Easy expansion of memory capacity with chip select signal.
- Common input/output for data pins.
- Pin compatibility with M5L2716K 16K EPROM and M58725P 16K static RAM.

APPLICATIONS

Battery drive, small-capacity memory units with battery back-up

PIN CONFIGURATION (TOP VIEW)



Outline 24P4


FUNCTION

The M5M5117P series has a 2048-word by 8-bit configuration. It operates on a single 5V supply and its inputs/outputs are directly TTL compatible. Its completely static circuitry obviates the need for external clock and refresh operations and makes it very easy to use.

The data of the DQ pin are written when the address is designated by address signals $A_0 \sim A_{10}$, the \bar{S} signals turns low-level, and the \bar{W} signal is set low.

When for the reading operation the \bar{W} signal is set high, the \bar{S} and \overline{OE} signals are set low, pin DQ is set to the output mode and the address is designated by signals $A_0 \sim A_{10}$, the data of the designated address are output to pin DQ.

BLOCK DIAGRAM



16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

When signal \bar{S} is set high, the chip is set to a non-select status in which neither reading nor writing is possible. Since the output floats (high-impedance state), OR-tie is possible with the other chip output pins. When the \bar{OE} signal is set high, the output is put in the floating state. When \bar{OE} is set high during writing for use with an I/O bus system, bus contention between the input and output data can be avoided.

The standby mode is established when signal \bar{S} is set to V_{CC} . The supply current is now reduced to the very low level of 15 μ A (max) and the data in the memory are

retained even if the supply voltage falls to 2V, permitting power-down during non-operation or battery back-up during power failures.

OPERATION MODES

\bar{S}	\bar{OE}	\bar{W}	Mode	DQ	I_{CC}
H	X	X	Non-select	High impedance	Standby
L	X	L	Write	D_{IN}	Active
L	L	H	Read	D_{OUT}	Active
L	H	H	Output disable	High impedance	Active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage	With respect to GND	-0.3 ~ 7	V
V_I	Input voltage		-0.3 ~ $V_{CC} + 0.3$	V
V_O	Output voltage		0 ~ V_{CC}	V
P_d	Power dissipation	$T_a = 25^\circ\text{C}$	700	mW
T_{opr}	Operating free-air ambient temperature		0 ~ 70	$^\circ\text{C}$
T_{stg}	Storage temperature		-65 ~ 150	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
GND	Supply voltage		0		V
V_{IL}	Low-level input voltage	-0.3		0.8	V
V_{IH}	High-level input voltage	2.2		$V_{CC} + 0.3$	V

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{IH}	High-level input voltage		2.2		$V_{CC} + 0.3$	V
V_{IL}	Low-level input voltage		-0.3		0.8	V
V_{OH}	High-level output voltage	$I_{OH} = -1\text{mA}$	2.4			V
V_{OL}	Low-level output voltage	$I_{OL} = 2.1\text{mA}$			0.4	V
I_I	Input current	$V_I = 0 \sim V_{CC}$			± 1	μA
I_{OZH}	Off-state high-level output current	\bar{S} or $\bar{OE} = V_{IH}$, $V_O = 2.4V - V_{CC}$			1	μA
I_{OZL}	Off-state low-level output current	\bar{S} or $\bar{OE} = V_{IH}$, $V_O = 0V$			-1	μA
I_{CC1}	Supply current	M5M5117P-15	$V_I(\bar{S}) = 0V$ Output pin open Other inputs = V_{CC}		45	mA
		M5M5117P		30	45	
I_{CC2}	Supply current	M5M5117P-15	$V_I(\bar{S}) = V_{IL}$ Output pin open Other inputs = V_{IH}		50	mA
		M5M5117P		35	50	
I_{CC3}	Standby supply current	$\bar{S} = V_{CC} - 0.2V$, Other inputs = $0 \sim V_{CC}$			15	μA
I_{CC4}	Standby supply current	$\bar{S} = V_{IH}$, Other inputs = $0 \sim V_{CC}$			2	mA
C_I	Input capacitance ($T_a = 25^\circ\text{C}$)	$V_I = \text{GND}$, $V_i = 25\text{mVrms}$, $f = 1\text{MHz}$			6	pF
C_O	Output capacitance ($T_a = 25^\circ\text{C}$)	$V_O = \text{GND}$, $V_o = 25\text{mVrms}$, $f = 1\text{MHz}$			8	pF

Note 1: Current flowing into an IC shall be positive (no sign).

2: Typical values: $V_{CC} = 5V$, $T_a = 25^\circ\text{C}$.

16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

READ CYCLE

Symbol	Parameter	M5M5117P-15			M5M5117P			Unit
		Limits			Limits			
		Min	Typ	Max	Min	Typ	Max	
t_{CR}	Read cycle time	150			200			ns
$t_a (A)$	Address access time			150			200	ns
$t_a (S)$	Chip select access time			150			200	ns
$t_a (OE)$	Output enable access time			80			100	ns
$t_{dis} (S)$	Output disable time from S			50			60	ns
$t_{dis} (OE)$	Output disable time from OE			50			60	ns
$t_{en} (S)$	Output enable time from S	15			15			ns
$t_{en} (OE)$	Output enable time from OE	15			15			ns
$t_V (A)$	Data valid time from address	20			20			ns

TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

WRITE CYCLE

Symbol	Parameter	M5M5117P-15			M5M5117P			Unit
		Limits			Limits			
		Min	Typ	Max	Min	Typ	Max	
t_{CW}	Write cycle time	150			200			ns
$t_W (W)$	Write pulse width	90			120			ns
$t_{SU} (A)$	Address set-up time	0			0			ns
$t_{SU} (S)$	Chip select set-up time	90			120			ns
$t_{SU} (D)$	Data set-up time	40			60			ns
$t_H (D)$	Data hold time	0			0			ns
$t_{rec} (W)$	Write recovery time	10			10			ns
$t_{SU} (OE)$	Output enable set-up time	40			40			ns
$t_{dis} (OE)$	Output disable time from OE			50			60	ns
$t_{dis} (W)$	Output disable time from write			50			60	ns
$t_{en} (W)$	Output enable time from write	15			15			ns

POWER-DOWN CHARACTERISTICS

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC} (PD)$	Power-down supply voltage		2			V
$V_I (S)$	Chip select input voltage	$2.2V \leq V_{CC} (PD)$	2.2			V
		$2V \leq V_{CC} (PD) \leq 2.2V$		$V_{CC} (PD)$		V
$I_{CC} (PD)$	Power-down supply current	$V_{CC} = 3V$, Other inputs = 3V			10	μA

Note 3: When \bar{S} is operated at 2.2V ($V_{IH} \text{ min}$), the supply current at which $V_{CC} (PD)$ is between 4.5V and 2.4V, is specified by I_{CC4} .


TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{SU} (PD)$	Power-down set-up time		0			ns
$t_{rec} (PD)$	Power-down recovery time		t_{CR}			ns


16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

TIMING DIAGRAM

Read cycle




Write cycle (\overline{W} control)



16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM


Write cycle (\bar{S} control)



Note 4: Test conditions
 Input pulse level: 0.4 ~ 2.4V
 Input pulse risetime and falltime: 10ns
 Load: 1TTL, $C_L = 100\text{pF}$
 Reference level: 1.5V

Note 5: Hatching indicates the don't care inputs.
 6: Writing is performed while \bar{S} and \bar{W} are in the low-level overlap period.
 7: The output is kept in the high-impedance state when \bar{W} falls simultaneously with, or before, the \bar{S} falls.
 8: A reverse phase signal should not be supplied when DQ is in the output mode.

POWER-DOWN CHARACTERISTICS





M5M5117FP, -15

16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M5117FP series of 2048-word by 8-bit asynchronous silicon gate CMOS static RAM operates on a single 5V power supply and is designed for easy use in applications requiring battery backup.

A chip select input, \bar{S} , is available to provide the minimum standby current with battery back-up while an output enable input, \bar{OE} , enables high-speed memory access.

The series features pin compatibility with the M5L2716K 16K EPROM and M58725P 16K static RAM, and it is packaged in a small 24-pin plastic DIL flat package.

FEATURES


Type name	Access time (max)	\bar{OE} access time (max)	Current consumption	
			Active (max)	Stand-by (max)
M5M5117FP-15	150ns	80ns	50mA	15 μ A
M5M5117FP	200ns	100ns		

- Single 5V power supply.
- External clock and refresh operation not required.
- Data can be held with 2V supply voltage.
- All inputs, and outputs are directly TTL compatible.
- All outputs are 3-state with OR-tie capability.
- Easy expansion of memory capacity with chip select signal.
- Common input/output for data pins.
- Pin compatibility with M5L2716K 16K EPROM and M58725P 16K static RAM.

APPLICATIONS

Battery drive, small-capacity memory units with battery back-up

PIN CONFIGURATION (TOP VIEW)



Outline 24P2W


FUNCTION

The M5M5117FP series has a 2048-word by 8-bit configuration. It operates on a single 5V supply and its inputs/outputs are directly TTL compatible. Its completely static circuitry obviates the need for external clock and refresh operations and makes it very easy to use.

The data of the DQ pin are written when the address is designated by address signals $A_0 \sim A_{10}$, the \bar{S} signals turns low-level, and the \bar{W} signal is set low.

When for the reading operation the \bar{W} signal is set high, the \bar{S} and \bar{OE} signals are set low, pin DQ is set to the output mode and the address is designated by signals $A_0 \sim A_{10}$, the data of the designated address are output to pin DQ.

BLOCK DIAGRAM



16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

When signal \bar{S} is set high, the chip is set to a non-select status in which neither reading nor writing is possible. Since the output floats (high-impedance state), OR-tie is possible with the other chip output pins. When the \bar{OE} signal is set high, the output is put in the floating state. When \bar{OE} is set high during writing for use with an I/O bus system, bus contention between the input and output data can be avoided.

The standby mode is established when signal \bar{S} is set to V_{CC} . The supply current is now reduced to the very low level of $15\mu A$ (max) and the data in the memory are

retained even if the supply voltage falls to 2V, permitting power-down during non-operation or battery back-up during power failures.

OPERATION MODES

\bar{S}	\bar{OE}	\bar{W}	Mode	DQ	I_{CC}
H	X	X	Non-select	High impedance	Standby
L	X	L	Write	D_{IN}	Active
L	L	H	Read	D_{OUT}	Active
L	H	H	Output disable	High impedance	Active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage	With respect to GND	-0.3~7	V
V_I	Input voltage		-0.3~ $V_{CC}+0.3$	V
V_O	Output voltage		0~ V_{CC}	V
P_d	Power dissipation	$T_a=25^\circ C$	700	mW
T_{opr}	Operating free-air ambient temperature		0~70	$^\circ C$
T_{stg}	Storage temperature		-65~150	$^\circ C$

RECOMMENDED OPERATING CONDITIONS ($T_a=0\sim 70^\circ C$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
GND	Supply voltage		0		V
V_{IL}	Low-level input voltage	-0.3		0.8	V
V_{IH}	High-level input voltage	2.2		$V_{CC}+0.3$	V

ELECTRICAL CHARACTERISTICS ($T_a=0\sim 70^\circ C$, $V_{CC}=5V\pm 10\%$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{IH}	High-level input voltage		2.2		$V_{CC}+0.3$	V
V_{IL}	Low-level input voltage		-0.3		0.8	V
V_{OH}	High-level output voltage	$I_{OH}=-1mA$	2.4			V
V_{OL}	Low-level output voltage	$I_{OL}=2.1mA$			0.4	V
I_I	Input current	$V_I=0\sim V_{CC}$			± 1	μA
I_{OZH}	Off-state high-level output current	\bar{S} or $\bar{OE}=V_{IH}$, $V_O=2.4V\sim V_{CC}$			1	μA
I_{OZL}	Off-state low-level output current	\bar{S} or $\bar{OE}=V_{IH}$, $V_O=0V$			-1	μA
I_{CC1}	Supply current	M5M5117FP-15	$V_I(\bar{S})=0V$ Output pin open		45	mA
		M5M5117FP	Other inputs = V_{CC}		30	
I_{CC2}	Supply current	M5M5117FP-15	$V_I(\bar{S})=V_{IL}$ Output pin open		50	mA
		M5M5117FP	Other inputs = V_{IH}		35	
I_{CC3}	Standby supply current	$\bar{S}=V_{CC}-0.2V$, Other inputs = $0\sim V_{CC}$			15	μA
I_{CC4}	Standby supply current	$\bar{S}=V_{IH}$, Other inputs = $0\sim V_{CC}$			2	mA
C_i	Input capacitance ($T_a=25^\circ C$)	$V_I=GND$, $V_i=25mV_{rms}$, $f=1MHz$			6	pF
C_o	Output capacitance ($T_a=25^\circ C$)	$V_O=GND$, $V_o=25mV_{rms}$, $f=1MHz$			8	pF

Note 1: Current flowing into an IC shall be positive (no sign).
 2: Typical values: $V_{CC}=5V$, $T_a=25^\circ C$.

16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

SWITCHING CHARACTERISTICS ($T_a=0\sim 70^\circ\text{C}$, $V_{CC}=5V\pm 10\%$, unless otherwise noted)

READ CYCLE

Symbol	Parameter	M5M5117FP-15			M5M5117FP			Unit
		Limits			Limits			
		Min	Typ	Max	Min	Typ	Max	
t_{CR}	Read cycle time	150			200			ns
t_a (A)	Address access time			150			200	ns
t_a (S)	Chip select access time			150			200	ns
t_a (OE)	Output enable access time			80			100	ns
t_{dis} (S)	Output disable time from S			50			60	ns
t_{dis} (OE)	Output disable time from OE			50			60	ns
t_{en} (S)	Output enable time from S	15			15			ns
t_{en} (OE)	Output enable time from OE	15			15			ns
t_v (A)	Data valid time from address	20			20			ns

TIMING REQUIREMENTS ($T_a=0\sim 70^\circ\text{C}$, $V_{CC}=5V\pm 10\%$, unless otherwise noted)

WRITE CYCLE

Symbol	Parameter	M5M5117FP-15			M5M5117FP			Unit
		Limits			Limits			
		Min	Typ	Max	Min	Typ	Max	
t_{CW}	Write cycle time	150			200			ns
t_W (W)	Write pulse width	90			120			ns
t_{su} (A)	Address set-up time	0			0			ns
t_{su} (S)	Chip select set-up time	90			120			ns
t_{su} (D)	Data set-up time	40			60			ns
t_h (D)	Data hold time	0			0			ns
t_{rec} (W)	Write recovery time	10			10			ns
t_{su} (OE)	Output enable set-up time	40			40			ns
t_{dis} (OE)	Output disable time from OE			50			60	ns
t_{dis} (W)	Output disable time from write			50			60	ns
t_{en} (W)	Output enable time from write	15			15			ns

POWER-DOWN CHARACTERISTICS

ELECTRICAL CHARACTERISTICS ($T_a=0\sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{CC} (PD)	Power-down supply voltage		2			V
V_I (S)	Chip select input voltage	$2.2V \leq V_{CC}$ (PD)	2.2			V
		$2V \leq V_{CC}$ (PD) $\leq 2.2V$		V_{CC} (PD)		V
I_{CC} (PD)	Power-down supply current	$V_{CC}=3V$, Other inputs = 3V			10	μA

Note 3: When \bar{S} is operated at 2.2V (V_{IH} min), the supply current at which V_{CC} (PD) is between 4.5V and 2.4V, is specified by I_{CC4} .


TIMING REQUIREMENTS ($T_a=0\sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t_{su} (PD)	Power-down set-up time		0			ns
t_{rec} (PD)	Power-down recovery time		t_{CR}			ns


16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

TIMING DIAGRAM

Read cycle




Write cycle (\bar{W} control)



16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM


Write cycle (\bar{S} control)




Note 4: Test conditions
 Input pulse level: 0.4 ~ 2.4V
 Input pulse risetime and falltime: 10ns
 Load: 1TTL, $C_L = 100\text{pF}$
 Reference level: 1.5V

Note 5: Hatching indicates the don't care inputs.
 Note 6: Writing is performed while \bar{S} and \bar{W} are in the low-level overlap period.
 Note 7: The output is kept in the high-impedance state when \bar{W} falls simultaneously with, or before, the \bar{S} falls.
 Note 8: A reverse phase signal should not be supplied when DQ is in the output mode.

POWER-DOWN CHARACTERISTICS





M5M5118P, -15

16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M5118P series of 2048-word by 8-bit asynchronous silicon gate CMOS static RAM operates on a single 5V power supply and is designed for easy use in applications requiring battery back-up.

Two chip select inputs, \overline{S}_1 and \overline{S}_2 , are available to provide the minimum standby current with battery back-up. The series is packaged in a standard 24-pin plastic DIL package.

FEATURES


Type name	Access time (max)	Current consumption	
		Active (max)	Stand-by (max)
M5M5118P-15	150 ns	50 mA	15 μ A
M5M5118P	200 ns		

- Single 5V power supply.
- External clock and refresh operation not required.
- Data can be held with 2V supply voltage.
- All inputs and outputs are directly TTL compatible.
- All outputs are 3-state with OR-tie capability.
- Easy expansion of memory capacity with chip select signal.
- Common input/output for data pins

APPLICATIONS

Battery drive, small-capacity memory units with battery back-up

PIN CONFIGURATION (TOP VIEW)




Outline 24 P4

FUNCTION

The M5M5118P series has a 2048-word by 8-bit configuration. It operates on a single 5V supply and its inputs/outputs are directly TTL compatible. Its completely static circuitry obviates the need for external clock and refresh operations and makes it very easy to use. The data of the DQ pin are written when the address is designated by address signals $A_0 \sim A_{10}$, the \overline{S}_1 and \overline{S}_2 signals turn low-level, and the \overline{W} signal is set low.

When for the reading operation the \overline{W} signal is set high, the \overline{S}_1 and \overline{S}_2 signals are set low, pin DQ is set to the output

BLOCK DIAGRAM



16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

mode and the address is designated by signals $A_0 \sim A_{10}$, the data of the designated address are output to pin DQ.

When signal \overline{S}_1 or \overline{S}_2 is set high, the chip is set to a non-select status in which neither reading nor writing is possible. Since the output floats (high-impedance state), OR-tie is possible with the other chip output pins.

The standby mode is established when signal \overline{S}_2 , or signal \overline{S}_1 (with signal \overline{S}_2 at V_{CC} or GND), is set to V_{CC} . The supply current is now reduced to the very low level of 15 μ A (max) and data in the memory are retained even if the supply voltage falls to 2V, permitting power-down

during non-operation or battery back-up during power failures.

OPERATION MODES

\overline{S}_1	\overline{S}_2	\overline{W}	Mode	DQ	I_{CC}
X	H	X	Non-select	High impedance	Standby
H	X	X	Non-select	High impedance	Standby
L	L	L	Write	D _{IN}	Active
L	L	H	Read	D _{OUT}	Active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage	With respect to GND	-0.3 ~ 7	V
V_I	Input voltage		-0.3 ~ $V_{CC} + 0.3$	V
V_O	Output voltage		0 ~ V_{CC}	V
P_d	Power dissipation	$T_a = 25^\circ\text{C}$	700	mW
T_{opr}	Operating free-air ambient temperature		0 ~ 70	$^\circ\text{C}$
T_{stg}	Storage temperature		-60 ~ 150	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
GND	Supply voltage		0		V
V_{IL}	Low-level input voltage	-0.3		0.8	V
V_{IH}	High-level input voltage	2.2		$V_{CC} + 0.3$	V

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{IH}	High-level input voltage		2.2		$V_{CC} + 0.3$	V
V_{IL}	Low-level input voltage		-0.3		0.8	V
V_{OH}	High-level output voltage	$I_{OH} = -1\text{mA}$	2.4			V
V_{OL}	Low-level output voltage	$I_{OL} = 2.1\text{mA}$			0.4	V
I_I	Input current	$V_I = 0 \sim V_{CC}$			± 1	μA
I_{OZH}	Off-state high-level output current	\overline{S}_1 or $\overline{S}_2 = V_{IH}, V_O = 2.4V \sim V_{CC}$			1	μA
I_{OZL}	Off-state low-level output current	\overline{S}_1 or $\overline{S}_2 = V_{IH}, V_O = 0V$			-1	μA
I_{CC1}	Supply current	M5M5118P-15	$V_I(\overline{S}_1) = V_I(\overline{S}_2) = 0V$ Output pin open		45	mA
		M5M5118P	Other inputs = V_{CC}		30	
I_{CC2}	Supply current	M5M5118P-15	$V_I(\overline{S}_1) = V_I(\overline{S}_2) = V_{IL}$ Output pin open		50	mA
		M5M5118P	Other inputs = V_{IH}		35	
I_{CC3}	Standby supply current		① $\overline{S}_2 = V_{CC} - 0.2V$, Other inputs = $0 \sim V_{CC}$ ② $\overline{S}_1 = V_{CC} - 0.2V, \overline{S}_2 \leq 0.2V$, Other inputs = $0 \sim V_{CC}$		15	μA
I_{CC4}	Standby supply current		$\overline{S}_2 \leq 0.2V, \overline{S}_1 = V_{IH}$, Other inputs = $0 \sim V_{CC}$		2	mA
C_i	Input capacitance ($T_a = 25^\circ\text{C}$)		$V_I = \text{GND}, V_I = 25\text{mVrms}, f = 1\text{MHz}$		6	pF
C_o	Output capacitance ($T_a = 25^\circ\text{C}$)		$V_O = \text{GND}, V_O = 25\text{mVrms}, f = 1\text{MHz}$		8	pF

Note 1: Current flowing into an IC shall be positive (no sign).
 2: Typical values: $V_{CC} = 5V, T_a = 25^\circ\text{C}$.

16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

READ CYCLE

Symbol	Parameter	M5M5118P-15			M5M5118P			Unit
		Limits			Limits			
		Min	Typ	Max	Min	Typ	Max	
t_{CR}	Read cycle time	150			200			ns
$t_{a(A)}$	Address access time			150			200	ns
$t_{a(S_1)}$	Chip select 1 access time			150			200	ns
$t_{a(S_2)}$	Chip select 2 access time			150			200	ns
$t_{dis(S_2)}$	Output disable time from S1			50			60	ns
$t_{dis(S_1)}$	Output disable time from S2			50			60	ns
$t_{en(S_1)}$	Output enable time from S1	15			15			ns
$t_{en(S_2)}$	Output enable time from S2	15			15			ns
$t_{v(A)}$	Data valid time from address	20			20			ns

TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

WRITE CYCLE

Symbol	Parameter	M5M5118P-15			M5M5118P			Unit
		Limits			Limits			
		Min	Typ	Max	Min	Typ	Max	
t_{cW}	Write cycle time	150			200			nn
$t_{w(W)}$	Write pulse width	90			120			ns
$t_{su(A)}$	Address set-up time	0			0			ns
$t_{su(S)}$	Chip select set-up time	90			120			ns
$t_{su(D)}$	Data set-up time	40			60			ns
$t_h(D)$	Data hold time	0			0			ns
$t_{rec(W)}$	Write recovery time	10			10			ns
$t_{dis(W)}$	Output disable time from write			50			60	ns
$t_{en(W)}$	Output enable time from write	15			15			ns

POWER-DOWN CHARACTERISTICS

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power-down supply voltage		2			V
$V_I(S)$	Chip select input voltage	$2.2V \leq V_{CC(PD)}$	2.2			V
		$2V \leq V_{CC(PD)} \leq 2.2V$		$V_{CC(PD)}$		V
$I_{CC(PD)}$	Power-down supply current	$V_{CC} = 3V$, Other inputs = 3V			10	μA

Note 3: When $\overline{S_1}$ or $\overline{S_2}$ is operated at 2.2V (V_{IH} min), the supply current at which $V_{CC(PD)}$ is between 4.5V and 2.4V, is specified by I_{CC4} .


TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su(PD)}$	Power-down set-up time		0			ns
$t_{rec(PD)}$	Power-down recovery time		t_{CR}			ns


16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

TIMING DIAGRAM

Read cycle




Write cycle (\bar{W} control)



16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM


Write cycle (\overline{S} control)



Note 4: Test conditions
 Input pulse level: 0.4 ~ 2.4V
 Input pulse risetime and falltime: 10ns
 Load: 1TTL, $C_L = 100\text{pF}$
 Reference level: 1.5V

Note 5: Hatching indicates the don't care inputs.
 Note 6: Writing is performed while \overline{S} and \overline{W} are in the low-level overlap period.
 Note 7: The output is kept in the high-impedance state when \overline{W} falls simultaneously with, or before, the \overline{S} fall.
 Note 8: A reverse-phase signal should not be supplied when pin DQ is in the output mode.

POWER-DOWN CHARACTERISTICS



M5M5118FP, -15

16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM



DESCRIPTION

The M5M5118FP series of 2048-word by 8-bit asynchronous silicon gate CMOS static RAM operates on a single 5V power supply and is designed for easy use in applications requiring battery back-up.

Two chip select inputs, \overline{S}_1 and \overline{S}_2 , are available to provide the minimum standby current with battery back-up.

The series is packaged in a small 24-pin plastic DIL flat package.

FEATURES


Type name	Access time (max)	Current consumption	
		Active (max)	Stand-by (max)
M5M5118FP-15	150ns	50mA	15 μ A
M5M5118FP	200ns		

- Single 5V power supply.
- External clock and refresh operation not required.
- Data can be held with 2V supply voltage.
- All inputs and outputs are directly TTL compatible.
- All outputs are 3-state with OR-tie capability.
- Easy expansion of memory capacity with chip select signal.
- Common input/output for data pins

APPLICATIONS

Battery drive, small-capacity memory units with battery back-up

PIN CONFIGURATION (TOP VIEW)




Outline 24P2W

FUNCTION

The M5M5118FP series has a 2048-word by 8-bit configuration. It operates on a single 5V supply and its inputs/outputs are directly TTL compatible. Its completely static circuitry obviates the need for external clock and refresh operations and makes it very easy to use. The data of the DQ pin are written when the address is designated by address signals $A_0 \sim A_{10}$, the \overline{S}_1 and \overline{S}_2 signals turn low-level, and the \overline{W} signal is set low.

When for the reading operation the \overline{W} signal is set high, the \overline{S}_1 and \overline{S}_2 signals are set low, pin DQ is set to the output

BLOCK DIAGRAM



16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

mode and the address is designated by signals $A_0 \sim A_{10}$, the data of the designated address are output to pin DQ.

When signal \overline{S}_1 or \overline{S}_2 is set high, the chip is set to a non-select status in which neither reading nor writing is possible. Since the output floats (high-impedance state), OR-tie is possible with the other chip output pins.

The standby mode is established when signal \overline{S}_2 , or signal \overline{S}_1 (with signal \overline{S}_2 at V_{CC} or GND), is set to V_{CC} . The supply current is now reduced to the very low level of $15\mu A$ (max) and data in the memory are retained even if the supply voltage falls to 2V, permitting power-down

during non-operation or battery back-up during power failures.

OPERATION MODES

\overline{S}_1	\overline{S}_2	W	Mode	DQ	I_{CC}
X	H	X	Non-select	High impedance	Standby
H	X	X	Non-select	High impedance	Standby
L	L	L	Write	D _{IN}	Active
L	L	H	Read	D _{OUT}	Active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage	With respect to GND	$-0.3 \sim 7$	V
V_I	Input voltage		$-0.3 \sim V_{CC} + 0.3$	V
V_O	Output voltage		$0 \sim V_{CC}$	V
P_d	Power dissipation	$T_a = 25^\circ C$	700	mW
T_{opr}	Operating free-air ambient temperature		$0 \sim 70$	$^\circ C$
T_{stg}	Storage temperature		$-60 \sim 150$	$^\circ C$

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ C$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
GND	Supply voltage		0		V
V_{IL}	Low-level input voltage	-0.3		0.8	V
V_{IH}	High-level input voltage	2.2		$V_{CC} + 0.3$	V

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ C$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
V_{IH}	High-level input voltage		2.2		$V_{CC} + 0.3$	V	
V_{IL}	Low-level input voltage		-0.3		0.8	V	
V_{OH}	High-level output voltage	$I_{OH} = -1mA$	2.4			V	
V_{OL}	Low-level output voltage	$I_{OL} = 2.1mA$			0.4	V	
I_I	Input current	$V_I = 0 \sim V_{CC}$			± 1	μA	
I_{OZH}	Off-state high-level output current	\overline{S}_1 or $\overline{S}_2 = V_{IH}, V_O = 2.4V \sim V_{CC}$			1	μA	
I_{OZL}	Off-state low-level output current	\overline{S}_1 or $\overline{S}_2 = V_{IH}, V_O = 0V$			-1	μA	
I_{CC1}	Supply current	M5M5118FP-15				45	mA
		M5M5118FP				30	
I_{CC2}	Supply current	M5M5118FP-15	$V_I(\overline{S}_1) = V_I(\overline{S}_2) = V_{IL}$ Output pin open Other inputs = V_{IH}			50	mA
		M5M5118FP				35	
I_{CC3}	Standby supply current	① $\overline{S}_2 = V_{CC} - 0.2V$, Other inputs = $0 \sim V_{CC}$				15	μA
		② $\overline{S}_1 = V_{CC} - 0.2V, \overline{S}_2 \leq 0.2V$, Other inputs = $0 \sim V_{CC}$					
I_{CC4}	Standby supply current	$\overline{S}_2 \leq 0.2V, \overline{S}_1 = V_{IH}$, Other inputs = $0 \sim V_{CC}$				2	mA
C_I	Input capacitance ($T_a = 25^\circ C$)	$V_I = GND, V_I = 25mV_{rms}, f = 1MHz$				6	pF
C_O	Output capacitance ($T_a = 25^\circ C$)	$V_O = GND, V_O = 25mV_{rms}, f = 1MHz$				8	pF

Note 1: Current flowing into an IC shall be positive (no sign).

2: Typical values: $V_{CC} = 5V, T_a = 25^\circ C$.

16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

READ CYCLE

Symbol	Parameter	M5M5118FP-15			M5M5118FP			Unit
		Limits			Limits			
		Min	Typ	Max	Min	Typ	Max	
t_{CR}	Read cycle time	150			200			ns
$t_a(A)$	Address access time			150			200	ns
$t_a(S_1)$	Chip select 1 access time			150			200	ns
$t_a(S_2)$	Chip select 2 access time			150			200	ns
$t_{dis}(S_2)$	Output disable time from S1			50			60	ns
$t_{dis}(S_1)$	Output disable time from S2			50			60	ns
$t_{en}(S_1)$	Output enable time from S1	15			15			ns
$t_{en}(S_2)$	Output enable time from S2	15			15			ns
$t_V(A)$	Data valid time from address	20			20			ns

TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

WRITE CYCLE

Symbol	Parameter	M5M5118FP-15			M5M5118FP			Unit
		Limits			Limits			
		Min	Typ	Max	Min	Typ	Max	
t_{CW}	Write cycle time	150			200			ns
$t_{W(W)}$	Write pulse width	90			120			ns
$t_{su}(A)$	Address set-up time	0			0			ns
$t_{su}(S)$	Chip select set-up time	90			120			ns
$t_{su}(D)$	Data set-up time	40			60			ns
$t_h(D)$	Data hold time	0			0			ns
$t_{rec}(W)$	Write recovery time	10			10			ns
$t_{dis}(W)$	Output disable time from write			50			60	ns
$t_{en}(W)$	Output enable time from write	15			15			ns

POWER-DOWN CHARACTERISTICS

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC}(PD)$	Power-down supply voltage		2			V
$V_I(S)$	Chip select input voltage	$2.2V \leq V_{CC}(PD)$	2.2			V
		$2V \leq V_{CC}(PD) \leq 2.2V$		$V_{CC}(PD)$		V
$I_{CC}(PD)$	Power-down supply current	$V_{CC} = 3V$, Other inputs = 3V			10	μA

Note 3: When $\overline{S_1}$ or $\overline{S_2}$ is operated at 2.2V (V_{IH} min), the supply current at which $V_{CC}(PD)$ is between 4.5V and 2.4V, is specified by I_{CC4} .


TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su}(PD)$	Power-down set-up time		0			ns
$t_{rec}(PD)$	Power-down recovery time		t_{CR}			ns


16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

TIMING DIAGRAM

Read cycle




Write cycle (\overline{W} control)



16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM


Write cycle (\bar{S} control)




Note 4: Test conditions
 Input pulse level: 0.4 ~ 2.4V
 Input pulse risetime and falltime: 10ns
 Load: 1TTL, $C_L = 100\text{pF}$
 Reference level: 1.5V

Note 5: Hatching indicates the don't care inputs.
 6: Writing is performed while \bar{S} and \bar{W} are in the low-level overlap period.
 7: The output is kept in the high-impedance state when \bar{W} falls simultaneously with, or before, the \bar{S} fall.
 8: An reverse-phase signal should not be supplied when pin DQ is in the output mode.

POWER-DOWN CHARACTERISTICS





NEW PRODUCT

MITSUBISHI LSIs

M5M5165P-70, -10, -12, -15, -70L, -10L, -12L, -15L

65536-BIT (8192 WORD BY 8-BIT) CMOS STATIC RAM

Specification of 70, 70L are subject to change.

DESCRIPTION

The M5M5165P is a 65,536-bit CMOS static RAM organized as 8,192 words by 8 bits which is fabricated using high-performance double polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS peripherals result in a high-density and low-power static RAM. It is ideal for the memory systems which require simple interface.

The stand-by current is low enough for a battery back-up application. It is mounted in a standard 28 pin package and configured in an industrial standard 8K x 8-bit pinout.

FEATURES

Type	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M5165P-70	70ns	50 mA	2mA
M5M5165P-10	100ns		
M5M5165P-12	120ns		
M5M5165P-15	150ns		100 μA
M5M5165P-70L	70ns		
M5M5165P-10L	100ns		
M5M5165P-12L	120ns		
M5M5165P-15L	150ns		

- Single +5V Power Supply
- Fully Static Operation: No Clocks, No Refresh
- Data-Hold on +2V Power Supply
- Directly TTL Compatible: All Inputs and Outputs
- Three-State Outputs: OR-tie Capability
- Simple Memory Expansion by \overline{S}_1, S_2
- \overline{OE} Prevents Data Contention in The I/O Bus
- Common Data I/O
- Pinout Compatible with 64K EPROM M5L2764K


APPLICATION

Small Capacity Memory Units.

FUNCTION

The operation mode of the M5M5165P is determined by a

PIN CONFIGURATION (TOP VIEW)




combination of the device control inputs $\overline{S}_1, S_2, \overline{W}$ and \overline{OE} . Each mode is summarized in the function table. (see next page)

A write cycle is executed whenever the low level \overline{W} overlaps with the low level \overline{S}_1 and the high level S_2 . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of $\overline{W}, \overline{S}_1$ or S_2 , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The Output enable input \overline{OE} directly controls the output stage. Setting the \overline{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting \overline{W} at a high level and \overline{OE} at a low level while \overline{S}_1 and S_2 are in an active state ($\overline{S}_1=L, S_2=L$).

BLOCK DIAGRAM



M5M5165P-70, -10, -12, -15, -70L, -10L, -12L, -15L

65536-BIT (8192 WORD BY 8-BIT) CMOS STATIC RAM

 $S_2 = H$

When setting $\overline{S_1}$ at a high level or S_2 at a low level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by $\overline{S_1}$ and S_2 . The power supply current is reduced as low as the stand-by current which is specified as I_{CC3} or I_{CC4} , and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

$\overline{S_1}$	S_2	\overline{W}	\overline{OE}	Mode	DQ	I_{CC}
X	L	X	X	Non selection	high-impedance	Standby
H	X	X	X	Non selection	high-impedance	Standby
L	H	L	X	Write	D _{IN}	Active
L	H	H	L	Read	D _{OUT}	Active
L	H	H	H		high-impedance	Active

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
GND	Supply voltage		0		V
V_{IL}	low input voltage	-0.3		0.8	V
V_{IH}	high input voltage	2.2		$V_{CC} + 0.3$	V

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage	With respect to GND	-0.3 ~ 7	V
V_I	Input voltage		-0.3 ~ $V_{CC} + 0.3$	V
V_O	Output voltage		0 ~ V_{CC}	V
P_d	Power dissipation	$T_a = 25^\circ\text{C}$	700	mW
T_{opr}	Operating temperature		0 ~ 70	$^\circ\text{C}$
T_{stg}	Storage temperature		-65 ~ 150	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{IH}	High input voltage		2.2		$V_{CC} + 0.3$	V
V_{IL}	Low input voltage		-0.3		0.8	V
V_{OH}	High output voltage	$I_{OH} = -1\text{mA}$	2.4			V
V_{OL}	Low output voltage	$I_{OL} = 2\text{mA}$			0.4	V
I_I	Input current	$V_I = 0 \sim V_{CC}$			± 1	μA
I_{OZH}	High level output current in off-state	$\overline{S_1} = V_{IH}$ or $S_2 = V_{IL}$ or $\overline{OE} = V_{IH}$ $V_I = 0 \sim V_{CC}$			1	μA
I_{OZL}	Low level output current in off-state				-1	μA
I_{CC1}	Active supply current	$\overline{S_1} \leq 0.2$, $S_2 \geq V_{CC} - 0.2$ Output open Other inputs ≤ 0.2 or $\geq V_{CC} - 0.2$		30	45	mA
I_{CC2}	Active supply current	$\overline{S_1} = V_{IL}$ or $S_2 = V_{IH}$ Output open Other inputs = V_{IH}		35	50	mA
I_{CC3}	Stand-by supply current	① $S_2 \leq 0.2V$, Other inputs = $0 \sim V_{CC}$ ② $\overline{S_1} \geq V_{CC} - 0.2V$, $S_2 \geq V_{CC} - 0.2V$, Other inputs = $0 \sim V_{CC}$			2(P)	mA
I_{CC4}	Stand-by supply current	$S_2 = V_{IL}$, $\overline{S_1} = V_{IH}$, Other inputs = $0 \sim V_{CC}$			100(P-L)	μA
C_i	Output capacitance ($T_a = 25^\circ\text{C}$)	$V_I = \text{GND}$, $V_O = 25\text{mVrms}$, $f = 1\text{MHz}$			6	pF
C_o	Output capacitance ($T_a = 25^\circ\text{C}$)	$V_O = \text{GND}$, $V_I = 25\text{mVrms}$, $f = 1\text{MHz}$			8	pF

Note 1 Direction for current flowing into IC is indicated as positive (no mark)

2 Typical value is $V_{CC} = 5V$, $T_a = 25^\circ\text{C}$

M5M5165P-70, -10, -12, -15, -70L, -10L, -12L, -15L

65536-BIT (8192 WORD BY 8-BIT) CMOS STATIC RAM

SWITCHING CHARACTERISTICS (T_a=0~70°C, V_{CC}=5V±10%, unless otherwise noted)

Read cycle

Symbol	Parameter	M5M5165P-70 M5M5165P-70L			M5M5165P-10 M5M5165P-10L			M5M5165P-12 M5M5165P-12L			M5M5165P-15 M5M5165P-15L			Unit
		Limits			Limits			Limits			Limits			
		Min	Typ	Max										
t _{CR}	Read cycle time	70			100			120			150			ns
t _a (A)	Address access time			70			100			120			150	ns
t _a (S ₁)	Chip select 1 access time			70			100			120			150	ns
t _a (S ₂)	Chip select 2 access time			70			100			120			150	ns
t _a (OE)	Output enable access time			35			50			60			70	ns
t _{dis} (S ₁)	Output disable time after S ₁ high			30			35			40			50	ns
t _{dis} (S ₂)	Output disable time after S ₂ low			30			35			40			50	ns
t _{dis} (OE)	Output disable time after OE high			30			35			40			50	ns
t _{en} (S ₁)	Output enable time after S ₁ low	5			10			10			10			ns
t _{en} (S ₂)	Output enable time after S ₂ high	5			10			10			10			ns
t _{en} (OE)	Output enable time after OE low	5			10			10			10			ns
t _V (A)	Data valid time after address change	20			20			20			20			ns

TIMING REQUIREMENTS (T_a=0~70°C, V_{CC}=5V±10%, unless otherwise noted)

Write cycle


Symbol	Parameter	M5M5165P-70 M5M5165P-70L			M5M5165P-10 M5M5165P-10L			M5M5165P-12 M5M5165P-12L			M5M5165P-15 M5M5165P-15L			Unit
		Limits			Limits			Limits			Limits			
		Min	Typ	Max										
t _{OW}	Write cycle time	70			100			120			150			ns
t _W (W)	Write pulse width	40			60			70			90			ns
t _{su} (A)	Address set up time	0			0			0			0			ns
t _{su} (S)	Chip select set up time	65			80			85			100			ns
t _{su} (D)	Data set up time	30			35			40			50			ns
t _h (D)	Data hold time	5			5			5			5			ns
t _{rec} (W)	Write recovery time	5			5			10			10			ns
t _{dis} (W)	Output disable time after W low	0		30			35			40			50	ns
t _{dis} (OE)	Output disable time after OE high	0		30			35			40			50	ns
t _{en} (W)	Output enable time after W high	5			10			10			10			ns
t _{en} (OE)	Output enable time after OE low	5			10			10			10			ns

M5M5165P-70, -10, -12, -15, -70L, -10L, -12L, -15L

65536-BIT (8192 WORD BY 8-BIT) CMOS STATIC RAM


TIMING DIAGRAM

Read cycle



\overline{W} = "H" level


Write cycle (WE control)



M5M5165P-70, -10, -12, -15, -70L, -10L, -12L, -15L

65536-BIT (8192 WORD BY 8-BIT) CMOS STATIC RAM

Write cycle (S control)



Note 4: Test condition

Input pulse level: 0.6~2.4V

Input pulse rise, fall time: 10ns

Load: 1 TTL, $C_L = 100\text{pF}$ (P-15, P-12, P-10, P-15L, P-12L, P-10L)

$C_L = 30\text{pF}$ (P-70, P-70L)

Conditions of assessment: 1.5V

5: Hatching indicates the state is don't care.

6: Writing is executed while S₂ high overlaps S₁ and W low.

7: If W goes low simultaneously with or prior to S₁ low or S₂ high, the output remains in the high-impedance state.

8: Don't apply inverted phase signal externally when DQ pin is in output mode.

M5M5165P-70, -10, -12, -15, -70L, -10L, -12L, -15L

65536-BIT (8192 WORD BY 8-BIT) CMOS STATIC RAM

POWER DOWN CHARACTERISTICS

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)



Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power down supply voltage		2			V
$V_I(\overline{S}_1)$	Chip select input \overline{S}_1	$2.2\text{V} \leq V_{CC(PD)}$	2.2			V
		$2\text{V} \leq V_{CC(PD)} \leq 2.2\text{V}$		$V_{CC(PD)}$		V
$V_I(S_2)$	Chip select input S_2	$4.5\text{V} \leq V_{CC(PD)}$			0.8	V
		$V_{CC(PD)} < 4.5\text{V}$			0.2	V
$I_{CC(PD)}$	Power down supply current	$V_{CC} = 3\text{V}$, Other inputs = 3V			2(P)	mA
					50(P-L)	μA

Note 3: When \overline{S}_1 is operated at 2.2V ($V_{IH \text{ min}}$) and the supply voltage is between 4.5V and 2.4V, supply current is defined as I_{CC4} .

TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su(PD)}$	Power down setup time		0			ns
$t_{rec(PD)}$	Power down recovery time		t_{CR}			ns

POWER DOWN CHARACTERISTICS

 \overline{S}_1 control S_2 control

MOS MASK ROM

5



MITSUBISHI LSIs M5M2364-XXXP

65 536-BIT(8192-WORD BY 8-BIT)MASK-PROGRAMMABLE ROM

DESCRIPTION

The Mitsubishi M5M2364-XXXP is a 65536-bit mask-programmable high speed read-only memory.

The M5M2364-XXXP is fabricated by N-channel polysilicon gate technology and available in a 28-pin DIL package. It is interchangeable with the M5L2764K and Intel 2764 in read mode.

The XXX in type code is a three-digit decimal number assigned by Mitsubishi to identify the customer's specification to which the ROM has been programmed.


FEATURES

- 8192 words × 8-bit organization
- Access time 250 ns (MAX)
- Two line control \overline{OE} , \overline{CE}
- Low power supply
Current (I_{cc}) active 80 mA (MAX)
standby 20 mA (MAX)
- Single 5V power supply ($V_{CC} = 5V \pm 10\%$)
- 3-State output buffer
- Input and output
- Standard 28-pin DIL package
- Interchangeable with the M5L2764K and Intel 2764


APPLICATION

- Electronic computers and various software

PIN CONFIGURATION (TOP VIEW)



BLOCK DIAGRAM



65 536-BIT(8192-WORD BY 8-BIT)MASK-PROGRAMMABLE ROM

FUNCTION

Set the \overline{CE} and \overline{OE} terminals to the read mode (low level).

Low level inputs to \overline{CE} and \overline{OE} and address signals to the address inputs ($A_0 \sim A_{12}$) make the data contents of the designated address location available at the data output ($D_0 \sim D_7$).

When the \overline{CE} or \overline{OE} signal is high, data output are in a floating state.

When the \overline{CE} signal is high, the device is in the standby mode or power-down mode.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
T_{opr}	Operating ambient temperature		-10 ~ 80	°C
T_{stg}	Storage temperature		-65 ~ 150	°C
V_I	Input voltage	With respect to GND	-0.6 ~ 7	V

DC ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise specified)

Symbol	Parameter	Test Conditions	Limits			Unit
			Min.	Typ	Max	
I_{LI}	Input leakage current	$V_{IN} = 5.5V$	-10		10	μA
I_{LO}	Output leakage current	$V_{OUT} = 5.5V$	-10		10	μA
I_{CC1}	V_{CC} Supply voltage (Standby)	$\overline{OE} = V_{IH}$		10	20	mA
I_{CC2}	V_{CC} Supply voltage (Operating)	$\overline{OE} = \overline{OE} = V_{IL}$		40	80	mA
V_{IL}	Low level input voltage		-0.1		0.8	V
V_{IH}	High level input voltage		2.0		$V_{CC} + 1$	V
V_{OL}	Low level output voltage	$I_{OL} = 2.1\text{mA}$			0.45	V
V_{OH}	High level output voltage	$I_{OH} = -400\mu\text{A}$	2.4			V


Note 2. Typical value is that with standard supply voltage applied and $T_a = 25^\circ\text{C}$.

AC ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise specified)

Symbol	Parameter	Test Conditions	Limits			Unit
			Min	Typ	Max	
$t_a(\text{AD})$	Address access time	$\overline{CE} = \overline{OE} = V_{IL}$			250	ns
$t_a(\text{CE})$	\overline{CE} access time	$\overline{OE} = V_{IL}$			250	ns
$t_a(\text{OE})$	\overline{OE} access time	$\overline{CE} = V_{IL}$	10		100	ns
t_{DF}	\overline{OE} output floating delay time	$\overline{CE} = V_{IL}$	0		90	ns
t_{OH}	Data validity period after \overline{OE} , \overline{CE}	$\overline{CE} = \overline{OE} = V_{IL}$	0			ns

65 536-BIT(8192-WORD BY 8-BIT)MASK-PROGRAMMABLE ROM

READ-OUT TIMING DIAGRAM



Switching Characteristics Test Conditions


Input voltage: V_{IL} = 0.8V, V_{IH} = 2.2V
 Input signal rise-fall time: ≤ 20ns
 Reference voltage for timing measurements: Input 1V, 2V
 Output 0.8V, 2V
 Loading: 1TTL gate + CL (= 100pF)

INPUT/OUTPUT CAPACITANCE (T_a = 25°C, f = 1MHz, unless otherwise specified)


Symbol	Parameter	Test Conditions	Limits			Unit
			Min	Typ	Max	
C _{IN}	Input capacitance	V _{IN} =0V		4	6	pF
C _{OUT}	Output capacitance	V _{OUT} =0V		8	12	pF

TYPICAL CHARACTERISTICS

NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE




SUPPLY CURRENT VS AMBIENT TEMPERATURE




65 536-BIT(8192-WORD BY 8-BIT)MASK-PROGRAMMABLE ROM


NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE




OUTPUT VOLTAGE VS OUTPUT CURRENT



SUPPLY CURRENT VS SUPPLY VOLTAGE





M5M2365-XXXP

65536-BIT (8192-WORD BY 8-BIT) MASK-PROGRAMMABLE ROM

DESCRIPTION

The Mitsubishi M5M2365-XXXP is a 65536-bit mask programmable high speed read-only memory.


The M5M2365-XXXP is fabricated by N-channel polysilicon gate technology and available in a 24-pin DIL package. It is pin-compatible with the M5L2716K and M5L2732K in read mode.

The XXX in type code is a three-digit decimal number assigned by Mitsubishi to identify the customer's specification to which the ROM has been programmed.

FEATURES


- 8192 word x 8-bit organization
- Access time 250ns (max)
- Output control selection (CS/ \overline{CS})
- Low power supply current (I_{CC}) 60mA (max)
- Single 5V power supply
- 3-state outputs for wire-OR expansion
- Input and output TTL-compatible
- Standard 24 pin DIL package
- Pin compatible with 2716, 2732 EPROMs and MK36000 MASK ROM

PIN CONFIGURATION (TOP VIEW)



Outline 24P4

BLOCK DIAGRAM



65536-BIT (8192-WORD BY 8-BIT) MASK-PROGRAMMABLE ROM

ABSOLUTE MAXIMUM RATINGS*

Temperature under bias $-10^{\circ}\text{C} \sim +80^{\circ}\text{C}$
 Storage temperature $-65^{\circ}\text{C} \sim +150^{\circ}\text{C}$
 All input or output voltage** $-0.6\text{V} \sim +7\text{V}$

COMMENT

* Stresses above those listed may cause permanent damage to the device.
 This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied.
 Exposure to absolute maximum rating conditions for extended periods affects device reliability.
 ** With respect to Ground.


D.C. ELECTRICAL CHARACTERISTICS ($T_a=0\sim 70^{\circ}\text{C}$, $V_{CC}=5\text{V} \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Unit
			Min	Typ	Max	
I_{LI}	Input leakage current	$V_{IN}=5.5\text{V}$	-10		10	μA
I_{LO}	Output leakage current	$V_{out}=5.5\text{V}$	-10		10	μA
I_{CC}	V_{CC} current	$CS/\overline{CS} = H/L$			60	mA
V_{IL}	Input low voltage		-0.1		0.8	V
V_{IH}	Input high voltage		2.0		$V_{CC} + 1$	V
V_{OL}	Output low voltage	$I_{OL}=2.1\text{mA}$			0.45	V
V_{OH}	Output high voltage	$I_{OH}=-400\mu\text{A}$	2.4			V

A.C. ELECTRICAL CHARACTERISTICS ($T_a=0\sim 70^{\circ}\text{C}$, $V_{CC}=5\text{V} \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Unit
			Min	Typ	Max	
$t_{a(AD)}$	Address to output delay	$CS/\overline{CS} = H/L$			250	ns
$t_{a(CS/\overline{CS})}$	Chip select to output delay		10		100	ns
t_{DF}	Chip select to output float		10		90	ns
t_{OH}	Output hold from chip select		10			ns

A.C. WAVEFORMS



Test Conditions for A.C. Characteristics

Input voltage: $V_{IL}=0.8\text{V}$, $V_{IH}=2.2\text{V}$
 Input rise and fall times: $\leq 20\text{ns}$
 Reference voltage at timing measurement: Input 1V and 2V
 Outputs 0.8V and 2V
 Output load: 1 TTL gate, $C_L=100\text{pF}$


65536-BIT (8192-WORD BY 8-BIT) MASK-PROGRAMMABLE ROM

CAPACITANCE ($T_a=25^\circ\text{C}$, $f=1\text{MHz}$)


Symbol	Parameter	Conditions	Limits			Unit
			Min	Typ	Max	
C_{IN}	Input capacitance	$V_{IN}=0\text{V}$		4	6	pF
C_{OUT}	Output capacitance	$V_{OUT}=0\text{V}$		8	12	pF

TYPICAL CHARACTERISTICS


NORMALIZED ACCESS TIME VS. SUPPLY VOLTAGE




NORMALIZED ACCESS TIME VS. AMBIENT TEMPERATURE



SUPPLY CURRENT VS. SUPPLY VOLTAGE




SUPPLY CURRENT VS. AMBIENT TEMPERATURE



M5M23C64-XXXP

65536-BIT(8192-WORD BY 8-BIT)MASK-PROGRAMMABLE ROM



PRELIMINARY
 Notice: This is a preliminary specification. Some parameters are subject to change.

DESCRIPTION

The Mitsubishi M5M23C64-XXXP is a 65536-bit mask-programmable high speed read-only memory.

The M5M23C64-XXXP is fabricated by Silicon gate CMOS technology and available in a 28-pin DIL package. It is interchangeable with the M5L2764K in read mode.


The XXX in type code is a three-digit decimal number assigned by Mitsubishi to identify the customer's specification to which the ROM has been programmed.

FEATURES

A ₀ ~A ₁₂	Addresses
\overline{OE}	Chip enable
\overline{OE}	Output enable
D ₀ ~D ₇	Outputs
N.C.	No connection
$\overline{CS_1}/\overline{CS_1}, \overline{CS_2}/\overline{CS_2}$	Chip select

- 8192 word x 8-bit organization
- Access time 350 ns (max)
- Low power supply current (I_{cc})
 Active 40 mA (max)
 Standby 10 mA (max) (TTL Compatible)
 50 μA (max) ($\overline{CE} = V_{cc}-0.2V$)
- Single 5V power supply
- 3-state output buffer
- Input and output TTL-compatible
- Standard 28-pin DIL package
- Interchangeable with The M5L2764K in read mode

PIN CONFIGURATION (TOP VIEW)




FUNCTION

Set the \overline{CE} and \overline{OE} terminals to the read mode (low level), and the $\overline{CS_1}/\overline{CS_1}$ and $\overline{CS_2}/\overline{CS_2}$ terminals to the read mode (high level/low level).

Low level inputs to \overline{CE} and \overline{OE} , high level/low level inputs to $\overline{CS_1}/\overline{CS_1}$ and $\overline{CS_2}/\overline{CS_2}$, and address signals to the address inputs (A₀ ~ A₁₂) make the data contents of the designated address location available at the data input/output (D₀ ~ D₇).

When the \overline{OE} Signal is high, the data input/output are in a floating state.

BLOCK DIAGRAM



65536-BIT(8192-WORD BY 8-BIT)MASK-PROGRAMMABLE ROM

When the \overline{CE} signal is high, the data input/output are in a floating state and the device is in the standby mode or power-down mode.

The active logic level of CS_1/\overline{CS}_1 and CS_2/\overline{CS}_2 can be programmed at the time of fabricating the ROM mask.

Note 1 Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods affects device reliability.

2 With respect to Ground

ABSOLUTE MAXIMUM RATINGS (Note 1)

Temperature under bias $-10^{\circ}\text{C} \sim +80^{\circ}\text{C}$

Storage temperature $-65^{\circ}\text{C} \sim +150^{\circ}\text{C}$

All input or output voltage (Note 2) $-0.3\text{V} \sim +7\text{V}$

RECOMMENDED OPERATING CONDITIONS ($T_a=0 \sim 70^{\circ}\text{C}$)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage (Note 1)	4.5	5	5.5	V
GND	Supply voltage		0		V
V_{IH}	High level input voltage	2.4		$V_{CC}+0.1$	V
V_{IL}	Low level input voltage	-0.1		0.45	V

Note 1 Need $1\mu\text{F}$ ceramic capacitor between V_{CC} and GND.

D.C. CHARACTERISTICS ($T_a=0 \sim 70^{\circ}\text{C}$, $V_{CC}=5\text{V} \pm 10\%$, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I_{LI}	Input load current		-10		10	μA
I_{LO}	Output leakage current		-10		10	μA
I_{CC1}	V_{CC} current standby	$\overline{OE} = V_{IH}$			10	mA
		$\overline{OE} = V_{CC} - 0.2\text{V}$			50	μA
I_{CC2}	V_{CC} current active	$\overline{OE} = \overline{OE} = V_{IL}$ Output Open $CS_1/\overline{CS}_1 = CS_2/\overline{CS}_2 = V_{IH}/V_{IL}$			40	mA
V_{IL}	Input low voltage		-0.1		0.6	V
V_{IH}	Input high voltage		2.2		$V_{CC}+0.1$	V
V_{OL}	Output low voltage	$I_{OL} = 2.1\text{mA}$			0.45	V
V_{OH}	Output high voltage	$I_{OH} = -400\mu\text{A}$	2.4			V

A.C. CHARACTERISTICS ($T_a=0 \sim 70^{\circ}\text{C}$, $V_{CC}=5\text{V} \pm 10\%$, $V_{IH}=2.4\text{V}$, $V_{IL}=0.45\text{V}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{a(AD)}$	Address to output delay	$\overline{OE} = \overline{OE} = V_{IL}$ $CS_1/\overline{CS}_1 = CS_2/\overline{CS}_2 = V_{IH}/V_{IL}$			350	ns
$t_{a(\overline{OE})}$	\overline{CE} to output delay	$\overline{OE} = V_{IL}$ $CS_1/\overline{CS}_1 = CS_2/\overline{CS}_2 = V_{IH}/V_{IL}$			350	ns
$t_{a(\overline{OE})}$	Output enable to output delay	$\overline{OE} = V_{IL}$ $CS_1/\overline{CS}_1 = CS_2/\overline{CS}_2 = V_{IH}/V_{IL}$			200	ns
t_{DF}	Output enable high to output float	$\overline{OE} = V_{IL}$ $CS_1/\overline{CS}_1 = CS_2/\overline{CS}_2 = V_{IH}/V_{IL}$	0		200	ns
t_{OH}	Output hold from address	$CS_1/\overline{CS}_1 = CS_2/\overline{CS}_2 = V_{IH}/V_{IL}$ $\overline{OE} = \overline{OE} = V_{IL}$	0			ns

65536-BIT(8192-WORD BY 8-BIT)MASK-PROGRAMMABLE ROM

A.C. WAVEFORMS



Test Conditions for A.C. Characteristics

Input voltage: $V_{IL}=0.45V, V_{IH}=2.4V$

Input rise and fall times: $\leq 20ns$

Reference voltage at timing measurement: Inputs 0.8V and 2V

Output load: 1 TTL gate, $C_L=100pF$ Output 0.8V and 2V

CAPACITANCE ($T_a=25^\circ C, f=1MHz$)

Symbol	Parameter	Conditions	Limits			Unit
			Min	Typ	Max	
C_{IN}	Input capacitance	$V_{IN}=0V$			10	pF
C_{OUT}	Output capacitance	$V_{OUT}=0V$			15	pF

65536-BIT(8192-WORD BY 8-BIT)MASK-PROGRAMMABLE ROM

ABSOLUTE MAXIMUM RATINGS (Note 1)

Temperature under bias	-10°C ~ +80°C
Storage temperature	-65°C ~ +150°C
All input or output voltage (Note 2)	-0.3V ~ +7V

Note 1 Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods affects device reliability.

2 With respect to Ground

RECOMMENDED OPERATING CONDITIONS (Ta=0~70°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V _{CC}	Supply voltage (Note 1)	4.5	5	5.5	V
GND	Supply voltage		0		V
V _{IH}	High level input voltage	2.4		V _{CC} +0.1	V
V _{IL}	Low level input voltage	-0.1		0.45	V

Note 1 Need 1μF ceramic capacitor between V_{CC} and GND.

D.C. CHARACTERISTICS (Ta=0~70°C, V_{CC}=5V±10%, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I _{LI}	Input load current		-10		10	μA
I _{LO}	Output leakage current		-10		10	μA
I _{CC1}	V _{CC} current standby	CS/ \overline{CS} = V _{IL} /V _{IH}			10	mA
		CS/ \overline{CS} = 0.2V/V _{CC} -0.2V			50	μA
I _{CC2}	V _{CC} current active	CS/ \overline{CS} = V _{IH} /V _{IL} , Output open			40	mA
V _{IL}	Input low voltage		-0.1		0.6	V
V _{IH}	Input high voltage		2.2		V _{CC} +0.1	V
V _{OL}	Output low voltage	I _{OL} =2.1 mA			0.45	V
V _{OH}	Output high voltage	I _{OH} =-400 μA	2.4			V

A.C. CHARACTERISTICS (Ta=0~70°C, V_{CC}=5V±10%, V_{IH}=2.4V, V_{IL}=0.45V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _a (AD)	Address to output delay	CS/ \overline{CS} = V _{IH} /V _{IL}			350	ns
t _a (CD)	Chip select to output delay				350	ns
t _a (DF)	Chip select to output float				200	ns
t _{OH}	Output hold from address	CS/ \overline{CS} = V _{IH} /V _{IL}	0			ns

65536-BIT(8192-WORD BY 8-BIT)MASK-PROGRAMMABLE ROM


A.C. WAVEFORMS



Test Conditions for A.C. Characteristics
 Input voltage: $V_{IL}=0.45V$, $V_{IH}=2.4V$
 Input rise and fall times : $\leq 20ns$
 Reference voltage at timing measurement: Inputs 0.8V and 2V
 Output load: 1 TTL gate, $C_L=100pF$ Outputs 0.8V and 2V

CAPACITANCE ($T_a=25^\circ C$, $f=1MHz$)

Symbol	Parameter	Text conditions	Limits			Unit
			Min	Typ	Max	
C_{IN}	Input Capacitance	$V_{IN}=0V$			10	pF
C_{OUT}	Output Capacitance	$V_{OUT}=0V$			15	pF



M5M23128-XXXP

131072-BIT(16384-WORD BY 8-BIT)MASK-PROGRAMMABLE ROM

DESCRIPTION

The Mitsubishi M5M23128-XXXP is a 131072-bit mask-programmable high speed read-only memory.

The M5M23128-XXXP is fabricated by N-channel polysilicon gate technology and available in a 28-pin DIL package. It is interchangeable with the M5L27128K and Intel 27128 in read mode.

The XXX in type code is a three-digit decimal number assigned by Mitsubishi to identify the customer's specification to which the ROM has been programmed.

FEATURES


- 16384 word x 8-bit organization
- Access time 250ns (max)
- Two line control \overline{OE} , \overline{CE}
- Low power supply current (I_{CC}) Active . . . 80mA (max)
Standby . . . 30mA (max)
- Single 5V power supply
- 3-state output buffer
- Input and output TTL-compatible
- Standard 28-pin DIL package
- Interchangeable with the M5L27128K and Intel 27128

FUNCTION

Set the \overline{CE} and \overline{OE} terminals to the read mode (low level.)

Low level inputs to \overline{CE} and \overline{OE} and address signals to the address inputs ($A_0 \sim A_{13}$) make the data contents of the designated address location available at the data output ($D_0 \sim D_7$).


PIN CONFIGURATION (TOP VIEW)



When the \overline{CE} or \overline{OE} signal is high, data output are in a floating state.

When the \overline{CE} signal is high, the device is in the standby mode or power-down mode.

BLOCK DIAGRAM



131072-BIT(16384-WORD BY 8-BIT)MASK-PROGRAMMABLE ROM

ABSOLUTE MAXIMUM RATINGS*

Temperature under bias $-10^{\circ}\text{C} \sim +80^{\circ}\text{C}$
 Storage temperature $-65^{\circ}\text{C} \sim +150^{\circ}\text{C}$
 All input or output voltage** $-0.6\text{V} \sim +7\text{V}$

COMMENT

- * Stresses above those listed may cause permanent damage to the device.
 This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied.
 Exposure to absolute maximum rating conditions for extended periods affects device reliability.
- **With respect to Ground.


D.C. ELECTRICAL CHARACTERISTICS ($T_a=0\sim 70^{\circ}\text{C}$, $V_{CC}=5\text{V} \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Unit
			Min	Typ	Max	
I_{L1}	Input leakage current	$V_{IN}=5.5\text{V}$	-10		10	μA
I_{LO}	Output leakage current	$V_{OUT}=5.5\text{V}$	-10		10	μA
I_{CC1}	V_{CC} current standby	$\overline{\text{CE}}=V_{IH}$		15	30	mA
I_{CC2}	V_{CC} current active	$\overline{\text{CE}}=\overline{\text{OE}}=V_{IL}$		40	80	mA
V_{IL}	Input low voltage		-0.1		0.8	V
V_{IH}	Input high voltage		2.0		$V_{CC}+1$	V
V_{OL}	Output low voltage	$I_{OL}=2.1\text{mA}$			0.45	V
V_{OH}	Output high voltage	$I_{OH}=-400\mu\text{A}$	2.4			V

A.C. ELECTRICAL CHARACTERISTICS ($T_a=0\sim 70^{\circ}\text{C}$, $V_{CC}=5\text{V} \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Unit
			Min	Typ	Max	
$t_{a(AD)}$	Address to output delay	$\overline{\text{CE}}=\overline{\text{OE}}=V_{IL}$			250	ns
$t_{a(\overline{\text{CE}})}$	$\overline{\text{CE}}$ to output delay	$\overline{\text{OE}}=V_{IL}$			250	ns
$t_{a(\overline{\text{OE}})}$	Output enable to output delay	$\overline{\text{CE}}=V_{IL}$	10		100	ns
t_{DF}	Output enable high to output float	$\overline{\text{CE}}=V_{IL}$	0		90	ns
t_{OH}	Output hold from $\overline{\text{CE}}$ or $\overline{\text{OE}}$	$\overline{\text{CE}}=\overline{\text{OE}}=V_{IL}$	0			ns

A.C. WAVEFORMS



Test Conditions for A.C. Characteristics

Input voltage: $V_{IL} = 0.45\text{V}$, $V_{IH} = 2.4\text{V}$
 Input rise and fall times: $\leq 20\text{ns}$
 Reference voltage at timing measurement: Inputs 1V and 2V
 Outputs 0.8V and 2V
 Output load: 1 TTL gate, $C_L = 100\text{pF}$


131072-BIT(16384-WORD BY 8-BIT)MASK-PROGRAMMABLE ROM

CAPACITANCE ($T_a=25^\circ\text{C}$, $f=1\text{MHz}$)


Symbol	Parameter	Conditions	Limits			Unit
			Min	Typ	Max	
C_{IN}	Input capacitance	$V_{IN}=0\text{V}$		4	6	pF
C_{OUT}	Output capacitance	$V_{OUT}=0\text{V}$		8	12	pF

TYPICAL PERFORMANCE DATA


NORMALIZED ACCESS TIME VS. SUPPLY VOLTAGE




NORMALIZED ACCESS TIME VS. AMBIENT TEMPERATURE




SUPPLY CURRENT VS. SUPPLY VOLTAGE



SUPPLY CURRENT VS. AMBIENT TEMPERATURE





262144-BIT(32768-WORD BY 8-BIT)MASK-PROGRAMMABLE ROM

MITSUBISHI LSIs

M5M23256-XXXP

DESCRIPTION

The Mitsubishi M5M23256-XXXP is a 262144-bit mask-programmable high speed read-only memory.

The M5M23256-XXXP is fabricated by N-channel polysilicon gate technology and available in a 28-pin DIL package. It is compatible with the M5L27256K and Intel 27256 in read mode.

The XXX in type code is a three-digit decimal number assigned by Mitsubishi to identify the customer's specification to which the ROM has been programmed.

FEATURES


- 32768 word x 8-bit organization
- Access time 250ns (max)
- Two line control \overline{OE} , \overline{CE}
- Low power supply current (I_{CC}) Active . . 80mA (max)
Standby . 30mA (max)
- Single 5V power supply
- 3-state output buffer
- Input and output TTL-compatible
- Standard 28-pin DIL package
- Compatible with Intel 27256

FUNCTION

Set the \overline{CE} and \overline{OE} terminals to the read mode (low level.)

Low level inputs to \overline{CE} and \overline{OE} and address signals to the address inputs ($A_0 \sim A_{14}$) make the data contents of the designated address location available at the data output ($D_0 \sim D_7$).

PIN CONFIGURATION (TOP VIEW)




Outline 28P4
NC: NO CONNECTION

When the \overline{CE} or \overline{OE} signal is high, data output are in a floating state.

When the \overline{CE} signal is high, the device is in the standby mode or power-down mode.

BLOCK DIAGRAM



262144-BIT(32768-WORD BY 8-BIT)MASK-PROGRAMMABLE ROM

ABSOLUTE MAXIMUM RATINGS*

Temperature under bias $-10^{\circ}\text{C} \sim +80^{\circ}\text{C}$
 Storage temperature $-65^{\circ}\text{C} \sim +150^{\circ}\text{C}$
 All input or output voltage** $-0.6\text{V} \sim +7\text{V}$

COMMENT

- * Stresses above those listed may cause permanent damage to the device.
 This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied.
 Exposure to absolute maximum rating conditions for extended periods affects device reliability.
- ** With respect to Ground.


D.C. ELECTRICAL CHARACTERISTICS ($T_a=0\sim 70^{\circ}\text{C}$, $V_{CC}=5\text{V} \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Unit
			Min	Typ	Max	
I_{L1}	Input leakage current	$V_{IN}=5.5\text{V}$	-10		10	μA
I_{L0}	Output leakage current	$V_{OUT}=5.5\text{V}$	-10		10	μA
I_{CC1}	V_{CC} current standby	$\overline{\text{CE}}=\overline{\text{OE}}=V_{IH}$		15	30	mA
I_{CC2}	V_{CC} current active	$\overline{\text{CE}}=\overline{\text{OE}}=V_{IL}$		40	80	mA
V_{IL}	Input low voltage		-0.1		0.8	V
V_{IH}	Input high voltage		2.0		$V_{CC}+1$	V
V_{OL}	Output low voltage	$I_{OL}=2.1\text{mA}$			0.45	V
V_{OH}	Output high voltage	$I_{OH}=-400\mu\text{A}$	2.4			V

A.C. ELECTRICAL CHARACTERISTICS ($T_a=0\sim 70^{\circ}\text{C}$, $V_{CC}=5\text{V} \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Unit
			Min	Typ	Max	
$t_a(\text{AD})$	Address to output delay	$\overline{\text{CE}}=\overline{\text{OE}}=V_{IL}$			250	ns
$t_a(\overline{\text{CE}})$	$\overline{\text{CE}}$ to output delay	$\overline{\text{OE}}=V_{IL}$			250	ns
$t_a(\overline{\text{OE}})$	Output enable to output delay	$\overline{\text{CE}}=V_{IL}$	10		100	ns
t_{DF}	Output enable high to output float	$\overline{\text{CE}}=V_{IL}$	0		90	ns
t_{OH}	Output hold from $\overline{\text{CE}}$ or $\overline{\text{OE}}$	$\overline{\text{CE}}=\overline{\text{OE}}=V_{IL}$	0			ns

A.C. WAVEFORMS



Test Conditions for A.C. Characteristics

Input voltage: $V_{IL} = 0.45\text{V}$, $V_{IH} = 2.4\text{V}$
 Input rise and fall times: $\leq 20\text{ns}$
 Reference voltage at timing measurement: Inputs 1V and 2V
 Outputs 0.8V and 2V
 Output load: 1 TTL gate, $C_L = 100\text{pF}$


262144-BIT(32768-WORD BY 8-BIT)MASK-PROGRAMMABLE ROM

CAPACITANCE ($T_a = 25^\circ\text{C}$, $f = 1\text{MHz}$)

Symbol	Parameter	Conditions	Limits			Unit
			Min	Typ	Max	
C_{IN}	Input capacitance	$V_{IN}=0V$		4	6	pF
C_{OUT}	Output capacitance	$V_{OUT}=0V$		8	12	pF


TYPICAL PERFORMANCE DATA

NORMALIZED ACCESS TIME VS. SUPPLY VOLTAGE




SUPPLY VOLTAGE V_{CC} (V)

NORMALIZED ACCESS TIME VS. AMBIENT TEMPERATURE




AMBIENT TEMPERATURE T_a (°C)

SUPPLY CURRENT VS. SUPPLY VOLTAGE



SUPPLY VOLTAGE V_{CC} (V)

SUPPLY CURRENT VS. AMBIENT TEMPERATURE



AMBIENT TEMPERATURE T_a (°C)



PRELIMINARY
 Notice: This is a preliminary final specification
 Some parametric values are subject to change.

MITSUBISHI LSIs M5M231000-XXXXP

1048576-BIT (131072-WORD BY 8-BIT) MASK-PROGRAMMABLE ROM

DESCRIPTION

The Mitsubishi M5M231000-XXXXP is 1048576-bit mask-programmable high speed read-only memory.

The M5M231000-XXXXP is fabricated by N-channel polysilicon gate technology and available in a 28-pin DIL package.

The XXX in type code is a three-digit decimal number assigned by Mitsubishi to identify the customer's specification to which the ROM has been programmed.

FEATURES

- 131072 word x 8-bit organization
- Access time -25 250ns (max)
 -30 300ns (max)
- ONE line control \overline{CE}
- Low power supply current (I_{CC}) Active . . .80mA (max)
 Standby .30mA (max)
- Single 5V power supply
- 3-state output buffer
- Input and output TTL-compatible
- Standard 28-pin DIL package


FUNCTION

Set the \overline{CE} terminals to the read mode (low level.)

Low level input to \overline{CE} and address signals to the address inputs ($A_0 \sim A_{16}$) make the data contents of the designated address location available at the data output ($D_0 \sim D_7$).


When the \overline{CE} signal is high, data output are in a floating

PIN CONFIGURATION (TOP VIEW)



state and the device is in the standby mode or power-down mode.

BLOCK DIAGRAM



1048576-BIT (131072-WORD BY 8-BIT) MASK-PROGRAMMABLE ROM

ABSOLUTE MAXIMUM RATINGS*

Temperature under bias $-10^{\circ}\text{C} \sim +80^{\circ}\text{C}$
 Storage temperature $-65^{\circ}\text{C} \sim +150^{\circ}\text{C}$
 All input or output voltage** $-0.6\text{V} \sim +7\text{V}$

COMMENT

* Stresses above those listed may cause permanent damage to the device.
 This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied.
 Exposure to absolute maximum rating conditions for extended periods affects device reliability.
 ** With respect to Ground.


D.C. ELECTRICAL CHARACTERISTICS ($T_a=0 \sim 70^{\circ}\text{C}$, $V_{CC}=5\text{V} \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Unit
			Min	Typ	Max	
I_{LI}	Input leakage current	$V_{IN}=5.5\text{V}$	-10		10	μA
I_{LO}	Output leakage current	$V_{OUT}=5.5\text{V}$	-10		10	μA
I_{CC1}	V_{CC} current standby	$\overline{CE}=V_{IH}$		15	30	mA
I_{CC2}	V_{CC} current active	$\overline{CE}=V_{IL}$		40	80	mA
V_{IL}	Input low voltage		-0.1		0.8	V
V_{IH}	Input high voltage		2.0		$V_{CC}+1$	V
V_{OL}	Output low voltage	$I_{OL}=2.1\text{mA}$			0.45	V
V_{OH}	Output high voltage	$I_{OH}=-400\mu\text{A}$	2.4			V

A.C. ELECTRICAL CHARACTERISTICS ($T_a=0 \sim 70^{\circ}\text{C}$, $V_{CC}=5\text{V} \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Conditions	Limits-25		Limits-30		Unit
			Min	Max	Min	Max	
$t_a(\text{AD})$	Address to output delay	$\overline{CE}=V_{IL}$		250		300	ns
$t_a(\overline{CE})$	\overline{CE} to output delay			250		300	ns
t_{DF}	Output enable high to output float	$\overline{CE}=V_{IL}$	0	80	0	100	ns
t_{OH}	Output hold from \overline{CE}	$\overline{CE}=V_{IL}$	0		0		ns

A.C. WAVEFORMS




Test Conditions for A.C. Characteristics

Input voltage: $V_{IL}=0.45\text{V}$, $V_{IH}=2.4\text{V}$
 Input rise and fall times: $\leq 20\text{ns}$
 Reference voltage at timing measurement: Inputs 1V and 2V
 Outputs 0.8V and 2V
 Output load: 1 TTL gate, $C_L=100\text{pF}$

CAPACITANCE ($T_a=25^{\circ}\text{C}$, $f=1\text{MHz}$)

Symbol	Parameter	Conditions	Limits		Unit
			Min	Max	
C_{IN}	Input capacitance	$V_{IN}=0\text{V}$		10	pF
C_{OUT}	Output capacitance	$V_{OUT}=0\text{V}$		15	pF

MOS EPROM



M5L2764K, -2

**65536-BIT (8192-WORD BY 8-BIT)
ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**


DESCRIPTION

The Mitsubishi M5L2764K is a high-speed 65536-bit ultraviolet erasable and electrically reprogrammable read only memory. It is suitable for microprocessor programming applications where rapid turn-around is required. The M5L2764K is fabricated by N-channel double polysilicon gate technology and is available in a 28-pin DIL package with a transparent lid.

FEATURES

- 8192 Word x 8-bit Organization
- Access Time
 M5L2764K-2 200 ns (Max)
 M5L2764K 250 ns (Max)
- Two Line Control \overline{OE} , \overline{CE}
- Low Power Current (I_{CC}) Active 150 mA (Max)
 Standby . . . 35 mA (Max)
- Single 5V Power Supply
- 3-State Output Buffer
- Input and Output TTL-Compatible in Read and Program Mode
- Standard 28-pin DIL Package
- Single Location Programming with One 50 ms Pulse
- Fast programming algorithm
- Interchangeable with INTEL 2764


PIN CONFIGURATION (TOP VIEW)



Outline 28K1

NO : NO CONNECTION

BLOCK DIAGRAM



**65536-BIT (8192-WORD BY 8-BIT)
ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

FUNCTION

Read

Set the \overline{CE} and \overline{OE} terminals to the read mode (low level). Low level input to \overline{CE} and \overline{OE} and address signals to the address inputs ($A_0 \sim A_{12}$) make the data contents of the designated address location available at the data input/output ($D_0 \sim D_7$). When the \overline{CE} or \overline{OE} signal is high, data input/output are in a floating state.

When the \overline{CE} signal is high, the device is in the standby mode or power-down mode.

In the read mode V_{PP} must be at V_{CC} level.

**Programming
(Fast programming algorithm)**

First set $V_{CC}=6V$, $V_{PP}=21V$ and then set an address to first address to be programmed. After applying 1 ms program pulse (PGM) to the address, verify is performed. If the output data of that address is not verified correctly, apply one more 1 ms program pulse. The programmer continues 1 ms pulse-then-verify routines until the device verify correctly or fifteen of these pulse-then-verify routines have been completed. The programmer also maintains its total number of 1 ms pulses applied to that address in register X. And then applied a program pulse 4 times of register X value long as an overprogram pulse. When the programming procedure above is finished, step to the next address and repeat this procedure till last address to be programmed. (See P.6-9)

(Conventional programming algorithm)

The device enters the programming mode when 21V is supplied to the V_{PP} power supply input and \overline{CE} is at low level. A location is designated by address signals ($A_0 \sim A_{12}$), and the data to be programmed must be applied at 8-bits in parallel to the data inputs ($D_0 \sim D_7$). A program pulse to the \overline{PGM} at this state will effect programming. Only one programming pulse is required, but its width must satisfy the condition $45 \text{ ms} \leq t_{PW} \leq 55 \text{ ms}$.

Erase

Erase is effected by exposure to ultraviolet light with a wavelength of 2537Å at an intensity of approximately 15WS/cm². Sunlight and fluorescent light may contain ultraviolet light sufficient to erase the programmed information. For any operation in the read mode, the transparent lid should be covered with opaque tape.

MODE SELECTION

Mode \ Pins	\overline{CE} (20)	\overline{OE} (22)	\overline{PGM} (27)	V_{PP} (1)	V_{CC} (28)	Outputs (11~13, 15~19)
Read	V_{IL}	V_{IL}	V_{IH}	V_{CC}	V_{CC}	Data out
Standby	V_{IH}	X*	X*	V_{CC}	V_{CC}	Floating
Program	V_{IL}	X*	V_{IL}	V_{PP}	V_{CC}	Data in
Program verify	V_{IL}	V_{IL}	V_{IH}	V_{PP}	V_{CC}	Data out
Program inhibit	V_{IH}	X*	X*	V_{PP}	V_{CC}	Floating

*: X can be either V_{IL} or V_{IH} .

ABSOLUTE MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Limits	Unit
T_{opr}	Temperature under bias	-10 ~ 80	°C
T_{stg}	Storage temperature	-65 ~ 125	°C
V_{I1}	All input or output voltage (Note 2)	-0.6 ~ 7	V
V_{I2}	V_{PP} supply voltage during programming (Note 2)	-0.6 ~ 26.5	V

Note 1: Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods affects device reliability.

2: With respect to Ground.

**65536-BIT (8192-WORD BY 8-BIT)
 ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

READ OPERATION

$T_a = 0^\circ$ to 70°C , $V_{CC} = 5V \pm 5\%$, $V_{PP} = V_{CC}$


D. C. CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I_{LI}	Input load current	$V_{IN} = 5.25V$			10	μA
I_{LO}	Output leakage current	$V_{OUT} = 5.25V$			10	μA
I_{PP1}	V_{PP} current read	$V_{PP} = 5.25V$			15	mA
I_{CC1}	V_{CC} current standby	$\overline{CE} = V_{IH}$			35	mA
I_{CC2}	V_{CC} current active	$\overline{CE} = \overline{OE} = V_{IL}$			150	mA
V_{IL}	Low-level input voltage		-0.1		0.8	V
V_{IH}	High-level input voltage		2.0		$V_{CC} + 1$	V
V_{OL}	Low-level output voltage	$I_{OL} = 2.1\text{mA}$			0.45	V
V_{OH}	High-level output voltage	$I_{OH} = -400\mu\text{A}$	2.4			V

A. C. CHARACTERISTICS

Symbol	Parameter	Test conditions	M5L2764K-2		M5L2764K		Unit
			Min	Max	Min	Max	
t_a (AD)	Address to output delay	$\overline{CE} = \overline{OE} = V_{IL}$		200		250	ns
t_a (OE)	\overline{CE} to output delay	$\overline{OE} = V_{IL}$		200		250	ns
t_a (OE)	Output enable to output delay	$\overline{CE} = V_{IL}$	10	70	10	100	ns
t_{DF}	Output enable high to output float	$\overline{CE} = V_{IL}$	0	60	0	90	ns
t_{OH}	Output hold from \overline{CE} or \overline{OE}	$\overline{CE} = \overline{OE} = V_{IL}$	0		0		ns

AC WAVEFORMS



Test Conditions for A.C. Characteristics
 Input Voltage: $V_{IL} = 0.8V$, $V_{IH} = 2.2V$
 Input Rise and Fall Times: $\leq 20\text{ns}$
 Reference Voltage at Timing Measurement: Inputs 1V and 2V
 Outputs 0.8V and 2V
 Output Load: 1 TTL gate, $C_L = 100\text{pF}$

CAPACITANCE ($T_a = 25^\circ\text{C}$, $f = 1\text{MHz}$)

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
C_{IN}	Input capacitance	$V_{IN} = 0V$		4	6	pF
C_{OUT}	Output capacitance	$V_{OUT} = 0V$		8	12	pF

**65536-BIT (8192-WORD BY 8-BIT)
 ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

PROGRAM OPERATION

CONVENTIONAL PROGRAMMING ALGORITHM ($T_a = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 21 \pm 0.5V$ unless otherwise noted)


D. C. CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I_{LI}	Input current	$V_{IN} = V_{IL}$ or V_{IH}			10	μA
V_{OL}	Low-level output voltage (verify)	$I_{OL} = 2.1\text{mA}$			0.45	V
V_{OH}	High-level output voltage (verify)	$I_{OH} = -400\mu\text{A}$	2.4			V
I_{CC2}	V_{CC} supply current (active)				100	mA
V_{IL}	Low-level input voltage		-0.1		0.8	V
V_{IH}	High-level input voltage		2.0		$V_{CC} + 1$	V
I_{PP}	V_{PP} supply current	$\overline{CE} = V_{IL} = \overline{PGM}$			30	mA

A. C. CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t_{AS}	Address setup time		2			μs
t_{OES}	\overline{OE} setup time		20			μs
t_{DS}	Data setup time		2			μs
t_{AH}	Address hold time		0			μs
t_{DH}	Data hold time		2			μs
t_{DF}	Chip enable to output delay		0		130	ns
t_{VS}	V_{PP} setup time		2			μs
t_{PW}	\overline{PGM} pulse width (programming)		45	50	55	ms
t_{CES}	\overline{CE} setup time		2			μs
t_{OE}	Data valid from \overline{OE}				150	ns

AC WAVEFORMS



Test Conditions for AC Characteristics
 Input Voltage: $V_{IL} = 0.8V$, $V_{IH} = 2.2V$
 Input Rise and Fall Times: $\leq 20\text{ns}$
 Reference Voltage at Timing Measurement: Inputs 1V and 2V
 Outputs 0.8V and 2V

**65536-BIT (8192-WORD BY 8-BIT)
ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

FAST PROGRAMMING ALGORITHM

DC CHARACTERISTICS ($T_a = 25 \pm 5^\circ\text{C}$, $V_{CC} = 6V \pm 0.25V$, $V_{PP} = 21V \pm 0.5V$, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I_{LI}	Input current	$V_{IN} = V_{IL}$ or V_{IH}			10	μA
V_{OL}	Output low voltage	$I_{OL} = 2.1\text{mA}$			0.45	V
V_{OH}	Output high voltage	$I_{OH} = -400\mu\text{A}$	2.4			V
V_{IL}	Input low voltage		-0.1		0.8	V
V_{IH}	Input high voltage		2.0		V_{CC}	V
I_{CC2}	V_{CC} supply current				100	mA
I_{PP2}	V_{PP} supply current	$\overline{CE} = V_{IL} = \overline{PGM}$			30	mA

AC CHARACTERISTICS ($T_a = 25 \pm 5^\circ\text{C}$, $V_{CC} = 6V \pm 0.25V$, $V_{PP} = 21V \pm 0.5V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t_{AS}	Address setup time		2			μs
t_{OES}	\overline{OE} set up time		20			μs
t_{DS}	Data setup time		2			μs
t_{AH}	Address hold time		0			μs
t_{DH}	Data hold time		2			μs
t_{DF}	Chip enable to output float delay		0		130	ns
t_{VCS}	V_{CC} setup time		2			μs
t_{VPS}	V_{PP} setup time		2			μs
t_{FPW}	\overline{PGM} initial program pulse width		0.95	1	1.05	ms
t_{OPW}	\overline{PGM} over program pulse width		3.8		63	ms
t_{CES}	\overline{CE} setup time		2			μs
t_{OE}	Data valid from \overline{OE}				150	ns

**65536-BIT (8192-WORD BY 8-BIT)
 ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**


AC WAVEFORMS




Test conditions for A.C. characteristics
 Input voltage: $V_{IL}=0.8V$, $V_{IH}=2.2V$
 Input rise and fall times: $\leq 20ns$
 Reference voltage at timing measurement: Input 1V and 2V Output 0.8V, and 2V

**65536-BIT (8192-WORD BY 8-BIT)
 ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

**FAST PROGRAMMING ALGORITHM
 FLOW CHART**



Note 3: $4.75 \leq V_{CC} = V_{PP} \leq 5.25V$



MITSUBISHI LSIs M5L27128K, -2

**131 072-BIT (16384-WORD BY 8-BIT)
ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

DESCRIPTION

The Mitsubishi M5L27128K is a high-speed 131072-bit ultraviolet erasable and electrically reprogrammable read only memory. It is suitable for microprocessor programming applications where rapid turn-around is required. The M5L27128K is fabricated by N-channel double polysilicon gate technology and is available in a 28-pin DIL package with a transparent lid.


FEATURES

- 16384 word × 8 bit organization
- Access time M5L27128K-2200ns (max.)
M5L27128K250ns (max.)
- Two line control \overline{OE} , \overline{CE}
- Low power current (I_{CC}): Active 100mA (max.)
Standby 45mA (max.)
- Single 5V power supply
- 3-State output buffer
- Input and output TTL-compatible in read and program mode
- Standard 28-pin DIL package
- Fast programming algorithm
- Interchangeable with INTEL 27128


APPLICATION

- Microcomputer systems and peripheral equipment

PIN CONFIGURATION (TOP VIEW)



BLOCK DIAGRAM



**131 072-BIT(16384-WORD BY 8-BIT)
 ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

FUNCTION

Read

Set the \overline{CE} and \overline{OE} terminals to the read mode (low level). Low level input to \overline{CE} and \overline{OE} and address signals to the address inputs ($A_0 \sim A_{13}$) make the data contents of the designated address location available at the data input/output ($D_0 \sim D_7$). When the \overline{CE} or \overline{OE} signal is high, data input/output are in a floating state.

When the \overline{CE} signal is high, the device is in the standby mode or power-down mode.

Programming

(Fast programming algorithm)

First set $V_{CC} = 6V$, $V_{PP} = 21V$ and then set an address to first address to be programmed. After applying 1 ms program pulse (\overline{PGM}) to the address, verify is performed. If the output data of that address is not verified correctly, apply one more 1 ms program pulse. The programmer continues 1 ms pulse-then-verify routines until the device verify correctly or fifteen of these pulse-then-verify routines have been completed. The programmer also maintains its total number of 1 ms pulses applied to that address in register X. And then applied a program pulse 4 times of register X value long as an overprogram pulse. When the programming procedure above is finished, step to the next address and repeat this procedure till last address to be programmed. (See P.6-15)

(Conventional programming algorithm)

The device enters the programming mode when 21V is supplied to the V_{PP} power supply input and \overline{CE} is at low level. A location is designated by address signals ($A_0 \sim A_{13}$), and the data to be programmed must be applied at 8-bits in parallel to the data inputs ($D_0 \sim D_7$). A program pulse to the \overline{PGM} at this state will effect programming. Only one programming pulse is required, but its width must satisfy the condition $45 \text{ ms} \leq t_{PW} \leq 55 \text{ ms}$.

Erase

Erase is effected by exposure to ultraviolet light with a wavelength of 2537Å at an intensity of approximately 15WS/cm². Sunlight and fluorescent light may contain ultraviolet light sufficient to erase the programmed information. For any operation in the read mode, the transparent lid should be covered with opaque tape.

MODE SELECTION

Mode \ Pins	\overline{CE} (20)	\overline{OE} (22)	\overline{PGM} (27)	V_{PP} (1)	V_{CC} (28)	Outputs (11 ~ 13, 15 ~ 19)
Read	V_{IL}	V_{IL}	V_{IH}	V_{CC}	V_{CC}	Data out
Standby	V_{IH}	X*	X*	V_{CC}	V_{CC}	Floating
Program	V_{IL}	V_{IH}	V_{IL}	V_{PP}	V_{CC}	Data in
Program verify	V_{IL}	V_{IL}	V_{IH}	V_{PP}	V_{CC}	Data out
Program inhibit	V_{IH}	X*	X*	V_{PP}	V_{CC}	Floating

* : X can be either V_{IL} or V_{IH} .

ABSOLUTE MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Limits	Unit
T_{opr}	Temperature under bias	- 10 ~ 80	°C
T_{stg}	Storage temperature	- 65 ~ 125	°C
V_{I1}	All input or output voltage (Note 2)	- 0.6 ~ 7	V
V_{I2}	V_{PP} supply voltage during programming (Note 2)	- 0.6 ~ 26.5	V

Note 1: Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods affects device reliability.

2: With respect to Ground.

**131 072-BIT (16384-WORD BY 8-BIT)
 ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

READ OPERATION

DC ELECTRICAL CHARACTERISTICS ($T_a=0\sim 70^\circ\text{C}$, $V_{CC}=5\text{V}\pm 5\%$, $V_{PP}=V_{CC}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I_{LI}	Input load current	$V_{IN}=5.25\text{V}$			10	μA
I_{LO}	Output leakage current	$V_{OUT}=5.25\text{V}$			10	μA
I_{PP1}	V_{PP} current read	$V_{PP}=5.25\text{V}$			5	mA
I_{CC1}	V_{CC} current standby	$\overline{CE}=V_{IH}$			45	mA
I_{CC2}	V_{CC} current Active	$\overline{CE}=\overline{OE}-V_{IL}$			100	mA
V_{IL}	Input low voltage		0.1		0.8	V
V_{IH}	Input high voltage		2.0		$V_{CC}+1$	V
V_{OL}	Output low voltage	$I_{OL}=2.1\text{mA}$			0.45	V
V_{OH}	Output high voltage	$I_{OH}=-400\mu\text{A}$	2.4			V


Note 3: Typical values are at $T_a=25^\circ\text{C}$ and nominal supply voltages.

AC ELECTRICAL CHARACTERISTICS ($T_a=0\sim 70^\circ\text{C}$, $V_{CC}=5\text{V}\pm 5\%$, $V_{PP}=V_{CC}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits				Unit
			M5L27128K-2		M5L27128K		
			Min	Max	Min	Max	
$t_a(\text{AD})$	Address to output delay	$\overline{CE}=\overline{OE}=V_{IL}$		200		250	ns
$t_a(\overline{CE})$	\overline{CE} to output delay	$\overline{OE}=V_{IL}$		200		250	ns
$t_a(\overline{OE})$	Output enable to output delay	$\overline{CE}=V_{IL}$		75		100	ns
t_{DF}	Output enable high to output float	$\overline{CE}=V_{IL}$	0	60	0	85	ns
t_{OH}	Output hold from \overline{CE} or \overline{OE}	$\overline{CE}=\overline{OE}=V_{IL}$	0		0		ns


Note 4: V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .

AC WAVEFORMS



Test conditions for A.C. characteristics
 Input voltage: $V_{IL}=0.45\text{V}$, $V_{IH}=2.4\text{V}$
 Input rise and fall times: $\leq 20\text{ns}$
 Reference voltage at timing measurement: Inputs 1V and 2V Output 0.8V, and 2V

Output load: 1TTL gate + $C_L(100\text{pF})$



CAPACITANCE

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C_{IN}	Input capacitance (Address, \overline{CE} , \overline{OE} , PGM)	$T_a=25^\circ\text{C}$, $f=1\text{MHz}$, $V_I=V_O=0\text{V}$		4	6	pF
C_{OUT}	Output capacitance			8	12	pF

**131 072-BIT (16384-WORD BY 8-BIT)
ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

PROGRAM OPERATION

**FAST PROGRAMMING ALGORITHM
DC ELECTRICAL CHARACTERISTICS**

(T_a = 25 ± 5°C, V_{CC} = 6V ± 0.25V, V_{PP} = 21V ± 0.5V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I _{LI}	Input current	V _{IN} = V _{IL} or V _{IH}			10	μA
V _{OL}	Output low voltage	I _{OL} = 2.1mA			0.45	V
V _{OH}	Output high voltage	I _{OH} = -400μA	2.4			V
V _{IL}	Input low voltage		-0.1		0.8	V
V _{IH}	Input high voltage		2.0		V _{CC}	V
I _{CC2}	V _{CC} supply current				100	mA
I _{PP2}	V _{PP} supply current	$\overline{CE} = V_{IL} = PGM$			30	mA

AC ELECTRICAL CHARACTERISTICS


(T_a = 25 ± 5°C, V_{CC} = 6V ± 0.25V, V_{PP} = 21V ± 0.5V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{AS}	Address setup time		2			μs
t _{OES}	\overline{OE} set up time		2			μs
t _{DS}	Data setup time		2			μs
t _{AH}	Address hold time		0			μs
t _{DH}	Data hold time		2			μs
t _{DFP}	Output enable to output float delay		0		130	ns
t _{VCS}	V _{CC} setup time		2			μs
t _{VPS}	V _{PP} setup time		2			μs
t _{FPW}	PGM initial program pulse width		0.95	1	1.05	ms
t _{OPW}	PGM over program pulse width		3.8		63	ms
t _{CES}	\overline{CE} setup time		2			μs
t _{OE}	Data valid from \overline{OE}				150	ns

Note 5: V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

**131 072-BIT (16384-WORD BY 8-BIT)
 ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**


AC WAVEFORMS



Test conditions for A.C. characteristics
 Input voltage: $V_{IL} = 0.45V$, $V_{IH} = 2.4V$
 Input rise and fall times: $\leq 20ns$
 Reference voltage at timing measurement: Input 0.8V
 and 2V Output 0.8V, and 2V

**131 072-BIT (16384-WORD BY 8-BIT)
 ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

**FAST PROGRAMMING ALGORITHM
 FLOW CHART**



Note 6: $4.75 \leq V_{CC} = V_{PP} \leq 5.25V$

131 072-BIT(16384-WORD BY 8-BIT)
ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

CONVENTIONAL PROGRAMMING ALGORITHM

DC ELECTRICAL CHARACTERISTICS ($T_a = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 21V \pm 0.5V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I_{LI}	Input current	$V_{IN} = V_{IL}$ or V_{IH}			10	μA
V_{OL}	Output low voltage	$I_{OL} = 2.1\text{mA}$			0.45	V
V_{OH}	Output high voltage	$I_{OH} = -400\mu\text{A}$	2.4			V
V_{IL}	Input low voltage		-0.1		0.8	V
V_{IH}	Input high voltage		2.0		$V_{CC} + 1$	V
I_{CC2}	V_{CC} Supply current				100	mA
I_{PP2}	V_{PP} Supply current	$\overline{CE} = V_{IL} = \overline{PGM}$			30	mA


AC ELECTRICAL CHARACTERISTICS ($T_a = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 21V \pm 0.5V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t_{AS}	Address set up time		2			μs
t_{OES}	OE setup time		2			μs
t_{DS}	Data setup time		2			μs
t_{AH}	Address hold time		0			μs
t_{DH}	Data hold time		2			μs
t_{DFP}	Output enable to output delay		0		130	ns
t_{VS}	V_{PP} setup time		2			μs
t_{PW}	PGM Pulse width (during program)		45	50	55	ms
t_{CES}	CE setup time		2			μs
t_{OE}	Data valid from \overline{OE}				150	ns

Note 7: V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .

**131 072-BIT(16384-WORD BY 8-BIT)
 ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

AC WAVEFORMS




Test conditions for A.C. characteristics
 Input rise and fall time: $\leq 20\text{ns}$
 Input voltage: $V_{IL} = 0.45\text{V}$, $V_{IH} = 2.4\text{V}$
 Reference voltage at timing measurement: Input 0.8V and 2V
 Outputs 0.8V and 2V

**131 072-BIT(16384-WORD BY 8-BIT)
ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**


TYPICAL CHARACTERISTICS

**ACCESS TIME VS
OPERATING TEMPERATURE**




OPERATING TEMPERATURE t_a (°C)

**SUPPLY CURRENT VS
SUPPLY VOLTAGE**




SUPPLY VOLTAGE V_{cc} (V)

**SUPPLY CURRENT VS
OPERATING TEMPERATURE**



OPERATING TEMPERATURE T_a (°C)

OUTPUT CHARACTERISTICS



OUTPUT CURRENT (mA)



PRELIMINARY
 Notice: This document is preliminary. Final specifications are subject to change.
 Some parameters are subject to change.

MITSUBISHI LSIs

M5M27C128K, -2, -3

131 072-BIT (16384-WORD BY 8-BIT)
 CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM


DESCRIPTION

The Mitsubishi M5M27C128K is a high-speed 131072-bit ultraviolet erasable and electrically reprogrammable read only memory. It is suitable for microprocessor programming applications where rapid turn-around is required. The M5M27C128K is fabricated by N-channel double polysilicon Memory gate and CMOS technology for peripheral circuits, and available in a 28 pin DIL package with a transparent lid.

FEATURES

- 16384 word x 8 bit organization
- Access time M5M27C128K-2 200ns (max.)
 M5M27C128K 250ns (max.)
 M5M27C128K-3 300ns (max.)
- Two line control \overline{OE} , \overline{CE}
- Low power current (I_{CC}): Active 30mA (max.)
 Standby 1mA (max.)
- Single 5V power supply
- 3-State output buffer
- Input and output TTL-compatible in read and program mode
- Standard 28-pin DIL package
- Fast programming algorithm
- Interchangeable with M5L27128K


PIN CONFIGURATION (TOP VIEW)



APPLICATION

- Microcomputer systems and peripheral equipment

BLOCK DIAGRAM



**131 072-BIT(16384-WORD BY 8-BIT)
 CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

FUNCTION

Read

Set the \overline{CE} and \overline{OE} terminals to the read mode (low level). Low level input to \overline{CE} and \overline{OE} and address signals to the address inputs ($A_0 \sim A_{13}$) make the data contents of the designated address location available at the data input/output ($D_0 \sim D_7$). When the \overline{CE} or \overline{OE} signal is high, data input/output are in a floating state.

When the \overline{CE} signal is high, the device is in the standby mode or power-down mode.

Programming

(Fast programming algorithm)

First set $V_{CC}=6V$, $V_{PP}=21V$ and then set an address to first address to be programmed. After applying 1 ms program pulse (\overline{PGM}) to the address, verify is performed. If the output data of that address is not verified correctly, apply one more 1 ms program pulse. The programmer continues 1 ms pulse-then-verify routines until the device verify correctly or fifteen of these pulse-then-verify routines have been completed. The programmer also maintains its total number of 1 ms pulses applied to that address in register X. And then applied a program pulse 4 times of register X value long as an overprogram pulse. When the programming procedure above is finished, step to the next address and repeat this procedure till last address to be programmed. (See P.6-24)

(Conventional programming algorithm)

The device enters the programming mode when 21V is supplied to the V_{PP} power supply input and \overline{CE} is at low level. A location is designated by address signals ($A_0 \sim A_{13}$), and the data to be programmed must be applied at 8-bits in parallel to the data inputs ($D_0 \sim D_7$). A program pulse to the \overline{PGM} at this state will effect programming. Only one programming pulse is required, but its width must satisfy the condition $45 \text{ ms} \leq t_{PW} \leq 55 \text{ ms}$.

Erase

Erase is effected by exposure to ultraviolet light with a wavelength of 2537Å at an intensity of approximately 15WS/cm². Sunlight and fluorescent light may contain ultraviolet light sufficient to erase the programmed information. For any operation in the read mode, the transparent lid should be covered with opaque tape.

MODE SELECTION

Mode \ Pins	\overline{CE} (20)	\overline{OE} (22)	\overline{PGM} (27)	V_{PP} (1)	V_{CC} (28)	Outputs (11~13, 15~19)
Read	V_{IL}	V_{IL}	V_{IH}	V_{CC}	V_{CC}	Data out
Standby	V_{IH}	X*	X*	V_{CC}	V_{CC}	Floating
Program	V_{IL}	V_{IH}	V_{IL}	V_{PP}	V_{CC}	Data in
Program verify	V_{IL}	V_{IL}	V_{IH}	V_{PP}	V_{CC}	Data out
Program inhibit	V_{IH}	X*	X*	V_{PP}	V_{CC}	Floating

* : X can be either V_{IL} or V_{IH} .

ABSOLUTE MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Limits	Unit
T_{opr}	Temperature under bias	-10 ~ 80	°C
T_{stg}	Storage temperature	-65 ~ 125	°C
V_{I1}	All input or output voltage (Note 2)	-0.6 ~ 7	V
V_{I2}	V_{PP} supply voltage during programming (Note 2)	-0.6 ~ 22.0	V

Note 1: Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods affects device reliability.

2: With respect to Ground.

**131 072-BIT (16384-WORD BY 8-BIT)
 CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

READ OPERATION

DC ELECTRICAL CHARACTERISTICS ($T_a=0\sim 70^\circ\text{C}$, $V_{CC}=5\text{V}\pm 5\%$, $V_{PP}=V_{CC}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I_{L1}	Input load current	$V_{IN}=5.25\text{V}$			10	μA
I_{L0}	Output leakage current	$V_{OUT}=5.25\text{V}$			10	μA
I_{PP1}	V_{PP} current read	$V_{PP}=5.25\text{V}$		1	100	μA
I_{CC1}	V_{CC} current standby	$\overline{OE}=V_{IH}$			1	mA
		$\overline{OE}=V_{CC}$		1	100	μA
I_{CC2}	V_{CC} current Active	$\overline{OE}=\overline{OE}=V_{IL}$			30	mA
		$f=4\text{MHz}$			30	mA
V_{IL}	Input low voltage		-0.1		0.8	V
V_{IH}	Input high voltage		2.0		$V_{CC}+1$	V
V_{OL}	Output low voltage	$I_{OL}=2.1\text{mA}$			0.45	V
V_{OH}	Output high voltage	$I_{OH}=-400\mu\text{A}$	2.4			V


Note 3: Typical values are at $T_a=25^\circ\text{C}$ and nominal supply voltages.

AC ELECTRICAL CHARACTERISTICS ($T_a=0\sim 70^\circ\text{C}$, $V_{CC}=5\text{V}\pm 5\%$, $V_{PP}=V_{CC}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits						Unit
			M5M27C128K-2		M5M27C128K		M5M27C128K-3		
			Min	Max	Min	Max	Min	Max	
$t_a(\text{AD})$	Address to output delay	$\overline{CE}=\overline{OE}=V_{IL}$		200		250		300	ns
$t_a(\overline{CE})$	\overline{CE} to output delay	$\overline{OE}=V_{IL}$		200		250		300	ns
$t_a(\overline{OE})$	Output enable to output delay	$\overline{CE}=V_{IL}$		75		100		120	ns
t_{DF}	Output enable high to output float	$\overline{CE}=V_{IL}$	0	60	0	85	0	105	ns
t_{OH}	Output hold from \overline{CE} or \overline{OE}	$\overline{CE}=\overline{OE}=V_{IL}$	0		0		0		ns


Note 4: V_{CC} must be applied simultaneously V_{PP} and removed simultaneously V_{PP} .

AC WAVEFORMS



Test conditions for A.C. characteristics
 Input voltage: $V_{IL}=0.45\text{V}$, $V_{IH}=2.4\text{V}$
 Input rise and fall times: $\leq 20\text{ns}$
 Reference voltage at timing measurement: Inputs 1V and 2V Output 0.8V, and 2V

Output load: 1TTL gate + $C_L(100\text{pF})$



CAPACITANCE

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C_{IN}	Input capacitance (Address, \overline{CE} , \overline{OE} , PGM)	$T_a=25^\circ\text{C}$, $f=1\text{MHz}$, $V_1=V_0=0\text{V}$		4	6	pF
C_{OUT}	Output capacitance			8	12	pF

131 072-BIT(16384-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

PROGRAM OPERATION

FAST PROGRAMMING ALGORITHM
DC ELECTRICAL CHARACTERISTICS

($T_a = 25 \pm 5^\circ\text{C}$, $V_{CC} = 6V \pm 0.25V$, $V_{PP} = 21V \pm 0.5V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I_{LI}	Input current	$V_{IN} = V_{IL}$ or V_{IH}			10	μA
V_{OL}	Output low voltage	$I_{OL} = 2.1\text{mA}$			0.45	V
V_{OH}	Output high voltage	$I_{OH} = -400\mu\text{A}$	2.4			V
V_{IL}	Input low voltage		-0.1		0.8	V
V_{IH}	Input high voltage		2.0		V_{CC}	V
I_{CC2}	V_{CC} supply current				30	mA
I_{PP2}	V_{PP} supply current	$\overline{CE} = V_{IL} = \overline{PGM}$			30	mA


AC ELECTRICAL CHARACTERISTICS

($T_a = 25 \pm 5^\circ\text{C}$, $V_{CC} = 6V \pm 0.25V$, $V_{PP} = 21V \pm 0.5V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t_{AS}	Address setup time		2			μs
t_{OES}	\overline{OE} set up time		2			μs
t_{DS}	Data setup time		2			μs
t_{AH}	Address hold time		0			μs
t_{DH}	Data hold time		2			μs
t_{DF}	Chip enable to output float delay		0		130	ns
t_{VCS}	V_{CC} setup time		2			μs
t_{VPS}	V_{PP} setup time		2			μs
t_{FPW}	\overline{PGM} initial program pulse width		0.95	1	1.05	ms
t_{OPW}	\overline{PGM} over program pulse width		3.8		63	ms
t_{CES}	\overline{CE} setup time		2			μs
t_{OE}	Data valid from \overline{OE}				150	ns

**131 072-BIT (16384-WORD BY 8-BIT)
 CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**


AC WAVEFORMS



Test conditions for A.C. characteristics
 Input voltage: $V_{IL} = 0.45V$, $V_{IH} = 2.4V$
 Input rise and fall times: $\leq 20ns$
 Reference voltage at timing measurement: Input 1V and 2V Output 0.8V, and 2V

**131 072-BIT (16384-WORD BY 8-BIT)
 CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

**FAST PROGRAMMING ALGORITHM
 FLOW CHART**



Note 5: $4.75 \leq V_{CC} = V_{PP} \leq 5.25V$

MITSUBISHI LSIs
M5M27C128K, -2, -3

131 072-BIT(16384-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

CONVENTIONAL PROGRAMMING ALGORITHM

DC ELECTRICAL CHARACTERISTICS ($T_a = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 21V \pm 0.5V$, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I_{LI}	Input current	$V_{IN} = V_{IL}$ or V_{IH}			10	μA
V_{OL}	Output low voltage	$I_{OL} = 2.1\text{mA}$			0.45	V
V_{OH}	Output high voltage	$I_{OH} = -400\mu\text{A}$	2.4			V
V_{IL}	Input low voltage		-0.1		0.8	V
V_{IH}	Input high voltage		2.0		$V_{CC} + 1$	V
I_{CC2}	V_{CC} Supply current				30	mA
I_{PP}	V_{PP} Supply current	$CE = V_{IL} = \text{PGM}$			30	mA

AC ELECTRICAL CHARACTERISTICS ($T_a = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 21V \pm 0.5V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t_{AS}	Address set up time		2			μs
t_{OES}	OE setup time		2			μs
t_{DS}	Data setup time		2			μs
t_{AH}	Address hold time		0			μs
t_{DH}	Data hold time		2			μs
t_{DF}	Chip enable to output delay		0		130	ns
t_{VS}	V_{PP} setup time		2			μs
t_{PW}	PGM Pulse width (during program)		45	50	55	ms
t_{CES}	CE setup time		2			μs
t_{OE}	Data valid from OE				150	ns


**131 072-BIT(16384-WORD BY 8-BIT)
 CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

AC WAVEFORMS



Test conditions for A.C. characteristics
 Input rise and fall time: $\leq 20\text{ns}$
 Input voltage: $V_{IL} = 0.45\text{V}$, $V_{IH} = 2.4\text{V}$
 Reference voltage at timing measurement: Input 1V and 2V
 Outputs 0.8V and 2V

MOS EAROM



MITSUBISHI LSIs
M58653P

700-BIT (50-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

DESCRIPTION

The M58653P is a serial input/output 700 bit electrically erasable and reprogrammable ROM organized as 50 words of 14 bits, and fabricated using MNOS technology. Data and addresses are transferred serially via a one-bit bidirectional bus.

FEATURES

- Word-by-word electrically alterable
- Non-volatile data storage 10 years (min)
- Write/erase time 20ms/word
- Typical power supply voltages -30V, +5V
- Number of erase-write cycles 10^5 times (min)
- Number of read access unrefreshed. . 10^9 times (min)
- 5V I/O interface


APPLICATION

- Non-volatile channel memories for electronic tuning systems and field-reprogrammable read-only memory systems


FUNCTION

The address is designated by two consecutive one-of-ten-coded digits. Seven modes—accept address, accept data, shift data output, erase, write, read, and standby—are all selected by a 3-bit code applied to C₁, C₂, and C₃. Data is stored by internal negative writing pulses that selectively tunnel charges into the SiO₂-Si₃N₄ interface of the gate insulators of the MNOS memory transistors.

PIN CONFIGURATION (TOP VIEW)



BLOCK DIAGRAM



700-BIT (50-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

PIN DESCRIPTION

Pin	Name	Functions
I/O	I/O	In the accept address and accept data modes, used for input. In the shift data output mode, used for output. In the standby, read, erase and write modes, this pin is in a floating state.
VM	Test	Used for testing purposes only. It should be left unconnected during normal operation.
VSS	Chip substrate voltage	Normally connected to +5V.
VGG	Power supply voltage	Normally connected to -30V.
CLK	Clock input	14kHz timing reference. Required for all operating modes. High-level input is possible during standby mode.
C ₁ ~ C ₃	Mode control input	Used to select the operation mode.
VGND	Ground voltage	Connected to ground (0V)

OPERATION MODES

C ₁	C ₂	C ₃	Functions
H	H	H	Standby mode: The contents of the address registers and the data register remain unchanged. The output buffer is held in the floating state.
H	H	L	Not used.
H	L	H	Erase mode: The word stored at the addressed location is erased. The data bits after erasing are all low-level.
H	L	L	Accept address mode: Data presented at the I/O pin is shifted into the address registers one bit with each clock pulse. The address is designated by two one-of-ten-coded digits.
L	H	H	Read mode: The addressed word is read from the memory into the data register.
L	H	L	Shift data output mode: The output driver is enabled and the contents of the data register are shifted to the I/O pin one bit with each clock pulse.
L	L	H	Write mode: The data contained in the data register is written into the location designated by the address registers.
L	L	L	Accept data mode: The data register accepts serial data from the I/O pin one bit with each clock pulse. The address registers remain unchanged.

700-BIT (50-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{GG}	Supply voltage	With respect to V _{SS}	0.3 - -40	V
V _I	Input voltage		0.3 - -20	V
V _O	Output voltage		0.3 - -20	V
T _{stg}	Storage temperature range		-40 - 125	°C
T _{opr}	Operating free-air temperature range		-10 - 70	°C

RECOMMENDED OPERATING CONDITIONS (T_a = -10 ~ 70°C, unless otherwise noted.)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{GG} -V _{SS}	Supply voltage	-32.2	-35	-37.8	V
V _{SS} -V _{GND}	Supply voltage	4.75	5	6	V
V _{IH}	High-level input voltage	V _{SS} -1		V _{SS} +0.3	V
V _{IL}	Low-level input voltage	V _{SS} -6.5		V _{SS} -4.25	V

Note 1:
The order of V_{SS} V_{GG} with on or off.
With on, V_{GG} is turned on after V_{SS} is done.
With off, V_{SS} is turned off after V_{GG} is done.

ELECTRICAL CHARACTERISTICS (T_a = -10 ~ 70°C, V_{GG}-V_{SS} = -35V ± 8%, V_{SS}-V_{GND} = 5V - 5%^{+20%}, unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High-level input voltage		V _{SS} -1		V _{SS} +0.3	V
V _{IL}	Low-level input voltage		V _{SS} -6.5		V _{SS} -4.25	V
I _{IL}	Low-level input current	V _I -V _{SS} = -6.5V			±10	μA
I _{OZL}	Off-state output current, low-level voltage applied	V _O -V _{SS} = -6.5V			±10	μA
V _{OH}	High-level output voltage	I _{OH} = -200μA	V _{SS} -1			V
V _{OL}	Low-level output voltage	I _{OL} = 10μA			V _{GND} +0.5	V
I _{GG}	Supply current from V _{GG}	I _O = 0μA		5.5	8.8	mA

Note 2: Typical values are at T_a=25°C and nominal supply voltage.

TIMING REQUIREMENTS (T_a = -10 ~ 70°C, V_{GG}-V_{SS} = -35V ± 8%, V_{SS}-V_{GND} = 5V - 5%^{+20%}, unless otherwise noted.)

Symbol	Parameter	Alternative symbols	Test conditions	Limits			Unit
				Min	Typ	Max	
f(φ)	Clock frequency	fφ		11.2	14	16.8	kHz
D(φ)	Clock duty cycle	Dφ		30	50	55	%
t _w (w)	Write time	t _w		16	20	24	ms
t _w (E)	Erase time	t _e		16	20	24	ms
t _r , t _f	Risetime, falltime	t _r , t _f				1	μs
t _{SU} (c-φ)	Control setup time before the fall of the clock pulse	t _{CS}				0	ns
t _H (φ-c)	Control hold time after the rise of the clock pulse	t _{CH}				0	ns


SWITCHING CHARACTERISTICS (T_a = -10 ~ 70°C, V_{GG} = -35V ± 8%, unless otherwise noted.)

Symbol	Parameter	Alternative symbols	Test conditions	Limits			Unit
				Min	Typ	Max	
t _a (c)	Read access time	t _{PW}	C _L = 100PF, V _{OH} = V _{SS} -2V, V _{OL} = V _{GND} +1.5V			20	μs
t _s	Unpowered nonvolatile data retention time	T _S	N _{EW} = 10 ⁴ , t _w (w) = 20ms, t _w (E) = 20ms	10			Year
		T _S	N _{EW} = 10 ⁵ , t _w (w) = 20ms, t _w (E) = 20ms	1			Year
N _{EW}	Number of erase/write cycles	N _w		10 ⁵			Times
N _{RA}	Number of read access unrefreshed	N _{RA}		10 ⁹			Times
t _{dv}	Data valid time	t _{PW}				20	μs

700-BIT (50-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM


TIMING DIAGRAM

Accept Address Mode




Note 3: The address is designated by two one-of-ten-coded digits. The figure shows designation of the address 49.


Read Mode




Shift Data Output Mode




Write Mode



Accept Data Mode




Erase Mode




700-BIT (50-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM


- The definition of clock duty cycle, $D(\phi)$



- **Timing of data input and mode control inputs**
 Mode control inputs, C_1 , C_2 , C_3 and input signal may change, when clock is 'H' level.




- **Timing of data output**




The 1st bit of output data is output after access time of $t_a(C)$ from the mode control transition. And other bits are output after $t_a(C)$ from positive edge of clock.

700-BIT (50-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

● Operating sequential flow





MITSUBISHI LSIs
M58657P

1400-BIT (100-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

DESCRIPTION

The M58657P is a serial input/output 1400 bit electrically erasable and reprogrammable ROM organized as 100 words of 14 bits, and fabricated using MNOS technology. Data and addresses are transferred serially via a one-bit bidirectional bus.

FEATURES

- Word-by-word electrically alterable
- Non-volatile data storage 10 years (min)
- Write/erase time 20ms word
- Typical power supply voltages -30V, +5V
- Number of erase-write cycles 10^5 times (min)
- Number of read access unrefreshed. . . 10^9 times (min)
- 5V I/O interface


APPLICATION

- Non-volatile channel memories for electronic tuning systems and field-reprogrammable read-only memory systems


FUNCTION

The address is designated by two consecutive one-of-ten-coded digits. Seven modes—accept address, accept data, shift data output, erase, write, read, and standby—are all selected by a 3-bit code applied to C_1 , C_2 , and C_3 . Data is stored by internal negative writing pulses that selectively tunnel charges into the $\text{SiO}_2\text{—Si}_3\text{N}_4$ interface of the gate insulators of the MNOS memory transistors.

PIN CONFIGURATION (TOP VIEW)



BLOCK DIAGRAM



1400-BIT (100-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

PIN DESCRIPTION

Pin	Name	Functions
I/O	I/O	In the accept address and accept data modes, used for input. In the shift data output mode, used for output. In the standby, read, erase and write modes, this pin is in a floating state.
V _M	Test	Used for testing purposes only. It should be left unconnected during normal operation.
V _{SS}	Chip substrate voltage	Normally connected to +5V.
V _{GG}	Power supply voltage	Normally connected to -30V.
CLK	Clock input	14kHz timing reference. Required for all operating modes. High-level input is possible during standby mode.
C ₁ ~ C ₃	Mode control input	Used to select the operation mode.
V _{GND}	Ground voltage	Connected to ground (0V)

OPERATION MODES

C ₁	C ₂	C ₃	Functions
H	H	H	Standby mode: The contents of the address registers and the data register remain unchanged. The output buffer is held in the floating state.
H	H	L	Not used.
H	L	H	Erase mode: The word stored at the addressed location is erased. The data bits after erasing are all low-level.
H	L	L	Accept address mode: Data presented at the I/O pin is shifted into the address registers one bit with each clock pulse. The address is designated by two one-of-ten-coded digits.
L	H	H	Read mode: The addressed word is read from the memory into the data register.
L	H	L	Shift data output mode: The output driver is enabled and the contents of the data register are shifted to the I/O pin one bit with each clock pulse.
L	L	H	Write mode: The data contained in the data register is written into the location designated by the address registers.
L	L	L	Accept data mode: The data register accepts serial data from the I/O pin one bit with each clock pulse. The address registers remain unchanged.

1400-BIT (100-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{GG}	Supply voltage	With respect to V _{SS}	0.3 ~ -40	V
V _I	Input voltage		0.3 ~ -20	V
V _O	Output voltage		0.3 ~ -20	V
T _{Stg}	Storage temperature range		-40 ~ 125	°C
T _{Opr}	Operating free-air temperature range		-10 ~ 70	°C

RECOMMENDED OPERATING CONDITIONS (T_a = -10 ~ 70°C, unless otherwise noted.)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{GG} -V _{SS}	Supply voltage	-32.2	-35	-37.8	V
V _{SS} -V _{GND}	Supply voltage	4.75	5	6	V
V _{IH}	High-level input voltage	V _{SS} -1		V _{SS} +0.3	V
V _{IL}	Low-level input voltage	V _{SS} -6.5		V _{SS} -4.25	V

Note 1:
The order of V_{SS} V_{GG} with on or off.
With on, V_{GG} is turned on after V_{SS} is done.
With off, V_{SS} is turned off after V_{GG} is done.

ELECTRICAL CHARACTERISTICS (T_a = -10 ~ 70°C, V_{GG}-V_{SS} = -35V ± 8%, V_{SS}-V_{GND} = 5V ± 5%^{+20%}, unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High-level input voltage		V _{SS} -1		V _{SS} +0.3	V
V _{IL}	Low-level input voltage		V _{SS} -6.5		V _{SS} -4.25	V
I _{IL}	Low-level input current	V _I -V _{SS} = -6.5V			±10	μA
I _{OZL}	Off-state output current, low-level voltage applied	V _O -V _{SS} = -6.5V			±10	μA
V _{OH}	High-level output voltage	I _{OH} = -200μA	V _{SS} -1			V
V _{OL}	Low-level output voltage	I _{OL} = 10μA			V _{GND} +0.5	V
I _{GG}	Supply current from V _{GG}	I _O = 0μA		5.5	8.8	mA

Note 2: Typical values are at T_a=25°C and nominal supply voltage.

TIMING REQUIREMENTS (T_a = -10 ~ 70°C, V_{GG}-V_{SS} = -35V ± 8%, V_{SS}-V_{GND} = 5V ± 5%^{+20%}, unless otherwise noted.)

Symbol	Parameter	Alternative symbols	Test conditions	Limits			Unit
				Min	Typ	Max	
f(φ)	Clock frequency	fφ		10	14	17	kHz
D(φ)	Clock duty cycle	Dφ		30	50	55	%
t _w (W)	Write time	t _w		16	20	24	ms
t _w (E)	Erase time	t _e		16	20	24	ms
t _r t _f	Risetime, fall time	t _r , t _f				1	μs
t _{su} (c-φ)	Control setup time before the fall of the clock pulse	t _{CS}		0			ns
t _h (φ-c)	Control hold time after the rise of the clock pulse	t _{CH}		0			ns


SWITCHING CHARACTERISTICS (T_a = -10 ~ 70°C, V_{GG} = -35V ± 8%, unless otherwise noted.)

Symbol	Parameter	Alternative symbols	Test conditions	Limits			Unit
				Min	Typ	Max	
t _a (c)	Read access time	t _{PW}	C _L = 100pF V _{OH} = V _{SS} - 2V V _{OL} = V _{GND} + 1.5V			20	μs
t _s	Unpowered nonvolatile data retention time	T _S	N _{EW} = 10 ⁴ t _w (W) = 20ms t _w (E) = 20ms	10			Year
		T _S	N _{EW} = 10 ⁵ t _w (W) = 20ms t _w (E) = 20ms	1			Year
N _{EW}	Number of erase/write cycles	N _W		10 ⁵			Times
N _{RA}	Number of read access unrefreshed	N _{RA}		10 ⁹			Times
t _{dv}	Data valid time	t _{PW}				20	μs

1400-BIT (100-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM


TIMING DIAGRAM

Accept Data Mode




Note 3: The address is designated by two one-of-ten-coded digits. The figure shows designation of the address 99.


Read Mode




Shift Data Output Mode




Write Mode



Accept Data Mode




Erase Mode




1400-BIT (100-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

- The definition of clock duty cycle, $D(\phi)$




- Timing of data input and mode control inputs

Mode control inputs, C_1 , C_2 , C_3 and input signal may change, when clock is 'H' level.




- Timing of data output




The 1st bit of output data is output after access time of $t_{a(c)}$ from the mode control transition. And other bits are output after $t_{a(c)}$ from positive edge of clock.

1400-BIT (100-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

• Operating sequential flow





MITSUBISHI LSIs
M58658P

320-BIT (20-WORD BY 16-BIT) ELECTRICALLY ALTERABLE ROM

DESCRIPTION

The M58658P is a serial input/output 320 bit electrically erasable and reprogrammable ROM organized as 20 words of 16 bits, and fabricated using MNOS technology. Data and addresses are transferred serially via a one-bit bidirectional bus.

FEATURES

- Word-by-word electrically alterable
- Non-volatile data storage 10 years (min)
- Write/erase time 20ms word
- Typical power supply voltages -30V, +5V
- Number of erase-write cycles 10^5 times (min)
- Number of read access unrefreshed. . . 10^9 times (min)
- 5V I/O interface


APPLICATION

- Non-volatile channel memories for electronic tuning systems and field-reprogrammable read-only memory systems

FUNCTION

The address is designated by two consecutive one-of-four coded digits. Eight modes—accept address, AD accept address, accept data, shift data output, erase, write, read, and standby—are all selected by a 3-bit code applied to C_1 , C_2 , and C_3 . Data is stored by internal negative writing pulses that selectively tunnel charges into the $\text{SiO}_2\text{-Si}_3\text{N}_4$ interface of the gate insulators of the MNOS memory transistors.


PIN CONFIGURATION (TOP VIEW)



Outline 14P4

NC: NO CONNECTION

BLOCK DIAGRAM



320-BIT (20-WORD BY 16-BIT) ELECTRICALLY ALTERABLE ROM

PIN DESCRIPTION

Pin	Name	Functions
I/O	I/O	In the accept address AD accept address and accept data modes, used for input. In the shift data output mode, used for output. In the standby, read, erase and write modes, this pin is in a floating state.
V _M	Test	Used for testing purposes only. It should be left unconnected during normal operation.
V _{SS}	Chip substrate voltage	Normally connected to +5V.
V _{GG}	Power supply voltage	Normally connected to -30V.
CLK	Clock input	Required for all operating modes, when \overline{CS} is low.
C ₁ ~ C ₃	Mode control input	Used to select the operation mode.
V _{GND}	Ground voltage	Connected to ground (OV)
\overline{CS}	Chip select	Used for chip selection in "L"

OPERATION MODES

C ₁	C ₂	C ₃	Functions
H	H	H	Standby mode: The contents of the address registers and the data register remain unchanged. The output buffer is held in the floating state.
H	H	L	Additional data (AD) accept address: Data presented at the I/O pin is shifted into the AD address registers one bit with each clock pulse. The address is designated by two one-of-four coded digits. 4-word address is assigned in this mode.
H	L	H	Erase mode: The word stored at the addressed location is erased. The data bits after erasing are all low-level.
H	L	L	Accept address mode: Data presented at the I/O pin is shifted into the address registers one bit with each clock pulse. The address is designated by two one-of-four-coded digits. 16-word address is assigned in this mode.
L	H	H	Read mode: The addressed word is read from the memory into the data register.
L	H	L	Shift data output mode: The output driver is enabled and the contents of the data register are shifted to the I/O pin one bit with each clock pulse.
L	L	H	Write mode: The data contained in the data register is written into the location designated by the address registers.
L	L	L	Accept data mode: The data register accepts serial data from the I/O pin one bit with each clock pulse. The address registers remain unchanged.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{GG}	Supply voltage	With respect to V _{SS}	0.3 ~ -40	V
V _I	Input voltage		0.3 ~ -20	V
V _O	Output voltage		0.3 ~ -20	V
T _{stg}	Storage temperature range		-40 ~ 125	°C
T _{opr}	Operating free-air temperature range		-10 ~ 70	°C

RECOMMENDED OPERATING CONDITIONS (T_a = -10 ~ 70°C, unless otherwise noted.)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{GG} -V _{SS}	Supply voltage	-32.2	-35	-37.8	V
V _{SS} -V _{GND}	Supply voltage	4.75	5	6	V
V _{IH}	High-level input voltage	V _{SS} -1		V _{SS} +0.3	V
V _{IL}	Low-level input voltage	V _{SS} -6.5		V _{SS} -4.25	V

320-BIT (20-WORD BY 16-BIT) ELECTRICALLY ALTERABLE ROM

ELECTRICAL CHARACTERISTICS ($T_a = -10 \sim 70^\circ\text{C}$, $V_{GG} - V_{SS} = -35\text{V} \pm 8\%$, $V_{SS} - V_{GND} = 5\text{V} - 5\%$, unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{IH}	High-level input voltage		$V_{SS} - 1$		$V_{SS} + 0.3$	V
V_{IL}	Low-level input voltage		$V_{SS} - 6.5$		$V_{SS} - 4.25$	V
I_{iL}	Low-level input current CLK, C1, C2, C3, I/O	$V_i - V_{SS} = -6.5\text{V}$	-10		+10	μA
R_i	Input pull-up resistance, $\overline{\text{CS}}$			30		k Ω
I_{OZL}	Off-state output current, low-level voltage applied	$V_O - V_{SS} = -6.5\text{V}$	-10		+10	μA
V_{OH}	High-level output voltage	$I_{OH} = -200\mu\text{A}$	$V_{SS} - 1$			V
V_{OL}	Low-level output voltage	$I_{OL} = 10\mu\text{A}$			$V_{GND} + 0.5$	V
I_{GG}	Supply current from V_{GG}	$I_O = 0\mu\text{A}$		5.5	8.8	mA

Note 1: Typical values are at $T_a = 25^\circ\text{C}$ and $V_{GG} - V_{SS} = -35\text{V}$.

TIMING REQUIREMENTS ($T_a = -10 \sim 70^\circ\text{C}$, $V_{GG} - V_{SS} = -35\text{V} \pm 8\%$, $V_{SS} - V_{GND} = 5\text{V} - 5\%$, unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$T_L(\phi)$	Negative clock pulse width		30			μs
$T_H(\phi)$	Positive clock pulse width		33			μs
$T(\phi)$	Clock period				300	μs
t_w	Write time		16	20	24	ms
t_E	Erase time		16	20	24	ms
t_r, t_f	Risetime, fall time				1	μs
t_{su}	Control setup time before the fall of the clock pulse		1			μs
t_h	Control hold time after the rise of the clock pulse		0			μs
t_{SS}	Clock control setup time before the fall of $\overline{\text{CS}}$		1			μs
t_{hs}	Clock control hold time after the rise of $\overline{\text{CS}}$		1			μs

SWITCHING CHARACTERISTICS ($T_a = -10 \sim 70^\circ\text{C}$, $V_{GG} = -35\text{V} \pm 8\%$, unless otherwise noted.)


Symbol	Parameter	Alternative symbols	Test conditions	Limits			Unit
				Min	Typ	Max	
$t_a(c)$	Read access time	t_{pw}	$C_L = 100\text{pF}$ $V_{OH} = V_{SS} - 2\text{V}$ $V_{OL} = V_{GND} + 1.5\text{V}$			20	μs
t_s	Unpowered nonvolatile data retention time	T_S	$N_{EW} = 10^4$ $t_w(W) = 20\text{ms}$ $t_w(E) = 20\text{ms}$	10			Year
		T_S	$N_{EW} = 10^5$ $t_w(W) = 20\text{ms}$ $t_w(E) = 20\text{ms}$	1			Year
N_{EW}	Number of erase/write cycles	N_w		10^5			Times
N_{RA}	Number of read access unrefreshed	N_{RA}		10^9			Times
t_{dv}	Data valid time	t_{pw}				20	μs

320-BIT (20-WORD BY 16-BIT) ELECTRICALLY ALTERABLE ROM

TIMING DIAGRAM

Accept Address Mode (8 clock)


$\overline{CS} : L$



Note 2: The addresses from A_{00} to A_{33} are designated by two one-of-four coded digits. The above figure shows designation of address A_{33} (decimal address 15).

AD Accept Address Mode (8 clock)

$\overline{CS} : L$




Note 3: In the AD accept address mode, the higher four are set high, and the lower four digits are designated by one of the four coded digits. This address mode allows designation of addresses from A_0 to A_3 . Each address has a 16 bits. The above figure shows designation of address A_3 .

320-BIT (20-WORD BY 16-BIT) ELECTRICALLY ALTERABLE ROM


Erase Mode

$\overline{CS} : L$




Write Mode

$\overline{CS} : L$




Read Mode (1 clock)

$\overline{CS} : L$




Accept Data (16 clock)

$\overline{CS} : L$




320-BIT (20-WORD BY 16-BIT) ELECTRICALLY ALTERABLE ROM

Shift Data Output Mode (16 clock) $\overline{CS} : L$




Timing of clock, C_1 , C_2 , C_3 , and data input



Note 4: $C_1 \sim C_3$ and accept data (AD accept data) are interchangeable while the clock is set high.


Timing of clock, C_1 , C_2 , C_3 , and data input



320-BIT (20-WORD BY 16-BIT) ELECTRICALLY ALTERABLE ROM

Operation flowchart

Rewriting flowchart




Note 5: One or more clock are required for standby between modes.

6: Set \overline{CS} to the low level after the lapse of t_{ss} and CLK has been set high and $C_1 \sim C_3$ have been set to the standby mode.

7: Keep CLK to the high level and $C_1 \sim C_3$ to "standby" from the time when \overline{CS} is set high to the lapse of t_{hs} .


Read Flowchart




320-BIT (20-WORD BY 16-BIT) ELECTRICALLY ALTERABLE ROM

Power-on/off Conditions

With power-on, V_{GG} is applied after V_{SS} has been applied.
With power-off, V_{SS} is cut after V_{GG} has been cut. For power-on and off, hold \overline{CS} in V_{SS} or floating state. The recommended timing chart for power-on and off is as follows.





MITSUBISHI LSI's
M5G1400P

1400-BIT (100-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

DESCRIPTION

The M5G1400P is a serial input/output 1400-bit electrically erasable and reprogrammable ROM organized as 100 words of 14 bits, and fabricated using MNOS technology. Data and addresses are transferred serially via a one-bit bidirectional bus.

FEATURES

- Word-by-word electrically alterable
- Non-volatile data storage: 10 years (min)
- Write/erase time: 20ms/word
- Single 35V power supply
- Number of erase-write cycles: 10^5 times (min)
- Number of read access unrefreshed: 10^8 times (min)
- Interchangeable with GI's ER1400 in pin configuration and electrical characteristics


APPLICATION

- Non-volatile channel memories for electronic tuning systems and field-reprogrammable read-only memory systems


FUNCTION

The address is designated by two consecutive one-of-ten-coded digits. Seven modes—accept address, accept data, shift data output, erase, write, read, and standby—are all selected by a 3-bit code applied to C₁, C₂, and C₃. Data is stored by internal negative writing pulses that selectively tunnel charges into the SiO₂-Si₃N₄ interface of the gate insulators of the MNOS memory transistors.

PIN CONFIGURATION (TOP VIEW)



BLOCK DIAGRAM



1400-BIT (100-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

PIN DESCRIPTION

Pin	Name	Functions
I/O	I/O	In the accept address and accept data modes, used for input. In the shift data output mode, used for output. In the standby, read, erase and write modes, this pin is in a floating state.
V _M	Test	Used for testing purposes only. It should be left unconnected during normal operation.
V _{SS}	Chip substrate voltage	Normally connected to ground.
V _{GG}	Power supply voltage	Normally connected to +3.5V.
CLK	Clock input	14kHz timing reference. Required for all operating modes. High-level input is possible during standby mode.
C ₁ ~ C ₃	Mode control input	Used to select the operation mode.

OPERATION MODES

C ₁	C ₂	C ₃	Functions
H	H	H	Standby mode: The contents of the address registers and the data register remain unchanged. The output buffer is held in the floating state.
H	H	L	Not used.
H	L	H	Erase mode: The word stored at the addressed location is erased. The data bits after erasing are all low-level.
H	L	L	Accept address mode: Data presented at the I/O pin is shifted into the address registers one bit with each clock pulse. The address is designated by two one-of-ten-coded digits.
L	H	H	Read mode: The addressed word is read from the memory into the data register.
L	H	L	Shift data output mode: The output driver is enabled and the contents of the data register are shifted to the I/O pin one bit with each clock pulse.
L	L	H	Write mode: The data contained in the data register is written into the location designated by the address registers.
L	L	L	Accept data mode: The data register accepts serial data from the I/O pin one bit with each clock pulse. The address registers remain unchanged.

1400-BIT (100-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{GG}	Supply voltage	With respect to V _{SS}	0.3 ~ -40	V
V _I	Input voltage		0.3 ~ -20	V
V _O	Output voltage		0.3 ~ -20	V
T _{stg}	Storage temperature range		-65 ~ 150	°C
T _{opr}	Operating free-air temperature range		-10 ~ 70	°C

RECOMMENDED OPERATING CONDITIONS (T_a = -10 ~ 70°C, unless otherwise noted.)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{GG}	Supply voltage	-32.2	-35	-37.8	V
V _{SS}	Supply voltage (GND)		0		V
V _{IH}	High-level input voltage	V _{SS} - 1		V _{SS} + 0.3	V
V _{IL}	Low-level input voltage	V _{SS} - 15		V _{SS} - 8	V

Note 1:
 The order of V_{SS} V_{GG} with on or off.
 With on, V_{GG} is turned on after V_{SS} is done.
 With off, V_{SS} is turned off after V_{GG} is done.

ELECTRICAL CHARACTERISTICS (T_a = -10 ~ 70°C, V_{GG} = -35V ± 8%, unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High-level input voltage		V _{SS} - 1		V _{SS} + 0.3	V
V _{IL}	Low-level input voltage		V _{SS} - 15		V _{SS} - 8	V
I _{IL}	Low-level input current	V _I = -15V			± 10	μA
I _{OZL}	Off-state output current, low-level voltage applied	V _O = -15V			± 10	μA
V _{OH}	High-level output voltage	I _{OH} = -200μA	V _{SS} - 1			V
V _{OL}	Low-level output voltage	I _{OL} = 10μA			V _{SS} - 12	V
I _{GG}	Supply current from V _{GG}	I _O = 0μA		5.5	8.8	mA

Note 2: Typical values are at T_a = 25°C and nominal supply voltage.

TIMING REQUIREMENTS (T_a = -10 ~ 70°C, V_{GG} = -35V ± 8%, unless otherwise noted.)

Symbol	Parameter	Alternative symbols	Test conditions	Limits			Unit
				Min	Typ	Max	
f(φ)	Clock frequency	fφ		11.2	14	16.8	kHz
D(φ)	Clock duty cycle	Dφ		30	50	55	%
t _w (w)	Write time	t _w		16	20	24	ms
t _w (E)	Erase time	t _e		16	20	24	ms
t _r , t _f	Risetime, falltime	t _r , t _f				1	μs
t _{su} (c-φ)	Control setup time before the fall of the clock pulse	t _{CS}		0			ns
t _h (φ-c)	Control hold time after the rise of the clock pulse	t _{CH}		0			ns

SWITCHING CHARACTERISTICS (T_a = -10 ~ 70°C, V_{GG} = -35V ± 8%, unless otherwise noted.)

Symbol	Parameter	Alternative symbols	Test conditions	Limits			Unit
				Min	Typ	Max	
t _a (c)	Read access time	t _{PW}	C _L = V _{OH} = V _{SS} - 2V V _{OL} = V _{SS} - 8V			20	μs
t _s	Unpowered nonvolatile data retention time	T _S	N _{EW} = 10 ⁴ , t _w (w) = 20ms t _w (E) = 20ms	10			Year
		T _S	N _{EW} = 10 ⁵ , t _w (w) = 20ms t _w (E) = 20ms	1			Year
N _{EW}	Number of erase/write cycles	N _w		10 ⁵			Times
N _{RA}	Number of read access unrefreshed	N _{RA}		10 ⁶	10 ⁹		Times
t _{dv}	Date valid time	t _{PW}				20	μs

APPLICATIONS

MITSUBISHI LSIs 64K-BIT DYNAMIC RAM

(M5K4164AP, M5K4164ANP)

APPLICATION OF 64K-BIT DYNAMIC RAM

Technology

Since the introduction of the 1K RAM in 1970, the development of dynamic RAM devices has progressed at a rate which has seen capacities multiplied by four in approximately two years, the latest stage of development being the 64K RAM.

Today's modern RAM devices take the user into consideration, and 64K dynamic RAMs which operate off a single 5V power supply are common.

We will describe here the new technology which made possible the development of a highly integrated, high-performance 64K RAM which operates from a single 5V supply.

1. Cell Structure and Process Technology

The M5K4164AP 64K RAM makes use of the same two-level n-channel polysilicon gate process and one-transistor cell structure used in the triple power supply 16K RAM (M5K4116P/S) which has been used in large quantities.

To achieve a high-density RAM, the masks are manufactured using electron beam technology.

In addition, the geometries on several critical levels of the M5K4164AP are $2.5 \sim 3.0 \mu\text{m}$, necessitating the use of positive photo-resist (for resolution and delineation control) as well as dry-plasma processing at these critical levels.

Fig. 1.1 shows the cross-section of the cell structure with Table 1.1 summarizing a comparison of the basic parameters of the device with the 16K RAM.




Fig. 1.1 Hi-C structure memory cell cross-section

Table 1.1 Main parameters

Parameter	16K RAM	64K RAM
Memory cell area	$350 \mu\text{m}^2$	$143 \mu\text{m}^2$
Chip area	16.3mm^2	$23.9 \mu\text{m}^2$
Available channel length	$4 \mu\text{m}$	$2 \mu\text{m}$
Gate oxide film	850Å	400Å
Diffusion layer depth	$1.0 \mu\text{m}$	$0.4 \mu\text{m}$
Diffusion layer width	$4.0 \mu\text{m}$	$2.5 \mu\text{m}$
Aluminum width	$4.0 \mu\text{m}$	$3.0 \mu\text{m}$

2. Substrate Bias Circuit

In order to facilitate the operation from a single 5V supply, the M5K4164AP makes use of an on-chip substrate bias circuit. This bias circuit consists of a ring oscillator, driver circuit, charge pump circuit, and decoupling capacitors. The circuit supplies a bias to the substrate of approximately -3.5V for $V_{CC} = 5\text{V}$ (Refer to Fig. 1.2)

The substrate bias circuit has the following functions.

- 1) It prevents destruction of storage data and disturbance of bipolar transistor operation caused by input undershoot which causes an injection of electrons from the input terminals to the substrate.
- 2) A reduction in the capacitance of the pn junction formed by the substrate and internal circuit nodes enables an increase in circuit operation speed.
- 3) The transistor threshold voltage (V_{TH}) modulation due to a bias substrate is reduced, resulting in increased circuit operating speed and stability.

As shown in Fig. 1.3, the substrate bias for high values of V_{CC} is lower than for the standby mode due to the effect of increased impact ionization current. Adequate margin, however, is maintained against a value of V_{IL} min of -2V .




Fig. 1.2 Substrate bias circuit




Fig. 1.3 Substrate bias vs supply voltage

3. Reduced Power Consumption and Noise

For operation from a 5V supply, it is necessary to reduce the transistor threshold voltage, V_{TH} . This, however, invites error operation due to noise. For this reason, circuits required to operate from low voltages only make use of transistors with a low V_{TH} , while those requiring noise immunity are implemented with transistors having a high value of V_{TH} . This scheme insures stable operation.

To lower the peak circuit current, a significant problem in memory system design, and provide for high-speed operation, the ratioless driver circuit shown in Fig. 1.4 was used.

With this circuit, the current flowing in transistors Q_1 and Q_2 for changes in the output waveform is practically zero. Fig. 1.5 shows the peak current waveforms. The figure shows that the peak currents are kept less than 100mA irrespective of transition on \overline{RAS} and \overline{CAS} .




Fig. 1.4 Driver circuit




Fig. 1.5 Peak current waveforms

4. Soft Error Reduction

Reduction pattern sizes and lower supply voltages for 64K RAM devices which result in smaller storage charges also result in a higher susceptibility to alpha particles causing soft errors.

These soft errors are caused by alpha particles from minute amounts (ppm order) of uranium and thorium which are present in the IC package and decay. These particles cause the formation of electron-hole pairs in the substrate which collect on the surface and can destroy data.

All floating nodes of dynamic circuits are susceptible to such radiation-induced errors and for RAM operation, errors can occur when such phenomena occur in the memory cells and bit lines (including the sense amplifier).

To prevent such soft errors, three approaches are possible.

- 1) Increase the stored charge in the memory cells.
 - 2) Increase the sense amplifier sensitivity and the bit line signal level.
 - 3) Prevent alpha particles from reaching the chip circuits.
- As described below, the M5K4164AP makes use of these techniques to reduce the effects of alpha radiation.

(1) Bootstrapped Word Line Voltage

Designs of 64K dynamic RAM devices which must operate on 5V supplies must strive to write data into memory with the voltage V_{CC} as well as increase the charge stored in the memory cells in order to reduce the effects of soft errors. This in effect means raising the word line voltage to above the value of $V_{CC} + V_{TH}$ for write and read operations.

Previously, this increase in voltage was accomplished by means of the coupling capacitance between the word line and the delay circuit. However, the increased capacitance resulted in a slow risetime of the word line voltage to V_{CC} , as well as increased power consumption. To eliminate these problems a circuit design such as that shown in Fig. 1.6 is used. The transistor Q_2 is kept off until the word line voltage reaches V_{CC} . This has the word line charge capacity. C_2 is then charged by means of transistor Q_3 after which Q_2 is turned on to connect the word line and C_2 . The use of this circuit enables increase of the word line voltage without sacrificing operating speed and power consumption, thereby cutting soft error rates by 90%.

(2) High-Capacity (Hi-C) Memory Cell

The increase of memory cell stored charge requires an increase in the memory cell capacitance C_s . Limited chip area, however, places restrictions on the size of the memory cell itself. For this reason the Hi-C structure shown in Fig. 1.1 was used. This cell structure makes use of the normal silicon oxide layer and the P+ and n+ junction capacitance. The process for Hi-C memory cell structure requires two additional ion implantation steps and involves the risk of deterioration of the refresh time, an important characteristic of a dynamic RAM device. By selecting the ion

implantation level properly, the junction capacitance can be increased without deterioration in the refresh time characteristic. For Hi-C structured cells, a portion of the minority carriers formed in the P+ layer are recombined, resulting in an effective reduction in soft errors. Such ion implantation has achieved a 30% increase in the memory cell capacitance and a reduction in soft error rate to 1/12 of the error rate of a normally structured cell, as shown in Fig. 1.7.




Fig. 1.6 Bootstrapped word line voltage generation circuit




Fig. 1.7 Soft error rate dependency on supply voltage

(3) Sense Amplifier Circuit

Increasing the sensitivity of the sense amplifier circuit is another effective method of reducing soft errors. Fig. 1.8 shows part of the sense amplifier circuit used by Mitsubishi Electric. High sensitivity with respect to the control signals ϕ_1 , ϕ_2 , and ϕ_3 plays an important role in this amplifier's operation. After the data read from the memory cell is passed to the sense amplifier, the ϕ_3 signal is controlled to separate the bit line and cut off the noise that is present on the bit line when sensing begins. Smooth sensing begins with the signal ϕ_1 applied so that the minute potential difference is amplified. Next, ϕ_2 is applied and amplified at high speed. By careful adjustment of the timing of the three control signals ϕ_1 , ϕ_2 , and ϕ_3 , detection of the potential differences as low as 30mV can be achieved without sacrificing speed in this sense amplifier circuit.




Fig. 1.8 Sense amplifier circuit

(4) 128 Refresh Method

When the sense and amplifier sensitivity (offset) and other factors are considered, it is clear that it is important to maximize the read voltage applied from the memory cell to the bit line. The electrical charge, Q , read from the memory cell determines the voltage change ΔV by the following relationship

$$\Delta V \approx Q/C_B \text{ (for } C_B \gg C_s)$$

where C_B is the bit line and C_s is the memory cell capacitance.

From this relationship it is seen that to make ΔV large C_B must be made small. To satisfy this condition the 128 refresh method is used to implement a single bit line with 64 memory cells, a technique which reduces the length of the bit line. Fig. 1.9 shows the chip layout. The memory cells are broken into 64x256 bit units which are narrow, long blocks. The column decoders are located in three blocks totalling 256 decoders at the end of the bit line.

Using this arrangement, the bit line capacitance can be minimized.

(5) Mold regin

In addition to circuit and device structure improvements aimed at reducing soft errors, the design goal of 10^{-6} / (device hours) requires further improvements.

When this is done, however, alpha particles emitted from the mold regin material itself cause errors, making material selection critical. The mold resin chosen exhibits an alpha radiation level of $0.05\alpha/cm^2$ (hour), below the measurement sensitivity of an ion chamber. This is low enough that the resulting alpha particle generation level is 1/10 or less that of old material itself.

System evaluations of the M5K4164AP treated in such a manner indicate that the design goal of 10^{-7} /(device hours) for soft error has been achieved.




Fig. 1.9 M5K4164AP Chip arrangement

MITSUBISHI LSIs

64K-BIT DYNAMIC RAM

(M5K4164AP, M5K4164ANP)

Functional Description

The M5K4164AP is a 64K-bit dynamic RAM which operates off a single 5V supply and has a refresh function built in at pin 1. It can be used in a wide range of applications from large mainframes to microcomputers.

This section presents a functional description of the M5K4164AP and examines how it can be used in design of a memory system.

1. Block Diagram

Fig. 1.10 shows the block diagram of the M5K4164AP. To preserve the refresh cycle used for 16k dynamic RAM devices, two 32k blocks (of 128 rows [refresh address] x 256 columns each) were arranged one on top of the other.

In the center of each block is located 256 sense amplifiers making a total of 512 amplifiers in all.

On one end of each of these two array blocks is located one row decoder.

To prevent crosstalk between the column address lines and bit lines, the column decoders are located at the ends of the bit lines opposite to the sense amplifiers. A total of three rows of column decoders are used.

The central column decoder is used commonly by the two blocks.

2. Memory Cell

As shown in Fig. 1.11, the memory cell consists of one transistor and one capacitor. Data is stored as a one or zero depending upon the amount of electrical charge stored in the capacitor through the transistor Q .

Because leakage current would result in the stored charge of the cell being reduced with time, the data must be refreshed within 2ms.




Fig. 1.11 Memory cell




Fig. 1.10 Block diagram

3. Clock Timing

The M5K4164AP has four clock inputs: \overline{RAS} , \overline{CAS} , \overline{W} , REF. Among these, \overline{RAS} and \overline{CAS} are the basic clock inputs for the memory operation. The \overline{RAS} input is generally used for memory cell data amplification and refresh operation while the \overline{CAS} is used for data read and write operations only.

To enable the design of a memory system with a large timing margin, it is necessary to know the timing relationships between these two clock inputs and the internal clock signals generated by these clocks.

Fig. 1.13 shows the timing parameters of the \overline{RAS} and \overline{CAS} clocks while Fig. 1.14 and 1.15 show their relationships to the internal clock timing.

For read or write operations, \overline{RAS} goes low after which the falling edge of \overline{CAS} initiates the cycle.

After the read or write is completed, both signals return to a high level and the precharging operation is performed for the next cycle.

For this timing relationship to work, the external \overline{RAS} clock must follow the changes of the internally generated \overline{RAS} clock. To simplify the setting of the timing relationships of the external \overline{RAS} and \overline{CAS} clocks, the internal \overline{CAS} clock ϕ_{CAS} , $\phi_{\overline{CAS}}$ is controlled by the external \overline{RAS} clock. Fig. 12 shows the internal \overline{RAS} and \overline{CAS} clock generating circuit.




Fig. 1.12 Internal \overline{RAS} and \overline{CAS} clock generating circuit




Fig. 1.13 \overline{RAS} , \overline{CAS} timing

(1) $\overline{\text{CAS}}$ Falling Edge Timing (Fig. 1.14)

The memory system design must be such that the falling edge timing of $\overline{\text{CAS}}$ does not critically affect the access time. In other words as shown by the solid line in Fig. 1.14, the internal ϕ_{CAS} phase is prevented by the delay phase ϕ_1 from approaching $t_{\text{d(RAS-CAS) max}}$. This type of operation is referred to as gated $\overline{\text{CAS}}$.

This gated $\overline{\text{CAS}}$ feature permits $\overline{\text{CAS}}$ to be activated at anytime between the minimum and maximum value of $t_{\text{d(RAS-CAS)}}$ without affecting access time.

For gated $\overline{\text{CAS}}$ operation, if the generation of internal clock phase ϕ_{CAS} is delayed, the effective pulse width of ϕ_{CAS} is reduced. For this reason, the rising edge of $\overline{\text{CAS}}$ is specified by $t_{\text{h(RAS-CAS)}}$ which is reference to $\overline{\text{RAS}}$ rather than $t_{\text{w(CASL)}}$. This applies to the column address, $\overline{\text{W}}$ and $\overline{\text{D}}$ inputs hold time as well.

As shown by the dotted line in Fig. 1.14, if $\overline{\text{CAS}}$ falls to a low level after $t_{\text{d(RAS-CAS) max}}$, the ϕ_{CAS} phase is generated upon the falling edge of $\overline{\text{CAS}}$.

The minimum and maximum values of $t_{\text{d(RAS-CAS)}}$, the delay time $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$, are specified for the M5K4164AP. Operation within the $t_{\text{d(RAS-CAS) max}}$ limit ensures that the access time for the device is guaranteed. This value may be exceeded without causing data storage or reading errors but the access time will be increased.




Fig. 1.14 The timing relationship of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ falling edges to internal clock signals (gated $\overline{\text{CAS}}$ operation)

(2) $\overline{\text{CAS}}$ Rising Edge Timing (Fig. 1.15)

As shown in Fig. 1.15, the internally generated $\overline{\text{CAS}}$ circuit precharge signal $\phi_{\overline{\text{CAS}}}$ is generated with a timing that is related to the relationship between $\overline{\text{RAS}}$ and the $\overline{\text{CAS}}$ rising edge.

For a $\overline{\text{CAS}}$ rising edge occurring before the $\overline{\text{RAS}}$ rising edge, $\phi_{\overline{\text{CAS}}}$ is generated with the $\overline{\text{CAS}}$ rising edge as a reference point (as shown in Fig. 1.15 as a solid line). If however the $\overline{\text{CAS}}$ rising edge occurs after that of $\overline{\text{RAS}}$, $\phi_{\overline{\text{CAS}}}$ is generated with the $\overline{\text{RAS}}$ rising edge as a reference (shown as dotted line in Fig. 1.15).

However, the data in the output buffer is cleared upon the occurrence of the rising edge of $\overline{\text{CAS}}$ regardless of the state of $\overline{\text{RAS}}$. The required pulse width for clear is $t_{\text{w(CASH)}}$.

In this manner, the output data can be maintained for a long period while the internal precharge width is made large.

As described above, if the $\overline{\text{CAS}}$ rising edge occurs after that of $\overline{\text{RAS}}$, the internal $\overline{\text{CAS}}$ pulse width becomes not $t_{\text{w(CASL)}}$ but $t_{\text{h(CAS-RAS)}}$. Consideration should be given to this point in circuit design.




Fig. 1.15 Relationship of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ rising edges to internal clock timing

64K-BIT DYNAMIC RAM

(M5K4164AP, M5K4164ANP)

4. Address Timing

Addressing of any one of the 65,536 memory cells of the M5K4164AP requires the internal latching of two 8-bit multiplexed address (A_0 to A_7) by means of clocks \overline{RAS} and \overline{CAS} . First, the row address is latched by the falling edge of \overline{RAS} . This selects 512 memory cells from the total of 65,536 memory cells. Fig. 1.16 shows the timing relationships for this operation.




Fig. 1.16 Row address latching timing relationships

The setup time $t_{su}(RA-RAS)$ and holdtime $t_h(RAS-RA)$ are specified with the \overline{RAS} falling edge as a reference point.

The falling edge of \overline{CAS} latches the column address. This selects one cell from among the 512 cells selected by \overline{RAS} . Fig. 1.17 shows the timing relationships for this operation. The setup time $t_{su}(CA-CAS)$ and the hold time $t_h(CAS-CA)$ are specified with the falling edge of \overline{CAS} as a reference, while the hold time $t_h(RAS-CA)$ is specified with the falling edge of \overline{RAS} as a reference point.

For these operations two timing parameters must be considered. One is the column address setup time $t_{su}(CA-CAS)$ which is specified as minus 5ns, minimum. This means that the column address may be input anytime up to 5ns after the \overline{CAS} falling edge.




Fig. 1.17 Column address latch timing

The other parameter is the column address hold time $t_h(RAS-CA)$. For the previously described gated \overline{CAS} operation, if \overline{RAS} to \overline{CAS} delay time $t_d(RAS-CAS)$ is set between the specified minimum and maximum values, the time

from \overline{RAS} , $t_h(RAS-CA)$ and time from \overline{CAS} , $t_h(CAS-CA)$ must both be satisfied as the column address hold time. This applies to both the \overline{W} and \overline{D} signals to be described later.

The time required to switch from row address to column address is referred to as the multiplex time (t_{MUX}). This timing is shown in Fig. 1.18.




Fig. 1.18 Address multiplex timing

The multiplex time t_{MUX} is given by the following expression:

$$t_{MUX} = t_d(RAS-CAS) - t_T - t_h(RAS-RA) - t_{su}(CA-CAS) \dots \dots \dots (1)$$

As long as the access time, $t_a(RAS)$ from \overline{RAS} does not exceed the maximum value, the following expression determines the maximum value of t_{MUX} is achieved by the following conditions.

- $t_d(RAS-CAS) = \text{maximum}$
- $t_a(RAS-RA) = \text{minimum}$
- $t_{su}(CA-CAS) = \text{minimum}$

Table 1.2 shows actual values of t_{MUX} maximum for $t_T = 5\text{ns}$.

Table 1.2 Maximum multiplex time

Device	Parameter	t_{MUXmax}	$t_d(RAS-CAS)$	$t_h(RAS-RA)$	$t_{su}(CA-CAS)$
M5K4164AP-12		40ns	60ns	15ns	0ns
M5K4164AP-15		50ns	75ns	20ns	0ns

If the timing is set to satisfy the above described, operation is guaranteed for both read and write functions. To simplify the following description, the timing parameters for address inputs has been eliminated unless absolutely required.

5. Read Cycle

Fig. 1.19 shows the timing parameters for the read cycle.




Fig. 1.19 Read cycle timing

In this read cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are made active, and the W input is set to a high level. The setup time, $t_{su}(\text{R-CAS})$ before $\overline{\text{CAS}}$, resulting in output of the data stored in the memory cell at pin Q. The time for the falling edge of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to the output is defined as the $\overline{\text{RAS}}$ access time $t_a(\text{RAS})$ and the $\overline{\text{CAS}}$ access time $t_a(\text{CAS})$ respectively.

The RAS access time depends on the $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time, $t_d(\text{RAS-CAS})$ and $t_a(\text{CAS})$.

As can be seen from this figure, by setting $t_d(\text{RAS-CAS})$ before t_d for gated $\overline{\text{CAS}}$ operation, $t_a(\text{RAS})$ does not depend on the value of $t_d(\text{RAS-CAS})$ and is constant.

For $t_d(\text{RAS-CAS})$ set after t_d , $t_a(\text{RAS})$ depends upon the value of $t_d(\text{RAS-CAS})$. For this condition, $t_a(\text{RAS})$ is given by the following expression.

$$t_a(\text{RAS}) = t_d(\text{RAS-CAS}) + t_a(\text{CAS}) \dots \dots \dots (2)$$

Equation (2) expresses only the electrical characteristics of the RAM device, the guaranteed access time being given by the following expression.




Fig. 1.20 Dependency of $t_a(\text{RAS})$ on $t_d(\text{RAS-CAS})$

$$t_a(\text{RAS}) \leq t_d(\text{RAS-CAS}) \text{ max} + t_a(\text{CAS}) \text{ max} \dots \dots \dots (3)$$

In equation (3), for a value of $t_d(\text{RAS-CAS})$ greater than the maximum value ($t_a(\text{RAS})$) increases by the increased amount only.

During a read operation when the output is active, inputs $\overline{\text{RAS}}$ and $\overline{\text{W}}$ have no effect on the output. Only raising $\overline{\text{CAS}}$ to a high level will put the output in the high-impedance state.

The time from the rising edge of $\overline{\text{CAS}}$ until the output goes into the high-impedance state is defined as the output disable time ($t_{dis}(\text{CAS})$). This time, $t_{dis}(\text{CAS})$ is the period for the RAM output to go to the open state and should be distinguished from that time the output states to go to V_{OH} and V_{OL} .

If the pulse width $t_w(\text{CASH})$ is satisfied for $\overline{\text{CAS}}$, operation is guaranteed for any arbitrary timed rising edge after the next cycle, simplifying the design with respect to $\overline{\text{CAS}}$ timing.

The read cycle parameters $t_h(\text{CAS-R})$ and $t_h(\text{RAS-R})$ determine the read cycle ending time. Operation is guaranteed if either of these parameters are satisfied.

6. Write Cycle

Three types of write cycles are specified; early write, read write and read modify write.

(1) Early Write Cycle

Fig. 1.21 illustrates the timing relationship for this cycle.

This cycle is selected for applications in which the output is held at high impedance during the writing of data into the memory cell.

This cycle is executed by causing the $\overline{\text{W}}$ input to fall before $\overline{\text{CAS}}$.

The $\overline{\text{W}}$ and D inputs are latched by $\overline{\text{CAS}}$, then the data write is executed, the $\overline{\text{W}}$ and D input timing parameters $t_{su}(\text{W-CAS})$, $t_{su}(\text{D-CAS})$, $t_h(\text{CAS-W})$, and $t_h(\text{CAS-D})$ are determined by the falling edge of $\overline{\text{CAS}}$ as a reference point.

Two points here are worthy of consideration. First is the write pulse setup time $t_{su}(\text{W-CAS})$. This parameter is specified as minus 10ns, minimum.

The significance of this is that $\overline{\text{W}}$ inputs may occur anytime within before 10ns of the falling edge $\overline{\text{CAS}}$.

However, should the $\overline{\text{W}}$ input falling edge occur after $\overline{\text{CAS}}$, the rising edge of $\overline{\text{W}}$ is determined not by $t_h(\text{CAS-W})$, but by $t_w(\text{W})$.

The other point for consideration is setting $t_d(\text{RAS-CAS})$ between the minimum and maximum values. For this condition, gated $\overline{\text{CAS}}$ operation requires that as hold time the time from $\overline{\text{RAS}}$ for the $\overline{\text{W}}$ and D input, $t_h(\text{RAS-W})$ and $t_s(\text{RAS-D})$ and time from $\overline{\text{CAS}}$, $t_h(\text{CAS-W})$ and $t_h(\text{CAS-D})$ both must be satisfied.

64K-BIT DYNAMIC RAM

(M5K4164AP, M5K4164ANP)




Fig. 1.21 Early write cycle timing

(2) Read Write Cycle Timing

This cycle is used in applications where data is to be read out of memory while new data is being written into a memory cell.

The timing parameters for this read write cycle are shown in Fig. 1.22.

For this type of cycle, the $\overline{\text{W}}$ input signal falls after $t_{\text{d}}(\text{RAS-W})$ min and $t_{\text{d}}(\text{CAS-W})$ min.

The data read timing is the same as the read cycle. Since the read data is latched into an output buffer, $\overline{\text{W}}$

input can be made active without disabling the output.

Since the D input is latched by the falling edge of the $\overline{\text{W}}$ input, the $\overline{\text{W}}$ input falling edge is determined as a reference point for the D input setup time $t_{\text{su}}(\text{D-W})$ and hold time $t_{\text{h}}(\text{W-D})$.

Data is written into the memory cell between the time the $\overline{\text{W}}$ input signal falls and $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ rise. This time is specified as $t_{\text{h}}(\text{W-RAS})$ and $t_{\text{h}}(\text{W-CAS})$ and both of these must be satisfied.




Fig. 1.22 Read write cycle timing

(3) Read Modify Write Cycle

This cycle is used in applications such as ECC (see section on ECC) on which memory cell data is read and verified for correctness, the correct data being written into the cell if an error is detected. Fig. 1.23 shows the timing parameters of the read modify write cycle.

The RAM operation is the same as the previously described read write cycle except that after the data is read, data is written so the cycle is slightly extended.

The minimum time for the read modify write cycle is given by the following expression.

$$t_{CRMW \min} = t_{a(RAS) \max} + t_{MOD} + t_{h(W-RAS) \min} + t_{w(RASH) \min} + 3t_T \dots \dots \dots (4)$$

In equation (4), t_{MOD} is the time required for incorrect data to be rewritten correctly, and is a function of system design. In the device specifications $t_{CRMW \min}$ is specified for $t_{MOD} = 0$.

As previously described, the M5K4164AP write cycle mode is determined by the \overline{W} input falling edge timing. This falling edge timing does not limit the operation of the RAM but merely controls the output state. If the \overline{W} input falling edge does not satisfy the conditions described for the three write modes, data will be written but the output state will be indeterminate.




Fig. 1.23 Read modify write cycle timing

7. Page Mode Timing

Page mode operation is successive memory operations at multiple column locations within the same row address.

As with normal operation, page mode operation can be carried out in the read, early write, read write or read modify write modes. The timing parameters particular to the page mode of operation are shown in Fig. 1.24. The other parameters are the same as for normal cycles.

To perform page mode read and write operations, the $\overline{\text{RAS}}$ low-level pulse width, $t_w(\text{RASL})$ must be increased, the maximum value being $10\mu\text{s}$. The high-level $\overline{\text{CAS}}$ pulse width, $t_w(\text{CASH})$ is specified separately for the normal mode cycle and page mode. For the page mode, the pulse width must be increased. For details refer to the specifications.

For page mode operation the hold time $t_h(\text{CAS-RAS})$ must be satisfied for even the last cycle, as shown in Fig. 1.24. This applies to $\overline{\text{W}}$ as well.




Fig. 1.24 Page mode cycle timing

8. Refresh

Referring to the block diagram of Fig. 1.10, for each $\overline{\text{RAS}}$ cycle, one word line is selected for each of the upper and lower blocks, enabling access to 512 memory cells. Next, the 512 sense amplifiers operate to amplify and refresh the cell data. Address signal A_7 (ROW) has no connection with this refresh operation since it is used as a block select address for data read and write operations.




Fig. 1.26 Hidden refresh timing

9. $\overline{\text{RAS}}$ Only Refresh Timing

$\overline{\text{RAS}}$ only refresh is performed by setting $\overline{\text{CAS}}$ to high which sets the output to high-impedance while refresh is performed.

Both distributed and burst mode refresh can be performed.

Fig. 1.25 shows the timing parameters for $\overline{\text{RAS}}$ only refresh operation.




Fig. 1.25 $\overline{\text{RAS}}$ -only refresh timing

10. Hidden Refresh Timing

Hidden refresh is accomplished by setting $\overline{\text{CAS}}$ to low after a read cycle to hold the data in the valid state while refresh is performed.

Both distributed and burst mode refresh are possible. Fig. 1.26 shows the timing parameters for hidden refresh operations.

Data latched in the output buffer by the read cycle is refreshed during the hidden refresh cycles by $\overline{\text{RAS}}$. Therefore output data is held indefinitely as long as hidden refreshing is continued.

Timing design is simplified because the $\overline{\text{W}}$ signal may be changed in any state during hidden refreshing.

11. Refresh Operations Using Pin 1

To simplify the refresh operation, a function absolutely essential to dynamic RAM operation, two special refresh functions easier to use than the conventional $\overline{\text{RAS}}$ clock refresh have been provided.

These functions are automatic refresh and self refresh.

These special functions are implemented by an on-chip refresh counter, address multiplexer, and timer, along with the associated control circuitry. The following is an operational description of these circuits.

(1) Refresh Control Circuit

Fig. 1.27 shows a block diagram of the refresh circuit which makes use of Pin 1. The control circuit controls not only the refresh counter, address multiplexer and timer as shown in Fig. 1.27, but $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ circuits as well.

Pin 1 refreshing is controlled externally by the $\overline{\text{REF}}$ input and internally by the $\overline{\text{RAS}}$ signal which is generated by the refresh control circuit.

During pin 1 refresh operations, the $\overline{\text{CAS}}$ circuit with the exclusion of the output buffer is inhibited to prevent data writing and reading.




Fig..1.27 Refresh circuit block diagram

(2) Refresh Counter circuit

The M5K4164AP on-chip refresh counter consists of a 7-bit toggle-type counter, the individual counter output being used as the refresh address bit.

For automatic refresh operations, the refresh counter counts up synchronized to the internal clock signal ϕ_w which is synchronized in turn to the $\overline{\text{REF}}$ input, 128 $\overline{\text{REF}}$ pulses required to cycle to the original state. For self refresh operation, the refresh counter is free-running with a period of from 12 to 16 μs , counting up in synchronous to the refresh request signal REF REQ (described afterwards). A complete cycle and return to the original state requiring that the $\overline{\text{REF}}$ input be held low for 16 $\mu\text{s} \times 128$ (approx.) = 2ms.

The above described counting operation is performed approximately in synchronous with the refresh operation completion. The output of the refresh counter, Q_0 to Q_6 (refresh address) is held until the next refresh cycle, forming the address for the next cycle.

The refresh counter outputs are initialized by approximately 8 dummy cycles of $\overline{\text{RAS}}$, $\overline{\text{RAS}}/\overline{\text{CAS}}$, or $\overline{\text{REF}}$.

Therefore, no special initialization is required for this refresh counter.

However, the contents of the counter, that is the toggle counter flip-flop states, cannot be reset or preset externally during power up or dummy cycles.

For this reason, using both normal $\overline{\text{RAS}}$ and pin 1 refresh will cause the specified refresh time to be exceeded, and therefore should be avoided.

(3) Address Multiplexer

Fig. 1.28 shows the M5K4164AP on chip address multiplexer.

The address multiplexer consists of two MOS transistors at the address buffer inputs and the associated control signals (MUX, $\overline{\text{MUX}}$).

During a normal cycle, $\overline{\text{MUX}}$ is high and MUX is low, so that only the external address A_0 to A_6 is input.

For pin 1 refresh operations, MUX is low and $\overline{\text{MUX}}$ is high so that the refresh counter output signals Q_0 to Q_6 only are input to the address buffer.




Fig. 1.28 Refresh address counter and multiplexer circuits

(4) Timer Circuit

Fig. 1.29 shows the timer circuit block diagram while Fig. 1.30 illustrates its timing.

In the circuit of Fig. 1.29, the oscillator provides the substrate bias as well. The other circuits are active when \overline{REF} is low.

When \overline{REF} goes low, transistor Q_1 turns on, Q_2 turns off and the charge stored in C_2 passes through the rectifying circuit C_1 and Q_1 to discharge upon the falling edge of the oscillator output signal. The charge for one cycle of the oscillator output is proportional to the ratio of the capacitance of C_1 and C_2 .

The ratio of C_1 to C_2 is chosen such that the voltage across C_2 for an oscillator repetition period of 12 to $16\mu s$ is approximately equal to the threshold voltage of the next gate. When the C_2 voltage reaches V_{TH} , the refresh request signal REFREQ goes active, causing the RAM refresh operation similar to the automatic Refresh external signal \overline{REF} . When C_2 is charged by REFREQ, REFREQ goes low, causing a repetition of the above described timer operation.

As long as the \overline{REF} signal is kept low, this operation will automatically continue refreshing all memory cells every 2ms.




Fig. 1.29 Timer circuit block diagram




Fig. 1.30 Timer circuit timing

12. Automatic Refresh Timing

Automatic refresh is accomplished in the same manner as \overline{RAS} only refresh but without providing the refresh address data.

Fig. 1.31 shows the timing of the automatic refresh operation.

Automatic refresh begins when \overline{REF} is set to low $t_d(\overline{RAS}-\overline{REF})$ after \overline{RAS} goes high.

Shortly after the refresh cycle begins the internal RAS signal begins to operate to strobe the refresh counter output and perform the refresh.

The \overline{REF} input is internally latched. When the refresh operation is complete an internal refresh complete signal causes the chip to be precharged. Therefore, it is not necessary to use the \overline{REF} input to determine the precharge time greatly simplifying the timing design of \overline{REF} .

It is also possible to perform hidden refreshing by holding the \overline{CAS} input low after a read cycle. The timing is very similar to the \overline{RAS} hidden refresh operation timing. For details refer to the specifications.




Fig. 1.31 Automatic refresh timing

13. Self Refresh Timing

Self refresh is generally used for battery backup of memory contents.

Fig. 1.32 shows the self refresh timing relationships from which it can be seen that they are quite similar to those of automatic refresh. Self refresh begins when $\overline{\text{REF}}$ is set to low $t_d(\text{RAS-REF})$ after $\overline{\text{RAS}}$ is set to high.

Shortly after the beginning of the refresh cycle, the internal $\overline{\text{RAS}}$ signal begins to operate to strobe the refresh counter and perform the refresh operation.

As long as $\overline{\text{RAS}}$ is high and $\overline{\text{REF}}$ is low, the RAM will be

automatically refreshed. This operation is repeated with a period of from 12 to 16 μs . After 2ms, the refresh counter has gone through all of the row address, refreshing all of the memory cells. Self refresh ends when $\overline{\text{REF}}$ is set to high but setting $\overline{\text{REF}}$ to high may not terminate the internal operation of the circuit (refer to Fig. 1.30) so that one cycle time of $t_d(\text{REF-RAS})$ is required between setting $\overline{\text{REF}}$ to high and $\overline{\text{RAS}}$ to low.

As with automatic refresh, hidden refreshing is possible. For details refer to the specifications.




Fig. 1.32 Self refresh timing

14. Notes on the Use of Pin 1

- (1) When pin 1 is not to be used to refresh the chip, it should be handled in the following manner.

Since pin 1 refresh is inhibited by setting the $\overline{\text{REF}}$ input to high, the input should be set between V_{IH} min and V_{IH} max. (The pin 1 input leakage current for $V_{IN} = 6.5\text{V}$ is guaranteed to be below $10\mu\text{A}$.)

- (2) When the above method is not possible, pin 1 should be left open. Since as shown in Fig. 1.33 a MOS transistor is used to connect a pull-up resistor between the input terminals and V_{CC} , the terminal will be held to a high level (V_{CC}) when left open.

However, when the input is set low in order to perform a refresh operation, a current flows from V_{CC} to the input terminal. This resistance is made a very high value (approximately $3\text{M}\Omega$) in order to guarantee the specified leakage current of $10\mu\text{A}$ maximum for $V_{IN} = 0\text{V}$.

This high resistance results in pin 1 being susceptible to the effects of external noise so that if pin 1 is to be left open, such noise should be considered carefully.




Fig. 1.33 $\overline{\text{REF}}$ input equivalent circuit

(M5K4164AP, M5K4164ANP)

M5K4164AP Bit Map

To facilitate the generation of worst-case pattern checking and the optimization of test sequences, it is necessary to know the internal topology of a memory device. This section will examine the internal topology of the M5K4164AP.

1. Memory Array

Fig. 1.34 shows the dual in-line package as viewed from above with pin 1 to the upper right. It illustrates the memory cell layout.

The row decoder is located to the left of the memory cells while the column decoder is located parallel to the cells.




Fig. 1.34 Memory array location




Fig. 1.35 Address decoder location

64K-BIT DYNAMIC RAM

(M5K4164AP, M5K4164ANP)

2. Address Decoder

Fig. 1.35 shows the address decoder. To optimize pattern layout, the decoder is arranged as shown in Fig. 1.35. For this reason, with A_0 (row) as the least significant bit and A_7 (column) as the most significant bit, sequential binary addresses will not address adjacent cells in order.

For the arrangement of Fig. 1.35, Table 1.3 shows the addresses that will be accessed for sequentially incremented binary addresses if A_6 (row) is the least significant bit and A_0 (column) is the most significant bit.

Table 1.3 Address coding

Cell No.	Column							Row								
	(MSB)							(LSB)								
	A_0	A_5	A_4	A_3	A_2	A_1	A_6	A_7	A_7	A_0	A_5	A_4	A_3	A_2	A_1	A_6
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
⋮	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
⋮	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
32767	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
⋮	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
65535	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

4. Data Polarity

Because the sense amplifiers are located in the center of the bit lines of the M5K4164AP, half of the data matrix is stored in inverted form. While this has absolutely no effect on actual operation, it must be considered if a test is to be devised which will test all cells in the charged state. This bit inversion pattern is given in Table 1.4.

Table 1.4 Data polarity arrangement

A_7 (row)	A_0 (row)	Input data	Memory cell data	Output data
0	0	1	1	1
		0	0	0
	1	1	0	1
		0	1	0
1	0	1	0	1
		0	1	0
	1	1	1	1
		0	0	0



3. Bit Topology

For the purposes of simplified explanation, we have assumed thus far that the memory cells are located in an orderly fashion in a matrix. For actual devices, however, techniques required to increase the density on the chip dictate that an arrangement such as shown in Fig. 1.36 is used.

For this reason, this layout must be considered carefully when designing tests which detect interference between adjacent cells.

MITSUBISHI LSIs
64K-BIT DYNAMIC RAM

(M5K4164AP, M5K4164ANP)




Fig. 1.36 Simplified internal bit topology

Memory System Design Considerations

New memory systems designs are making use of dynamic RAM, static RAM, EPROM and other semiconductor memory devices. All of these devices have some general design considerations in common. This application note will examine some of the delicate timing considerations involved in the design of a dynamic RAM board.

1. Power Distribution

Fig. 1.37 shows the current waveform of an M5K4164AP dynamic RAM. Note that when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ go low, the row or column address latch and buffer are charged, and that when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ go high, the row or column address latch and buffer are precharged, resulting in a transient current waveform. The 60 to 80mA current pulse of approximate width 50ns and a risetime of 10 – 20ns represents the risetime which is observed at 50ms per division. With rise and fall times of this magnitude harmonic noise components above 10MHz are generated. It is therefore necessary when designing the board power distribution to suppress such noise and provide the device with a clean supply voltage. Decoupling capacitors should be used which are capable of charging a small loop.

Fig. 1.38 (a) shows the lumped constant equivalent circuit for a PC board. L_S and R_S represent the PC board inductance and resistance respectively. If we let the L_X and R_S of a 10mil wide 2-ounce copper pattern be 10nH/inch and 4m Ω /inch, then the generated spike voltage is given by the following expression.

$$L_S \cdot \frac{di}{dt} = 10\text{nH} \times 10 \times \frac{80\text{mA}}{10\text{ns}} = 800\text{mV}$$

$$R_S \cdot i = 4\text{m}\Omega \times 10 \times 80\text{mA} = 3.2\text{mV}$$

Since the effect of the series resistance R_S compared to that of the series inductance is very small, it may be neglected. The series resistance of L_S is frequency dependent, increasing with increasing frequencies.

To reduce the level of the spike voltage, as shown in Fig. 1.38 (b), a decoupling capacitor is used to decrease the series resistance. This is done by shortening the PC board current loop.

For a 0.1 μF capacitor value used with a 250ns cycle RAM, the spike voltage is given by the following expression.

$$V = \frac{1}{C} \int i 10dt = \frac{80\text{mA}}{0.1\mu\text{F}} \times 50\text{ns} = 40\text{mV}$$

This yields an acceptable value of spike voltage.

It is recommended that ceramic capacitors with good high frequency characteristics are used as the decoupling capacitors in memory arrays. The decoupling capacitor is

connected between the memory V_{CC} and the ground with as short a lead dressing as possible. In addition, as bulk decoupling a solid tantalum capacitor is required. This type of capacitor has a better transient response than other large value capacitors and can be used with one capacitor per 16-memory devices between V_{CC} and the ground.

The power supply traces for a memory array should be made as wide as possible and it is recommended that they be arranged in a grid. Fig. 1.39 (a) shows an example of such an arrangement.

As another method, the use of multi-layer boards is possible, and is an effective method in simplifying power distribution.




Fig. 1.37 Supply current vs time RAS/CAS cycle
RAS-only cycle




Fig. 1.38 (a) PC board trace equivalent circuit

(M5K4164AP, M5K4164ANP)




Fig. 1.38 (b) PC board trace equivalent circuit with decoupling capacitors

2. Signal Distribution

The next most important consideration in the design of a memory system is the design of memory signal (address, data, and control signals) distribution.

For the case of the M5K4164AP dynamic RAM, two types of chip enable signals exist; $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. If these are to be driven by TTL circuits, it is very important to keep the driving TTL device as close as possible to the RAM array. This minimizes the transmission line impedance mismatch between the RAM array loaded line and the TTL driver. Another technique is the use of a damping resistor located close to the driver. The value of this resistor is selected to provide a good waveform at the RAM input, the usual values being in the range 10 to 50Ω. This technique brings the output impedance of the driver close to the line impedance which minimizes waveform overshoot and undershoot.

To eliminate crosstalk from $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$, the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ signal lines should be kept at 90° to the traces for other signals. If this is impossible, they should be kept as far as possible from traces of other signals. In addition the address and data signal traces should be kept as short as possible. Fig. 1.39 (b) shows an example of a printed board pattern for a 128K-bite memory system.




Fig. 1.39 (a) Gridded power distribution and decoupling capacitors

3. Logical Considerations

Far memory systems with critical timing, it is necessary to consider the propagation delay to surrounding ICs. To minimize signal delay, gate selection and the use of the same IC package for related signals are effective in reducing the difference in delays between signals. To reduce the capacitive loading on drivers, it is necessary to limit the number of drivers per memory array. For $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$, 8 memories/driver and for address 16 memories/driver are recommended.




Fig. 1.39 (b) Printed board pattern

M5K4164AP Refresh Methods

The refreshing of the M5K4164AP cell matrix requires the refreshing of 128 row addresses at least every 2ms. In addition to the previously available $\overline{\text{RAS}}$ -only refresh method, the M5K4164AP provides $\overline{\text{REF}}$ (pin 1) automatic refreshing, and self-refreshing. This section will cover the application of $\overline{\text{REF}}$ refresh operations.

1. Automatic Refresh

Automatic refresh begins after RAS precharge ($\overline{\text{RAS}}-V_{IH}$) upon setting $\overline{\text{REF}}$ (pin 1) to low. This method is quite similar to the $\overline{\text{RAS}}$ -only refresh with the refresh address counter output present as a 7-bit word for automatic refreshing the refresh counter being automatically incremented at the end of the refresh cycle. Fig. 1.40 shows the automatic refresh timing.




Fig. 1.40 Automatic refresh timing

(M5K4164AP, M5K4164ANP)

Automatic refresh has many advantages over the $\overline{\text{RAS}}$ -only refresh method generally used previously. As shown in Fig. 1.41, $\overline{\text{RAS}}$ -only refresh generally requires logic circuitry. This consists of the row-address, column-address

and refresh address multiplexer and refresh address counter. With automatic refresh, the dotted area shown in Fig. 1.41 may be eliminated.




Fig. 1.41 Address multiplexer and refresh address counter

By decoding $\overline{\text{RAS}}$, one bank of a complex memory system may be selected, while for $\overline{\text{RAS}}$ -only refresh $\overline{\text{RAS}}$ is fed to all portions of the memory requiring the decoder as shown in Fig. 1.42 (a). With automatic refresh, $\overline{\text{RAS}}$ is used

during the memory cycle and $\overline{\text{REF}}$ for the refresh cycle independently so that the gate shown in Fig. 1.42 (b) can be eliminated.




Fig. 1.42 (a) $\overline{\text{RAS}}$ decoder in $\overline{\text{RAS}}$ -only refresh




Fig. 1.42 (b) $\overline{\text{RAS}}$ decoder using $\overline{\text{REF}}$ pin

Another feature of automatic refresh is that the timing of the refresh controller is simplified. The timing for $\overline{\text{RAS}}$ -only refresh and automatic refresh is shown in Fig. 1.43 (a) and Fig. 1.43 (b) respectively.




Fig. 1.43 (a) $\overline{\text{RAS}}$ -only refresh timing




Fig. 1.43 (b) Automatic refresh timing

For $\overline{\text{RAS}}$ -only, the controller disables the address multiplexer upon entering the memory cycle while it enables the refresh counter output. Next, after a delay time of t_1 (required because of the address buffer delay time and row address setup time $t_{su}(\text{RA-RAS})$, $\overline{\text{RAS}}$ is set to low. The refresh cycle ends at the time t_2 that $\overline{\text{RAS}}$ is precharging.

In contrast to this, the automatic refresh controller sets $\overline{\text{REF}}$ to low simultaneously with the beginning of the refresh cycle, and after the $\overline{\text{RAS}}$ precharge time t_3 , the refresh cycle ends. For this reason, there is no necessity to consider the settling time for address selection.

2. Self Refresh

Self refresh, similar to automatic refresh, sets $\overline{\text{REF}}$ low after $\overline{\text{RAS}}$ precharge occurs, beginning the internal refresh cycle. This method of refresh ignores all other inputs as long as $\overline{\text{RAS}}$ is high and $\overline{\text{REF}}$ is low, making use of an internal timer to automatically refresh the row addresses every 12 – 16 μs which enables all cells to be refreshed within 2ms. The rising edge of $\overline{\text{REF}}$ terminates the refresh operation and after one cycle ($t_d(\text{REF-RAS})$) a normal read-cycle is entered. Fig. 1.44 shows the timing for the self refresh cycle. Self refresh is an extremely effective method of providing memory backup by means of a secondary power supply. As shown in Fig. 1.45, most of the required functions are implemented within the chip for the $\overline{\text{RAS}}$ -only refresh with a simplified external circuit. This results in low power consumption and a long life for the secondary power supply.




Fig. 1.44 Self-refresh timing

As described above, self refresh may not be used in the RAS-only refresh mode. In designs using two refresh counters (internal and external) which operate independently, guaranteeing the refresh (2ms) time is difficult.




Fig. 1.45 Typical dynamic RAM system with battery back up

64K-BIT DYNAMIC RAM

(M5K4164AP, M5K4164ANP)

3. Design Example

The design example shows the increased effectiveness of $\overline{\text{REF}}$ refresh when the M5K4164AP is used as the memory for a microprocessor. This design example illustrates the interface between the M5K4164AP and the microprocessor.

When using $\overline{\text{REF}}$ for the microprocessor memory interface, two methods are possible. One is asynchronous refresh and the other involves synchronously refreshing the memory. The former technique is not affected by the microprocessor status (i.e., reset, wait state, DMA, and CPU clock). However, control logic is somewhat complex. While

the second method makes use of simple control logic, the microprocessor must satisfy the refresh operation timing conditions.

Fig. 1.46 through 1.48 show the block diagram, schematic diagram, and timing diagram for the asynchronous refresh example. For this example, the refresh cycle counter refresh request ($\overline{\text{REFREQ}}$) starts the refresh cycle independently of the microprocessor operation. The arbiter determines whether the microprocessor (RAMREQ) or refresh cycle counter (REFREQ) has access to the RAM.





Fig. 1.46 Block diagram of the design example (Asynchronous)

(MSK4164AP, MSK4164ANP)



- Note 1. indicates the logic for $\overline{\text{REF}}$ function.
 Note 2. CPUCLK 3MHz MAX. Minimum frequency should be selected not to exceed the refresh memory cycle. (128 cycles within 2ms interval.)

Fig. 1.47 Design example of microprocessor interface (Asynchronous)

(M5K4164AP, M5K4164ANP)




Fig. 1.48 Memory and refresh timing (Asynchronous)

(M5K4164AP, M5K4164ANP)

A bootstrap ROM, commonly used in this type of memory system, is shown in the example. This is used to load the initial program of a RAM-based system into RAM from disk, for system initialization. In this example, the SOD (Serial Out Data) of the M5L8085AP is used to select either the bootstrap ROM or RAM as shown in Fig. 1.49.

Fig. 1.50 and 1.51 show the schematic diagram and timing for the synchronous refresh example. In this

example a Z80 microprocessor is used with synchronous refresh. As shown in Fig. 1.51, after the Z80 fetch instruction, the refresh operation is performed (T_3 and T_4 state).

In this manner refresh is performed synchronously with microprocessor operation. As mentioned previously, this type of operation involves a variety of limitations which must be considered carefully when designing such a system. (i.e., wait state, DMA, reset and CPU clock cycle)




Fig. 1.49 Start-up procedure of the memory-overlapped system




Fig. 1.50 Design example of microprocessor interface (Synchronous)

(M5K4164AP, M5K4164ANP)




Fig. 1.51 OP code fetch and refresh timing

STATIC RAM TECHNOLOGY

Introduction

Static RAM, though inferior to dynamic RAM in density of integration, is used for a wide variety of applications. It is easy to use as it does not require clocks, refresh operation or related controlling peripheral ICs. In addition, static RAMs are available for equipment requiring high-speed operation or battery backup in case of power failure.

1. Classification of Static RAM

Static RAMs are classified into the following:

- (1) medium-speed NMOS for easy use and economy
- (2) ultra-high speed NMOS for computer application
- (3) CMOS for battery backup.

Mitsubishi Electric Corporation provides the following lineup of static RAM.

- | | |
|---------------------------|---|
| (1) Medium-speed NMOS | M58725P |
| (2) Ultra-high-speed NMOS | M5M2167S/P, M5M2168S/P |
| (3) CMOS | M5M5116P, M5M5117P,
M5M5118P, M5M5165P |

2. History of Mitsubishi Memory Cells

The history of Mitsubishi memory cells is illustrated in Fig. 2.1. Mitsubishi Electric began producing 256-bit E/E type memory cells and later shifted over to high resistive load

types, diminishing cell area and cutting power consumption of memory cells. A high resistive load, which is available up to $100M\Omega$ has reduced the cell current to as low as $10nA$ /cell. CMOS was started at 1K bits, developed into 4K bits and then to 16K bits. The standby supply current consumed in the cells and in periferal circuits is as low as the leakage current. The specified value is $20\mu A$, but the typical value is less than $1\mu A$, enabling long term battery backup operation. CMOS, however, has suffered the disadvantage of poor production costs due to its larger cell area. In the past, either economical NMOS or low power CMOS had to be selected to match the application. But, the situation has somewhat changed with the appearance of 64K bit memories, incorporating NMOS and CMOS technology. The mixture of high resistive load NMOS cells and CMOS peripherals, realized the hybrid which has the economy of NMOS and the low power of CMOS. Mitsubishi has provided the M5M5165P fabricated by this technology. The technical factors resulting in the development of this product are as follows: i) limit of large power consumption and ii) technology of fabricating high resistance of several tens of $G\Omega$ enabled low standby current which is enough for battery backup applications.




Fig. 2.1 History of Mitsubishi cells

3. Methods of Power Saving

Power consumption has become a major problem as memory capacity has increased. The solution lies in 1) the use of CMOS for peripheral circuits, 2) the division of cell array and 3) the employment of internal synchronous circuits.

Method (1) has been employed in the 64K CMOS M5M5165P.

Method (2) is aimed at decreasing the number of memory cells selected by the word decoder in order to decrease the current that flows into cells from the bit line. Fig. 2.2 shows examples of dividing the cell array. With 1K and 4K bit RAM, all the bit lines are activated, while 1/2 of the bit lines are activated with 16K and only 1/4 are designed to be activated with 64K. (d) is called the divided word line method (DWL), dividing the memory cell array into arbitrary lines, which is considered to be an important method to deal with RAMs of greater capacity in the future. The internal synchronous circuit (3), designed to cut DC current, lowers the average current greatly by the employment of a dynamic circuit. In previous asynchronous circuits, DC current was constantly running while chips were in the active state.

A problem with the internal synchronous circuit is providing a standard clock. Unlike dynamic RAM, static RAM

is not given an external clock and must generate the clock by itself. As the memory cycle of static RAM starts with an address change, the internal synchronous circuit makes use of changes in the address signal and generates an internal clock. In this circuit, the charging current of internal mode capacitance runs at the peak rate at the beginning of the cycle and no current runs after the access is finished. As the average current can be decreased to 1/10 of the conventional one (at 1 MHz, this device is most suitable for battery-operated equipment such as hand held computers.

4. Package

The more the capacity, the more the number of pins. (4K has 18 pins, 16K, 24 pins and 64K, 28 pins). On the other hand, a smaller package is required for the high density mounting. Available packages which meet these requirements are flat package, chip carrier (LCC), ZIL (zigzag in-line), or shrink pack (lead spacing is 2/3 of the normal type).

Mitsubishi provides the 16K CMOS RAM M5M5116FP series using the flat package. Fig. 2.4 shows the outline difference between the DIP and flat package. The flat package is approximately half the size of DIP.




Fig. 2.2 Examples of memory cell array




Fig. 2.3 Circuit diagram of internal synchronous circuit




Fig. 2.4 Comparison of package outlines

OPERATION OF STATIC RAM

The timing of static RAM is simple and operation modes are very easily understood because of its asynchronous operation that does not require strobe signals to take in clock signals or external signals.

In this chapter, basic operation of static RAM and functions of various input signals are illustrated using the M58725P 16K static RAM as an example.

Fig. 2.5., 2.6., 2.7. are the block diagram, pin configuration and function table of M58725P.




Fig. 2.6 Pin configuration of M58725P

S	OE	W	Modes	DQ ₁ ~DQ ₈	I _{CC}
H	X	X		High impedance	Standby
L	L	H	Read mode	D _{OUT}	Active
L	X	L	Write mode	D _{IN}	Active
L	H	H	—	High impedance	Active

Fig. 2.7 Function table of M58725P




Fig. 2.5 Block diagram of M58725P

1. Functions of input signals

(1) Address signals ($A_0 \sim A_{10}$)

Address signals select one random bit out of the memory matrix. Read/write memory operation is made to the cell which selected by address signal.

(2) Chip select signal (\bar{S})

When $\bar{S} = L$, RAM is in the active state, enabling read/write memory operation. When $\bar{S} = H$, RAM is in the non-selective state, disabling memory operation. In this case, the output is in the high impedance state, easily expanding memory capacity with other memories by OR connection. In addition the supply current is in standby state and is reduced to one tenth of the normal level which contributes to the power saving of a large memory system. In most cases, like M58725P, the chip select signal is in negative logic (chip is selected when signal is L) but it is noted that S2 of M5M5165P is in positive logic (chip is selected when signal is H).

(3) Write control signal (\bar{W})

The \bar{W} signal controls operation modes of read and write. The low level \bar{W} enables the write mode and the high level \bar{W} enables the read mode. When the write mode is enabled the data input/output (DQ) terminal is in high impedance state.

(4) Output enable signal (\overline{OE})

The \overline{OE} signal controls the output stage directly at high speed. When $\overline{OE} = L$, the DQ terminals are in the output mode, and when $\overline{OE} = H$, they are in the high impedance state. When write operation is enabled and \overline{OE} is set to H, the DQ terminals are in high impedance state and, thus, clash of RAM data output and data input, so called data bus contention, is avoided. When read operation is enabled, \overline{OE} must be L so that DQ terminals may be in the output mode.

2. Read operation

Fig. 2.8 shows the timing diagram of the read cycle. When \bar{S} and \overline{OE} are L and \bar{W} is H, the read mode is enabled and the memory cell data selected by the address signal is read at the DQ terminal. There are three kinds of read cycle timing, as shown in Fig. 2.8. They are defined as (a) address access time $t_{a(A)}$, (b) chip select access time $t_{a(S)}$, and (c) \overline{OE} access time $t_{a(OE)}$.

(a) is applied when \bar{S} and \overline{OE} have already been set to L long before the address change. (b) is applied, contrary to (a), when \bar{S} is set to L simultaneously or after the change of the address signal. In this case, \overline{OE} must be L before the address change, as well as in the case of (a).

(c) is applied when the \overline{OE} signal has been set to L well after the change of the address signal or the chip select signal. The \overline{OE} signal controls the output buffer circuit directly at a high speed, so the high speed access time of nearly one-half of that of (a) or (b) is available. When \overline{OE} is set L faster than the timing of $t_{a(A)} - t_{a(OE)}$ or $t_{a(S)} - t_{a(OE)}$, (a) or (b) is applied.





Fig. 2.8 Read cycle timing

3. Write operation


Fig. 2.9 shows the timing diagram of the write cycle. Write operation is executed when \overline{S} and \overline{W} are both L. When either \overline{S} or \overline{W} goes to H, the data of the DQ terminal is written

into the memory cell. Therefore, for the rise of \overline{W} or \overline{S} , data setup time $t_{su(A)}$ and data hold time $t_{h(D)}$ must be maintained. Address setup time $t_{su(A)}$ and write recovery

(a) WRITE CYCLE 1 (\overline{W} CONTROL MODE)



(b) WRITE CYCLE 2 (\overline{S} CONTROL MODE)



$\overline{OE} = L$

Note: When the falling edge of \overline{W} is prior to the falling edge of \overline{S} , the output is maintained in high impedance state.

Fig. 2.9 Write cycle timing

time t_{wr} are defined in order to avoid writing into a cell designated by previous or following cycles.

At the write cycle, the data bus contention problem is a matter of concern. The subject is discussed in detail in later chapters.

4. Standby Mode

When \bar{S} is H, the chip becomes non-selective mode and the supply current is in the standby mode. The Supply current decreases to one tenth of the normal operation level, which contributes to power saving in systems that use many memory devices. Fig. 2.10 shows the supply current waveform for M58725P.

In the case of CMOS RAM, the stand by current is as low as the leak current and, the memory cell data can be held at a V_{CC} of 2V, enabling battery backup applications.

APPLICATION OF STATIC RAM

To explain the application of static RAMS, two examples are used; M58725P, which has \overline{OE} input, and M5M5118P, which has no \overline{OE} inputs.

1. Application of M58725P

Fig. 2.11 is an example of an M58725P application. The 8085A is used for the CPU. The chip select signal is gated by ALE output of 8085A. Therefore, the chip select signal turns to low, synchronously with the fall of ALE. \bar{W} is




Fig. 2.10 Power saving by \bar{S}

connected to \bar{WR} and \overline{OE} is connected to the \bar{RD} output of the CPU. The RAMs which have \overline{OE} input can avoid the data bus contention problem by use of \bar{RD} output as an \overline{OE} signal.




Fig. 2.11 Application circuit of M58725P




Fig. 2.12 Write cycle timing

2. Application of M5M5118P

The M5M5118P offers easy memory expansion or battery backup due to its two chip select signals, but because of the lack of \overline{OE} input, the data bus contention problem must be taken into consideration during system design. Fig. 2.12 illustrates the timing diagram of the circuit shown in Fig. 2.11. In this system, \overline{S} is synchronous with ALE and \overline{S} is set to low before setting to \overline{W} . Therefore, when a RAM without an \overline{OE} terminal, like M5M5118P, or a RAM whose \overline{OE} terminal is fixed to low is used, data input/output terminals are in the output state during the period shown by broken lines, causing contention of RAM and CPU outputs, making a large current flow through each output transistor. Output bus contention should be considered only at the beginning of the write cycle, the period shown by cross hatching but is no longer a concern once write is completed because both outputs have the same phase. But data bus contention can be avoided when \overline{S} is turned to low simultaneously with \overline{W} or right after \overline{W} . This is because, when \overline{S} and \overline{W} are turned to low simultaneously, the output buffer circuit remains in high impedance state. This timing can be obtained by adding \overline{WR} and \overline{RD} as a condition of generating the chip select signal as shown in the application example in Fig. 2.14.




Fig. 2.13 Data bus contention




Fig. 2.14 Circuit diagram for preventing data bus contention (Application circuit of M5M5118P)

3. Precaution against Noise

When memories which have power saving function by chip selection shift from standby mode to operation mode, the supply current shows a change of several 10mA. In the read cycle, the discharging and charging currents for the output load capacitance run as peak currents for V_{CC} and GND. The current increases with the number of output terminals, hence, for a static RAM of x8 structure, the current is considerable. Fig. 2.15 shows the supply current waveform of the M5M5165P. Noises generated by large current changes narrow operating margins or induce faulty operation. Less consideration has been give to SRAM compared to DRAM in the past. Now, due to its considerable improvement on speed, SRAM has become susceptible to noise. Adequate consideration, therefore, must be given to the pattern design of the circuit board. To absorb noise, a $0.1\mu\text{F}$ ceramic capacitor is recommended to be placed between each device.




Fig. 2.15 Waveform of supply current (M5M5165P)

APPLICATION OF CMOS RAM

1. Power Down Characteristics

The conditions that set supply current in the standby state are different from product to product. Fig. 2.16 shows differences of input circuits. M5M5116P has two chip select inputs with the power saving function which is assigned only to $\overline{S_2}$. When $\overline{S_2}$ is set to V_{CC} level, the minimum standby is obtained. But $\overline{S_2}$ is not set to V_{CC} level penetrate current runs into the first stage inverter of the $\overline{S_2}$ input buffer, as shown in Fig. 2.17. Therefore, in the case of system power failure, $\overline{S_2}$ must quickly be set to the V_{CC} level to prevent the penetrate current and accompanied faulty operation. For the other inputs, there are no limitations on the input level, because all of the other input circuits are controlled by $\overline{S_2}$.

M5M5118P has two chip select inputs, $\overline{S_1}$ and $\overline{S_2}$, and when either of them is set to the V_{CC} level, the device is set in the complete standby state.

The M5M5165P has two chip select inputs, $\overline{S_1}$ and S_2 , both of which have the power-cut function. As the input circuit of $\overline{S_1}$ is controlled by S_2 , the circuit is in the complete standby state when $S_2 = GND$. But when $\overline{S_1} = V_{CC}$, S_2 must be set to the GND level to accomplish the complete standby state. The distribution of standby current is shown in Fig. 2.18. The standby current of the full CMOS RAM is so small that it enables a very long battery backup operation. (several 100nA) On the other hand, the current

of the mixed CMOS RAM (NMOS cell + CMOS periferal) is fairly large (several $10\mu A$). But, it can support battery back operation for the short term. The chois is made according to purpose and application.




Fig. 2.17 Penetrate current of CMOS inverter




Fig. 2.16 Difference of input circuits




Fig. 2.18 Distribution of standby current

NON-VOLATILE MEMORY SYSTEM

We can relatively easily design a large non-volatile memory system with little additional interface logic by using CMOS RAMs. The block diagram of a basic computer system that uses CMOS RAMs is shown in Fig. 2.19, and the power supply on-off timing of the system are shown in Fig. 2.20. It is usually necessary to have advanced warning that AC power has been lost. This warning signal produced by the power-fail-detect circuit interrupts the processor, which stores the volatile data in the non-volatile area (CMOS RAMs) before the system's DC source drops. And after the RAMs have been protected, their V_{CC} power source is replaced by V_{BAT} , as shown in Fig. 2.20.




Fig. 2.19 Non-volatile memory system




Fig. 2.20 Power on-off timing

EXAMPLE OF CMOS NON-VOLATILE MEMORY SYSTEM

Power-Failure Detection

The power-fail-detect circuit watches a separate power supply point to provide an advanced warning of power failure. As described before, this warning signal (power fail) can interrupt the processor or merely protect the CMOS RAMs.

Fig. 2.23 is a simplified diagram of the power-fail-detect circuit. This shows that the power failure is detected from the secondary transformer output, which is not regulated. The Zener-diode voltage and RC time constant should be well selected to prevent AC power failure from shutting down the memory system.




Fig. 2.21 Power-fail-detect circuit

Power-Switching Circuit

The power-switching circuit replaces the main source V_{CC} by the back-up power source V_{BAT} when V_{CC} drops, and replaces the V_{BAT} by the V_{CC} when the V_{CC} voltage rises enough to enable normal operation.

Two types of power-switching circuit are shown in Fig. 2.22 and Fig. 2.23. The diode-coupled circuit in Fig. 2.22 requires the main DC supply V_{CC} to be above the required V_{BAC} voltage by the amount of drop through the diode (about 0.6 ~ 0.7V). Fig. 2.23 shows a transistor-coupled circuit, which has better performance than the circuit in Fig. 4. In this case it is recommended to use a transistor with low collector-base saturation for Q1.




Fig. 2.22 Diode-coupled switching circuit




Fig. 2.23 Transistor-coupled switching circuit

4. Application Circuits

Fig. 2.24 shows an example of a non-volatile memory system using 64K bits CMOS RAM M5M5165P.

In this case, the memory protect signal is detected from the system power supply V_{CC} . However it is safer to protect the memory by taking the signal out of the non-regulated power supply, as shown in Fig. 2.21. Because protection is executed before the fall of V_{CC} and reset after the rise of V_{CC} .

[Bit Map]

To make the best use of a test pattern or to do a failure analysis, it is necessary to know the relationship between external address and the actual cell location inside the chips. In such a case, a bit map is used to know the topology of the memory array. Figs. 2.25 ~ 2.29 show the bit maps of all static RAMs which are in production.




Fig. 2.24 Application of non-volatile CMOS Memory




Fig. 2.25 M58725P




Fig. 2.26 M5M5116P/M5M5117P/M5M5118P




Fig. 2.29 M5M5165P

(M5L2716K, M5L2732K, M5L2764K, M5L27128K)

3. EPROM

3.1 EPROM Technology

INTRODUCTION

With their ability to be electrically programmed and erased with ultraviolet light, EPROM (Erasable and Programmable Read Only Memory) devices have achieved high popularity for their ease-of-use and are retaining their position as the target for memory development.

Although the EPROM was originally developed for use as a microprocessor system debugging ROM, the device has undergone significant improvements in density, reliability, and basic process technology as well as cost per bit which have extended its usefulness beyond microprocessors into such equipment as cash registers, point-of-sale equipment, household appliances, entertainment equipment, and a variety of other fields. Since the introduction by Mitsubishi Electric of a p-channel 2K-bit EPROM, the development of n-channel devices has enabled remarkable improvements in access time, and density in the form of an 8K-bit device. The market is now being supplied with easy-to-use, single-power supply 16K/32K bit devices and high-speed, large capacity 64K/128K bit devices. This section will briefly outline the progress made in EPROM technology including a description of circuit configuration and notes on applications.

The Structure and Basic Operation of a Memory Transistor

As shown in Fig. 3.1, increasing EPROM capacity has been accompanied by changes in the memory transistor structure. The 2K-bit device made use of a P-channel MOS transistor to form an insulated single-layer polysilicon floating gate. In contrast to this, devices of 8K-bit capacity and greater make use of n-channel transistors and two-layer gate structure with a control gate to which a voltage may be applied placed over the floating gate. A capacitance between the control gate and the floating gate form an acceleration field for electron injection to the floating gate. Programming is performed in the following manner. For programming operations a high voltage is applied to the drain and control gate. By virtue of the control gate, capacitance between control gate and floating gate a channel is formed between the source and drain through which a current flows. As a result, for high drain voltages current induced breakdown occurs. The hot-electrons produced as a result of this breakdown phenomena exceed the high energy barrier and are injected into the floating gate. By imparting a voltage to these injected electrons the control gate can have higher threshold voltage than before injection (refer to Fig. 3.2), and the read voltage may be applied to the control gate while maintaining an open circuit. This ends the write operation. This applies to the memory transistors used in presently available EPROM devices of 8K-bit capacity and over. Fig. 3.3 shows the programming characteristics (dependency of the threshold value on the write pulse width) for 16K- and 32K-bit memory transistors.

The injected charge is located on the floating gate which is surrounded by a $1,000\text{\AA}$ thick silicon oxide layer of good insulating characteristics, and is therefore retained for a long period. It is the retention of this charge which holds the written data. A significant feature of two-layer gate structure is the associated increase in density. As shown in Fig. 3.1, whereas in the single-layer gate an additional row selection transistor is required, the two-layer memory transistor eliminates this necessity by having the control gate serve two functions.




Fig. 3.1 Memory transistor construction




Fig. 3.2 Variation in memory transistor threshold voltage (V_{GO} : Read gate voltage, both vertical and horizontal scales are arbitrary)

(M5L2716K, M5L2732K, M5L2764K, M5L27128K)

The introduction of 8K- and 16K-bit devices and greater was accompanied by improvements of control gate structure. As shown in Fig. 3.1, whereas for the 8K-bit device the side of the floating gate is completely covered by the control gate, this is not true of devices of 16K-bit capacity and greater. It should be noted that while significant improvements in overall capacity has been made, chip size remains essentially unchanged, the 16K-bit chip size being merely 8.2% greater than that for the 8K-bit device. These devices have been improved to the 64K/128K bit devices by decreasing the chip size vertically and horizontally.

Erasing is done by exposing the device to ultraviolet light. The electrons on the floating gate receive the ultraviolet energy, pass through the oxide layer and escape. The transmittivity of ultraviolet radiation from a low pressure mercury lamp through polysilicon is low compared to silicon oxide. For this reason, the ultraviolet energy reaching the floating gate of 16K-bit and greater memory devices, using transistors without polysilicon sides is larger than the 8K-bit structure. This results in shorter erase times for 16K-bit devices and over. Fig. 3.4 illustrates the change in threshold value by exposure of ultraviolet energy.




Fig. 3.3 Dependency of V_{TH} on write pulse width (16K-bit and 32K-bit)




Fig. 3.4 Variation in V_{TH} with erasure time




Fig. 3.5 EPROM Block diagram

EPROM Circuit Configuration and Characteristics
Circuit Configuration

Fig. 3.5 shows the block diagram of an ultraviolet light erasable EPROM. Currently available devices are configured in 8-bit words with the memory cells arranged in eight blocks. Input and output is performed in parallel by means of the signal lines $D_0 \sim D_7$ connected to these eight blocks. The address signals are divided into column decoder inputs and row decoder inputs. For a 128K-bit EPROM, five address signals are input to the column decoder while nine address signals are input to the row decoder, the memory being arranged as a matrix of $2^5 (=32)$ columns by $2^9 (=512)$ rows.

After decoding, the column signals are input to the column selection transistor gate which is connected to the memory cell drain. Finally, the decoder row inputs are connected to the memory control gates. Sense amplifiers and data input/output buffers used in read and program operations are connected to the drains (data lines) of the memory cells controlled by the column selector transistors. Almost all of the chip area is taken up by the memory cells, address circuits, decoders, and data circuits, the remaining area being allotted to the important control circuits.

These control circuits consist of the chip enable and output enable circuits. The former controls the power down operation or programming operations. The latter circuit controls the enabling or disabling of the output signal by means of the \overline{OE} signal. 16K-bit devices and over are provided with these two select/unselect control circuits. The two line control method is very effective for QR-connecting of multiple devices. If only one signal were allowed to control chip select and unselect, cases could arise where one chip is enabled for output before the previous chip goes into the floating state.

(M5L2716K, M5L2732K, M5L2764K, M5L27128K)

As shown in Fig. 3.6, this results in excessive current flowing and the generation of power supply noise. In addition, data on the bus is unstable before and after address changes. This condition is called "the bus contention problem" and can be eliminated by using the \overline{CE} as the chip enable and \overline{OE} as the output enable signal in a two-line control mode.

EPROM Operation, Characteristics, and Application Notes.

The basic operations possible with an EPROM are programming, read, and erase. These operations will be discussed with respect to 16K- and 32K-bit devices along with some precautions for use. Table 1 summarizes a comparison of the characteristics of EPROM devices currently available.

(1) Programming Operations

The normal state of all cells for an EPROM device when shipped or after erasure is "1", programming operations change the memory cell contents to 0. Programming operations are performed in groups of 8 bits (one word). After applying the programming voltage to the programming pin and selecting the program mode, the address data is set up. Next, a programming pulse of the required width is input. The active state of this pulse depends on the device (for instance, for 16K-bit devices the pulse is active high while for 32K, 64K and 128K-bit devices it is active low), so that care should be taken when generating this pulse. Although it is often thought that the higher the programming voltage and the wider the programming pulse, the more effective the programming operation will be, the device characteristics dictate that the best programming will be achieved by setting these values to the central specification values. In particular, the maximum allowable voltage for programming that may be applied to the V_{pp} pin is 26V. Care must be taken that the V_{pp} supply doesn't overshoot the 26-volt maximum specification. Programming for both 16K- and 32K-bit devices can be performed in any arbitrary order, further simplifying the programming operation.




Fig. 3.6 Fighting for an OR-connected bus

Table 3.1 Comparison of Available EPROM Devices

MEMORY CAPACITY (BITS)	2K (256 × 8)	3K (1024 × 8)	16K (2048 × 8)	32K (4096 × 8)
TYPE	M5L1702AS	M5L2708K	M5L2716K	M5L2732K
CHANNEL TYPE	p	n	n	n
CHIP AREA	14.2mm ²	17.8mm ²	19.3mm ²	22.5mm ²
ADDRESS ACCESS TIME (MAX)	1000ns	450ns	450ns	450ns
POWER DISSIPATION (MAX)	600mW	800mW	525mW	787mW
POWER DISSIPATION PER BIT	0.3mW	0.1mW	0.03mW	0.02mW
SUPPLY VOLTAGES	+5, -9V	+5, -5, +12V	+5V	+5V




Fig. 3.7 Read timing diagram

(2) Read Operation

The read mode is enabled by lowering the program voltage and using the chip enable signal to select the chip, and the output control signal to enable the output of the memory contents at the selected address. The chip enable signal serves also as the power down signal, enabling an extreme limitation on power consumption for the non-selected periods. Access time is specified in terms of chip enable, address, and output enable access times, the power down feature making the chip enable access time generally the longest. Operating conditions and output timing should be carefully considered as high temperatures and excessive output loads have an adverse affect on access time. Fig. 3.7 shows the read timing for 16K-bit and 32K-bit devices with Fig. 3.8 and Fig. 3.9 giving the chip enable access time dependency on temperature and load capacitance.

(M5L2716K, M5L2732K, M5L2764K, M5L27128K)




Fig. 3.8 2716 Chip select access time temperature characteristics example




Fig. 3.9 2716 Chip select access time load capacitance dependency

(3) Erasure

Erasure is performed by exposing the chip to ultraviolet light. Fig. 3.4 shows the change in memory transistor threshold value with relationship to ultraviolet radiation. The erasure time should be selected to allow for variations in the memory transistor characteristics. Fig. 3.10 shows the relationship between the ultraviolet radiation time and the number of bits erased. Verification of erasure by means of a PROM programmer should not be assumed to indicate that the EPROM is sufficiently erased. While the required erasure time depends upon factors such as the type and condition of the lamp used and the distance to the device being erased, the actual erasure procedure should be continued for a period of five times the time required to erase all cells as verified by a PROM programmer. Generally, for 16K- and 32K-bit EPROMs, the erasure time for a GL-10 lamp 2.5cm away from the device is between 15 and 20 minutes.

The erasure characteristics for 8K-bit EPROMs differs from those for 16K-bit and greater capacity for structural reasons, with the differences extending to the degree of influence of sunlight and fluorescent lighting on the inadvertent erasure of data. To prevent such long term ambient radiation from affecting electrical characteristics, the use of a seal to cut out such radiation for normal use is required.




Fig. 3.10 Erasure characteristics example for 2716 and 2732

(M5L2716K, M5L2732K, M5L2764K, M5L27128K)

The pinouts of the EPROM family enable the memory design to support 2K-, 4K-, and 8K-byte EPROMs, which require some techniques of address decoding and print circuit board layout. Fig. 3.11 shows how the EPROM family may be connected to the very popular M5L8085A microprocessor. The high-order microprocessor address

bits are fed to a 256x4 bipolar PROM for address spatial decoding. The PROM allows the address space to be re-defined at any time so that various EPROMs can be used. The jumpers W1 and W2 are used to define the type of EPROM according to the table in Fig. 3.11. The address map of the PROM is shown in Table 3.2.




Fig. 3.12 EPROM Family pinouts

Table 3.2 PROM Address Map

Input signal Decoder address	Input signal			Microprocessor's address					Decoder outputs			
	GND	W2-2	W2-1	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	O ₁	O ₂	O ₃	O ₄
	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀				
2716 mode	0	0	0	△	△	△	0	0	0	1	1	1
							0	1	1	0	1	1
							1	0	1	1	0	1
							1	1	1	1	1	0
2732 mode	0	0	1	△	△	0	0	*	0	1	1	1
						0	1	*	1	0	1	1
						1	0	*	1	1	0	1
						1	1	*	1	1	1	0
2764 mode	0	1	0	△	0	0	*	*	0	1	1	1
					0	1	*	*	1	0	1	1
					1	0	*	*	1	1	0	1
					1	1	*	*	1	1	1	0
Not used	0	1	1	*	*	*	*	*	1	1	1	1
	↓	↓	↓	↓	↓	↓	↓	↓				
	1	1	1	1	1	1	1	1				

Note: * indicates 0 or 1 △ indicates 0 or 1 which defines the EPROM's page address

(M5L2716K, M5L2732K, M5L2764K, M5L27128K)

Functional description of M5L8041A-006P

General

M5L8041A-006P is a slave computer LSI which is designed for EPROM writer control using a mask-programmed M5L8041A-XXXXP. The operation mode of the PRPG is defined by the master microprocessor. So it is programmed by the system's software as an I/O peripheral.

Command description

There are 7 commands provided for programming the PRPG. These commands are sent on the data bus with the signal \overline{CS} at low and the signal A_0 at high and are stored in the PRPG at the rising edge of the signal WR .

The summary of PRPG's commands and status is shown in Table 3.3.

PRPG Timing and interfacing

PRPG's operation timing are triggered by the commands are shown Table 3.3. There are two operation modes, 2716 mode and 2732 mode, whose timing are shown in Fig. 3.13 and Fig. 3.14.

Application for EPROM writer

Introduction

M5L8041A-006P is one of the applications for EPROM writer controller which can interface to microprocessors (e.g. 8080A, 8085A, 8086). EPROM writer design is simplified by using M5L8041A-006P.

Features of the M5L8041A-006P;

- EPROM write control for the 2716 or 2732
- Fully compatible with Mitsubishi microprocessors
- Reduces the master microprocessor's program for EPROM writing.

PRPG interface and timing

An example of PRPG interfacing is shown in Fig. 3.15. Using the PRPG, the design of the EPROM writer is simplified. M5L8243P is used for the port expander of PRPG.

PRPG's operational timing is managed by the commands shown in Table. 3.3. There are two operation modes (i.e., 2716 and 2732 mode) whose timing is shown in Fig. 3.13 and Fig. 3.14 respectively. If the mode set command is not equal to the hardware switch to select 2716 or 2732 in the Fig. 3.15, the mode will not be set and the FAIL LED will light.

Design example of EPROM/RAM board

Fig. 3.16 presents the design example of EPROM/RAM board which is fully compatible with the proposed IE³-P796 bus standard. The M5L2716K, M5L2732K or M5L2764K can be used in this board, and also 2Kx8 bit of RAM (M58725 P) can be mixed with M5L2716K.

(M5L2716K, M5L2732K, M5L2764K, M5L27128K)




Fig. 3.13 2716 Programming timing




Fig. 3.14 2732 Programming timing




Fig. 3.16 Design example of EPROM/RAM board (2/2)

(MSL2716K, MSL2732K, MSL2764K, MSL27128K)

MITSUBISHI LSIS
EPROM

CONTACT ADDRESSES FOR FURTHER INFORMATION

JAPAN

Semiconductor Marketing Division
Mitsubishi Electric Corporation
2-3, Marunouchi 2-chome
Chiyoda-ku, Tokyo 100, Japan
Telex: 24532 MELCO J
Telephone: (03) 218-3473
(03) 218-3499
Facsimile: (03) 214-5570

Overseas Marketing Manager
Kita-Itami Works
4-1, Mizuhara, Itami-shi,
Hyogo-ken 664, Japan
Telex: 526408 KMELCO J
Telephone: (0727) 82-5131
Facsimile: (0727) 72-2329

HONG KONG

Ryoden Electric Engineering Co., Ltd.
22nd fl., Leighton Centre
77, Leighton Road
Causeway Bay, Hong Kong
Telex: 73411 RYODEN HX
Telephone: (5) 7907021
Facsimile: (852) 123-4344

TAIWAN

MELCO TAIWAN CO., Ltd.
6th fl., Chung-Ling Bldg.,
363, Sec. 2, Fu-Hsing S. Road,
Taipei, R.O.C.
Telephone: (704) 0247
Facsimile: (704) 4244

U.S.A.

NORTHWEST

Mitsubishi Electronics America, Inc.
1050 East Arques Ave.
Sunnyvale, CA 94086, U.S.A.
Telex: 172296 MELA SUVL
Twx: 910-339-9549
Telephone: (408) 730-5900
Facsimile: (408) 730-4972

NORTH CENTRAL

Mitsubishi Electronics America, Inc.
799 North Bierman Circle,
Mt. Prospect, IL 60056, U.S.A.
Telex: 270636 MESA CHI-MPCT
Telephone: (312) 298-9223~8
Facsimile: (312) 298-0567

Mitsubishi Electronics America, Inc.
15612 HWY 7 #243
Minnetonka, MN 55345, U.S.A.
Telex: 291115 MELA MTKA
Telephone: (612) 938-7779
Facsimile: (612) 938-5125

NORTHEAST

Mitsubishi Electronics America, Inc.
200 Unicorn Park Drive
Woburn, MA 01801, U.S.A.
Telex: 951796 MELASB WOBN
Twx: 710-348-1229
Telephone: (617) 938-1220
Facsimile: (617) 938-1075

MID-ATLANTIC

Mitsubishi Electronics America, Inc.
110 New England Ave.
West Piscataway, NJ 08854 U.S.A.
Telex: 833244 MESANJPWAY
Twx: 710-991-8584
Telephone: (201) 981-9256
Facsimile: (201) 981-9256

SOUTHWEST

Mitsubishi Electronics America, Inc.
991 Knox St.
Torrance, CA 90502, U.S.A.
Telex: 664787 MELA TRNC
Telephone: (213) 515-3993
Facsimile: (213) 324-6578

SOUTH CENTRAL

Mitsubishi Electronics America, Inc.
3247 West Story Road,
Los Colinas Business Park
Irving, TX 75062, U.S.A.
Telephone: (214) 258-1266
Facsimile: (214) 659-9313

SOUTHEAST

Mitsubishi Electronics America, Inc.
Town Ex. CTR., 6100 Glades Rd. #210
Boca Raton, FL 33433 U.S.A.
Twx: 510-953-7608
Telephone: (305) 487-7747
Facsimile: (305) 487-2046

WEST GERMANY

Mitsubishi Electric Europe GmbH
Headquarters:
Gothear Str. 6
4030 Ratingen 1, West Germany
Telex: 8585070 MED D
Telephone: (02102) 4860
Facsimile: (02102) 486-115

Munich Office:
Arabellastraße 31
8000 München 81, West Germany
Telex: 5214820
Telephone: (089) 919006-09
Facsimile: (089) 9101399

FRANCE

Mitsubishi Electric Europe GmbH
65 Avenue de Colmar Tour Albert 1er
F-92507 Rueil Malmaison Cedex,
France
Telex: 202267 (MELCAM F)
Telephone: (01) 7329234
Facsimile: (01) 7080405

ITALY

Mitsubishi Electric Europe GmbH
Centro Direzionale Colleoni
Palazzo Cassiopea 1
20041 Agrate Brianza I-Milano
Telephone: (039) 636011
Facsimile: (039) 6360120

SWEDEN

Mitsubishi Electric Europe GmbH
Lastbilsvägen 6B
5-19149 Sollentuna, Sweden
Telex: 10877 (meab S)
Telephone: (08) 960468
Facsimile: (08) 966877

U.K.

Mitsubishi Electric (U.K.) Ltd.
Centre Point, (18th Floor),
103 New Oxford St.,
London WC1, England, U.K.
Telex: 296195 MELCO G
Telephone: (01) (379) 7160
Facsimile: (01) (836) 0699

AUSTRALIA

Mitsubishi Electric Australia Pty. Ltd.
73-75, Epping Road, North Ryde,
P.O. Box 1567, Macquarie Centre,
N.S.W., 2113, Australia
Telex: MESYD AA 26614
Telephone: (02) (888) 5777
Facsimile: (02) (887) 3635

**MITSUBISHI SEMICONDUCTORS
IC MEMORIES DATA BOOK**

March, First Edition 1985

Edited by

Committee of editing of Mitsubishi Semiconductor Data Book

Published by

Mitsubishi Electric Corp., Semiconductor Marketing Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

 **MITSUBISHI ELECTRIC CORPORATION**
HEAD OFFICE: MITSUBISHI DENKI BLDG., MARUNOUCHI, TOKYO 100. TELEX: J24532 CABLE: MELCO TOKYO