



# MITSUBISHI 1985 SEMICONDUCTORS

## HIGH SPEED CMOS LOGIC


**QCI** QUANTUM  
COEFFICIENT  
INCORPORATED

2680 No. First St., Suite 204  
San Jose, CA 95134  
Phone (408) 942-1070

432-1070

DATA  
BOOK

 MITSUBISHI  
ELECTRIC



**MITSUBISHI** 1985  
**SEMICONDUCTORS**

---

**HIGH SPEED CMOS LOGIC**

DATA  
BOOK

All values shown in this catalogue are subject to change for product improvement.

The information, diagrams and all other data included herein are believed to be correct and reliable. However, no responsibility is assumed by Mitsubishi Electric Corporation for their use, nor for any infringements of patents or other rights belonging to third parties which may result from their use.

---

## **GUIDANCE**

---

**1**

**Index by Function  
Symbology  
Package Outlines**

---

## **DATA SHEETS**

---

**2**



# **PREFACE**

Thank you for your continued patronage of Mitsubishi Electric and our semiconductor products.

Semiconductor devices are a mainstay of the burgeoning electronics industry, where they are finding more and more applications, and are meeting demands for increased sophistication and diversification of performance and function.

The new high-speed CMOS logic M74HC00P series is now being mass-produced and marketed by Mitsubishi Electric Corporation in its special efforts to broaden its product line of semiconductors and to produce a broad range of new high-performance, high-reliability semiconductor products.

This data book includes the data required for each of the 23 Mitsubishi products now being marketed for the first time.

For information concerning other Mitsubishi Electric semiconductors, please refer to our various data books.

February 1985

Mitsubishi Electric Corporation  
Managing Director  
Semiconductor Division  
*Junsuke Amano*

## **1** GUIDANCE

Index by Function .....	1 - 3
Symbology .....	1 - 10
Package Outlines .....	1 - 12

## **2** DATA SHEETS (● : products with data, \* : under development)

● M74HC00P	Quadruple 2-Input Positive NAND Gate .....	2 - 3
* M74HCT00P	Quadruple 2-Input Positive NAND Gate with LSTTL-Compatible Inputs .....	—
● M74HC02P	Quadruple 2-Input Positive NOR Gate .....	2 - 6
* M74HC03P	Quadruple 2-Input Positive NAND Gate with Open-Drain Outputs .....	—
* M74HC04P	Hex Inverter .....	—
* M74HCT04P	Hex Inverter with LSTTL-Compatible Inputs .....	—
● M74HCU04P	Hex Unbuffered Inverter .....	2 - 9
* M74HCT05P	Hex Inverter with Open-Drain Outputs and LSTTL-Compatible Inputs .....	—
● M74HC08P	Quadruple 2-Input Positive AND Gate .....	2 - 12
● M74HC10P	Triple 3-Input Positive NAND Gate .....	2 - 15
* M74HC11P	Triple 3-Input Positive AND Gate .....	—
* M74HC14P	Hex Schmitt-Trigger Inverter .....	—
* M74HC20P	Dual 4-Input Positive NAND Gate .....	—
● M74HC27P	Triple 3-Input Positive NOR Gate .....	2 - 18
* M74HC30P	8-Input Positive NAND Gate .....	—
● M74HC32P	Quadruple 2-Input Positive OR Gate .....	2 - 21
● M74HC42P	1-of-10 Decoder .....	2 - 24
* M74HC51P	2-Wide, 2-Input/2-Wide, 3-Input AND-OR-INVERT Gates .....	—
● M74HC73P	Dual J-K Flip-Flop with Reset .....	2 - 28
● M74HC74P	Dual D-Type Flip-Flop with Set and Reset .....	2 - 33
* M74HC75P	Dual 2-Bit Transparent Latch .....	—
● M74HC76P	Dual J-K Flip-Flop with Set and Reset .....	2 - 38
* M74HC85P	4-Bit Magnitude Comparator .....	—
● M74HC86P	Quadruple 2-Input Exclusive OR Gate .....	2 - 43
● M74HC107P	Dual J-K Flip-Flop with Reset .....	2 - 46
* M74HC109P	Dual J-K Flip-Flop with Set and Reset .....	—
* M74HC112P	Dual J-K Flip-Flop with Set and Reset .....	—
* M74HC123P	Dual Retriggerable Monostable Multivibrator .....	—
* M74HC125P	Quadruple 3-State Noninverting Buffer .....	—
* M74HC126P	Quadruple 3-State Noninverting Buffer .....	—
* M74HC132P	Quadruple 2-Input Schmitt-Trigger Positive NAND Gate .....	—
* M74HC133P	13-Input Positive NAND Gate .....	—
● M74HC138P	1-of-8 Decoder/Demultiplexer .....	2 - 51
* M74HCT138P	1-of-8 Decoder/Demultiplexer with LSTTL-Compatible Inputs .....	—
* M74HC139P	Dual 1-of-4 Decoder/Demultiplexer .....	—
* M74HC147P	Decimal-to-BCD Priority Encoder .....	—
* M74HC148P	Octal-to-BCD Priority Encoder .....	—
* M74HC151P	8-Input Data Selector/Multiplexer .....	—
* M74HC153P	Dual 4-Input Data Selector/Multiplexer .....	—
* M74HC154P	1-of-16 Decoder/Demultiplexer .....	—
● M74HC157P	Quadruple 2-Input Noninverting Data Selector/Multiplexer .....	2 - 56
● M74HC158P	Quadruple 2-Input Inverting Data Selector/Multiplexer .....	2 - 60
* M74HC160P	Presetable BCD Counter with Asynchronous Reset .....	—
* M74HC161P	Presetable 4-Bit Binary Counter with Asynchronous Reset .....	—

**MITSUBISHI HIGH SPEED CMOS**  
**CONTENTS**

* M74HC162P	Presetable BCD Counter with Synchronous Reset	—
* M74HC163P	Presetable 4-Bit Binary Counter with Synchronous Reset	—
* M74HC164P	8-Bit Serial-Input/Parallel-Output Shift Register	—
* M74HC165P	8-Bit Serial-or Parallel-Input/Serial-Output Shift Register	—
* M74HC166P	8-Bit Serial-or Parallel-Input/Serial-Output Shift Register with Reset	—
* M74HC173P	Quadruple 3-State D-Type Flip-Flop with Common Clock and Reset	—
● M74HC174P	Hex D-Type Flip-Flop with Common Clock and Reset	2-64
* M74HC175P	Quadruple D-Type Flip-Flop with Common Clock and Reset	—
* M74HC192P	Presetable BCD Up/Down Counter with Reset	—
* M74HC193P	Presetable 4-Bit Binary Up/Down Counter with Reset	—
* M74HC194P	4-Bit Bidirectional Universal Shift Register	—
* M74HC195P	4-Bit Universal Shift Register	—
* M74HC221P	Dual Monostable Multivibrator	—
* M74HC237P	1-of-8 Decoder/Demultiplexer with Address Latch	—
● M74HC240P	Octal 3-State Inverting Buffer/Line Driver/Line Receiver	2-68
* M74HCT240P	Octal 3-State Inverting Buffer/Line Driver/Line Receiver with LSTTL-Compatible Inputs	—
● M74HC241P	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver	2-72
* M74HCT241P	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver with LSTTL-Compatible Inputs	—
* M74HC242P	Quadruple 3-State Inverting Bus Transceiver	—
* M74HC243P	Quadruple 3-State Noninverting Bus Transceiver	—
● M74HC244P	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver	2-77
* M74HCT244P	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver with LSTTL-Compatible Inputs	—
* M74HC245P	Octal 3-State Noninverting Bus Transceiver	—
* M74HCT245P	Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs	—
* M74HC251P	8-Input Data Selector/Multiplexer with 3-State Outputs	—
* M74HC253P	Dual 4-Input Data Selector/Multiplexer with 3-State Outputs	—
* M74HC257P	Quadruple 2-Input Data Selector/Multiplexer with 3-State Outputs	—
* M74HC259P	8-Bit Addressable Latch/1-of-8 Decoder	—
● M74HC266P	Quadruple 2-Input Exclusive NOR Gate	2-81
● M74HC273P	Octal D-Type Flip-Flop with Common Clock and Reset	2-84
* M74HC280P	9-Bit Odd/Even Parity Generator/Checker	—
* M74HC283P	4-Bit Binary Full Adder with Fast Carry	—
* M74HC298P	Quadruple 2-Input Data Selector/Multiplexer with Output Latch	—
* M74HC299P	8-Bit Bidirectional Universal Shift Register with 3-State Parallel Outputs	—
* M74HC365P	Hex 3-State Noninverting Buffer with Common Enables	—
* M74HC366P	Hex 3-State Inverting Buffer with Common Enables	—
* M74HC367P	Hex 3-State Noninverting Buffer with Separate 2-Bit and 4-Bit Sections	—
* M74HC368P	Hex 3-State Inverting Buffer with Separate 2-Bit and 4-Bit Sections	—
* M74HC373P	Octal 3-State Noninverting D-Type Transparent Latch	—
* M74HCT373P	Octal 3-State Noninverting D-Type Transparent Latch with LSTTL-Compatible inputs	—
* M74HC374P	Octal 3-State Noninverting D-Type Flip-Flop	—
* M74HCT374P	Octal 3-State Noninverting D-Type Flip-Flop with LSTTL-Compatible Inputs	—
* M74HC375P	Dual 2-Bit Transparent Latch	—
* M74HC390P	Dual 4-Stage Binary Ripple Counter with ÷2 and ÷5 Sections	—
* M74HC393P	Dual 4-Stage Binary Ripple Counter	—
* M74HC533P	Octal 3-State Inverting D-Type Transparent Latch	—
* M74HC534P	Octal 3-State Inverting D-Type Flip-Flop	—

---

<b>* M74HC540P</b>	Octal 3-State Inverting Buffer/Line Driver/Line Receiver .....	—
<b>* M74HC541P</b>	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver .....	—
<b>* M74HC563P</b>	Octal 3-State Inverting D-Type Transparent Latch .....	—
<b>* M74HC564P</b>	Octal 3-State Inverting D-Type Flip-Flop .....	—
<b>* M74HC595P</b>	8-Bit Serial-Input/Serial-or Parallel-Output Shift Register with Latched 3-State Outputs .....	—
<b>* M74HC640P</b>	Octal 3-State Inverting Bus Transceiver .....	—
<b>* M74HCT640P</b>	Octal 3-State Inverting Bus Transceiver with LSTTL-Compatible Inputs .....	—
<b>* M74HC646P</b>	Octal 3-State Noninverting Bus Transceiver and D-Type Flip-Flop .....	—
<b>* M74HC648P</b>	Octal 3-State Inverting Bus Transceiver and D-Type Flip-Flop .....	—
<b>* M74HC688P</b>	8-Bit Equality Comparator .....	—
<b>● M74HC4002P</b>	Dual 4-Input Positive NOR Gate .....	2 —88
<b>* M74HC4017P</b>	Decade Counter/Divider .....	—
<b>* M74HC4020P</b>	14-Stage Binary Ripple Counter .....	—
<b>* M74HC4022P</b>	Octal Counter/Divider .....	—
<b>* M74HC4024P</b>	7-Stage Binary Ripple Counter .....	—
<b>* M74HC4040P</b>	12-Stage Binary Ripple Counter .....	—
<b>* M74HC4049P</b>	Hex Inverting Buffer/Logic-Level Down Converter .....	—
<b>* M74HC4050P</b>	Hex Noninverting Buffer/Logic-Level Down Converter .....	—
<b>* M74HC4051P</b>	8-Channel Analog Multiplexer/Demultiplexer .....	—
<b>* M74HC4052P</b>	Dual 4-Channel Analog Multiplexer/Demultiplexer .....	—
<b>* M74HC4053P</b>	Triple 2-Channel Analog Multiplexer/Demultiplexer .....	—
<b>* M74HC4066P</b>	Quadruple Analog Switch/Multiplexer/Demultiplexer with Enhanced ON-Resistance Linearity .....	—
<b>* M74HC4078P</b>	8-Input Positive NOR/OR Gate .....	—
<b>* M74HC4511P</b>	BCD-to-Seven-Segment Latch/Decoder/Display Driver .....	—
<b>* M74HC4514P</b>	1-of-16 Decoder/Demultiplexer with Address Latch .....	—
<b>* M74HC4518P</b>	Dual BCD Counter .....	—
<b>* M74HC4520P</b>	Dual 4-Bit Binary Counter .....	—
<b>* M74HC4538P</b>	Dual Precision Monostable Multivibrator (Retriggerable, Resettable) .....	—
<b>* M74HC4543P</b>	BCD-to Seven-Segment Latch/Decoder/Display Driver for Liquid-Crystal Displays .....	—

---

---

# GUIDANCE

---

**1**

Index by Function  
Symbology  
Package Outlines



# MITSUBISHI HIGH SPEED CMOS INDEX BY FUNCTION

## INDEX BY FUNCTION

Conditions ( $V_{CC}=4.5V$ ,  $T_a=-40\sim+85^{\circ}C$ , switching characteristics are at  $C_L=50pF$ )

### INVERTERS

Circuit function	Type	Electrical characteristics				Package outlines	Page
		High-level output current (mA)	Low-level output current (mA)	Output propagation time (L to H) (ns)	Output propagation time (H to L) (ns)		
Hex Unbuffered Inverter	M74HCU04P	-4	4	21	21	14P4	2-7
Hex Inverter	M74HC04P	—	—	—	—	14P4	—
Hex Inverter with LSTTL-Compatible Inputs	M74HCT04P	—	—	—	—	14P4	—
Hex Inverter with Open-Drain Outputs and LSTTL-Compatible Inputs	M74HCT05P	—	—	—	—	14P4	—
Hex Inverting Buffer/Logic-Level Down Converter	M74HC4049P	—	—	—	—	16P4	—

### NAND GATES

Quadruple 2-Input Positive NAND Gate	M74HC00P	-4	4	23	23	14P4	2-1
Quadruple 2-Input Positive NAND Gate with LSTTL-Compatible Inputs	M74HCT00P	—	—	—	—	14P4	—
Quadruple 2-Input Positive NAND Gate with Open-Drain Outputs	M74HC03P	—	—	—	—	14P4	—
Triple 3-Input Positive NAND Gate	M74HC10P	-4	4	24	24	14P4	2-13
Dual 4-Input Positive NAND Gate	M74HC20P	—	—	—	—	14P4	—
8-Input Positive NAND Gate	M74HC30P	—	—	—	—	14P4	—
13-Input Positive NAND Gate	M74HC133P	—	—	—	—	16P4	—

### AND GATES

Quadruple 2-Input Positive AND Gate	M74HC08P	-4	4	30	30	14P4	2-10
Triple 3-Input Positive AND Gate	M74HC11P	—	—	—	—	14P4	—

### NOR GATES

Quadruple 2-Input Positive NOR Gate	M74HC02P	-4	4	23	23	14P4	2-4
Triple 3-Input Positive NOR Gate	M74HC27P	-4	4	23	23	14P4	2-16
Dual 4-Input Positive NOR Gate	M74HC4002P	-4	4	30	30	14P4	2-86
8-Input Positive NOR/OR Gate	M74HC4078P	—	—	—	—	14P4	—

### OR GATES

Quadruple 2-Input Positive OR Gate	M74HC32P	-4	4	25	25	14P4	2-19
8-Input Positive NOR/OR Gate	M74HC4078P	—	—	—	—	14P4	—

### EXCLUSIVE OR GATE

Quadruple 2-Input Exclusive OR Gate	M74HC86P	-4	4	30	30	14P4	2-41
-------------------------------------	----------	----	---	----	----	------	------

### EXCLUSIVE NOR GATE

Quadruple 2-Input Exclusive NOR Gate	M74HC266P	-4	4	30	30	14P4	2-79
--------------------------------------	-----------	----	---	----	----	------	------

### AND-OR-INVERTER GATE

2-Wide, 2-Input/2-Wide, 3-Input AND-OR-INVERT Gates	M74HC51P	—	—	—	—	14P4	—
---	----------	---	---	---	---	------	---

# MITSUBISHI HIGH SPEED CMOS INDEX BY FUNCTION

## BUFFERS/LINE DRIVERS

Circuit function	Output		Type	Electrical characteristics				Package outlines	Page
	2 state	3 state		High-level output current (mA)	Low-level output current (mA)	Output propagation time (L to H) (ns)	Output propagation time (H to L) (ns)		
Quadruple 3-State Noninverting Buffer		NI	M74HC125P	—	—	—	—	14P4	—
Quadruple 3-State Noninverting Buffer		NI	M74HC126P	—	—	—	—	14P4	—
Hex 3-State Noninverting Buffer with Common Enables		NI	M74HC365P	—	—	—	—	16P4	—
Hex 3-State Inverter Buffer with Common Enables		I	M74HC366P	—	—	—	—	16P4	—
Hex 3-State Noninverting Buffer with Separate 2-Bit and 4-Bit Sections		NI	M74HC367P	—	—	—	—	16P4	—
Hex 3-State Inverting Buffer with Separate 2-Bit and 4-Bit Sections		N	M74HC368P	—	—	—	—	16P4	—
Hex Inverting Buffer/Logic-Level Down Converter	I		M74HC4049P	—	—	—	—	16P4	—
Hex Noninverting Buffer/Logic-Level Down Converter	NI		M74HC4050P	—	—	—	—	16P4	—
Octal 3-State Inverting Buffer/Line Driver /Line Receiver		I	M74HC240P	—6	6	25	25	20P4	2—66
Octal 3-State Inverting Buffer/Line Driver /Line Receiver with LSTTL-Compatible Inputs		I	M74HCT240P	—	—	—	—	20P4	—
Octal 3-State Noninverting Buffer/Line Driver /Line Receiver		NI	M74HC241P	—6	6	29	29	20P4	2—70
Octal 3-State Noninverting Buffer/Line Driver /Line Receiver with LSTTL-Compatible Inputs		NI	M74HCT241P	—	—	—	—	20P4	—
Octal 3-State Noninverting Buffer/Line Driver /Line Receiver		NI	M74HC244P	—6	6	29	29	20P4	2—75
Octal 3-State Noninverting Buffer/Line Driver /Line Receiver with LSTTL-Compatible Inputs		NI	M74HCT244P	—	—	—	—	20P4	—
Octal 3-State Inverting Buffer/Line Driver /Line Receiver		I	M74HC540P	—	—	—	—	20P4	—
Octal 3-State Noninverting Buffer/Line Driver /Line Receiver		NI	M74HC541P	—	—	—	—	20P4	—

I : Invert output NI : Non-invert output

## BUS TRANSCEIVERS

Quadruple 3-State Inverting Bus Transceiver		I	M74HC242P	—	—	—	—	20P4	—
Quadruple 3-State Noninverting Bus Transceiver		NI	M74HC243P	—	—	—	—	20P4	—
Octal 3-State Noninverting Bus Transceiver		NI	M74HC245P	—	—	—	—	20P4	—
Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs		NI	M74HCT245P	—	—	—	—	20P4	—
Octal 3-State Inverting Bus Transceiver		I	M74HC640P	—	—	—	—	20P4	—
Octal 3-State Inverting Bus Transceiver with LSTTL-Compatible Inputs		I	M74HCT640P	—	—	—	—	20P4	—
Octal 3-State Noninverting Bus Transceiver and D-Type Flip-Flop		NI	M74HC646P	—	—	—	—	24P4D	—
Octal 3-State Inverting Bus Transceiver and D-Type Flip-Flop		I	M74HC648P	—	—	—	—	24P4D	—

I : Invert output NI : Non-invert output

# MITSUBISHI HIGH SPEED CMOS INDEX BY FUNCTION

## SCHMITT TRIGGERS

Circuit function	Type	Electrical characteristics				Package outlines	Page
		Positive-going threshold voltage (V)	Negative-going threshold voltage (V)	Output propagation time (L to H) (ns)	Output propagation time (H to L) (ns)		
Hex Schmitt-Trigger Inverter	<b>M74HC14P</b>	—	—	—	—	14P4	—
Quadruple 2-Input Schmitt-Trigger Positive NAND Gate	<b>M74HC132P</b>	—	—	—	—	14P4	—

## J-K FLIP FLOPS

Circuit function	Type	Electrical characteristics			Trigger	Preset	Clear	Package outlines	Page
		Operation frequency (MHz)	Setup time (ns)	Hold time (ns)					
Dual J-K Flip-Flop with Reset	<b>M74HC73P</b>	21	25	0	↓	—	⌋	14P4	2—26
Dual J-K Flip-Flop with Reset	<b>M74HC107P</b>	21	25	0	↓	—	⌋	14P4	2—44
Dual J-K Flip-Flop with Set and Reset	<b>M74HC76P</b>	21	25	0	↓	⌋	⌋	16P4	2—36
Dual J-K Flip-Flop with Set and Reset	<b>M74HC112P</b>	—	—	—	↓	⌋	⌋	16P4	—
Dual J-K Flip-Flop with Set and Reset	<b>M74HC109P</b>	—	—	—	↑	⌋	⌋	16P4	—

↑ : Positive-going edge    ↓ : Negative-going edge    ⌋ : Active low-level

## D-TYPE FLIP FLOPS

Dual D-Type Flip-Flop with Set and Reset	<b>M74HC74P</b>	21	25	5	↑	⌋	⌋	14P4	2—31
Quadruple D-Type Flip-Flop with Common Clock and Reset	<b>M74HC175P</b>	—	—	—	↑	—	⌋	16P4	—
Quadruple 3-State D-Type Flip-Flop with Common Clock and Reset	<b>M74HC173P</b>	—	—	—	↑	—	—	16P4	—
Hex D-Type Flip-Flop with Common Clock and Reset	<b>M74HC174P</b>	21	25	5	↑	—	⌋	16P4	2—62
Octal D-Type Flip-Flop with Common Clock and Reset	<b>M74HC273P</b>	21	25	0	↑	—	⌋	20P4	2—82
Octal 3-State Noninverting D-Type Flip-Flop	<b>M74HC374P</b>	—	—	—	↑	—	—	20P4	—
Octal 3-State Noninverting D-Type Flip-Flop with LSTTL-Compatible Inputs	<b>M74HCT374P</b>	—	—	—	↑	—	—	20P4	—
Octal 3-State Inverting D-Type Flip-Flop	<b>M74HC534P</b>	—	—	—	↑	—	—	20P4	—
Octal 3-State Inverting D-Type Flip-Flop	<b>M74HC564P</b>	—	—	—	↑	—	—	20P4	—
Octal 3-State Noninverting Bus Transceiver and D-Type Flip-Flop	<b>M74HC646P</b>	—	—	—	↑	—	—	24P4D	—
Octal 3-State Inverting Bus Transceiver and D-Type Flip-Flop	<b>M74HC648P</b>	—	—	—	↑	—	—	24P4D	—

↑ : Positive-going edge    ⌋ : Active low-level

# MITSUBISHI HIGH SPEED CMOS INDEX BY FUNCTION

## SYNCHRONOUS BINARY COUNTERS

Circuit function	Type	Electrical characteristics			Trigger	Preset	Clear	Package outlines	Page
		Count frequency (MHz)							
Presettable 4-Bit Binary Counter with Asynchronous Reset	<b>M74HC161P</b>	—	↑	Ⓢ	⌋	Ⓐ	16P4	—	
Presettable 4-Bit Binary Counter with Synchronous Reset	<b>M74HC163P</b>	—	↑	Ⓢ	⌋	Ⓢ	16P4	—	
Presettable 4-Bit Binary Up/Down Counter with Reset	<b>M74HC193P</b>	—	↑	Ⓐ	⌋	Ⓐ	16P4	—	
Dual 4-Bit Binary Counter	<b>M74HC4520P</b>	—	↑	—	⌋	Ⓐ	16P4	—	

↑ : Positive-going edge ⌋ : Active high-level ⌋ : Active low-level Ⓐ : Asynchronous Ⓢ : Synchronous

## SYNCHRONOUS DECADE COUNTERS

Presettable BCD Counter with Asynchronous Reset	<b>M74HC160P</b>	—	↑	Ⓢ	⌋	Ⓐ	16P4	—
Presettable BCD Counter with Synchronous Reset	<b>M74HC162P</b>	—	↑	Ⓢ	⌋	Ⓢ	16P4	—
Presettable BCD Up/Down Counter with Reset	<b>M74HC192P</b>	—	↑	Ⓐ	⌋	Ⓐ	16P4	—
Decade Counter/Divider	<b>M74HC4017P</b>	—	↑	—	⌋	Ⓐ	16P4	—
Dual BCD Counter	<b>M74HC4518P</b>	—	↑	—	⌋	Ⓐ	16P4	—

↑ : Positive-going edge ⌋ : Active high-level ⌋ : Active low-level Ⓐ : Asynchronous Ⓢ : Synchronous

## OCTAL COUNTER/DIVIDER

Octal Counter/Divider	<b>M74HC4022P</b>	—	Note	—	⌋	16P4	—
-----------------------	-------------------	---	------	---	---	------	---

⌋ : Active high-level

Note : Positive-going edge, ↑ ( $\overline{CE}$  is low-state), when the CLOCK pin is used. Negative-going edge, ↓ (CP is high-state), when the CLOCK ENABLE pin is used.

## MONOSTABLE MULTIVIBRATORS

Circuit function	Type	Electrical characteristics			Retrigger	Clear	Package outlines	Page
		External timing resistor/capacitor for setting output pulse width						
Dual Retriggerable Monostable Multivibrator	<b>M74HC123P</b>	1~1M $\Omega$ /no restriction	○	○	○	○	16P4	—
Dual Monostable Multivibrator	<b>M74HC221P</b>	1~1M $\Omega$ /no restriction	○	○	○	○	16P4	—
Dual Precision Monostable Multivibrator (Retriggerable, Resettable)	<b>M74HC4538P</b>	1~1M $\Omega$ /no restriction	○	○	○	○	16P4	—

## LATCHES

Circuit function	Type	Electrical characteristics				Enable	Clear	Package outlines	Page
		Output propagation time (L to H) (ns)	Output propagation time (H to L) (ns)	Setup time (ns)	Hold time (ns)				
Dual 2-Bit Transparent Latch	<b>M74HC75P</b>	—	—	—	—	⌋	—	16P4	—
Dual 2-Bit Transparent Latch	<b>M74HC375P</b>	—	—	—	—	⌋	—	16P4	—
8-Bit Addressable Latch/1-of-8 Decoder	<b>M74HC259P</b>	—	—	—	—	⌋	⌋	16P4	—
Octal 3-State Noninverting D-Type Transparent Latch	<b>M74HC373P</b>	—	—	—	—	⌋	⌋	20P4	—
Octal 3-State Noninverting D-Type Transparent Latch with LSTTL-Compatible Inputs	<b>M74HCT373P</b>	—	—	—	—	⌋	⌋	20P4	—
Octal 3-State Inverting D-Type Transparent Latch	<b>M74HC533P</b>	—	—	—	—	⌋	⌋	20P4	—
Octal 3-State Inverting D-Type Transparent Latch	<b>M74HC563P</b>	—	—	—	—	⌋	⌋	20P4	—

⌋ : Active high-level ⌋ : Active low-level

# MITSUBISHI HIGH SPEED CMOS INDEX BY FUNCTION

## SHIFT REGISTERS

Circuit function	Type	Electrical characteristics		Operating modes			Clear	Package outlines	Page
		Shift frequency (MHz)	Trigger	Right shift	Left shift	Parallel load			
4-Bit Bidirectional Universal Shift Register	M74HC194P	—	↑	○	○	○	⌋	16P4	—
4-Bit Universal Shift Register	M74HC195P	—	↑	○	—	○	⌋	16P4	—
8-Bit Serial-Input/Parallel-Output Shift Register	M74HC164P	—	↑	○	—	—	⌋	14P4	—
8-Bit Serial-or Parallel-Input/Serial-Output Shift Register	M74HC165P	—	↑	○	—	○	—	16P4	—
8-Bit Serial-or Parallel-Input/Serial-Output Shift Register with Reset	M74HC166P	—	↑	○	—	○	⌋	16P4	—
8-Bit Bidirectional Universal Shift Register with 3-State Parallel Outputs	M74HC299P	—	↑	○	○	○	⌋	20P4	—
8-Bit Serial-Input/Serial-or Parallel-Output Shift Register with Latched 3-State Outputs	M74HC595P	—	↑	○	—	—	⌋	16P4	—

↑ : Positive-going edge    ⌋ : Active low-level

## BINARY RIPPLE COUNTERS

Circuit function	Type	Electrical characteristics		Trigger	Clear	Package outlines	Page
		Count frequency (MHz)					
Dual 4-Stage Binary Ripple Counter	M74HC393P	—	—	↓	⌋	14P4	—
7-Stage Binary Ripple Counter	M74HC4024P	—	—	↓	⌋	14P4	—
12-Stage Binary Ripple Counter	M74HC4040P	—	—	↓	⌋	16P4	—
14-Stage Binary Ripple Counter	M74HC4020P	—	—	↓	⌋	16P4	—

↓ : Negative-going edge    ⌋ : Active high-level

## ASYNCHRONOUS DECADE COUNTER

Dual 4-Stage Binary Ripple Counter with ÷2 and ÷5 Sections	M74HC390P	—	—	↓	⌋	16P4	—
--	-----------	---	---	---	---	------	---

↓ : Negative-going edge    ⌋ : Active high-level

## ANALOG SWITCHES/MULTIPLEXERS

Circuit function	Type	Electrical characteristics			Package outlines	Page
		ON resistance $V_I=2.5V$ ( $\Omega$ )	Propagation time(ns)			
			Data input to output	Control (inhibit) input to output		
Quad Analog Switch/Multiplexer/Demultiplexer with Enhanced ON-Resistance Linearity	M74HC4066P	—	—	—	14P4	—
8-Channel Analog Multiplexer/Demultiplexer	M74HC4051P	—	—	—	16P4	—
Dual 4-Channel Analog Multiplexer/Demultiplexer	M74HC4052P	—	—	—	16P4	—
Triple 2-Channel Analog Multiplexer/Demultiplexer	M74HC4053P	—	—	—	16P4	—

# MITSUBISHI HIGH SPEED CMOS INDEX BY FUNCTION

## DATA SELECTORS/DIGITAL MULTIPLEXERS

Circuit function	Output	Type	Electrical characteristics			Package outlines	Page
			Propagation time(ns)				
			Strobe (inhibit) to output	Select input to output	Data input to output		
Quadruple 2-Input Noninverting Data Selector/Multiplexer	NI	<b>M74HC157P</b>	29	32	32	16P4	2—54
Quadruple 2-Input Data Selector/Multiplexer with 3-State Outputs	3S, NI	<b>M74HC257P</b>	—	—	—	16P4	—
Quadruple 2-Input Inverting Data Selector/Multiplexer	I	<b>M74HC158P</b>	29	32	32	16P4	2—58
Dual 4-Input Data Selector/Multiplexer	NI	<b>M74HC153P</b>	—	—	—	16P4	—
Dual 4-Input Data Selector/Multiplexer with 3-State Outputs	3S, NI	<b>M74HC253P</b>	—	—	—	16P4	—
8-Input Data Selector/Multiplexer	NI, I	<b>M74HC151P</b>	—	—	—	16P4	—
8-Input Data Selector/Multiplexer with 3-State Outputs	3S, NI, I	<b>M74HC251P</b>	—	—	—	16P4	—
Quadruple 2-Input Data Selector/Multiplexer with Output Latch	NI	<b>M74HC298P</b>	—	—	—	16P4	—

I : Invert output NI : Non invert output 3S : Three state

## DECODERS

Circuit function	Type	Electrical characteristics		Package outlines	Page
		Output propagation time (L to H) (ns)	Output propagation time (H to L) (ns)		
1-of-8 Decoder/Demultiplexer	<b>M74HC138P</b>	38	50	16P4	2—49
1-of-8 Decoder/Demultiplexer with LSTTL-Compatible Inputs	<b>M74HCT138P</b>	—	—	16P4	—
1-of-8 Decoder/Demultiplexer with Address Latch	<b>M74HC237P</b>	—	—	16P4	—
8-Bit Addressable Latch/1-of-8 Decoder	<b>M74HC259P</b>	—	—	16P4	—
1-of-10 Decoder	<b>M74HC42P</b>	38	38	16P4	2—22
1-of-16 Decoder/Demultiplexer	<b>M74HC154P</b>	—	—	24P4D	—
BCD-to-Seven-Segment Latch/Decoder/Display Driver	<b>M74HC4511P</b>	—	—	16P4	—
BCD-to-Seven-Segment Latch/Decoder/Display Driver for Liquid-Crystal Displays	<b>M74HC4543P</b>	—	—	16P4	—

## Segment Identification of M74HC4511P, M74HC4543P

Decimal number	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Character	0	1	2	3	4	5	6	7	8	9						

# MITSUBISHI HIGH SPEED CMOS INDEX BY FUNCTION

## ENCODERS

Circuit function	Type	Electrical characteristics		Package outlines	Page
		Output propagation time (L to H) (ns)	Output propagation time (H to L) (ns)		
Octal-to-BCD Priority Encoder	<b>M74HC148P</b>	—	—	16P4	—
Decimal-to-BCD Priority Encoder	<b>M74HC147P</b>	—	—	16P4	—

## COMPARATORS

4-Bit Magnitude Comparator	<b>M74HC85P</b>	—	—	16P4	—
8-Bit Equality Comparator	<b>M74HC688P</b>	—	—	20P4	—

## FULL ADDER

4-Bit Binary Full Adder with Fast Carry	<b>M74HC283P</b>	—	—	16P4	—
---	------------------	---	---	------	---

## PARITY GENERATOR/CHECKER

9-Bit Odd/Even Parity Generator/Checker	<b>M74HC280P</b>	—	—	14P4	—
---	------------------	---	---	------	---

# MITSUBISHI HIGH SPEED CMOS SYMBOLGY

## SYMBOLGY

Symbol	Discriptions	
$C_i$	Input capacitance	
$C_L$	Load capacitance	Externally connected load capacitance.
$C_O$	Output disabled capacitance	The output capacitance when the output is disabled.
$C_{PD}$	Power dissipation capacitance	Internal capacitance of the IC calculated from operation supply current.
$C_X$	External timing capacitance	External connected capacitance used to set the output pulse width of a monostable multivibrator.
$f_i$	Input frequency	The sinewave frequency applied to the input terminal.
$f_{max}$	Maximum repetition frequency	Maximum input repetition frequency for normal IC operation.
GND	Ground	
H	Indicates the high logic level	Used in voltage and current suffixes to indicate the high potential level.
I	Indicates current or input	Currents flowing into ICs are taken to be positive and those flowing out as negative.
$I_{CC}$	Supply current	The current flowing into the $V_{CC}$ supply terminal.
$I_{DD}$	Supply current	The current flowing into the $V_{DD}$ supply terminal.
$I_i$	Input current	Input current flowing into an input terminal when a voltage is applied.
$I_{IH}$	High-level input current	The current flowing into an input when a specified high voltage is applied.
$I_{iL}$	Low-level input current	The current flowing out of an input when a specified low voltage is applied.
$I_O$	Output current	Output current flowing into ICs are taken to be positive and those flowing out as negative.
$I_{OFF}$	Off-state leakage current	The current flowing between the input and output of an analog switch is in the off state.
$I_{OH}$	High-level output current	The current flowing out of an output which is in the high state.
$I_{OL}$	Low-level output current	The current flowing into an output which is in the low state.
$I_{OZH}$	Off-state high-level output current	The current flowing into a disable 3-state output with a specified high output voltage applied.
$I_{OZL}$	Off-state low-level output current	The current flowing out of a disabled 3-state output with a specified low output voltage applied.
L	Indicates the low level	Used in voltage current suffixes to indicate the low potential level.
O	Indicates output	
$P_d$	Power dissipation	Product of the supply voltage and the supply current.
$R_i$	Input resistance	Externally connected input resistance.
$R_L$	Load resistance	Externally connected load resistance.
$R_{OFF}$	OFF resistance	The DC resistance between the input and output of an analog switch is in the off state.
$R_{ON}$	ON resistance	The DC resistance between the input and output of an analog switch is in the on state.
$R_X$	External connected timing resistor	Externally connected resistor used to set the output pulse width of a monostable multivibrator.
$T_a$	Operating free-air temperature	The temperature of the environment surrounding an IC.
$t_f$	Falltime	Amount of time for the clock pulse changing from high to low.
$t_h$	Hold time	Amount of time that input conditions must be held after related inputs arrive.
$T_{opr}$	Operating temperature	The ambient temperature range for normal IC operation.
$t_{pd}$	Propagation delay time	Amount of time required from a change of input signal until the corresponding change in output, expressed as the average propagation time.
$t_{PHL}$	High-level to low-level output propagation time	Amount of time required from a change of input signal until the output changes from high to low.
$t_{PHZ}$	Output disable time from high-level	Amount of time required from a change of input signal until the output changes from high to high-impedance.
$t_{PLH}$	Low-level to high-level output propagation time	Amount of time required from a change of input signal until the output signal until output changes from low to high.
$t_{PLZ}$	Output disable time from low-level	Amount of time required from a change of input signal until the output changes from low to high-impedance.
$t_{PZH}$	Output enable time to high-level	Amount of time required from a change of input signal until the output changes from high-impedance to high.
$t_{PZL}$	Output enable time to low-level	Amount of time required from a change of input signal until the output changes from high-impedance to low.
$t_r$	Risetime	Amount of time for the clock pulse changing from low to high.
$t_{rec}$	Recovery time	Time from the point at which the input states are cancelled until the next clock pulse may be applied.
$T_{stg}$	Storage temperature	The range of surrounding storage temperature for an IC.
$t_{su}$	Setup time	Amount of time that the input conditions must be maintained before related inputs are changed.


**MITSUBISHI HIGH SPEED CMOS**  
**SYMBOLGY**

Symbol	Discriptions	
$t_{THL}$	High-level to low-level output transition time	The time required for the output waveform voltage value to change from the 90% point to the 10% point.
$t_{TLH}$	Low-level to high-level output transition time	The time required for the output waveform voltage value to change from the 10% point to the 90% point.
$t_W$	Pulse width	The time required for a pulse to change from one specified level to another.
$t_{WQ}$	Output pulse width	The width of the pulse appearing in the output of a monostable multivibrator.
$V_{CC}$	$V_{CC}$ supply voltage	
$V_{DD}$	$V_{DD}$ supply voltage	
$V_{EE}$	$V_{EE}$ supply voltage	
$V_H$	Hysteresis voltage.	This voltage is the difference between the positive-going threshold and the negative-going threshold voltages of the Schmitt trigger circuit.
$V_I$	Input voltage	Voltage applied to an input.
$V_{IH}$	High-level input voltage	The range of input voltages that represents a logic high in the system.
$V_{IL}$	Low-level input voltage	The range of input voltages that represents a logic low in the system.
$V_O$	Output voltage	Voltage applied to or appearing at an ouput.
$V_{OH}$	High-level output voltage	Voltage at an ouput in the high state.
$V_{OL}$	Low-level output voltage	Voltage at an output in the low state.
$V_{SS}$	$V_{SS}$ supply voltage	
$V_T$	Threshold voltage	The input voltage beyond at which the output changes.
$V_{T+}$	Positive-going threshold voltage	The threshold voltage at which the output changes when the input is changing from low to high.
$V_{T-}$	Negative-going threshold voltage	The threshold voltage at which the output changes when the input is changeing from high to low.
Z	Indicates the high-impedance state	Indicates that the output is in the high-impedance state.

# MITSUBISHI HIGH SPEED CMOS PACKAGE OUTLINES


## TYPE 14P4 14-PIN MOLDED PLASTIC DIL

Dimensions in mm



## TYPE 16P4 16-PIN MOLDED PLASTIC DIL


Dimensions in mm



**MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES**


**TYPE 20P4 20-PIN MOLDED PLASTIC DIL**

Dimensions in mm



**TYPE 24P4D 24-PIN MOLDED PLASTIC DIL**

Dimensions in mm





---

# DATA SHEETS

---



# M74HC00P

## QUADRUPLE 2-INPUT POSITIVE NAND GATE

### DESCRIPTION

The M74HC00P is a semiconductor integrated circuit consisting of four 2-input positive-logic NAND, usable as negative-logic NOR gates.

### FEATURES

- High-speed: 8ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$  (max) ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5\text{V}$ )
- Capable of driving 10 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC00P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS00.


Buffered Y outputs improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.

When both A and B inputs are high, output Y is low, and when at least one of the inputs is low, the output is high.

### FUNCTION TABLE


Inputs		Output
A	B	Y
L	L	H
H	L	H
L	H	H
H	H	L

### PIN CONFIGURATION (TOP VIEW)



Outline 14P4

### LOGIC DIAGRAM (EACH GATE)



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-1.5\sim V_{CC}+1.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current, per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 :  $T_a = -40\sim +65^\circ\text{C}$  and  $T_a = 65\sim 85^\circ\text{C}$  are derated at  $-12\text{mW}/^\circ\text{C}$

**QUADRUPLE 2-INPUT POSITIVE NAND GATE**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
			$V_{CC}(\text{V})$	Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = V_{CC} - 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			1.0	10.0	$\mu\text{A}$	

**QUADRUPLE 2-INPUT POSITIVE NAND GATE**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^{\circ}C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time				15	ns
$t_{PHL}$					15	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^{\circ}C$ )

Symbol	Parameter	Test conditions	Limits						Unit	
			$V_{CC}(V)$	25°C			-40~+85°C			
				Min	Typ	Max	Min	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			75		95	ns	
			4.5			15		19		
			6.0			13		16		
$t_{THL}$	output transition time			2.0			75		95	ns
				4.5			15		19	
				6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			90		113	ns	
			4.5			18		23		
			6.0			15		19		
$t_{PHL}$	output propagation time		2.0			90		113	ns	
			4.5			18		23		
			6.0			15		19		
$C_I$	Input capacitance							10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)			25					pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
 The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**



# M74HC02P

## QUADRUPLE 2-INPUT POSITIVE NOR GATE

### DESCRIPTION

The M74HC02P is a semiconductor integrated circuit consisting of four 2-input positive-logic NOR, usable as negative-logic NAND gates.

### FEATURES

- High-speed: 8ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$  (max). ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5\text{V}$ )
- Capable of driving 10 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC02P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS02.


Buffered Y outputs improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.

When both A and B inputs are low, output Y is high, and when at least one of the inputs is high, the output is low.

### FUNCTION TABLE


Inputs		Output
A	B	Y
L	L	H
H	L	L
L	H	L
H	H	L

### PIN CONFIGURATION (TOP VIEW)



Outline 14P4

### LOGIC DIAGRAM (EACH GATE)



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-1.5\sim V_{CC}+1.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current, per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 :  $T_a = -40\sim +65^\circ\text{C}$  and  $T_a = 65\sim 85^\circ\text{C}$  are derated at  $-12\text{mW}/^\circ\text{C}$

# MITSUBISHI HIGH SPEED CMOS M74HC02P

## QUADRUPLE 2-INPUT POSITIVE NOR GATE

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{Opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit		
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
				Min	Typ	Max	Min		Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V	
			4.5	3.15			3.15			
			6.0	4.2			4.2			
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5		0.5	V	
			4.5			1.35		1.35		
			6.0			1.8		1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V	
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9		
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13		
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1		0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1		0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1		0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26		0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26		0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1		1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1		-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}_I, I_O = 0\mu\text{A}$	6.0			1.0		10.0	$\mu\text{A}$	

QUADRUPLE 2-INPUT POSITIVE NOR GATE

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$	output transition time				10	
$t_{PLH}$	Low-level to high-level and high-level to low-level				15	ns
$t_{PHL}$	output propagation time				15	

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level	2.0			90		113	ns	
		4.5			18		23		
		6.0			15		19		
$t_{PHL}$	output propagation time	2.0			90		113		
		4.5			18		23		
		6.0			15		19		
$C_i$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)			31				pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_o = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# M74HCU04P

## HEX UNBUFFERED INVERTER

### DESCRIPTION

The M74HCU04P is a semiconductor integrated circuit consisting of six unbuffered inverters.

### FEATURES

- High-speed: 7ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$  (max) ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5\text{V}$ )
- Capable of driving 10 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HCU04P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS04. Unbuffered Y outputs make this device suitable for linear circuit applications such as oscillators and amplifier circuits as well as logic system applications. However, consideration must be given in linear circuit applications dissipated power is much greater than of the 4000B series. When input A is high, output Y is low, and when input A is low, output Y is high.

### FUNCTION TABLE


Input	Output
A	Y
L	H
H	L

### PIN CONFIGURATION (TOP VIEW)



Outline 14P4

### LOGIC DIAGRAM (EACH INVERTER)



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-1.5\sim V_{CC}+1.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{ik}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
		$V_i > V_{CC}$	20	
$I_{ok}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current, per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 :  $T_a = -40\sim +65^\circ\text{C}$  and  $T_a = 65\sim 85^\circ\text{C}$  are derated at  $-12\text{mW}/^\circ\text{C}$

**MITSUBISHI HIGH SPEED CMOS**  
**M74HCU04P**

**HEX UNBUFFERED INVERTER**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime			no Limit	ns

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.2V,  I_O  = 20\mu A$	2.0	1.7			1.7		V
		$V_O = 0.5V,  I_O  = 20\mu A$	4.5	3.6			3.6		
		$V_O = 0.5V,  I_O  = 20\mu A$	6.0	4.8			4.8		
$V_{IL}$	Low-level input voltage	$V_O = V_{CC} - 0.2V,  I_O  = 20\mu A$	2.0			0.3		0.3	V
		$V_O = V_{CC} - 0.5V,  I_O  = 20\mu A$	4.5			0.8		0.8	
		$V_O = V_{CC} - 0.5V,  I_O  = 20\mu A$	6.0			1.1		1.1	
$V_{OH}$	High-level output voltage	$V_I = V_{IL}, I_{OL} = -20\mu A$	2.0	1.8			1.8		V
		$V_I = GND, I_{OH} = -4.0mA$	4.5	4.0			4.0		
		$V_I = GND, I_{OH} = -5.2mA$	6.0	5.5			5.5		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, I_{OL} = -20\mu A$	2.0			0.2		0.2	V
		$V_I = V_{IH}, I_{OL} = -20\mu A$	4.5			0.5		0.5	
		$V_I = V_{IH}, I_{OL} = -20\mu A$	6.0			0.5		0.5	
		$V_I = V_{CC}, I_{OL} = 4.0mA$	4.5			0.26		0.33	
		$V_I = V_{CC}, I_{OL} = 5.2mA$	6.0			0.26		0.33	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1		1.0	$\mu A$
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1		-1.0	$\mu A$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$	6.0			1.0		10.0	$\mu A$

# MITSUBISHI HIGH SPEED CMOS M74HCU04P

## HEX UNBUFFERED INVERTER

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^{\circ}C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time				13	ns
$t_{PHL}$					13	

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^{\circ}C$ )


Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			82		103	ns
			4.5			16		21	
			6.0			14		18	
$t_{PHL}$	output propagation time	2.0			82		103		
		4.5			16		21		
		6.0			14		18		
$C_I$	Input capacitance				15		15	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)			25				pF	

Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per inverter)

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_I + I_{CC} \cdot V_{CC}$$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

### TIMING DIAGRAM



# M74HC08P

## QUADRUPLE 2-INPUT POSITIVE AND GATE

### DESCRIPTION

The M74HC08P is a semiconductor integrated circuit consisting of four 2-input positive-logic AND, usable as negative-logic OR gates.

### FEATURES

- High-speed: 9.5ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$  (max) ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5\text{V}$ )
- Capable of driving 10 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC08P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS08.


Buffered Y outputs improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.

When both A and B inputs are high, output Y is high, and when at least one of the inputs is low, the output is low.

### FUNCTION TABLE


Inputs		Output
A	B	Y
L	L	L
H	L	L
L	H	L
H	H	H

### PIN CONFIGURATION (TOP VIEW)



Outline 14P4

### LOGIC DIAGRAM (EACH GATE)



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-1.5\sim V_{CC}+1.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current, per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 :  $T_a = -40\sim +65^\circ\text{C}$  and  $T_a = 65\sim 85^\circ\text{C}$  are derated at  $-12\text{mW}/^\circ\text{C}$

**QUADRUPLE 2-INPUT POSITIVE AND GATE**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
			$V_{CC}(\text{V})$	Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_o  = 20\mu\text{A}$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}$ $ I_o  = 20\mu\text{A}$	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_o = 0\mu\text{A}$	6.0			1.0	10.0	$\mu\text{A}$	

QUADRUPLE 2-INPUT POSITIVE AND GATE

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 15pF (Note 3)			10	ns
t <sub>THL</sub>	output transition time				10	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				15	ns
t <sub>PHL</sub>	output propagation time				20	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 2~6V, T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Test conditions	Limits						Unit
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 50pF (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>THL</sub>	output transition time		2.0			75		95	
			4.5			15		19	
			6.0			13		16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	2.0			121		151	ns	
		4.5			24		30		
		6.0			20		25		
t <sub>PHL</sub>	output propagation time	2.0			121		151		
		4.5			24		30		
		6.0			20		25		
C <sub>I</sub>	Input capacitance				10		10	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 2)			40				pF	


Note 2 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
 The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%): t<sub>r</sub> = 6ns, t<sub>f</sub> = 6ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# M74HC10P

## TRIPLE 3-INPUT POSITIVE NAND GATE

### DESCRIPTION

The M74HC10P is a semiconductor integrated circuit consisting of three 3-input positive-logic NAND, usable as negative-logic NOR gates.

### FEATURES

- High-speed: 10ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$  (max) ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5\text{V}$ )
- Capable of driving 10 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC10P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS10.

Buffered Y outputs improve input-to-output transfer characteristics and reduce output impedance variations with respect to input voltage variations.


When all inputs A, B and C are high, output Y is low, and when at least one of the inputs is low, the output is high.

### FUNCTION TABLE

Inputs		Output
A	N	Y
L	L	H
H	L	H
L	H	H
H	H	L


$N = B \cdot C$

### PIN CONFIGURATION (TOP VIEW)



Outline 14P4

### LOGIC DIAGRAM (EACH GATE)



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_I$	Input voltage		$-1.5\sim V_{CC}+1.5$	V
$V_O$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0\text{V}$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0\text{V}$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 :  $T_a = -40\sim +65^\circ\text{C}$  and  $T_a = 65\sim 85^\circ\text{C}$  are derated at  $-12\text{mW}/^\circ\text{C}$

TRIPLE 3-INPUT POSITIVE NAND GATE

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = V <sub>CC</sub> - 0.1V  I <sub>O</sub>   = 20μA	2.0				0.5	0.5	V
			4.5				1.35	1.35	
			6.0				1.8	1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -4.0mA	4.5	4.18			4.13	
			I <sub>OH</sub> = -5.2mA	6.0	5.68			5.63	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0		
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			1.0	10.0	μA	

TRIPLE 3-INPUT POSITIVE NAND GATE

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 15pF (Note 3)			10	ns
t <sub>THL</sub>	output transition time				10	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				15	ns
t <sub>PHL</sub>	output propagation time				15	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 2~6V, T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Test conditions	Limits						Unit
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 50pF (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>THL</sub>	output transition time		2.0			75		95	
			4.5			15		19	
			6.0			13		16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level		2.0			95		120	ns
			4.5			19		24	
			6.0			16		20	
t <sub>PHL</sub>	output propagation time	2.0			95		120		
		4.5			19		24		
		6.0			16		20		
C <sub>i</sub>	Input capacitance				10		10	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 2)			36				pF	


Note 2 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
 The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%): t<sub>r</sub> = 6ns, t<sub>f</sub> = 6ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# M74HC27P

## TRIPLE 3-INPUT POSITIVE NOR GATE

### DESCRIPTION

The M74HC27P is a semiconductor integrated circuit consisting of three 3-input positive-logic NOR, usable as negative-logic NAND gates.

### FEATURES

- High-speed: 8ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$  (max) ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5\text{V}$ )
- Capable of driving 10 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC27P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS27.

Buffered Y outputs improve input-to-output transfer characteristics and reduce output impedance variations with respect to input voltage variations.

When all inputs A, B, and C are low, output Y is high, and when at least one of the inputs is high, the output is low.

### FUNCTION TABLE

Inputs		Output
A	N	Y
L	L	H
H	L	L
L	H	L
H	H	L


$N = B + C$

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-1.5\sim V_{CC}+1.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current, per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$


Note 1 :  $T_a = -40\sim +65^\circ\text{C}$  and  $T_a = 65\sim 85^\circ\text{C}$  are derated at  $-12\text{mW}/^\circ\text{C}$

### PIN CONFIGURATION (TOP VIEW)



Outline 14P4

### LOGIC DIAGRAM (EACH GATE)



TRIPLE 3-INPUT POSITIVE NOR GATE

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V	
$V_{OH}$	High-level output voltage	$V_I = V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9		1.9		V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4		4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9		5.9		
			$I_{OH} = -4.0\text{mA}$ $I_{OH} = -5.2\text{mA}$	4.5 6.0	4.18 5.68		4.13 5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$ $I_{OL} = 5.2\text{mA}$	4.5 6.0			0.26 0.26	0.33 0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			1.0	10.0	$\mu\text{A}$	

TRIPLE 3-INPUT POSITIVE NOR GATE

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 15pF (Note 3)			10	ns
t <sub>THL</sub>					10	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time				15	ns
t <sub>PHL</sub>					15	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 2~6V, T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Test conditions	Limits					Unit	
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min		Max
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 50pF (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>THL</sub>	output transition time		2.0			75		95	
			4.5			15		19	
			6.0			13		16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time		2.0			90		113	ns
			4.5			18		23	
			6.0			15		19	
t <sub>PHL</sub>	output propagation time	2.0			90		113		
		4.5			18		23		
		6.0			15		19		
C <sub>I</sub>	Input capacitance					10	10	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 2)			34				pF	


Note 2 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
 The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%): t<sub>r</sub> = 6ns, t<sub>f</sub> = 6ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# M74HC32P

## QUADRUPLE 2-INPUT POSITIVE OR GATE

### DESCRIPTION

The M74HC32P is a semiconductor integrated circuit consisting of four 2-input positive-logic OR, usable as negative-logic AND gates.

### FEATURES

- High-speed: 10ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$  (max) ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5\text{V}$ )
- Capable of driving 10 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC32P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS32.

Buffered Y outputs improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.

When both A and B inputs are low, output Y is low, and when at least one of the inputs is high, the output is high.

### FUNCTION TABLE


Inputs		Output
A	B	Y
L	L	L
H	L	H
L	H	H
H	H	H

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_I$	Input voltage		$-1.5\sim V_{CC}+1.5$	V
$V_O$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0\text{V}$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0\text{V}$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_D$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$


Note 1 :  $T_a = -40\sim +65^\circ\text{C}$  and  $T_a = 65\sim 85^\circ\text{C}$  are derated at  $-12\text{mW}/^\circ\text{C}$

### PIN CONFIGURATION (TOP VIEW)



Outline 14P4

### LOGIC DIAGRAM (EACH GATE)



QUADRUPLE 2-INPUT POSITIVE OR GATE

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = V_{CC} - 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_O = V_{CC} - 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5		0.5	
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0		0.1		0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5		0.1		0.1	
			$I_{OL} = 20\mu\text{A}$	6.0		0.1		0.1	
			$I_{OL} = 4.0\text{mA}$	4.5		0.26		0.33	
			$I_{OL} = 5.2\text{mA}$	6.0		0.26		0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1		1.0	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1		-1.0	$\mu\text{A}$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			1.0		10.0	$\mu\text{A}$

QUADRUPLE 2-INPUT POSITIVE OR GATE

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time				18	ns
$t_{PHL}$					18	

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			100		125	ns
			4.5			20		25	
			6.0			17		21	
$t_{PHL}$	output propagation time	2.0			100		125		
		4.5			20		25		
		6.0			17		21		
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)							pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# M74HC42P

1-OF-10 DECODER

## DESCRIPTION

The M74HC42P is a semiconductor integrated circuit consisting of a BCD to decimal decoder.

## FEATURES

- Active-low output
- High speed: 17ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$  (max) ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5\text{V}$ )
- Capable of driving 10 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

## APPLICATION


General purpose, for use in industrial and consumer digital equipment.

## FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC42P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS42.


When a BCD code is applied to inputs A0, A1, A2, and A3, the one output of the outputs  $\bar{Y}0$  through  $\bar{Y}9$  corresponding to this input value changes to low and all others become high. Use A0 for the least significant bit and A3 for the most significant bit. If a value of ten or greater is applied to the inputs (A0 through A3), all outputs will go high.

## PIN CONFIGURATION (TOP VIEW)



Outline 16P4

## LOGIC DIAGRAM



**MITSUBISHI HIGH SPEED CMOS**  
**M74HC42P**

**1-OF-10 DECODER**

**FUNCTION TABLE**

Decimal number	Inputs				Outputs									
	A3	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	Y9
0	L	L	L	L	L	H	H	H	H	H	H	H	H	H
1	L	L	L	H	H	L	H	H	H	H	H	H	H	H
2	L	L	H	L	H	H	L	H	H	H	H	H	H	H
3	L	L	H	H	H	H	H	L	H	H	H	H	H	H
4	L	H	L	L	H	H	H	H	L	H	H	H	H	H
5	L	H	L	H	H	H	H	H	H	L	H	H	H	H
6	L	H	H	L	H	H	H	H	H	H	L	H	H	H
7	L	H	H	H	H	H	H	H	H	H	H	L	H	H
8	H	L	L	L	H	H	H	H	H	H	H	H	L	H
9	H	L	L	H	H	H	H	H	H	H	H	H	H	L
10	H	L	H	L	H	H	H	H	H	H	H	H	H	H
11	H	L	H	H	H	H	H	H	H	H	H	H	H	H
12	H	H	L	L	H	H	H	H	H	H	H	H	H	H
13	H	H	L	H	H	H	H	H	H	H	H	H	H	H
14	H	H	H	L	H	H	H	H	H	H	H	H	H	H
15	H	H	H	H	H	H	H	H	H	H	H	H	H	H

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-1.5 \sim V_{CC} + 1.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current, per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 1 :  $T_a = -40 \sim +65^\circ\text{C}$  and  $T_a = 65 \sim 85^\circ\text{C}$  are derated at  $-12\text{mW}/^\circ\text{C}$

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min	Max	
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -4.0mA	4.5	4.18			4.13	
			I <sub>OH</sub> = -5.2mA	6.0	5.68			5.63	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0		
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 15pF (Note 3)			10	ns
t <sub>THL</sub>					10	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time				25	ns
t <sub>PHL</sub>					25	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 2~6V, T<sub>a</sub> = -40~+85°C)


Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 50pF (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>THL</sub>	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time		2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
t <sub>PHL</sub>	output propagation time	2.0			150		189	ns	
		4.5			30		38		
		6.0			26		32		
C <sub>I</sub>	Input capacitance				10		10	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 2)							pF	

Note 2 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions.

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**



# M74HC73P

## DUAL J-K FLIP-FLOP WITH RESET

### DESCRIPTION

The M74HC73P is a semiconductor integrated circuit consisting of two negative-edge triggered J-K flip flops with independent control inputs.

### FEATURES

- High-speed: (clock frequency) 50MHz typ. ( $C_L=15pF$ ,  $V_{CC}=5V$ )
- Low power dissipation: 10 $\mu$ W/package (max) ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5V$ )
- Capable of driving 10 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6V$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ C$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC73P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS73.

The M74HC73P contains two edge-triggered J-K flip flops, each circuit with independent clock input  $\overline{CK}$ , direct reset input  $\overline{R_D}$ , and both J and K inputs.

When  $\overline{CK}$  changes from high-level to low-level, the data just previously at J and K signals appear in output Q and  $\overline{Q}$  in accordance with the function table given. When  $\overline{R_D}$  is low, Q and  $\overline{Q}$  become low-level and high-level respectively,

### PIN CONFIGURATION (TOP VIEW)




Outline 14P4

ly, irrespective of the state of the other input signals. When used as a J-K flip flop,  $\overline{R_D}$  should be maintained at high.

A unit, the M74HC107P, having the same functions and electrical characteristics as the M74HC73P but with pins 7 and 14 being GND and  $V_{CC}$  respectively is also available.

### LOGIC DIAGRAM (EACH FLIP FLOP)



**DUAL J-K FLIP-FLOP WITH RESET**

**FUNCTION TABLE** (Note 1)

Inputs				Outputs	
$\overline{R_D}$	$\overline{CK}$	J	K	Q	$\overline{Q}$
L	X	X	X	L	H
H	↓	L	L	$Q^0$	$\overline{Q}^0$
H	↓	L	H	L	H
H	↓	H	L	H	L
H	↓	H	H	Toggle	
H	L	X	X	$Q^0$	$\overline{Q}^0$
H	H	X	X	$Q^0$	$\overline{Q}^0$
H	↑	X	X	$Q^0$	$\overline{Q}^0$

Note 1 : ↑ : Change from low to high level  
 ↓ : Change from high to low level  
 X : Irrelevant  
 $Q^0$  : Output state Q before clock input changed.  
 $\overline{Q}^0$  : Output state  $\overline{Q}$  before clock input changed.  
 Toggle : Inverted state before clock input changed.

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		-0.5 ~ +7.0	V
$V_I$	Input voltage		-1.5 ~ $V_{CC} + 1.5$	V
$V_O$	Output voltage		-0.5 ~ $V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		±25	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	±50	mA
$P_d$	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature range		-65 ~ +150	°C

Note 2 :  $T_a = -40 \sim +65^\circ\text{C}$  and  $T_a = 65 \sim 85^\circ\text{C}$  are derated at -12mW/°C

DUAL J-K FLIP-FLOP WITH RESET

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
			$V_{CC}(\text{V})$	Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			2.0	20.0	$\mu\text{A}$	

# MITSUBISHI HIGH SPEED CMOS M74HC73P

## DUAL J-K FLIP-FLOP WITH RESET

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15pF$ (Note 3)	30			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{CK} - Q, \overline{Q}$ )				21	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{CK} - Q, \overline{Q}$ )				21	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{R_D} - Q, \overline{Q}$ )				26	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{R_D} - Q, \overline{Q}$ )				26	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{R_D} - Q, \overline{Q}$ )				26	ns

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency	$C_L = 50pF$ (Note 3)	2.0	5			4		MHz
			4.5	27			21		
			6.0	31			24		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	Low-level to high-level and high-level to low-level output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{CK} - Q, \overline{Q}$ )	2.0			126		160	ns	
		4.5			25		32		
		6.0			21		27		
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{CK} - Q, \overline{Q}$ )	2.0			126		160	ns	
		4.5			25		32		
		6.0			21		27		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{R_D} - Q, \overline{Q}$ )	2.0			155		194	ns	
		4.5			31		39		
		6.0			26		32		
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{R_D} - Q, \overline{Q}$ )	2.0			155		194	ns	
		4.5			31		39		
		6.0			26		32		
$C_i$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 4)							pF	

Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip flop)

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$$

### TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_w$	$\overline{CK}, \overline{R_D}$ pulse width	2.0	80			101		ns	
		4.5	16			20			
		6.0	14			17			
$t_{su}$	J and K setup time with respect to $\overline{CK}$	2.0	100			125		ns	
		4.5	20			25			
		6.0	17			21			
$t_h$	J and K hold time with respect to $\overline{CK}$	2.0	0			0		ns	
		4.5	0			0			
		6.0	0			0			
$t_{rec}$	$\overline{R_D}$ recovery time with respect to $\overline{CK}$	2.0	100			125		ns	
		4.5	20			25			
		6.0	17			21			


DUAL J-K FLIP-FLOP WITH RESET

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# M74HC74P

## DUAL D-TYPE FLIP-FLOP WITH SET AND RESET

### DESCRIPTION

The M74HC74P is a semiconductor integrated circuit consisting of two positive-edge triggered D-types flip flops with independent clock, data, and direct set and reset inputs.

### FEATURES

- High-speed: (clock frequency) 40MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $10\mu\text{W}/\text{package}$  (max) ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5\text{V}$ )
- Capable of driving 10 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC74P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS74.

The M74HC74P contains two independent D-type flip flops, each circuit with clock input CK, direct set input  $\overline{S_D}$ , and direct reset input  $\overline{R_D}$ .

When used as a D-type flip flop, both  $\overline{S_D}$  and  $\overline{R_D}$  are held at high. When clock input CK changes from low-level to


### PIN CONFIGURATION (TOP VIEW)



Outline 14P4

high-level, the data just previously input at D appears at the output Q and  $\overline{Q}$  in accordance with the function table given. Use of  $\overline{S_D}$  and  $\overline{R_D}$  permits direct R-S flip flop operation. When  $\overline{S_D}$  and  $\overline{R_D}$  are low, Q and  $\overline{Q}$  are both high-level but when  $\overline{S_D}$  and  $\overline{R_D}$  simultaneously become high, the condition of Q and  $\overline{Q}$  cannot be predetermined.

### LOGIC DIAGRAM (EACH FLIP FLOP)



**DUAL D-TYPE FLIP-FLOP WITH SET AND RESET**

**FUNCTION TABLE** (Note 1)

Inputs				Outputs	
$\overline{S_D}$	$\overline{R_D}$	CK	D	Q	$\overline{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	L	X	Q <sup>0</sup>	$\overline{Q}^0$
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	H	X	Q <sup>0</sup>	$\overline{Q}^0$
H	H	↓	X	Q <sup>0</sup>	Q <sup>0</sup>

Note 1 : X : Irrelevant  
 ↑ : Change from low to high level  
 ↓ : Change from high to low level  
 Q<sup>0</sup> : Output state Q before clock input changed.  
 $\overline{Q}^0$  : Output state  $\overline{Q}^0$  before clock input changed.  
 \* : When  $\overline{S_D}$  and  $\overline{R_D}$  are low, Q and  $\overline{Q}$  are both high-level but when  $\overline{S_D}$  and  $\overline{R_D}$  simultaneously become high, the condition of Q and  $\overline{Q}$  cannot be predetermined.

**ABSOLUTE MAXIMUM RATINGS** (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-1.5~V <sub>CC</sub> +1.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V V <sub>I</sub> > V <sub>CC</sub>	-20 20	mA
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V V <sub>O</sub> > V <sub>CC</sub>	-20 20	mA
I <sub>O</sub>	Output current, per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : T<sub>a</sub> = -40~+65°C and T<sub>a</sub> = 65~85°C are derated at -12mW/°C

**DUAL D-TYPE FLIP-FLOP WITH SET AND RESET**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
			$V_{CC}(\text{V})$	Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1		$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			2.0	20.0	$\mu\text{A}$	

DUAL D-TYPE FLIP-FLOP WITH SET AND RESET

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 15pF (Note 4)	30			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level				10	ns
t <sub>THL</sub>	output transition time				10	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				30	ns
t <sub>PHL</sub>	output propagation time (CK - Q, $\bar{Q}$ )				30	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				40	ns
t <sub>PHL</sub>	output propagation time ( $\bar{S}_D$ , $\bar{R}_D$ - Q, $\bar{Q}$ )				40	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 2~6V, T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 50pF (Note 4)	2.0	5			4		MHz
			4.5	27			21		
			6.0	32			25		
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>THL</sub>	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	2.0			175		220	ns	
		4.5			35		44		
		6.0			30		37		
t <sub>PHL</sub>	output propagation time (CK - Q, $\bar{Q}$ )	2.0			175		221	ns	
		4.5			35		44		
		6.0			30		37		
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	2.0			230		290	ns	
		4.5			46		58		
		6.0			39		49		
t <sub>PHL</sub>	output propagation time ( $\bar{S}_D$ , $\bar{R}_D$ - Q, $\bar{Q}$ )	2.0			230		290	ns	
		4.5			46		58		
		6.0			39		49		
C <sub>I</sub>	Input capacitance				10		10	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 3)			47				pF	

Note 3 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip flop)  
 The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_t + I_{CC} \cdot V_{CC}$

Note 4 : Test Circuit




- (1) The pulse generator (PG) has the following characteristics (10%~90%): t<sub>r</sub> = 6ns, t<sub>f</sub> = 6ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

DUAL D-TYPE FLIP-FLOP WITH SET AND RESET

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit
			25°C			-40~+85°C		
			$V_{CC}(V)$	Min	Typ	Max	Min	
$t_w$	CK, $\overline{S_D}$ , $\overline{R_D}$ pulse width		2.0	80			101	ns
			4.5	16			20	
			6.0	14			17	
$t_{su}$	D setup time with respect to CK		2.0	100			125	ns
			4.5	20			25	
			6.0	17			21	
$t_h$	D hold time with respect to CK		2.0	0			0	ns
			4.5	0			0	
			6.0	0			0	
$t_{rec}$	$\overline{S_D}$ , $\overline{R_D}$ recovery time with respect to CK		2.0	5			5	ns
			4.5	5			5	
			6.0	5			5	

TIMING DIAGRAM



# M74HC76P

## DUAL J-K FLIP-FLOP WITH SET AND RESET

### DESCRIPTION

The M74HC76P is a semiconductor integrated circuit consisting of two negative-edge triggered J-K flip flops with independent control inputs.

### FEATURES

- High-speed: (clock frequency) 50MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $10\mu\text{W}/\text{package}$  (max) ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5\text{V}$ )
- Capable of driving 10 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC76P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS76.

The M74HC76P contains two edge-triggered J-K flip flops, each circuit with independent clock input  $\overline{\text{CK}}$ , direct set  $\overline{\text{S}}_D$  and direct reset  $\overline{\text{R}}_D$  inputs, and both J and K inputs.

When  $\overline{\text{CK}}$  changes from high-level to low-level, the data just previously input at J and K signals appear in output Q and  $\overline{\text{Q}}$  in accordance with the function table given. Use of  $\overline{\text{S}}_D$  and  $\overline{\text{R}}_D$  permits direct R-S flip flop operation. When  $\overline{\text{S}}_D$

### PIN CONFIGURATION (TOP VIEW)




Outline 16P4

and  $\overline{\text{R}}_D$  become low, Q and  $\overline{\text{Q}}$  both become high-level but when  $\overline{\text{S}}_D$  and  $\overline{\text{R}}_D$  simultaneously become high, the condition of Q and  $\overline{\text{Q}}$  cannot be predetermined. When used as a J-K flip flop,  $\overline{\text{S}}_D$  and  $\overline{\text{R}}_D$  should be maintained at high.

An integrated circuit, the M74HC112P, is also available. This IC has same functions and electrical characteristics as the M74HC76P but with pin 8 being GND and pin 16  $V_{CC}$ .

### LOGIC DIAGRAM (EACH GATE)



**DUAL J-K FLIP-FLOP WITH SET AND RESET**

**FUNCTION TABLE** (Note 1)

Inputs					Outputs	
$\overline{S_D}$	$\overline{R_D}$	$\overline{CK}$	J	K	Q	$\overline{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↓	L	L	Q <sup>0</sup>	$\overline{Q}^0$
H	H	↓	L	H	L	H
H	H	↓	H	L	H	L
H	H	↓	H	H	Toggle	
H	H	L	X	X	Q <sup>0</sup>	$\overline{Q}^0$
H	H	H	X	X	Q <sup>0</sup>	$\overline{Q}^0$
H	H	↑	X	X	Q <sup>0</sup>	$\overline{Q}^0$

Note 1 : ↑ : Change from low to high level  
 ↓ : Change from high to low level  
 X : Irrelevant  
 Q<sup>0</sup> : Output state Q before clock input changed.  
 $\overline{Q}^0$  : Output state  $\overline{Q}$  before clock input changed.  
 Toggle : Inverted state before clock input changed.  
 \* : When  $\overline{S_D}$  and  $\overline{R_D}$  are low-level, Q and  $\overline{Q}$  are both high-level but when  $\overline{S_D}$  and  $\overline{R_D}$  simultaneously become high-level, the condition of Q and  $\overline{Q}$  cannot be predetermined.

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		-0.5 ~ +7.0	V
$V_I$	Input voltage		-1.5 ~ $V_{CC} + 1.5$	V
$V_O$	Output voltage		-0.5 ~ $V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0\text{V}$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0\text{V}$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		±25	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	±50	mA
$P_D$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		-65 ~ +150	°C

Note 2 :  $T_a = -40 \sim +65^\circ\text{C}$  and  $T_a = 65 \sim 85^\circ\text{C}$  are derated at -12mW/°C

**DUAL J-K FLIP-FLOP WITH SET AND RESET**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits						Unit	
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$				
			$V_{CC}(\text{V})$	Min	Typ	Max	Min	Max		
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V	
			4.5	3.15			3.15			
			6.0	4.2			4.2			
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5		0.5	V	
			4.5			1.35		1.35		
			6.0			1.8		1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V	
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9		
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13		
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1		0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1		0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1		0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26		0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26		0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1		1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1		-1.0		
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			2.0		20.0	$\mu\text{A}$	

DUAL J-K FLIP-FLOP WITH SET AND RESET

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15pF$ (Note 3)	30			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{THL}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{CK} - Q, \overline{Q}$ )				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{R_D} - Q, \overline{Q}$ )				21	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{S_D} - Q, \overline{Q}$ )				21	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{CK} - Q, \overline{Q}$ )				26	ns
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{R_D} - Q, \overline{Q}$ )				26	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{S_D} - Q, \overline{Q}$ )				28	ns

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency	$C_L = 50pF$ (Note 3)	2.0	5			4		MHz
			4.5	27			21		
			6.0	31			24		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{CK} - Q, \overline{Q}$ )	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{R_D} - Q, \overline{Q}$ )	$C_L = 50pF$ (Note 3)	2.0			126		160	ns
			4.5			25		32	
			6.0			22		27	
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{S_D} - Q, \overline{Q}$ )	$C_L = 50pF$ (Note 3)	2.0			126		160	ns
			4.5			25		32	
			6.0			22		27	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{CK} - Q, \overline{Q}$ )	$C_L = 50pF$ (Note 3)	2.0			155		191	ns
			4.5			31		39	
			6.0			26		33	
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{R_D} - Q, \overline{Q}$ )	$C_L = 50pF$ (Note 3)	2.0			155		191	ns
			4.5			31		39	
			6.0			26		33	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{S_D} - Q, \overline{Q}$ )	$C_L = 50pF$ (Note 3)	2.0			165		210	ns
			4.5			33		41	
			6.0			28		35	
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{R_D} - Q, \overline{Q}$ )	$C_L = 50pF$ (Note 3)	2.0			165		210	ns
			4.5			33		41	
			6.0			28		35	
$C_i$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 4)							pF	

Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip flop)

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

DUAL J-K FLIP-FLOP WITH SET AND RESET

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_w$	$\overline{CK}, \overline{S_D}, \overline{R_D}$ pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	J, K setup time with respect to $\overline{CK}$		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		
$t_h$	J, K hold time with respect to $\overline{CK}$		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
$t_{rec}$	$\overline{S_D}, \overline{R_D}$ recovery time with respect to $\overline{CK}$		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# M74HC86P

## QUADRUPLE 2-INPUT EXCLUSIVE OR GATE

### DESCRIPTION

The M74HC86P is a semiconductor integrated circuit consisting of four 2-input exclusive OR gates.

### FEATURES

- High-speed: 9ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$  (max) ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5\text{V}$ )
- Capable of driving 10 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim 85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC86P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS86.

Buffered Y outputs improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.

When both inputs A and B are either high or low, output Y is low, and when the levels of the two inputs are opposite, the output is high.

### FUNCTION TABLE


Inputs		Output
A	B	Y
L	L	L
H	L	H
L	H	H
H	H	L

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_I$	Input voltage		$-1.5\sim V_{CC}+1.5$	V
$V_O$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0\text{V}$ $V_I > V_{CC}$	-20 20	mA
$I_{OK}$	Output parasitic diode current	$V_O < 0\text{V}$ $V_O > V_{CC}$	-20 20	mA
$I_O$	Output current, per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$


Note 1 :  $T_a = -40\sim +65^\circ\text{C}$  and  $T_a = 65\sim 85^\circ\text{C}$  are derated at  $-12\text{mW}/^\circ\text{C}$

### PIN CONFIGURATION (TOP VIEW)



Outline 14P4

### LOGIC DIAGRAM (EACH GATE)



QUADRUPLE 2-INPUT EXCLUSIVE OR GATE

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5	V	
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9		1.9	V	
			$I_{OH} = -20\mu\text{A}$	4.5	4.4		4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9		5.9		
			$I_{OH} = -4.0\text{mA}$	4.5	4.18		4.13		
			$I_{OH} = -5.2\text{mA}$	6.0	5.68		5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0		0.1	0.1	V	
			$I_{OL} = 20\mu\text{A}$	4.5		0.1	0.1		
			$I_{OL} = 20\mu\text{A}$	6.0		0.1	0.1		
			$I_{OL} = 4.0\text{mA}$	4.5		0.26	0.33		
			$I_{OL} = 5.2\text{mA}$	6.0		0.26	0.33		
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			1.0	10.0	$\mu\text{A}$	

QUADRUPLE 2-INPUT EXCLUSIVE OR GATE

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time				20	ns
$t_{PHL}$					20	

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
$t_{THL}$			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			120		151	ns
$t_{PHL}$			4.5			24		30	
			6.0			20		26	
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)			41				pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# M74HC107P

## DUAL J-K FLIP-FLOP WITH RESET

### DESCRIPTION

The M74HC107P is a semiconductor integrated circuit consisting of two negative-edge triggered J-K flip flops with independent control inputs.

### FEATURES

- High-speed: (clock frequency) 50MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $10\mu\text{W}/\text{package}$  (max) ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5\text{V}$ )
- Capable of driving 10 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC107P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS107.

The M74HC107P contains two edge-triggered J-K flip flops, each circuit with independent clock input  $\overline{\text{CK}}$ , direct reset  $\overline{\text{R}}_D$ , and both J and K inputs.

When  $\overline{\text{CK}}$  changes from high-level to low-level, the data just previously input at J and K signals appear in output Q and  $\overline{\text{Q}}$  in accordance with the function table given. When

### PIN CONFIGURATION (TOP VIEW)




Outline 14P4

$\overline{\text{R}}_D$  is low, Q and  $\overline{\text{Q}}$  become low-level and high-level respectively, irrespective of the state of the other input signals. When used as a J-K flip flop,  $\overline{\text{R}}_D$  should be maintained at high.

M74HC107P and M74HC73P are functionally and electrically identical, differing only in pin arrangement.

### LOGIC DIAGRAM (EACH FLIP FLOP)



**DUAL J-K FLIP-FLOP WITH RESET**

**FUNCTION TABLE** (Note 1)

Inputs				Outputs	
$\overline{R_D}$	CK	J	K	Q	$\overline{Q}$
L	X	X	X	L	H
H	↓	L	L	$Q^0$	$\overline{Q}^0$
H	↓	L	H	L	H
H	↓	H	L	H	L
H	↓	H	H	Toggle	
H	L	X	X	$Q^0$	$\overline{Q}^0$
H	H	X	X	$Q^0$	$\overline{Q}^0$
H	↑	X	X	$Q^0$	$\overline{Q}^0$

Note 1 : ↑ : Change from low to high level  
 ↓ : Change from high to low level  
 X : Irrelevant  
 $Q^0$  : Output state Q before clock input changed.  
 $\overline{Q}^0$  : Output state  $\overline{Q}$  before clock input changed.  
 Toggle : Inverted state before clock input changed.

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-1.5 \sim V_{CC} + 1.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, GND$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 :  $T_a = -40 \sim +65^\circ\text{C}$  and  $T_a = 65 \sim 85^\circ\text{C}$  are derated at  $-12\text{mW}/^\circ\text{C}$

**DUAL J-K FLIP-FLOP WITH RESET**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits						Unit	
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$				
			$V_{CC}(\text{V})$	Min	Typ	Max	Min	Max		
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V	
			4.5	3.15			3.15			
			6.0	4.2			4.2			
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5		0.5	V	
			4.5			1.35		1.35		
			6.0			1.8		1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V	
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9		
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13		
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1		0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1		0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1		0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26		0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26		0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1		1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1		-1.0		
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			2.0		20.0	$\mu\text{A}$	

DUAL J-K FLIP-FLOP WITH RESET

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 15pF (Note 3)	30			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level				10	ns
t <sub>THL</sub>	output transition time				10	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				21	ns
t <sub>PHL</sub>	output propagation time ( $\overline{CK} - Q, \overline{Q}$ )				21	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				26	ns
t <sub>PHL</sub>	output propagation time ( $\overline{R}_D - Q, \overline{Q}$ )				26	

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 50pF (Note 3)	2.0	5			4		MHz
			4.5	27			21		
			6.0	31			24		
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>THL</sub>	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	2.0			126		160	ns	
		4.5			25		32		
		6.0			21		27		
t <sub>PHL</sub>	output propagation time ( $\overline{CK} - Q, \overline{Q}$ )	2.0			126		160	ns	
		4.5			25		32		
		6.0			21		27		
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	2.0			155		194	ns	
		4.5			31		39		
		6.0			26		32		
t <sub>PHL</sub>	output propagation time ( $\overline{R}_D - Q, \overline{Q}$ )	2.0			155		194	ns	
		4.5			31		39		
		6.0			26		32		
C <sub>I</sub>	Input capacitance				10		10	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 4)							pF	

Note 4 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip flop)

The power dissipated during operation under no-load conditions is calculated using the following formula:


$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$$

TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
t <sub>w</sub>	$\overline{CK}, \overline{R}_D$ pulse width	2.0	80			101		ns	
		4.5	16			20			
		6.0	14			17			
t <sub>su</sub>	J and K setup time with respect to $\overline{CK}$	2.0	100			125		ns	
		4.5	20			25			
		6.0	17			21			
t <sub>h</sub>	J and K hold time with respect to $\overline{CK}$	2.0	0			0		ns	
		4.5	0			0			
		6.0	0			0			
t <sub>rec</sub>	$\overline{R}_D$ recovery time with respect to $\overline{CK}$	2.0	100			125		ns	
		4.5	20			25			
		6.0	17			21			


DUAL J-K FLIP-FLOP WITH RESET

Note 3. Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# M74HC138P

## 1-OF-8 DECODER/DEMULTIPLEXER

### DESCRIPTION

The M74HC138P is a semiconductor integrated circuit consisting of a 3-bit binary to 8-line decoder/demultiplexer with chip-select inputs.

### FEATURES

- Selection of three types of chip inputs
- Expansion up to 24 outputs possible with externally connection.
- High-speed: 17ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$  (max) ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5\text{V}$ )
- Capable of driving 10 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC138P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS138.

When operated as a decoder, the inputs A0, A1, and A2 are designated with a 3-bit binary code, the one output of Y0 through  $\overline{Y7}$  corresponding to this value becomes low-level and the remaining seven outputs become high-level. In this


### PIN CONFIGURATION (TOP VIEW)



Outline 16P4

case, chip select input CS1 must be high-level while  $\overline{\text{CS2}}$  and  $\overline{\text{CS3}}$  are held at low-level. When CS1,  $\overline{\text{CS2}}$ , and  $\overline{\text{CS3}}$  are in conditions other than those given above, the outputs are all high-level irrespective of the level of A0 through A2. When operated as a 1-line to 8-line demultiplexer, CS1,  $\overline{\text{CS2}}$  or  $\overline{\text{CS3}}$  is used as Data Input and A0, A1 and A2 input are as selecting input.

### LOGIC DIAGRAM



1-OF-8 DECODER/DEMULTIPLEXER

FUNCTION TABLE (Note 1)

Inputs					Outputs							
CS1	CSX	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	H	H	H	H	H	L	H	H	H	H
H	L	H	L	L	H	H	H	H	L	H	H	H
H	L	H	L	H	H	H	H	H	H	L	H	H
H	L	H	H	L	H	H	H	H	H	H	L	H
H	L	H	H	H	H	H	H	H	H	H	H	L

Note 1 : CSX = CS2 + CS3  
X : Irrelevant

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-1.5~V <sub>CC</sub> +1.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current, per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : T<sub>a</sub> = -40~+65°C and T<sub>a</sub> = 65~85°C are derated at -12mW/°C

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

1-OF-8 DECODER/DEMULTIPLEXER

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9	V	
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	V	
			I <sub>OL</sub> = 20μA	4.5			0.1		
			I <sub>OL</sub> = 20μA	6.0			0.1		
			I <sub>OL</sub> = 4.0mA	4.5			0.26		
			I <sub>OL</sub> = 5.2mA	6.0			0.33		
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 15pF (Note 3)			10	ns
t <sub>THL</sub>					10	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A - $\bar{Y}$ )				25	ns
t <sub>PHL</sub>					35	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CS1 - $\bar{Y}$ )				25	ns
t <sub>PHL</sub>					25	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CS2, CS3 - $\bar{Y}$ )				25	ns
t <sub>PHL</sub>				30		

1-OF-8 DECODER/DEMULTIPLEXER

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level		2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PHL}$	output propagation time (A - $\bar{Y}$ )		2.0			200		252	
			4.5			40		50	
			6.0			34		43	
$t_{PLH}$	Low-level to high-level and high-level to low-level	2.0			150		189	ns	
		4.5			30		38		
		6.0			26		32		
$t_{PHL}$	output propagation time (CS1 - $\bar{Y}$ )	2.0			150		189		
		4.5			30		38		
		6.0			26		32		
$t_{PLH}$	Low-level to high-level and high-level to low-level	2.0			150		189	ns	
		4.5			30		38		
		6.0			26		32		
$t_{PHL}$	output propagation time (CS2, CS3 - $\bar{Y}$ )	2.0			175		221		
		4.5			35		44		
		6.0			30		37		
$C_i$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 4)			82				pF	

Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$



**1-OF-8 DECODER/DEMULTIPLEXER**

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**



# M74HC157P

## QUADRUPLE 2-INPUT NONINVERTING DATA SELECTOR/MULTIPLEXER

### DESCRIPTION

The M74HC157P is a semiconductor integrated circuit consisting of four 2-line to 1-line data selectors/multiplexers.

### FEATURES

- High-speed: 12ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$  (max) ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5\text{V}$ )
- Capable of driving 10 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim 85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC157P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS157.

The M74HC157P consists of four circuits each combining data selector functions for selecting one of two input line signals and multiplexer functions for converting 2-bit parallel data into to serial data using time-division.

The 2-line signal is applied to data inputs A and B, and after one of the data inputs has been selected by select input S, it is output at pin Y. By applying 2-bit parallel data to A and B, and connecting the output of a binary counter to S,

### PIN CONFIGURATION (TOP VIEW)




Outline 16P4

A and B data will be serial output at Y synchronous with the clock pulse in the order A-B. Both S and output-enable input OE are common to all four circuits. When OE becomes high, all the outputs, Y0 though Y3, become low-level irrespective of input signals.

M74HC157P and M74HC257P are identical in function and in pin arrangement, differing in that the output of M74HC257P is 3-state.

### LOGIC DIAGRAM



**QUADRUPLE 2-INPUT NONINVERTING DATA SELECTOR/MULTIPLEXER**

**FUNCTION TABLE** (Note 1)

Inputs				Output
OE	S	A	B	Y
H	X	X	X	L
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H

Note 1 : X : Irrelevant

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-1.5 \sim V_{CC} + 1.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current, per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 :  $T_a = -40 \sim +65^\circ\text{C}$  and  $T_a = 65 \sim 85^\circ\text{C}$  are derated at  $-12\text{mW}/^\circ\text{C}$

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

**QUADRUPLE 2-INPUT NONINVERTING DATA SELECTOR/MULTIPLEXER**

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits						Unit
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> - 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> - 0.1V  I <sub>O</sub>   = 20μA	2.0				0.5	0.5	V
			4.5				1.35	1.35	
			6.0				1.8	1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -4.0mA	4.5	4.18			4.13	
			I <sub>OH</sub> = -5.2mA	6.0	5.68			5.63	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0		
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

**SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 15pF (Note 3)			10	ns
t <sub>FHL</sub>					10	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A, B - Y)				20	ns
t <sub>PHL</sub>					20	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (S - Y)				20	ns
t <sub>PHL</sub>					20	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (OE - Y)				18	ns
t <sub>PHL</sub>				18		


QUADRUPLE 2-INPUT NONINVERTING DATA SELECTOR/MULTIPLEXER

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits					Unit		
			25°C			-40~+85°C				
			$V_{CC}(V)$	Min	Typ	Max	Min		Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			75		95	ns	
			4.5			15		19		
			6.0			13		16		
$t_{THL}$	Low-level to high-level and high-level to low-level output propagation time (A, B - Y)		2.0			125		158		ns
			4.5			25		32		
			6.0			21		27		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (S - Y)		2.0			115		145	ns	
			4.5			23		29		
			6.0			20		25		
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time ( $\overline{OE}$ - Y)		2.0			115		145		ns
			4.5			23		29		
			6.0			20		25		
$C_i$	Input capacitance							10	pF	
$C_{PD}$	Power dissipation capacitance (Note 4)				51				pF	


Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# M74HC158P

## QUADRUPLE 2-INPUT INVERTING DATA SELECTOR/MULTIPLEXER

### DESCRIPTION

The M74HC158P is a semiconductor integrated circuit consisting of four 2-line to 1-line data selectors/multiplexers.

### FEATURES

- High-speed: 12ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$  (max) ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5\text{V}$ )
- Capable of driving 10 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim 85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC158P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS158.

The M74HC158P consists of four circuits each combining data selector functions for selecting one of two input line signals and multiplexer functions for converting 2-bit parallel data into to serial data using time-division.

The 2-line signal is applied to data inputs A and B, and after one of the data inputs has been selected by select input S, it is inverted and output at pin  $\bar{Y}$ . By applying 2-bit parallel data to A and B, and connecting the output of a binary counter to S, the inverted A and B data will be serial


### PIN CONFIGURATION (TOP VIEW)



Outline 16P4

output at  $\bar{Y}$  synchronous with the clock pulse in the order A-B. Both S and output-enable input are common to all four circuits. When OE becomes high-level, all the outputs,  $\bar{Y}0$  through  $\bar{Y}3$ , become high-level irrespective of input level signals.

### LOGIC DIAGRAM



**QUADRUPLE 2-INPUT INVERTING DATA SELECTOR/MULTIPLEXER**

**FUNCTION TABLE** (Note 1)

Inputs				Output
OE	S	A	B	$\bar{Y}$
H	X	X	X	H
L	L	L	X	H
L	L	H	X	L
L	H	X	L	H
L	H	X	H	L

Note 1 : X : Irrelevant

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-1.5 \sim V_{CC} + 1.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current, per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 :  $T_a = -40 \sim +65^\circ\text{C}$  and  $T_a = 65 \sim 85^\circ\text{C}$  are derated at  $-12\text{mW}/^\circ\text{C}$

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

QUADRUPLE 2-INPUT INVERTING DATA SELECTOR/MULTIPLEXER

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	V	
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0 4.5 6.0			0.5 1.35 1.8	0.5 1.35 1.8	V	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9		1.9	V	
			I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
			I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
			I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
			I <sub>OH</sub> = -5.2mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
			I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
			I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
			I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
			I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			4.0	40.0	μA	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 15pF (Note 4)			10	ns
t <sub>THL</sub>					10	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A, B - $\bar{Y}$ )				20	ns
t <sub>PHL</sub>					20	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (S - $\bar{Y}$ )				20	ns
t <sub>PHL</sub>					20	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (OE - $\bar{Y}$ )				18	ns
t <sub>PHL</sub>					18	


QUADRUPLE 2-INPUT INVERTING DATA SELECTOR/MULTIPLEXER

SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V$ ,  $T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits				Unit			
			25°C			-40~+85°C				
			$V_{CC}(V)$	Min	Typ	Max				
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 4)	2.0			75		95	ns	
			4.5			15		19		
			6.0			13		16		
$t_{THL}$	Low-level to high-level and high-level to low-level output propagation time (A, B - $\bar{Y}$ )		2.0			125		158		ns
			4.5			25		32		
			6.0			21		27		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (S - $\bar{Y}$ )		2.0			115		145	ns	
			4.5			23		29		
			6.0			20		25		
$t_{PHL}$	Low-level to high-level and high-level to low-level output propagation time (OE - $\bar{Y}$ )		2.0			115		145		ns
			4.5			23		29		
			6.0			20		25		
$C_I$	Input capacitance					10	pF			
$C_{PD}$	Power dissipation capacitance (Note 3)			82			pF			


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# M74HC174P

## HEX D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

### DESCRIPTION

The M74HC174P is a semiconductor integrated circuit consisting of six edge-triggered D-type flip flops with common clock and direct reset inputs, as well as independent data input.

### FEATURES

- High-speed: (clock frequency) 60MHz typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $10\mu\text{W}/\text{package}$  (max) ( $V_{CC}=5\text{V}$ ,  $T_A=25^\circ\text{C}$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5\text{V}$ )
- Capable of driving 10 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_A=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC174P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS174.

The M74HC174P contains six edge-triggered D-type flip flops, sharing common clock CK and direct reset  $\overline{R_D}$  inputs. When clock input CK changes from low-level to high-level the data just previously input at D appears at the Q output in accordance with the function table given.

When  $\overline{R_D}$  becomes low, all the Q outputs become low irrespective of the other input signals. When used as a D-type flip flop,  $\overline{R_D}$  is held at high-level.

### PIN CONFIGURATION (TOP VIEW)




Outline 16P4

### FUNCTION TABLE (Note 1)

Inputs			Output
$\overline{R_D}$	CK	D	Q
H	↑	H	H
H	↑	L	L
H	↓	X	$Q^0$
L	X	X	L
H	L	X	$Q^0$

Note 1 : X : Irrelevant  
 ↑ : Change from low to high level  
 ↓ : Change from high to low level  
 $Q^0$  : Output state Q before clock input changed.

### LOGIC DIAGRAM



HEX D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-1.5~V <sub>CC</sub> +1.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current, per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : T<sub>a</sub> = -40~+65°C and T<sub>a</sub> = 65~85°C are derated at 12mW/°C

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9			1.9	V
			I <sub>OH</sub> = -20μA	4.5	4.4			4.4	
			I <sub>OH</sub> = -20μA	6.0	5.9			5.9	
			I <sub>OH</sub> = -4.0mA	4.5	4.18			4.13	
			I <sub>OH</sub> = -5.2mA	6.0	5.68			5.63	
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0				0.1	V
			I <sub>OL</sub> = 20μA	4.5				0.1	
			I <sub>OL</sub> = 20μA	6.0				0.1	
			I <sub>OL</sub> = 4.0mA	4.5				0.26	
			I <sub>OL</sub> = 5.2mA	6.0				0.26	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0				0.1	μA	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0				-0.1	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0				4.0	40.0	μA

# MITSUBISHI HIGH SPEED CMOS M74HC174P

## HEX D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

### SWITCHING CHARACTERISTICS ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15pF$ (Note 3)	30			MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time				10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CK - Q)				30	ns
$t_{PHL}$					30	
$t_{PHL}$	High-level to low-level output propagation time ( $\overline{R_D} - Q$ )			30	ns	

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency	$C_L = 50pF$ (Note 3)	2.0	5			4		MHz
			4.5	27			21		
			6.0	31			24		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (CK - Q)	2.0			165		206	ns	
		4.5			33		41		
		6.0			28		35		
$t_{PHL}$	output propagation time (CK - Q)	2.0			165		206	ns	
		4.5			33		41		
		6.0			28		35		
$t_{PHL}$	High-level to low-level output propagation time ( $\overline{R_D} - Q$ )	2.0			165		206	ns	
		4.5			33		41		
		6.0			28		35		
$C_i$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 4)			64				pF	


Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

### TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_w(CK)$	Clock pulse width		2.0			80		106	ns
			4.5			16		20	
			6.0			14		18	
$t_w(\overline{R_D})$	Direct clear pulse width		2.0			80		106	ns
			4.5			16		20	
			6.0			14		18	
$t_{su}$	D setup time with respect to CK		2.0			100		125	ns
			4.5			20		25	
			6.0			17		21	
$t_h$	D hold time with respect to CK	2.0			5		5	ns	
		4.5			5		5		
		6.0			5		5		
$t_{rec}$	$\overline{R_D}$ recovery time with respect to CK	2.0			5		5	ns	
		4.5			5		5		
		6.0			5		5		


HEX D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# M74HC240P

## OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/LINE RECEIVER

### DESCRIPTION

The M74HC240P is a semiconductor integrated circuit consisting of two blocks of 3-state inverting buffers each with four independent circuits that share a common enable input.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 10ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$  (max) ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5\text{V}$ )
- Capable of driving 15 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC240P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS240.

The M74HC240P consists of two independent blocks and each block has four buffered circuits.

When enable  $\bar{E}$  is low and A (or B) is low then output  $\bar{Y}$  is high-level. However, if A (or B) is high then  $\bar{Y}$  is low-level. When  $\bar{E}$  is high then all outputs within the block become high-impedance state, irrespective of A (or B).

All eight buffer circuits can be controlled simultaneously by connecting  $\bar{E}\bar{A}$  and  $\bar{E}\bar{B}$  of the two blocks.

### FUNCTION TABLE (Note 1)

Inputs		Outputs
A, B	$\bar{E}\bar{A}$ , $\bar{E}\bar{B}$	$\bar{Y}\bar{A}$ , $\bar{Y}\bar{B}$
L	L	H
H	L	L
X	H	Z


Note 1 : Z : High impedance  
X : Irrelevant

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_I$	Input voltage		$-1.5\sim V_{CC}+1.5$	V
$V_O$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0\text{V}$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0\text{V}$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$


Note 2 :  $T_a = -40\sim +65^\circ\text{C}$  and  $T_a = 65\sim 85^\circ\text{C}$  are derated at  $-12\text{mW}/^\circ\text{C}$

### PIN CONFIGURATION (TOP VIEW)



Outline 20P4

### LOGIC DIAGRAM (EACH BUFFER)



**OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/LINE RECEIVER**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
			$V_{CC}(\text{V})$	Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -6.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -7.8\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1	
			$I_{OL} = 6.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 7.8\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0	$\mu\text{A}$	
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5	5.0	$\mu\text{A}$	
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$	6.0			-0.5	-5.0	$\mu\text{A}$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			4.0	40.0	$\mu\text{A}$	

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC240P**

**OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/LINE RECEIVER**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)			10	ns	
$t_{THL}$					10		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time (A - $\overline{YA}$ , B - $\overline{YB}$ )				18	ns	
$t_{PHL}$					18		
$t_{PLZ}$	Output disable time from high-level and low-level ( $\overline{EA} - \overline{YA}$ , $\overline{EB} - \overline{YB}$ )		$C_L = 5pF$ (Note 3)			25	ns
$t_{PHZ}$						25	
$t_{PZL}$	Output enable time to high-level and low-level ( $\overline{EA} - \overline{YA}$ , $\overline{EB} - \overline{YB}$ )	$C_L = 50pF$ (Note 3)				28	ns
$t_{PZH}$					28		


**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
$t_{THL}$			2.0			60		75	
			4.5			12		15	
			6.0			10		13	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	$C_L = 50pF$ (Note 3)	2.0			100		126	ns
			4.5			20		25	
			6.0			17		21	
$t_{PHL}$			2.0			100		126	
			4.5			20		25	
			6.0			17		21	
$t_{PLH}$	(A - $\overline{YA}$ , B - $\overline{YB}$ )	$C_L = 150pF$ (Note 3)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PHL}$			2.0			150		189	
			4.5			30		38	
			6.0			26		32	
$t_{PLZ}$	Output disable time from high-level and low-level	$C_L = 50pF$ (Note 3)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PHZ}$	( $\overline{EA} - \overline{YA}$ , $\overline{EB} - \overline{YB}$ )		2.0			150		189	
			4.5			30		38	
			6.0			26		32	
$t_{PZL}$	Output enable time to high-level and low-level	$C_L = 50pF$ (Note 3)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
$t_{PZH}$			2.0			150		189	
			4.5			30		38	
			6.0			26		32	
$t_{PZL}$	( $\overline{EA} - \overline{YA}$ , $\overline{EB} - \overline{YB}$ )	$C_L = 150pF$ (Note 3)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
$t_{PZH}$			2.0			200		252	
			4.5			40		50	
			6.0			34		43	
$C_i$	Input capacitance				10		10	pF	
$C_o$	Three-state output capacitance	$\overline{EA} = V_{CC}, \overline{EB} = V_{CC}$							
$C_{PD}$	Power dissipation capacitance (Note 4)			57					

Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

**OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/LINE RECEIVER**



Note 3 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Closed	Open
$t_{PLZ}$	Open	Closed
$t_{PHZ}$	Closed	Open
$t_{PZH}$	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**





**OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER**

**FUNCTION TABLE** (Note 1)

Inputs		Output
A	EA	YA
L	L	L
H	L	H
X	H	Z

Inputs		Output
B	EB	YB
L	H	L
H	H	H
X	L	Z

Note 1 : Z : High impedance  
X : Irrelevant

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-1.5 \sim V_{CC} + 1.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 :  $T_a = -40 \sim +65^\circ\text{C}$  and  $T_a = 65 \sim 85^\circ\text{C}$  are derated at  $-12\text{mW}/^\circ\text{C}$

**OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits						Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
				Min	Typ	Max	Min	Max		
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V	
			4.5	3.15			3.15			
			6.0	4.2			4.2			
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5		0.5	V	
			4.5			1.35		1.35		
			6.0			1.8		1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V	
				4.5	4.4			4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9		
				$I_{OH} = -6.0\text{mA}$	4.5	4.13				4.13
					6.0	5.68				5.63
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1	0.1	V	
				4.5			0.1	0.1		
			$I_{OL} = 20\mu\text{A}$	6.0			0.1	0.1		
				$I_{OL} = 6.0\text{mA}$	4.5			0.26		0.33
					6.0			0.26		0.33
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1	1.0	$\mu\text{A}$		
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1	-1.0			
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5	5.0	$\mu\text{A}$		
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$	6.0			-0.5	-5.0			
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			4.0	40.0	$\mu\text{A}$		

OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 50pF (Note 3)			10	ns	
t <sub>THL</sub>					10		
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A - YA, B - YB)				20	ns	
t <sub>PHL</sub>					20		
t <sub>PLZ</sub>	Output disable time from high-level and low-level (EA - YA, EB - YB)		C <sub>L</sub> = 5 pF (Note 3)			25	ns
t <sub>PHZ</sub>						25	
t <sub>PZL</sub>	Output enable time to high-level and low-level (EA - YA, EB - YB)	C <sub>L</sub> = 50pF (Note 3)			28	ns	
t <sub>PZH</sub>					28		

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 2~6V, T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			V <sub>CC</sub> (V)	Min	Typ	Max	Min	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 50pF (Note 3)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
t <sub>THL</sub>			2.0			60		75	
			4.5			12		15	
			6.0			10		13	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A - YA, B - YB)	C <sub>L</sub> = 50pF (Note 3)	2.0			115		145	ns
			4.5			23		29	
			6.0			20		25	
t <sub>PHL</sub>			2.0			115		145	
			4.5			23		29	
			6.0			20		25	
t <sub>PLH</sub>	Output propagation time (A - YA, B - YB)	C <sub>L</sub> = 150pF (Note 3)	2.0			165		208	ns
			4.5			33		42	
			6.0			28		35	
t <sub>PHL</sub>			2.0			165		208	
			4.5			33		42	
			6.0			28		35	
t <sub>PLZ</sub>	Output disable time from high-level and low-level (EA - YA, EB - YB)	C <sub>L</sub> = 50pF (Note 3)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
t <sub>PHZ</sub>			2.0			150		189	
			4.5			30		38	
			6.0			26		32	
t <sub>PZL</sub>	Output enable time to high-level and low-level (EA - YA, EB - YB)	C <sub>L</sub> = 50pF (Note 3)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
t <sub>PZH</sub>			2.0			150		189	
			4.5			30		38	
			6.0			26		32	
t <sub>PZL</sub>	Output enable time to high-level and low-level (EA - YA, EB - YB)	C <sub>L</sub> = 150pF (Note 3)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
t <sub>PZH</sub>			2.0			200		252	
			4.5			40		50	
			6.0			34		43	
C <sub>I</sub>	Input capacitance				10		10	pF	
C <sub>O</sub>	Three-state output capacitance	EA = V <sub>CC</sub> , EB = GND							
C <sub>PD</sub>	Power dissipation capacitance (Note 4)			59					


Note 4 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)

The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$$

OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER



Note 3 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Open	Open
$t_{PLZ}$	Close	Open
$t_{PHZ}$	Open	Close
$t_{PZL}$	Close	Open
$t_{PZH}$	Open	Close

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# M74HC244P

## OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER

### DESCRIPTION

The M74HC244P is a semiconductor integrated circuit consisting of two blocks of 3-state non-inverting buffers each with four independent circuits that share a common enable input.

### FEATURES

- High-fanout 3-state output: ( $I_{OL}=6\text{mA}$ ,  $I_{OH}=-6\text{mA}$ )
- High-speed: 10ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation: 20 $\mu\text{W}$ /package (max) ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5\text{V}$ )
- Capable of driving 15 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC244P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS244.


The M74HC244P consists of two independent blocks with each block containing four buffers.

When enable  $\bar{E}$  is low and input A (or B) is low then output Y is low-level. However, if A (or B) is high then Y is high-level.

When  $\bar{E}$  is High then all outputs within the block become high-impedance state, irrespective of A or B.


All eight buffer circuits can be controlled simultaneously by connecting  $\bar{E}\bar{A}$  and  $\bar{E}\bar{B}$  of the two blocks.

### PIN CONFIGURATION (TOP VIEW)



Outline 20P4

### LOGIC DIAGRAM (EACH BUFFER)



### FUNCTION TABLE (Note 1)

Inputs		Outputs
A, B	$\bar{E}\bar{A}$ , $\bar{E}\bar{B}$	YA, YB
L	L	L
H	L	H
X	H	Z

Note 1 : Z : High impedance  
X : Irrelevant

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		-0.5~+7.0	V
$V_I$	Input voltage		-1.5~ $V_{CC}+1.5$	V
$V_O$	Output voltage		-0.5~ $V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0\text{V}$ $V_I > V_{CC}$	-20 20	mA
$I_{OK}$	Output parasitic diode current	$V_O < 0\text{V}$ $V_O > V_{CC}$	-20 20	mA
$I_O$	Output current, per output pin		$\pm 35$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 75$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		-65~+150	$^\circ\text{C}$

Note 2 :  $T_a = -40\sim +65^\circ\text{C}$  and  $T_a = 65\sim 85^\circ\text{C}$  are derated at -12mW/ $^\circ\text{C}$

**OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits						Unit	
			$V_{CC}(\text{V})$	25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
				Min	Typ	Max	Min	Max		
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V	
			4.5	3.15			3.15			
			6.0	4.2			4.2			
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5		0.5	V	
			4.5			1.35		1.35		
			6.0			1.8		1.8		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V	
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4		
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9		
			$I_{OH} = -6.0\text{mA}$	4.5	4.18			4.13		
			$I_{OH} = -7.8\text{mA}$	6.0	5.68			5.63		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0			0.1		0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5			0.1		0.1	
			$I_{OL} = 20\mu\text{A}$	6.0			0.1		0.1	
			$I_{OL} = 6.0\text{mA}$	4.5			0.26		0.33	
			$I_{OL} = 7.8\text{mA}$	6.0			0.26		0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1		1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1		-1.0		
$I_{OZH}$	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$	6.0			0.5		5.0	$\mu\text{A}$	
$I_{OZL}$	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = \text{GND}$	6.0			-0.5		-5.0		
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			4.0		40.0	$\mu\text{A}$	

OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 50pF (Note 3)			10	ns
t <sub>THL</sub>					10	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A - YA, B - YB)				20	ns
t <sub>PHL</sub>					20	
t <sub>PLZ</sub>	Output disable time from high-level and low-level (EA - YA, EB - YB)	C <sub>L</sub> = 5 pF (Note 3)			25	ns
t <sub>PHZ</sub>					25	
t <sub>PZL</sub>	Output enable time to high-level and low-level (EA - YA, EB - YB)	C <sub>L</sub> = 50pF (Note 3)			28	ns
t <sub>PZH</sub>					28	

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 2~6V, T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Test conditions	Limits					Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time	C <sub>L</sub> = 50pF (Note 3)	2.0			60		75	ns
			4.5			12		15	
			6.0			10		13	
t <sub>THL</sub>	output transition time		2.0			60		75	
			4.5			12		15	
			6.0			10		13	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (A - YA, B - YB)	2.0			115		145	ns	
		4.5			23		29		
		6.0			20		25		
t <sub>PHL</sub>	output propagation time (A - YA, B - YB)	2.0			115		145		
		4.5			23		29		
		6.0			20		25		
t <sub>PLH</sub>	output propagation time (A - YA, B - YB)	C <sub>L</sub> = 150pF (Note 3)	2.0			165		208	ns
			4.5			33		42	
			6.0			28		35	
t <sub>PHL</sub>	output propagation time (A - YA, B - YB)		2.0			165		208	
			4.5			33		42	
			6.0			28		35	
t <sub>PLZ</sub>	Output disable time from high-level and low-level (EA - YA, EB - YB)	C <sub>L</sub> = 50pF (Note 3)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
t <sub>PHZ</sub>	Output enable time to high-level and low-level (EA - YA, EB - YB)		2.0			150		189	
			4.5			30		38	
			6.0			26		32	
t <sub>PZL</sub>	Output enable time to high-level and low-level (EA - YA, EB - YB)	C <sub>L</sub> = 50pF (Note 3)	2.0			150		189	ns
			4.5			30		38	
			6.0			26		32	
t <sub>PZH</sub>	Output enable time to high-level and low-level (EA - YA, EB - YB)		2.0			150		189	
			4.5			30		38	
			6.0			26		32	
t <sub>PZL</sub>	Output enable time to high-level and low-level (EA - YA, EB - YB)	C <sub>L</sub> = 150pF (Note 3)	2.0			200		252	ns
			4.5			40		50	
			6.0			34		43	
t <sub>PZH</sub>	Output enable time to high-level and low-level (EA - YA, EB - YB)		2.0			200		252	
			4.5			40		50	
			6.0			34		43	
C <sub>I</sub>	Input capacitance				10		10	pF	
C <sub>O</sub>	Three-state output capacitance	EA = V <sub>CC</sub> , EB = V <sub>CC</sub>							
C <sub>PD</sub>	Power dissipation capacitance (Note 4)			57					


Note 4 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per buffer)

The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$$

OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER



Note 3 : Test Circuit



Parameter	SW 1	SW 2
$t_{TLH}, t_{THL}$	Open	Open
$t_{PLH}, t_{PHL}$	Close	Open
$t_{PLZ}$	Open	Close
$t_{PHZ}$	Close	Open
$t_{PZL}$	Close	Open
$t_{PZH}$	Open	Close

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns$ ,  $t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



# M74HC266P

## QUADRUPLE 2-INPUT EXCLUSIVE NOR GATE

### DESCRIPTION

The M74HC266P is a semiconductor integrated circuit consisting of four 2-input exclusive NOR gates.

### FEATURES

- High-speed: 9ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$  (max) ( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5\text{V}$ )
- Capable of driving 10 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim 85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC266P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS266.

Buffered Y outputs improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.

When both inputs A and B are high-level or low-level, output Y is high-level, and when the levels of A and B are opposite then Y is low-level.

Note that the output of M74HC266P and 74LS266 differ in that the output of the M74HC266P is not open drain.

### FUNCTION TABLE


Inputs		Output
A	B	Y
L	L	H
H	L	L
L	H	L
H	H	H

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim 85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_I$	Input voltage		$-1.5\sim V_{CC}+1.5$	V
$V_O$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0\text{V}$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0\text{V}$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$


Note 1 :  $T_a = -40\sim +65^\circ\text{C}$  and  $T_a = 65\sim 85^\circ\text{C}$  are derated at  $-12\text{mW}/^\circ\text{C}$

### PIN CONFIGURATION (TOP VIEW)



Outline 14P4

### LOGIC DIAGRAM (EACH GATE)



**QUADRUPLE 2-INPUT EXCLUSIVE NOR GATE**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
			$V_{CC}(\text{V})$	Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_O  = 20\mu\text{A}$	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4			4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0		0.1		0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5		0.1		0.1	
			$I_{OL} = 20\mu\text{A}$	6.0		0.1		0.1	
			$I_{OL} = 4.0\text{mA}$	4.5		0.26		0.33	
			$I_{OL} = 5.2\text{mA}$	6.0		0.26		0.33	
$I_{IH}$	High-level input current	$V_I = 6\text{V}$	6.0			0.1		1.0	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_I = 0\text{V}$	6.0			-0.1		-1.0	$\mu\text{A}$
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu\text{A}$	6.0			1.0		10.0	$\mu\text{A}$

**QUADRUPLE 2-INPUT EXCLUSIVE NOR GATE**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time				20	ns
$t_{PHL}$					20	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit	
			25°C			-40~+85°C				
			$V_{CC}(V)$	Min	Typ	Max	Min	Max		
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			75		95	ns	
			4.5			15		19		
			6.0			13		16		
$t_{THL}$				2.0			75		95	ns
				4.5			15		19	
				6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			120		151	ns	
			4.5			24		30		
			6.0			20		26		
$t_{PHL}$			2.0			120		151	ns	
			4.5			24		30		
			6.0			20		26		
$C_I$	Input capacitance					10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)				38				pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
 The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_t + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**



# M74HC273P

## OCTAL D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

### DESCRIPTION

The M74HC273P is a semiconductor integrated circuit consisting of eight positive-edge triggered D-type flip flops with common clock and direct reset inputs.

### FEATURES

- High-speed: (clock frequency) 40MHz typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $20\mu\text{W}/\text{package}$  (max) ( $V_{CC}=5\text{V}$ ,  $T_A=25^\circ\text{C}$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5\text{V}$ )
- Capable of driving 10 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_A=-40\sim +85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC273P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS273.

The M74HC273P contains eight edge-triggered D-type flip flops, sharing common clock CK and direct reset  $\overline{R_D}$  inputs. When clock input CK changes from low-level to high-level the data just previously input at D appears at the Q output in accordance with the function table given.

When  $\overline{R_D}$  is low then all outputs, 0Q through 7Q, become low-level irrespective of the state of either CK or data inputs, 0D through 7D. When used as a D-type flip flop,  $\overline{R_D}$  is held at high-level.

### PIN CONFIGURATION (TOP VIEW)




### FUNCTION TABLE (Note 1)

Inputs			Output
$\overline{R_D}$	CK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	$Q^0$
H	↓	X	$Q^0$

- Note 1 : ↑ : Change from low to high level  
 ↓ : Change from high to low level  
 $Q^0$  : Output state Q before clock input changed.  
 X : Irrelevant

### LOGIC DIAGRAM



# MITSUBISHI HIGH SPEED CMOS M74HC273P

## OCTAL D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_I$	Input voltage		$-1.5 \sim V_{CC} + 1.5$	V
$V_O$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current, per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 50$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 :  $T_a = -40 \sim +65^\circ\text{C}$  and  $T_a = 65 \sim 85^\circ\text{C}$  are derated at  $-12\text{mW}/^\circ\text{C}$

### RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

### ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
				Min	Typ	Max	Min	Max	
$V_{IH}$	High-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
$V_{IL}$	Low-level input voltage	$V_O = 0.1V, V_{CC} = 0.1V$ $ I_O  = 20\mu A$	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9	V
			$I_{OH} = -20\mu A$	4.5	4.4			4.4	
			$I_{OH} = -20\mu A$	6.0	5.9			5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18			4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68			5.63	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0			0.1	0.1	V
			$I_{OL} = 20\mu A$	4.5			0.1	0.1	
			$I_{OL} = 20\mu A$	6.0			0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5			0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0			0.26	0.33	
$I_{IH}$	High-level input current	$V_I = 6V$	6.0			0.1	1.0	$\mu A$	
$I_{IL}$	Low-level input current	$V_I = 0V$	6.0			-0.1	-1.0	$\mu A$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, \text{GND}, I_O = 0\mu A$	6.0			4.0	40.0	$\mu A$	

**OCTAL D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ C$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15pF$ (Note 3)			30	MHz
$t_{TLH}$	Low-level to high-level and high-level to low-level				10	ns
$t_{THL}$	output transition time				10	
$t_{PLH}$	Low-level to high-level and high-level to low-level				27	ns
$t_{PHL}$	output propagation time (CK - Q)				27	
$t_{PHL}$	High-level to low-level output propagation time ( $\overline{R_D} - Q$ )				27	ns

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$f_{max}$	Maximum clock frequency	$C_L = 50pF$ (Note 3)	2.0	5			4		MHz
			4.5	27			21		
			6.0	32			25		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level	2.0			160		202	ns	
		4.5			32		40		
		6.0			27		34		
$t_{PHL}$	output propagation time (CK - Q)	2.0			160		202	ns	
		4.5			32		40		
		6.0			27		34		
$t_{PHL}$	High-level to low-level output propagation time ( $\overline{R_D} - Q$ )	2.0			160		202	ns	
		4.5			32		40		
		6.0			27		34		
$C_i$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 4)							pF	

Note 4 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions.


The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$

**TIMING REQUIREMENTS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_w$	CK, $\overline{R_D}$ pulse width		2.0			80		101	ns
			4.5			16		20	
			6.0			14		17	
$t_{su}$	D setup time with respect to CK		2.0			100		126	ns
			4.5			20		25	
			6.0			17		21	
$t_h$	D hold time with respect to CK		2.0			0		0	ns
			4.5			0		0	
			6.0			0		0	
$t_{rec}$	$\overline{R_D}$ recovery time with respect to CK	2.0			100		126	ns	
		4.5			20		25		
		6.0			17		21		


**OCTAL D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET**

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**



# M74HC4002P

## DUAL 4-INPUT POSITIVE NOR GATE

### DESCRIPTION

The M74HC4002P is a semiconductor integrated circuit consisting of two 4-input positive-logic NOR, usable as negative-logic NAND gates.

### FEATURES

- High-speed: 10ns typ. ( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $5\mu\text{W}/\text{package}$  (max)  
( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 20% of  $V_{CC}$ , min ( $V_{CC}=5\text{V}$ )
- Capable of driving 10 LSTTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim 85^\circ\text{C}$

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC4002P to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the LSTTLs.

Buffered Y outputs improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.


When inputs A, B, C, and D are low, output Y is high, and when at least one of the inputs is high, output Y is low.

### FUNCTION TABLE

Inputs		Output
A	N	Y
L	L	H
H	L	L
L	H	L
H	H	L

$$N = B + C + D$$


### PIN CONFIGURATION (TOP VIEW)



Outline 14P4

NC : NO CONNECTION

### LOGIC DIAGRAM (EACH GATE)



### ABSOLUTE MAXIMUM RATINGS ( $T_a = -40\sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		$-0.5\sim +7.0$	V
$V_i$	Input voltage		$-1.5\sim V_{CC}+1.5$	V
$V_o$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0\text{V}$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0\text{V}$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current, per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim +150$	$^\circ\text{C}$

Note 1 :  $T_a = -40\sim +65^\circ\text{C}$  and  $T_a = 65\sim 85^\circ\text{C}$  are derated at  $-12\text{mW}/^\circ\text{C}$

## DUAL 4-INPUT POSITIVE NOR GATE

RECOMMENDED OPERATING CONDITIONS ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	$V_{CC} = 2.0\text{V}$	0	1000	ns
		$V_{CC} = 4.5\text{V}$	0	500	
		$V_{CC} = 6.0\text{V}$	0	400	

## ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
			$V_{CC}(\text{V})$	Min	Typ	Max	Min	
$V_{IH}$	High-level input voltage	$V_o = 0.1\text{V}$ $ I_o  = 20\mu\text{A}$	2.0	1.5			1.5	V
			4.5	3.15			3.15	
			6.0	4.2			4.2	
$V_{IL}$	Low-level input voltage	$V_o = 0.1\text{V}, V_{CC} = 0.1\text{V}$ $ I_o  = 20\mu\text{A}$	2.0			0.5	0.5	V
			4.5			1.35	1.35	
			6.0			1.8	1.8	
$V_{OH}$	High-level output voltage	$V_i = V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9		1.9	V
			$I_{OH} = -20\mu\text{A}$	4.5	4.4		4.4	
			$I_{OH} = -20\mu\text{A}$	6.0	5.9		5.9	
			$I_{OH} = -4.0\text{mA}$	4.5	4.18		4.13	
			$I_{OH} = -5.2\text{mA}$	6.0	5.68		5.63	
$V_{OL}$	Low-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0		0.1	0.1	V
			$I_{OL} = 20\mu\text{A}$	4.5		0.1	0.1	
			$I_{OL} = 20\mu\text{A}$	6.0		0.1	0.1	
			$I_{OL} = 4.0\text{mA}$	4.5		0.26	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0		0.26	0.33	
$I_{IH}$	High-level input current	$V_i = 6\text{V}$	6.0		0.1	1.0	$\mu\text{A}$	
$I_{IL}$	Low-level input current	$V_i = 0\text{V}$	6.0		-0.1	-1.0		
$I_{CC}$	Quiescent supply current	$V_i = V_{CC}, \text{GND}, I_o = 0\mu\text{A}$	6.0		1.0	10.0	$\mu\text{A}$	

**DUAL 4-INPUT POSITIVE NOR GATE**

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^{\circ}C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 15pF$ (Note 3)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time				20	ns
$t_{PHL}$					20	

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 2\sim 6V, T_a = -40\sim +85^{\circ}C$ )

Symbol	Parameter	Test conditions	Limits						Unit
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level output transition time	$C_L = 50pF$ (Note 3)	2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	2.0			120		151	ns	
		4.5			24		30		
		6.0			20		26		
$t_{PHL}$	output propagation time	2.0			120		151		
		4.5			24		30		
		6.0			20		26		
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 2)						31	pF	


Note 2 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per gate)  
 The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_I + I_{CC} \cdot V_{CC}$

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**TIMING DIAGRAM**



# CONTACT ADDRESSES FOR FURTHER INFORMATION

---

## JAPAN

Electronics Marketing Division  
Mitsubishi Electric Corporation  
2-3, Marunouchi 2-chome  
Chiyoda-ku, Tokyo 100, Japan  
Telex: 24532 MELCO J  
Telephone: (03) 218-3473  
(03) 218-3499  
Facsimile: (03) 214-5570

Overseas Marketing Manager  
Kita-Itami Works  
4-1, Mizuhara, Itami-shi,  
Hyogo-ken 664, Japan  
Telex: 526408 KMELCO J  
Telephone: (0727) 82-5131  
Facsimile: (0727) 82-5131 (Day)  
(0727) 82-6294 (Night)

## HONG KONG

Ryoden Electric Engineering Co., Ltd.  
22nd fl., Leighton Centre  
77, Leighton Road  
Causeway Bay, Hong Kong  
Telex: 73411 RYODN HX  
Telephone: (5) 7907021  
Facsimile: (852) 123-4344

## TAIWAN

MELCO Taiwan Co., Ltd.  
6th fl., Chung-Ling Bldg.,  
363, Sec. 2, Fu-Hsing S. Road  
Taipei, R.O.C.  
Telephone: (704) 0247  
Facsimile: (704) 4244

## U.S.A.

Mitsubishi Electronics America, Inc.  
1050 East Anques Avenue  
Sunnyvale, CA 94086, U.S.A.  
Telex: 172296 MELA SUVL  
Telephone: (408) 730-5900  
Facsimile: (408) 730-4972

Mitsubishi Electronics America, Inc.  
200 Unicorn Park Drive  
Woburn, MA 01801, U.S.A.  
Telex: 951796 MELASB WOBN  
Telephone: (617) 938-1220  
Facsimile: (617) 938-1075

Mitsubishi Electronics America, Inc.  
3247 West Story Road,  
Los Colinas Business Park  
Irving, TX 75062, U.S.A.  
Telephone: (214) 258-1266  
Facsimile: (214) 659-9313

Mitsubishi Electronics America, Inc.  
799 North Bierman Circle,  
Mt. Prospect, ILL 60056, U.S.A.  
Telex: 270636 MESA CHI-MPCT  
Telephone: (312) 298-9223~8  
Facsimile: (312) 298-9223~8

## WEST GERMANY

Mitsubishi Electric Europe GmbH  
Brandenburger Str. 40  
4030 Ratingen 1, West Germany  
Telex: 8585070 MED D  
Telephone: (02102) 4860  
Facsimile: (02102) 486-115

## U.K.

Mitsubishi Electric (U.K.) Ltd.  
Centre Point, (18th Floor)  
103 New Oxford st.,  
London WC1, England, U.K.  
Telex: 296195 MELCO G  
Telephone: (01) 379-7160  
Facsimile: (01) 836-0699

## AUSTRALIA

Mitsubishi Electric Australia Pty. Ltd.  
73-75, Epping Road, North Ride,  
N.S.W. 2113 Australia  
P.O. Box 1567 Macquarie Centre  
N.S.W. 2113  
Telex: MESYD AA 26614  
Telephone: (02) 888-5777  
Facsimile: (02) 887-3635

---

**MITSUBISHI SEMICONDUCTORS  
HIGH SPEED CMOS LOGIC**

---

February, First Edition 1985

Edited by

Committee of editing of Mitsubishi Semiconductor Data Book

Published by

Mitsubishi Electric Corp., Semiconductor Division

---

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

 **MITSUBISHI ELECTRIC CORPORATION**  
HEAD OFFICE: MITSUBISHI DENKI BLDG., MARUNOUCHI, TOKYO 100. TELEX: J24532 CABLE: MELCO TOKYO