




CADR; BCPINS
to 1AJ1




CADR; BCPINS
to 1BJ1





CADR; BCPINS
to 1CJ1



TO 3AJ1
CADR; BCPINS



TO 5AJ1
CADR; MBCPINS



◀01-1▶ — CLFO
◀01-2▶ — MEMRQ L
◀01-3▶ — LMACK L
◀01-4▶ — LMX GRANT
◀01-5▶ — LMUB GRANT
◀01-6▶ — XBUS REQUEST
◀01-7▶ — LMUB MASTER
◀01-8▶ — C1 OUT
◀01-9▶ — XWR
◀01-10▶ — FREE L
◀01-11▶ — NXM TIMEOUT
◀01-12▶ — ANY PAR ERROR L
◀01-13▶ — ANY GRANT DLYD
◀01-14▶ — MSYN IN
◀01-15▶ — MSYN OUT
◀01-16▶ — SSYN IN
◀01-17▶ — SSYN OUT
◀01-18▶ — UB REG CYC TO
◀01-19▶ — UBXRQ
◀01-20▶ — UBX GRANT
◀01-21▶ — DEBUG IN REQ L
◀01-22▶ — DEBUG ACK
◀01-23▶ — DEBUG MASTER
◀01-24▶ — MC
◀01-25▶ — MC

←BY2 → UBD0 L

←BR2 → UBD1 L

←BU2 → UBD2 L

←BT2 → UBD3 L

←BN2 → UBD4 L

←BP2 → UBD5 L

←BV2 → UBD6 L

←BW2 → UBD7 L

←BX2 → UBD8 L

←BY2 → UBD9 L

←BR2 → UBD10 L

←BU2 → UBD11 L

←BT2 → UBD12 L

←BN2 → UBD13 L

←BP2 → UBD14 L

←BV2 → UBD15 L

←BY2 → LOCAL ENABLE

←BR1 → LM BOOT L

←EE1 → UB MSYN I

←EJ1 → UB SSM I

←EJ2 → UB CO L

←EF2 → UB C1 L

←EH2 → UB ADR0 L

←EH1 → UB ADR1 L

←EF1 → UB ADR2 L

←EV2 → UB ADR3 L

←EU2 → UB ADR4 L

←EV1 → UB ADR5 L

←EU1 → UB ADR6 L

←EP2 → UB ADR7 L

←EW2 → UB ADR8 L

←EB1 → UB ADR9 L

←EP1 → UB ADR10 L

←EL1 → UB ADR11 L

←EC1 → UB ADR12 L

←EK2 → UB ADR13 L

←EK1 → UB ADR14 L

←ED2 → UB ADR15 L

←EF2 → UB ADR16 L

←ED1 → UB ADR17 L

←CA1 → UB MPG IN

←CB1 → UB MPG OUT

←DD2 → UB BR7 L

←DE2 → UB BR6 L

←DF2 → UB BR5 L

←DH2 → UB BR4 L

←DI1 → UB INIT L

←DK2 → UB BG7 IN

←DL2 → UB BG7 IN:(OUT)

←DM2 → UB BG6 IN

←DN2 → UB BG6 IN:(OUT)

←DP2 → UB BG5 IN

←DR2 → UB BG5 IN:(OUT)

←DS2 → UB BG4 IN

←DT2 → UB BG4 IN:(OUT)

←ED1 → UB BBSY L

←EJ1 → UB NPR L

←EM1 → UB INTR L

←ET2 → UB SACK L

AG2 - GND
 AH1 - GND
 AH2 - GND
 AJ1 - GND
 AJ2 - GND
 AK1 - GND
 AK2 - GND
 AL1 - GND
 AL2 - GND
 AM1 - GND
 AM2 - GND
 AN1 - GND
 AN2 - GND

AP1 - +12V
 AP2 - +12V
 AP3 - +12V

AR1 - -5V
 AR2 - -5V
 AS1 - -5V
 AS2 - -5V
 AT1 - -5V

AV1 - +5V
 AV2 - +5V
 AW1 - +5V
 AW2 - +5V
 AX1 - +5V
 AX2 - +5V

AY2 - GND
 AZ1 - GND
 AZ2 - GND
 BA1 - GND
 BA2 - GND
 BB1 - GND
 BB2 - GND
 BC1 - GND
 BC2 - GND
 BD1 - GND
 BD2 - GND
 BE1 - GND
 BE2 - GND
 BF1 - GND
 BF2 - GND
 BG1 - GND
 BG2 - GND
 BH1 - GND
 BH2 - GND
 BI1 - GND
 BI2 - GND









EF1 - not grounded
 for SPC wiring






BE2 - XBUS PAR
 BE1 - XBUS0
 BU2 - XBUS1
 BU1 - XBUS2
 BU3 - XBUS3
 BU4 - XBUS4
 BU5 - XBUS5
 BU6 - XBUS6
 BU7 - XBUS7
 BU8 - XBUS8
 BU9 - XBUS9
 BU10 - XBUS10
 BU11 - XBUS11
 BU12 - XBUS12
 BU13 - XBUS13
 BU14 - XBUS14
 BU15 - XBUS15
 BU16 - XBUS16
 BU17 - XBUS17
 BU18 - XBUS18
 BU19 - XBUS19
 BU20 - XBUS20
 BU21 - XBUS21
 BU22 - XBUS22
 BU23 - XBUS23
 BU24 - XBUS24
 BU25 - XBUS25
 BU26 - XBUS26
 BU27 - XBUS27
 BU28 - XBUS28
 BU29 - XBUS29
 BU30 - XBUS30
 BU31 - XBUS31
 BU32 - XBUS32
 BU33 - XBUS33
 BU34 - XBUS34
 BU35 - XBUS35

BE2 - XADDR PAR
 BU2 - XADDR0
 BU1 - XADDR1
 BU2 - XADDR2
 BU1 - XADDR3
 BU2 - XADDR4
 BU5 - XADDR5
 BU1 - XADDR6
 BU2 - XADDR7
 BU1 - XADDR8
 BU2 - XADDR9
 BU1 - XADDR10
 BU2 - XADDR11
 BU2 - XADDR12
 BU1 - XADDR13
 BU2 - XADDR14
 BU1 - XADDR15
 BU2 - XADDR16
 BU1 - XADDR17
 BU2 - XADDR18
 BU1 - XADDR19
 BU2 - XADDR20
 BU1 - XADDR21




THESE SIGNALS MUST BE
 JUMPERED OVER TO CORRESPONDING
 XBUS RUNS

TO CD2 - CU1 - XBUS RQ
 TO CF2 - CU1 - XBUS ACK
 TO CF2 - CE1 - XBUS WR
 TO CH2 - CU1 - XBUS IGM PAR
 TO CJ2 - CU1 - XBUS INIT
 TO CK2 - CU1 - XBUS EXTRQ
 TO CL2 - CU1 - XBUS BUSY
 TO CM2 - CU1 - XBUS SYNC
 TO CP2 - CU1 - XBUS INTR
 TO CH1 - CU1 - XBUS EXTGRANT OUT
 - XBUS POWER OK
 CU1 - XBUS POWER RESET L





GROUND TO CONNECT
PDP-11 TO UNIBUS





CBUS



DEBUGEE DATA PATH



10-DEC-1980 10:25


AI: CADR1; DBGIN



- ◀ 106-1 → DBD0
- ◀ 106-2 → DBD1
- ◀ 106-3 → DBD2
- ◀ 106-4 → DBD3
- ◀ 106-5 → DBD4
- ◀ 106-6 → DBD5
- ◀ 106-7 → DBD6
- ◀ 106-8 → DBD7
- ◀ 106-9 → DBD8
- ◀ 106-10 → DBD9
- ◀ 106-11 → DBD10
- ◀ 106-12 → DBD11
- ◀ 106-13 → DBD12
- ◀ 106-14 → DBD13
- ◀ 106-15 → DBD14
- ◀ 106-16 → DBD15
- ◀ 106-17 → DEBUG OUT A0
- ◀ 106-18 → DEBUG OUT A1
- ◀ 106-19 → DEBUG OUT WR
- ◀ 106-20 → DEBUG OUT RFQ L
- ◀ 106-21 → DEBUG OUT ACK
- ◀ 106-22 → NC
- ◀ 106-23 → NC
- ◀ 106-24 → NC
- ◀ 106-25 → NC








CBUS


DATA PATH - ADDRESS

25-MAY-1978 16:41


AI: CADR1; DPADR



made 10/4/81








ADR <21:20> APPEAR
ON CADR1; UBINTC







NOTE: MEMPAR TO LM is on DBG001






17 400 000- TOP 128K OF LM PHYSICAL ADDRESS
 17 777 777 IS I/O TO UNIBUS










17 400 000 to
17 777 777


THESE ARE LM ADDRESSES THAT ARE MAPPED ONTO UNIBUS
THEY DON'T EXIST ON XBUS
THEREFORE THEY'LL MEAN UNIBUS TO MEMORY DATA REGISTER








- UBMA21 - 1:
- UBMA20 - 2:
- UBMA19 - 3:
- UBMA18 - 4:
- UBMA17 - 5:
- UBXRQ - 6:
- UBWR - 7: 74S133 D12
- MSYN IN - 10:
- HI 15-30 - 11:
- HI 15-30 - 12:
- HI 15-30 - 13:
- HI 15-30 - 14:
- HI 15-30 - 15:


























PAGES ARE 512 16-BIT WORDS LONG
THE FIRST 8 ARE ACCESSIBLE BY A PDP-11.
THE OTHER 8 ARE SHADOWED BY I/O ADDRESSES







SEE CADR1; LMADR












WITH <x:LM npg:NPG2>
 WITH <x:DB npg:NPG1>


x.RQ: BUS REQ, NPR;
 npg.IN: set x.GRANTED;
 npg.IN+100ns: [x.GRANTED: set x.SELECTED, else NPG OUT];
 x.SELECTED v x.MASTER: -BUS REQ, -NPR;
 x.SELECTED: SACK OUT;
 assert SACK OUT: (DLY): -npg.IN
 -npg.IN ^ -SSYN IN ^ -BBUSY IN: BUS READY;
 BUS READY ^ x.SELECTED: set x.MASTER;
 x.MASTER: BBUSY OUT, x.RESET;
 x.RESET: clr x.GRANTED, clr x.SELECTED;
 -x.RQ: clr x.MASTER;



NOTE: NPR is synchronized on UPRIOR and generates NPG IN if LOCAL ENABLE.



NOTE: GRANT TERMINATION TO 18C 09MC IS PROVIDED BY UNIBUS TERMINATOR







always driven high
I guess low
pin 1 pulls it low.

