

ADM-2

Maintenance Manual

PREFACE

This manual contains installation, maintenance, operation, and related theory necessary to maintain and troubleshoot the ADM-2 Interactive Display Terminal. A brief description of the unit and its options are included in the manual to assist the service technician in maintaining the equipment. For additional information on the ADM-2, write:

Lear Siegler Inc.
714 N. Brookhurst St.
Anaheim, CA 92803

TABLE OF CONTENTS

Section		Page
1	INTRODUCTION	1-1
1.1	USE AND CAPABILITIES	1-2
1.2	PHYSICAL DESCRIPTION AND SPECIFICATIONS	1-5
1.3	OPTIONS	1-9
2	INSTALLATION	2-1
2.1	GENERAL INFORMATION	2-1
2.2	UNPACKING	2-1
2.3	INSTALLING THE ADM-2	2-1
2.4	INSTALLING OF ADM-2 OPTIONS	2-3
2.4.1	Data Interfaces	2-3
2.4.2	Serial Printer Interface	2-3
2.4.3	Polling Interface	2-3
2.4.4	Word Structure	2-4
2.4.5	Power Option	2-4
3	FUNCTIONAL DESCRIPTION	3-1
3.1	GENERAL	3-1
3.2	CRT MONITOR AND DISPLAY	3-2
3.3	KEYBOARD	3-2
3.4	MAIN LOGIC BOARD	3-2
3.5	POWER SUPPLY	3-3
3.6	RS-232-C DATA INTERFACE	3-3
3.7	OPTIONS	3-5
3.7.1	Serial Printer Interface	3-5
3.7.2	Polling Interface	3-5
3.7.3	Additional Data Interfaces	3-8
4	THEORY OF OPERATION	4-1
4.1	MAIN LOGIC BOARD	4-1
4.1.1	Clock (Schematic P. 2)	4-1
4.1.2	Counters (Display Generation) (Schematic P. 2)	4-1
4.1.3	Tristate Bus (TSB) (Schematic P. 13)	4-4
4.1.4	Microprocessor Logic	4-6
4.1.5	Keyboard Logic (Schematic P. 17, 19)	4-9
4.1.6	External Interface Logic (Schematic P. 20-23)	4-9
4.1.7	Video Logic (Schematic P. 5, 6, 7, 11, 12, 19)	4-16
4.1.8	Data Memory Address Logic (Schematic P. 3)	4-19
4.1.9	Protect Mode Logic (Schematic P. 19)	4-19
4.1.10	Program Counter Logic (Schematic P. 8)	4-19
4.1.11	Reset Logic (Schematic P. 17)	4-20
4.1.12	Beeper Logic (Schematic P. 17)	4-20
4.1.13	Optional Timeout Logic (Schematic P. 17)	4-20
4.1.14	Polling Option Logic (Schematic P. 17)	4-20
4.1.15	Printer Interface Option (Schematic P. 23)	4-20
4.2	MONITOR LOGIC	4-20
4.2.1	Video Amplifier	4-20
4.2.2	Vertical Deflection	4-21
4.2.3	Horizontal Deflection	4-22
4.2.4	Low Voltage Regulated Supply	4-23

TABLE OF CONTENTS (Continued)

Section		Page
5	OPERATOR CONTROLS & KEYBOARD	5-1
	5.1 ADM-2 BACK PANEL CONTROLS	5-1
	5.1.1 Power ON/OFF Switch	5-1
	5.1.2 Mode Selector Switch	5-1
	5.1.3 EIA Switch	5-1
	5.1.4 Baud Rate Switch	5-1
	5.1.5 Contrast Adjustment	5-2
	5.1.6 Brightness Adjustment	5-2
	5.2 KEYBOARD	5-2
	5.2.1 Data Keys	5-2
	5.2.2 Shift Lock Key	5-2
	5.2.3 Special Function Keys	5-2
	5.2.4 Control Keys	5-2
	5.2.5 Status Keys	5-2
	5.3 BASIC OPERATOR PROCEDURES	5-11
	5.3.1 ADM-2 System Start-Up	5-11
	5.3.2 Initiating Escape Sequences	5-11
	5.3.3 Formatting Control	5-13
	5.3.4 Data Editing	5-13
	5.3.5 Cursor Control	5-14
	5.3.6 Data Transmission Control	5-15
	5.4 OPERATOR PROCEDURES—POLLING MODE	5-15
	5.4.1 Polling Addressing Dialog	5-16
6	LOGIC BOARD (MICROCONTROLLER) PROGRAMMING	6-1
7	MAINTENANCE	7-1
	7.1 PREVENTIVE MAINTENANCE (PM)	7-1
	7.2 ADJUSTMENTS	7-1
	7.2.1 Synchronization and Drive Signals	7-1
	7.2.2 Low Voltage Supply	7-1
	7.2.3 Brightness	7-1
	7.2.4 Video Contrast	7-1
	7.2.5 Vertical Adjustments	7-1
	7.2.6 Horizontal Adjustments	7-2
	7.2.7 Focus Adjustment	7-2
	7.2.8 Centering	7-2
	7.2.9 Power Supply Adjustment	7-2
	7.3 CORRECTIVE MAINTENANCE	7-2
	7.4 REMOVAL AND REPLACEMENT	7-2
	7.4.1 Keyboard	7-3
	7.4.2 Display Unit Cover	7-3
	7.4.3 Upper Chassis	7-3
	7.4.4 ADM-2 Logic Board	7-3
	7.4.5 Monitor Logic Board	7-3
	7.4.6 Monitor Assembly	7-3
	7.4.7 Power Supply	7-3
	7.4.8 Component Replacement	7-3
	7.5 TROUBLESHOOTING THE ADM-2	7-4
	7.5.1 Fault Isolation	7-4
	7.5.2 Fault Location Determination	7-9
	7.6 RETURNING EQUIPMENT FOR REPAIR	7-16

TABLE OF CONTENTS (Continued)

Appendix		Page
A	ADM-2 PARTS LIST	A-1
B	ADM-2 WIRE LIST, CABLING, & PIN ASSIGNMENTS	B-1
C	ADM-2 OPTION DRAWINGS	C-1
D	ADM-2 SUBASSEMBLIES	D-1
	KEYBOARD	D-3
	MONITOR	D-11
	POWER SUPPLY	D-15
E	ADM-2 LOGIC DIAGRAMS	E-1
	-7	E-2
	-13	E-25
F	ADM-2 P.C. BOARD ASSEMBLY	F-1
G	ADM-2 CIRCUIT BOARD	G-1

LIST OF ILLUSTRATIONS

Figure		Page
1-1	ADM-2 Functional Makeup	1-1
1-2	ADM-2 Character Format (By Ascending ASCII Codes)	1-2
1-3	ADM-2 Keyboard	1-3
1-4	ADM-2 Printed Circuit Board	1-4
1-5	ADM-2 Power Supply	1-4
1-6	ADM-2 Interactive Display Terminal	1-5
1-7	Word Format Codes	1-9
3-1	ADM-2 Functional Operation Block Diagram	3-1
3-2	ADM-2 Main Logic Board Data Flow Path Block Diagram	3-2
4-1	ADM-2 Logic Board Block Diagram	4-2
4-2	ADM-2 Main Logic Board Detailed Block Diagram	4-3
4-3	Tristate Bus and Elements that Use It	4-5
4-4	Microprocessor Logic Block Diagram	4-7
4-5	ADM-2 Asynchronous Receiver/Transmitter (UART) Block Diagram	4-11
4-6	Video Logic Block Diagram	4-17
4-7	Cursor Logic Block Diagram	4-18
5-1	ADM-2 Back Panel View	5-1
5-2	Poll Function Dialog, Flow Diagram	5-17
5-3	Select Function Dialog, Flow Diagram	5-18
5-4	Sequential Select Function Dialog, Block Diagram	5-19
5-5	Fast Select Function Dialog, Block Diagram	5-20
5-6	Broadcast Select Function Dialog, Block Diagram	5-21
5-7	Send Function Dialog, Flow Diagram	5-22
6-1	ADM-2 Microcontroller Program Example	6-10
7-1	No Video Display/Erratic Video Flow Chart	7-5
7-2	I/O Problems Flow Chart	7-6
7-3	No Characters on Screen Flow Chart	7-7
7-4	Test Point Data	7-8
7-5	Null Codes Required Versus Transmission Speeds	7-9
7-6	Monitor Voltage Waveforms	7-10
7-7	Input Signal Format	7-11
7-8	Monitor Circuit Board Component Location	7-12
7-9	Main Logic Board Assembly with Terminal Locations	7-15

LIST OF TABLES

Table		Page
1-1	ADM-2 Specifications	1-6
1-2	ADM-2 Monitor Specifications	1-8
2-1	RS-232-C Data Interface Connector J1 Signal/Pin List	2-1
2-2	20ma Current Loop Data Interface Connector J1 Signal/Pin List	2-2
2-3	RS-232-C Auxiliary Interface Connections	2-2
2-4	Transmission Baud Rate Select	2-2
2-5	J3 Serial Printer Interface Connector	2-3
3-1	Tristate Bus Connected Registers	3-4
4-1	UART Specifications	4-12
5-1	ADM-2 Keyboard Operations	5-3
5-2	ASCII Codes with Associated Keys	5-5
5-3	Special Function Keys with Transmitted Codes	5-10
5-4	Status Displays	5-10
5-5	ADM-2 Binary Codes	5-12
5-6	Formatting Aids	5-13
5-7	Data Editing Commands	5-13
5-8	ASCII Code Cursor Positioning	5-14
5-9	Block Transmission Functions & Controls	5-15
6-1	ADM-2 Functional Units	6-1
6-2	ADM-2 Instruction Set	6-2
6-3	Tristate Bus Control	6-3
6-4	Display Control	6-3
6-5	Utility Register Control	6-4
6-6	RAM Address Control	6-4
6-7	Random Access Memory Control	6-5
6-8	Table of Flags	6-6
6-9	Auxiliary Asynchronous Receiver/Transmitter Control	6-6
6-10	ROM Instruction Execution Sequence Control	6-7
6-11	Miscellaneous Control Instructions	6-7
6-12	Condition Instructions	6-8
7-1	ADM-2 Failure Analysis Guide	7-4
7-2	Monitor Troubleshooting Guide	7-9
7-3	Main Logic Board Terminal Identification Chart	7-14

SECTION ONE INTRODUCTION

The ADM-2 Interactive Display Terminal is a microprogram-controlled device that provides a means of communicating with a remote computer and can offer the user the ability to do some limited independent processing at the display area.

The terminal is a complete self-contained unit. Included within the terminal's lightweight housing is a fan, cabling, and all required hardware. The keyboard is housed in a separate enclosure but can be mounted with the ADM-2 terminal, if desired. The ADM-2 terminal consists of four main functional sections, which are:

- Cathode Ray Tube (CRT) display and monitor
- Circuit Board with microcontroller, memory and logic
- Power Supply
- Keyboard with key encoding electronics.

Figure 1-1 illustrates the functional makeup of the ADM-2.

An ADM-2 character page (full screen) contains 24 character lines, each with 80 character positions, providing a total display capacity of 1920

characters per page. Display fields are refreshed at a rate set by a crystal oscillator synchronously with 60 Hz input power in the standard terminal. This rapid refresh rate generates flicker-free images and high contrast display even in bright light.

The ADM-2 transmits data to the computer (or data set) via a standard RS-232-C data interface. The standard code for ADM-2 transmissions is a ten-bit asynchronous serial ASCII code with even parity.

The ADM-2 can emulate an ADM-1 by using special sequence codes designated for this purpose. When emulating an ADM-1, with a serial printer, unformatted print must be specified by the program.

Optional equipment available with the ADM-2 include:

- Line Printer interface
- Polling interface
- 20ma Current Loop interface
- RS-232-C Extended interface
- Optional word structures in addition to the ten-bit code
- Composite Video.




Figure 1-1. ADM-2 Functional Makeup

1.1 USE AND CAPABILITIES

The ADM-2 consists of four main sub-units: the monitor and display, keyboard, logic board, and power supply. These sub-units, along with their capabilities, are described below.

The monitor is a solid-state, all transistorized unit featuring printed circuit board construction. The monitor is used to display alphanumeric data. All data characters and controls may be entered on the screen from the keyboard or received from a remote computer. Reverse image display is automatically enabled any time the cursor is positioned over data. Display fields may be set to: blink,

protect against overwriting, or show blank fields (for security reasons). The display also contains eight status indicators.

The standard ADM-2 character set contains 96 ASCII characters. A complete ADM-2 standard character set is depicted in Figure 1-2. Control characters can be displayed if transmission from computer or keyboard is preceded by an ASCII ESC U code sequence, setting the program mode. There are 32 control characters in the standard character set.



Figure 1-2. ADM-2 Character Format (By Ascending ASCII Codes)

The ADM-2 keyboard contains 118 keys. A rollover feature has been incorporated in the keyboard to protect against mis-keying. (If a key is depressed before a previously depressed key is released, the second key code cannot be transmit-

ted until the first depressed key has been released.) The keyboard can be removed from the ADM-2 display unit enclosure and placed up to five feet away. Figure 1-3 illustrates the standard ADM-2 keyboard.




Figure 1-3. ADM-2 Keyboard

All ADM-2 functions are controlled by a single printed circuit board. This is the only logic board in the ADM-2, with the exception of the power supply assembly. The logic board contains the

microcontroller, display memory, logic electronics, transmission rate control, and data interface electronics. Figure 1-4 shows the ADM-2 printed circuit board.




Figure 1-4. ADM-2 Printed Circuit Board

The ADM-2 power supply provides the main logic board with +5V DC. The power supply is rated at 12 amps and contains an internal voltage regulator, current limiter, and overvoltage protection.

The power supply is capable of supplying the display terminal functions with a load regulation of .075%. The power supply is shown in Figure 1-5.




Figure 1-5. ADM-2 Power Supply

1.2 PHYSICAL DESCRIPTION AND SPECIFICATIONS

The ADM-2 Interactive Display Terminal is shown in Figure 1-6. The dimensions are noted in the figure.

Table 1-1 lists the specifications of the ADM-2. Table 1-2 lists the monitor specifications of the ADM-2 unit.



Figure 1-6. ADM-2 Interactive Display Terminal

Table 1-1. ADM-2 Specifications

GENERAL		Security Fields	Display is suppressed (no display)
Input Power:		Protected Fields	Reduced intensity for write protect
Standard	115V, 60Hz	Cursor:	
Optional	230V, 50Hz	Format	Reverse video block
Input Connector Type	Receptable, molex number 03-06-1041 Unit mating plug, molex number 03-06-2041	Controls	Forespace, backspace, upline, downline, new line, return, home, tab, back-tab, position addressing, position reading
Operating Temperature	5° to 50° C (41° to 122° F)	Screen	12" (diagonally); rectangular CRT with etched non-glare surface
Storage Temperature	-10° to 65° C (50° to 149° F)	Resolution (TV lines)	900 at 40 fl. (center) 800 at 40 fl. (corner)
Humidity	5% to 80% non-condensing	Display Format:	
Altitude	Operates up to 10,000 feet	Standard	1920 characters 24 lines of 80 characters
Dimensions (overall)	12½"H x 20½"W x 24"L	Character Set:	
Weight	50 lbs	Generated	128 ASCII characters (upper/lower case, numeric, punctuation, control)
DISPLAY		Displayed	64 ASCII characters (upper case, numeric, punctuation)
Lines of Characters	24	Character Generation:	5" by 7" dot matrix
Characters per Line	80	Height	0.18"
Character Positions	1920 standard	Width	0.075"
Screen Phosphor	White (P4)	Cursor	7" by 9" rectangle Homes to upper right
Face Plate	Etched	Refresh Rate:	
Refresh Rate	60 pages per second	Standard	60Hz
Status Displays	8 (with printer)	Optional	50Hz
Control Character Display	32	Dimensions (display)	12½"H x 20½"W x 17"L
Blinking Field Rate	4 per second		
Page Roll	From bottom to top		

Table 1-1. ADM-2 Specifications (Continued)

MEMORY		COMMUNICATIONS	
Storage Capacity	1920 characters	Interface:	
Security Locations	Display suppressed	Standard	EIA RS-232-C
Control Character Storage	In program mode, direct from keyboard or computer	Optional	20 milliamp current loop; Extended RS-232-C port
Protected Fields	Character protect bit enabled	Data Transfer Rates:	
		Standard	110, 150, 300, 600, 1200, 2400, 4800, and 9600 baud
		Optional	1800 baud
		Send/Receive Modes	Full duplex, half duplex, or block (line, page, or message, all or foreground)
		Optional Interface Mode Operation	Polling
		Code for Transmission	Asynchronous ASCII
		Word Format:	
		Standard	10-bit code
		Optional	9, 11, or 12-bit code
		Parity:	
		Standard	Even
		Optional	Odd, fixed bit or none
		DATA EDITING CONTROLS	
		Keyboard Editing:	
		Character edit	Type over, insert, delete
		Line edit	Insert, delete, erase to end of line
		Page edit	Clear all or foreground to nulls or spaces; erase to end of page (replace all or foreground with nulls or spaces)
		Computer Controlled Editing	All of above with receipt of an ESC sequence.
KEYBOARD			
Construction	Solid-state logic; similar to a teletypewriter layout (data keys); separate unit with 5' cable		
Character & Control Keys	68		
Cursor & Format Keys	14		
Numeric Keys Pad	14		
Function Keys	16		
Transmission Send Control Keys	Page, line, message, print		
Interlocking Feature	Rollover protection of keys		
Key Operation Force	2 ounces		
Lighted Mode Keys	Shift lock, prot mode, write protect, program, conversation, page edit		
Dimensions (keyboard)	3½"H x 20½"W x 9"L		

Table 1-2. ADM-2 Monitor Specifications

GENERAL		Video Amplifier:	
Temperature:		Bandwidth	12MHz (-3db)
Operating range	5° to 55° C (41° to 131° F)	Rise and fall times (10% to 90% amplitude)	Less than 35 nsec (linear mode)
Storage range	-40° to 65° C (-40° to 149° F)	Storage time	15 nsec, maximum (linear mode)
Humidity	5% to 80% non-condensing	Retrace and Delay Times:	
Input Voltage	105V to 130V rms (120V nominal)	Vertical	900 usec retrace, maximum
Input Frequency:		Horizontal	7 usec retrace plus 4 usec delay, maximum
Standard	60Hz	INPUT DATA REQUIREMENTS	
Optional	50Hz	Input Connector	Printed circuit board edge connector (Viking number 2VK10X/1-2 or Amphenol number 225-21031-101)
Output Voltages	+15V DC (short circuit protected) +12KV DC; 12.6V rms	Pulse Rate or Width:	
Input Power	24 watts (nominal)	Video	Pulse width = 100 nsec or greater
X-Ray Radiation	Comply to DHEW rules-- 42-CFR-part 78	Vertical drive signal	Pulse rate=47 to 63 pulses per second
CONTROLS		Horizontal drive signal	Pulse rate = 15000 to 16500 pulses per second
Contrast	500 ohm potentiometer carbon composition; appx. 1/8 watt	Amplitude:	
Brightness	100 kilohm potentiometer; appx. 1/8 watt	Video low	0.0 to 0.4V
ELECTRICAL		Video high	4V (± 1.5V)
	Minimum Shunt Resistance	Maximum Shunt Capacitance	Signal Rise and Fall Times (10% to 90% amplitude):
Input Impedance:			Video
Video input	3.3K ohms	40 PF	Vertical drive signal
Vertical drive input	3.3K ohms	40 PF	Horizontal drive signal
Horizontal drive input	470 ohms	40 PF	Input Signal Format
			Shown in Figure 7-2
			GEOMETRIC DISTORTION
			The perimeter of a full field of characters will be an ideal rectangle to within ±1.5% of the rectangle height.

1.3 OPTIONS


The following options are available for use with the ADM-2:

- A **serial printer interface** which allows the ADM-2 to control a serial character printer using RS-232-C standards. Operation of the printer may be initiated from the keyboard or remotely from the computer. A number of baud rates are available to accommodate various printers.
- A **polling interface** is available which allows the ADM-2 to act as a polling terminal in a multipoint communications network. When the polling option is present, the ADM-2 is prevented from initiating transmissions except under control of the network control center. All message transmission is between the network control center and the selected terminal or terminals. Operation of the communications network and interaction of the ADM-2 terminals with the center is controlled entirely by a polling/addressing dialog initiated by the center.
- The ADM-2 comes with a standard **RS-232-C data interface**. An extension for this interface is available for driving a printer or other device with EIA RS-232-C voltage level signals. This interface appears to the auxiliary device as though the terminal were a data set.
- A **20ma current loop interface** is also available for the ADM-2. This interface complements the standard RS-232-C interface that comes with the ADM-2.

- The ADM-2 is equipped for **standard 60 Hz, 110 volt AC power**. 50 Hz and/or 230 volt AC power input are easily accommodated. The monitor supply transformer, power supply transformer, and input voltage connections to the main logic board can be reconnected for 230 volt AC.
- A **word structure option** allows the ADM-2 to transmit and receive data characters in any one of the asynchronous character formats shown in Figure 1-7. This option permits the codes shown to be used in addition to, and not in place of, the ADM-2 standard ten unit code. Codes are selected by re-strapping the synchronous receiver/transmitter chip on the main logic board.
- The **composite video option** converts video and sync signals from ADM-2 terminals to a composite video output through the use of an internal piggyback board. Data is then transmitted to a compatible composite video monitor located up to 1000 feet away through a single coaxial cable.

The composite video option provides the capability of locating the control terminal in an area separate from the electronics, making it ideal for such applications as airport control towers, emergency communications centers, hospital areas, and other environments in which it is necessary to locate the terminal some distance from the computer.

Ten unit code with odd parity.



Ten unit code with parity bit = "1"






Figure 1-7. Word Format Codes


Ten unit code with parity bit = "0"




Eleven unit code with even parity.




Eleven unit code with odd parity.



Eleven unit code with parity bit = "1"




Eleven unit code with parity bit = "0"



A "protect" bit in the bit 8 position may be transmitted or received by the ADM-2. With this arrangement, the following formats can be accommodated.

If bit 8 = 1, the protect bit will be written = 1.

Ten or eleven unit code (one or two stop bits) with no parity bit.



Eleven or twelve unit code (one or two stop bits) with even or odd parity.




Figure 1-7. Word Format Codes (Continued)

SECTION TWO INSTALLATION

This section contains installation instructions for the ADM-2 Interactive Display Terminal. A check-out procedure for the unit is also included.

2.1 GENERAL INFORMATION

The ADM-2 Interactive Display Terminal is suitable for desk or tabletop mounting in any normal office or commercial environment. All that is required for installation is a power connection, data signal interface connection to either the computer or the optional printer, and interconnecting cable connection between the keyboard and display unit.

2.2 UNPACKING

The ADM-2 units are packed using standard practices for shipping of electronic equipment. Every precaution is taken to ensure that each unit is complete and ready for installation upon arrival at the customer site. However, it is recommended that each unit be inspected upon receipt for intransit damage. Inspect for exterior evidence of damage. Contact the carrier and LSI immediately if damage is evident, specifying the nature and extent of the damage (if known).

If there is no apparent shipping damage, open the shipping carton and remove the items, checking them against the shipping list to verify carton contents. Contact LSI immediately in the event of a packing shortage.

Check that the serial number of the unit corresponds to that shown on the invoice. Visually inspect the exterior of the enclosure for evidence of physical damage which may have occurred in shipment.

Check the hardware to determine if any assemblies or screws have been loosened during shipment. Tighten as required. Inspect for dust or foreign material which may impair electrical contact when cable connections are made. Vacuum to remove any loose dirt.

The ADM-2 is now ready for installation.

2.3 INSTALLING THE ADM-2

The ADM-2 unit is fully assembled and operationally checked prior to shipment from the factory. Only the interconnecting cable, interface, and power must be connected at the site. The physical dimensions of the unit are shown in Figure 1-6. Installation power and environmental parameters are depicted in Table 1-1. In determining the installation area required, consideration must be given to access, power outlet required (a three prong plug), and environmental conditions. The unit also requires a table or desk for mounting.

To install the ADM-2 unit, proceed as follows:

- a. Connect the data interface cable to the terminal using the information provided in one of the following tables:

RS-232-C interface: Table 2-1.

20ma current loop interface: Table 2-2.

RS-232-C auxiliary interface: Table 2-3.

Table 2-1. RS-232-C Data Interface Connector
J1 Signal/Pin List

PIN NUMBER	SIGNAL FUNCTION	CODE
1	Equipment Ground	AA
2	Transmit Data	BA
3	Receive Data	BB
4	Request to Send	CA
5	Clear to Send	CB
6	Data Set Ready	CC
7	Signal Ground	AB
8	Received Line Signal Detector	CF
20	Data Terminal Ready	CD

Table 2-2. 20ma Current Loop Data Interface
Connector J1 Signal/Pin List

PIN NUMBER	SIGNAL FUNCTION	CODE
1	Equipment Ground	AA
4	Request to Send	CA
5	Clear to Send	CB
9	Current Loop Power (+20V through 910 ohms)	
10	Current Loop Output +	
11	Current Loop Return -	
12	Current Loop Input +	
13	Current Loop Return -	
14	Current Loop Power (+20V through 910 ohms)	
NOTES:		
1. Current loop power (20 volts) is available on pins 9 and/or 14, if required.		

Table 2-3. RS-232-C Auxiliary Interface
Connections

FUNCTION	PIN NUMBER
Data Out to Device	Pin 3 (on BB)
Direct Connect (Two Wire) Option (129511)	Pin 9 Pin 14
Handshaking with the Device Done through EIA Signal CD	Pin 20

- b. If the ADM-2 has a printer and/or polling interface option, refer to Section 2.4 of this manual.
- c. Connect the cable between the keyboard and display unit.
- d. Check the ON/OFF switch to ensure it is in the OFF position.
- e. Plug the ADM-2 into a grounded AC outlet of the proper voltage.

(FOR STEPS f-h, THE SELECTOR SWITCHES ARE LOCATED ON THE REAR OF THE UNIT.)

- f. Select the transmission baud rate in accordance with Table 2-4.

Table 2-4. Transmission Baud Rate Select

BAUD RATE	SWITCH SETTING (Thumb Wheel Type)
110	7
150	6
300	5
600	4
1200	3
2400	2
4800	1
9600	0

- g. Select mode (B=block, F=full, H=half) with mode select switch.
- h. Set EIA switch to the left for RS-232-C interface (standard) or to the right for the optional current loop interface.
- i. Proceed to check out the ADM-2 unit.

The ADM-2 unit is checked out with the following procedure:

- a. Set the ON/OFF switch on the rear of the ADM-2 to the ON position.
- b. Check to see that the fan starts when power is turned on. If it does not, check the power switch and push red circuit reset button.
- c. At turn on, listen for an audible tone that lasts approximately one second. If no tone is heard, look for cursor as in step d below.
- d. If the cursor does not appear after a normal warm-up period, press the HOME key. If this fails to produce the cursor, reset the display by pressing the key. If there is still no cursor, it is possible the brightness and/or contrast controls are misadjusted. They are adjusted as follows:
 1. Set the contrast control to the middle of its range.

2. Turn the brightness control clockwise until the screen is bright, then reduce brightness slowly until the background is barely visible. The cursor should be present.
 3. Adjust brightness and contrast for desired presentation.
 4. If the cursor does not appear, check the power supply voltage; replace the monitor if necessary.
- e. To check out transmittal and receipt of data to and from a computer or modem in the non-block mode, proceed as follows:
1. Place the mode select switch in F (full) position.
 2. Depress conversation mode key.
 3. Remove the cable from the terminal output connector and jumper pins 2 and 3 together, and pins 4 and 5 together, on the terminal connector.
 4. Type something on the keyboard; whatever is typed on the keyboard should appear on the screen.
- f. Test the function of the character storage in memory by doing the following:
1. Run the cursor to the bottom of the display.
 2. Test the page roll functioning of display characters by filling up a line, forcing the page to roll upward.
 3. The memory storage of characters can be assumed to be working if the roll function operates correctly.

2.4 INSTALLING OF ADM-2 OPTIONS

2.4.1 Data Interfaces

The 20ma Current Loop interface complements the standard RS-232-C data interface. Table 2-2 lists the proper J1 connections for the optional data interface. J1 is connected to the computer, modem or acoustic coupler via cable.

The RS-232-C Extended interface is used as an auxiliary interface, enhancing the standard RS-232-C capabilities of the ADM-2. This interface connects to the next terminal in line via cable connector J2. Table 2-3 lists the proper pin connections for this interface.

2.4.2 Serial Printer Interface

The Serial Printer interface is connected to the J3 plug (at the rear of the ADM-2 unit) via cable connector. The pins listed in Table 2-5 are utilized for printer operation.

Table 2-5. J3 Serial Printer Interface Connector

PINS	FUNCTION
1	Equipment Ground
3	Serial Data to Printer
6	Terminal RTS (Request to Send) to Printer
7	Signal Common
8	ADM-2 Ready
20	Printer Ready

2.4.3 Polling Interface

The ADM-2 terminal must be assigned a device address, to identify the terminal, when operating in the polling mode. Any of the 96 ASCII characters may be assigned to the terminal as its device code. The terminal will recognize and respond only to a header containing its device address code.

To select the terminal's device address, a DIP switch device, with eight rocker switches, has been provided at the bottom of the ADM-2 unit. To set the address, proceed as follows:

- a. Turn the ADM-2 unit on its side to expose the bottom panel. The DIP switch is accessible through the opening in the panel.

- b. The DIP switch contains eight switches, numbered 1–8; number 1 represents the least significant bit (LSB) of the address. All switch settings are marked ON and OFF. A switch in the ON position produces a logic “zero”; a switch in the OFF position produces a logic “one.”

NOTE

SWITCH NUMBER 8 MUST ALWAYS BE ON (A LOGIC “ZERO”) FOR THE POLLING INTERFACE OPTION.

- c. Set the switches to form a device address for the terminal. For an example, if ASCII “D” is selected as the device address, the switch setting would be as follows:

SWITCH NUMBER	1	2	3	4	5	6	7	8
ASCII “D” CODE	0	0	1	0	0	0	1	0
SWITCH POSITION	on	on	off	on	on	on	off	on

- d. After setting the switches for the selected device address, return the ADM-2 unit to its upright position.

Polling interface installation information may be found in Appendix C.

2.4.4 Word Structure

To change the standard 10-unit code of the ADM-2, the asynchronous receiver/transmitter chip on the main logic board must be re-strapped as detailed in Appendix C.

The auxiliary asynchronous receiver/transmitter (used with a serial printer interface or the RS-232-C extended interface) may be re-strapped in accordance with the data in Appendix C.

2.4.5 Power Option

The ADM-2 is normally equipped to accept 60 Hz, 110V AC input power. If 50 Hz, 220V AC input power is to be used, the changes listed in Appendix C must be made.

In addition, change the crystal, installed at location M3 on the main logic board, to a crystal rated at 10,410.4KHz (standard LSI part number 800-A-10).

SECTION THREE FUNCTIONAL DESCRIPTION

A simplified functional theory of operation for the ADM-2 Interactive Display Terminal is described in this section.

3.1 GENERAL

Figure 3-1 illustrates the functional operation of the ADM-2 in block diagram form. The standard

ADM-2 is equipped with a keyboard, main logic board, CRT display, internal power supply, and RS-232-C data interface. Optional equipment available includes: polling interface, serial printer interface, and an extended data interface for either the RS-232-C standard data interface or the 20ma current loop interface. All functional blocks shown in Figure 3-1 are described in the following subsections.




Figure 3-1. ADM-2 Functional Operation Block Diagram

3.2 CRT MONITOR AND DISPLAY

The monitor features printed circuit board construction with a self-contained power supply. The synchronization circuits have been custom designed to accept vertical and horizontal drive signals, thus enabling this monitor to interface with industrial or simple sync sources. This feature simplifies the user's sync processing and mixing, allowing the unit to operate without requiring composite sync. The monitor also features small miniaturized electronic packaging and durable construction techniques.

The display data is presented to the monitor video circuits in the form of a serial data stream. Character position and row counts are used to generate CRT sweep drive signals, with horizontal drive triggered by the start of each row, and vertical drive triggered when the character count in a row reaches 80 (indicating a full row of characters).

3.3 KEYBOARD

The ADM-2 keyboard contains 118 keys for alphanumeric display and control. When a key is depressed, it is encoded into a parallel ASCII character that appears on eight keyboard input lines (KD1-8). Accompanying the character is a keystroke which alerts the program that a character is to be input from the keyboard.

Keystroke is sensed by the condition logic in the terminal. A keystroke indicates a key has been depressed. Keystroke II indicates the character received by the terminal is a function character.

3.4 MAIN LOGIC BOARD

The main logic board consists of various integrated circuits, a few discrete components, and operational switches. The functions provided are:

- Generation of timing and control for all ADM-2 operations
- Data handling and data storage for display and/or transmission
- Interpreting control commands
- Controlling all activities in response to commands
- Generating the dot patterns for data displayed on the CRT
- Cursor display generation and cursor position control
- I/O interfacing, transmitting/receiving
- Protected/unprotected status generation for transmitted and/or displayed data.

The main logic board is a microprogram-controlled device. The board's main operations can be divided into four parts: memory (RAM), display, control (ROM), and asynchronous receiver/transmitter.

Figure 3-2 illustrates the data flow path on the main logic board.




Figure 3-2. ADM-2 Main Logic Board Data Flow Path Block Diagram

The memory section consists of 16 random access memory (RAM) chips, providing for an 8-bit, 1920 word storage capacity (24 lines of 80 characters each). The memory section also contains conversion circuitry necessary to monitor display cursor position.

The display section provides the circuitry for:

- Character generation
- Row refresh logic
- Cursor display logic
- Timing control
- Blink and security field generation
- Reduced illumination for protected fields
- Control of 8-bit status indicators.

The control section contains a preprogrammed ROM (read-only memory) for information transfer control of all ADM-2 operations. The standard ADM-2 terminal functions are contained in micro-code requiring four pages of ROM (256 8-bit words per page). The printer option requires an additional page of ROM, while the polling option necessitates two additional ROM pages.

The transmitter/receiver section consists of an LSI UART (universal asynchronous receiver/transmitter) chip which accepts serial ASCII code (either 10 or 11 unit codes) from a serial data interface (either RS-232-C or 20ma current loop) and transmits an equivalent 8-bit parallel code (data word) to the control section. The UART chip also functions in the reverse mode, i.e., accepts 8-bit parallel code from the control section and transmits ASCII serial code to the data interface.

Data flow control in the ADM-2 is based on RAM time-sharing between the display and control sections. The display section, responsible for the refresh function, is given RAM usage priority. The control section must relinquish control of the RAM whenever the display section requests it. The display section requires the RAM only 27% of the time, leaving 73% of the RAM's time available for the control section functions.

Main logic board data information and control commands are transferred internally between the various logic sections via an 8-bit tristate bus (TSB). The TSB is a bidirectional, central data path between all sections of the logic board. The three possible states of the TSB are:

- a. **State One**—a true condition (logic “1”) characterized by a +2.8V to +3.8V level or pulse.
- b. **State Two**—a false condition (logic “0”) characterized by a 0V to +0.6V level.
- c. **State Three**—a high impedance load offered by drivers or specific logic circuits not presently using the TSB. This effectively disconnects these circuits from the TSB, minimizing the loading of the TSB. The registers connected to the tristate bus are listed in Table 3-1. These registers are specified in the ADM-2 microcontroller code.

3.5 POWER SUPPLY

The power supply module is mounted internally in the ADM-2 terminal; it provides +5V of DC to the main logic board. The power supply is rated at 12 amps and contains a solid-state voltage regulator and current limiter. Line and load regulation of .075% assures stable DC power for all terminal functions. The power supply can accept line voltage inputs of 115V AC or 230V AC (re-strapping is required for 230V AC).

3.6 RS-232-C DATA INTERFACE

The function of the RS-232-C interface is to provide a means of communication between the ADM-2 terminal and a remote computer or other device. The interface accepts data in the form presented by the computer or device and performs the necessary operations to translate the data into a form required by the terminal. The interface also works in the reverse mode (accepts data from the terminal and manipulates it into a form accepted by the device or computer). The RS-232-C converts -12V and +12V logic signals to TTL level signals.

Table 3-1. Tristate Bus Connected Registers

REGISTER SYMBOL	REGISTER NAME	DESCRIPTION
WDR	Write Data Register	Eight bit character register contains characters to be written into the RAM from tristate bus.
RDR	Read Data Register	Eight bit register to contain characters read from the RAM for transfer to tristate bus.
MACC	Memory Address Counter Character	Contains low order 7 bits of the RAM address accessible to the tristate bus (column).
MACR	Memory Address Counter Row	Contains high order 5 bits of the RAM address accessible to the tristate bus (row).
ART0	Communications Interface UART	Enable to transmitter holding register in UART.
ART1	Auxiliary Interface UART (printer)	Input bit from printer terminal (J3).
LIT	Literal (8-bit) Register	Used to transfer constants from ROM to tristate bus.
CPR	Cursor Row Position Register	Holding register for character position count.
CPRC	Cursor Position Row Counter	Register that contains present character position (horizontal).
LRC	Longitudinal Transmissions Check Register	For module 2 sum check of transmission characters.
RCV	Receiver	Receiver character register.
ADD		Switches set manually inside cabinet.
MAR	Margin Register	Eight bit utility register used for temporary holding of dynamic data.
CNTR	Counter Register	Eight bit utility register used for holding program counter during subroutine calls, and for incremented or decremented comparisons.
IND	Indicator Register	Eight bit register controls lighted indicators at right hand side of screen. "1" = lighted.
INPUT	Input Register	40 x 8-bit register used to hold characters received until the microprocessor can service the data input.

3.7 OPTIONS

3.7.1 Serial Printer Interface

This interface controls a serial character printer which is compatible with RS-232-C standards.

Two operating modes may be used with this interface: page mode or program mode.

In the page mode, characters are output to the printer at a selected baud rate, in a formatted data structure.

Data is input to the ADM-2 memory and displayed via keyboard or computer command. Then the cursor is positioned in the location at which the printer output is to stop. When an "ESC P" is entered and executed from the keyboard or computer, a GS code is written into the ADM-2 page buffer. The GS code will terminate the print operation at the cursor position at which it was set.

The cursor is automatically moved to the HOME position as the ADM-2 is made to begin outputting data to the printer. If the printer signals it is ready to accept data, the ADM-2 outputs a set of signals to initialize the printer. Data is transmitted to the printer consecutively as characters are read from the ADM-2 display buffer, beginning at the cursor's HOME position and continuing until the cursor reaches the location where the GS code was entered. Detection of a GS code signals the end of the print operation and returns the logic to an idle condition.

Data is transmitted asynchronously, in character, bit-serial format with a parity bit preceding the stop bit. Most applications use a 10-bit code with even parity.

In the program mode, the ADM-2 does not automatically format the page. Format codes must be contained in the data text in the ADM-2 memory buffer and displayed on the screen. In order to write the format codes, the ADM-2 is put in program mode via an "ESC U" command (from either the keyboard or the computer). This allows the required ASCII control codes to be written into the memory buffer of the ADM-2.

The program mode is cleared by an "ESC X" or "ESC U" command or by depressing the BREAK key on the keyboard.

3.7.2 Polling Interface

The ADM-2 may be used as a polling terminal in a multiprint communications network. In this mode, all message transmission to the polling terminal is controlled by the network control center.

The network control center transmits a header sequence to all terminals to initiate an output operation (transmit to a selected terminal from the central control center). Only the terminal with an address matching the header sequence responds to the initiating signal. If the addressed terminal is busy, the terminal disconnects from the control center. If the addressed terminal is not busy, it acknowledges the header sequence and waits for the control center to send an "STX" code. This code signals the start of transmission and causes "house cleaning" procedures to occur in the terminal in preparation for that transmission. The transmission is ended at any time by the network control center with the transmission of an "EOT" character, forcing the terminal into the idle state.

The network control center polls the terminals in the network to initiate an input operation (transmit to the control center from a terminal). An addressed terminal with no transmission ready responds to the polling with an EOT character. If the terminal has a transmission to be sent, it sends it to the control center. The terminal has several modes of operation, as described below.

Send

One of six characters specifies the information that the addressed terminal is to send. The function character (v, w, x, y, z, or {) is transmitted in the header sequence.

The six possible "send" functions are as follows:

- a. **Send Line Foreground (v).** The terminal will send all foreground unprotected data in the line in which the cursor is positioned, starting at the beginning of the line and stopping at the cursor position. NUL characters are not transmitted. The terminal marks each protected area in the line with an FS character.

b. **Send Page Foreground (w).** The terminal will send all foreground data on the page, starting at the HOME location and ending at the cursor position. NUL characters are not transmitted. The terminal marks each protected area in the page with an FS character. Each end of line is indicated by an NL character.

c. **Send Line All (x).** The terminal will send all data, protected and unprotected, in the line in which the cursor is positioned, starting at the beginning of the line and stopping at the initial cursor position. All characters are transmitted, with the sequence ESC) preceding the first character of each protected field, and the sequence ESC(following the last character of each protected field.

d. **Send Page All (y).** The terminal will send all data, protected and unprotected, in the page, beginning at the HOME location and up to the initial cursor position. All characters are transmitted, with the sequence ESC) preceding the first character of each protected field, and the sequence ESC(following the last character of each protected field.

*e. **Send Message Foreground (z).** The terminal will send all foreground data following an STX code and ending with an ETX code. NUL characters are not transmitted. The terminal marks each protected area within the STX/ETX brackets by sending an FS character. If no STX (SOM ►) is on the screen, transmission starts at HOME. If no ETX (EOM ◀) is on the screen, transmission stops at last position on the screen.

*f. **Send Message All ({).** The terminal will send all data, protected and unprotected, between the STX/ETX brackets. All characters are transmitted, with the sequence ESC) preceding the first character of each protected field, and the sequence ESC(following the last character of each protected field. If no STX (SOM ►) is on the screen, transmission starts at HOME. If no ETX (EOM ◀) is on the screen, transmission stops at the last position on the screen.

* The SOM (STX) code (► symbol) and the EOM (ETX) code (◀ symbol) are entered on the screen by use of the SOM/EOM key with and without shift, respectively.

In polling operation, as in normal ADM-2 operation, control codes may be written by preceding the control code by ESC. ESC ETX will cause the ETX to be written to the screen rather than being interpreted as End of Text.

Sending Data

When the operator has set up the terminal for polling operation, the terminal waits for a valid (error-free) poll sequence. If a poll sequence is received and the terminal determines that it is the addressed unit, it transmits the sequence STX text ETX LRC. The LRC character is the module-2 sum of the text characters plus the ETX character.

The text of the message is sent in one of two formats, depending on whether or not the protect mode is set at the terminal:

a. **Protect mode off.** All foreground (unprotected) characters except NUL are sent. A US character is inserted in the character string as the cursor moves from the end of one line to the beginning of the next line.

b. **Protect mode on.** All foreground characters are sent. An FS character is sent to mark the location of each protected field.

After the terminal has sent the LRC character, it waits for the center to acknowledge receipt of the message. An acknowledgement will consist of one of three characters (ACK, NAK, or EOT). The terminal will respond to each character, or to another character or an error, in a different way, as follows:

a. **ACK.** Message was received successfully. Terminal sends EOT and disconnects.

b. **NAK.** Message was received with errors. Terminal retransmits the message and then waits for acknowledgement.

c. **EOT.** Retransmission is required. Next character may be the terminal address. Terminal positions cursor to the original position and waits to be polled.

d. **Another character or error.** Terminal positions cursor at the start of the message and waits for the next poll.

There are a number of methods used by the network center to select a terminal; they are described below.

Select

When the ADM-2 is addressed by the sequence EOT $A_1 A_1$ q ENQ, it responds as follows:

- a. If the terminal is busy, it sends character NAK to the center, and then disconnects. Busy is defined as any of the following states:
 1. The terminal is waiting to be polled,
 2. The operator is entering data, or
 3. The terminal is sending data to the printer.
- b. If the terminal is not busy, it sends character ACK to the center, and then waits for the center to send STX. Any character received before STX is ignored.
- c. After STX is received, the following events occur:
 1. The terminal clears the LRC accumulator, which accumulates characters of the incoming message for subsequent action based on the nature of the resulting LRC check character.
 2. When the entire message, including ETX, has been received by the terminal, and the LRC character is received, the contents of the LRC accumulator and the parity error flag are tested.
 3. If no error has been detected, the terminal sends character ACK to the center and disconnects in the idle state.
 4. If an error was detected in the message, the terminal sends character NAK and waits for the center to retransmit the message.
 5. The center may then retransmit the message, starting with STX. If the center wishes to terminate the operation after receiving NAK from the terminal, it may transmit an EOT character, instead of STX, setting the terminal to the idle state.

Sequential Select

The Sequential Select function sequentially addresses a number of terminals with a single, extended header. All addressed terminals (that are not busy) will receive the same message.

The header sequence is EOT $A_1 A_1$ r $A_2 A_2$ r . . . $A_n A_n$ s.

Note that the last terminal is addressed with the Fast Select function, which is always followed by the sequence STX text ETX LRC.

- a. Terminals (except A_n) will connect and wait for STX if they were idle when character "r" was received. Terminal A_n will connect unconditionally.

When "r" is received in the "function" position of the header, each terminal tests to see whether or not its address code had preceded "r". If its address did precede "r", the terminal tests its busy status. If not busy, it will wait for the STX code and prepare to accept the incoming message. If busy, it disconnects without responding.

- b. Following receipt of ETX LRC, all addressed terminals except A_n disconnect without responding. Terminal A_n will send either ACK or NAK to the center (depending on whether or not an error was detected), and then disconnect.

Fast Select

Fast Select permits fast, unconditional selection of a terminal. The header is EOT $A_1 A_1$ s, and is followed directly by the sequence STX text ETX LRC.

On receiving the header, the addressed terminal will unconditionally connect (regardless of its busy status) and wait for STX. The terminal will not respond until after it has received the LRC character.

Broadcast Select

The Broadcast Select function addresses all terminals with a single header, so that they will receive

the same message. That is, Broadcast Select is the same as the Fast Select function except that the message is received even by busy terminals.

The header sequence is EOT $A_n A_n$. Note that the last terminal is addressed with the Fast Select function, which is always followed by the sequence STX text ETX LRC.

- a. All terminals will connect, unconditionally, and wait for STX.
- b. Following receipt of ETX LRC, all terminals except A_n disconnect without responding. Terminal A_n will send either ACK or NAK (depending on whether or not an error was detected), and then disconnect.

3.7.3 Additional Data Interfaces

The function of the standard RS-232-C interface is to provide a means of communicating between the transmission facilities and the computer. Not all devices use this method of communication. The ADM-2 has an optional 20ma current loop data interface available to allow the terminal to communicate with devices using this method.

The RS-232-C standard data interface can be complemented with an auxiliary RS-232-C data interface, to permit driving additional devices that are compatible with EIA RS-232-C voltage level signals. The interface operates exactly as the RS-232-C standard data interface (refer to Section Four).

SECTION FOUR

THEORY OF OPERATION

The ADM-2 theory of operation can be divided into four main logical subsections:

- Logic Board
- Monitor & Display
- Keyboard
- Power Supply

All four of these subsections are detailed in the following description.

4.1 MAIN LOGIC BOARD

The main logic board in the ADM-2 is the center of activity for all terminal operations. The board is a microcontrolled device which is responsible for:

- Clock and timing signals
- Generating the displayable dot patterns
- Generating the cursor
- Keeping track of cursor position
- Coordinating all data transfers
- TX and RX data from the computer, modem, or printer
- Storing data for display and TX
- RX control information from keyboard and modem
- Interpreting all control commands and controlling terminal activities accordingly
- Data status control (unprotected/protected) for display and transmission.

The basic functional organization of the ADM-2 main logic board is illustrated in Figure 4-1.

Figure 4-2 is a more detailed block diagram of the main logic board. Each block in this diagram is discussed in the following subsections.

(WHILE READING THE FOLLOWING DATA IN THIS SECTION (4.1), REFER TO THE SCHEMATIC DIAGRAMS IN APPENDIX A.)

4.1.1 Clock (Schematic P. 2)

The ADM-2 uses a crystal controlled oscillator as its master clock. The oscillator frequency is 12.4925 MHz for 60 Hz operation; 10.4104 MHz for 50 cycle operation. The oscillator output (CLK) is applied to counters and gates throughout the logic board to provide basic timing signals. ADM-2 basic timing signals are shown in Figure 4-3.

4.1.2 Counters (Display Generation) (Schematic P. 2)

Display generation in the ADM-2 is provided by a series of counters. Dot Position, Character Position, Character Height, and Character Line counters are used to produce, on the CRT, a 5" x 7" character and a 7" x 9" cursor. Counter operation is started by a clocking pulse from the oscillator.

The dot position counter is a divide by 7 type, 4-bit counter. Its outputs (DPCx) are input to the video line register, and the indicator logic (shift register) for transmission to the video logic and the monitor drive logic, respectively. A DPC output signal also clocks the character position counter.

The character position counter is a divide by 104 type, 8-bit counter. It is used to keep track of the cursor position in the video timing logic. MAC is used to monitor the cursor position on the CRT. Character position counter output signals (CPCx) are sent to the data memory address logic, video line register logic, video logic, MACC control logic, indicator timing logic, and monitor drive logic. Output signals CPC4, 16, and 80 clock the character height counter.

The character height counter is a divide by 11 type, 4-bit counter. It is used to count the number of rasters in a line. The output signals (CHCx) are input to many functions of the video logic, including the character generator multiplexer, indicator video logic, and cursor enable F/F. The (CHC9) output signal clocks the character line counter.

The character line counter is a divide by 26 type, 4-bit counter. It is used mainly to keep track of the row position of the cursor. The character line counter output signals (CLCx) are sent as inputs to the video driver, indicator logic, and the cursor tracking logic of the MACR.





Figure 4-1. ADM-2 Logic Board Block Diagram

Figure 4-2. ADM-2 Main Logic Board Detailed Block Diagram



4.1.3 Tristate Bus (TSB) (Schematic P. 13)

The Tristate Bus provides a central data path between logic board elements. All counters and registers, excluding the display counters, are command memory controlled and have either outputs or inputs to the TSB. The TSB is multi-directional, eight bits wide, and can be put into three possible states, which are:

- a. **State One:** A logical “1” or true condition. This is characterized by a +2.8V to +3.8V level or pulse.
- b. **State Two:** A logical “0” or false condition. This state is characterized by a 0V to +0.4V level.
- c. **State Three:** A high impedance load offered by transmitters of elements not connected to the TSB at a given time. This state, in effect, disconnects from the TSB elements not presently using the bus. Thus, active TSB drivers have a minimum loading effect.

All transfers over the TSB are determined by gating the characters on and off the TSB for loading into storage (memory or register) under the control of the microprocessor.

The output signals (CMx) of the command memory (ROM) are input to TSB decoders. The signals are decoded to determine what element may use the TSB. The control microprocessor gates the proper command memory outputs to the TSB decoders. The elements that may use the TSB are shown in Figure 4-3 and described below.

- **The Literal Register** (Schematic P. 13)—This register is used as a general purpose register by the programmer. It may: transfer or receive data between memory and the TSB; be used as a holding register for various operations (i.e., ESC code to trigger the function); it may be used to store program information or to store the program address when jumping off the page (lower four bits are connected to the page register).

The literal register is loaded from the ROM memory (command memory) by the command decode logic. Output signals (LIT1-8) are sent to TSB drivers.

- **Comparison Circuit** (Schematic P. 18)—Comparison logic is used to compare the TSB with the MACC and literal register (7 or 8 bits) or the NULL code. The comparator logic receives its input signals from the MACC (MACCx) and literal register (LITx). The signals are sent through a 2:1 selector which sends only the enabled signals to the comparator circuit. Command decode logic signals (CMDx) enable the comparator and output the results of the compare as ($\overline{\text{COMP COND}}$). (If condition is met, the output is false).
- **TSB Bit Decoder** (Schematic P. 17)—The TSB has an associated decoder circuit to enable a test for the condition of any bit on the TSB. TSB bus signals (TSB1-8) are input to the decoder and tested as to their condition. The decoder output (TSB COND) is available to the jump logic to alter the program counter if a specified bit condition is encountered.
- **Write Data Register** (Schematic P. 14)—The write data register transfers eight data bits to memory from the TSB. The inputs to the write data register are the TSB bits (TSB1-8); the register is enabled by the command decode logic signals (CMDx). Data is output as (PWD1-8). Output signal (PWD8) also indicates whether write protect is on or off.
- **Read Data Register** (Schematic P. 14)—RAM memory output signals (PRD1-8) are read into the read data register. The register outputs the eight bits of data as (TSB1-8) to the TSB and the TSB buffers (ITSB1-8). Input signal (PRD8) is also decoded to determine if the character is protected.
- **Cursor Position Storage Registers** (Schematic P. 12)—There are two registers associated with the cursor position that transfer their data via the TSB. They are the cursor position row register and the cursor position character register.

The **cursor position row register** records which of the 24 possible rows the cursor is in. It is a 5-bit register whose drivers are enabled by ($\overline{\text{TSB=CPR}}$) (P. 15). It receives its input signals from the MACR and MACC logic (P. 12) which actually track the cursor row. The output signals (TSB1-8) are the TSB bits which provide information on cursor position to the program.




Figure 4-3. Tristate Bus and Elements that Use It

The **cursor position character register** records which of the 80 possible positions the cursor is in on the line. It is a 7-bit register which receives its input signals from the MACC logic, as does the row register. Again, the output signals (TSB1-8) provide information on cursor position to the program.

- **General Purpose Counter** (Schematic P. 18)—This counter (register) may be used by the programmer for various functions. The counter is multi-directional (can receive or send data to/from the TSB). The counter has the ability to be used as an up or down counter when the drivers for the TSB are enabled.
- **Indicator Register** (Schematic P. 7)—This register holds data that will be sent to the indicator generator and eventually to the monitor drive logic. The register is available to the TSB for program information. Register input signals are either TSB bits or its own output bits (INDx). The (INDx) signals are enabled to the TSB drivers when (TSB=IND).
- **Margin Register** (Schematic P. 10)—The margin register is another general purpose register providing desired information to the program via connecting outputs to the TSB.
- **Memory Address Register** (Schematic P. 12)—This register is loaded from the TSB and supplies output signals (MACCx) to: the counter overflow logic (to note end of page or end of line) and to the cursor position storage registers (to update). The memory address register receives its input signals from the memory control via TSB decoded commands (MACC, INC, DEC, LOA, SET), or is loaded by information from TSB itself.
- **LRC Register** (Schematic P. 15)—LRC compares the character sent with the character received by checking the data line and character code. It is used when a polling option has been installed and the terminal is operating in the polling mode. If the character and data line do compare, a logic "0" is output by the circuit. The LRC register is capable of being loaded from the TSB and outputting to the TSB.
- **Keyboard** (Schematic P. 19)—Keyboard inputs enter the logic board at J6. The J6 terminal output signals (KD1-8) are sent to

TSB drivers which are enabled by (TSB=KEY). When the drivers are enabled, the keyboard data is transferred to the TSB (TSB1-8).

- **UART (Serializer/Deserializer Chip)** (Schematic P. 20)—The main I/O and printer I/O UART chips (interfaces) have a direct linkage to the TSB. The UART and the printer port can be loaded from the TSB. The TSB bits (TSB1-8) may be input to either UART. The interface will then serialize the data for output to the device or modem. The main port may accept serialized data and convert it to parallel data for transfer to the FIFO and then onto the TSB.

4.1.4 Microprocessor Logic

The microprocessor logic on the main logic board sequences and controls all logic board operations. The microprocessor logic consists of:

- Command memory address register
- Control memory ROM
- Command decode logic
- Condition logic
- Literal register
- Tristate bus control logic
- Program counter
- Status logic
- LRC register
- Compare logic
- General purpose counter

Figure 4-4 shows a block diagram of the microprocessor logic.

- **Command Memory Address Register** (Schematic P. 8)—The command memory address register is loaded from the program binary counter output signals (CM0-7). During microprogram execution, instructions are fetched according to the address in the command memory address register (CMA). After each instruction or literal is fetched from the ROM, the CMA is automatically incremented to the next sequential address. If the previous instruction was a jump command, the CMA is forced to the jump destination address.




Figure 4-4. Microprocessor Logic Block Diagram

The CMA is an 8-bit register capable of addressing any word in the ROM memory. The 8-bit CMA (bits 0-7) selects a ROM address, and the 4-bit CMAP (bits 8-11) selects the ROM page. Bits 0-11 are sent to each ROM page in the ADM-2, but only the ROM with the proper decode of bits 8-11 will respond to the address. (Note: Two pages per ROM.)

- **Control Memory ROM** (Schematic P. 9)—All information transfers in the ADM-2 are controlled by the microprogram instructions stored in the control memory (ROM). The standard ADM-2 functions are contained in four pages of 1024 x 8 ROMs (ROMs are eight bits wide). Additional ROMs may be installed, extending the ADM-2 control memory capacity to eight pages of ROM (2048 words total).

CMA signals (CMA0-11) are input to the ROMs. The responding ROM will output the data at the requested address to the literal buffer drivers. The command memory output driver signals (CM0-7) are made available to the TSB. ROM data may also be sent to the command decoder and the program counter.

- **Command Decode Logic** (Schematic P. 10)—Instructions fetched from the ROM are loaded into the command decoders by (CM) inputs to the three decoder chips. The data is then decoded into 25 control lines to direct all information transfers throughout the logic board. Command decoder output signals (CMDx) are utilized to interpret all functions except TSB decoder. The decoder signals are disabled during the second half of jump, jump on condition, LOA LIT instructions, or when the terminal is reset (SHIFT/RESET or “power on”).
- **Condition Logic** (Schematic P. 8)—The ADM-2 microprogram contains routines which sense the status of various logic board elements. This status checking is accomplished by sampling the multi-source status line (COND). Prior to sampling (COND), the microprocessor enables only the path from the source it desires to check. If (COND) is satisfied, the program jumps to the appropriate routine or subroutine.
- **General Purpose Condition Multiplexer** (Schematic P. 19)—This multiplexer is used to test the condition of the listed elements. The multiplexer output signal (CONDB) is input to the multi-condition line (schematic P. 8)

along with the other condition checks. The numerous gates filter into the decoder, and the decoder’s output is controlled by the status of the tested condition. The program continues according to the directions received from the condition decoder output.

- **Literal Register** (Schematic P. 13)—The literal register is loaded from the control memory (ROM). The output signals (CMx) of the command memory feed to the program counter (for addressing) and to the literal register. The literal register output signals (LITx) are available to the TSB. Therefore, when the literal register is loaded from the ROM, via the tristate drivers, the output of the ROM is then available to the TSB. In effect, the literal register is used to transfer 8-bit data from memory to the TSB. The lower four bits load the page address register.

- **Tristate Bus (TSB) Control Logic** (Schematic P. 13)—The microprogram performs data transfers over the TSB by gating data from one of twelve possible sources, then gating the bus contents from the TSB into the desired destination. The signals which gate data onto the bus are generated in the TSB control logic by decoding the lower four bits (CM0-3) of the microprogram instructions. For the twelve TSB control commands, corresponding TSB control signals are generated. Each control signal causes the contents of a source to be gated onto the TSB.

Input commands to the TSB control logic (CM0-3) are held by a register. The signals from the quad D-latch flip-flop register are output as (TSBR0-3). These new signals are now input to two decoders, where they are decoded into the control signal necessary to perform their designated operations.

- **Status Logic** (Schematic P. 16)—The microprogram can set, sense and clear a variety of flags in the eight individual registers to set global conditions to control the microprogram actions. The status is checked by the status bit register (using specified command codes). Status register output signals (STB1-8) are sent to a sense status bit multiplexer for determining the conditions of each status bit checked. The multiplexer outputs the signal (STB COND) upon a favorable compare with the checked status bit. This signals the program that a flag is set.

4.1.5 Keyboard Logic (Schematic P. 17, 19)

The keyboard input data enters the main logic board at terminal J6. Keyboard input bits (KD1-8) are routed to a driver network for output to the TSB. The keyboard operation begins by the signal KEYSTROBE (for alphanumeric characters) which sets flip-flop B15 (schematic P. 17) during clock TS7E time. Gate B14 goes true (with KEYSTROBE and proper command decode) to make both legs of gate A2 true, causing COND KB to be output to the condition jump logic, and setting B15, forcing the Q output on pin 8 of flip-flop B15 to loop back and force the flip-flop reset on the next pulse of clock TS7E. This forces pin 8 low, making the bottom leg of gate A2 false. This causes COND KB to be sensed for only one instruction time.

If bit 8 from keyboard is true, then the key depressed is a function key, and the terminal responds with an SOH, FUN CHAR, and carriage return. If a strobe 2 is detected, the terminal reacts upon the character as a function character (ESC command, CLR SCREEN, LINC insert, etc.).

The keystroke I is input to the mode selector chip, A20 (schematic P. 19). The TSB source decoder, A22 (schematic P. 13) enables keyboard data onto the TSB (TSB=KEY). This keystroke pulse designates that the following character is a function character.

Keyboard data is carried by the TSB to the I/O interface logic for transmission and to the write data register for input into the refresh memory (in half duplex mode) for screen display. In the full duplex mode, keyboard data only is transmitted. Keyboard data will be displayed if it is echoed back from the modem or remote computer.

The keystroke circuit is used for keyboard input.

4.1.6 External Interface Logic (Schematic P. 20-23)

The standard ADM-2 terminal has one serial I/O interface channel installed for external communications with a remote computer or a modem. A second I/O serial data channel is available as an option. Each I/O channel contains a UART (Universal Asynchronous Transmitter/Receiver) chip (shown on schematic P. 20, labeled D1 and D3) to interface between a serial data interface and the parallel ADM-2 control section.

Baud Rate Select (Schematic P. 21)

Baud rates (i.e., transmission rates) are user selectable from 110 to 9600 baud. A switch, in the rear of the unit, selects the desired baud rate (switch settings are described in Section 2 and listed on the upper right side of the schematic). This switch selects the baud rate of the ADM-2 terminal only. A separate setting is required for the selection of the printer option baud rate. On the ADM-2, logic board -13, the printer rate may be selected by switch F2 on the logic board. On the ADM-2, logic board -7, the printer rate may be selected by jumpers. In both cases, printer baud rates are available from 110 to 9600 baud; these printer baud rates may be different from the baud rate set for the ADM-2 terminal.

The baud rate oscillator clocks the baud rate timing chain (made up of the four binary counters) to start the I/O interface operation going. The timing chain will provide a transmit/receive clock (XRCLK) at a frequency selected, by the operator, to the standard UART logic. The timing chain will also provide a printer clock (PTCLK), if the printer option is present, to the second UART logic.

NOTE

ALL BAUD RATES, WITH THE EXCEPTION OF THE 110 BAUD, ALLOW FOR THE SELECTION OF STOP BITS WITH EITHER SWITCHES OR JUMPERS (DEPENDING ON THE BOARD). THE 110 BAUD RATE SELECTION AUTOMATICALLY CHOOSES TWO STOP BITS.

Universal Asynchronous Transmitter/Receiver (UART) (Schematic P. 20)

The UART is a combination transmitter and receiver. The receiver accepts serial ASCII 9, 10, or 11-bit codes from an RS-232-C or 20ma current loop interface and transmits an equivalent 8-bit parallel code to the control section of the ADM-2, via the TSB. The UART also accepts 8-bit parallel words, received from the ADM-2 TSB, and transmits them as serial ASCII strings of data over the RS-232-C or 20ma current loop interfaces. A full data transmission consists of a START bit, followed by seven or eight DATA bits, the PARITY bit (if parity is selected), and one or two STOP bits.

The standard I/O channel UART circuitry is set up to permit data transmission in either direction (i.e., either to or from the ADM-2). The UART chip is enabled by the transmit/receive clock (XMIT/RCV CLK) sent from the timing circuitry. XMIT/RCV CLK is the gated XR clock from the baud rate select logic and is sixteen times the baud rate.

The XMIT/RCV CLK is enabled by clear-to-send (CTS) from the interface. The line is controlled by TRE0 (transmit register empty) and THREE0 (transmit holding register empty). THREE0 goes low when the transmitter holding register receives a load signal.

The next request-to-send (RTS) signal from the interface will reset the XMIT/RCV CLK logic.

When transmitting to the I/O interface, input (TSB1-8) is received by the UART in a parallel format, and serial data is input to the UART chip for processing into a parallel data word which can be accepted by the 40 character buffer logic. The parallel data word from the FIFO is output to the TSB, as bits (TSB1-8). The data is held in this buffer until the microprocessor is ready to service the channel. When the channel is serviced, the bytes are output, in a parallel format (in the same order they were entered).

TSB bit 8 can be enabled or disabled on the main logic board to conform with the word structure being used. Bit 8 is controlled on the -13 logic board by switch D2. On the -7 logic board it must be jumpered from E28 to E27 (always on), E22 (always off), or E20 (Bit=TSB).

At the input side of the UART chip, the user can select the word structure desired. Pins 35, 39, 36, and 38 select Parity/Non-Parity, Even/Odd Parity, One or Two Stop Bits, and Seven/Eight Bit Code, when grounded. On the -7 logic board, a jumper must be placed between the pin and ground for each of the following:

- For Parity E22 to E26 (pin 35)
- Odd Parity E22 to E23 (pin 39)
- One Stop Bit E22 to E25 (pin 36)
- Seven Bit Code E22 to E24 (pin 38)

If the jumpers are not installed as above, the following is selected:

- No Parity (Pin 35 open)
- Even Parity (Pin 39 open)
- Two Stop Bits (Pin 36 open)
- Eight Bit Code (Pin 38 open)

On the -13 logic board (at UART input pin 20) switch C9-5 allows the user to choose whether a request-to-send (RTS) signal will be required with a receive data (RCVDAT0) pulse to pass data onto the UART.

The UART chip in the optional printer I/O channel works the same way as the UART chip in the standard I/O channel. The difference is in the circuitry used to support the UART chip. As the printer can receive but not transmit data, only one-way communication is required. The TSB is connected to the printer channel for loading the UART only. TSB bits (TSB1-8) provide the parallel data word to the UART for processing into a serial bit stream for output to the printer. All eight data bits of the TSB are connected directly to the UART input pins.

Pin 40 of the UART receives a printer clock (PL CLK) enable instead of the transmit/receive clock supplied to the standard channel. All parameter selections at pins 35-39 are the same as previously described.

Figure 4-5 is a block diagram of the Universal Asynchronous Receiver/Transmitter (UART) chip. Table 4-1 lists the specifications of the UART chip.

RS-232-C Interface (Schematic P. 22)

Data is sent to the outside world via an RS-232-C interface. This interface is standard on the ADM-2. An optional 20ma current loop interface may be used instead of the RS-232-C type. The type of interface is selected using a switch on the rear of the unit (for RS-232-C, the switch is positioned on the EIA side. For current loop interface, the switch is positioned on the CL side).

The RS-232-C is a simple driver circuit connecting to a remote computer or modem. Terminal J1 outputs data on pin 2 (BA). Pin 4 (CA) transmits the request-to-send signal, pin 5 (CB) receives the clear-to-send signal, and pin 3 (BB) receives data.




Figure 4-5. ADM-2 Asynchronous Receiver/Transmitter (UART) Block Diagram

An optional auxiliary RS-232-C interface may be added to the existing interface for additional output capabilities. The data sent to the extended interface is received via J2 pin 2. As shown on schematic page 22, the data received from the computer is transferred on to the extension port via pin 3.

20ma Current Loop Interface (Schematic P. 22)

The optional current loop interface is selected by a switch, on the rear of the ADM-2, in the CL position. The current loop interface employs an optical coupler to transfer the TTL data to its amplifier, through the diode output network to the current loop. The optical coupler completely isolates the

current loop transmitter from the ADM-2. One leg of the current loop may be tied through a resistor to +20V DC to create a current source.

On the -13 main logic board, switch C9-1 closed gives the user the ability to inhibit RTS(CA) until CTS(CB) equals one. Switch C9-2 closed enables the user to inhibit RTS(CA) until RCVD Line Signal Detector (CF) equals one.

Switch C9-3, when closed, selects the use of the keyboard BREAK signal.

On the -7 main logic board, the same selection process as above is obtained by jumpering the CTS0, RLS0, and BRK signals.

Table 4-1. UART Specifications

PIN NUMBER	NAME	SYMBOL	FUNCTION
1	V _{SS} POWER SUPPLY	V _{SS}	+5 volts Supply
2	V _{GG} POWER SUPPLY	V _{GG}	-12 volts Supply
3	V _{DD} POWER SUPPLY	V _{DD}	Ground
4	RECEIVER REGISTER DISCONNECT	RRD	A high-level input voltage, V _{IH} applied to this line disconnects the RECEIVER HOLDING REGISTER outputs from the RR ₈ -RR ₁ data outputs (pins 5-12).
5-12	RECEIVER HOLDING REGISTER DATA	RR ₈ -RR ₁	The contents of the RECEIVER HOLDING REGISTER appear on these lines in parallel if a low-level input voltage, V _{IL} , is applied to RRD. Program control selection of a word length less than eight (8) bits will cause the most significant bits of the character to be forced to a low-level output voltage, V _{OL} . The character will be right justified. RR ₁ (pin 12) is the least significant bit of the character.
13	PARITY ERROR	PE	The status of the parity verification circuit appears on this line, if a low-level input voltage, V _{IL} , is applied to the STATUS FLAGS DISCONNECT (pin 16) control line. Wired OR capability is provided on this line, allowing PE lines from other arrays to be OR tied. A high level output voltage, V _{OH} , on this line (under the conditions above) indicates a PARITY ERROR in the received parity bit as programmed by the EVEN PARITY ENABLE control line (pin 39). The status is updated each time a character is transferred from the RECEIVER REGISTER to the RECEIVER HOLDING REGISTER.
14	FRAMING ERROR	FE	The status of the STOP bit detection circuit appears on this line if a low-level input voltage, V _{IL} , is applied to the STATUS FLAG DISCONNECT (pin 16) control line. Wired OR capability is provided on this line, allowing FE lines from other arrays to be OR tied. A high-level output voltage, V _{OH} , indicates that the received character has no valid STOP bit, i.e., the bit following the parity bit is not a high-level input voltage, V _{IH} .

Table 4-1. UART Specifications (Continued)

PIN NUMBER	NAME	SYMBOL	FUNCTION
15	OVERRUN ERROR	OE	The status of the DATA RECEIVED circuit appears on this line of a low-level input voltage, V_{IL} , is applied to the STATUS FLAG DISCONNECT (pin 16) control line. Wired OR capability is provided on this line, allowing OE lines from other arrays to be OR tied. A high level output voltage, V_{OH} , indicates that the previously received character was not read (DR line not reset) before the present character was transferred to the RECEIVER HOLDING REGISTER.
16	STATUS FLAGS DISCONNECT	SFD	A high-level input voltage, V_{IH} , applied to this pin disconnects the PE, FE, OE, DR, and THRE circuit outputs.
17	RECEIVER REGISTER CLOCK	RRC	This clock is sixteen (16) times faster than the desired receiver shift rate.
18	DATA RECEIVED RESET	DRR	A low-level input voltage, V_{IL} , applied to this line resets the DR line.
19	DATA RECEIVED	DR	A high level output voltage, V_{OH} , indicates that an entire character has been received and transferred to the RECEIVER HOLDING REGISTER.
20	RECEIVER INPUT	RI	Serial input data received on this line enters the RECEIVER REGISTER at a point determined by the character length, parity, and the number of stop bits. A high-level input voltage, V_{IH} , must be present when data is not being received.
21	MASTER RESET	MR	This line is strobed to a high-level input voltage, V_{IH} , to clear the logic after power turn-on. It resets all registers and sets the serial output line to a high-level output voltage, V_{OH} .
22	TRANSMITTER HOLDING REGISTER EMPTY	THRE	A high-level output voltage, V_{OH} , on this line indicates the TRANSMITTER HOLDING REGISTER has transferred its contents to the TRANSMITTER REGISTER and may be loaded with a new character.

Table 4-1. UART Specifications (Continued)

PIN NUMBER	NAME	SYMBOL	FUNCTION
23	TRANSMITTER HOLDING REGISTER LOAD	THRL	<p>A low-level input voltage, V_{IL}, applied to this line enters a character into the TRANSMITTER HOLDING REGISTER. A transition from a low-level input voltage, V_{IL}, to a high level input voltage, V_{IH}, transfers the character into the TRANSMITTER REGISTER if it is not in the process of transmitting a character. If a character is being transmitted, the transfer is delayed until its transmission is completed. Upon completion, the new character is transferred simultaneously with the initiation of the serial transmission of the new character.</p>
24	TRANSMITTER REGISTER EMPTY	TRE	<p>A high-level output voltage, V_{OH}, on this line indicates that the TRANSMITTER REGISTER has completed serial transmission of a full character including STOP bit(s). It remains at this level until the start of transmission of the next character.</p>
25	TRANSMITTER REGISTER OUTPUT	TRO	<p>The contents of the TRANSMITTER REGISTER (START bit DATA bits, PARITY bit, and STOP bit), are serially shifted out on this line. This line will remain at a high level output voltage, V_{OH}, when no data is being transmitted. A start of transmission is defined as the transition from a high-level output voltage, V_{OH}, to a low-level output voltage, V_{OL}, of the start bit.</p>
26-33	TRANSMITTER REGISTER DATA INPUTS	TR_1 - TR_8	<p>Parallel 8-bit characters are input on these lines into the TRANSMITTER HOLDING REGISTER with THRL strobe. If a character of less than eight bits has been selected (by WLS_1 and WLS_2), the least significant bits only are accepted. The character is right justified into the least significant bit. A high-level input voltage, V_{IH}, will cause a high-level output voltage, V_{OH}, to be transmitted.</p>

Table 4-1. UART Specifications (Continued)

PIN NUMBER	NAME	SYMBOL	FUNCTION															
34	CONTROL REGISTER LOAD	CRL	A high-level input voltage, V_{IH} , on the line loads the CONTROL REGISTER with the control bits (WLS ₁ , WLS ₂ , EPE, PI, SBS). This line may be strobed or hard-wired to a high-level input voltage, V_{IH} .															
35	PARITY INHIBIT	PI	A high-level input voltage, V_{IH} , on this line inhibits the parity generation and verification circuits. The STOP bit(s) will immediately follow the last data bit on transmission if parity is inhibited. A low-level input voltage, V_{IL} , enables the parity generation and verification circuits. PI will, when a high-level input voltage, V_{IH} , is applied, also clamp the PE line (pin 13) to a low-level output voltage, V_{OL} .															
36	STOP BIT(S) SELECT	SBS	This line selects the number of STOP bits generated after the PARITY bit during transmission. A high-level input voltage, V_{IH} , on this line selects two STOP bits, and a low-level input voltage, V_{IL} , selects a single STOP bit.															
37-38	WORD LENGTH SELECT	WLS ₂ - WLS ₁	<p>These two lines select the character length to be 5, 6, 7 or 8 bits.</p> <table border="1"> <thead> <tr> <th>WLS₂</th> <th>WLS₁</th> <th>WORD LENGTH</th> </tr> </thead> <tbody> <tr> <td>V_{IL}</td> <td>V_{IL}</td> <td>5 bits</td> </tr> <tr> <td>V_{IL}</td> <td>V_{IH}</td> <td>6 bits</td> </tr> <tr> <td>V_{IH}</td> <td>V_{IL}</td> <td>7 bits</td> </tr> <tr> <td>V_{IH}</td> <td>V_{IH}</td> <td>8 bits</td> </tr> </tbody> </table>	WLS ₂	WLS ₁	WORD LENGTH	V_{IL}	V_{IL}	5 bits	V_{IL}	V_{IH}	6 bits	V_{IH}	V_{IL}	7 bits	V_{IH}	V_{IH}	8 bits
WLS ₂	WLS ₁	WORD LENGTH																
V_{IL}	V_{IL}	5 bits																
V_{IL}	V_{IH}	6 bits																
V_{IH}	V_{IL}	7 bits																
V_{IH}	V_{IH}	8 bits																
39	EVEN PARITY ENABLE	EPE	This line selects either even or odd PARITY to be generated by the transmitter and checked by the receiver. A high-level input voltage, V_{IH} , selects even PARITY and a low-level input voltage, V_{IL} , selects odd PARITY.															
40	TRANSMITTER REGISTER CLOCK	TRC	This CLOCK is sixteen (16) times faster than the desired transmitter shift rate.															

4.1.7 Video Logic (Schematic P. 5, 6, 7, 11, 12, 19)

The video logic section of the main logic board includes all circuitry necessary to generate and transfer video information for monitor display. Video data and timing consist of:

- Horizontal and vertical timing for the CRT
- Video data to be displayed
- RAM output data
- Cursor display
- Protected field data

Figure 4-6 is a block diagram of the video logic section.

As shown on schematic page 5, the RAM output data (PRDx) is stacked in two 4-bit by 80-character shift registers (designated M11 and L11 on the schematic). RAM data is accessed one 80-character line at a time and sent to the shift register in 8-bit words.

Memory addressing of the RAM during display operations is controlled by (CPC2,4 and CLC1,2,4,8,16) from the timing (counter) circuit. The characters in the shift register are shifted out one at a time as (SRx) to a character buffer and then to the character generator (character buffer and character generator are located on schematic P. 6). This serial shift-out operation occurs after the video logic initiates a horizontal raster scan (via CHC).

The lower five bits of the character generator are input directly to the video shift register (designated M7 in the schematic). Bits 1-7 are decoded to determine if a NULL code is required.

Gate (M5) inputs the results of the decoding into the character video shift register. The video shift register serializes the video data and gates it through a video driver network, which transmits the data to the monitor. The driver network decodes the condition of bit 8 of the character buffer (determined by flip-flop L6) to determine protect status. If a character is protected (bit 8 true), the video driver network outputs a slightly lower voltage level to the monitor, causing a reduced intensity.

The character generator produces the displayable video pulses which comprise the 5 by 7 inch dot matrix, illustrated in Section 1, Figure 1-2. For each line displayed, the character generator must receive all 80 characters seven times. It must generate seven lines of video pulses, one for each raster sweep. The raster count lines (CHC1,2,4,8) inform the character generator which sweep is currently taking place.

The character generator repeats the above operation 24 times (once for each screen line), inserting the necessary blanked raster lines for vertical interline spacing. The entire screen is refreshed at a 60 Hz rate.

Cursor Display (Schematic P. 6, 7, 11, 12)

The cursor logic includes position, tracking, and generation of the cursor on the CRT. Figure 4-7 illustrates, in block diagram form, the cursor logic on the main logic board.

The cursor is generated, positioned, and tracked by the MACC and MACR, MAC and CPR logic (schematic P. 11, 12). The indicator register receives cursor position data from the RAM via the TSB. Indicator register output bits (INDx) are sent to the indicator multiplexer, an eight-to-one device. The output signal of this multiplexer (INDICATOR VIDEO) is the actual video generator to the CRT. The signal is applied to the video driver logic (schematic P. 6) for transmission to the monitor.

The cursor position, as contained in the MACR and MACC control comparator logic (schematic P. 11) J21, J22, H20, is compared with the display address lines (CLCx and CPCx). When the display scan reaches the cursor position, the two addresses will be equal. A cursor video gate is generated (CURSOR). The CURSOR signal is applied to the video driver logic (P. 6) and sent to the monitor. The MACC and MACR condition circuit (P. 11, upper left) tracks the cursor continually and outputs a signal when the cursor is either at the end of page (bottom) or end of line (80th position). The signal out of this circuit (MAC COND) is applied to the condition input circuit (P. 8). The condition input circuit is used to control the program counter. The program counter, with the condition output signal (generated by the multiplexer designated E23), will access command memory (ROM), causing a new page to begin on the screen via a command from the microprogram.




Figure 4-6. Video Logic Block Diagram




Figure 4-7. Cursor Logic Block Diagram

The memory address control logic (P. 11, middle) decodes the commands from the microprocessor directing the MAC and CPR counters (P. 12) to either load data or count up or down. The output signals from the control circuit (MACRLOD, MACRUP1, MACRDN1, MACCLOD, MACCUPC, MACCDNC) are applied to the input pins (4, 5, 11) of the up/down counters (H21, H22) on page 12.

The H21 counter circuit determines in what row the cursor is positioned and feeds this data to a compare circuit to determine whether the cursor is on the same row as it was when loaded. The H22 circuit feeds character position holding counters, which keep track of where the cursor is now and where it was first loaded. When the (MACR=CPRR) compare is made, the program terminates the transmission.

Monitor Drive Logic (Schematic P. 19)

The monitor driver circuit provides horizontal and vertical deflection signals to the CRT. The character position counter (CPC) clocks the J12 flip-flop and provides position information on terminal J4, pin 8 to the monitor. At column 80, a CPC pulse is gated to the character line counter. When CHC=9 and CLC=23, the vertical drive circuit counter is enabled. Vertical drive (V DRIVE) information is output to the monitor from J4, pin 9.

Blink and Blank Fields (Schematic P. 6, 7)

The video logic contains circuitry to produce a blinking field of data. The blink clock (produced by a one-shot counter) is gated with bit 6 of the character generator word (bit 6=true) to the indicator video multiplexer to produce a field blinking rate of four images per second. The blink clock is also applied as input pulses to a selection circuit (P. 6) for determining blink/blank.

The blank field operation is used for security purposes. The operator may designate particular fields in the character memory (RAM) to be non-display fields. The video indicator multiplexer decodes inputs to the character generator to determine if the blank field status should be set. The blank bit is applied to the same selection circuit as the blink bit for determining its condition before it is input to the video shift register.

Flip-flop K4 (P. 6) sets the save blink field (SAVBLKFLD) and save blank field (SAVSUPFLD). Flip-flop K5 (P. 6) sets the set blink field (BLKFLD) and set blank (suppress) field (SUPFLD) status.

4.1.8 Data Memory Address Logic (Schematic P. 3)

The memory address register (MACC and MACR on P. 12) is used to keep track of read and write memory data locations. The register outputs are sent to the data memory address logic (2:1 data selectors). The memory address register output signals (MACC1-7 and MACR1-5) are paired with character line and position counter signals to generate line and position coordinates for the display data. These coordinates are fed to another data selector circuit, which generates the proper RAM address.

4.1.9 Protect Mode Logic (Schematic P. 19)

The protect mode status bit is used as a global condition by the program to disable the overwriting of any characters in the RAM for which the write protect bit (bit 8) is set.

Flip-flop B13 is set, identifying the protect mode, when the input gate (C13) decodes the set protect mode command from the microprogram. The output signal (PROTMODE) is input to the operational mode multiplexer, which transmits the protect mode condition on the COND B output to the control logic. All data subsequently written into the RAM is checked to determine if bit 8 (write protect bit) is set.

With protect mode initiated, all characters with their write protect bit set are protected against overwriting. Multiplexer input gate (C14) detects protected characters upon input to the multiplexer. Output (COND B) informs the control logic that a character is protected.

4.1.10 Program Counter Logic (Schematic P. 8)

The program counter performs the same function in the ADM-2 as in any other system. The counter addresses command memory locations (ROM addresses) in sequential order, unless a jump condition exists; then it accesses the specified location set forth in the program. The counter is controlled by program counter control logic and by the condition input logic.

The program counter is a three stage binary counter (designated F25, F26, and F24 which is the page register, in the schematic). It is loaded from ROM output bits (CM0-7) and literal register output bits (LIT1-4). The program counter accesses ROM locations via 12 output lines (CMA0-11), which are also input to the command memory address register. The two most significant bits (CMA10, 11) enable the ROM chips.

The program counter control logic inhibits the program counter during memory busy and specified microprogram command operations (i.e., two-cycle instructions). A decoding circuit is used to detect the presence of an inhibiting command and output a counter inhibit signal (ENPC) which is applied to pin 10 of the program counter. The counter is disabled until a new enable signal is input or the logic is reset (in the case of a two-cycle instruction).

The condition input logic controls the program counter during jump conditions and special status conditions, which require program counter operations. An example of this type of operation occurs when the cursor is at position 80 on the last line of the screen. When an overflow occurs, the ROM must output a new instruction either starting a new screen page or terminating the operation.

4.1.11 Reset Logic (Schematic P. 17)

The ADM-2 has an automatic reset function for power-up operation. A keyboard or external reset may also be performed and produces the same reset signal as the power-up reset. The power-up reset (KRESETL) is provided by the one-shot (H3) pulsing gate J3.

4.1.12 Beeper Logic (Schematic P. 17)

The beeper logic produces an audible tone upon "power up" or receipt of a bell code. The signal that drives the speaker (CLC1) is the character line counter. (CLC1) is enabled to the speaker during one-shot operation (the only time the gate F3 is true).

4.1.13 Optional Timeout Logic (Schematic P. 17)

An optional timer is available for command decoding and noting a status condition. The output (COND TIME) signal is applied to the condition input logic. This option is useful for preventing a system "hang-up" and controlling the program counter when a timeout occurs.

4.1.14 Polling Option Logic (Schematic P. 17)

The polling option logic includes a switch bank, a set of drivers, and a margin register that connect to the TSB. The logic stores the address set by the switches. Up to 96 terminal addresses may be selected by the A6 switch bank. When the TSB is equal to the address selected by the switches, the logic is enabled and the terminal is in the polling network. Two extra pages of control memory are required to utilize this option.

Closing the switch produces a logic "0" for the associated bit. An open switch produces a logic "1" for the associated bit.

4.1.15 Printer Interface Option (Schematic P. 23)

The printer interface option decodes the printer commands from the program at gate C13 and issues a request-to-send (RTS) signal to the printer. The user must choose the RTS connection to the J3 terminal at installation. On the -13 logic board, the switches at A18 are used to select output pins 6 and/or 8 on J3. Switch 3 selects a loop back option, causing the RTS signal to automatically generate a clear-to-send (CTS) signal. If switch 3 is opened, the printer must send a CTS signal to the terminal. Switch 4 completes the loop back circuit.

On the -7 logic board, the same options are provided for with the use of jumpers.

J3 pin 2 and pin 3 are transmit and receive signals (respectively). They are sent to the I/O interface for input to the UART logic.

4.2 MONITOR LOGIC

4.2.1 Video Amplifier

The video amplifier consists of Q101 and its associated circuitry.

The incoming video signal is applied to the monitor through the contrast control through R109 to the base of transistor Q101.

Transistor Q101 and its components comprise the video output driver, with a gain of about 17. Q104, operating as a class B amplifier, remains cut off until a DC-coupled, positive-going signal arrives at its base and turns on the transistor. R111 adds series feedback, which makes the terminal-to-terminal voltage gain relatively independent of transistor variations as well as stabilizes the device against voltage and current changes caused by ambient temperature variations.

The negative-going signal at the collector of Q101 is DC-coupled to the cathode of the CRT. The class B biasing of the video driver allows a larger video output signal to modulate the CRT's cathode, resulting in a maximum available contrast ratio.

The overall brightness at the screen of the CRT is determined by the negative potential at the grid and is varied by the brightness control.

4.2.2 Vertical Deflection

Transistor Q102 is a programmable unijunction transistor and, together with its external circuitry, forms a relaxation oscillator operating at the vertical rate. Resistor R115, variable resistor R116, and capacitors C105 and C106 form an RC network providing proper timing.

When power is applied, C105 and C106 charge exponentially through R115 and R116 until the voltage at the junction of R116 and C105 equals the anode "A" firing voltage. At this time, one of the unijunction's diodes that is connected between the anode and anode gate "G" becomes forward biased, allowing the capacitors to discharge through another diode junction between the anode gate and the cathode "K" and on through R120.

R117 and R118 control the voltage at which the diode (anode-to-anode gate) becomes forward biased. This feature "programs" the firing of Q102 and prevents the unijunction from controlling this parameter. Therefore, the changing of firing points from one device to another, together with the temperature dependency of this parameter, is no longer the problem it was with conventional unijunction transistors.

The vertical oscillator is synchronized externally to the vertical interval from the vertical drive pulse at R113. At the time of the vertical interval, an external negative pulse is applied through R113, C104, and CR101 to the gate of Q102, causing the firing level of the unijunction to decrease.

The sawtooth voltage at the anode of Q102 is directly coupled to the base of Q103. Q103 is a driver amplifier and has two transistors wired as a Darlington pair. Their input and output leads exit as a three-terminal device. This device exhibits a high input impedance to Q102, and thereby maintains excellent impedance isolation between Q102 and Q104.

The output waveform from the unijunction oscillator is not suitable, as yet, to produce a satisfactory vertical sweep. Such a waveform would produce severe stretching at the top of the picture and compression at the bottom. C105 and C106 modify the output waveform to produce satisfactory linearity. The sawtooth waveform output at Q103 is coupled through R122, the vertical linearity control R121, and on to C106, where the waveform is shaped into a parabola. This parabolic waveform is then added to the oscillator's waveform and changes its slope. Slope change rate is determined by the position of the variable resistor R121.

Q103 supplies base current through R123 and R124 to the vertical output transistor, Q104. Height control R124 varies the amplitude of the sawtooth voltage present at the base of Q104 and, therefore, varies the size of the vertical raster on the CRT.

The vertical output stage, Q104, uses a power type transistor which operates as a class A amplifier. No output transformer is required, since the output impedance of the transistor permits a proper impedance match with the yoke connected directly to the collector. C107 is a DC-blocking capacitor which allows only AC voltages to produce yoke current. L1 is a relatively high impedance compared to the yoke inductance. During retrace time, a large positive pulse is developed by L1 which reverses the current through the yoke and moves the beam from the bottom of the screen to the top. Resistor R126 prevents oscillations by providing damping across the vertical deflection coils.

4.2.3 Horizontal Deflection

To obtain a signal appropriate for driving Q106, the horizontal output transistor, a driver stage consisting of Q105 and T101, is used. The circuitry associated with Q105 and Q106 has been designed to optimize the efficiency and reliability of the horizontal deflection circuits.

A positive going pulse is coupled through R127 to the base of Q105. The amplitude and duty cycle of this waveform must be as indicated in the electrical specifications (refer to Section 1.3) for proper circuit operation.

The driver stage is either cut off or driven into saturation by the base signal. The output signal appears as a rectangular waveform and is transformer-coupled to the base of the horizontal output stage. The polarity of the voltage at the secondary of the driver transformer is chosen such that Q106 is cut off when Q105 conducts and vice versa.

During conduction of the driver transistor, energy is stored in the coupling transformer. The voltage at the secondary is then positive and keeps Q106 cut off. As soon as the primary current of T101 is interrupted due to the base signal driving Q105 into cutoff, the secondary voltage changes polarity. Q106 starts conducting, and its base current flows. This gradually decreases at a rate determined by the transformer inductance and circuit resistance.

The horizontal output stage has four main functions:

- to supply the yoke with the correct horizontal scanning currents,
- to develop a "C" VDC supply voltage for use with the CRT,
- to develop a "B" VDC supply voltage for the video output stage, and
- to develop a "D" VDC for the CRT bias.

Q106 acts as a switch which is turned on or off by the rectangular waveform on the base. When Q106 is turned on, the supply voltage plus the charge on C113 causes yoke current to increase in a linear manner and moves the beam from near the center of the screen to the right side. At this time, the transistor is turned off by a positive voltage on its base, which causes the output circuit to oscillate. A high reactive voltage in the form of a half cycle

negative voltage pulse is developed by the yoke's inductance and the primary of T2. The peak magnetic energy which was stored in the yoke during scan time is then transferred to C109 and the yoke's distributed capacity. During this cycle, the beam is returned to the center of the screen.

The distributed capacity now discharges into the yoke and induces a current in a direction opposite to the current of the previous part of the cycle. The magnetic field thus created around the yoke moves the scanning beam to the left of the screen.

After slightly more than half a cycle, the voltage across C109 biases the damper diode CR103 into conduction and prevents the flyback pulse from oscillating. The magnetic energy that was stored in the yoke from the discharge of the distributed capacity is released to provide sweep for the first half of the scan and to charge C113 through the rectifying action of the damper diode. The beam is then at the center of the screen. The cycle will repeat as soon as the base voltage of Q106 becomes negative.

C113, in series with the yoke, also serves to block DC currents through the yoke and to provide "S" shaping of the current waveform. "S" shaping compensates for stretching at the left and right sides of the picture tube because the curvature of the CRT face and the deflected beam do not describe the same arc.

L101 is an adjustable width control placed in series with the horizontal deflection coils. The variable inductive reactance allows a greater or lesser amount of the deflection current to flow through the horizontal yoke and, therefore, varies the width of the horizontal scan.

The negative flyback pulse developed during horizontal retrace time is rectified by CR104 and filtered by C110. This produces approximately "D" VDC which is coupled through the brightness control to the cathode of the CRT (V1).

This same pulse is transformer-coupled to the secondary of transformer T2 where it is rectified by CR2, CR106, and CR105 to produce rectified voltages of approximately 12KV (9 and 12 inches) or 9KV (5 inches), "C" VDC, and "B" VDC, respectively. 12KV or 9KV is the anode voltage for the CRT, and "C" VDC serves as the source voltage for grids No. 2 and 4 (focus grid) of the CRT. The "B" VDC potential is the supply voltage for the video output amplifier, Q101.

4.2.4 Low Voltage Regulated Supply

The monitor uses a series-pass, low voltage regulator designed to maintain a constant DC output for changes in input voltage, load impedance and temperature. Also included is a current limiting circuit designed to protect transistors connected to the "A" VDC output of the regulated supply from accidental output short circuits and load malfunctions.

The low voltage regulator consists of Q201, Q202, Q1, VR201, and their components. Q203 and its circuitry control the current limiting feature.

The 120 VAC primary voltage (220/240 V, optional) is stepped down at the secondary of T1 where it is rectified by a full wave bridge rectifier CR1. Capacitor C1 is used as a filter capacitor to smooth the rectified output of CR1. Transistor Q1 is used as a series regulator to drop the rectified voltage to "A" VDC and to provide a low output impedance and good regulation. Resistor network R207, R208 and R209 is used to divide down the "A" VDC voltage to approximately +6 VDC and apply this potential to the base of Q202. A reference voltage from zener diode VR201 is applied to the emitter of Q202. If the voltages applied to the base and emitter of Q202 are not in the proper relationship, an error current is generated through Q202. This error current develops a voltage across R202 which is applied to the base of emitter follower Q201 and then applied to the base of Q1 to bring the output voltage back to its proper level. R201 and C201 provide additional filtering of the rectified DC voltage.

Operation of this regulator may be better understood by assuming that a certain operation condition has caused the output voltage to increase above normal. This positive increase of voltage is transferred to the base of Q202 where it is compared to the zener voltage of VR201. The increase of forward bias of Q202 causes the collector voltage to drop as a result of the increased collector current through R202. This voltage is directly coupled to the base of Q1 through Q201, where it causes Q1 to conduct less and brings the regulated voltage back to its proper state.

The short circuit protection or current limiting action can be explained as follows: Assume the "A" VDC bus becomes shorted to ground. This reduced output voltage is sensed by the base of Q202, turning that transistor off because of the reverse bias across its emitter and base junction. Simultaneously, the increased current through R204 increases the forward voltage drop across the base and emitter junction of Q203 and turns it on. Prior to the short circuit condition, Q203 was cut off. The increased collector current through R202 decreases the collector voltage of Q203, which is detected by the base of Q201 and direct-coupled to the base of Q1, causing that conductor to conduct less. This closed loop operation maintains the current available to any transistor connected to the "A" VDC bus at a safe level during a short circuit condition. Circuit breakers and fuses are often used for this purpose. However, in the majority of cases these devices are not fast enough to protect transistors.

SECTION FIVE OPERATOR CONTROLS & KEYBOARD

This section describes the controls, indicators, switches and keyboard used to operate the ADM-2 Interactive Display Terminal.

5.1 ADM-2 BACK PANEL CONTROLS

(These controls are shown in Figure 5-1.)



Figure 5-1. ADM-2 Back Panel View

5.1.1 Power ON/OFF Switch

The Power ON/OFF switch is located on the top right side of the back panel. This switch controls all power to the ADM-2. Placing the switch in the ON position will reset all ADM-2 circuitry, position the cursor at "HOME," and clear the display memory to unprotected space codes.

5.1.2 Mode Selector Switch

The Mode Selector Switch is located on the bottom left side of the back panel. The Mode Selector Switch is a three-position switch that selects full (F), or half (H) duplex conversational modes of operation or, in the middle position (B), selects the block transmission mode.

5.1.3 EIA Switch

This switch, located on the bottom right of the back panel, selects either the RS-232-C or current loop interface mode for communications.

5.1.4 Baud Rate Switch

This switch, located on the bottom right side of the back panel, selects the baud rate to be used. This is an eight-position thumb switch (0-7); switch settings and their corresponding baud rates are:

BAUD RATE	SETTING
110	7
105	6
300	5
600	4
1200	3
2400	2
4800	1
9600	0

5.1.5 Contrast Adjustment

This control sets the brightness of the displayed characters in relation to the display background. The contrast control should be adjusted after adjusting the brightness control.

5.1.6 Brightness Adjustment

The brightness adjustment, located on the bottom extreme right of the back panel, controls CRT brightness. It should be adjusted to the point at which characters are easily visible on the display (white characters and a black background).

The brightness control should be adjusted so that the white raster is just barely extinguished from the screen.

5.2 KEYBOARD

The ADM-2 terminal keyboard contains 118 keys (refer to Figure 1-3). The keyboard can be detached and located up to five feet from the display unit. The keyboard is designed with key rollover protection (i.e., if a key is depressed before a previously depressed key is released, the second key code cannot be transmitted until release of the first key).

The keyboard contains the following functional keys:

- Upper case
- Numeric
- Special characters
- Special characters with shift
- Special characters with CTRL or Shift/CTRL
- Special function keys.

An optional keyboard able to generate lower case letters may be installed. Keyboard operations are depicted in Table 5-1.

5.2.1 Data Keys

Depression of a data key will produce an ASCII 7-bit binary code which can be either stored in memory, displayed, or/and transmitted to the data interface.

There are 96 ASCII character codes that can be stored or displayed with the standard keyboard. Table 5-2 lists the available 96 ASCII binary codes and the keys that produce them.

Each depression of a data key produces a unique machine code that corresponds to the symbol on the keyboard. When two characters are shown on one key, the upper symbol is produced in the shift mode. The lower symbol is produced by depressing the key alone. Data keys do not repeat if held down like some of the special function keys.

The ADM-2 keyboard can be enabled and disabled locally using the following sequence of keystrokes, or remotely by computer control using ASCII codes:

ESC # disables all keyboard functions except RESET

ESC " enables the keyboard and restores keyboard control.

Since the ESC # sequence may be accidentally initiated manually, the keyboard is protected and may need to be unlocked by depressing the RESET key.

5.2.2 Shift Lock Key

This key locks the shift function for continuous use; data keys produce the code for the top symbol indicated on the key. The shift lock key has no effect on the special functions: PRINT, SEND, CLEAR, EDIT, or TAB keys. The shift lock is cleared by operation of either shift key.

5.2.3 Special Function Keys

The ADM-2 terminal has sixteen special function keys. These keys allow the operator to give concise three-code responses to frequently used inquiries or to direct the computer to access special programs or subroutines. The special function keys are identified as F1 through F16 at the top of the keyboard (refer to Figure 1-3). Table 5-3 depicts the special function keys with their transmitted codes.

5.2.4 Control Keys

The keyboard provides a number of control keys which are used for cursor, terminal, and data transmission operations. These keys and their uses are depicted in Table 5-1.

5.2.5 Status Keys

The keyboard provides the ADM-2 with a local method to set or clear status conditions. The eight indicators, on the right side of the display, show the current status conditions. Table 5-4 depicts the status conditions and the key or keys utilized to set or clear the status condition.

Table 5-1. ADM-2 Keyboard Operations

OPERATION		KEYS USED
CHARACTER DISPLAY		
1. Alphabetic Upper Case		A to Z
2. Alphabetic Lower Case (Optional with SHIFT)		a to z
3. Numeric		0 to 9 Main Keyboard or Numeric
4. Special Characters		: _ @ - [] ; ^ \ , . /
5. Special Characters with SHIFT		! " # \$ % & ' () * = ` { } + ~ ! < > ?
6. Special Characters with CTRL or CTRL/SHIFT		See below
	ASCII CODE	DISPLAYED CHARACTER
	NULL	
	SOH	A
	STX	◀
	ETX	▶
	EOT	D
	ENQ	E
	ACK	F
	BEEP	Q
	BS	←
	HT	•
	LF	↓
	VT	↑
	FF	→
	CR	◻
	SO	⋈
	SI	⋈
	DLE	0
	DC1	1
	DC2	2
	DC3	3
	DC4	4
	NAK	U
	SYN	V
	ETB	W
	CAN	X
	EM	Y
	SUB	Z
	ESC	E
	FS	\
	GS	
	RS	↵
	US	↵
		KEYS USED
		CTRL/A
		SHIFT/SOM-EOM, CTRL/B
		SOM-EOM, CTRL/C
		CTRL/D
		CTRL/E
		CTRL/F
		CTRL/G
		←, CTRL/H
		TAB, CTRL/I
		LF, ↓, CTRL/J
		↑, CTRL/K
		→, CTRL/L
		RETURN, CR, CTRL/M
		CTRL/N
		CTRL/O
		CTRL/P
		CTRL/Q
		CTRL/R
		CTRL/S
		CTRL/T
		CTRL/U
		CTRL/V
		CTRL/W
		CTRL/X
		CTRL/Y
		CTRL/Z
		ESC, CTRL/[
		CTRL/
		CTRL/]
		HOME
		NEW LINE

Table 5-1. ADM-2 Keyboard Operations (Continued)

OPERATION	KEYS USED
7. No Display (ASCII SP)	SPACE
8. Protect Displayed Characters	PROT MODE, WRITE PROT
CURSOR CONTROL	
1. Cursor HOME	HOME
2. Position in Line	
a. Left margin of Same Line	RETURN, CR
b. Same Column of Next Line	LF
c. Left Margin of Next Line	NEW LINE
3. Position New Field	TAB SET, TAB, BACKTAB
4. Increment	↑
Down	↓
Left	←
Right	→
TERMINAL CONTROL	
1. Reset	RESET
2. Break	BREAK
3. Clear Screen or Foreground to:	
a. Spaces	CLEAR SP
b. Null Codes	CLEAR NUL
4. Audible Tone	CTRL/G
5. Display Extended Memory Control (Optional)	PAGE FWD, PAGE BACK
DATA TRANSMISSION CONTROL	
1. Transmission Mode	BLOCK MODE, CONV MODE
2. Transmission Initiation (Block Mode)	SEND LINE, SEND MESSAGE, SEND PAGE
3. Send to Printer	PRINT
4. Transmitted Text Delimiters	SOM - EOM
5. Special Functions	F1 to F16

Table 5-2. ASCII Codes with Associated Keys

KEY	LEGEND	UNSHIFTED		SHIFT		CTRL		CTRL SHIFT	
		1st	2nd	1st	2nd	1st	2nd	1st	2nd
1	F1	DC1	40	DC1	60	DC1	40	DC1	60
2	F2	DC1	41	DC1	61	DC1	41	DC1	61
3	F3	DC1	42	DC1	62	DC1	42	DC1	62
4	F4	DC1	43	DC1	63	DC1	43	DC1	63
5	F5	DC1	44	DC1	64	DC1	44	DC1	64
6	F6	DC1	45	DC1	65	DC1	45	DC1	65
7	F7	DC1	46	DC1	66	DC1	46	DC1	66
8	F8	DC1	47	DC1	67	DC1	47	DC1	67
9	F9	DC1	48	DC1	68	DC1	48	DC1	68
10	F10	DC1	49	DC1	69	DC1	49	DC1	69
11	F11	DC1	4A	DC1	6A	DC1	4A	DC1	6A
12	F12	DC1	4B	DC1	6B	DC1	4B	DC1	6B
13	F13	DC1	4C	DC1	6C	DC1	4C	DC1	6C
14	F14	DC1	4D	DC1	6D	DC1	4D	DC1	6D
15	F15	DC1	4E	DC1	6E	DC1	4E	DC1	6E
16	F16	DC1	4F	DC1	6F	DC1	4F	DC1	6F
17	SEND PAGE	ESC	35	ESC	37	ESC	35	ESC	37
18	SEND LINE	ESC	34	ESC	36	ESC	34	ESC	36
19	SEND MESSAGE	ESC	53	ESC	73	ESC	53	ESC	73
20	PRINT	ESC	50	ESC	70	ESC	50	ESC	70
21	CLEAR SPACES	ESC	3B	ESC	2B	ESC	3B	ESC	2B
22	CLEAR NUL	ESC	3A	ESC	2A	ESC	3A	ESC	2A
23	PAGE EDIT	ESC	4E	ESC	4F	ESC	4E	ESC	4F
24	CHAR INSERT	ESC	51	ESC	51	ESC	51	ESC	51

Table 5-2. ASCII Codes with Associated Keys (Continued)

KEY	LEGEND	UNSHIFTED		SHIFT		CTRL		CTRL SHIFT	
		1st	2nd	1st	2nd	1st	2nd	1st	2nd
25	CHAR DELETE	ESC	51	ESC	57	ESC	57	ESC	57
26	LINE INSERT	ESC	45	ESC	45	ESC	45	ESC	45
27	LINE DELETE	ESC	52	ESC	52	ESC	52	ESC	52
28	LINE ERASE	ESC	54	ESC	74	ESC	54	ESC	74
29	PAGE ERASE	ESC	59	ESC	79	ESC	59	ESC	79
30	WRITE PROT	ESC	28	ESC	29	ESC	28	ESC	29
31	PROT MODE	ESC	26	ESC	27	ESC	26	ESC	27
32	PROG MODE	ESC	55	ESC	75	ESC	55	ESC	75
33	CONV MODE	ESC	42	ESC	43	ESC	42	ESC	43
34	-	2D		2D		2D		2D	
35	TAB	09		09		09		09	
36	1 !	31		21		31		21	
37	2 "	32		22		32		22	
38	3 #	33		23		33		23	
39	4 \$	34		24		34		24	
40	5 %	35		25		35		25	
41	6 &	36		26		36		26	
42	7 '	37		27		37		27	
43	8 (38		28		38		28	
44	9 (39		29		39		29	
45	0	30		30		30		30	
46	: *	3A		2A		3A		2A	
47	_ =	2D		3D		2D		3D	

Table 5-2. ASCII Codes with Associated Keys (Continued)

KEY	LEGEND	UNSHIFTED		SHIFT		CTRL		CTRL SHIFT	
		1st	2nd	1st	2nd	1st	2nd	1st	2nd
48	@ `	40		60		40		60	
49	- RUBout	5F		7F		5F		7F	
50	BREAK	-		-		-		-	
51	PAGE BACK	ESC	4A	ESC	6A	ESC	4A	ESC	6A
52	TAB SET	ESC	56	ESC	76	ESC	56	ESC	76
53	SOM EOM	ESC	03	ESC	02	ESC	03	ESC	02
54	7	37		37		37		37	
55	8	38		38		38		38	
56	9	39		39		39		39	
57	CTRL	-		-		-		-	
58	Q	71		51		11		11	
59	W	77		57		17		17	
60	E	65		45		05		05	
61	R	72		52		12		12	
62	T	74		54		14		14	
63	Y	79		59		19		19	
64	U	75		55		15		15	
65	I	69		49		09		09	
66	O	6F		4F		0F		0F	
67	P	70		50		10		10	
68	[{	5B		7B		1B		1B	
69] }	5D		7D		1D		1D	
70	ESC `	1B		1B		1B		1B	
71	BACK TAB TAB	ESC	69	ESC	49	ESC	69	ESC	49

Table 5-2. ASCII Codes with Associated Keys (Continued)

KEY	LEGEND	UNSHIFTED		SHIFT		CTRL		CTRL SHIFT	
		1st	2nd	1st	2nd	1st	2nd	1st	2nd
72	PAGE FWD	ESC	4B	ESC	6B	ESC	4B	ESC	6B
73	↑	0B		0B		0B		0B	
74	CR ret	0D		0D		0D		0D	
75	4	34		34		34		34	
76	5	35		35		35		35	
77	6	36		36		36		36	
78	SHIFT LOCK	-		-		-		-	
79	A	61		41		01		01	
80	S	73		53		13		13	
81	D	64		44		04		04	
82	F	66		46		06		06	
83	G	67		47		07		07	
84	H	68		48		08		08	
85	J	6A		4A		0A		0A	
86	K	4B		4B		0B		0B	
87	L	6C		4C		0C		0C	
88	; +	3B		2B		3B		2B	
89	^ ~	5E		7E		0E		0E	
90	\	5C		7C		0C		0C	
91	NEW LINE	1F		1F		1F		1F	
92	LF	0A		0A		0A		0A	
93	←	08		08		08		08	
94	HOME	1E		1E		1E		1E	
95	→	0C		0C		0C		0C	

Table 5-2. ASCII Codes with Associated Keys (Continued)

KEY	LEGEND	UNSHIFTED		SHIFT		CTRL		CTRL SHIFT	
		1st	2nd	1st	2nd	1st	2nd	1st	2nd
96	1	31		31		31		31	
97	2	32		32		32		32	
98	3	33		33		33		33	
99	SHIFT	-		-		-		-	
100	Z	7A		5A		1A		1A	
101	X	78		58		18		18	
102	C	63		43		03		03	
103	V	76		56		16		16	
104	B	62		42		02		02	
105	N	6E		4E		0E		0E	
106	M	6D		4D		0D		0D	
107	, <	2C		3C		2C		3C	
108	. >	2E		3E		2E		3E	
109	/ ?	2F		3F		2F		3F	
110	SHIFT	-		-		-		-	
111	RETURN	0D		0D		0D		0D	
112	RESET	-		-		-		-	
113	↓	0A		0A		0A		0A	
114	NEW LINE	1F		1F		1F		1F	
115	,	2C		2C		2C		2C	
116	0	30		30		30		30	
117	.	2E		2E		2E		2E	
118		20		20		20		20	

Table 5-3. Special Function Keys with Transmitted Codes

SPECIAL FUNCTION KEY	CODE TRANSMITTED	
	SINGLE KEY	WITH SHIFT
F1	SOH @ CR	SOH ` CR
F2	SOH A CR	SOH a CR
F3	SOH B CR	SOH b CR
F4	SOH C CR	SOH c CR
F5	SOH D CR	SOH d CR
F6	SOH E CR	SOH e CR
F7	SOH F CR	SOH f CR
F8	SOH G CR	SOH g CR
F9	SOH H CR	SOH h CR
F10	SOH I CR	SOH i CR
F11	SOH J CR	SOH j CR
F12	SOH K CR	SOH k CR
F13	SOH L CR	SOH l CR
F14	SOH M CR	SOH m CR
F15	SOH N CR	SOH n CR
F16	SOH O CR	SOH o CR

Table 5-4. Status Displays

STATUS INDICATOR	CONDITION	KEY	SET STATUS	CLEAR STATUS
1	Keyboard Lock		ESC #	ESC ”
2	* ADM-1 Mode		ESC %	ESC \$
3	Unassigned		ESC c	ESC b
4	Unassigned		ESC e	ESC d
5	Unassigned		ESC g	ESC f
6	Message Waiting		ESC <	ESC >
7	Program Mode	PROG MODE	ESC U	ESC X
8	Page Edit Mode	PAGE EDIT	ESC N	ESC O

* ADM-1 Emulation Mode. If the ADM-2 is emulating an ADM-1 with serial printer, unformatted print must be requested by ESC p rather than ESC L.

5.3 BASIC OPERATOR PROCEDURES

5.3.1 ADM-2 System Start-Up

- a. Connect the keyboard cable to the connector at the rear of the display unit.
- b. Plug the power cord into a grounded 115V AC outlet.
- c. Set the ON/OFF switch on the rear of the unit to the ON position.
- d. The cursor should appear at the home position in approximately 20 seconds. The rest of the screen should be clear.
- e. If the cursor does not appear after the 20 second warm-up period, adjust the brightness and/or contrast controls, as follows:

The contrast control should be placed in the middle of its range. Then turn the brightness control clockwise until the screen is very bright; now back off the brightness slowly until the background is just visible. The cursor should be present at this time.

Adjust the brightness and contrast for desired level of viewing.

The ADM-2 terminal is now ready for operation.

5.3.2 Initiating Escape Sequences

ESCAPE sequences are initiated locally by using the ESC key or remotely by computer control (transmitting an ASCII ESC code, which enables the ADM-2 under microprogram control to interpret the next character or string of characters as

special control instructions). These sequences are used for:

- a. Keyboard enabling/disabling
- b. Formatting, i.e., field protection, field security and field blinking
- c. Data transmission control: character, line, page or message
- d. Data editing control
- e. Absolute cursor addressing/reading
- f. Selecting special operation modes
- g. Controlling the serial printer (optional).

Table 5-5 is a list of escape sequences with the associated codes.

Table 5-5 is read as follows:

For a normal character set, locate the character desired under the GRAPHIC CHARACTER SET portion of the table. The number on top of the column represents the first three bits of the code (first digit); the numbers to the left and across from the character are the second four bits of the code (second digit).

The control set works in the same manner, except the CONTROL portion of the chart is used.

For the special codes, the escape key must be pressed in addition to the function key. For these operations, use the ESCAPE SEQUENCE portion of the table, again going to the top of the column for the first digit and to the left side (straight across) for the second digit of the code.

Table 5-5. ADM-2 Binary Codes

CONTROL		GRAPHIC CHARACTER SET									ESCAPE SEQUENCE						
BITS	BITS	0	1	2	3	4	5	6*	7*	2	3	4	5	6	7		
4321	765	000	001	010	011	100	101	110	111	010	011	100	101				
0000		NUL	DLE	SP	Ø	@	P	'	p				P	PRINT PAGE	p	UNFORMAT PRINT	
0001		SOH	DC1	!	1	A	Q	a	q	!		A	Q	INSERT CHAR			
0010		STX	DC2	"	2	B	R	b	r	"	KBD ENA	B	R	DELETE LINE	b	STATUS OFF	
0011		ETX	DC3	#	3	C	S	c	s	#	KBD DISA	C	S	SEND MSG	c	STATUS 1 ON	
0100		EOT	DC4	\$	4	D	T	d	t	\$	END MODE -1	4	T	ERASE LINE	d	STATUS 2 OFF	
0101		ENQ	NAK	%	5	E	U	e	u	%	SET MODE -1	5	U	SET PGM MODE	e	STATUS 2 ON	
0110		ACK	SYN	&	6	F	V	f	v	&	SET PROT M	6	V	SET TAB COLUMN	f	STATUS 3 OFF	
0111		BEEP	ETB		7	G	W	g	w	/	CLEAR PROT M	7	W	DELETE CHAR	g	STATUS 3 ON	
1000		(←) BS	CAN	(8	H	X	h	x	(CLEAR WPROT		X	CLEAR PGM MODE			
1001		(SKIP) HT	EM)	9	I	Y	i	y)	SET WPROT		I	BACK TAB	i	TAB (SKIP)	
1010		LF (⇩)	SUB	*	:	J	Z	j	z	*	CLEAR ALL NULL	:	Z	ERASE PAGE			
1011		VT (↑)	ESC	+	;	K	[k	{	+	CLEAR ALL SPACE	;	[PAGE FWD			
1100		FF (→)	FS	,	<	L	\	l	:			<	L				
1101		CR	GS	-	=	M]	m	}			=	M				
1110		SO	(HOME) RS		>	N	^	n	~			>	N	SET PAGE EDIT	^	START/END BLINK FIELD	
1111		SI	(NEW LINE) US	/	?	O	-	o	DEL			?	O	CLEAR PAGE EDIT	-	START/END BLANK FIELD	

*DISPLAYED AS UPPER CASE

5.3.3 Formatting Control

The operator can exercise format control from either the keyboard or the computer. Table 5-6 summarizes the format control functions available

on the ADM-2. For detailed information on format control, refer to the ADM-2 Operator's Manual.

Table 5-6. Formatting Aids

FORMAT CONTROL	KEYBOARD CONTROL	COMPUTER CODES
Column Tab Set	TAB SET	ESC V
Tab	SHIFT-BACKTAB/TAB	ESC i, CTRL I
Back Tab	BACKTAB/TAB	ESC I
Blanked Security Field Start/End	ESC _	ESC _
Blinking Field Start/End	ESC ^	ESC ^
Protect Mode On	SHIFT-PROT MODE (Lit)	ESC &
Protect Mode Off	PROT MODE (Unlit)	ESC /
Write Protect Start	SHIFT-WRITE PROT (Lit)	ESC)
Write Protect End	WRITE PROT (Unlit)	ESC (

5.3.4 Data Editing

The ADM-2 has been designed with complete data editing capabilities. Editing may be done from either the keyboard or computer. Table 5-7 sum-

marizes the data editing operations available. For detailed information on ADM-2 data editing operations, refer to the ADM-2 Operator's Manual.

Table 5-7. Data Editing Commands

OPERATION	KEYBOARD CONTROL	COMPUTER CODES
Clear Foreground to Spaces	CLEAR-SPACES	ESC ;
Clear Foreground to Null	CLEAR-NULL	ESC :
Clear All to Spaces	CLEAR-SPACES/SHIFT	ESC +
Clear All to Null	CLEAR-NULL/SHIFT	ESC *
Page Edit	PAGE EDIT	ESC N, ESC 0
Character Insert	CHAR-INSERT	ESC Q
Character Delete	CHAR DELETE	ESC W
Line Insert	LINE INSERT	ESC E
Line Delete	LINE DELETE	ESC R
Erase Line to Spaces	LINE ERASE	ESC T
Erase Page to Spaces	PAGE ERASE	ESC Y
Erase Line to Nuls	LINE ERASE/SHIFT	ESC t
Erase Page to Nuls	PAGE ERASE/SHIFT	ESC y

5.3.5 Cursor Control

Cursor addressing may be controlled from the keyboard or computer. A four character sequence (ESC=YX) is used to position the cursor, where Y and X represent the row and column coordinates of the cursor position desired. The

HOME position (top row, leftmost column) is addressed by ESC=SPACE SPACE, and successive positions (down for Y or to the right for X) use ASCII codes in ascending order; these codes are shown in Table 5-8.

Table 5-8. ASCII Code Cursor Positioning

X or Y	ASCII CODE	X	ASCII CODE	X	ASCII CODE
1	SPACE	28	:	55	V
2	!	29	<	56	W
3	”	30	-	57	X
4	#	31	>	58	Y
5	\$	32	?	59	Z
6	%	33	@	60	[
7	&	34	A	61	\
8	,	35	B	62]
9	(36	C	63	^
10)	37	D	64	_
11	*	38	E	65	`
12	+	39	F	66	a
13	,	40	G	67	b
14	-	41	H	68	c
15	.	42	I	69	d
16	/	43	J	70	e
17	0	44	K	71	f
18	1	45	L	72	g
19	2	46	M	73	h
20	3	47	N	74	i
21	4	48	O	75	j
22	5	49	P	76	k
23	6	50	Q	77	l
24	7	51	R	78	m
25	8	52	S	79	n
26	9	53	T	80	o
27	;	54	U		

After the X coordinate is loaded, the position of the cursor is tested for protected status. If that position is protected, the cursor automatically skips to the first unprotected location in the forward direction.

The cursor's position may be transmitted to the data interface by the computer code ESC. The coordinates are transmitted as YX. This operation (i.e., transmitting of cursor position) cannot be initiated from the keyboard.

5.3.6 Data Transmission Control

The operator may be required to switch the ADM-2 data transmission mode from conversational to block, or vice versa. This is done locally by using

the CONV MODE pushbutton key. The key is illuminated when the ADM-2 is in the conversational mode and unlighted when in the block transmission mode. The computer can initiate a mode change by transmitting an ESC B code for block mode or an ESC C code for conversational mode.

The operator may be required to select a baud rate and/or half or full duplex modes of operation. This procedure is explained in Section Two (Installation) of this manual.

Table 5-9 summarizes block transmission control functions. For detailed information on block transmission operator control, refer to the ADM-2 Operator's Manual.

Table 5-9. Block Transmission Functions & Controls

TRANSMISSION BLOCK	KEYS	COMPUTER ESC SEQUENCE
Special Function Command	F1 through F16	(none)
Defined Message (Foreground)	Send Message	ESC S
Defined Message (All)	Shift/Send Message	ESC s
Line (Foreground)	Send Line	ESC 4
Line (All)	Shift/Send Line	ESC 6
Page (Foreground)	Send Page	ESC 5
Page (All)	Shift/Send Page	ESC 7
Cursor Coordinates*	(See Note)	ESC ?

* Not available to operator; must be requested by computer.

5.4 OPERATOR PROCEDURES—POLLING MODE

Information to be sent by the terminal is first entered onto the display screen from the keyboard. To gain initial control of the keyboard, press CONV MODE key (if not in its lighted state), then type the information to be sent in response to polling.

When the information has been completely entered onto the display screen, press the appropriate keys (as follows) to enable the ADM-2 to respond to an incoming poll message:

- a. **Send Line**, to cause the ADM-2 to send all unprotected characters on the line containing the cursor. To send all characters in the line, press with SHIFT key. The send operation is the same as the v or x forced SEND from the computer.
- b. **Send Page**, to cause the ADM-2 to send all unprotected characters, through the previous cursor position, on the page. To send all characters in the displayed page, press along with SHIFT key. The send operation is the same as the w or y forced SEND from the computer.
- c. **Send Message**, to cause the ADM-2 to send all unprotected characters in the display that are bracketed by SOM and EOM (STX and ETX) codes. To send all characters, press with SHIFT key. The send operation is the same as the z forced SEND from the computer.

If the terminal is in the ADM-1 mode of operation (entered by ESC % sequence, exited by ESC # sequence, and indicated by indicator 2 being on), the transmission of text is modified in the following manner:

- a. The FS characters indicating the presence of protected fields are not sent.
- b. The US characters indicating the movement from line to line are not sent.

When the "send" key is operated, the CONV key light will go out and the operator will no longer have control. If the operator wishes to regain control prior to the receipt of a POL sequence, he may do so by operating the RESET key which will return the ADM-2 to the idle state.

To remove the ADM-2 from polling mode operation and recover keyboard control, press CONV MODE key. This can also be done from the computer by inserting the ESC C at the end of the message.

NOTE

IF EOT, ETX, STX, ACK, NAK OR ANY CONTROL CHARACTER IS REQUIRED ON THE SCREEN, IT MUST BE PRECEDED BY AN ESC.

Function keys F1 through F16 will send four characters when the ADM-2 is polled. The character sequence is SOH text character ETX LRC. Note this is different than the normal message format in that the SOH replaces the STX.

To use any of the function keys, first depress the CONV key required to enable the keyboard and set compose status. Then depress the desired function key and note that the light under the CONV key goes out. This is a positive indicator to the operator that the terminal has set status waiting to be polled.

The ADM-2 should be connected to a non-echo modem such as the Bell 202S when operating in the polling environment.

The ADM-2 can be connected directly to the computer via an RS-232-C interface with lines of 50 feet or more, depending on data speed and environment.

The optional RS-232-C extension interface will allow several terminals to be connected together in a chain.

The optional DC1 box is available for use when the ADM-2 will be operated at greater distance from the modem or computer. The DC1 converts the RS-232-C to a two-wire direct connect operation and allows several terminals to operate in a party line fashion rather than chain.

The optional 20ma current loop interface can only be used point-to-point.

5.4.1 Polling Addressing Dialog

The network control center initiates an operation with a sequence of four or five characters. This sequence consists of the following:

- a. EOT character.
- b. Two address characters (same character transmitted twice). The ADM-2 address may be selected from any of 96 ASCII characters ("space" through DEL).
- c. A function code character, which is one of the following:

P	(POL)
q	(Select)
r	(Sequential Select)
s	(Fast Select)
t	(Broadcast Select)
v, w, x, y, z, {	(Send)

Figures 5-2 through 5-7 show function code character's flow path.

- d. Character ENQ, following function codes p, q, v, w, x, y, z, and { codes.

NOTE

IF A PARITY ERROR IS DETECTED IN A HEADER SEQUENCE, THE ADM-2 IGNORES THE ENTIRE HEADER.

When a terminal is addressed by the sequence EOT A₁A₁ p ENQ, it responds as follows:

- a. If the ADM-2 has no message waiting to be sent, it sends an EOT character to the center.
- b. If the ADM-2 does have a message to be sent, the terminal sends the message to the center.




Figure 5-2. Poll Function Dialog, Flow Diagram




Figure 5-3. Select Function Dialog, Flow Diagram




Figure 5-4. Sequential Select Function Dialog, Block Diagram




Figure 5-5. Fast Select Function Dialog, Block Diagram




Figure 5-6. Broadcast Select Function Dialog, Block Diagram




Figure 5-7. Send Function Dialog, Flow Diagram

SECTION SIX
LOGIC BOARD (MICROCONTROLLER) PROGRAMMING

All functions of the ADM-2 Interactive Terminal are controlled by the Main Logic Board. The Main Logic Board is controlled by a predetermined program stored in the ROM chip. This stored program, called the microprogram, initiates the necessary logic sequences to transfer data and control information between all functional units of the ADM-2. The information is exchanged between the func-

tional units via an 8-bit parallel data path called a tristate bus (TSB). All TSB operations are done under microprogram control.

Table 6-1 is a listing of all ADM-2 functional units. These units transfer information via the tristate bus (TSB).

Table 6-1. ADM-2 Functional Units

UNIT MNEMONIC	UNIT
RCV	From External Serial Source via UART Receiver
KEY	From Keyboard
CPR	From Cursor position row register
CPC	From Cursor position character register
LIT	From/To Eight bit literal register
RDR	From Random access page buffer via the Read Data Register
WDR	To Random access page buffer via the Write Data Register
LRC	From/To Modulo 2 adder and accumulator (7 bits)
ADD	From Switch (8 bits) internal, manually set
MACR	From/To Random access page buffer row counter (address register high order five bits)
INPUT	Utility Register *
OUTPUT	Utility Register *
CMD	Utility Register *
MAR	From/To Margin Register
IND	From/To Indicator Register
CNTR	From/To Counter Register

* Unused in Standard ADM-2

Table 6-2 is a listing of the standard ADM-2 instruction set. The instructions listed are all single byte instructions (8 bits) with the exception of the

Jump instructions, which require a second 8-byte operand.

Table 6-2. ADM-2 Instruction Set

001	READ	123	LOA ART0	251	JFC NULL
003	WRITE	124	CLR ART0	252	JFC LIT7
004	CLR WDR	130	SEL ART1	253	JFC LIT8
005	LOA WDR	131	SET RTS1	260	JFC STB1
006	SET WPROT	132	CLR RTS1	261	JFC STB2
007	CLR WPROT	133	LOA ART1	262	JFC STB3
016	SET PROTM	134	CLR ART1	263	JFC STB4
017	CLR PROTM	150	LOA LIT	264	JFC STB5
020	CLR MACC	156	CLR LRC	265	JFC STB6
021	LOA MACC	167	CLK LRC	266	JFC STB7
022	SET MACC	160	TSB=RDR	267	JFC STB8
023	INC MACC	161	TSB=KEY	300	JTC TSB1
024	DEC MACC	162	TSB=RCV	301	JTC TSB2
027	LOAD CPR	163	TSB=LIT	302	JTC TSB3
030	CLR MACR	164	TSB=CPC	303	JTC TSB4
031	LOA MACR	165	TSB=CPR	304	JTC TSB5
032	SET MACR	166	TSB=LRC	305	JTC TSB6
033	INC MACR	170	TSB=ADD	306	JTC TSB7
034	DEC MACR	172	TSB=INPUT	307	JTC TSB8
035	INH CUR	173	TSB=MAR	310	JTC KEYSTR
036	ENA CUR	174	TSB=IND	313	JTC CALL
037	SET BEEP	175	TSB=CNTR	314	JTC RTN
040	LOA OUTPUT	200	JFC TSB1	320	JTC OFLO
042	LOAD MAR	201	JFC TSB2	321	JTC MAC=CPR
044	LOA IND	202	JFC TSB3	322	JTC OPT1
045	CLR IND	203	JFC TSB4	330	JTC RDR
046	LOA CMD	204	JFC TSB5	331	JTC RPE
051	LOA CNTR	205	JFC TSB6	332	JTC RFE
052	INC CNTR	206	JFC TSB7	333	JTC ROE
053	DEC CNTR	207	JFC TSB8	334	JTC THRE
054	SET TIME	210	JFC KEYSTR	335	JTC CTS
055	SET BIN	213	JFC CALL	336	JTC TRE
056	CLR RTSEN	214	JFC RTN	337	JTC NRST/OPT2
057	SET RTSEN	220	JFC OFLO	340	JTC PROTM
060	CLR STB1	221	JFC MAC=CPR	341	JTC PROT
061	SET STB1	222	JFC OPT1	342	JTC INTIN
062	CLR STB2	230	JFC RDR	343	JTC FULL
063	SET STB2	231	JFC RPE	343	JTC KEYST2
064	CLR STB3	232	JFC RFE	344	JTC OPNC
065	SET STB3	233	JFC ROE	344	JTC RESET
066	CLR STB4	234	JFC THRE	345	JTC CONV
067	SET STB4	235	JFC CTS	346	JTC FDX
070	CLR STB5	236	JFC TRE	350	JTC MACC
071	SET STB5	237	JFC NRST/OPT2	360	JTC NULL
072	CLR STB6	240	JFC PROTM	352	JTC LIT7
073	SET STB6	241	JFC PROT	353	JTC LIT8
074	CLR STB7	242	JFC INTIN	360	JTC STB1
075	SET STB7	243	JFC FULL	361	JTC STB2
076	CLR STB8	243	JFC KEYST2	362	JTC STB3
077	SET STB8	244	JFC OPNC	363	JTC STB4
100	JMP	244	JFC RESET	364	JTC STB5
120	SET ART0	245	JFC CONV	365	JTC STB6
121	SET RTS0	246	JFC FDX	366	JTC STB7
122	CLR RTS0	250	JFC MACC	367	JTC STB8

Table 6-3 lists the tristate bus control instructions. Some of these instructions are repeated in other

tables, as the instructions belong to more than one control grouping.

Table 6-3. Tristate Bus Control

MNEMONIC	(D _{1,2} D _{1,0})	DESCRIPTION
TSB=RDR	160	Set the TSB contents equal to RDR
TSB=KEY	161	Set the TSB contents equal to KEY
TSB=RCV	162	Set the TSB contents equal to RCV
TSB=LIT	163	Set the TSB contents equal to LIT
TSB=CPC	164	Set the TSB contents equal to CPC
TSB=CPR	165	Set the TSB contents equal to CPR
TSB=LRC	166	Set the TSB contents equal to LRC
TSB=ADD	170	Set the TSB contents equal to ADD
TSB=INPUT	172	Set the TSB contents equal to INPUT
TSB=MAR	173	Set the TSB contents equal to MAR
TSB=IND	174	Set the TSB contents equal to IND
TSB=CNTR	175	Set the TSB contents equal to CNTR

Display control and utility register control instructions are listed in Tables 6-4 and 6-5 respectively.

Table 6-4. Display Control

MNEMONIC	(D _{1,2} D _{1,0})	DESCRIPTION
INH CUR	035	Inhibits display of cursor
ENA CUR	036	Enables display of cursor
LOA IND	044	A one (1) on TSB complements corresponding IND bit.
CLR IND	045	Clears IND

Table 6-5. Utility Register Control

MNEMONIC	(D _{1,2} D _{1,0})	DESCRIPTION
TSB=MAR	173	Sets TSB contents equal to that of the MAR
LOA MAR	042	Sets MAR contents equal to that of TSB
TSB=CNTR	175	Sets TSB contents equal to that of the CNTR
LOA=CNTR	051	Sets CNTR contents equal to that of the TSB
INC CNTR	052	Increments contents of CNTR
DEC CNTR	053	Decrements contents of CNTR

RAM address instructions are listed in Table 6-6.

Table 6-6. RAM Address Control

MNEMONIC	(D _{1,2} D _{1,0})	DESCRIPTION
CLR MACC	020	Set character counter to left margin
CLR MACR	030	Set row counter to top row
LOA MACC	021	Set character counter to value on tristate bus
LOA MACR	031	Set row counter to value on tristate bus
LOA CPR	027	Sets contents of CPC and CPR equal to current contents of MACC and MACR, respectively
SET MACC	022	Set character counter to right margin
SET MACR	032	Set row counter to bottom row
INC MACC	023	* Move character counter right one position
INC MACR	033	* Move row counter down one line
DEC MACC	024	* Move character counter left one position
DEC MACR	034	* Move row counter up one line
SET BIN	055	This instruction, if followed immediately by LOA MACC or LOA MACR, will load the binary value of the (TSB) rather than the interpreted character value normally loaded.

* These operations will set OFLO if they cause character address to run off either margin or if they cause row address to run off top or bottom of page.

RAM memory control instructions are listed in Table 6-7.

Table 6-7. Random Access Memory Control

MNEMONIC	(D _{1,2} D _{1,0})	DESCRIPTION
READ	001	Transfers the contents of the RAM location indicated by the contents of MACR, MACC into the RDR
WRITE	003	Transfers the contents of the WDR into the RAM location indicated by the contents of MACR, MACC
LOA WDR	005	Replaces the contents of the WDR with the contents currently on the TSB
CLR WDR	004	Clears the WDR
TSB=RDR	160	Sets the contents on the TSB equal to the contents of the RDR
SET WPROT	006	Sets the write protect bit on all words subsequently written into the RAM
CLR WPROT	007	Clears the write protect bit on all words subsequently written into the RAM
SET PROTM	016	Set the PROTM. This status bit is used as a global condition by the program to disable the overwriting of any characters in the RAM for which the WPROT bit is set.
CLR PROTM	017	Clear the PROTM. This global condition enables the overwriting of write protected characters.

Flags are set or cleared by the microprogram to control specific hardware functions or to set global

conditions controlling the microprogram actions. General flag instructions are:

MNEMONIC	(D _{1,2} D _{1,0})	ACTION
CLR	CAA	Clears the indicated flag. (See table flags for values of CAA.)
SET	CAA	Sets the indicated flag. (See table flags for value of CAA.)

Table 6-8 lists the specific flag instructions of the ADM-2.

Table 6-8. Table of Flags

MNEMONIC	SET	CLEAR	DESCRIPTION
WPROT	006	007	Write Protect
PROTM	016	017	Protect Mode
STB1	061	060	Program Global
STB2	063	062	Program Global
STB3	065	064	Program Global
STB4	067	066	Program Global
STB5	071	070	Program Global
STB6	073	072	Program Global
STB7	075	074	Program Global
STB8	077	076	Program Global
BEEP	037	(Clears automatically)	Causes one BEEP
RTS0	121	122	Communication Channel Request to Send
RTS1	131	132	Auxiliary Channel Request to Send
BIN	055	(Automatic after 1 cycle)	Modifies LOA & LOA MACR instructions

In addition to the main transmitter/receiver interface normally associated with the computer, an additional transmitter/receiver interface is accommodated by the instructions listed in Table 6-9.

Table 6-9. Auxiliary Asynchronous Receiver/Transmitter Control

MNEMONIC	(D _{1,2} D _{1,0})	DESCRIPTION
SEL ART0	120	Selects main receiver transmitter interface
SEL ART1	130	Selects auxiliary receiver transmitter interface
LOA ART0	123	Loads main transmitter from TSB
LOA ART1	133	Loads auxiliary transmitter from TSB
CLR ART0	124	Clear main data ready flag
CLR ART1	134	Clear auxiliary data ready flag

Table 6-10 lists the ROM control instructions.

Table 6-10. ROM Instruction Execution Sequence Control

MNEMONIC	(D _{1,2} D _{1,0})	DESCRIPTION
JMP	10P LLL	Causes next instructions to be taken from the location indicated by LLL on page P
JTC	3CC LLL	Causes next instructions to be taken from the location indicated by LLL on the local page if the condition indicated by CC is true. Instructions are taken in normal sequence otherwise. (See table of conditions for values of CC.) (See note below for CALL and RTN.)
JFC	2CC LLL	Causes next instructions to be taken from the location indicated by LLL on the local page if the condition indicated by CC is false. Instructions are taken in normal sequence otherwise. (See table of conditions for values of CC.) (See note below for CALL and RTN.)
(NOTE: Transfer of control to subroutines on the same page are facilitated by the CALL and RTN conditions as follows:)		
JFC CALL	213	Causes contents of the program counter to be transferred to CNTR prior to transfer of control
JFC RTN	214	Causes contents of CNTR to replace contents of program counter. LLL is ignored. CNTR must be incremented prior to this operation.

Table 6-11 is a list of miscellaneous control instructions in the ADM-2 instruction set.

Table 6-11. Miscellaneous Control Instructions

TRANSMISSION LONGITUDINAL CHECKING			
A 7-bit modulo two added LRC is provided for transmission checking.			
MNEMONIC	(D _{1,2} D _{1,0})	DESCRIPTION	
CLR LRC	156	Clear LRC	
CLK LRC	157	Replace each bit of the LRC with the modulo two sum of its prior setting and the corresponding bit of the TSB.	
LITERAL CONTROL			
The literal register provides a means of entering a constant from the ROM onto the tristate bus.			
MNEMONIC	(D _{1,2} D _{1,0})	(D _{2,2} D _{2,0})	DESCRIPTION
LOA LIT	150	XXX	The instruction causes the contents of LIT to be replaced by XXX.
NOTE: CONTENT OF LIT IS CHANGED BY JMP INSTRUCTION.			

A number of instructions in the instruction set are employed to either set or record certain ADM-2

terminal conditions. Table 6-12 lists these condition instructions.

Table 6-12. Condition Instructions

MNEMONIC	CONDITION IDENTIFIER	DESCRIPTION
TSB1	00	Tristate Bus Bit 1
TSB2	01	Tristate Bus Bit 2
TSB3	02	Tristate Bus Bit 3
TSB4	03	Tristate Bus Bit 4
TSB5	04	Tristate Bus Bit 5
TSB6	05	Tristate Bus Bit 6
TSB7	06	Tristate Bus Bit 7
TSB8	07	Tristate Bus Bit 8
* STB1	60	Status Bit 1
* STB2	61	Status Bit 2
* STB3	62	Status Bit 3
* STB4	63	Status Bit 4
* STB5	64	Status Bit 5
* STB6	65	Status Bit 6
* STB7	66	Status Bit 7
* STB8	67	Status Bit 8
KEYSTER	10	Keyboard strobe
OFLO	20	MACC/MACR overflow or underflow
MAC=CPR	21	Set if MACR equals CPR
OPT1	22	Wire straps on main logic board
PROTM	40	Set if in character protection mode (write protect mode)
PROT	41	Character protect bit in RAM and protect mode

Table 6-12. Condition Instructions (Continued)

MNEMONIC	CONDITION IDENTIFIER	DESCRIPTION
CONV	45	Conversation mode
CALL	13	Subprogram call—contents of program counter transferred to CNTR when true
RTN	14	Subprogram return—transfers CNTR contents to program counter when true
RDR	30	Receiver data ready—character assembled
RPE	31	Received parity error—receiver detected parity error
RFE	32	RCVR framing error
ROE	33	RCVR overflow
THRE	34	Transmitter holding register—ready for next character
CTS	35	Clear to send (asynchronous transmission)—remote device ready for transmission
TRE	36	Transmitter register empty indicator
$\overline{\text{RESET}}/\text{OPT2}$	37	Reset by OPT2 (Strap)
INTIN	42	Extended memory option
KEYST2	47	Second key strobe true when depressed key is a control function
RESET	44	Reset key (also used with extended memory)
FDX	46	Full duplex, conversational mode
MACC	50	(TSB) equals (MACC)
NULL	51	(TSB) equals (NULL)
LIT7	52	(TSB) equals (LIT) seven bits only (1 through 7)
LIT8	53	(TSB) equals (LIT) eight bits

* All status bits are set by the microprogram for global control.

Figure 6-1 is a sample program using many of the ADM-2 instruction mnemonics previously described in this section.

PAGE	ROM ADDRESS OCTAL	ROM WORD OCTAL		ENTRY POINT LABEL	INSTRUCTION	
0	0	124	260	RESET	CLR ARTO	
0	1	17	270	○	CLR PROT M	
0	2	100	280	○	JMP	RESET10
0	3	104				
0	4	100	310	IDLE35X	JMP	IDLE35
0	5	32				
0	6	37	320	BELL	SET BEEP	
0	7	261	330	IDLE	JFC STB2	IDLE10
0	10	12				
0	11	124	340	○	CLR ARTO	
0	12	62	350	IDLE10	CLR STB2	
0	13	120	360	○	SEL ARTO	
0	14	36	370	○	ENA CUR	
0	15	234	380	○	JFC THRE	IDLE20
0	16	22				
0	17	236	390	○	JFC TRE	IDLE20
0	20	22				
0	21	122	400	○	CLR RTSO	
0	22	222	410	IDLE20	JFC OPT1	IDLE30
0	23	26				
0	24	105	420	○	JMP	POLIDLE
0	25	0				
0	26	365	440	IDLE30	JTC STB6	PRINTINGO
0	27	114				
0	30	330	450	○	JTC RDR	RECEIVE
0	31	165				
0	32	310	460	IDLE35	JTC KEYSTR	IDLE40
0	33	50				
0	34	337	470	○	JTC NRST	IDLE
0	35	7				
0	36	60	480	KRESET	CLR STB1	
0	37	174	490	○	TSB = IND	
0	40	206	500	○	JFC TSB7	KRESET10
0	41	46				

Figure 6-1. ADM-2 Microcontroller Program Example

PAGE	ROM ADDRESS OCTAL	ROM WORD OCTAL		ENTRY POINT LABEL	INSTRUCTION	
0	51	51	560	o	LOA CNTR	
0	52	35	570	o	DIS CUR	
0	53	207	580	o	JFC TSB8	IDLE50
0	54	57				
0	55	101	590	o	JMP	FKEY
0	56	161				
0	57	174	600	IDLE50	TSB=IND	
0	60	300	610	o	JTC TSB1	IDLE
0	61	7				
0	62	347	620	o	JTC KEYST2	ESCL02
0	63	206				
0	64	260	630	o	JFC STB1	IDLE60
0	65	71				
0	66	161	640	o	TSB=KEY	
0	67	101	650	o	JMP	ESCHAR
0	70	132				
0	71	150	660	IDLE60	LOA LIT	33
0	72	33				
0	73	175	670	o	TSB=CNTR	
0	74	352	680	o	JTC LIT7	IDLE70
0	75	100				
0	76	101	690	o	JMP	DATACHAR
0	77	0				
0	100	61	700	IDLE70	SET STB1	
0	101	5	710	o	LOA WDR	
0	102	100	720	o	JMP	IDLE
0	103					
0	104	15	730	RESET10	SET BLOCK	
0	105	320	740	o	JTC OFLO	RESET20
0	106	107				
0	107	156	750	RESET20	CLR LRC	
0	110	166	760	o	TSB=LRC	
0	111	42	770	o	LOA MAR	
0	112	100	780	o	JMP	CLEAR08
0	113	255				
0	114	337	790	PRINTING0	JTC NRST	PRINTING1
0	115	122				
0	116	66	800	o	CLR STB4	
0	117	71	810	o	SET STB5	
0	120	100	820	o	JMP	KRESET
0	121	36				

Figure 6-1. ADM-2 Microcontroller Program Example (Continued)

SECTION SEVEN MAINTENANCE

7.1 PREVENTIVE MAINTENANCE (PM)

The ADM-2 is designed to operate with a minimum of scheduled maintenance (i.e., P.M.). A light cleaning from time to time is the only routine maintenance required. The cleaning procedure requires only a couple of minutes of operator time and insures hours of continued trouble-free operation of the unit.

Dust the unit using a brush or soft, damp, lint-free cloth. Any conventional spray cleaners may be used to remove stubborn smudges and fingerprints. **DO NOT USE PETROLEUM BASED CLEANERS, AS THESE MIGHT HARM THE PLASTIC OR PAINTED SURFACE.** Avoid wiping dust or lint into the keyboard area. When using a spray cleaner, prevent excessive spraying which could run down between the keys.

7.2 ADJUSTMENTS

Each adjustment and its procedure is listed in one of the following paragraphs. (Refer to monitor schematic (1-024-0508) and monitor board assembly (P. 7-19) drawings when performing these adjustments.)

7.2.1 Synchronization and Drive Signals

Apply horizontal and vertical drive signals to the horizontal and vertical drive terminals as indicated in the schematic.

The horizontal drive signal is required to initiate horizontal scan and high voltage, and should be connected before applying power to the monitor.

7.2.2 Low Voltage Supply

Set the DC voltage by variable resistor R208. This voltage can be monitored at the junction of R114 and R130.

7.2.3 Brightness

Usual video polarity produces white characters on a black background.

The brightness control (on the rear of the terminal) should be adjusted to a point where the white raster is just extinguished. The CRT will then be at its cutoff point. A maximum contrast ratio can be obtained when a video signal is applied.

7.2.4 Video Contrast

Q101 on the monitor board is designed to operate linearly when a +2.5V signal is applied to its base. The monitor incorporates in its circuitry a 500 ohm external contrast control to maintain this level. This control should be adjusted for a typical signal level of +2.5V peak-to-peak when measured at the video input terminal of the printed circuit board cable connector.

7.2.5 Vertical Adjustments

There is a slight interaction among the vertical frequency, height, and linearity controls. A change in the height of the picture may affect linearity.

- a. Apply video and synchronization signals to the monitor.
- b. Set the vertical frequency control (R116) near the mechanical center of its rotation.
- c. Adjust the vertical height control (R124) for desired height.
- d. Adjust the vertical linearity control (R121) for best vertical linearity.
- e. Remove the vertical drive signal from the unit; or, alternately, use a short jumper lead to short the vertical drive input terminal of the printed circuit card edge connector to ground.
- f. Readjust the vertical frequency control (R116) until the picture rolls up slowly.
- g. Restore vertical drive to the monitor.
- h. Recheck height and linearity.

7.2.6 Horizontal Adjustments

Raster width is affected by a combination of the low voltage supply, width coil L101, and the horizontal linearity sleeve (located on the neck of the CRT beneath the yoke).

- a. Apply video and synchronization signals to the monitor. Insert the horizontal linearity sleeve about 2/3 of its length under the yoke. (If you received a monitor from the factory in which the placement of the linearity sleeve has been determined, make a mark on the sleeve and reinsert the sleeve to this mark when removal of the yoke and linearity sleeve are required.) If the linearity sleeve is inserted farther than necessary, excessive power will be consumed, and the horizontal output circuitry could be overstressed.
- b. Adjust the horizontal width coil, L101, for the desired width.
- c. Insert the linearity sleeve farther under the yoke to obtain the best linearity. Although this adjustment will affect the raster width, it should not be used solely for that purpose. The placement of the linearity sleeve should be optimized for the best linearity.
- d. Readjust L101 for proper width.
- e. Observe final horizontal linearity and width. Adjust as necessary.

No horizontal hold control is used in this monitor. The raster should be properly locked and centered when the horizontal drive signals as described above are used.

7.2.7 Focus Adjustment

The focus control (R107) provides an adjustment for maintaining best overall display focus. However, because of the construction of the gun assembly in the CRT, this control does not have a great effect on focus.

7.2.8 Centering

If the raster is not properly centered, it may be repositioned by rotating the ring magnets behind the deflection yoke.

The ring magnets should not be used to offset the raster from its nominal center position because it would degrade the resolution of the display.

If the picture is tilted, rotate the entire yoke.

7.2.9 Power Supply Adjustment

The separate +5V power supply is not normally adjusted unless corrective maintenance is performed. The adjustments for the +5V power supply are in Section 7.5.

7.3 CORRECTIVE MAINTENANCE

Maintenance will normally be done on the logic board or sub-assembly level only. This procedure reduces down time and requires less time for repairs. The faulty PCBA or sub-assembly will be returned to the branch office or factory for repairs.

The technician should check the following when responding to a maintenance request before referring to the troubleshooting section of this manual.

- a. Operator error. Check that the operator is performing a valid operation and is following a correct procedure. If possible, contact the operator who filed the complaint and have him define the trouble.
- b. Machine error. Check for obvious problems, i.e., power fluctuations, bad communication lines, trouble at the main computer site.
- c. Check the program being run. Are the instructions correct for the required operation? Are all switch settings correct? (Especially check the position of the mode switch, EAI switch, and baud rate switch.)

If none of the foregoing remedy the problem, refer to the troubleshooting section of this manual (Section 7.5) to help isolate the malfunction to a specific sub-assembly.

7.4 REMOVAL AND REPLACEMENT

This section describes the correct procedure to follow in order to disassemble the ADM-2 for removal and replacement of components. (The removal procedure for all sub-units is given below. Review the procedure for replacement of the sub-unit.)

CAUTION

BEFORE PROCEEDING WITH THE DISASSEMBLY OF THE ADM-2, ENSURE THAT THE ADM-2 IS UNPLUGGED FROM THE AC WALL OUTLET.

7.4.1 Keyboard

- a. The keyboard unit plugs into the rear of the terminal. Loosen the two screws holding the keyboard plug to the connector and remove the plug.
- b. Remove the four corner screws on the bottom of the keyboard assembly that hold on the cover.
- c. Lift the cover off of the keyboard assembly.
- d. Remove the seven screws that hold the keyboard to its base.
- e. The keyboard is now able to be replaced. Do not forget the cable strain release when replacing the keyboard.

7.4.2 Display Unit Cover

- a. The cover is fastened by five screws: two on each side of the unit and one in the rear of the unit. Remove all five screws and lift cover off gently.

7.4.3 Upper Chassis

- a. The upper chassis is connected to the base by seven screws: two in front, one on each side, and three in the rear of the unit. Remove all seven screws.
- b. Remove plugs J4 and J5 (located in the left rear of the unit).
- c. The entire upper chassis can be removed from the base.

7.4.4 ADM-2 Logic Board

- a. Remove the rear guide by extracting the three screws holding it to the base.
- b. Remove the four plastic nuts and posts holding the board.
- c. If present, the microprogram piggyback card must be removed.
- d. Unlock and remove the three locking posts that hold the logic board.
- e. The logic board may now be removed from its position.

7.4.5 Monitor Logic Board

- a. Remove the seven connectors shown in Figure 7-8.
- b. Remove the three grounds shown in Figure 7-8.

- c. Record the color code of the wires as they are removed for ease in replacement.
- d. Remove the edge connector from the board, and the connector from the back of the video tube.
- e. The monitor board can now be removed from the four locking posts.
- f. Lift the board out of the unit.

NOTE

WHEN INSTALLING A NEW BOARD,
ALL ADJUSTMENTS MUST BE MADE.

7.4.6 Monitor Assembly

- a. Remove the upper chassis (refer to Section 7.4.3).
- b. Turn the upper chassis over and remove the three holding screws from the bottom.
- c. Remove the edge connector from the PC board.
- d. Remove the two wires from the AC terminal block.
- e. Cut all ties to diagonal support bars (if any).
- f. The monitor assembly should be free of upper chassis.

7.4.7 Power Supply

- a. Remove the three input wires from the supply and note the color code for replacement.
- b. Remove the four holding screws from the bottom of the chassis.
- c. The power supply can now be removed.

7.4.8 Component Replacement

The replacement of a component on any printed circuit board requires care to prevent damage to circuit board etch. Clipping a component from the circuit board rather than unsoldering is the preferred method. Excessive heat from a soldering iron may result in damage to the component being replaced. The use of a soldering iron with a small copper alligator clip as a heat sink, and a time delay between the soldering of individual pins of a chip, are recommended.

In accordance with good maintenance practices, Lear Siegler does not recommend individual component replacement on any printed circuit board. Instead, the factory should be contacted relative to availability of special test equipment or factory rebuilt and tested replacement assemblies.

7.5 TROUBLESHOOTING THE ADM-2

The following is a suggested general outline for troubleshooting the ADM-2 Interactive Display Terminal or any similar terminal. The exact technique used will vary with the technician, but the method of using a set sequence of steps for quick fault isolation should remain unchanged.

- a. Check the obvious first, i.e., unplugged from outlet, loose plugs and/or connectors, data set error, fuses blown, computer error, operator error, etc.
- b. Record the state of the machine when the error occurred. Note operation being performed.
- c. Substitution of the sub-assemblies is the quickest method of isolating the faulty area (when replacement components are available). Substitute the following:
 - Main circuit board
 - Keyboard
 - Monitor board
 - Monitor assembly
 - Power supply
 - Interconnecting cables.

- d. By using an oscilloscope and/or multimeter, the faulty component may be determined, if replacement parts are not available.
- e. After the problem has been diagnosed and the unit is replaced or repaired, test the ADM-2 by running the same operation as when the error or problem first occurred.
- f. Record the symptoms, cause, and module, sub-assembly, or component that was replaced or repaired. This can be used for future reference.

7.5.1 Fault Isolation

The ADM-2 is divided into four main parts: logic board, keyboard, power supply, and monitor. Each of these parts performs a function in the ADM-2. By analyzing the failure carefully, the probable cause can be determined. Table 7-1 is an ADM-2 Failure Analysis Guide designed to give the reader a probable starting point from which to begin troubleshooting.

Table 7-1. ADM-2 Failure Analysis Guide

TYPE OF FAILURE	PROBABLE LOCATION OF FAILURE			
	Logic Board	Keyboard	Power Supply	Monitor
Audio Signal	1	2		
Clear Memory	1	2		
Clear Memory (Power Up)	1			
Cursor Control	1	2		
EDIT Control Option	1	2		
Parity Error	1			
Receive Data*	1			
Transmit Data*	1	2		
Character/No Cursor	1			
No Character/Cursor	1			
No Character/No Cursor	3		2	1
Data/No Sync	2			1
Data Wavy			1	2
Randomly Generated, Wrong Characters**	1	2		

* Check word structure specification and baud rate.

** Insure good connection of cable from keyboard to logic board.

The following flow charts (Figures 7-1 to 7-4) illustrate the procedure to follow when troubleshooting a specific malfunction.




Figure 7-1. No Video Display/Erratic Video Flow Chart




Figure 7-2. I/O Problems Flow Chart







Figure 7-3. No Characters on Screen Flow Chart




TEST POINT 1. 5.4 V.D.C \pm 5MV RIPPLE
(ON POWER SUPPLY)




TEST POINT 2. HORIZONTAL DRIVE
(CONNECTOR J-4 PIN 8)



TEST POINT 3. VERTICAL DRIVE
(CONNECTOR J-4 PIN 9)



TEST POINT 4. VIDEO SIGNAL – SIGNAL WILL VARY W/DATA
(CONNECTOR J-4 PIN 4)



TEST POINT 5. KEYSTROBE – SIGNAL
SIGNAL IS TRUE WHILE KEY DEPRESSED
(CONNECTOR J-6 PIN 6)

Figure 7-4. Test Point Data

Figure 7-5 indicates the number of null codes required for each transmission speed.

TRANSMISSION SPEED	NUMBER OF NULL CODES							
	110	300	600	1200	1800	2400	4800	9600
CLEAR SCREEN	0	0	0	3	4	5	9	16
CHARS INS	0	0	0	0	0	0	0	0
CHAR DEL	0	0	0	0	0	0	0	0
LINE INS	0	0	0	3	4	5	9	17
LINE DEL	0	0	0	3	5	7	13	23
ERASE LINE	0	0	0	0	0	0	0	0
ERASE PAGE	0	0	0	3	5	6	10	17
SKIP	0	0	0	3	5	6	10	17
PAGE ROLL	0	0	0	3	5	6	10	17

Figure 7-5. Null Codes Required Versus Transmission Speeds

7.5.2 Fault Location Determination

CAUTION

By proper use of the oscilloscope and multimeter, it is relatively simple to isolate a problem to the component with a section determined to be failing. The logic diagrams and assembly drawings required are in Appendices A and B of this manual.

DISCHARGE HIGH VOLTAGE BEFORE ATTEMPTING TO REMOVE OR REPLACE THE MONITOR ASSEMBLY.

Monitor Troubleshooting Hints

The high voltage for the monitor is generated from its own self-contained power supply. Additionally, the monitor assembly includes its own low voltage (15V DC) power supply.


Table 7-2 is a guide to common monitor problems.

Figure 7-6 shows important monitor waveforms. Figure 7-7 shows the monitor input signal format. Figure 7-8 shows monitor circuit board component location.


Table 7-2. Monitor Troubleshooting Guide

PROBLEM	PROCEDURE
Screen is dark.	Check "A" bus Q106, Q105, CR2.
Loss of video.	CR105, Q101.
Power consumption is too high.	Check horizontal drive waveform; check proper placement of horizontal linearity sleeve; Q105, Q106.
Low voltage bus incorrect (for units with a low voltage supply).	Q202, Q203, Q1 (Note: Low voltage supply will indicate low or "0" volts due to its current limiting action if a short is evident in the "A" volt line.


WAVEFORMS




Q101-B
2.5V P-P




VI-CATHODE
20V P-P




CR101-ANODE
3V P-P




Q103-B
4.5V P-P




Q104-B
1.2V P-P




Q104-C
45V P-P



Q105-B
3V P-P



Q105-C
30V P-P



Q106-C
170V P-P

Figure 7-6. Monitor Voltage Waveforms

Internal Set Up Controls

- (1) Height
- (2) Vertical Linearity
- (3) Vertical Hold
- (4) Focus
- (5) Width
- (6) Low Voltage Adjust




Figure 7-7. Input Signal Format

NOTES:

1. The leading edges of Drive and Blanking waveforms must start at time I_1 . Nominal Blanking times should be observed.
2. H = Time from start of one line to start of next line.
3. V = Time from start of one field to start of next field.
4. Video pulse width should be equal to or greater than 100 nsec.




Figure 7-8. Monitor Circuit Board Component Location

Keyboard Troubleshooting Hints

The keyboard is considered a single replacement part except for the individual keys and the mounting hardware. The standard keyboard assembly contains 118 keys which provide pulses to the main logic board, which in turn generates the ASCII characters for transmission or display.

The most common problem with the keyboard is sticking of keys. Ensure that the cover is not binding the keys (sometimes the keys are hindered by the case pressing against them).

The ASCII code that should be generated by each key is shown in Table 5-2 in Section 5.

Main Logic Board Troubleshooting Hints

The main logic board is a self-contained functional unit, except for the power supply required to provide the +5V DC logic level.

Table 7-3 is a Main Logic Board Terminal Identification Chart. Each connector listed is explained below.

Connector J1 is for a Data Signal interface connection to the main logic board. Connectors J2 and J3 are used for the RS-232-C Extension Option and the Serial Printer Option, respectively.

Connector J4 supplies output signals from the main logic board to the CRT monitor. If the proper signals are present at connectors J5 and J6, examine the connector pins on P4.

Examine for obvious faults on main logic board. It is strongly recommended that no involved repairs be attempted on this board. Instead, contact the factory or authorized service representative.

Connector J5 primarily handles power inputs to the main logic board. The absence of proper inputs at terminals 1, 2, and 3 indicates failure in the AC power feed. A lack of proper voltage at terminal 6 indicates problems with the chassis mounted power supply or connector cable. Improper signals on terminals 4 and 5 indicate trouble with the main logic board.

Operate the keyboard and note if signal levels are present at terminals of connector J6; if signals are not present, examine keyboard assembly for obvious faults. Either repair or replace keyboard assembly.

Keyboard output levels are compatible with TTL circuits (logic "1" is +2.6V or greater at .10ma and logic "0" is less than 0.4V). The outputs are bounce free so that only one signal will be generated for each key depression. Two-key rollover interlocking is provided for all encoded keys. If a key is depressed before a previous operated key is released, the second key code is transmitted after the first key is released. A strobe pulse is provided with each encoded key output.

Figure 7-9 shows the main logic board assembly, detailing the terminal locations.

Power Supply Troubleshooting Hints

The power supply is mounted above the main circuit board on the chassis; it supplies the +5V DC to the main logic board (-5V, +12V, and -12V DC used by the main logic board are generated by regulator IC chips on the board itself).

The power supply is adjusted as follows:

- a. Set current limit potentiometer for maximum current output (this is normal operating position).

CAUTION

DISCONNECT POWER SUPPLY OUTPUT LOAD BEFORE PROCEEDING THROUGH THE FOLLOWING STEPS.

- b. Turn overvoltage protection potentiometer fully clockwise.
- c. Adjust output voltage to +6V DC (nominal).
- d. Adjust the overvoltage protection potentiometer counterclockwise to the point where output voltage is shut off.
- e. Turn output voltage fully counterclockwise, then slowly clockwise until the output voltage reaches +6V DC (nominal). The output should then fall to the overvoltage level, verifying correct overvoltage protection adjustment.
- f. Adjust the output voltage control to +5.2 volts DC, which is the normal operating voltage.

Table 7-3. Main Logic Board Terminal Identification Chart

CONNECTOR	TERMINAL SYMBOL	PINS	
RS-232-C Interface	J1	1-25	
RS-232-C Extension	J2	2	Transmit Data
		3	Receive Data
		4	Request to Send
		5	Clear to Send
		6	Data Set Ready
		8	Received Line Signal
		12	Secondary Received Line Signal
		19	Secondary Request to Send
Serial Printer (Option)	J3		
Monitor I/O	J4	1	Brightness
		2	Brightness
		3	Brightness
		4	Contrast
		5	Chassis Ground
		6	Video & Vertical Ground
		7	Horizontal Ground
		8	Horizontal Drive
		9	Vertical Drive
Logic Board Power	J5	1	AC Feed } 32 volts rms
		2	AC Feed }
		3	Equipment Ground
		4	Speaker
		5	Speaker
		6	DC Feed (+5 volts)
Keyboard I/O	J6	1	CTRL
		2	RESET
		3	
		4	BIT 8
		5	BIT 6
		6	BIT 4
		7	BIT 2
		8	BIT 1
		9	BIT 3
		10	BIT 5
		11	BIT 7
		12	PAGE EDIT
		13	SHIFT
		14	BREAK
		15	STROBE 1
		16	STROBE 0
		17	-20V POWER
		18	GROUND
		19	GROUND
		20	POWER } +5 volts
		21	POWER }
		22	PROTECT MODE
		23	CONVERSATIONAL MODE
		24	PROGRAM MODE




Figure 7-9. Main Logic Board Assembly with Terminal Locations

Troubleshooting ADM-2 Options

All ADM-2 options can be included in the previous troubleshooting procedures. The fastest way to determine if an optional device is failing, instead of the ADM-2 itself, is to simply replace or remove the option and test the ADM-2.

If an option operation only is failing, and the complete option cannot be removed from the unit, refer to the option drawings for locations of components while performing the procedures listed under Section 7.5, steps a-e.

7.6 RETURNING EQUIPMENT FOR REPAIR

Equipment returned to LSI must be shipped prepaid and must have a Return Goods Authorization (RGA) number on the outside top of the carton or the shipment may be lost, misrouted or returned to you. The following procedures should be followed:

- a. Prepare the following information:
 1. Model type of equipment to be returned.
 2. Serial number.
 3. Reported symptom (if failure).
 4. Type of modification or option to be installed (if applicable).

- b. Please call (714) 774-1010 ext. 371 or write to:

Lear Siegler Inc./EID
714 N. Brookhurst St.
Anaheim, CA 92803
Attn: Customer Service

Please state that you would like a Return Goods Authorization number. At this time, we will record the information you prepared as well as a purchase order number, if applicable.

- c. You will then be provided with an RGA number and the address of the depot where we request that you return the equipment.

NOTE

ALL MODIFICATIONS AND REPAIRS ARE FOB ANAHEIM, CALIFORNIA, CHICAGO, ILLINOIS, OR PHILADELPHIA, PENNSYLVANIA, WHICHEVER DEPOT IS USED. WARRANTY REPAIRS ARE TO BE SENT TO THE REPAIR DEPOT WITH FREIGHT PREPAID. THEY WILL BE RETURNED TO YOU WITH THE FREIGHT PREPAID.

APPENDIX A: ADM-2 PARTS LIST

129360-11 BOARD, PC ADM-2

COMPONENT NO.	QUANTITY	DESCRIPTION
128348-0	2	IC
128348-1	1	IC
128348-10	3	IC
128348-103	14	IC
128348-106	2	IC
128348-113	1	IC
128348-121	1	IC
128348-123A	2	IC
128348-125	22	IC
128348-1488	2	IC
128348-1489	3	IC
128348-1502	1	IC
128348-151	6	IC
128348-154	2	IC
128348-157	9	IC
128348-1602	2	IC
128348-161	13	IC
128348-164	1	IC
128348-166	1	IC
128348-173	3	IC
128348-175	17	IC
128348-193	5	IC
128348-2	13	IC
128348-26	1	IC
128348-27	6	IC
128348-30	1	IC
128348-3120	2	IC
128348-32	6	IC
128348-4	5	IC
128348-40	1	IC
128348-4102	16	IC
128348-42	4	IC
128348-74	12	IC
128348-7812	1	IC
128348-7912	1	IC
128348-8	10	IC
128348-85	6	IC
128348-86	6	IC
128348-93	1	IC
128349-104	4	CAP
128349-506	1	CAP
128349-805	8	CAP
128518-101	1	CAP, DM 15-101
128518-103	3	CAP
128518-104	12	CAP
128518-225	3	CAP 2.2 UF
128533-102	8	RESISTOR
128533-103	6	RESISTOR
128533-151	1	RESISTOR
128533-183	1	RESISTOR
128533-203	1	RESISTOR
128533-221	1	RESISTOR
128533-271	1	RESISTOR
128533-301	1	RESISTOR
128533-393	1	RESISTOR
128533-472	8	RESISTOR
128533-512	3	RESISTOR
128533-513	1	RESISTOR
128533-621	2	RESISTOR

129360-11 BOARD, PC ADM-2

COMPONENT NO.	QUANTITY	DESCRIPTION
128533-752	1	RESISTOR
128533-821	1	RESISTOR
128533-913	3	RESISTOR
128534-3	8	BRACKET
128578-0	8	IC
128578-10	8	IC
128578-20	3	IC
128578-30	4	IC
128578-4	7	IC
128578-50	2	IC
129308-2	1	CHARACTER GENERATOR
129309-1	1	ROM
129309-7	1	ROM
129329-104	6	CAP
129329-108	2	CAP
129349-107	1	CAP, TE1059.5
129360-13	1	BOARD, PC
129389-4	1	BRACKET
129471-151	1	RESISTOR
129471-911	2	RESISTOR, EB9115
129476-472	3	NETWORK, RESISTOR
801001	1	POT, 100K YQ8383
801002	1	POT, 500 YQ8384
802001	3	SOCKET CA14S10SD
802002	5	SOCKET CA16S10SD
802006	4	SOCKET CA24S10SD
802007	1	SOCKET CA28S10SD
802008	2	SOCKET CA40S10SD
802010	4	SOCKET, JACK 17-893
802011	17	SOCKET, SHORT PIN 17-1208
802012	40	CONNECTOR, 17-1209
804001	1	SWITCH, MSS-2250R
804002	1	SWITCH, MSS4350
804004	1	SWITCH, 435640-2
804005	2	SWITCH, 435640-3
804006	1	SWITCH, 435640-4
804008	1	SWITCH, CTS-235-1
804013	1	SWITCH, 1A216002G
805003	2	CAPACITOR, DM15-240
808001	1	RECTIFIER, BRIDGE MDA970-1
808003	6	DIODE, 1N 914
808005	1	DIODE, 1N 4002
809007	1	CONNECTOR, 09-18-5031
809010	1	CONNECTOR, 09-18-5061
809011	1	CONNECTOR, 09-18-5094
809013	4	CONNECTOR, 17-304-01
810001	2	TRANSISTOR, 2N3904
810004	2	TRANSISTOR, 2N5550
811002	AS REQ	CRYSTAL, 800A-10410.4KHZ
811006	1	CRYSTAL, 800A-12492.5KHZ
811007	1	CRYSTAL, 800A-4608KHZ
815002	1	COVER, 435238-5
819001	1	ISOLATOR, OPTICAL MCT-2
822402	2	NUT, 4-40 8003
822403	16	NUT, 4-40 5M PATT
823403	2	WASHER, 4 EXT. TOOTH
824006	8	RIVET, R3479X3/16
839001	2	INSULATOR, MYLAR, 43-77-2
839003	2	INSULATOR, 97405 OR 4X1/32

129356

KEYBOARD ASSY, ADM-2

COMPONENT NO.	QUANTITY	DESCRIPTION
129351-1	1	KEYBOARD
129353-3	1	HOUSING KEYBOARD
129355-3	1	CHASSIS, KEYBOARD DURA-COAT
129355-7	1	PLATE, PROTECTIVE
129395-41	1	CABLE
821406	4	SCREW, 4/24 SELF-TAP
821604	8	SCREW, 6-32X3/8 SEMS
823402	4	WASHER, SPLIT LOCK
823603	2	WASHER, 6 FLAT
832002	5	GROMMET, H559-3-2
832003	5	PLUNGER, NYLATCH H 323-3-3-2
832005	1	GROMMET, 1-62 G51H-B
834001	2	CLAMP, CABLE 3/8-6B
841001	6	FOOT, SJ151
841002	3	FOOT, SJ5504

129350

ADM-2 FINAL ASSY

COMPONENT NO.	QUANTITY	DESCRIPTION
128565-25	1	WIRE ASSY, 10" WHITE
128565-26	1	WIRE ASSY
128565-5	2	WIRE ASSY
128565-6	1	WIRE ASSY
128565-8	1	WIRE ASSY
128565-9	1	WIRE ASSY
128587-1	2	CAP
128595-3	1	PLATE, HINGE
129302-2	1	MONITOR, P4 ETCH
129305-13	1	BRACKET, FAN
129318-1	1	CABLE ASSY
129318-21	1	CABLE
129318-31	1	CABLE
129336-13	1	NAMEPLATE
129336-15	1	NAMEPLATE
129336-17	1	NAMEPLATE
129336-19	1	NAMEPLATE
129351-1	1	KEYBOARD
129352-3	1	HOUSING
129353-3	1	HOUSING KEYBOARD
129354-25	1	PANEL, REAR
129354-3	1	CHASSIS, TOP
129354-5	1	CHASSIS, BASE
129354-9	1	DUCT
129355-3	1	CHASSIS, KEYBOARD DURA-COAT
129355-7	1	PLATE, PROTECTIVE

COMPONENT NO.	QUANTITY	DESCRIPTION
129358-3	1	PLATE, ID
129360-11	1	BOARD, PC
129362	1	LOGO
129364-3	1	PLATE, ID
129365-5	1	NAMEPLATE
129366-3	1	BRACKET, HEATSINK
129395-41	1	CABLE
129398-3	1	REGULATOR
129398-5	1	TRANSFORMER
129455-3	1	CORD, POWER 115VAC
129487-1	1	SPEAKER
804003	1	SWITCH, TA101-TWB
815001	1	GUARD, FINGER, 6-182-033
819002	1	GASKET, 3/16X3/4X5'
821003	2	SCREW, 10-32X5/8 SEMS
821004	1	SCREW, 10-32X3/8 SEMS
821406	4	SCREW, 4/24 SELF-TAP
821604	17	SCREW, 6-32X3/8 SEMS
821605	3	SCREW, 6-32X1/2 SEMS
821607	1	SCREW, 6-32X5/8 TRUSS HEAD SS
821608	2	SCREW, 6-32X1/2 TRUSS HEAD SS
821609	2	SCREW, 6-32X3/4 TRUSS HEAD SS
821610	6	SCREW, 6-32X1/4 SEMS
821611	2	SCREW, 6-32X1/4 FH PHILLIPS
822602	8	NUT, PRESS 6-32-2
822603	4	NUT, NYLON N632-X
823003	1	WASHER, FLAT 10
823402	4	WASHER, 4 SPLIT LOCK
823603	2	WASHER, 6 FLAT
824003	8	RIVET, POT AD56ABS
824004	2	RIVET, POP AD52ABS
824005	3	RIVET, POP AAL63
83003	10	FASTENER, CADLE PANDUIT PLTIM-M
83004	1	FASTENER, SR-6P3-4
83005	3	FASTENER, SUPPORT LCBS-3N
83006	3	FASTENER, NAIL #16X1/2
832002	5	GROMMET, H559-3-2
832003	5	PLUNGER, NYLATCH H 323-3-3-2
832005	1	GROMMET, 1-62 G51H-B
834001	2	CLAMP, CABLE 3/8-6B
836001	1	CIRCUIT BREAKER, 81504.5
837001	1	BLOCK, 912-2-K179-K475-K474
838002	1	FAN 3-15-2470
839004	5	INSULATOR, NYLON NWG-3124
839006	4	INSULATOR, NYLON SP73
839007	4	INSULATOR, NYLON SP37
841001	12	FOOT, SJ151
841002	3	FOOT, SJ5504

**APPENDIX B: ADM-2 WIRE LIST,
CABLING, AND PIN ASSIGNMENTS**

WIRE LIST



(Drawing No. 129359)

Qty.	Find No.	Part or Identifying No.	Nomenclature or Description	Material or Code Ident	Specification
1	1	129395-41	Cable		
	2				
A/R	3	8919(See list for color)	Wire, 20AWG (10x30)	-102O. D.	Belden or Equivalent
1	4	129318-1	Cable, Monitor		
1	5	129318-21	Cable, Power		
1	6	128567	Power Cord		
2	7	128565-5	Wire Assy 8" blk	16 AWG	
1	8	128565-6	Wire Assy 8" Wht	16 AWG	
1	9	128565-8	Wire Assy 4" blk	16 AWG	
1	10	128565-14	Wire Assy 17" blk	16 AWG	
1	11	128565-9	Wire Assy 13" blk	18 AWG	
1	12	128565-10	Wire Assy 13" wht	18 AWG	
1	13	128565-24	Wire Assy 10" brn	18 AWG	
1	14	128565-25	Wire Assy 10" wht	18 AWG	
1	15	128565-26	Wire Assy 10 yel	18 AWG	
1	16	129318-31	Cable, Power		
2	17	3000 #20A	Tab Terminal .250		Arkless or Equivalent
A/R	18	FIT-105	Heat Shrinkable Tubing		Alpha or Equivalent

Termination Information						Wire Information							
Line #	Fig #	Wire # or Color	From		To		From End		To End		Wire or Cable	Lgth	
			Ref. Des.	Pin	Ref. Des.	Pin	Conn	Termination	Conn	Termination			
1	2		P4		Mon	P1					4		
2	2		P5		1*						5		
3		blk			S1	2							
4	1	wht			TS1	2A					6		
5		grn			2*								
6	1	blk	Fan	1	TS1	1B	(110 Tab)		(250 Tab)		7	(8)	
7	1	wht	Fan	2	TS1	2B	(110 Tab)		(250 Tab)		8	(8)	
8	1	blk	S1	1	CB1	1	(250 Tab)		(110 Tab)		9	(4)	
9	15*	blk	CB1	2	TS1	1A	(110 Tab)		(250 Tab)		7	(8)	
10	25*	blk	T1	1	TS1	1C	4*		(250 Tab)		11	(13)	
11	25*	wht	T1	2	TS1	2C	4*		(250 Tab)		12	(13)	
12	2	blk	Mon ^{3*}		TS1	1D			17, 18				
13	2	wht	"		TS1	2D			17, 18				
14	2	brn	T1	11	Reg	Cap+	4*		(Spade)		13	(10)	
15	2	wht	T1	12	Reg	AC	4*		(250 Tab)		14	(10)	
16	2	yel	T1	10	Reg	AC	4*		(250 Tab)		15	(10)	
17	25*	blk	T1	1	T1	3	4*		4*		3	(3)	
18	25*	wht	T1	2	T1	4	4*		4*		3	(3)	
19			KB	6*	P6								
20	2		P7		P. S Reg						16		
21	Detail	blk	CB1	2	T1	1	(110 Tab)		4*		10	(17)	
22	A	blk	T1	2	TS1	1C	4*		(250 Tab)		11	(13)	
23	Fig 2	wht	T1	4	TS1	2D	4*		(250 Tab)		12	(13)	
24	230 V	blk	T1	1	T1	2	4*		4*		3	(3)	

CODE NOTES: 1* - See 129318-21 for termination
 2* - Terminate at GRD STUD
 3* - Terminate existing wire from monitor
 4* - Soldered termination
 5* - 110V, 60 Hz
 6* - See 129395-41 for term cable called out on 129356-1 KB Assy.

CABLING



NOTES:

Remove green wire in cable 129318-1 terminated at chassis ground and terminate under mount screw of TS-1.

Route 129318-1 and 129318-21 cable assemblies between monitor and TS-1.

A.C. Wires 128565-9 and -10 shall be routed over and secured to top of fan along with monitor A.C. and fan A.C. wires.


I.C. PIN ASSIGNMENTS FOR ADM SERIES

TYPE	PAGE	FUNCTION
7400	B-6	QUAD 2 NAND
74H01	B-6	QUAD 2 NAND
7401	B-6	HEX 1 NAND (O.C.)
7402	B-6	QUAD 2 NOR
7404	B-6	HEX 1 NAND
74H04	B-6	HEX 1 NAND
7405	B-6	HEX 1 NAND WITH OPEN COLLECTER
7408	B-7	QUAD 2 AND
7410	B-7	TRIPLE 3 NAND
74H20	B-7	DUAL 4 NAND
7426	B-6	QUAD 2 NAND (H.V.) – SAME AS 7400
7427	B-7	TRIPLE 3 NOR
7430	B-8	SINGLE 8 NAND
74H30	B-8	SINGLE 8 NAND
7432	B-8	QUAD 2 OR
7440	B-8	DUAL 4 NAND BUFFER
74H40	B-8	DUAL 4 NAND BUFFER
7442	B-8	1 OF 10 DECODER
74H51	B-9	DUAL AND/OR
7474	B-9	DUAL D FLIP-FLOP
74H85	B-9	4 BIT COMPARATOR
7486	B-9	QUAD 2 EXCLUSIVE OR
7493	B-10	4 BIT BINARY COUNTER
74H103	B-10	DUAL J-K FLIP-FLOP
74H106	B-10	DUAL J-K FLIP-FLOP

I.C. PIN ASSIGNMENTS FOR ADM SERIES (Cont.)

TYPE	PAGE	FUNCTION
745S113	B-10	DUAL J-K FLIP-FLOP W/PRESET
74121	B-11	MONOSTABLE MULTIVIBRATOR
74123	B-11	DUAL MONOSTABLE MULTIVIBRATORS W/CLEAR
74125	B-11	QUAD TRI-STATE BUS
74151	B-11	BINARY DATA SELECTOR/MULTIPLEXER
74154	B-12	1 OF 16 DECODER
74157	B-12	QUAD 2 TO 1 DATA SELECTOR
74161	B-12	BINARY HEX COUNTER
74164	B-12	8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER
74166	B-13	8-BIT SHIFT REGISTER
74173	B-13	4-BIT D-TYPE REGISTER W/TRI-STATE OUTPUTS
74175	B-13	QUAD D-TYPE FLIP-FLOP
74193	B-13	4-BIT UP/DOWN COUNTER DUAL CLOCK/WITH CLEAR
75188	B-14	QUAD LINE DRIVER (RS232-C)
MC1488L	B-14	QUAD LINE DRIVER (RS232-C)
75189	B-14	QUAD LINE RECEIVER (RS232-C)
MC1489L	B-14	QUAD LINE RECEIVER (RS232-C)
2102	B-14	1024-BIT STATIC RAM
2602	B-14	1024-BIT STATIC RAM
1502	B-14	F.I.F.O. BUFFER REG.
1602	B-15	ASYNCHRONOUS RECEIVER/TRANSMITTER
3120	B-15	QUAD 80 BIT STATIC SHIFT REGISTER
129308-02	B-15	ROM
129309-01	B-15	ROM


MFG. NO. SN 74H01N
 SN 74HOON
 SN 7400N
 SN 7426N
 N 8H80A



QUAD 2 NAND

SIZE	CODE IDENT	00	H01	REV
A	98438	08	26	N/C
SCALE	NONE	SHEET		


MFG. NO. SN 7401N



HEX 1 NAND (OC)

SIZE	CODE IDENT	01		REV
A	98438			N/C
SCALE	NONE	SHEET		


MFG. NO. SN 7402N



QUAD 2 NOR

SIZE	CODE IDENT	02		REV
A	98438			N/C
SCALE	NONE	SHEET		






MFG. NO. SN 74H04N
 SN 7404N
 SN 7405N



HEX 1 NAND

SIZE	CODE IDENT	04/05		REV
A	98438			N/C
SCALE	NONE	SHEET		



MFG. No. SN7408N



QUAD 2 AND

SIZE	CODE IDENT	REV
A	98438	08
SCALE None		SHEET 2



MFG. NO. SN7410N
SN7410N
SN7410N
UGA900359X



TRIPLE 3 NAND

SIZE	CODE IDENT	REV
A	98438	10/11
SCALE NONE		SHEET



MFG. NO. SN74H20N
SN7420N
SN74H20N



DUAL 4 NAND

SIZE	CODE IDENT	REV
A	98438	20/21
SCALE NONE		SHEET


MFG. NO. 8875A
SN7427N



TRIPLE 3 NOR

SIZE	CODE IDENT	REV
A	98438	875/27
SCALE NONE		SHEET



MFG. NO. SN74H30N
SN7430N



SINGLE 8 NAND

SIZE	CODE IDENT	REV
A	98438	4/C
30		
SCALE NONE	SHEET	


MFG. No. SN7432N



QUAD 2 OR

SIZE	CODE IDENT	REV
A	98438	4/C
32		
SCALE NONE	SHEET 1/1	


MFG. NO. SN74H40N
SN7440N



DUAL 4 NAND BUFFER

SIZE	CODE IDENT	REV
A	98438	4/C
40		
SCALE NONE	SHEET	


MFG. NO. SN7442N



10 OF 10 DECODER

SIZE	CODE IDENT	REV
A	98438	4/C
42		
SCALE NONE	SHEET	


MFG. NO. SN74H51N



DUAL 2 AND/OR

SIZE	CODE IDENT	REV
A	98438	H51
SCALE	SHEET	


MFG. NO. SN7474N



DUAL D FLIP-FLOPS

SIZE	CODE IDENT	REV
A	98438	74
SCALE	NONE	SHEET



MFG NO. SN74H85



4-BIT COMPARATOR

SIZE	CODE IDENT	REV
A	98438	H85
SCALE	SHEET	


MFG. No. SN7486N



QUAD 2 EXCLUSIVE OR

SIZE	CODE IDENT	REV
A	98438	86
SCALE	NONE	SHEET 23



MFG. NO. SN7493N



4-BIT BINARY COUNTER

SIZE	CODE IDENT	REV
A	98438 93	
SCALE NONE	SHEET	


MFG. NO. SN74H103N



DUAL J-K FLIP-FLOP

SIZE	CODE IDENT	REV
A	98438 H 103	
SCALE NONE	SHEET	



MFG. NO. SN74H106N



DUAL J-K FLIP-FLOPS

SIZE	CODE IDENT	REV
A	98438 H106	1/2
SCALE NONE	SHEET	


MFG. No. SN74S113N



DUAL J-K FLIP-FLOP
W/ PRESET

SIZE	CODE IDENT	REV
A	98438 3113	N/E
SCALE NONE	SHEET 32	



MFG. NO. SN74121N



MONOSTABLE MULTIVIBRATOR

SIZE	CODE IDENT	REV
A	98438	121
SCALE NONE		SHEET

MFG. No. SN74123N







NOTE: NATIONAL 74123 is different in (clk @ pin 11) it is not tied to the input gate.

DUAL MONOSTABLE MULTIVIBRATORS WITH CLEAR

SIZE	CODE IDENT	REV
A	98438	123
SCALE NONE		SHEET 35


MFG. No. SN74125N



QUAD TRI-STATE BUS

SIZE	CODE IDENT	REV
A	98438	125
SCALE NONE		SHEET 36

Mfg. No SN74151
SN74151A




151A, 151

SELECT		INPUTS				OUTPUTS			
C	B	A	S	Y	W	D0	D1	D2	D3
X	X	X	1	0	1				
0	0	0	0	0	0	D0	D1	D2	D3
0	0	1	0	0	1				
0	1	0	0	0	2				
0	1	1	0	0	3				
1	0	0	0	1	4				
1	0	1	0	1	5				
1	1	0	0	1	6				
1	1	1	0	1	7				

BINARY DATA SELECTOR/MULTIPLEXER

SIZE	CODE IDENT	REV
A	98438	151 / 151A
SCALE NONE		SHEET 37


MFG. NO. SN74154N



1 OF 16 DECODER

SIZE	CODE IDENT	REV
A	98438	154
SCALE NONE	SHEET	

MFG. No. SN74157N




Strobe:
 Select = 0 → A inputs
 Select = 1 → B inputs

QUAD 2 to 1 DATA Selector

SIZE	CODE IDENT	REV
A	98438	157
SCALE NONE	SHEET 39	

MFG. NO. U6B931659X
 U6B931059X
 74161N




Vcc = PIN 16
 GND = PIN 8

BINARY HEX. CTR.

SIZE	CODE IDENT	REV
A	98438	161
SCALE NONE	SHEET	


MFG. No SN74164N



8-Bit Parallel-out Serial Shift REG.

SIZE	CODE IDENT	REV
A	98438	164
SCALE NONE	SHEET 41	


MFG. No. SN74166



8-Bit Shift Register

SIZE	CODE IDENT	REV
A	98438	166
SCALE	NONE	SHEET 42

MFG. No. SN74173N




4-Bit D-Type Reg. w/Tri-State Outputs

SIZE	CODE IDENT	REV
A	98438	173
SCALE	NONE	SHEET 43

MFG. No. SN74175N

INPUTS		OUTPUTS	
CLEAR	CLK	D	Q
L	X	X	L H
H	↑	H	H L
H	↑	L	L H
H	L	X	Q ₀


Function Table



QUAD D-TYPE FLIP-FLOP

SIZE	CODE IDENT	REV
A	98438	175
SCALE	NONE	SHEET 44


MFG. No. SN74193



4-BIT UP/DOWN COUNTER
DUAL Clock / with Clear

SIZE	CODE IDENT	REV
A	98438	193
SCALE	NONE	SHEET 46


Mfg. No. SN75188
MC1488L



RS232C (Output -12 to +12)
QUADRUPLE LINE DRIVER

SIZE	CODE IDENT	SN75188	REV
A	98438	MC1488L	N/C
SCALE	None	SHEET	49



Mfg. No. SN75189, SN75189A
MC1489, MC1489A



RS232C (Input -12 to +12)
QUAD LINE RECEIVERS

SIZE	CODE IDENT	75189, 75189A	REV
A	98438	MC1489, MC1489A	N/C
SCALE	None	SHEET	50


MFG. No. MN2102
2602



1024-Bit Static RAM

SIZE	CODE IDENT	2102	2602	REV
A	98438			N/C
SCALE	None	SHEET	56	


MFG. No. 1502



F.I.F.O. Buffer Reg.

1502


MFG. NO. 1602



ASYNCHRONOUS RECEIVER/TRANSMITTER

1602


MFG. NO. 3120



QUAD 80 BIT STATIC SHIFT REGISTER

3120


MFG. NO. 129308-02



ROM

129308-02

MFG. NO. 129309-01



*MCM6561 and MCM6562 are pre-programmed to be selected with a low input at CS.

ROM

129309-01

APPENDIX C: ADM-2 OPTION DRAWINGS



QTY REQD				PARTS LIST			
No.	13	9	AD	PART NUMBER	DESCRIPTION	LOCATION/REF DES	NOTES
1	1	1	1	128348-1602	UART	D3	
2	2	2	2	128534-01	BRACKET		
3	REF	REF	REF	17-304-01	CONN HOUSING	AMPHENOL J3	
4	1	1	1	17-1208	SOCKET, SHORT	" @ 20	
5	6	6	6	17-1209	SOCKET, LONG	" @ 1,2,3,4,7,8	
6	1	1	1	17-893	JACK SOCKET	"	
7	4	4	4	4-40	NUT, HEX, STL, SMALL PATTERN		
8	1	1	1	CA 40 S-10,SD	SOCKET, 40 PIN	CIRCUIT ASSEMBLY	
9	1	1	1	128349-107	CAPACITOR, 100UF, 3V	SPRAGUE	
10	1	1	1	1N914	DIODE		
11	1	1	1	128533-512	RESISTOR 5.1K		
12	1	1	1	" -203	" 20K		
13	1	1	1	128348-123	I.C.	A15	

SEE NOTE A

	ON	OFF	
4	EN PARITY	INH PARITY	4
3	1 STOP	2 STOP	3
2	7 BIT	8 BIT	2
1	ODD PARITY	EVEN PARITY	1

PTR
1602
@ D3

@ D3



@ A18

A. IF INTERNAL DELAY (RTS1 TO CTS1) IS REQUESTED @C9
CUT ETCH TO PIN 20 OF J3.

OPTION 1	SIZE A	CODE IDENT 98438	129504	REV B
TITLE PRINTER	SCALE	SHEET 2		
SHEET 1 OF 2				

Form # 10-1011A

QTY REQD		PARTS LIST				
NO.			PART NUMBER	DESCRIPTION	LOCATION/REF DES	NOTES
1		1	128348-1488	I.C.	A12B	
2		1	128518-103	CAPACITOR		
3						
4						
5		1	128348-123	I.C.	A15	
6						
7		1	435640-3	SWITCH 5 POS	AMP	
8		1	435640-2	SWITCH 4 POS	AMP	
9						
10		REF		ROM	REF	1
11		REF		PROM	REF	1
12						
13						

NOTES: 1. SEE SHEET 16 FOR ROM/PROM PLACEMENT

OPTION 1
 TITLE PRINTER
 SHEET 2 OF 2

SIZE A	CODE IDENT 98438	129504	REV B
SCALE		SHEET 3	

QTY		PARTS LIST			
NO.		PART NUMBER	DESCRIPTION	LOCATION/REF DES	NOTES
1					
2	2	128348-125		B7, C7	
3	2	128348-173		B4, C4	
4					
5					
6	1	435668-7	SWITCH	AMP INC @A6	
7	1	435238-5	COVER	"	
8					
9		REF	ROM	REF	3
10		REF	PROM	REF	3
11					
12					
13					

NOTES: 1. ADD JUMPER E101-E102
 2. PLACE "CONV" SW. IN "BLOCK" (MIDDLE) POSITION
 3. SEE SHEET 16 FOR ROM/PROM DESIGNATION & PLACEMENT

OPTION 2	SIZE A	CODE IDENT 98438	129504	REV B
TITLE POLLING	SCALE	SHEET 4		
SHEET 1 OF 1				

Form # 10-1011A



FWD		QTY READ		PARTS LIST			
NO.				PART NUMBER	DESCRIPTION	LOCATION/REF DES	NOTES
1			2	MCT-2	OPTICAL ISOLATOR	MONSANTO	
2			2	2N3904	TRANSISTOR		
3			2	2N5550	"		
4			1	1N4002	DIODE		
5			1	1N914	"		
6			1	128533-221	RESISTOR 220		
7			2	-621	" 620		
8			2	-472	" 4.7 K		
9			3	-913	" 91 K		
10							
11			1	M55-2250	SWITCH	ALCOSWITCH	
12			2	EB9115	RESISTOR, 910, .5W,	ALLEN BRADLEY	
13							

SEE 129360-11 FOR LOCATION

Form # 10-1011A

OPTION 3
 TITLE CURRENT LOOP
 SHEET 1 OF 1

SIZE
A

CODE IDENT
98438

129504


REV
B

SCALE

SHEET **5**



QTY REQD		PARTS LIST				
NO.			PART NUMBER	DESCRIPTION	LOCATION/REF DES	NOTES
1		1	128348-1488	IC.		
2		REF	17-304-01	CONN, HOUSING	AMPHENDL J2	
3		1	17-1208	SOCKET, SHORT	" @19	
4		9	17-1209	SOCKET, LONG	" @1-8,12	
5		1	17-893	JACK SCREW	"	
6		2	128534-03	BRACKET, CONN		
7		2		POP RIVET		
8		4	4-40	NUT, HEX, STL, SMALL PATTERN		
9						
10						
11						
12						
13						



OPTION 4	SIZE A	CODE IDENT 98438	129504	REV B
TITLE RS232 EXTENSION	SCALE		SHEET 6	
SHEET 1 OF 1				

FORM # 10-10118



QTY REQD		PARTS LIST				
NO.			PART NUMBER	DESCRIPTION	LOCATION/REF DES	NOTES
1		1	800-A-10.4104 MHZ	CRYSTAL	STANDARD CRYSTAL	M3
2						
3						
4						
5						
6						
7						
8						
9						
10						
11						
12						
13						

REPLACES 12.4925 MHZ CRYSTAL



OPTION 5	SIZE A	CODE IDENT 98438	REV B
TITLE 50 HZ OPERATION	129504		
SHEET 1 OF 1	SCALE	SHEET 7	



Qty		PARTS LIST			
NO.		PART NUMBER	DESCRIPTION	LOCATION/REF DES	NOTES
1		REF 129309	ROM		
2		REF 129309			
3					
4	3	09-64-1122	FLAT WAFER, 12 PIN	MOLLY	
5					
6	1	129385	P.C. BOARD		
7					
8					
9	1	129390			
10	1	ICY-246-52	SOCKET	ROBINSON-NUGENT @ K26	
11	2	SP-72	STANDOFF ³ / ₄	WELKESSEIR	
12	2	SP-53	" ⁷ / ₁₆	"	
13	2	SP-41	" ¹ / ₄	"	

NOT AVAILABLE

OPTION 6	SIZE A	CODE IDENT 98438	129504	REV B
TITLE EXTENDED MEMORY	SCALE	SHEET 8		
SHEET 1 OF 1				

Form # 10-1011a

	ON	OFF		
SWITCH ONLY ONE	6	BITB-TSBB	BITB-1	6
	5	BITB-0	BITB-1	5
	4	EN PARITY	INH PARITY	4
	3	1 STOP	2 STOP	3
	2	7 BIT	8 BIT	2
	1	ODD PARITY	EVEN PARITY	1

1602
@ D1

	ON	OFF		
SEE OPT. 1 →	5	INH W/RTS	REV DATA-NORM	5
	4	OPT 1		4
	3	INH BREAK	BREAK	3
	2	DEL # CD	RTS NORM	2
	1	DEL W/CTS	RTS NORM	1

@ C9

FOR JUMPERS AT E62-65 REFER TO 129501

Form # 10-1011A

OPTION	7	SIZE	CODE IDENT	129504	REV
TITLE	INTERFACE	A	98438		B
SHEET	1 OF 1	SCALE		SHEET	9

JUMPER E103 TO 104 WILL INHIBIT DELAY

Form # 10-1011a

OPTION 8
TITLE RTS TURN OFF DELAY
SHEET 1 OF 1

SIZE

A

CODE IDENT

98438

129504

REV

B

SCALE

SHEET 10

QTY REQD		PARTS LIST				
NO.			PART NUMBER	DESCRIPTION	LOCATION/REF DES	NOTES
1		REP	129331-15	PROM	M23	1
2		REP	129331-16	PROM	M24	1
3						
4						
5						
6						
7						
8						
9						
10						
11						
12						
13						

NOTES: 1. SEE SHEET 16 FOR PROM PLACEMENT
 2. REMOVE ROM @ J25

OPTION 9	SIZE A	CODE IDENT 98438	129504	REV P1
TITLE ESC TRANSMIT	SCALE	SHEET 11		
SHEET 1 OF 1				

FORM # 10-1011A

BEND PIN 36 ON 1602 @ D1 OUT OF SOCKET

Form # 10-1011A

OPTION 10
TITLE 2 STOP BITS
SHEET 1 OF 1

SIZE A	CODE IDENT 98438	129504	REV B
SCALE		SHEET 12	

QTY REQD		PARTS LIST				
NO.			PART NUMBER	DESCRIPTION	LOCATION/REF DES	NOTES
1		1	800-A-6.912 MHZ	CRYSTAL	STANDARD CRYSTAL	1,2,3
2						
3						
4						
5						
6						
7						
8						
9						
10						
11						
12						
13						

NOTES:


1. SWITCH POSITION #3 WILL PRODUCE 1800 BAUD
2. WITH CRYSTAL INSTALLED 1800 BAUD IS THE ONLY CORRECT FREQUENCY. ALL OTHER SWITCH POSITIONS ARE OFF FREQUENCY
3. PRINTER BAUD RATES ARE ALSO OFF FREQUENCY

OPTION	11	SIZE	A	CODE IDENT	98438	REV	B
TITLE	1800 BAUD			129504			
SHEET	1 OF 1	SCALE				SHEET	13

FORM # 10-1011A



QTY REQD		PARTS LIST				
No.			PART NUMBER	DESCRIPTION	LOCATION/REF DES	NOTES
1		1	128348-123	I.C.	A15	
2						
3		1	128349-157	CAP 150/3V	SPRAGUE	
4		1	128533-513	RES 51K		
5		1	1N914	DIODE		
6						
7						
8						
9						
10						
11						
12						
13						



OPTION 12	SIZE A	CODE IDENT 98438	129504	REV B
TITLE TIME OUT	SCALE	SHEET 14		
SHEET 1 OF 1				

Form # 10-1011A

QTY READ		PARTS LIST				
NO.			PART NUMBER	DESCRIPTION	LOCATION/REF DES	NOTES
1			129331-11	PROM	M23	1
2			129331-12	PROM	M29	1
3						
4						
5						
6						
7						
8						
9						
10						
11						
12						
13						

NOTES: 1. SEE SHEET 16 FOR PROM PLACEMENT
 2. REMOVE ROM @ J25

OPTION 13
 TITLE LOAD CURSOR MOD:
 SHEET 1 OF 1

SIZE	CODE IDENT	REV
A	98438	B
SCALE	SHEET 15	

Form # 10-1011A

ROM/PROM PLACEMENT

F/N	CONFIGURATION							PART NO.	LOC	PAGE
	STD.	STD w/OPT 1 AND/OR OPT. 2	OPT. 9	OPT. 9 w/OPT. 1	OPT. 13	OPT. 13 w/OPT. 1	OPT. 13 w/OPT. 2			
1	1	1						129309-01	J25	φ-3
2		1						129309-07	J26	4-7
3										
4										
5					1	1	1	129331-11	M23	φ-1
6					1	1	1	129331-12	M24	2-3
7				1	1		1	129331-13	M25	4-5
8						1	1	129331-14	M26	6-7
9			1	1				129331-15	M23	φ-1
10			1	1				129331-16	M24	2-3


NOTE: 1. OPT'S. 3, 4, 5, 7, 8, 10, 11, 12 NOT DEPENDENT ON ROM OR PROM

Form # 10-1011a


SIZE A	CODE IDENT 98438	129504	REV B
SCALE		SHEET 16	

APPENDIX D: ADM-2 SUBASSEMBLIES

KEYBOARD




D-5




2134-039	
ISSUE ON	
Maxi-Switch Co. MINNEAPOLIS, MINN. 55411	
NAME	SCHEMATIC - LEAR SEIGLER
MATERIAL	
FINISH	SCALE
DRAWN BY	ERIC ALBERTSON DATE: 2-24-75
APPROV BY	R.P. Tompkins DATE: 2-24-75
SHEET 2 OF 2	PART NO. 2602-020

D-6



- ⓐ 75K, 91K OPTIONAL
- ⓑ 0.2K, 100K & 110K OPTIONAL
- ⓐ STANDARD DETECTION CIRCUIT



UNLESS OTHERWISE NOTED
ALL DIMENSIONS ARE IN INCHES


MANUFACTURE PARTS
AND/OR ASSY'S PER
K.T.C. DOCUMENT:

F T P
036-0578

REV.	ECO	BY	DESCRIPTION	APP	DATE
1		J.M.	PL270 RELEASE	MMS	11/66
2		G.B.	REVISED PER PROTO PKG. RELEASE TO DRAG.	MMS	4/16/67

UNLESS OTHERWISE NOTED ALL DIMENSIONS NOT TO SCALE	TOL. EXCEPT AS NOTED	ITEM SCALE	PART NO.	DESCRIPTION	QTY.
XXX	HOLE DIA. PRACT. ± 1/64"	1/16"		TITLE	
USED ON LEAR SIR & LER ADM-2	RELEASED 4/4/67			SCHEMATIC	
	APP: MMS			keytronic corporation	DRG. NO. 035-01468
	CH: MMS			SPOKANE, WASH., U.S.A.	SHEET 1 OF 2
	DR: JWS				

APPROVED FOR RELEASE									
RELEASE TO PROO									




NOTE:
 PROPRIETARY DOCUMENT
 NOT TO BE DISCLOSED
 TO UNAUTHORIZED PERSONS

- ④ ADD IF MATRIX IS NOISY; 100pt NOMINAL
 ③ INCREASE VALUE IF KEY LOCKS UP
 2. CAPACITOR VALUES IN μ f
 1. RESISTOR VALUES IN OHMS, $\pm 5\%$, $\frac{1}{4}$ W
- NOTES-

NOTICE OF DISSEMINATION RESTRICTIONS	MANUFACTURE PARTS ASBOM ASSTY'S P/N I.T.E. DOCUMENTS	UNLESS OTHERWISE NOTED ALL DIMENSIONS ARE IN INCHES	TOL. EXCEPT AS NOTED	ITEM SCALE	PART NO.	DESCRIPTION	REV.
	444 036-0578	XXX DIMENSION NOT TO SCALE	HOLE DIA.	---	TITLE SCHEMATIC		
	APR 20 1964	RELEASED	FRACT. $\pm 1/64$	Key Tronic Corporation SCARLETT, N.J., U.S.A.			
	CH	APR 20 1964	XX $\pm .01$ XXX $\pm .005$ ANG. $\pm .9$				
					DWG. NO. 35-01468	SHEET 2 OF	


D-7



PART NO 262036		ISSUE 1	
600 NO.	REVISION	DATE	AUTH.
000187	RELEASED	7/1/74	


Maxi-Switch Co.		WHEATON, ILL. 60155	
NAME	LEAR SIEGLER MODIFIED - ADM 2		
MATERIAL			
FINISH	SCALE		
DRAWN BY	RA011	DATE	AUGUST 23, 1974
APP'D BY	<i>C. J. ...</i>	DATE	8/28/74
SHEET 1 OF 2	PART NO. 262036	ISSUE	1

D-9



PART NO 262036		ISSUE 1	
REV. NO.	REVISION	DATE	AUTH.
001	RELEASED	8/24/76	EM


Maxi-Switch Co.		WINDSOR, MASS. 01903	
NAME	LEAR-SIEGEL-MODIFIED ADM 2	FINISH	SCALE
MATERIAL		DRAWN BY	RADIL
		DATE	AUGUST 23, 1976
APPROVED BY		DATE	8/24/76
SHEET 2 OF 2	PART NO 262036	ISSUE	1




D-10

SIZE	CODE IDENT NO.	DWG. NO.	LTR
C	98438	129347	
SCALE	SHEET 3		




MONITOR



- UNLESS OTHERWISE SPECIFIED
- SEE SECTION 2.2 OF MANUAL.
 - ← DENOTES MOLEX PIN CONNECTOR.
 - ALL RESISTORS ARE 1/4W 1%. ALL CAPACITORS ARE IN μF.
 - DENOTES PRINTED CIRCUIT BOARD CONNECTOR.
 - C117 MUST BE ADDED AND R169 MUST BE CHANGED TO 10K IF NON-STANDARD VERTICAL DRIVE IS USED. WIRE IS AIDED FOR OVERSCAN IN VERTICAL CONDITION.
 - YOKE LEAD IDENTIFICATION:
P106: BLUE & RED LEADS
P107: BROWN & YELLOW LEADS




TITLE		SCHEMATIC	
LS 12		LS 12	
SIGNATURE	DATE	SIZE	DRAWING NO.
DESIGNED BY	DATE	REV.	REV.
CHECKED BY	DATE	REV.	REV.
APPROVED BY	DATE	REV.	REV.



POWER SUPPLY

D-16



MODEL 22D-100 SCHEMATIC

POWERTEC

AN AIRTRONICS SUBSIDIARY

9168 DESOTO AVENUE
 CHATSWORTH CALIFORNIA 91311
 (213) 882-0004 TWX 910-494-2092

SUB-MODULAR
 D.C. POWER SUPPLY

MODULE 22C-100


MODEL NUMBER—

ASSEMBLY NUMBER—


SPECIFICATIONS

WARNING: Requires power transformer to reduce line voltage to recommended input level.


OUTPUT VOLTAGE	4.75V TO 7.0V
OUTPUT CURRENT	6.0A @ 5V – 5.2A @ 6V
LINE REGULATION	± .075%
LOAD REGULATION	± .075%
RIPPLE PEAK-PEAK	< 5MV
OVER CURRENT	50-130% OF FULL RATED LOAD
OVER VOLTAGE	105-135% OF RATINGS



POTENTIOMETER LOCATION
 FIGURE 1



CONNECTION DIAGRAM
 FIGURE 2



OVP ADJUST SET-UP
 FIGURE 3

ADJUSTMENT PROCEDURE

VOLTAGE ADJUST

Adjust output voltage to desired level at no load with unit connected as shown in figure 2. (Make sure OVP is in maximum clockwise position).

CURRENT LIMIT ADJUST

Adjust I_{LIMIT} to maximum clockwise position. Apply 125% of full load and adjust I_{LIMIT} until unit drops out of regulation 50 to 100mV.

CAUTION: SO NOT RUN UNITS OVER 5 MINUTES WITH OUT ADDITIONAL HEAT SI NK


OVP ADJUST

Remove input power and load and apply an external voltage through a limiting resistor as shown in figure 3. Adjust OVP adjust until firing occurs at desired voltage as the external source is slowly increased. Select limiting resistor to limit current to 0.5ADC maximum after firing.

Refer to SM sales brochure PT3-9-72 for additional information and design parameters.

The information and designs contained herein are the exclusive property of POWERTEC, INC., and use thereof without the express and written consent of POWERTEC, INC. is prohibited.

REVISIONS			
SYM	DESCRIPTION	DATE	APPROVED
A	PROD EQL	7/24/74	[Signature]
B	ECO# 015092	1/20/75	[Signature]



D-18

COPY 20483 B

REFERENCE ONLY


2. ALL CAPACITORS ARE IN MICROFARADS.
 1. ALL RESISTOR VALUES ARE IN OHMS. 1/2 WATT, ± 5%
 NOTE: UNLESS OTHERWISE SPECIFIED

QTY REQD	PART NO. OR TYPE DESIGNATION	SYM	NOMENCLATURE OR DESCRIPTION	CODE IDENT	MATERIAL, NOTES AND SPECIFICATIONS	ITEM NO
LIST OF MATERIALS						
UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES TOLERANCES ON DECIMALS X ± .001 ANGLES X ± 10° XX ± .030 X'X ± 0°30' XXX ± .010			CONTRACT NO.		POWERTEC DIVISION AIRTRONICS INCORPORATED 9188 DEBOTO AVE., CHATSWORTH, CALIF. 91311	
DIM AND TOL PER MIL-STD-8 MACHINED DIA'S ON COMMON CENTER CONCENTRIC WITHIN .005 T.I.R.			NEXT ASSY		TITLE	
125 MACHINED SURFACE ROUGHNESS PER INL-STD-18 REMOVE BURRS, BREAK EDGES .010 DIA			MATERIAL		SCHEMATIC -	
DO NOT SCALE DIMENSIONS REPORT ERRORS TO DESIGNING DEPT. DO NOT MAKE CHANGES WITHOUT DESIGNER'S APPROVAL			FINISH		8D406	
			APPROVED		SIZE CODE IDENT NO. DRAWING NUMBER	
			APPROVED		C 24429 20483	
			APPROVED		REV. B	
			APPROVED		SHEET 1 OF 1	

PART NUMBER AND INDENTURE	QUANTITY PER ASSY	DESCRIPTION	REMARKS
080-20478-001	1.	8D406 CUSTOM P/S	
081-20480-001	1.	ASSY PCB COMPONENT	A1
050-20479-001	1.	ASSY-HEATSINK BRKT	
010-19655-001	3.	TS NPN T03	Q1-3
011-19612-002	1.	DD 30A T03 CT	CR3
032-13035-001	1.	CAP 40000U/15V AE ST	C3
051-13175-005	1.	STRAP	
041-13285-010	1.	BRACKET	
051-13198-005	2.	SCREW 10-32X3/8 PPH	
051-13196-006	3.	SCREW 6-32X7/16 PPH	
051-13196-007	6.	SCREW MACH6-32 PN HD CAD 1/2	
051-13196-005	1.	SCREW 6-32X5/15 PPH	
051-13249-001	4.	MICA TSTR	
051-13066-002	1.	MICA SCR	
051-13278-001	4.	INSULATOR	
051-13196-003	5.	SCREW 6-32X1/4 PPH	
051-13240-004	2.	LUG SOLDER BRASS #5/16	
051-13199-002	2.	WASHER #6	
041-15132-007	.200 FT	TAPE INSULATION	
013-13015-001	1.	SCR 2N4441	SCR1
ECO-016073REV D	.REF		
081-20480-001	1.	ASSY PCB W/COMP	
055-20480-001	1.	ASSY PC B W/HDWR	

PART NUMBER AND INDENTURE	QUANTITY PER ASSY	DESCRIPTION	REMARKS
014-13034-003	1.	IC	U1
011-13009-003	3.	DD 1A D041 AL	CR1, 2, 5
012-16774-008	1.	ZD .4W D07 1N753A AL	CR4
010-13021-002	1.	TS PNP T05 2N2905A	Q4
032-13006-003	3.	CAP 1000U/15V AE BM	C1, 2, 6
031-13005-008	1.	CAP .002U/100V PF	C4
032-13006-001	1.	CAP 1U/50V AE BM	C5
020-13004-060	1.	RS 300 CC .5W 5% FL	R1
020-13004-058	1.	RS 240 CC .5W 5% FL	R13
020-13004-045	1.	RS 68 CC .5W 5% FL	R14
020-13004-081	1.	RS 2.2K CC .5W 5% FL	R5
020-13004-022	1.	RS 2.7 CC .5W 5% FL	R10
020-13004-025	2.	RS 10 CC .5W 5% FL	R15, 16
020-16046-065	1.	RS 470 CF .5W 2% AL	R3
020-16046-083	1.	RS 2.7K CF .5W 2% AL	R4
023-13016-008	1.	POT 1.5K BM 2W 20%	R2
023-13016-004	1.	POT 100 BM 2W 20%	R12
020-13023-073	1.	RS 1K CC .5W 5% AL	R11
024-13014-001	4.	RS .1 BWH 2W 10%	R6-9
052-13298-026	.050 FT	WIRE 26 GA	F1
051-19616-004	2.	WIRE JUMPER	W1, 2
032-13006-001	1.	CAP 1U/50V AE BM	C7
ECO-016073REV D	.REF		

REV	ED
B	227
C	338
D	368
E	383




2 RXX INDICATES FACTORY SELECT.
 1. ALL RESISTORS ARE 1/2 W 5%.
 NOTE: UNLESS OTHERWISE SPECIFIED.

DATAPOWER SANTA ANA CALIF		
SCALE: _____	APPROVED BY: _____	DRAWN BY: EC ISLAS
DATE: 8-29-74		REVISED: 7-15-75
L.S.I. 129398-11 ADM #2		
SCHEMATIC		DRAWING NUMBER 521A.0006E


REV	ED
B	227
C	231
D	338
E	368
F	383

D-22



DATAPOWER SANTA ANA, CALIF.		
SCALE: 2-1	APPROVED BY:	DRAWN BY: BARTON
DATE: 10-12-74		REVISED: 7-18-75
LS1 - ADM #2		
R.C. BOARD ASSY		21R0006F

Qty.	Reference Designation	Description	Vendor/Part No.	Datapower Part No.
3	R13, 17, 20	RESISTOR, 51Ω, 1/2W, 5%	CARBON COMP	13R0510
1	R7	RESISTOR, 100Ω, 1/2W, 5%	CARBON COMP	13R0101
1	R12	RESISTOR, 75Ω, 1/2W, 5%	CARBON COMP	13R0750
1	R9	RESISTOR, 470Ω, 1/2W, 5%	CARBON COMP	13R0471
1	R6	RESISTOR, 750Ω, 1/2W, 5%	CARBON COMP	13R0751
3	R8, 10, 19	RESISTOR, 1K, 1/2W, 5%	CARBON COMP	13R0102
1	R4	RESISTOR, 4.7K, 1/2W, 5%	CARBON COMP	13R0472
1	R14	RESISTOR, 1.65K, 1/4W, 1%	RN60D	42R1651
1	R16	RESISTOR, 787Ω, 1/4W, 1%	RN60D	42R7870
3	R1-3	RESISTOR, .1Ω, 3W, 10%	IRC PW-3	56R0109
1	R18	RESISTOR NOM. 180Ω, 1/2W, 5%	CARBON COMP	13R0181
3	R5, 11, 15	POT 500Ω	CTS 115R501A	74R0501
1	C9	CAPACITOR 1000uf 35V	MALLORY TCW102 TO 35N1F3P	35C0015
2	C6, 3	CAPACITOR .01uf 100V	SPRAGUE 225P10391WD3	11C0001
2	C5, 7	CAPACITOR 1uf 35V	ITT 4321216110	26C0002
1	C4	CAPACITOR 10uf 25V	SPRAGUE WHiiD1066025A	35C0002
1	C8	CAPACITOR 100uf 25V	SPRAGUE WH11D107G025E	35C0004
1	C1	CAPACITOR 38,000uf 15V (2" DIA X 3-1/8 LONG)	CALLINS 19-65CES-38000-15-I	30C0026
1	CR1	DIODE 25A 100V	J775-1	17D0002
1	CR2	DIODE SCR 8A 50V	2N4441	14D0002
1	CR3	DIODE 5.1V 5%	1N751A	12D0003
3	Q1-3	TRANSISTOR	T1P33	15Q0011
1	Q4	TRANSISTOR	T1P29A	15Q0003
1	Q5	TRANSISTOR	2N2905	14Q0001
1	Q6	TRANSISTOR	2N3906	12Q0001
1	Z1	I.C. REGULATOR	DATAPOWER	60Q0001
1		TRANSISTOR PADS T0-5	McNABB 400003	00Q0003
2		SHORTING BAR	H.H. SMITH 878	00E0007
4		SPACER	USECO #1530-B-1/8	35H0016
3		1/32 WASHER	SEASTROM 5602-18-32	84H0002
2		TIE WRAP	PANDUIT SST-4SM	00W0009
1		BRACKET-HEATSINK	DATAPOWER	15N0040
1		P.C. BOARD	DATAPOWER	D41P0003
	REF	TRANSFORMER	DATAPOWER	12T00012



VAC IN	T1 JUMP	APPLY POWER	F1
115	1-3, 2-4	1-2	3A
230	2-3	1-4	1.5A

B20117



115/230 VAC + 15%
- 10%

47-63 Hz

10 KG MAX

WIRING DIAGRAM PK1112

REV	ED
A	1/86




2. SEE S21A0009 FOR WIRING DIAGRAM
 1. ALL DIMENSIONS ARE IN INCHES
 NOTE: UNLESS OTHERWISE SPECIFIED

DATAPOWER SANTA ANA, CALIF		
SCALE: 1-1	APPROVED BY:	DRAWN BY: SMT/DW
DATE: 4-22-74		REVISED: 9-5-74
L S I		
TRANSFORMER ASSY		DRAWING NUMBER: S21A0009-1A

D-25


**APPENDIX E: ADM-2 LOGIC DRAWINGS —
-7, -13**

E-2



129361

E-3




NOTE:
 RAM ADR 1,2,3,4,8,6
 MUST BE CONNECTED
 TO R₁-R₅ OF THE RAM

DATA MEMORY ADDRESS

PROPRIETARY LEGEND
 EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT,
 THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY
 OF LEAR, INC. AND SHALL BE KEPT IN STRICT CONFIDENCE
 AND SHALL NOT BE REPRODUCED, COPIED, OR LENT FOR THE
 MANUFACTURE OF SALES OF THE APPARATUS WITHOUT WRIT-
 TEN PERMISSION.


SIZE	CODE IDENT	DWG NO.	LTR
C	98438	129361	
SCALE	-7	SHEET 3	

E-4



129361

E-5





PROPRIETARY LEGEND

EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT, THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF LEAR SIEGLER, INC. ARE ISSUED IN STRICT CONFIDENCE, AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRITTEN PERMISSION.

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE	-7	SHEET	5

E-6






E-7


129361

E-8



SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE		SHEET 8	

PROPRIETARY LEGEND
 EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT, THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF LEAR BODIES, INC. AND SHALL BE KEPT IN STRICT CONFIDENCE AND SHALL NOT BE REPRODUCED, COPIED, OR LOANED FOR THE MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRIT.



E-9


129361

PROPRIETARY LEGEND

EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT, THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF LEAR SIEGLER, INC., ARE ISSUED IN STRICT CONFIDENCE, AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRITTEN PERMISSION.

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE	-7	SHEET 10	


E-10



129361



E-11




SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE		-7	SHEET 11

EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT, THESE DIMENSIONS AND SPECIFICATIONS ARE THE PROPERTY OF LEAS BROS., INC. AND SHALL BE STRICTLY CONFIDENTIAL AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRITTEN PERMISSION.

129361

E-12




MAC & CPR

PROPRIETARY LEGEND
EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT, THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF LEAS SIGNALS, INC. AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRITTEN PERMISSION.


SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE	-7	SHEET 12	

129361

E-13



E-14




PROPRIETARY LEGEND
 EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT, THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF LEAR CORPORATION, AND ARE MADE IN STRICT CONFIDENCE. NO PART OF THESE DRAWINGS, SPECIFICATIONS, OR DATA SHALL BE REPRODUCED, COPIED, OR LOANED FOR THE MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRITTEN PERMISSION OF LEAR CORPORATION.

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE	-7	SHEET 14	

129361

E-15




PROPRIETARY LEGEND

EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT, THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF LEAR BIEGLER, INC., ARE ISSUED IN STRICT CONFIDENCE, AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRITTEN PERMISSION.

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE	-7	SHEET 15	

E-16



PROPRIETARY LEGEND
 EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT,
 THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY
 OF LEAR SIGNALS, INC. AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE
 MANUFACTURE OR SALE OF THE APPARATUS SET FORTH HEREIN
 WITHOUT THE WRITTEN PERMISSION OF LEAR SIGNALS, INC.

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE		-7	SHEET 16

129361


A

B

C


D

E-17



129361

E-18



GEN PURPOSE COUNTER

COMPARISON CIRCUIT
 COMPARES TSB WITH
 MACC + LIT (7 OR 8 BITS)
 OR NULL CODE


PROPRIETARY LEGEND

EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT,
 THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY
 OF LEAR SIEGLER, INC. ARE ISSUED IN STRICT CONFIDENCE,
 AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE
 MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRIT-
 TEN PERMISSION.

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE		-7	SHEET 18

129361

E-19




PROPRIETARY LEGEND
 EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT, THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF LSIAR BOSTON, INC. AND SHALL BE REPRODUCED, COPIED, OR USED FOR THE MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRITTEN PERMISSION.

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE		-7	SHEET 19

129361


A

E-20



PROPRIETARY LEGEND
 EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT,
 THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY
 OF THE DRAWING OFFICE AND ARE TO BE KEPT IN STRICT CONFIDENCE.
 ANY REPRODUCTION OR USE OF THESE DRAWINGS FOR THE
 MANUFACTURE OF ANY EQUIPMENT OR FOR THE SALE OF THE APPARATUS WITHOUT WRIT-
 TEN PERMISSION IS PROHIBITED.

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE	-7	SHEET	20




E-21

129361

PROPRIETARY LEGEND
EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT, THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF LEAR SIEGLER, INC., ARE ISSUED IN STRICT CONFIDENCE, AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRITTEN PERMISSION.

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE	7		SHEET 21

E-22



PROPRIETARY LOGIC
 EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT, THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF LANS LOGIC, INC. AND SHALL BE STRICTLY CONFIDENTIAL AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE MANUFACTURE OR SALE OF THE APPLICABLE RETAINMENT SYSTEM PERMITS.

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE	-7		SHEET 22

4

3

2

1

D

D

C

C

B


B

A

A

E-23

129361




PROPRIETARY LEGEND

EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT, THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF LEAR SIEGLER, INC., ARE ISSUED IN STRICT CONFIDENCE, AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRITTEN PERMISSION.

PRINTER OPTION

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE		-7	SHEET 23




E-25

129361

PROPRIETARY LEGEND
 EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT,
 THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY
 OF LEAR CORPORATION, AND ARE LOANED TO STRICT CONFIDENCE,
 AND SHALL NOT BE REPRODUCED, COPIED, OR LOANED FOR THE
 MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRIT-
 TEN PERMISSION.

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE	-13	SHEET 2	

E-26




PROPRIETARY LEGEND
 EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT,
 THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY
 OF LEAR BODEN, INC. AND SHALL BE KEPT IN STRICT CONFIDENCE.
 AND SHALL NOT BE REPRODUCED, COPIED, OR LENT FOR THE
 MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRIT-
 TEN PERMISSION.

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE		-/3	SHEET 3


129361

E-27



129361


E-28



PROPRIETARY LEGEND

EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT, THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF LEAR SIEGLER, INC., ARE ISSUED IN STRICT CONFIDENCE, AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRITTEN PERMISSION.

SIZE	CODE IDENT	DWG NO.	LTR
C	98438	129361	
SCALE	-13	SHEET	5




E-29

129361

PROPRIETARY LEGEND
 EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT, THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF LEAR SIBBS, INC. AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRITTEN PERMISSION.

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE		-13	SHEET 6

E-30



D

C

B

A

D

C

B

A


129361

PROPRIETARY LEGEND

EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT, THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF LEAR SIEGLER, INC., ARE ISSUED IN STRICT CONFIDENCE, AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRITTEN PERMISSION.

SIZE	CODE IDENT	DWG NO.	LTR
C	98438	129361	
SCALE	-13	SHEET 7	

E-31




- 1 CONDART
- 3 STBCOND
- 5 (17-A2) COND TIME
- 4 (17-D1) COMP COND
- 6 (10-D2) MAC COND
- 12 (16-C3) TSB COND
- 2 (16-B2) CONDA
- 11 (18-C1) CONDB

PROPRIETARY LEGEND
 EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT,
 THESE DRAWINGS AND ANY SPECIFICATIONS ARE THE PROPERTY
 OF LEAR PAPER, INC. AND SHALL BE KEPT IN STRICT CONFIDENCE,
 AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE
 MANUFACTURE OF ANY OF THE APPARATUS WITHOUT WRIT-

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE	-13	SHEET	8

E-32




PROPRIETARY LEGEND
 EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT,
 THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY
 OF LEAD BLENDED, INC. AND ARE LOANED IN STRICT CONFIDENCE.
 THEY SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE
 MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRIT-
 TEN PERMISSION.

MOTOROLA MCM 656DL - OPTIONA (1024 X 8) ROM

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE	-13	SHEET 9	

E-33




PROPRIETARY LEGEND

EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT, THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF LEAR SIEGLER, INC., ARE ISSUED IN STRICT CONFIDENCE, AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRITTEN PERMISSION.

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE		-13	SHEET 10

E-34




SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE	-13	SHEET	//

PROPRIETARY LEGEND
 EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT, THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF LEAS BROTHERS, INC. AND SHALL BE KEPT CONFIDENTIAL AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRITTEN PERMISSION.

129361


E-35



PROPRIETARY LEGEND
 EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT,
 THESE LOGS AND SPECIFICATIONS ARE THE PROPERTY
 OF LEAS SHIELDS, INC. AND ARE HEREBY IN STRICT CONFIDENCE
 AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE
 MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRITTEN
 PERMISSION.


SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE		-13	SHEET 12

E-36



SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE	-13	SHEET 13	


E-37



PROPRIETARY LEGEND
 EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT,
 THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY
 OF LEAR BROS., INC. AND ARE HEREBY IN STRICT CONFIDENCE.
 AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE
 MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRIT-
 TEN PERMISSION.

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE	-13	SHEET 14	


E-38



PROPRIETARY LEGEND
 EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT,
 THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY
 OF LEAR SIEGLER, INC., ARE ISSUED IN STRICT CONFIDENCE,
 AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE
 MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRIT-
 TEN PERMISSION.

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE	-13	SHEET 15	

E-39




PROPRIETARY LABELLED
 EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT,
 THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY
 OF LSIAR DESIGN, INC. AND SHALL BE KEPT CONFIDENTIAL,
 AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE
 MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRIT-
 TEN PERMISSION.

D
C
B
A

129361

E-40




PROPRIETARY LEGEND

EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT, THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF LEAR SIEGLER, INC. ARE ISSUED IN STRICT CONFIDENCE, AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRITTEN PERMISSION.

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE	-13	SHEET 17	

129361

E-41



COMPARISON CIRCUIT
 COMPARES TSB WITH
 MACC+LIT (7 OR 8 BITS)
 OR NULL CODE


PROPRIETARY LEGEND

EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT,
 THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY
 OF LEAR SIEGLER, INC., ARE ISSUED IN STRICT CONFIDENCE,
 AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE
 MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRIT-
 TEN PERMISSION.

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE	-13	SHEET	18

129361

E-42




SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE		-13	SHEET 19

PROPRIETARY LEGEND
 EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT, THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF LEAS SYSTEMS, INC. AND SHALL BE RETURNED TO THE MANUFACTURER OR SALE OF THE APPARATUS WITHOUT ANY OTHER OBLIGATION.

129361


A



E-44

129361

E-45



- NOTES:
1. CLOSE SWITCH TO INHIBIT REQ TO SEND (CA) UNTIL RCVD LINE SIG DET (CF) FALLS-USED WITH 202 TYPE MODEM IN HALF DUPLEX MODE.
 2. CLOSE SWITCH TO INHIBIT RTS (CA) UNTIL CTS='0' (CB)
 3. CLOSE SWITCH FOR KEYBOARD BREAK SIGNAL

PROPRIETARY LEGEND
 EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT, THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF LEAS BROADCASTING, INC. AND SHALL BE REPRODUCED, COPIED, OR USED FOR THE MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRITING PERMISSION.

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE	-13		SHEET 22

4

3

2

1

D

D

C

C


B

B

A

A

E-46



PROPRIETARY LEGEND


EXCEPT AS MAY BE OTHERWISE AUTHORIZED BY CONTRACT, THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF LEAR SIEGLER, INC., ARE ISSUED IN STRICT CONFIDENCE, AND SHALL NOT BE REPRODUCED, COPIED, OR USED FOR THE MANUFACTURE OR SALE OF THE APPARATUS WITHOUT WRITTEN PERMISSION.

PRINTER OPTION

SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE	-13	SHEET 23	

129361


E-47



SIZE	CODE IDENT NO.	DWG NO.	LTR
C	98438	129361	
SCALE		-13	SHEET 24

APPENDIX F: ADM-2 P.C. BOARD ASSEMBLY

F-2



REVISIONS					
SMT	ZONE	LTR	DESCRIPTION	DATE	APPROVED
		A	INC ADDN 1 - 5 REWORKED - 3	SM 2 REORJUN 5/1/74	WJ
		B	REMOVE 4.7K RES AT J24 & 1K AT A13 ONE JUMPER; ADD DOT 7; ADD 10K FOR R26	WJ 5-1-74	WJ

- △ PRINTER OPTION
- ▽ ROLLING OPTION
- CURRENT LOOP OPTION
- ◇ RS232 EXTENSION OPTION
- 50 HZ OPTION
- ◇ EXTENDED MEMORY OPTION
- ◇ WORD STRUCTURE


REF	INSTALL JUMPERS
1	E1-0
2	E8-9
3	E10-11
4	E14-15
5	E17-18
6	E19-20
7	E24-22
8	E24-21
9	E28-30
10	E59-60
11	E63-64
12	E70-71
13	E83-84
14	E85-84
15	E85-85
16	E89-90
17	E91-93
18	E94-97
19	E94-97
20	E96-97

UNLESS OTHERWISE SPECIFIED DIM IN INCHES TOLERANCES X ± .1 XX ± .03 XXX ± .010 ANGLES ± 0.5° MACH. FIN.	CONTR NO. DR <i>WJ</i> 3-25-74 CHK DSGN ENGR PROJ <i>J. [Signature]</i> REL <i>[Signature]</i> 4/1/74 APPD	LEAR SIEGLER, INC. ELECTRONIC INSTRUMENTATION DIVISION ANAHIM, CALIFORNIA 92603 PC BOARD ASSY ADM-2	SIZE D 98438	CODE IDENT NO. 129360	DWG NO. 129360	LTR B
-1 DASH NO.	NEXT ASSY USED ON APPLICATION		SCALE 1/1			SHEET 1 OF 2

SM 2 IS RVA

-1 ASSY

APPENDIX G: ADM-2 CIRCUIT BOARD



OPERATOR'S QUICK REFERENCE GUIDE

ADM-2 CONTROL

FUNCTION	SEQUENCE
CURSOR ←	CTRL / H
CURSOR ↓	CTRL / J
CURSOR ↑	CTRL / K
CURSOR →	CTRL / L
HOME	HOME KEY
SKIP	CTRL / I
NEW LINE	NUMBERS KEY
PROTECT ON	ESC &
PROTECT OFF	ESC '
START WRITE PROTECT	ESC)
END WRITE PROTECT	ESC (
CLEAR ALL TO UNPROTECT SP	ESC +
SEND LINE UNPROTECT	ESC 4
SEND PAGE UNPROTECT	ESC 5
SEND LINE PROTECT	ESC 6
SEND PAGE PROTECT	ESC 7
CLEAR ALL TO NULL	ESC *
CLEAR PG TO NULL	ESC :
CLEAR PG TO SPACE	ESC ;
KEYBOARD ENABLE	ESC "
KEYBOARD DISABLE	ESC #
LOAD CURSOR	ESC =
READ CURSOR	ESC ?
ADM-2 MODE ON	ESC %
ADM-2 MODE OFF	ESC \$
CHAR INSERT	ESC Q
CHAR DELETE	ESC W
LINE INSERT	ESC E
LINE DELETE	ESC R
LINE ERASE	ESC T
ERASE PAGE	ESC Y
PARTIAL SEND	ESC S
BACK TAB	ESC I
START/END BLINK FIELD	ESC ^
START/END BLANK FIELD	ESC _
SET BLOCK MODE	ESC B
SET CONVERSATION MODE	ESC C

ABSOLUTE CURSOR POSITIONING

X or Y	ASCII CODE	X or Y	ASCII CODE	X or Y	ASCII CODE
1	SPACE	28	;	55	V
2	!	29	<	56	W
3	"	30	=	57	X
4	#	31	>	58	Y
5	\$	32	?	59	Z
6	%	33	@	60	[
7	&	34	A	61	\
8	'	35	B	62]
9	(36	C	63	^
10)	37	D	64	_
11	*	38	E	65	`
12	+	39	F	66	a
13	,	40	G	67	b
14	-	41	H	68	c
15	.	42	I	69	d
16	/	43	J	70	e
17	0	44	K	71	f
18	1	45	L	72	g
19	2	46	M	73	h
20	3	47	N	74	i
21	4	48	O	75	j
22	5	49	P	76	k
23	6	50	Q	77	l
24	7	51	R	78	m
25	8	52	S	79	n
26	9	53	T	80	o
27	:	54	U		

TRANSMIT Y, THEN X.

BACK PAGE	ESC I	ERASE LINE TO NULL	ESC t
FORWARD PAGE	ESC K	ERASE PAGE TO NULL	ESC y
SET PAGE EDIT	ESC N	SET STATUS 1	ESC cc
CLEAR PAGE EDIT	ESC O	CLEAR STATUS 1	ESC b
PRINT PAGE	ESC P	SET STATUS 2	ESC e
UNFORMAT PRINT PAGE	ESC p	CLEAR STATUS 2	ESC d
SET PROGRAM MODE	ESC U	SET STATUS 3	ESC g
CLEAR PROGRAM MODE	ESC X	CLEAR STATUS 3	ESC f
SET COLUMN TAB	ESC V	SET STATUS 4	ESC <
		CLEAR STATUS 4	ESC >