

# **UNIVERSAL CLOCK MODULE**

## **PROGRAMMING MANUAL**

**PERKIN-ELMER**

**Computer Systems Division**  
2 Crescent Place  
Oceanport, N. J. 07757

PAGE REVISION STATUS SHEET

PUBLICATION NUMBER 29-531

TITLE Universal Clock Module Programming Manual

REVISION R02

DATE November 1979

PAGE	REV.	DATE	PAGE	REV.	DATE	PAGE	REV.	DATE
i/ii	R01	9/78						
iii	R01	9/78						
iv	R00	2/78						
1-1/ 1-2	R01	9/78						
2-1	R00	2/78						
2-2	R02	11/79						
2-3	R01	9/78						
2-4	R02	11/79						
2-5	R00	2/78						
2-6	R02	11/79						
2-7/ 2-8	R01	9/78						
3-1	R00	2/78						
3-2	R01	9/78						
3-3/ 3-4	R00	2/78						
A-1	R00	2/78						
A-2	R01	9/78						
A-3 thru A-6	R00	2/78						
A-7	R01	9/78						
A-8 thru A-15	R00	2/78						

## PREFACE

This manual provides the systems programmer or operator with a description of the Universal Clock Module and its operation. The user should be familiar with the 16-bit and 32-bit processors. Chapter 1 is a general introduction. Chapter 2 describes in detail the principles and operation of the precision interval clock (PIC). Chapter 3 also contains a detailed description of the principles and operation of the line frequency clock (LFC).



TABLE OF CONTENTS

PREFACE . . . . . i/ii

CHAPTER 1 INTRODUCTION . . . . . 1-1/1-2

1.1 GENERAL OVERVIEW OF THE UNIVERSAL CLOCK MODULE . . . . . 1-1/1-2

1.1.1 Device Addresses . . . . . 1-1/1-2

CHAPTER 2 OPERATION OF THE PRECISION INTERVAL CLOCK (PIC). . . 2-1

2.1 GENERAL PRINCIPLES . . . . . 2-1

2.1.1 Resolution Rate and Initial Interval Count . . . . . 2-1

2.1.2 Current Interval Counter . . . . . 2-4

2.1.3 Command Byte . . . . . 2-4

2.1.4 Status Byte. . . . . 2-5

2.2 BASIC PIC OPERATION. . . . . 2-6

2.3 INITIALIZATION . . . . . 2-7/2-8 ■

CHAPTER 3 OPERATION OF THE LINE FREQUENCY CLOCK (LFC). . . . 3-1

3.1 GENERAL PRINCIPLES . . . . . 3-1

3.1.1 Command Byte . . . . . 3-2

3.2 BASIC LFC OPERATION. . . . . 3-3

3.3 INITIALIZATION . . . . . 3-3/3-4 ■

APPENDICES

APPENDIX A PROGRAMMING EXAMPLES FOR 16-BIT and 32-BIT  
PROCESSORS . . . . . A-1

FIGURES

Figure 2-1 Precision Interval Clock (PIC) . . . . . 2-2

Figure 2-2 Flow of Data to PIC . . . . . 2-7/2-8 ■

Figure 3-1 Flow of Data to LFC . . . . . 3-1

TABLE OF CONTENTS (Continued)

TABLES

TABLE 2-1	POSSIBLE INTERVAL PERIODS . . . . .	2-3
TABLE 3-1	DURATION OF INTERVAL IN RELATION TO LINE FREQUENCY . . . . .	3-1

CHAPTER 1  
INTRODUCTION

1.1 GENERAL OVERVIEW OF THE UNIVERSAL CLOCK MODULE

The universal clock module is a versatile timer consisting of two independent clock devices:

- line frequency clock (LFC)
- precision interval clock (PIC)

Both clocks provide timer controlled processor interrupts, but have different timing mechanisms. The LFC is derived directly from the AC power line and has a fixed clock rate equal to twice the line frequency. The user has no control over the LFC other than to disable, enable, or disarm interrupts. The PIC, although derived from an 8-megahertz crystal oscillator, is dynamically variable through program control. The user can select an increment of time (resolution rate) and a count (interval count) where:

$$\text{resolution rate} \times \text{interval count} = \text{interval}$$

1.1.1 Device Addresses

Both the PIC and LFC have a specified 10-bit device address. The preferred address for the PIC is a 6C (hexadecimal) and for the LFC is 6D (hexadecimal). However, if another address is assigned, it must be an even numbered address for the PIC and an odd numbered address for the LFC. The address for the LFC is always the address of the PIC plus one. The first two most-significant bits of both 10-bit addresses are always set to zero. The possible device addresses are in the range of 1 to 127 ( $2^8-1$ ).

PIC's ADDRESS	00	0110	1100	BINARY HEX
	0	6	C	
LFC's ADDRESS	00	0110	1101	BINARY HEX
	0	6	D	





CHAPTER 2  
OPERATION OF THE PRECISION INTERVAL CLOCK (PIC)

2.1 GENERAL PRINCIPLES

The precision interval clock (PIC) produces or queues a processor interrupt. A specified time interval determines the point at which the interrupt occurs. An interval is defined as the time between events or states. An interval starts when the previous interval expires and ends when its allotted time period expires. The duration of the interval is measured in increments of time as selected by the user. These increments of time are the resolution rates. Four resolution rates are derived from a master time base. The master time base is supplied by an 8-megahertz internal crystal oscillator that produces a 1-megahertz signal. This oscillator, however, can be disabled to allow the user to substitute his own external master time base oscillator. In addition, the number of times a specified resolution rate is to occur in an interval is called the interval count and is also specified by the user.


A basic structure of the PIC as shown in Figure 2-1 is explained in the following paragraphs.

2.1.1 Resolution Rate and Initial Interval Count

The four resolution rates derived from the crystal oscillator are:

- 1 microsecond (1 us)
- 10 microseconds (10 us)
- 100 microseconds (100 us)
- 1 millisecond (1 ms)

RESOLUTION RATES







Figure 2-1 Precision Interval Clock (PIC)

If the bit that represents the desired resolution rate is set, the appropriate resolution rate is produced. If more than one bit is specified, the shortest resolution rate is used. If no bits are specified, the interval does not take place.

Once the resolution rate is selected, the desired number of times that resolution is to occur must also be specified through the interval counter. The value in the interval counter, the initial interval count, determines how many times the selected resolution rate occurs in an interval. This count must be a hexadecimal number with a decimal value in the range of 0 to 4,095 ( $2^{12}$ ). The initial interval count should be specified as the desired number. If zero is specified as the count, it is ignored and a value of one is assumed. If no value is specified as the count, the initial interval count specified in the previous interval is used. Each time a cycle occurs, the value in the interval counter is decremented by one until a value of zero is reached. A value of zero generates or queues an interrupt.

The resolution rate and the initial interval count (RIC) determine the allotted time period for an interval. The resolution rate and the initial interval count form a halfword that initializes or changes the resolution select register and interval counter in the PIC. During an interval, the initial interval count in the PIC remains unchanged.

RESOLUTION RATE AND INITIAL INTERVAL COUNTER (RIC)



Associated with each resolution rate is a range of interval periods that particular resolution is able to produce. These intervals are listed in Table 2-1.

NOTE


The minimum interval, with a resolution of 1 us, is dependent on the model processor being used.

TABLE 2-1 POSSIBLE INTERVAL PERIODS

RESOLUTION RATE	INTERVAL COUNT (DECIMAL)	INTERVALS PRODUCED
1 MICROSECOND (1 us)	1 2 3 . . . 4,096	1 us 2 us 3 us . . . 4,096 us
10 MICROSECONDS (10 us)	1 2 3 . . . 4,096	10 us 20 us 30 us . . . 40,960 us
100 MICROSECONDS (100 us)	1 2 3 . . . 4,096	100 us 200 us 300 us . . . 409,600 us
1 MILLISECOND (1 ms)	1 2 3 . . . 4,096	1 ms 2 ms 3 ms . . . 4,096 ms



COMMAND BYTE



where:

- DISABLE      If bit 0 is set and the end of the interval occurs, the PIC is unable to interrupt the processor but allows the interrupts to be queued.
- ENABLE        If bit 1 is set and the end of the interval occurs, the PIC immediately interrupts the processor.
- DISARM        If both bits 0 and 1 are set and the end of the interval occurs, the PIC is unable to interrupt the processor and does not allow interrupts to be queued. In effect, all interrupts are ignored.
- START         If bit 2 is set at the beginning, during, or end of an interval, the clock immediately stops. The resolution select register and interval counter are loaded with new data from the input buffers and the clock restarts.
- BITS 3-7      Bits 3 through 7 are unused and are always set to zero.

#### 2.1.4 Status Byte

The status byte indicates whether or not the resolution rate and initial interval count from the input buffers have been successfully loaded into the resolution select register and interval counter. The RIC is loaded a byte at a time when a write half-word (WH,WHR) instruction is executed. If a processor interrupt occurs in the system before the second byte is loaded, the overflow bit is set. At this point, the PIC contains the four resolution bits and the four most-significant bits (bits 4-7 of byte 1) of the initial interval count. When the overflow bit is set, it should be reset by one of the following before the next interval takes place:

- execution of a sense status (SS,SSR) instruction (32-bit)
- execution of an acknowledge interrupt (AI,AIR) instruction (16-bit)
- initialization (32- and 16-bit)

Then execution of an output command (OC,OCR) sends the command byte to the PIC with the start bit set. This transfer causes the remaining value in the RIC (bits 8-15) to be loaded into the least-significant byte of the interval counter. When the second byte is loaded, the PIC starts decrementing the value currently in the interval counter.

If the overflow bit is not reset, the status byte will not be accurate for the next interval; and as a result, does not indicate whether or not the resolution select register and interval counter were successfully loaded.

## 2.2 BASIC PIC OPERATION

The command byte and the RIC should be defined before a write instruction is issued. First, the interrupt bit in the command byte should be set and sent to the PIC by execution of an output command. The desired interval count and one of the resolution rate bits in the RIC should then be set. A write data (WD) or write halfword (WH) instruction is then executed to load the resolution rate and initial interval count, a byte at a time, into their input buffers. They remain in the input buffers until either new data is loaded or an output command (OC,OCR) is executed. The input buffers can be loaded with new data anytime during an interval. The start bit in the command byte should then be set and sent to the PIC by execution of another output command. This process causes the clock to start decrementing. If no interrupt bits are set in the command byte, the clock starts and the interval counter begins decrementing at the selected resolution rate. Then, either bit 0 or 1 in the command byte should be set to acknowledge interrupts. Anytime during this interval, the processor can monitor the decrementing interval count by issuing a read instruction. However, the contents of the current interval counter does not change during the reading process. Also, anytime during this interval, new data can be sent to the input buffers either to immediately change the resolution rate and interval count or to wait until the current interval count terminates to start a new interval. When the current interval counter finally has a value of zero, the resolution select register and interval counter are loaded with data from the input buffers and another interval takes place. Figure 2-2 shows the flow of data at the beginning of the interval from the RIC to the CIC at the end of the interval. If it is necessary to stop the PIC during an interval, set the RIC to all zeros and issue a start command.




Figure 2-2 Flow of Data to PIC

### 2.3 INITIALIZATION

Initialization occurs when the machine is powered up or when the initialize button is pressed. It affects the PIC by setting the following locations to zeros:

- resolution select register
- initial interval counter
- resolution rate and initial interval count (RIC)
- current interval counter (CIC)
- status byte

Initialization can also occur when bits 0 and 1 are set in the command byte and an output command is issued which puts the PIC in the disarm mode.





CHAPTER 3  
OPERATION OF THE LINE FREQUENCY CLOCK (LFC)

3.1 GENERAL PRINCIPLES

The line frequency clock (LFC) generates or queues a processor interrupt. The point at which the interrupt occurs is determined by a fixed clock rate that is derived from the frequency of the AC power line. The power line frequency is either 60 or 50 hertz and the clock rate is always twice the line frequency. The duration of the interval for each power line frequency is shown in Table 3-1.

TABLE 3-1 DURATION OF INTERVAL IN RELATION TO LINE FREQUENCY

POWER LINE FREQUENCY	DURATION OF INTERVAL
60 Hz	8.33 ms
50 Hz	10.00 ms

An example of the structure of the LFC is shown in Figure 3-1.





Figure 3-1 Flow of Data to LFC

### 3.1.1 Command Byte

Since the LFC produces interrupts at twice the line frequency, three options are available to the user to determine whether or not that interrupt is to occur at the conclusion of the interval or not at all. These options are:

- disable interrupts
- enable interrupts
- disarm interrupts

All three options are derived from the first two most-significant bits in a byte called the command byte. If the bit that represents the desired interrupt mode is set, the appropriate action takes place at the end of one half the period of the line frequency.



where:

DISABLE      If bit 0 is set and twice the line frequency occurs, the LFC is unable to interrupt the processor but allows the interrupts to be queued.

ENABLE        If bit 1 is set and twice the line frequency occurs, the LFC immediately interrupts the processor.

DISARM        If both bits 0 and 1 are set and twice the line frequency occurs, the LFC is unable to interrupt the processor and does not allow interrupts to be queued. In effect, all interrupts are ignored.

BITS 2-7      Are unused and always set to zero.

When the LFC generates an interrupt, it should be serviced with one of the following:

- acknowledge interrupt instruction (16-bit)
- immediate interrupt, auto driver channel (32-bit)
- an appropriate channel command block (16- and 32-bit)

If the sense status or acknowledge interrupt instruction is executed, a status of all zeros is returned.

### 3.2 BASIC LFC OPERATION

The command byte should be defined to indicate the desired interrupt mode. Then, an output command (OC,OCR) is issued. Execution of an output command transfers the command byte to the clock. If interrupts are enabled, the next possible interrupt and all following interrupts are generated. If interrupts are disabled, the next possible interrupt and all following interrupts are queued. If interrupts are disarmed, all interrupts are ignored.

### 3.3 INITIALIZATION


Initialization occurs when the machine is powered up or when the initialize button is pressed. After initialization, the LFC is left in disarm mode.

Initialization can also occur when bits 0 and 1 are set in the command byte and an output command is issued which puts the LFC in disarm mode.



APPENDIX A  
PROGRAMMING EXAMPLES FOR  
16-BIT AND 32-BIT PROCESSORS

The following flowcharts and printouts are programming examples for the LFC and the PIC.



Universal Clock Module 16-Bit Interrupt Programming Example

PROG= \*NONE\* ASSEMBLED BY CAL 03-066R05-U0 (32-BIT)

```

1 CROSS
2 WIDTH 120
3 TARGET 32
4 PROG UNIVERSAL CLOCK MODULE 32 BIT INTERRUPT PROGRAM EXAMPLE
5 NONX3
6 *****
7 * THIS IS A 32-BIT PROGRAMMING EXAMPLE FOR THE LINE FREQUENCY *
8 * CLOCK AND THE PRECISION INTERVAL CLOCK. THE EXAMPLE USES INTER- *
9 * RUPIS TO RECOGNIZE THE END OF THE INTERVALS. *
10 * THERE ARE FOUR MODULES: *
11 * 1)"CALLUCM" THIS MODULE INITIALIZES THE INTERRUPT *
12 * HANDLER AND STARTS THE LINE FREQUENCY CLOCK. *
13 * 2)"LFCINT" THIS MODULE SERVICES THE INTERRUPT THAT *
14 * OCCURS AFTER THE LINE FREQUENCY CLOCK HAS WAITED *
15 * ONE-HALF CYCLE OF THE AC LINE FREQUENCY. *
16 * -8.33 MILLISECONDS @ 60 HZ OR 10 MILLISECONDS @50HZ*
17 * THEN IT STARTS THE PRECISION INTERVAL CLOCK. *
18 * 3)"PICINT" THIS MODULE SERVICES THE PRECISION INT- *
19 * ERVAL CLOCK INTERRUPT THAT OCCURS AFTER A PROGRAM *
20 * CONTROLLED INTERVAL OF 150 MICROSECONDS. IT THEN *
21 * RESTARTS THE LINE FREQUENCY CLOCK. THIS MEANS THAT *
22 * THE PROGRAM WILL CONTINUE TO SERVICE "LFCINT" AND *
23 * "PICINT" UNTIL THE FOURTH MODULE IS CALLED. *
24 * 4)"KILLUCM" THIS MODULES DISARMS LFC & PIC INTER- *
25 * RUPIS AND STOPS THE PIC. *
26 * *****
27 *****

```

```

CPE20010
CPE20020
CPE20030
CPE20040
CPE20050
CPE20060
CPE20070
CPE20080
CPE20090
CPE20100
CPE20110
CPE20120
CPE20130
CPE20140
CPE20150
CPE20160
CPE20170
CPE20180
CPE20190
CPE20200
CPE20210
CPE20220
CPE20230
CPE20240
CPE20250
CPE20260
CPE20270

```

```

CPE20290
CPE20300
CPE20310
CPE20320
CPE20330
CPE20340
CPE20350
CPE20360
CPE20370
CPE20380
CPE20390
CPE20400

```

```

29 R0 EQU 0
30 R1 EQU 1
31 R2 EQU 2
32 INTDEV EQU 2
33 **
34 R3 EQU 3
35 R8 EQU 8
36 R9 EQU 9
37 R10 EQU 10
38 NEXTDEV EQU 11
39 STATUS EQU 13
40 LINK EQU 15

```

```

0000 0000
0000 0001
0000 0002
0000 0002
0000 0003
0000 0008
0000 0009
0000 000A
0000 000B
0000 000D
0000 000F

```

MICROCODE PUTS INTERRUPTING ADDRESS I REGISTER 2 OF REGISTER SET 0

```

CPE20420
CPE20430
CPE20440
CPE20450
CPE20460
CPE20470
CPE20480
CPE20490

```

```

42 DISABLE LHI R10,x'3000'
43 EPSR N8,R10
44 LIS R9,0
45 BAL LINK,CALLUCM
46 LIS STATUS,1
47 OC STATUS,INCRMT
48 LR LINK,R9
49 EXBR LINK,LINK

```

```

UUUUUU01 C8AU 3000
UUUUUU04 958A
UUUUUU06 2490
UUUUUU08 41F0 801A =0000261
UUUUUU0C 24U1
UUUUUU0E DE00 80A0 =0000821
UUUUUU12 08F9
UUUUUU14 94FF

```

GET DISABLE PSM MASK  
NOW VISIBLE INTERRUPTS  
CLEAR R9(THE DISPLAYED COUNT REGISTER)


LOAD STATUS WITH DISPLAY ADDRESS  
PUT DISPLAY IN INCREMENTAL MODE  
LOAD CONTENTS OF R9 INTO LINK AND  
WRITE VALUE ON DISPLAY PANEL











Universal Clock Module 32-Bit Interrupt Programming Example

PROG= \*NONE\* ASSEMBLED BY CAL 05-066RU5-U0 (32-BIT)

```

1 CROSS
2 WIDTH 120
3 TARGT 16
4 PROG UNIVERSAL CLOCK MODULE 16 BIT INTERRUPT PROGRAM EXAMPLE
5 NORX3
6 *****
7 * THIS IS A 16-BIT PROGRAMMING EXAMPLE FOR THE LINE FREQUENCY *****
8 * CLOCK AND THE PRECISION INTERVAL CLOCK. THE EXAMPLE USES INTER- *
9 * RUPIS TO RECOGNIZE THE END OF THE INTERVALS. *
10 * THERE ARE FOUR MODULES: *
11 * 1)"CALLUCM" THIS MODULE INITIALIZES THE INTERRUPT *
12 * HANDLER AND STARTS THE LINE FREQUENCY CLOCK. *
13 * 2)"LFCINT" THIS MODULE SERVICES THE INTERRUPT THAT *
14 * OCCURS AFTER THE LINE FREQUENCY CLOCK HAS WAITED *
15 * ONE-HALF CYCLE OF THE AC LINE FREQUENCY. *
16 * -8.53 MILLISECOND @ 60 HZ OR 10 MILLISECOND @50HZ*
17 * THEN IT STARTS THE PRECISION INTERVAL CLOCK. *
18 * 3)"PICINT" THIS MODULE SERVICES THE PRECISION INT- *
19 * ERVAL CLOCK INTERRUPT THAT OCCURS AFTER A PROGRAM *
20 * CONTROLLED INTERVAL OF 150 MICROSECONDS. IF THEN *
21 * RESTARTS THE LINE FREQUENCY CLOCK. THIS MEANS THAT *
22 * THE PROGRAM WILL CONTINUE TO SERVICE "LFCINT" AND *
23 * "PICINT" UNTIL THE FOURTH MODULE IS CALLED. *
24 * 4)"KILLUCM" THIS MODULES DISARMS LFC & PIC INTER- *
25 * RUPTS AND STOPS THE PIC. *
26 *
27 *****

```

CPEU0010  
CPEU0020  
CPEU0030  
CPEU0040  
CPEU0050  
CPEU0060  
CPEU0070  
CPEU0080  
CPEU0090  
CPEU0100  
CPEU0110  
CPEU0120  
CPEU0130  
CPEU0140  
CPEU0150  
CPEU0160  
CPEU0170  
CPEU0180  
CPEU0190  
CPEU0200  
CPEU0210  
CPEU0220  
CPEU0230  
CPEU0240  
CPEU0250  
CPEU0260  
CPEU0270

```

29 R0 EQU 0
30 R1 EQU 1
31 R2 EQU 2
32 INTDEV EQU 2
33 **
34 R3 EQU 3
35 R8 EQU 8
36 R9 EQU 9
37 R10 EQU 10
38 NEXTDEV EQU 11
39 STATUS EQU 13
40 LINK EQU 15

```

CPEU0290  
CPEU0300  
CPEU0310  
CPEU0320  
CPEU0330  
CPEU0340  
CPEU0350  
CPEU0360  
CPEU0370  
CPEU0380  
CPEU0390  
CPEU0400

MICROCODE PUTS INTERRUPTING ADDRESS  
IN REGISTER 2 OF IN REGISTER SET 0

```

0000 0000
0000 0001
0000 0002
0000 0002
0000 0003
0000 0008
0000 0009
0000 000A
0000 000B
0000 000C
0000 000F

0000K C800 3000
0004K 958A
0006K 2490
0008K 41F0 0020K
000CK 2401
000EK DE00 0004K
0012K 08F9
0014K 94FF

42 DISABLE LHI R10,X'3000'
43 EPSR R8,R10
44 LIS R9,0
45 BAL LINK,CALLUCY
46 WRITE2 LIS STATUS,1
47 OC STATUS,INCRMT
48 LHR LINK,R9
49 EXBR LINK,LINK

GET DISABLE PSM MASK
NOW DISABLE INTERRUPTS
CLEAR R9(THE DISPLAYED COUNT REGISTR)

LOAD STATUS WITH DISPLAY ADDRESS
PUT DISPLAY IN INCREMENTAL MODE
LOAD CONTENTS OF R9 INTO LINK AND
WRITE VALUE ON DISPLAY PANEL

```

CPEU0420  
CPEU0430  
CPEU0440  
CPEU0450  
CPEU0460  
CPEU0470  
CPEU0480  
CPEU0490



```

0098K 9020          SSR  INTDEV,STATUS          DID THE PIC STOP?
009AK 2085          BTBS 8,PICSTOP             NO,GO BACK AND STOP IT
009CK 0EB0 00D0K   LFCST2 OC  NEXTDEV,LFCSTCMD  NOW START THE LFC
00A0K 0100 00DCK   LM  R0,MSAVE              RESTORE USER'S REGISTERS
00A4K 2691          AIS  R9,1                  INCREMENT DISPLAY REGISTER
00A6K 0200 007EK   LPSN OLDPSWB             AND RETURN
    
```



```

00AAK 0080 00DCK   STM  R8,MSAVE             SAVE REGISTERS
00AEK 48B0 00CEK   LH  NEXTDEV,LFC          GET LFC ADDRESS
00B2K 4820 00CCK   LH  INTDEV,PIC           GET PIC ADDRESS
00B6K 0EB0 00D1R   OC  NEXTDEV,DISARM       STOP LFC & CLEAR INTERRUPTS
00BAK 0820 00D8R   WH  INTDEV,ZERO         CLEAR PIC RESOLUTION COUNTER
00BEK 0E20 00D2K   OC  INTDEV,DISARMST     STOP PIC & CLEAR INTERRUPTS
00C2K 9020          SSR  INTDEV,STATUS       DID THE PIC STOP?
00C4K 2085          BTBS 8,PICKILL          NO STOP THE PIC
00C6K 0180 00DCK   LM  R8,MSAVE             RESTORE REGISTERS AND
00CAK 030F          BK  LINK                RETURN TO CALLING PROGRAM
    
```

```

00CCK 006C          ***** COMMANDS FOR THE PRECISION INTERVAL CLOCK
00CEK 006D          AND THE LINE FREQUENCY CLOCK
00D0R 40           PIC  DC X'75C'           STANDARD PIC ADDRESS
00D1K C0           LFCSTCMD DB X'400'       LFCSTARY COMMAND ENABLES INTERRUPTS
00D2K E0           DISARM DB X'50'         LFC DISARMS COMMAND CLEAR INTERRUPTS
00D3K 40           DISARMST DB X'E0'       PIC DISARM AND START COMMAND
00D4R 40           ENABLE DB X'40'         PIC ENABLE INTERRUPTS COMMAND
00D5H 80           INCRMT DB X'40'         DISPLAY COMMAND - INCREMENTAL MODE
00D6H 1096        NOMH DB X'80'         DISPLAY COMMAND - NORMAL MODE
00D8K 0000        INT4VL DC X'1096'       150 MICROSECONDS @ 1 MS RESOLUTION
00DCK             ZERO DC X'0000'        ZEROS TO CLEAR PIC
00E0K             ALIGN 4                  ALIGN RSAVE AREA ON FULLWORD BOUNDARY
00E2K             RSAVE OS 16*ADC         REGISTER SAVE AREA FOR 16 USER REGISTERS
00E4K             END
00E6K             END
    
```





Universal Clock Module 16-Bit and 32-Bit PIC Status Programming Example



PRG= \*NONE\* ASSEMBLED BY CAL 03-066K05-U0 (32-BIT)

```

1 CROSS
2 WIDTH 120
3 TAKGT 16
4 PRG= PRECISION CLOCK 16 AND 32 BIT STATUS PROGRAM EXAMPLE
5 *****
6 * THIS PROGRAM IS FOR THE PRECISION INTERVAL CLOCK. IT DOES NOT *
7 * USE INTERRUPTS. IT CAN BE RUN ON EITHER 16 BIT OR 32 BIT MACHINES. *
8 * IT IS CALLED AS A SUBROUTINE TO ACTIVATE THE PIC FOR A PROGRAM *
9 * CONTROLLED INTERVAL OF 500 MILLISECDS @ 1MILLISECOND RESOLUTION. *
10 * THE PROGRAM STAYS IN THIS ROUTINE BY CONTINUOUSLY INTERROGATING *
11 * THE CURRENT INTERVAL COUNTER. AS SOON AS THE COUNTER RESETS TO THE *
12 * INITIAL INTERVAL VALUE THE PROGRAM RETURNS TO THE CALLING PROGRAM *
13 * ON THE REGISTER NAMED "LINK". *
14 *****
15 R0 EQU 0
16 R1 EQU 1
17 R9 EQU 9
18 R10 EQU 10
19 PIC EQU 11
20 OLD EQU 12
21 NEW EQU 13
22 STATUS EQU 14
23 LINK EQU 15
0000 0000
0000 0001
0000 0009
0000 000A
0000 000B
0000 000C
0000 000D
0000 000E
0000 000F

```

```

PIC00010
PIC00020
PIC00030
PIC00040
PIC00050
PIC00060
PIC00070
PIC00080
PIC00090
PIC00100
PIC00110
PIC00120
PIC00130
PIC00140
PIC00150
PIC00160
PIC00170
PIC00180
PIC00190
PIC00200
PIC00210
PIC00220
PIC00230

```

```

0000K C810 030F
0004K 9114
0006K 9501
0008K 2470
000AK 24E1
000CK DEED 0065R
0010K 08F9
0012K 94FF
0014K 98EF
0016K DEED 0066R
001AK 41F0 0024K
001EK 2691
0020K 4300 000AK

25 DISABLE LHI R1,X'030F'
26 SLHLS R1,4
27 EPSK R0,K1
28 LIS R9,0
29 WRITE2 LIS STATUS,1
30 OC STATUS,INCRMT
31 LHK LINK,R9
32 EXBR LINK,LINK
33 WHK STATUS,LINK
34 OC STATUS,NORM
35 DOCOUNT BAL LINK,CALLPIC
36 AIS R9,1
37 B WRITE2

```

```

GET DISABLE PSW MASK
SHIFT MASK
NOW DISABLE INTERRUPTS
CLEAR R9(THE DISPLAYED COUNT REGISTR)
LOAD STATUS WITH DISPLAY ADDRESS
PUT DISPLAY IN INCREMENTAL MODE
LOAD CONTENTS OF R9 INTO LINK AND
WRITE VALUE ON DISPLAY PANEL
PUT DISPLAY IN NORMAL MODE
START CLOCK SEQUENCE
INCREMENT DISPLAY COUNT REGISTER
GOTO DISPLAY THE COUNT REGISTER

```

```

PIC00250
PIC00260
PIC00270
PIC00280
PIC00290
PIC00300
PIC00310
PIC00320
PIC00330
PIC00340
PIC00350
PIC00360
PIC00370

```

```

0024K 00A0 0068K
0028K 48B0 005EK
002CK 48C0 0060K
0030R C4C0 00FF
0034K 08B0 0060K
0038K 0EB0 0064K
003CK 90BE
003EK 42B0 0034K
0042K 99B0
0044K 05C0
0046K 21B3

39 CALLPIC STM R10,KSAVE
40 LH PIC,PICADR
41 LH OLD,INTRVL
42 NHI OLD,X,OFFF.
43 PICSTANT WH PIC,INTRVL
44 OC PIC,DISARMST
45 SSR PIC,STATUS
46 BIT 8,PICSTART
47 TIMEOUT RHK PIC,NEW
48 CLAR OLD,NEW
49 BLS DONE

```

```

SAVE REGISTERS
GET PIC ADDRESS
GET RESOLUTION AND INTEKVAL COUNT
MASK OFF RESOLUTION
SET PIC INTERVAL
DISARM PIC & START IT
DID IT START ON TIME?
NO,START IT AGAIN
YES,NOW START MONITORING PIC COUNTER
IS IT FINISHED?
YES,BECAUSE CIC = INTERVAL00500

```

```

PIC00390
PIC00400
PIC00410
PIC00420
PIC00430
PIC00440
PIC00450
PIC00460
PIC00470
PIC00480
PIC00490

```

```

PRECISION CLOCK 16 AND 32 BIT STATUS PROGRAM EXAMPLE PAGE 2 10:46:22 09/26/78
0048K 06C0
0049K 2204
004AK 062K
0050K 06B0 0062K
0051K 06B0 0064K
0052K 90BE
0053K 20B5
0054K 01A0 0068K
0055K 030F
50 LOAD OLD*NEW
51 BS TIMOUT
52 WH PIC*ZERO
53 OC PIC*DISARMST
54 SSK PIC*STATUS
55 BTBS 8*DONE
56 LM K10*NSAVE
57 BR LINK
NO*SO OLD CIC=MOST RECENT CIC
NOW RETURN AND CHECK THE CIC
WRITE ZEROES TO CLEAR RIC
STOP PIC
DID IT STOP?
NO STOP IT
YES FINISHED*RESTORE AND RETURN
RETURN
PIC00500
PIC00510
PIC00520
PIC00530
PIC00540
PIC00550
PIC00560
PIC00570

```

```

0058K 006C
0060K 81F4
0062K 0000
0064K EU
0065K 40
0066K 80
0068K
0074K
59 *****COMMAND & STORAGE AREA
60 PICADR DC X'6C'
61 INTRVL DC X'81F4'
62 ZERO DC X'0000'
63 DISARMST DB X'EU'
64 INCRMT DB X'40'
65 NORM DB X'80'
66 ALIGN 4
67 RSAVE DS ADC*6
68 END
PREFERRED PIC ADDRESS
500 MILLISECONDOS @ 1 MSLC RESOLUTION
ZEROES TO CLEAR RIC
DISABLE INTRPTS & START COMMAND
DISPLAY COMMAND - INCREMENTAL MODE
DISPLAY COMMAND - NORMAL MODE
ALIGN RSAVE AREA ON FULLWORD BOUNDARY
PIC00590
PIC00600
PIC00610
PIC00620
PIC00630
PIC00640
PIC00650
PIC00660
PIC00670
PIC00680

```





# PUBLICATION COMMENT FORM

Please use this postage-paid form to make any comments, suggestions, criticisms, etc. concerning this publication.

From \_\_\_\_\_ Date \_\_\_\_\_

Title \_\_\_\_\_ Publication Title \_\_\_\_\_

Company \_\_\_\_\_ Publication Number \_\_\_\_\_

Address \_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

FOLD

FOLD

Check the appropriate item.

Error Page No. \_\_\_\_\_ Drawing No. \_\_\_\_\_

Addition Page No. \_\_\_\_\_ Drawing No. \_\_\_\_\_

Other Page No. \_\_\_\_\_ Drawing No. \_\_\_\_\_

Explanation:

FOLD

FOLD

CUT ALONG LINE

Fold and Staple  
No postage necessary if mailed in U.S.A.

STAPLE

STAPLE

FOLD

FOLD



NO POSTAGE  
NECESSARY  
IF MAILED  
IN THE  
UNITED STATES



**BUSINESS REPLY MAIL**  
FIRST CLASS      PERMIT NO. 22      OCEANPORT, N.J.

POSTAGE WILL BE PAID BY ADDRESSEE

**PERKIN-ELMER**  
Computer Systems Division  
2 Crescent Place  
Oceanport, NJ 07757

TECH PUBLICATIONS DEPT. MS 322A

FOLD

FOLD

STAPLE

STAPLE