PERKIN ELMER

MODEL 3250 PROCESSOR MICROPROGRAMMING

Reference Manual

50-004 R00

The information in this document is subject to change without notice and should not be construed as a commitment by the Perkin-Elmer Corporation. The Perkin-Elmer Corporation assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license, and it can be used or copied only in a manner permitted by that license. Any copy of the described software must include the Perkin-Elmer copyright notice. Title to and ownership of the described software and any copies thereof shall remain in The Perkin-Elmer Corporation.

The Perkin-Elmer Corporation assumes no responsibility for the use or reliability of its

software on equipment that is not supplied by Perkin-Elmer.

The Perkin-Elmer Corporation, Computer Systems Division 2 Crescent Place, Oceanport, New Jersey 07757

© 1981 by The Perkin-Elmer Corporation

Printed in the United States of America

TABLE OF CONTENTS

PREFACE		vii
CHAPTERS		
1 MICROP	ROGRAM DESCRIPTION	
1.1	INTRODUCTION	1-
1.2 1.2.1 1.2.2 1.2.3 1.2.4 1.2.5 1.2.6 1.2.7 1.2.8 1.2.9 1.2.10 1.2.11	Control Store Memory Flag Register (FLR) Frogram Status Word (PSW) Main Memory General Registers Scratchpad Registers Microregisters Arithmetic Lcgic Unit (ALU) Input/Output Interrupt Control	1 - 1 1 - 1 1 - 1 1 - 1 1 - 6 1 - 6 1 - 6 1 - 6
2 DATA A	ND INSTRUCTION FORMATS	
2.1	CATA FORMATS	2-1
2.2 2.2.1 2.2.2 2.2.3 2.2.4 2.2.5 2.2.6	INSTRUCTION FORMATS Address Link Register Link Register-to-Register Transfer Register-to-Register Control Register-to-Register Immediate Register Write MAIN MEMORY CONTROL	2-1 2-4 2-5 2-5 2-6 2-6
3 SOURCE	AND DESTINATION REGISTERS	3-1

50-004 R00

4	INSTRUCT	ICN REPERTOIRE	4-1
	4 • 1	INTRODUCTION	4-1
	4.2	LOGICAL INSTRUCTIONS	4-2
	4.2.1		4-3
		Store to WCS	4-4
	4.2.3		4-5
	4.2.4		4-6
		Exclusive OR	4-7
	4.3	BRANCH/EXECUTE AND LINK INSTRUCTIONS	4-8
	4.3.1	Branch and Link	4-9
	4.3.2	Execute and Link	4-11
	4.4	SHIFT/ROTATE INSTRUCTIONS	4-13
	4.4.1		4-14
	4.4.2		4-16
	4.4.3		4-17
	4.4.4	Shift Right Halfword Logical	4-19
		Shift Left Arithmetic	4-20
		Shift Left Halfword Arithmetic	4-22
		Shift Right Arithmetic	4-23
		Shift Right Halfword Arithmetic	4-25
		Rotate Left Iogical	4-26
	4.4.10	Rotate Right Lcgical	4-27
		FIXED-POINT ARITHMETIC INSTRUCTIONS	4-28
	4.5.1		4-29
		Add and Increment	4-30
		Subtract	4-32
		Subtract and Decrement	4-33
		Multiply	4-34
	4.5.6	Divide	4-35
		FLOATING-POINT INSTRUCTIONS	4-37
		Normalization	4-37
	4.6.2	Equalization	4-38
	4.6.3	Guard Digits and R*-Rounding	4-38
	4.6.4		4-38
	4.6.5	Floating-Point Processor (FPP) Autonomous Operation	4-40
	4.6.5.1	Read Condition Code	4-43
	4.6.5.2	Load Register Single Precision	4-44
	4.6.5.3		4-46
	4.6.5.4	Compare Register Single Precision	4-47
		Add Register Single Precision	4-48
	4.6.5.6	Subtract Register Single Precision	4-50
	4.6.5.7	Multiply Register Single Precision	4-52
	4.6.5.8	Divide Register Single Precision	4-54
		Load Word	4-56
	4.6.5.10	Load Register Couble Precision	4-57
	11 6 5 11	Read Register Couble Precision	4-59

ii 50-004 R00

	4.6.5.13 4.6.5.14 4.6.5.15	Compare Register Double Precision Add Register Double Precision Subtract Register Double Precision Multiply Register Double Precision Divide Register Double Precision	4-50 4-6 4-65 4-65
	4.7.2	BYTE HANDLING INSTRUCTIONS Load Byte Store Byte Exchange Byte	4-69 4-69 4-70 4-7
	4.8.1 4.8.2 4.8.3 4.8.4	CONTROL INSTRUCTIONS Sense Machine Control Register Clear Machine Control Register Load the Wait Flip-Flop Power Down Branc and Disable Console	4-71 4-72 4-76 4-76 4-77
5	INPUT/OU	TFUT SYSTEM	5-1
	5.1	INTRODUCTION	5-1
	5.2.1 5.2.2	MULTIPLEXOR EUS Data Lines Control Lines Test Lines Initialize Line	5-1 5-2 5-2 5-3 5-3
	5.3.2 5.3.3 5.3.4 5.3.5 5.3.6	INPUT/OUTPUT INSTRUCTIONS Acknowledge Interrupt Address and Sense Status Sense Status Address and Cutput Command Output Command Address and Read Data Read Data Address and Write Data Write Data Address and Read Halfword Read Halfword Address and Write Halfword Write Halfword Test Halfword Line and Transfer	5-4 5-6 5-7 5-8 5-9 5-13 5-13 5-16 5-16 5-20 5-22
6	INTERRUP	T SYSTEM	
	6.1	GENERAL INFORMATION	6-1
	6.2 6.2.1 6.2.2	INTERNAL INTERRUPTS Illegal Instruction Interrupt (208) Access/Data/Boundary/Floating-Point	6-1 6-2
		Interrupt (207)	6-2

50-004 R00 iii

6.2.4.1 6.2.4.2 6.2.4.3	Machine Malfunction Interrupt (205) Farly Power Fail (EPF) Memory Voltage Failure Module Start Time Failure	6-5 6-5 6-6 6-6 6-7
6.3 6.3.1 6.3.2	EXTERNAL INTERRUPTS Console Attention Interrupts (204) I/O Interrupts (203, 202, 201, 200)	6-7 6-7 6-8
INSTRUCT	ION EXECUTION	
7.1	INTRODUCTION	7-1
7.2	INSTRUCTION READ	7-1
7.3	INSTRUCTION DECODE	7 - 5
7 • 4	CPERAND FETCH	7 - 5
EMULATOR		
8.1	INTRODUCTION	8-1
8.2.1 8.2.2 8.2.3 8.2.4	General Information Cold Start	8-1 8-1 8-1 8-2 8-3 8-3
8.3.1 8.3.2	Routine FAULT Routine TWAIT	8-1 8-4 8-7 8-7 8-8 8-8
8 • 4	I/O INTERRUPIS	8-8
8.5 8.5.1 8.5.1.1 8.5.1.2 8.5.2 8.5.2.1 8.5.2.2 8.5.2.3	AUTO DRIVER CHANNEL ROUTINE FASTMORE ROUTINE BYTEIC ROUTINE HWIO ROUTINE NFAST ROUTINE NFWRIT ROUTINE NFREAD ROUTINE TRANSL	8-9 8-10 8-10 8-11 8-11 8-11
	6.2.4.1 6.2.4.3 6.2.4.4 6.3.6.3.1 6.3.2 INSTRUCT 7.1 7.2 7.3 7.4 EMULATOR 8.1 8.2.2 8.2.3 8.2.4 8.2.5 8.3.1 8.3.2 8.3.3 8.3.4 8.3.5 8.3.6 8.4 8.5.1.1 8.5.2.2 8.5.2.1 8.5.2.2 8.5.2.2	6.3.1 Console Attention Interrupts (204) 6.3.2 I/O Interrupts (203, 202, 201, 200) INSTRUCTION EXECUTION 7.1 INTRODUCTION 7.2 INSTRUCTION READ 7.3 INSTRUCTION DECODE 7.4 CPERAND FETCH EMULATOR 8.1 INTRODUCTION 8.2 SYSTEM INITIALIZATION 8.2.1 General Information 8.2.2 Cold Start 8.2.3 Warm Start 8.2.4 Loader Storage Unit 8.2.5 Console Service Routine 8.3 INTERRUPT SUPPCRT 8.3.1 Routine FAULT 8.3.2 Routine TWAIT 8.3.3 Routine WAIT 8.3.4 Routine MATINT 8.3.5 Routine FORFAUIG 8.3.6 Routine FORFAUIT 8.4 I/O INTERRUPTS 8.5 AUTO DRIVER CHANNEL 8.5.1 Routine FASTMOCE 8.5.1.2 Routine BYTEIC 8.5.1.2 Routine NFAST 8.5.2.1 Routine NFREAD

iv 50-004 R00

8 • 8 • 8 • 8 •	5.2.4 Routine REDCHK 5.2.5 Routine COMMON3 5.3 Exit Routines Used by FASTMODE and NFAST 5.3.1 Routine EXAUTO 5.3.2 Routine EXSUEO 5.3.3 Routine EXSUE1 5.3.4 Routine EXSUE2 5.3.5 Routine EXSUE	8-12 8-13 8-13 8-13 8-13 8-13
FIGURE	S	
1-1	Model 3250 Processor Hardware Block Diagram	1-2
2-1	Instruction Formats	2-2
4-1	Floating-Point Processor (FPP) Block Diagram	4-39
6-1	Contents of RMDR Fcllowing a Fault	6-3
8-2	FAULT Routine Machine Malfunction Status Word (MMSW) Channel Command Elcck	8-5 8-7 8-9
TABLES		
1-1 1-2 1-3	REGISTER SET SELECTION INTERRUPT TRAPS EXTERNAL INTERRUPT ENABLE	1-5 1-7 1-8
2-1 2-2	INSTRUCTION WORD FIELDS MC FIELD	2-3 2-7
3-1	REGISTER ADDRESSES	3-1
6-1 6-2	RMDR FAULT CCDES FLAGS RETURNED BY SMCR AFTER MACHINE MALFUNCTION	6-4 1 6-5
7-1 7-2	STATE OF RMDR AFTER INSTRUCTION READ B BUS GATING AFTER INSTRUCTION READ	7-2 7-3
8-1	DEFINED DATA ON ENTRY TO USER TRANSLATION ROUTINE	8-12
INDEX		Ind-1

50-004 R00

PREFACE

This manual describes the microprogram for the Perkin-Elmer Model 3250 processor. It provides a block diagram analysis of the processor, data and instruction formats, information on source and destination registers, the microinstruction repertoire, information on the input/cutput (I/C) system and the interrupt system, and microprogramming restrictions.

This manual is intended to be used in conjunction with the following manuals:

MANUAL	PUBLICATION NUMBER
Model 3250 Processor Maintenance Manual	47-029
Model 3250 Processor User's Manual	50-001
32-Bit Systems User Documentation Summary	50-003

For further information on the contents of all Perkin-Elmer 32-bit manuals, see the 32-Bit Systems User Documentation Summary.

50-004 R00 vii

CHAPTER 1 MICROPROGRAM DESCRIPTION

1.1 INTRODUCTION

Microprogramming is a means for implementing the control logic of a digital computer and has been effectively used to maintain upward program compatibility in a family of processors whose internal hardware varies from one member to the next.

The processor is designed to execute microinstructions stored in a control store Read-Only-Memory (ROM). Each microinstruction causes one or more hardware functions to be performed, such as transferring the contents of one register to another, arithmetic or logical operations between registers, controlling input/output operations, or initiating main memory accesses.

A series of microinstructions is called a microprogram. The complete microprogram, defined as an emulator, causes the microprocessor to react to a user program in main memory and to external events. A similar processor reaction is described in the Model 3250 Processor User's Manual. Every user level instruction, interrupt handling feature, and system CRT function is simulated by some portion of the microprogram.


1.2 BLOCK DIAGRAM ANALYSIS

Refer to the block diagram in Figure 1-1.

1.2.1 System Organization

The processor is organized between three 32-bit buses. The A and B buses are used to present the first and second operand data, respectively, to the Arithmetic Logic Unit (ALU). ALU output to the appropriate destination is then transferred by the S bus. The source and destination of data on the A, B, and S buses, as well as the function performed by the ALU, is controlled by microinstructions contained in the control store memory.

50-004 R00 1-1



Model 3250 Processor Hardware Block Diagram Figure 1-1

1.2.2 Control Store Memory

The control store memory is a high speed, solid-state, nondestructive readout memory organized into 16 pages of 256 words each. Each word is 32 bits long and represents one microinstruction. The first eight pages (2,048 words) in the control store memory contain the entire microprogram. Additional pages of writable control store memory can be added to the basic processor, allowing the user to supplement the standard instruction repertoire with special algorithms or application oriented functions without requiring hardware involvement.

Each microinstruction read from the control store memory is placed in the 32-bit RCM Instruction Register (RIR). Most microinstructions are executed in one machine cycle of 260 nancseconds. At the conclusion of each microinstruction, the next one to be performed is read out and placed in the RIR. Microinstruction word bit definitions are explained later.

Locations in the control store memory are addressed by the 12-bit output from the ROM Address Gate (RAG). Inputs to the RAG may be: the RCM Location Counter (RLC) which selects the next microinstruction to be performed; certain bits of the ROM Instruction Register (RIR) for branches and transfers; the B bus for data addressing and branches; the user level operation code for entering an emulation routine; or the interrupt control logic for entering interrupt service routines.

Microinstructions are normally executed from sequential control store memory locations. After a microinstruction is read into the RIR, the RLC is loaded with the address of the next sequential instruction. When it is necessary to jump to a different program sequence, the first microinstruction in that sequence is addressed through the RAG from ROM Instruction Register (RIR) bits or B bus bits. The new address is also loaded into the RLC so that sequential instructions can again be executed.

During user instruction decoding, the user's operation code times two is presented to the RAG to address the first instruction of the sequence emulating that user's instruction. The new address is also loaded into the RIC.

In response to an interrupt, the interrupt hardware presents an address to the RAG. If the address is that of a branch and link type instruction, the hardware has time to save the current RLC value plus one in the designated link register before the RLC is updated from the RAG. In this way, the microcode could return to the interrupted sequence after servicing the interrupt, if desired.

The execute instructions are the only instructions in which the RLC is not updated. After executing the selected out-of-line instruction, the next microinstruction in the in-line microcode sequence is performed.

50-004 R00 1-3

1.2.3 Flag Register (FLR)

The Flag Register (FLR) is a 4-bit register containing the following flags: Carry (C), Overflow (V), Greater than Zero (G), and Less than Zero (L). These flags are modified from the condition code bus at the conclusion of arithmetic, logical, and I/O operations reflecting operation results.

1.2.4 Program Status Word (PSW)

The Program Status Word (PSW) is a 32-bit register used to indicate the system status relative to the user program being emulated. Bits 0:27 of the PSW define enabled interrupts and the operational status or mode cf the user-level processor. Some of the PSW bits have hardware significance, while others are of significance only to the emulator. Bits 28:31 of the PSW make up the condition code (CC) field, which reflects the results of the last executed user-level instruction. The condition code may be updated from the condition code bus, or when the PSW is the specified destination register. Bits 0:9, 12, and 15 of the PSW are not implemented.

The Location Counter (LOC) is a 32-bit extension to the PSW, holding the address in main memory of the next user instruction to be performed. During an instruction memory read, LOC is used to address main memory. Fcr all other main memory accesses, the 32-bit Memory Address Register (MAR) is used. Cnly the 24 least significant bits (bits 8:31) of LOC and MAR are implemented. At the machine level, LOC consists of registers CLOC, the current location counter, and ILCC, the instruction location counter. CLOC is copied to ILOC when instruction read is started; CLOC then increments by two for every instruction halfword read.

1.2.5 Main Memory

Main memory consists of a number of 256 kb Metal Oxide Semiconductor (MOS) memory modules, providing storage for user instructions and data. Data read from or written into memory is buffered in the 32-bit Memory Data Registers (MDRs). There are separate MDRs for reading from and writing to main memory.

The microprogram initiates a main memory cycle by issuing a memory read or memory write command. After issuing a memory command, the microprogram is free to do other instructions. The memory cycle is accomplished asynchronous of other processor activity. However, if the microprogram attempts to use the contents of RMDR after a memory read, or attempts to load MAR, the processor stops until the desired function can be performed. This also occurs if the microprogram attempts to issue another memory command before the current memory cycle is complete.

1-4 50-004 R00

After an instruction read has been issued and the read-out becomes available, bits 0:7 are placed in the OP register; bits 8:11 are placed in the YDI register; and bits 12:15 are placed in the YSI register. These three registers comprise the user's instruction register (UIR).

The OP register, containing the user's operation code, is used to address the privileged/illegal ROM and the control store memory itself. The user's operation code times two is the control store memory address of the first microinstruction of the appropriate emulation sequence. The privileged/illegal ROM is a separate ROM containing 256 4-bit words. This ROM is interrogated before entering the microsequence that emulates a user-level instruction. If the op-code is illegal, or is that of a privileged instruction and FSW bit 23 is set, or if the op-code is that of a floating-point instruction and PSW bit 13 is set, the illegal instruction interrupt is generated.

1.2.6 General Registers

The eight sets of user-level general registers each contain 16 32-bit registers. The register sets (stacks) are duplicated for the A bus and B bus. (See Figure 1-1.) Only one set of general registers is active at a time, depending upon PSW bits 25, 26, and 27. (See Table 1-1.)

The microprogram usually accesses the user's general registers without caring which of the 16 registers in the active set is used. However, when the microprogram accesses a general register for emulating a user instruction, it must be the general register specified in that user instruction. After the instruction read, the register addresses specified by the user are in the YDI and YSI registers; therefore, the microprogram can access the appropriate general register by specifying the YDI or YSI register. The hardware then selects the general register whose number is in the YDI or YSI register. The user's general registers are also directly addressable by the microprogram when it is necessary to access specific registers.

PSW BITS			ACTIVE REGISTER SET
25	26	27	
0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1	0 1 2 3 4 5 6 F

TABLE 1-1 REGISTER SET SELECTION

50-004 R00

1.2.7 Scratchpad Registers

A single set of 16 32-tit registers is available to the microprogram as module 7. These registers may be directly addressed, or are specified by the contents of the YDI or YSI register. The ALU responds with module 7 activity.

1.2.8 Microregisters

The eight 32-bit microregisters (MRO:7) are available to the microprogram as general purpose registers.

1.2.9 Arithmetic Logic Unit (ALU)

The 32-bit A bus provides the first operand for arithmetic and logical operations. The 32-bit B bus provides the second operand. The A and B buses are input to the Arithmetic Logic Unit (ALU), which performs addition, subtraction, multiplication, division, shifting, and Bcolean connect functions. The output of the ALU is the 32-bit S bus.

1.2.10 Input/Output

Input/Output (I/O) operations are accomplished by gating data from the A bus and/or B bus onto the 16-bit I/O bus, and by gating data from the I/O bus onto the S bus.

The I/C bus consists of 33 lines: 16 bidirectional data lines, 10 control lines, 6 test lines, and an initialize line. See the chapter on the I/O system.

1.2.11 Interrupt Control

The interrupt control logic provides rapid response to internal and external events. Nine priority interrupt lines are available, each with a unique trap location in the control store memory. Recognition of an interrupt causes the microinstruction at the trap location to be performed. Certain interrupts can be disabled or enabled by PSW bits. Interrupts can also be disabled or enabled as a group by the microprogram. (See Table 1-2.)

1-6 50-004 R00

TABLE 1-2 INTERRUPT TRAPS

INTERRUPT	TRAF ADRS	MASK	GROUP ENABLE
Floating Point Fault Data Fetch Fault(MAT, ECC, or Alignment) (MAIO Abort)	207 207	PSW13,19(FPP) PSW21 (MAT) PSW18 (ECC)	NО
Primary Power Fail	206	NONE	YES
Machine Malfunction	205	PS W1 8	YES
Console Attention	204	NONE	YES
External Interrupt Level 0	203		
External Interrupt Level 1	202	See	
External Interrupt Level 2	201	Table	YES
External Interrupt Level 3	200	3	
Illegal Instruction	208	NONE	N/A

PSW bits 17 and 20 define the external interrupt enable status of the processor as shown below:

PSW	BIIS
17	20
0	C
0	1
1	0
1	1

All levels disabled
Higher levels enabled
All levels enabled
Current and higher levels enabled

where the current level is a function of the currently active register set. (See Table 1-3.)

TABLE 1-3 EXTERNAL INTERRUPT ENABLE

Р	SW B	ITS		,	EXTERNAL INTERRUPT ENABLED			
17	20	25	26	27	LEVEL O	LEVEL 1	LEVEL 2	LEVEL 3
0	0	Х	X	Х	NС	NO	NO	NO
0	1	0	0	0	NC	NO	ИО	ио
0	1	O	0	1	YES	NO	NO	NO
0	1	0	1	0	YES	YES	NC	ио
0	1	0	1	1	YES	YES	YES	NO
0	1	1	0	0	YES	YES	YES	YES
0	1	1	0	1	YES	YES	YES	YES
0	1	1	1	0	YES	YES	YES	YES
0	1	1	1	1	YES	YES	YES	YES
1	0	Х	Х	Х	YES	YES	YES	YES
1	1	0	0	0	YES	NO	NO	NO
1	1	0	0	1	YES	YES	NC	NO
1	1	0	1	0	YES	YES	YES	NO
1	1	0	1	1	YES	YES	YES	YES
1	1	1	0	0	YES	YES	YES	YES
1	1	1	0	1	YES	YES	YES	YES
1	1	1	1	0	YES	YES	YES	YES
1	1	1	1	1	YES	YES	YES	YES

1.2.12 Machine Control Register (MCR)

The 12-bit Machine Control Register (MCR) can be interrogated or cleared by the microprogram. A definition of the MCR bits is detailed in the section on control functions. (See Section 4.8.1.)

CHAPTER 2 DATA AND INSTRUCTION FORMATS

2.1 DATA FORMATS

All internal data paths except those to the Input/Output (I/O) control are 32 bits wide. The basic machine operand is, consequently, a 32-bit fullword. Positive fixed-point data is expressed in true binary form with a sign bit of zero. Negative fixed-point data is expressed in two's complement notation with a sign bit of one. Floating-point data is expressed as a signed magnitude fractio. With a signed exponent. The quantity expressed is the product of the fraction and 16 raised to the power of the exponent. Each floating-point number requires a 32-bit fullword; 8 bits are used for the fraction sign and exponent, and 24 bits are used for the fraction.

Binary information is represented in hexadecimal notation (base 16) for simplicity.

2.2 INSTRUCTION FORMATS

The microinstructions for the processor can be one of six formats designated Address Link, Register Link, Register-to-Register Transfer, Register-to-Register Control, Register-to-Register Immediate, and Register Write. These instruction formats are shown in Figure 2-1.

The basic instruction format provides the microprocessor with a three-address capability, but various options of the repertoire can modify the range from two to four.

Bits 0, 1, and 2 of the microinstruction select the processor module that performs the specified function. The address link and register link microinstructions are the only ones that select module 0, the control module. The other microinstruction formats can be directed to any other module. The processor's Microcode Assembler recognizes symbolic operation codes directed to modules 0 (the control module), 1 (the ALU module), 2 (the I/O module), 6 (floating-point processor module), and 7 (scratchpad registers).

The meaning of each microinstruction word field is summarized in Table 2-1 and the following paragraphs.

50-004 R00 2-1

ADDRESS LINK 2 3 4 5 6 10 11 13 14 25 26 27 31 0 0 0 1 X T S F ADDRESS E MC REGISTER LINK 0 2 3 4 5 6 10 11 13 14 19 20 24 25 26 27 31 0 0 0 0 X T NULL F /// В MC REGISTER-TO-REGISTER TRANSFER 0 2 3 4 5 6 10 11 15 16 19 20 24 25 26 Module 001 S A F В C PAGE ADDRESS REGISTER-TO-REGISTER CONTROL 0 2 3 4 5 6 10 11 15 16 19 20 24 25 26 27 31 Module 0 1 I S A F В KE MC REGISTER-TO-REGISTER IMMEDIATE 0 2 3 4 5 6 10 11 15 16 19 20 31 Module 101 S A F DATA REGISTER WRITE 2 3 4 5 6 10 11 15 16 19 20 24 25 26 27 31 0 0 1 1 1 I NULL A F KE В MC

Figure 2-1 Instruction Formats

TABLE 2-1 INSTRUCTION WORD FIELDS

FIELD	MEANING
A	Selects register to be used as first operand
В	Selects register to be used as second operand
С	If set, transfer is conditional.
E	Enable setting of condition code
F	Specifies function of addressed module
I	B bus data addresses actual data in control store.
к	F field extension
MC	Memory control field
s	Selects register to receive the result
Т	If set, item F must be true for transfer.
х	Execute

The F field in all formats specifies the function that the selected module is to perform. The X bit in the address link and register link formats distinguishes Execute and Link instructions from Branch and Link instructions. The T bit specifies whether the true or false state of the condition F is to be tested.

The S field selects the S bus register to be loaded. The A field selects the first operand (A bus) register. The B field selects the second operand (B bus) register.

Setting the I bit causes the operand developed on the B bus to be taken as a control store memory address. The fullword contents of the addressed location replace the original B bus data. This function adds 160 nanoseconds to the execution time of the instruction.

Setting the C bit on Register-to-Register Transfer instructions causes the transfer to cccur only if no predefined signal is returned from the addressed module. For the ALU module and the scratchpad module, the signal is Carry, meaning that no transfer occurs if a carry is generated. For the I/O module, the signal is Halfword (no transfer occurs if the addressed device is a halfword device). For all other modules, the signal is undefined.

The K bit is used as an extension of the F field, allowing more than 16 functions to be performed by the addressed module.

The E bit allows the Condition Code (CC) field of PSW to be updated with data on the CC bus from the addressed module. Once an instruction with the E bit set has been performed, the condition code remains connected to the CC bus until an instruction having an E bit field with the E bit reset is fetched.

The MC field controls main memory accesses, and MAR and LOC activities. MC can also enable the privileged/illegal ROM and the instruction decoding hardware. In this case, unless a branch is taken or an interrupt cccurs, a user instruction emulation sequence is entered.

The most significant bit of the 12-bit immediate field on Register-to-Register Immediate instructions is propagated through the most significant 20 bits on the B bus. For example, the immediate operand '400' produces the value '0000 0400' on the B bus. The immediate operand '800' produces the value 'FFFFF800' on the B bus.

The 6-bit address field on Register-to-Register Transfer instructions can specify any address within the local 64-word page. For example, an instruction at address '131' can transfer to any other instruction from address '100' to '13F'. The incremented RLC always determines the lower and upper limits of the transfer destination. Thus, an instruction at address '13F' can transfer to any instruction from address '140' to '14F', but cannot transfer to an instruction at address '13E'.

2.2.1 Address Link

When executing the Address Link instruction, the incremented contents of PLC are placed in the selected S bus register. If the condition specified by F and T is met, the next microinstruction executed is the one at the location specified by the 12-bit address field. If the condition is not met, the next microinstruction in sequence is executed. In addition, if the condition is met, any memory control or decode options specified are suppressed.

2.2.2 Register Link

The Register Link instructions are identical to the Address Link instructions, except that the address to transfer to is taken from the register specified by B.

2-4 50-004 R00

2.2.3 Register-to-Register Transfer

These instructions perform function F using a first operand specified by the contents of the register specified by A, and an effective second operand specified by B. The result replaces the register specified by S. If the C bit is reset or if a special signal (MODSIG) is not returned from the addressed module, the next microinstruction executed is from the current page control store memory address specified by the PAGE ADDRESS field. the C bit is set and the special signal is returned from the addressed module, the next microinstruction in sequence is The PAGE ADDRESS field can specify only the least executed. significant 6 bits of a control store memory address. remaining address bits are taken from the high order 6 bits of RLC. This means that a transfer can occur only to a location within the 64-word page defined by RLC bits 4:9. An exception is when the microinstruction is at the end of page boundary (e.g., address '23F'). In this instance, the transfer occurs to the specified address on the next sequential page (e.g., one of the addresses '240' through '27F').

The effective second operand, $B_{\rm E}$, is the contents of the register specified by B if I=0:

$$B_E = (B)$$

or the contents of the fullword control store memory location whose address is in the register specified by B if I=1:

$$B_{E} = [(B)]$$

2.2.4 Register-to-Pegister Control

These instructions perform function F using a first operand specified by the contents of the register specified by A, and an effective second operand specified by B. The result replaces the contents of the register specified by S.

The effective second operand, B_{E} , is the contents of the register specified by B if I=0:

$$B_E = (B)$$

or the contents of the fullword control store memory location whose address is in the register specified by B if I=1:

$$B_{E} = [(B)]$$

At the conclusion of the instruction, or as soon as logically practical, any specified memory control options are performed.

2.2.5 Register to Register Immediate

The function specified by F is performed using the contents of the register specified by A as the first operand and an effective second operand specified by the data field. The result replaces the contents of the register specified by S.

The effective second operand, $B_{\rm E}$, is the 12-bit value of the data field with the most significant 20 bits equal to bit 20 if I=0:

 $B_E = DATA$

or the contents of the fullword control store memory location whose address is specified by DATA if I=1:

 $B_E = [DATA]$

2.2.6 Register Write

The Register Write instruction stores the contents of the register specified by A into the Writable Control Store (WCS) location whose address is in the register specified by B. After the write, any specified memory control functions are performed.

If the processor is not equipped with WCS, only the specified options are performed.

2.3 MAIN MEMCRY CONTROL

The processor's main memory is the source of user instructions and data. Control over the main memory is provided in the MC field of the Address Link, Register Link, Register-to-Register Control and Register Write microinstructions.

Table 2-2 and the following paragraphs describe the MC field options.

TABLE 2-2 MC FIELD

BITS		MNEMONIC	MEANING			
27	28	29	30	31	·	
0	0	0	0	0		No action
0	0	0	0	1		Lata Read, 2 bytes, from IB
0	0	0	1	0	1	Instruction Read
0	0	0	1	1		Lata Read, 4 bytes, from IB
0	0	1	0	0		Read and Set
0	0	1	0	1		Reset Fault, Reset RX format flip-flops
0	0	1	1	0		Frivileged Read, 2 bytes
0	0	1	1	1	1	Cata Read, 2 bytes
0	1	0	0	0		No action
0	1	0	0	1		No action
0	1	0	1	0		Increment MAR by 1, Data Read, 1 byte
0	1	0	1	1	1	Lata Read, 1 byte
0	1	1	0	0	1	Frivileged Read, 4 bytes
0	1	1	0		3	Read Error Logger
0	1	1	1	0	1	Increment MAR by 4, Data Read, 4 bytes
0	1	1	1	1	1	Cata Read, 4 bytes
1	0	0	0	0	1	Recode next user instruction
1	0	0	0	1		Update IIOC from CLOC
1	0	0	1	0		Instruction Read and Decode
1	0	0	1	1	-	Nc action
1	0	1	0	0		No action
1	0	1	0	1	I .	Increment MAR by 4
1	0	1	1	0		Frivileged Write, 2 bytes
1	0	1	1	1		Lata Write, 2 bytes
1	1	0	0	0	1	Load Shared Segment Table Descriptor
1	1	0	0			Icad Process Segment Table Descriptor
1	1	0	1	0		Increment MAR by 1, Data Write, 1 byte
1	1	0	1		DW1	Lata Write, 1 byte
1	1	1	0		PW4	Frivileged Write, 4 bytes
1	1	1	0	1	4	Increment MAR by 4, Data Write, 4 bytes
1	1	1	1	0	1	Test Error Logger (Write Error Byte)
1	1	1	1	1	DW4	Data Write, 4 bytes

- The previously fetched user instruction is decoded. Faults occurring as a result of any memory operations, which were part of the instruction fetch, are enabled at decode time. Lecode may occur only once in each instruction emulation. No MC operations may precede the D operation, with the exception of IR. The D function must be specified to allow interrupts to occur.
- One byte of data is read from the main memory location addressed by the current contents of MAR. This data replaces RMDR bits 24:31. The top three bytes of RMDR are forced to zero.
- Two bytes of data are read from the main memory location addressed by the current contents of MAR. This address must lie on a halfword boundary, or an abort sequence occurs. The data fetched from memory replaces the contents of RMDR, bits 16:31. RMDR bits 0:15 are forced to agree with bit 16.
- DR2IB Two bytes of data are read from the instruction buffer at the address pointed to by CLOC. This data replaces the contents of RMDR, bits 16:31. Bits 0:15 of RMDR are forced to agree with bit 16. If the DR2IB operation invalidates the IB by reading past the end of valid data in the IB, a buffer refill from memory is initiated. The DR2IB operation waits until the refill is complete. DR2IB advances CLCC by 2.
- Four bytes of data are read from the main memory location addressed by the current contents of MAR. This address must lie on a fullword boundary, or an abort sequence occurs. The data fetched from memory replaces the contents of RMDR.
- DR4IB Four bytes of data are read from the instruction buffer at the address pointed to by CLOC. This data replaces the contents of RMDR. If the DR4IB operation invalidates the IR by reading past the end of valid data in the IB, a buffer refill from memory is initiated. The DR4IB operation waits until the refill is complete. DR4IE advances CLOC by 4.
- DW1 The least significant byte of data in WMDR replaces the byte in main memory addressed by the current contents of MAR.
- DW2 The least significant 2 bytes of data in WMDR are written to memory at the location addressed by the current contents of MAR. This address must lie on a halfword boundary, or an abort sequence occurs.
- Four bytes of data in WMDR replace the contents of the fullword in main memory addressed by the current contents of MAR. This address must lie on a fullword boundary, or an abort sequence occurs.

- I1DR1 The contents of MAR are incremented by one, and the byte in main memory addressed by the new MAR contents replaces the current contents of RMDR. The top three bytes of RMDR are forced to zero.
- I1DW1 The contents of MAR are incremented by one, and the rightmost byte of data in WMDR replaces the byte in main memory addressed by the new contents of MAR.
- I4 The contents of MAR are incremented by 4.
- The contents of MAR are incremented by 4, and the fullword (four bytes) in main memory addressed by the new MAR contents replaces the contents of RMDR. This address must lie on a fullword boundary, or an abort sequence occurs.
- The contents of MAR are incremented by 4, and the contents of WMDR replace the four bytes in main memory addressed by the new MAR contents. This address must lie on a fullword brundary, or an abort sequence occurs.
- The user instruction pointed to by the current contents of CLOC is read, and the contents of CLOC replace the contents of ILOC. This MC option is usually followed by a D (Decode) option. CLOC is incremented by 2 for each instruction halfword read.
- The user instruction pointed to by the current contents of CLOC is read. The contents of CLOC are copied to ILOC, and the just-read instruction is decoded. CLCC is incremented by two for each instruction halfword read. This operation performs as the IR and D operations.
- LPSTD Memory address translation is disabled. The fullword process segment table descriptor addressed by the current contents of MAR is loaded to prepare for enabling memory address translation. The STE register stacks in the MAT are invalidated. The instruction buffer is invalidated. The address of the PSTD must lie on a fullword boundary, or an abort sequence occurs.
- LSSTD Memory address translation is disabled. The shared segment table descriptor addressed by the current contents of MAR is loaded to prepare for enabling memory address translation. The STE register stacks in the MAT are not invalidated; therefore, LSSTD must be followed by LPSTD before attempting MAT translation. The instruction buffer is invalidated. The address of the SSTD must lie on a fullword boundary, or an abort sequence occurs.

50-004 R00 2-9

- Memory address translation is disabled, and the halfword in main memory addressed by the current contents of MAR replaces the contents of RMDR, bits 16:31. Bits 0:15 of RMDR are forced to agree with bit 16. This address must lie on a halfword boundary, or an abort sequence occurs.
- PR4 Memory address translation is disabled, and the fullword in main memory addressed by the current contents of MAR replaces the contents of RMDR. The address in MAR must lie on a fullword boundary, or an abort sequence occurs.
- PW2 Memory address translation is disabled and the contents of WMDR bits 16:31, replace the contents of the halfword in main memory addressed by the current contents of MAR. This address must lie on a halfword boundary, or an abort sequence occurs.
- PW4 Memory address translation is disabled, and the 4 data bytes in WMDR replace the contents of the fullword location in main memory addressed by the current contents of MAR. This address must lie on a fullword boundary, or an abort sequence occurs.
- RAS

 The halfword in main memory addressed by the current contents of MAR replaces the contents of RMDR, bits 16:31. Bits 0:15 are forced to agree with bit 16. Bit 16 of the data is set as the data is written back to main memory. This address must lie on a halfword boundary, or an abort sequence occurs.
- REL The error logger, at the address corresponding to the contents of MAR, is interrogated. Error logger data replaces the contents of RMDR.
- RFAULT Any fault which may be latched in the processor is reset by this instruction. The RX format flip-flops are also reset. The instruction buffer is invalidated. RFAULT occurs at the end of the microinstruction cycle, after the destination register has been loaded.
- TEL The contents of WMDR bits 24:31 replace the byte in main memory addressed by the current contents of MAR. The Error Corection Code (ECC) bits corresponding to the fullword in which the byte lies are not modified. A subsequent byte, halfword, or fullword fetch thus causes the data in the location and its ECC bits to disagree, and causes an MAIO abort if the machine malfunction interrupt is enabled by FSW18. This can be checked by an REL MC option in a subsequent instruction. TEL causes the corresponding data/instruction cache block to be invalidated, resulting in a main memory access for any subsequent read from that cache block.

aloc The current contents of CLCC are copied to ILOC. This is useful for interrupt processing. CLOC may be the specified destination register in an instruction which also specifies aloc: first aloc occurs, then CLOC is leaded from the S bus.

All main memory control is conditional when used within Address Link and Register Link microinstructions. The control is only effected if the instruction does not result in a branch.

Interrupts may occur whenever the $\ensuremath{\mathbb{D}}$ option is specified, if armed and enabled.

Interrupts caused by faults while fetching data from memory or writing data to memory (called MAIO interrupts) are always armed, and may occur on any micrcinstruction if enabled. Halfword and fullword alignment fault interrupts cannot be disabled.

All increment functions are performed before the microinstruction terminates. Memory read and write functions start as soon as logically practical. However, the microprogram may use MAR or WMDR as a destination and then begin a memory read or write in the same microinstruction. I1DR1, I1DW1, I4, I4DR4, or I4DW4 may not be specified by a microinstruction which also specifies MAR as a destination register.

Following a memory read, instruction read (IR), an MAIO fault, or instruction buffer data fetch (DR2IB or DR4IB), no MC function may be specified before unloading RMDR. Any MC function may be specified simultaneously with the unloading of RMDR.

CHAPTER 3 SOURCE AND DESTINATION REGISTERS

The processor has 182 registers that are addressable by the microprogram. Most of these are available to the A, B, and S buses. Table 3-1 and the following paragraphs explain the exceptions and special cases.

TABLE 3-1 REGISTER ADDRESSES

HEX ADDRESS	S BUS	A BUS	B BUS	CATEGORY
00 01 02 03 04 05 06 07 08 09 0A 0C 0C 0F	01234567891112345 112345	0 1 2 3 4 5 6 7 8 9 10 11 11 11 11 11 11 11 11 11 11 11 11	0 1 2 3 4 5 6 7 8 9 1 1 1 2 3 4 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	USER S GENERAL REGISTERS IN SET SELECTED BY PSW 25:27
10 11 12 13 14 15 16	MRO MR1 MR2 MR3 MR4 MR5 MR6 MR7	MRO MR1 MR2 MR3 MR4 MR5 MR6 MR7	MRO MR1 MR2 MR3 MR4 MR5 MR6 MR7	MICRO- REGISTERS
18 19 1A 1E 1C 1D 1F	YS YD CLOC WMDR MAR PSW YDI NULL	YS YD YX YDP1 CLOC PSW ILOC NULL	YS YD ILCC RMDR MAR YSI YDI NULL	SPECIAL PURPOSE

Although the user's general registers, in the register set specified by PSW bits 25, 26 and 27, can be addressed directly by the microprogram, it is often more convenient to access the general register specified in the user's instruction without regard to its physical number. The symbolic addresses YD, YDP1, YS, and YX allow this to happen. Specifying YD causes the general register whose number appears in the YDI field of UIR (UIR bits 8:11) to be selected. Specifying YDP1 causes the odd the even/odd pair of general registers, one of whose number appears in the YDI field of UIR, to be selected. Designating YS causes the general register whose number appears in the YSI field of UIR (UIR bits 12:15) to be selected. Specifying YX is the same as specifying YS, except when the YSI field of UIR is zero, at which time all zeros are placed on the A bus. This automatic feature is used to develop the index value for the user-level RI1, RI2, RX, and RXRX format instructions.

When module 7 is specified, the scratchpad registers are selected in place of the user's general registers. User general registers and scratchpad registers cannot be selected by the same microinstruction.

On microinstructions that address the floating-point processor module, the corresponding floating-point register is selected instead of a general register. YDP1 may not be used as a source register if the floating-point processor is used.

Selecting YDI or YSI as a source causes the corresponding field of IR (i.e., YD or YS) to be placed on bits 28:31 of the B bus. The high-order 28 bits of the B bus are zero.

Specifying NULL as a source on the A or B bus causes the corresponding bus to be set to zero. Specifying NULL as the S bus destination causes the data to be lost.

Designating RMDR or CLCC as a source, after a memory read operation, causes the processor to wait until the memory data becomes available. Following an Instruction Read and Decode function, RMDR participates in the formation of the effective address, if the user's instruction is one of the RX formats. Specifically, until MAR is leaded, any reference to RMDR as a source causes the second level index register (SX2) to be accessed if the instruction format is RX3. Otherwise, RMDR is accessed. Refer to the chapter on instruction execution for details.

Specifying CLCC, WMDR, or MAR as a destination, when a memory access is in progress, causes the processor to wait until the memory access is completed.

Specifying FSW as a destination immediately prior to a BALT, BALF, EXLT, or EXLF instruction causes the true/false decision to be based on the setting of PSW28:31, and not on the flags resulting from the ALU operation. All other conditional BAL or EXL test the resulting ALU flags (e.g., BALNZ).

3-2

Following an Instruction Read and Decode sequence, the effective second operand address for an RX1, RX2, or RX3 user-level instruction is calculated by the following microinstruction:

A MAR, YX, RMDR

The RX flip-flops in the machine are conditioned according to the format of the last user instruction decoded, so that the correct address is formed. Any appropriate MC function may be specified in this "calculate address" microinstruction, except RFAULT. For example, WMDR may be loaded prior to a microinstruction which calculates an RX effective second operand address and specifies a memory write.

The MC functions IR, IRD, DB2IB, and DR4IB must not be specified in a microinstruction which also specifies CLOC as a source or destination. The "calculate address" instruction must not specify any of these MC functions, or an incorrect address may result. If MAR or WMDR is specified as the destination register in a microinstruction which also specifies one of these MC functions, unnecessary clock stops result in an increase in execution time of the instruction.

PSW must not be the specified destination register in a microinstruction which also specifies IR, IRD, DR2IB, or DR4IB, unless it is known that FSW bits 10 and 11 (LVL), and 21 (R/P) are not being changed from their prior states.

Specifying any MC function, in a microinstruction following one which specifies a memory reference, causes the processor to wait until the first MC function is complete before allowing the second MC function to proceed.

If MAR, WMDR, or CLCC is specified as the destination register in a microinstruction which also specifies a memory read or memory write MC function, the MC function does not proceed until the destination register has been loaded and is ready for use. MAR and CLCC cause the greatest delay, and WMDR the least. Each of the following examples performs the same function, yet the second requires 60 nanoseconds less time to execute.

SICWER	_	WMDR,YD	DATA TO STORE
	A	MAR, YX, RMDR, DW4	CALCULATE ADDRESS AND STORE
FASTER		MAR, YX, RMDR	CALCULATE ADDRESS
	L	WMDR,YD,DW4	STCRE DATA

To load MAR with a known address so that a memory operation can be performed using the specified address, it is necessary to reset the RX flip-flops which are adjusted according to the format of the last user instruction decoded. This can be done by loading MAR to itself, or by specifying the RFAULT MC option.

50-004 R00 3-3

The condition code field of PSW can be manipulated by any addressed module unless PSW is the explicit destination or a condition code change was inhibited by the E bit in a prior microinstruction.

The bits of FSW that have hardware implications are:

PSW	10,11	Program memory access privilege level
PSW	13	Flcating-point disable
PSW	17,20	External interrupt priority selection
PSW	18	Machine malfunction interrupt enable
PSW	19	Floating-point underflow interrupt enable
		(used by Floating-Point Processor)
PSW	21	Memory address translator enable
PSW	23	Protect mode enable
PSW	25,26,27	Register set selection
PSW	28,29,30,31	Condition code

CHAPTER 4 INSTRUCTION REFERTOIRE

4.1 INTRODUCTION

The instruction repertoire has been grouped by function in this chapter. Each instruction operation is presented in the following format:

- 1. An instruction word chart for each instruction, including mnemonic, operation code and operand designations, in the correct assembler format. The format type, an instruction diagram with operation code, and the location of all fields is also provided.
- 2. A description of instruction operation.
- 3. A diagram showing instruction operation.
- 4. A chart showing the possible resultant flags.
- 5. The execution time in nanoseconds. On all microinstructions, add 180 nanoseconds if I=1.
- 6. A programming note may be provided to add pertinent or clarifying information.

The symbols and abbreviations used in the instruction descriptions are defined as follows:

- Parentheses or brackets. Read as "the contents of ..."

 Arrow. Read as "is replaced by..." or "replaces..."

 The A field. First operand register specification.

 The E field. Second operand register specification.

 The S field. Destination register specification.

 (0:7) A bit grouping within a word. Read as "Bits O through 7 inclusive".
- The effective second operand. If the instruction format is RR Control cr RR Transfer, the effective second operand is the contents of the register specified by B if the Indirect (I) bit is zero:

4-1

 $B_E = (B)$ if I=0

50-004 R00

If the I bit is set, the effective second operand is the contents of the fullword control store location whose address is contained in the register specified by B:

 $B_E = [(B)]$ if I = 1

If the instruction format is RR Imediate, then the effective second operand is the 12-bit data field if the I bit is zero:

 $B_E = DATA$ if I = 0

If the I bit is set, the effective second operand is the contents of the fullword control store location whose address is the data field:

 $B_E = (DATA)$ if I=1

4.2 LOGICAL INSTRUCTIONS

The instructions described in this section are:

4 • 2 • 1	L	Ioad
	LΧ	load and Transfer
	LI	Ioad Immediate
4.2.2	STR	Store to WCS
4.2.3	N	ANE
	NΧ	ANL and Transfer
	NI	ANE Immediate
	AT	NAT THMEGIACE
4.2.4	0	OR
	OX	CR and Transfer
	CI	CR Immediate
	01	on immediate
4.2.5	X	Exclusive CR
	ХХ	Exclusive OR and Transfer
	ΧI	Exclusive OR Immediate
	Λı	rycrosive of Immediate

4.2.1 Load

L S,B,I,E,MC [RR CONTROL] 0 3 5 6 25 26 27 11. 16 20 31 0 1 I 1 1 1 1 1 0 0 1 0 0 0 1 В MC LX S,B,ADRS,I,C [RR TRANSFER] 0 3 5 6 11 16 20 25 26 31 0 0 1 0 0 1 S 1 1 1 1 1 С 0 0 0 1 В PAGE ADDRESS LI S, DATA, I [RR IMMEDIATE] 0 5 6 11 20 16 31 1 0 0 0 1 1 1 1 1 1 0 0 0 1 DATA

The second operand is loaded into the register specified by S.

L,LI: (S) \rightarrow B_E LX: (S) \rightarrow B_E

Resulting Flags

0000	V	G	L	
0	0	0	0	Result is zero
0	0	0	1	Result is less than zero
0	0	1	0	Result is greater than zero

Programming Note

The Load instruction assembles as an Add instruction with a $\,$ NULL A field.

Execution Times

L,LI,LX: 260

50-004 R00 4-3

4.2.2 Store to WCS

STR			Α,	В,	Ε,	, M(3										[RI	EGISTER	WRITE]
0		3		5	6					11	16	5			20	2.5	26	27	31
0 0	1	1	1	I	1	1	1	1	1	A	0	0	0	0	В	0	E	MC	

The contents of the register specified by A are stored in the control store memory location whose address is in the register specified by B. $\,$

STR: $(A) \longrightarrow [(B)]$

Execution Time

STR: 420

N			S,A	, E	3 , I	,E,MC										[RR	CONT	ROL]	
0			3		5	6	11 .			16			20		25	26	27		31
0	0	1	0	1	I	S		A		0 1	0	1		В	0	Е		MC	
N X																			
0			3		5	6	11			16			20		25	26			31
0	С	1	0	0	I	S		A		0 1	0	1		В	С		PAGE	ADDR	ESS
ΝI			S,A	, E	ΆT	A,I					-					(RR	IMME	DIATE]
0			3		5	6	11			16			20						31
0	С	1	1	0	I	S		A		0 1	0	1				D	ATA		

The logical product of the first and second operand replaces the contents of the register specified by S. The 32-bit result is formed on a bit-by-bit basis.

N,NI: (S) \leftarrow (A) AND B_E

 $NX : (S) \longrightarrow (A) AND B_E$

Then (RLC10:15) → PAGE ADDRESS

Resulting Flags

С	V	G	L
0	0	0	0
0	0	0	1
0	0	1	0

Result is zero
Result is nct zero
Result is nct zero

Execution Times

N,NI,NX: 260

50-004 R00 4-5

0			S,A	1 , F	3,1	I,E,MC							1	RR	CONT	ROLI	
0			3		5	6	11	16			20		25	26	27		31
0	0	1	0	1	I	S	A	0 1	1	1		В	0	E		MC	
ОХ			S,A	۱ ,	3 , B	IDRS,I,C							(RR	TRANS	SFER]	
0			3		5	6	11	16			20		25	26			31
0	0	1	0	0	I	S	A	0 1	1	1		В	С		PAGE	ADRES	3
OI			S,A	. , I	ΡAΊ	IA,I							ĺ	RR	IMME	DIATE	
0			3		5	6	11	16			20						31
0	С	1	1	0	I	S	A	0 1	1	1				D <i>I</i>	ATA	***	

The logical sum of the first and second operands replaces the contents of the register specified by S. The 32-bit result is formed on a bit-by-bit basis.

O,OI: (S) \leftarrow (A) OR B_E

OX: (S) \leftarrow (A) CR B_E

then (RLC10:15) ← PAGE ADDRESS

Resulting Flags

С	V	G	L				
0	0	0	0	Result :	is	zero)
0	0	0	1	Result:	is	nct	zero
000	0	1	0	Result :	is	nct	zero

Execution Times

0,0I,0X: 260

4.2.5 Exclusive OR

X			S , A	,]	Β,Ι	,E,MC								RR	CONT	ROLI	
0			3		5	6	.11	16			20		25	26	27		31
0	0	1	0 1		Ι	S	A	0 1	1	0		В	0	E		MC	
хх																	
0			3		5	6	11	16			20		25	26			31
0	0	1	0	0	Ι	S	A	0 1	1	0		В	С		PAGE	ADDRE	SS
XI			S,A	,]	DAT	A,I								RR	IMME	DIATE	
0			3		5	6	11	16			20						31
0	С	1	1	0	I	S	A	0 1	1	0				Di	ATA		

The logical difference between the first and second operands replaces the contents of the register specified by S. The 32-bit result is formed on a bit-by-bit basis.

X,XI: (S) \leftarrow (A) XOR B_E

XX : (S) \leftarrow (A) XOR B_E

then (RLC10:15) - PAGE ADDRESS

Resulting Flags

٧	G	L				
0	0	0	Result	ís	zero)
0	0	1	Result	is	nct	zero
0	1	0	Res ul t	is	nct	zero
	v 000	0 0 0 0 0 1	V G L 0 0 0 0 0 1 0 1 0	0 0 1 Result	V G L	V G L

Execution Times

X,XI,XX: 260

4.3 BRANCH/EXECUTE AND LINK INSTRUCTIONS

These instructions are programmed decisions providing entry to and return from subprograms, as well as testing the results of arithmetic, logical, and other machine operations.

Most processor operations result in setting the microflag register. The state of this flag register is testable with the Branch/Execute and Link on condition instructions.

The Execute and Link instructions allow conditional execution of a single, nonsequential microinstruction. No branch is actually taken, and control returns to the instruction following the Execute and Link.

The address plus one of the Branch/Execute and Link instruction is always saved in the specified link register, even if the condition for doing the Branch or Execute is not met.

In the Register Link format, NULL must be specified as the S bus register. This code is filled in automatically by the microassembler.

The instructions described in this section are:

- 4.3.1 BAL Branch and Link

 BALA Branch and Link and Arm Interrupts

 BALD Branch and Link and Disarm Interrupts

 BALZ Branch and Link on Zero

 BALNZ Branch and Link on Not Zero

 BALL Branch and Link on Less

 BALNL Branch and Link on Not Less

 BALG Branch and Link on Not Greater

 BALNG Branch and Link on Not Greater

 BALV Branch and Link on Overflow

 BALNV Branch and Link on No Cverflow

 BALNV Branch and Link on Carry

 BALNC Branch and Link on True CC Match

 BALT Branch and Link on False CC Match
- 4.3.2 EXL Execute and Link Execute and Link and Arm Interrupts EXID Execute and Link and Disarm Interrupts EXLZ Execute and Link on Zero EXINZ Execute and Link on Not Zero EXLL Execute and Link on Less EXLNL Execute and Link on Not Less EXLG Execute and Link on Greater EXLNG Execute and Link on Not Greater EXLV Execute and Link on Overflow EXLNV Execute and Link on No Overflow EXIC Execute and Link on Carry EXLNC Execute and Link on No Carry FXLT Execute and Link on True CC Match EXLF Execute and Link on False CC Match

4.3.1 Branch and Link

F				A D	DR:	ESS	(LINK) , E	, M C					[A I	DRES	S LIN	1K]
()			3		5	6	11 .	•	14				26	27		31
)	0	0	1	0	I	LINK		F		ADDRES	SS		Е		MC	
F				(B) (]	LIN	ΙΚ),Ε,Μ	С		,				[F	EGIS	rer i	LINK]
()			3		5	6	11		14	20		25	26	27		31
- [)	С	0	0	0	Т	LINK		F			В		Е		MC	

The address of the next sequential microinstruction replaces the contents of the register specified by LINK; then a transfer is conditionally taken to the address specified. In the address link format, the address field of the instruction contains the branch address. In the register link format, the branch address is contained in the register specified by B. This format is used to return from subroutines.

4-9

Tested Condition True

 $(LINK) \leftarrow (RLC4:15)+1$

(RLC4:15) → ADDRESS [Address Link]

(RLC4:15)→(E)

[Register Link]

Tested Condition False

 $(LINK) \leftarrow (RLC4:15)+1$

 $(RLC4:15) \leftarrow (RLC4:15)+1$

Programming Notes

For the BALT and BALF instructions, a logical AND is performed between each bit in the condition code field of PSW and the M1 field of the user's instruction (YDI, or IR 8:11). If any resultant bit is a one, the BALT instruction branches and the BALF instruction does not. If all resultant bits are zero, the BALF instruction branches and the BALT instruction does not.

If any memory control function is specified in the MC field, the function is performed only if the branch is not taken. Similarly, if Decode is specified, the Decode function occurs only if no branch is taken.

The BALA and BALD instructions are used respectively to arm and disarm the interrupt system. If an interrupt is to be allowed while executing the BALA instruction, Decode (D or IRD) must be specified in the MC field.

Execution Time

260

4.3.2 Execute and Link

EXLT

EXLNC

EXLNV

EXLD

011

100

1C1

111

1

1

F	ADDR	ESS	S (LINK	(),E	, MC						[A I	DRES	S LINK]
0	3	5	6	11		14					26	27		31
0 0 0	1 1	T	LINK		F		ADDR	ESS			Е		MC	
F	(B)(LIN	NK),E,M	1C							(F	REGIS	TER LI	NK]
0	3	5	6	11		14		20		25	26	27		31
0 0 0	0 1	Т	LINK		F				В		Е		MC	
				T	F		•							
where F	=		EXLZ EXLL EXLG EXLF EXLC FXLV EXL EXLA EXLN EXLNL EXLNL EXLNL	00000000111	000 001 010 011 100 101 110 111 000 001									

The address of the next sequential microinstruction replaces the contents of the register specified by LINK; then if the condition is met, the instruction at the specified address is executed. Any instruction may be executed including other execute instructions. When the executed instruction is completed, the processor continues with the microinstruction following the Execute and Link.

50-004 R00 4-11

Tested Condition True

 $(LINK) \leftarrow (RLC4:15)+1$

Do instruction at ADDRESS [Address Link] Do instruction at (B) $(RLC4:15) \leftarrow (RLC4:15)+1$

[Register Link]

Tested Condition False

 $(LINK) \leftarrow (RLC4:15)+1$

 $(RLC4:15) \leftarrow (RLC4:15)+1$

Programming Notes

For the EXLT and EXLF instructions, a logical AND is performed between each bit in the condition code field of the PSW and the M1 field of the user's instruction (YDI, or IR 8:11). If any resultant bit is a one, the EXLT instruction executes the indicated instruction, and EXLF does not. If all resultant bits zero, the EXLF instruction executes the indicated instruction, and EXLT does nct.

If the EXL instructions execute an instruction which attempts to cause a branch or transfer, no branch or transfer occurs.

If any memory control function is specified in the MC field of this instruction, the function is performed only if the indicated instruction is not executed.

If an interrupt is to be allowed while executing the EXLA instruction, Decode (D or IRD) must be specified in the MC field.

Execution Time

260 + executed instruction

4.4 SHIFT/RCTATE INSTRUCTIONS

The Shift and Rotate instructions provide for arithmetic and logical use of information contained in the processor registers. Bits shifted out of the high or low end of a register are passed through the Carry flag (C). After a shift instruction, the last bit which was shifted out is contained in the Carry flag.

A shift of zero positions causes the G and L flags to be set, on the basis of the halfword cr fullword result, with no alteration to the data contained in the register. The Carry and Overflow flags are zero, in this case.

The instructions described in this section are:

4.4.1	SLL SLLX SLLI	Shift Left Logical Shift Left Logical and Transfer Shift Left Logical Immediate
4.4.2	SLHL	Shift Left Halfword Logical
4.4.3	SRL SRLX SRLI	Shift Right Logical Shift Right Logical and Transfer Shift Right Logical Immediate
4.4.4	SRHL	Shift Right Halfword Logical
4.4.5	SLA SLAX SLAI	Shift Left Arithmetic Shift Left Arithmetic and Transfer Shift Left Arithmetic Immediate
4.4.6	SLHA	Shift Left Halfword Arithmetic
4.4.7	SRA SRAX SRAI	Shift Right Arithmetic Shift Right Arithmetic and Transfer Shift Right Arithmetic Immediate
4.4.8	SRHA	Shift Right Halfword Arithmetic
4.4.9	RLL RLLX RLLI	Rotate Left Logical Rotate Left Logical and Transfer Rotate Left Logical Immediate
4.4.10	RRL KRLX RRLI	Rotate Right Logical Rotate Right Logical and Transfer Rotate Right Logical Immediate

50-004 R00 4-13 4.4.1 Shift Left Logical

SLL	S,A,B,I	, E, MC					[R	R CONTR	OLI						
0	3 5	6	11	16		20	25 2	6 27	31						
0 0 1	0 1 I	S	A	1 0	0 1	В	0	Е	MC						
SLLX															
0	3 5	6	11	16		20	25 2	6	31						
0 0 1	0 0 I	S	A	1 0	0 1	В	С	PAGE	ADDRESS						
SLLI	S,A,DAT	A,I					(R	R IMMEL	IATE]						
0	3 5	6	11	16		20			31						
0 0 1	1 0 I	S	А	1 0	0 1		,	DATA							

The contents of the register specified by A are shifted left the number of bit positions specified by the least significant five bits of the second operand. The result replaces the contents of the register specified by \mathbb{S} .

High order bits shifted out of position 0 are shifted through the carry flag, then lost. Zeros shift into the low order bit position.

SLL, SLLI:
$$S = \frac{L}{B_E(27:31)}$$

SLLX:
$$S = \frac{L}{B_E(27:31)}$$
 (A)

then RLC10:15---FAGE ADDRESS if C=0 or Carry =0

 $RLC4:15 \leftarrow (RLC4:15)+1$ if C = 1 and Carry = 1

Resulting Flags

C	V	G	L
	0	0	0
1	0	0	1
1	0	1	0
0			
1			

Result is zero
Result is less than zero
Result is greater than zero
Last bit shifted out was a zero
Last bit shifted out was a one

Execution Times (n = number of shifts)

 SLL,SLLI:
 430+60n

 SLLX (no transfer):
 560+60n

 SLLX (transfer):
 430+60n

4.4.2 Shift Left Halfword Icgical

[RR CONTROL] SLHL S,A,B,I,E,MC 16 20 25 26 27 31 3 5 6 11 Ε 1 0 0 1 В MC 0 1 I A S 0 0 1

The least significant 16 bits of the register specified by A are shifted left the number of bit positions specified by the least significant 4 bits of the second operand. The result replaces the least significant 16 bits of the register specified by S. The most significant 16 bits of the register specified by A replace the most significant 16 bits of the register specified by S. Bits shifted out of position 16 are shifted through the carry flag and then lost. Zeros shift into the low order bit position.

SIHI S0:15 (A0:15)

$$L
S16:31 - (A16:31)$$

$$B_E(28:31)$$

Resulting Flags

١	С	٧	G	L	
		0	0	0	Halfword result is zero
		0	0	1	Halfword result is less than zero
١		0	1	0	Halfword result is greater than zero
١	0				Last bit shifted out of bit 16 was a zero
	1				Last bit shifted out of bit 16 was a one
ı		L.,.			1

Execution Times (n = number of shifts)

SLHI: 430+60n

4.4.3 Shift Right Logical

SRL		S,	. , E	R,I,E,M	С								[]	RR C	ONTROL1	
0		3	5	6	11		16			20		25	26	27		31
0 0	1	0 1	I	S		A	1 0	0	0		В	0	E		MC	
SRLX		S,A,E	3 , P	DRS,I,	С							(RR	TRA	NSFER]	
0		3	5	6	11		16			20		25	26			31
0 0	1	0 0	I	S		A	1 0	0	0		В	С	Ρi	AGE	ADDRESS	
SRLI		S,A,I	ra c	A,I								(RR	MMI	EDIATE]	
0		3	5	6	11		16			20						31
0 0	1	1 0	Ι	S		A	1 0	0	0]	DATA		

The contents of the register specified by A are shifted right the number of bit positions specified by the least significant 5 bits of the second operand. Lcw order bits shifted out of position 31 are shifted through the carry flag and then lost. Zeros shift into position 0.

SRL, SRII:
$$S \xrightarrow{B}_{E} (27:31)$$

SRLX: $S \xrightarrow{B}_{E} (27:31)$

then RLC10:15→PAGE ADDRESS if C=0 or Carry=0 RLC4:15 \leftarrow (RLC4:15)+1 if C=1 and Carry=1

SRLX:

Resulting Flags

	O	V	G	L
1		0	0	0
		0	0	1
1		0	1	0
	0			
	1			

Result is zero
Result is less than zero
Result is preater than zero
Last bit shifted out was a zero
Last bit shifted out was a one

Execution Times (n = number of shifts)

SRL, SRII: 430+60m SRLX (no transfer): 560+60m SRLX (transfer): 430+60m

4.4.4 Shift Right Halfword Logical

•	SRH	I		S, l	A , 1	B , I	, E, MC					(RR	CONTROL]	
	0			3		5	6	11.	16		20	25	26	27	31
	0	0	1	0	1	I	S	A	1 0 0	0	В	1	Е	MC	

The least significant 16 bits of the register specified by A are shifted right the number of bit positions specified by the least significant 4 bits of the second operand. The result replaces the least significant 16 bits of the register specified by S. The most significant 16 bits of the register specified by A replace the most significant 16 bits of the register specified by S. Bits shifted cut of position 31 are shifted through the carry flag, and then los' Zercs shift into position 16.

S16:31
$$\stackrel{R}{\longleftarrow}$$
 (A16:31)
 $B_E(28:31)$

Resulting Flags

С	٧	G	L
	0	0	0
	0	0	1
	0	1	0
0			
1			

Halfword result is zero
Halfword result is less than zero
Halfword result is greater than zero
Last bit shifted out was a zero
Last bit shifted out was a one

Execution Times (n = number of shifts)

SRHL: 430+60n

4.4.5 Shift Left Arithmetic

SLA		S,A,	B , I	,E,MC								,	İ	RR	CONT	ROL]	
0		3	5	6	11		16				20		25	26	27		31
0 0	1	0 1	I	S		A	1	1	0	1		В	0	E		МС	
SLAX		S,A,	В,А	DRS,I,	С								ļ	RR	TRANS	SFER]	
0		3	5	6	11		16				20		25	26			31
0 0	1	0 0	I	S		A	1	1	0	1		В	С		PAGE	ADDRE	SS
SLAI		S,A,	DAT	A,I									l	RR	IMME	DIATE)	
0		3	5	6	11		16				20						31
0 0	1	1 0	I	2		A	1	1	0	1				D	ATA		

The contents of the register specified by A are shifted left the number of bit positions specified by the least significant 5 bits of the second operand. Cnly bits 1:31 participate in the shift; bit 0 remains unchanged. High order bits shifted out of position 1 are shifted through the carry flag, and then lost. Zeros shift into the low order bit position.

$$SIA, SLAI: S \longrightarrow (A0)$$

S1:31
$$\leftarrow$$
 (A1:31) $B_{E}(27:31)$

SLAX:

$$SO \leftarrow (AO)$$

S1:31
$$\leftarrow$$
 (A1:31) $B_E(27:31)$

RLC4:15 (RLC4:15)+1 if C=1 and Carry=1

Resulting Flags

С	V	G	L
	0	0	0
	000	0	1
	0	1	0
0			l
1			

Result is zero
Result is less than zero
Result is greater than zero
Last bit shifted out was a zero
Last bit shifted out was a one

Execution Times (n = number of shifts)

 SLA,SLAI:
 430+60n

 SLAX (no transfer):
 560+60n

 SLAX (transfer):
 430+60n

50-004 R00 4-21

4.4.6 Shift Left Halfword Arithmetic

SLHA S,A,B,I,E,MC [RR CONTROL] 0 3 5 6 25 26 27 11 16 20 31 0 1 I 0 0 1 S Α 1 1 0 1 E В MC

The least significant 15 bits of the register specified by A are shifted left the number of bit positions specified by the least significant 4 bits of the second operand. The result replaces the least significant 15 bits of the register specified by S. The most significant 17 bits of the register specified by A replace the most significant 17 bits of the register specified by S. Pits shifted out of position 17 are shifted through the carry flag, and then lost. Zeros shift into position 31.

$$S17:31 \xrightarrow{L} (A17:31)$$
 $B_E(28:31)$

Resulting Flags

	С	V	G	L	
		0	0	0	
		0	0	1	
		0	1	0	
Ì	0				
ı	1				
ı					

Halfword result is zero
Halfword result is less than zero
Halfword result is greater than zero
Last bit shifted out of position 17 was a zero
Last bit shifted out of position 17 was a one

Execution Time (n = number of shifts)

SLHA: 430+60n

4.4.7 Shift Right Arithmetic

SRA		S,A,E	3,I	, E, MC						1	RR	CONT	ROLI	
0		3	٤	6	11.	16	٠.		20	25	26	27		31
0 0	1	0 1	I	S	A	1 1	0	0	В	0	Ε		MC	
SRAX		S,A,E	3 , A	DRS,I,	С						[RR	TRANS	SFERJ	
0		3	5	6	11	16			20	25	26			31
0 0	1	0 0	Ι	S	A	1 1	О	0	В	С		PAGE	ADDRE	SS
SRAI		S,A,I	TAC	A,I			•			:	RR	IMME	DIATE]	
0		3	5	6	11	16			20					31
0 0	1	1 0	I	S	Ą	1 1	0	0				DATA		

The contents of the register specified by A are shifted right the number of bit positions specified by the least significant 5 bits of the second operand. The result replaces the contents of the register specified by S. Only bits 1:31 participate in the shift; bit O remains unchanged and is propagated right into position 1 on each shift. Icw order bits shift through the carry flag and are then lost.

$$SRA, SRAI: SO \leftarrow (AO)$$

S1:31
$$\stackrel{R}{\longleftarrow}$$
 (A1:31) $B_E(27:31)$

SRAX:
$$SO \longrightarrow (AO)$$

S1:31
$$\frac{R}{B_E(27:31)}$$
 (A1:31)

then PLC10:15 ← PAGE ADDRESS if C=0 or Carry=0

RLC4:15 - (RLC4:15)+1 if C=1 and Carry=1

Resulting Flags

С	V	G	L
	0	0	0
	0	0	1
	0	1	0
0			
1			

Result is zero
Result is less than zero
Result is greater than zero
Last bit shifted out was a zero
Last bit shifted out was a one

Execution Times (n= number of shifts)

SRA,SRAI: 430+60n SRAX (no transfer): 560+60n SRAX (transfer): 430+60n

4.4.8 Shift Right Halfword Arithmetic

SRF	ł A		S,	A ,]	B , I	,E,MC					-			RR	CONTROL]	
0			3		5	6	11.	16	;			20	25	26	27	31
0	0	1	0	1	I	S	A	1	1	0	0	В	1	E	MC	

The least significant 15 bits of the register specified by A are shifted right the number of bit positions specified by the least significant 4 bits of the second operand. The result replaces the least significant 15 bits of the register specified by S. The most significant 17 bits of the register specified by A replace the most significant 17 bits of the register specified by S. Bit 16 is propagated right into bit position 15 on each shift. Bits shifted out of position 31 are shifted through the carry flag and ther lost.

SRHA S0:16 (A0:16)

R
S17:31 (A17:31)
$$B_{E}(28:31)$$

Resulting Flags

1	C	٧	G	L	
Ī		0	0	0	Halfword result is zero
1		0	0	1	Halfword result is less than zero
		0	1	0	Halfword result is greater than zero
١	0		ŀ		Last bit shifted out was a zero
	1				Last bit shifted out was a one
		1.		L]

Execution Time (n = number of shifts)

SRHA: 430+60n

4.4.9 Rotate Left Logical

RLL		S,A,	B , 1	I,E,MC								{ F	RR	CONTROL	1	
0		3	5	6	11		16			2	:0	25	26	27		31
0 0) 1	0 1	I	S		A	1	0	1	1	В	0	E	ı	1 C	
RLLX		S,A,	В,А	DRS,I,	С							[]	RR (CONTRO	L]	
0		3	5	6	11		16			2	0	25	26			31
0 0	1	0 0	I	S		A	1	0	1	1	В	С		PAGE	ADDRE	SS
RLLI	·	S,A,	D A T	IA,I								(F	RR]	[MMEDI <i>I</i>	ATEJ	
0		3	5	6	11		16			2	0					31
0 0) 1	1 0	Ι	S		A	1	0	1	1			I	DATA		

The contents of the register specified by A are shifted left, end around, the number of bit positions specified by the least significant 5 bits of the second operand. Bits shifted out of position 0 are shifted into position 31.

RLL, RLLI: S0:31 $E_{E}(27:31)$

RLLX:

S0:31 \leftarrow (A0:31) $B_E(27:31)$

Resulting Flags

С	٧	G	L				
0	0	0	0	Result	is	zero)
0	0	0	1	Result	is	nct	zero
000	0	1	0	Result	is	nct	zero

Execution Times (n = number of shifts)

RLL, RLLI, RLLX: 430+60n

4.4.10 Rotate Right Logical

RRL		S, A, 1	B ,I	,E,MC							[]	RR (CONTRO	L]
0		3	5	6	11.	16			20		25	26	27	31
0 0	1	0 1	I	S	A	1 (1	0		В	0	E		M C
RRLX		S,A,1	B,A	DRS,I,	С						[F	RR '	TRANSF	ER]
0		3	5	6	11	16			20		25	26		3 1
0 0	1	0 0	I	S	A	1 0	1	0		В	С		PAGE	ADDRESS
RRLI		S, A, 1	DAT	A,I							[E	RR :	IMMEDI	ATE]
0		3	5	6	11	16			20					31
0 0	1	1 0	I	S	A	1 0	1	0					DATA	A Committee of the Comm

The contents of the register specified by A are shifted right, end around, the number of bit positions specified by the least significant 5 bits of the second operand. Bits shifted out of position 31 are shifted into position 0.

RRL, RRLI:

S0:31
$$\frac{R}{B_E(27:31)}$$
 (A0:31)

RRLX:

B_E (27:31)

then RLC10:15-PAGE ADDRESS, because Carry=0 always

Resulting Flags

			L				
0	0	0	0	Result	is	zero)
0	0	0	1	Result	is	nct	zero
0	0	1	0 1 0	Result	is	not	zero

Execution Times (n = number of shifts)

RRL, RRLI, RRLX: 430+60n

4.5 FIXED-POINT ARITHMETIC INSTRUCTIONS

The Fixed-Point Arithmetic Instructions provide for addition, subtraction, multiplication and division of fixed-point data contained in the processor registers. The instructions described in this section are:

4.5.1	A A X A I	Add and Transfer Add Immediate
4.5.2	AINC AINCX	Add and Increment Add and Increment and Transfer
4.5.3	S S X S I	Subtract Subtract and Transfer Subtract Immediate
4.5.4	SDEC SDECX	Subtract and Decrement Subtract and Decrement and Transfer
4.5.5	M M X M I	Multiply Multiply and Transfer Multiply Immediate
4.5.6	DX DI	Civide Divide and Transfer Divide Immediate

4-28

4.5.1 Add

A			S,A,	В,]	I,E,MC								[]	RR	CONTRO	[]	
0			3	5	6	11.	16				20		25	26	27		31
0	0	1	0 1	I	S	A	0	0	0	1		В	0	E	1	MC	
ΑX			S,A,	В,	ADRS,I,	С								[R]	R TRANS	SFER]	
0			3	5	6	11	16				20		25	26			31
0	0	1	0 0	I	S	А	0	О) (1		В	С		PAGE	ADDRE	ss
AI			S,A,	D A T	ΓA,Ι								[]	RR I	IMMEDI	ATE]	
0			3	5	6	11	16				20						31
0	0	1	1 0	I	S	A	0	0) C	1					DATA		

The second operand is algebraically added to the first operand. The sum replaces the contents of the register specified by S.

A, AI: $S \longrightarrow (A) + B$

AX: $S \leftarrow (A) + B$

then RLC10:15→PAGE ADDRESS if C=0 or Carry=0

 $RLC4:15 \leftarrow (RLC4:15)+1$ if C=1 and Carry=1

Resulting Flags

С	V	G	L	l
		0	0	l
		0	1	l
		1	0	l
	1			
1				

Sum is zerc
Sum is less than zero
Sum is greater than zero
Overflow
Carry

Execution Times

A,AI: 260 AX (no transfer): 405 AX (transfer): 260

4.5.2 Add and Increment

[RR CCNTROL] S,A,B,I,E,MC AINC 5 6 11 20 25 26 27 3 16 31 0 1 I 0 0 1 1 0 0 1 S A В 0 Ε MC AINCX S,A,B,ADRS,I [RR TRANSFER] 0 3 5 6 11 16 20 25 26 31 0 0 1 0 0 1 S A 0 0 1 1 В C PAGE ADDRESS

The second operand is algebraically added with the first operand and a forced carry-in of one. The sum replaces the contents of the register specified by S_{\bullet}

AINC: $S \leftarrow (A) + B_E + 1$

AINCX: $S \rightarrow (A) + B_E + 1$

then RLC10:15 --- FAGE ADDRESS if C=0 or Carry=0

RLC4:15-(RLC4:15)+1 if C=1 and Carry=1

Resulting Flags

С	٧	G	L
		0	0
		0	1
		1	0
	1		
1			

Sum is zero
Sum is less than zero
Sum is greater than zero
Overflow
Carry

Programming Note

Multiple precision addition operations require a carry forward from the least significant to the most significant operands. The following example shows a dcuble word add operation.

* MRO AND MR1 CONTAIN THE 64-BIT FIRST OPERAND

* MR2 AND MR3 CONTAIN THE 64-BIT SECOND OPERAND

* THE 64-BIT RESULT IS RETURNED IN MRO and MR1

* START AX MR1, MR3, SUM2, C SUM LOW OPERANDS FIRST

* TRANSFER IF NO CARRY, ELSE

* FALL THROUGH, SUMMING

AINCX MRO, MRO, MR2, SUM3

* SKIP TO SUM3.

SUM HIGH OPERANDS

(MRO,MR1)=64-BIT RESULT

Execution Times

A

EQU

SUM2

SUM3

AINC: 260
AINCX (no transfer): 405
AINCX (transfer): 260

MRO, 'RO, MR2

4.5.3 Subtract

S		S	, A ,	В,	Ι,	E,MC									(RR CO	NTROL]	
0			3		5	6	11		16			20		25	26	27		31
0	0	1	0	1	I	S		A	0 0	0	0		В	0	E	1	M C	
SX			S,A	, E	3 , A	DRS,I	, C								[]	RR TRA!	NSFER]	
0			3		5	6	11		16			20		25	26			31
0	С	1	0	0	Ι	S		А	0 0	0	0		В	С		PAGE	ADDRE	ss
SI			S,A	, I	TAC	A,I									[]	RR IMMI	EDIATE	:]
0			3		5	6	11		16			20						31
0	0	1	1	0	I	S		А	0 0	0	0					DATA		

The second operand is algebraically subtracted from the first operand. The difference replaces the contents of the register specified by S.

S,SI: $S \leftarrow (A) - B_E$

SX: $S \leftarrow (A) - B_E$

then RLC10:15→PAGE ADDRESS if C=0 or Carry=0

greater than zero

RLC4:15→ (RLC4:15)+1 if C=1 and Carry=1

Resulting Flags

С	V	G	L			
		0	0	Difference	is	zero
		0	1	Difference	is	less than zero
		1	0	Difference	is	greater than ze
	1			Overflow		
1				Borrow		
L	L	<u> </u>	<u> </u>			

Execution Times

S,SI: 260 SX (no transfer): 405 SX (transfer): 260

4.5.4 Subtract and Decrement

SDEC S.A.B.I.E.MC

[RR CONTROL]

0			3		5	6	11.	16	,		20	25	26	27 3	1
0	0	1	0	1	I	S	A	0	0		В	0	E	MC	

SDECX S,A,B,ADRS,I,C

[RR TRANSFER]

0	3	5	6	11	16		20	25	26 3	31 —
0 0 1	0 0	I	S	A	0 0	1 0	В	С	PAGE ADDRESS	

The second operand and a forced carry-in of one are subtracted from the first operand. The result replaces the contents of the register specified by S.

SDEC: $S \longrightarrow (A) - B_E - 1$

SDECX: $S \leftarrow (A) - B_E - 1$

then RLC10:15 → PAGE ADDRESS if C=0 or Carry=0

RLC4:15 \leftarrow (RLC4:15)+1 if C=1 and Carry=1

Resulting Flags

С	V	G	L
		0	0
		0	1
		1	0
	1		
1			

Difference is zero Difference is less than zero Difference is greater than zero Overflow Carry

Programming Note

See Add and Increment

Execution Times

260 SDEC: SDECX (no transfer): 405 260 SDECX (transfer):

4.5.5 Multiply

M			S,A	, B	, I	,E,MC							,		[]	RR CON	TROL]	
0			3		5	6	11		16			20		25	26	27		31
0	0	1	0	1	I	S		A	1 1	1	0		В	0	E	M	C	
MX			S,A	, B	, A	DRS,I,	С					,			[]	RR TRA	NSFER]
0			3		5	6	11		16			20		25	26			31
0	0	1	0 /		Ι	S		A	1 1	1	0		В	С		PAGE	ADDR	ESS
MI			S,A,	, D	ΑT	A,I									(I	RR IMM	EDIAT	E]
0			3		5	6	11		16			20						31
0	0	1	1 (I	S		A	1 1	1	0]	DATA		

The 32-bit second operand is multiplied by the contents of the first operand register. The 32 most significant product bits replace the contents of the register specified by S. The 32 least significant product bits replace the contents of the first operand register, the register specified by A. The S field must specify an even numbered register. The A field must specify the next sequential register, an odd number. The sign of the product is determined by the rules of algebra.

 $M,MI: (S,A) \longrightarrow (A) * B_E$

MX: $(S,A) \leftarrow (A) * B_E$

then RLC10:15 → PAGE ADDRESS

Resulting Flags



Execution Times

M,MI,MX: 2680/3290/3900 minimum/average/maximum

4.5.6 Divide

D		S	, A ,]	3,	I,	E,MC										1	RR C	ONTRO	L]
0			3		5	6	11		16				20		25	26	27		31
0	0	1	0	1	Ι	S	1	1	1	1	1	1		В	0	E		MC	
DX			S,A	, В	, A	DRS,I,	С									(F	RR TR	ANSFE	R]
0			3		5	6	11		16				20		25	26			3 1
0	0	1	0 ()	Ι	S	I		1.	1	1	1		В	С		PAGE	ADDR	ESS
DI			S,A	, D	ΑΊ	A,I										[F	RR IM	MEDIA	TE]
0			3		5	6	11		16				20						31
0	0	1	1 (Ι	S	P		1	1	1	1				DAT	r A		

The 64-bit dividend contained in the registers specified by S and A, an even/odd pair, is divided by the 32-bit second operand. The S field must specify an even numbered register and the A field must specify the next sequential odd register. The resulting 31-bit quotient with sign replaces the contents of the register specified by A and the 31-bit remainder with sign replaces the contents of the register specified by S. The sign of the quotient is determined by the rules of algebra; the sign of the remainder equals the sign of the dividend.

D,DI: $A \longrightarrow (S,A)/B_E$

S-Remainder

DX: $A \leftarrow (S, A)/B_E$

S-Remainder

then RLC10:15 → PAGE ADDRESS

50-004 R00 4-35

Resulting Flags

C	٧	G	L		
0	0	0	0	Normal	
0	1	0	00	Fivid e	fau1t

Programming Ncte


A quotient more positive than '7FFF FFFF' or more negative than '8000 0000' causes the division to be aborted with the V flag set and an unpredictable remainder in S. The register specified by A is unchanged. Attempted division by zero results in a divide fault.

Execution Times

D,DI,DX: 4700

4.6 FLOATING-POINT INSTRUCTIONS

These instructions provide for the manipulation of single-precision and double-precision floating-point data. A floating-point quantity consists of a signed exponent and a signed magnitude fraction. The 7-bit exponent is expressed in excess 64 notation and can range in actual value from +63 through zero to -64. The value of the exponent field is that power of 16 by which the fraction field is multiplied. The 24- or 56-bit fraction is expressed as a hexadecimal number having a radix point to the left of the high order fraction digit. Bit 0 of the fullword or double word is the sign bit of the fraction.



4.6.1 Normalization

A normalized floating-point number for this processor is one which the most significant digit of the mantissa is nonzero. the preceding illustrations, digit F1 is nonzero if the number is normalized. If the floating-point number is not normalized, the normalization process consists of shifting the fraction field and any guard digits to the left hexadecimally (four bits at a time), until the most significant digit of the field is nonzero. The exponent is decremented by one for each shift required. Exponent underflow occurs if the exponent is already zero when it must be All floating-point arithmetic operations require decremented. The result of a ncrmalized operands for consistent results. floating-point arithmetic operation is always normalized by the floating point processor.

50-004 R00 4-37

4.6.2 Equalization

Equalization of two operands consists of shifting the fraction field of the operand with the smaller exponent to the right hexadecimally (four bits at a time), while incrementing the exponent of the operand by one. This process is repeated until the exponents of both operands are equal. The effect is to align the radix points of the two operands before performing an addition or subtraction. Data shifted from the lower-order digit of the operand is not lost, but is shifted into guard digits which participate in the subsequent floating point processor operation.

4.6.3 Guard Digits and R*-Rounding

When a floating-point result has been formed, it consists of a sign, an exponent, and a fraction field, as well as a number of guard digits containing the lower-order fraction digits resulting from the floating-point operation. Before the result is copied to the destination, it is rounded to provide improved accuracy.

R*-rounding is performed by the floating point processor as follows. The contents of the guard digits are tested. If the most significat guard digit is seven or less, no rounding is performed. If the most significant guard digit is eight, and all other guard digits are zero, then the least significant bit of the final result is forced to one. If the most significant guard digit is eight and another guard digit is nonzero, or if the most significant guard digit is greater than eight, one is added to the fraction field of the result to form the final result. If this addition causes a carry out of the fraction field, the expenent is incremented by one, and fraction digit F1 is set to one, while all other fraction digits are set to zero.

4.6.4 Effect of Current FSW

In the event of exponent overflow in the final result of a floating-point operation, the destination register is not modified; in effect, it did not participate in the operation. The flags returned by the floating point processor in this case include the V flag, and either the C, G, or L flag. The PSW has no effect in the case of exponent overflow.

Should exponent underflow occur in the final result of a floating-point operation, PSW bit 19 is tested. If bit 19 is zero, then zero is copied to the destination register. If bit 19 is set, the destination register is not modified; in effect, it did not participate in the operation. The floating point processor returns the V flag and no other flags in the event of exponent underflow.

The floating point processor is a standard plug-in module to the processor. A unique set of 35 microinstructions is provided to access the floating point processor (module number 6).

4-38 50-004 R00

Figure 4-1 shows a block diagram of the floating point processor, which is situated between the 32-bit S bus and the 32-bit B bus. The A bus does not connect to the floating point processor. The floating point processor contains its own set of eight 32-bit single-precision registers and eight 64-bit double-precision registers.




Figure 4-1 Floating-Foint Processor (FPP) Block Diagram

In microinstructions directed to the floating point processor, references to the user's general registers, either directly or via the YD or YS fields of the user's instruction, cause the corresponding single-precision floating-point register or half bits) of a double-precision floating-point register to be The microinstruction distinguishes whether accessed. or a dcuble-precision operation is to single-precision bе Single-precision operations can the performed. only use single-precision registers and double-precision operations can only use the double-precision registers.

50-004 R00 4-39

The two halves of a double-precision register are read using an even/odd addressing scheme. For example, reading double register 2 selects the most significant 32 bits of double register 2, and reading double register 3 selects the least significant 32 bits of double register 2. When writing to the double-precision registers, the least significant register address bit is ignored. The floating point processor handles the data steering, taking the first 32-bit operand to be the most significant half and the second 32-bit operand to be the least significant half of the 64-bit argument.

4.6.5 Floating-Point Processor (FPF) Autonomous Operation

The Floating-Point Processor operates in a fully autonomous mode having its cwn internal A, B, and S buses. Given a load, add, subtract, multiply, or divide operation, the floating-point module performs the function asynchronous of other processor activity. The microprogram is free to perform other functions while the floating-point module is finishing its task. If the microprogram attempts to test the result of a floating-point operation or begin another floating-point operation before the last one is completed, the processor stops until the prior function is completed before starting the next function.

This feature has an impact on determining execution times. The average execution time shown for divide single precision, example, is 3395 nancseconds. In practice, assuming the floating-point module is not busy, the microinstruction initiates the divide takes only 260 nanoseconds. The processor immediately regins the next sequential microinstruction. floating-point module is working independently and is busy for the next 3135 nanoseconds (3395-260). If this microinstruction does not reference the floating-point module, the instruction is performed, and the next microinstruction is continues until a microinstruction is feteched that does access the floating-point module. At that time, the processor must wait out any of the divide execution time remaining, 3135 nanoseconds, minus the execution time of all intervening microinstructions. there was any time left at all, an additional 60 nanoseconds must be added in for resynchronization.

If the E-bit is set in the microinstruction which starts the FPP, the processor stops until the operation is complete, and the correct flags have been generated. If the IRD MC function is specified in this microinstruction, then if division by zero is attempted, or if exponent overflow or underflow occurs in the final result, a floating-point interrupt occurs. The exponent underflow interrupt does not occur if PSW bit 19 is zero. When the interrupt does occur, the information necessary to service the fault is available in the flags, condition code, ILOC, and RMDP, Refer to section 8.3, Interrupt Support.

4-40 50-004 R00

Implementation Note:

The Floating-Point Processor is normally strapped to respond as processor module 6. Consequently, the Floating-Point Processor microinstructions assemble with a module number of 6.

In order to allow microcode to be assembled for an FPP strapped as module number 4, the common microcode assembler (MICROCAL) has a pair of special pseudo-operations that cause the module number of an FPP directed microinstruction to be switched from module 6 to module 4 and vice versa.

The assembler is normally in the FPP module 6 mode. Consequently, an AER microinstruction normally assembles with a module number of 6. The appearance in the source program of a DFU4 pseudo-operation places the assembler in the FPP module 4 mode until a DFU6 pseudo-operation is encountered. While in the FPP module 4 mode (DFU4), all microinstructions directed to the FPP (AER, for exam e) assemble with a module number of 4.

A pseudo-operation is an instruction only to the assembler and, as such, causes no object code to be generated.

The instructions described in this section are:

4.6.5.1		Read Condition Code Read Condition Code and Transfer
4.6.5.2	TEI TEX TE	
4.6.5.3		Read Register Single Precision Read Register Single Precision and Transfer
4.6.5.4	CER CERX	Compare Register Single Precision Compare Register Single Precision and Transfer
4.6.5.5	AER AERX	
4.6.5.6	SER Serx	
4.6.5.7	MER MERX	
4.6.5.8	DER DERX	Divide Register Single Precision Divide Register Single Precision and Transfer

50-004 R00 4-41

4.6.5.9	TMI TMX TM	Load Word Load Word and Transfer Load Word Immediate
1.6.5.10	LDI LDX	Load Register Dcuble Precision Load Register Double Precision and Transfer Load Register Dcuble Precision Immediate
4.6.5.11	RRD RRDX	Read Register Double Precision Read Register Double Precision and Transfer
4.6.5.12	CDR CDR X	
1.6.5.13	ADR ADRX	Add Register Double Precision Add Register Double Precision and Transfer
4.6.5.14	SDR SDRX	Subtract Register Double Precision Subtract Register Double Precision and Transfer
1.6.5.15	MDR MDRX	Multiply Register Double Precision Multiply Register Double Frecision and Transfer
1.6.5.16	DDR DDR X	Pivide Register Double Precision Divide Register Double Precision and Transfer

4-42

4.6.5.1 Read Condition Ccde

RCC S,B,I,E,MC [RR CONTROL] 0 3 5 6 11. 16 20 25 26 27 31 Ι 1 1 0 0 1 S 1 1 1 1 1 0 0 0 0 В Ε MC 0 RCCX S,B,ADRS,I,C [RR TRANSFER] 0 3 5 6 11 16 20 25 26 31 Ι C 1 1 0 0 0 1 1 1 1 1 В 0 0 0 0 PAGE ADDRESS

The flags that resulted from the last single-precision or double-precision floating-point operation are collected.

RCC: CCBUS → Floating-Pcint Flags RCCX: CCBUS → Floating-Pcint Flags then RLC10:15 → PAGE ADDRESS

Resulting Flags

Determined by previous floating-point operation

Programming Note

The S and B fields are not used and should be NULL selected.

Fxecution Times

RCC: 260
RCCX (no transfer): 405
RCCX (transfer): 260

50-004 R00 4-43

LE			A , E	3,	I , k	(, E	E , 1	1 C											[RR	COI	TROL]	
0			3		5	6					11		16			20		25	26	27		31
1	1	0	0	1	I	1	1	1	1	1		A	0 0	1	0		В	К	E		MC	
LEX		A	,В,	AI	DRS	5,1	. (7										[R	R T	RANS	SFER]	
0			3		5	6					11		16			20		25	26			31
1	1	0	О	0	I	1	1	1	1	1		A	0 0	1	0		В	С	P	AGE	ADDRESS	3
LEI			A , [) A :	ΓA,	, I												(RR	IMMI	EDIATE	
0			3		5	6					11		16			20						31
1	1	0	1	0	I	1	1	1	1	1		A	0 0	1	0				DA	ΤA		

This instruction loads the single-precision floating-point register specified by A in the following manner:

If a Load Word instruction did not precede this Load Register instruction, then the second operand presented by the Load Register instruction is the most significant 32 bits of a double-precision number. The least significant 32 bits of this number are forced to zero. If a Load Word instruction did precede this instruction, then the Load Word presented the most significant 32 bits, and the data presented by this Load Register instruction is the least significant 32 bits of the double-precision argument.

This 64-bit effective second operand is normalized, if necessary, and then R*-rounded to single-precision accuracy. If exponent overflow or underflow occurs in the final result, the current state of the PSW must be interrogated. If no overflow or underflow occurs, the rounded result replaces the contents of the single-precision floating-point register specified by A.

For the RR Control format, the K bit causes any normalization or rounding to be avoided. The second operand is copied directly into the floating-point register specified by A with no modification.

LE, LEI: A B E

LEX: A B E

then RLC10:15 FAGE ADDRESS

Resulting Flags (if E bit is not set)

	С	V	G	1 0 X	·
-	0	0	0	1	Fraction was normalized and less than zero
	0	0	1	0	Fraction was normalized and greater than zero
	0	1	X	Х	Fraction was not ncrmalized

Final Flags (after RCC, or if the E bit is set)

	С	V	G	L	
ſ	0	0	0	Ò	Result is zero
١	0	0	0	0	Result is less than zero
	0	0	1	00	Result is greater than zero
ı	0	1	0	0	Exponent underflow
١	0	1	0	1	Exponent overflow, result is less than zero
١	0	1	1	0	Exponent overflow, result is greater than zero

Programming Notes

The register specified by A must be a single-precision floating-point register. If the E bit is not set, the floating-point operation is performed independent of any other processor activity. In this case, the V flag resulting from the instruction may be tested to determine whether or not the fraction was normalized. If the V flag is zero, the fraction was already normalized, and all other flags are correct, provided that there is no possibility of exponent overflow in the final result due to R^* -rounding.

If the V flag is set cr if there is a possibility of exponent overflow, then the flags corresponding to the final result must be collected by a read condition code microinstruction if they are to be known.

If the E bit is set in this instruction, the microprogram is not allowed to proceed until the floating-point operation is completed. Valid flags corresponding to the final result are produced and gated to the condition code when the operation is completed.

Because the single-precision floating-point registers are actually implemented as double-precision registers, an unnormalized load (LE with the K bit set) must be performed following power restore, to initialize the least significant 32 bits of each single-precision register. Failure to initialize these registers causes undefined data to participate in all operations using any initialized single-precision register, with unpredictable results.

Execution Times

```
LE, LEI:
LEX (transfer taken): 460+130n
LEX (no transfer): 460+130n
Where n = normalize cycles
605+130n
```

4.6.5.3 Read Register Single Precision

RF	E			S,F	,]	, E	, MC										•		[R	R CONTROL]	
Ç)			3		5	6	1	1				1	5			20	25	26	27	3 1
1		1	0	0	1	I	S	1	1	1	1	1	0	0	0	1	В	0	E	MC	
RF	E	X		S,E	3,1	LR	S,I,C											ı	RR	TRANSFER]	
C)			3		5	6	1 .	1				16	5			20	25	26		31
		1	0	0	0	Ι	S	1	1	1	1	1	0	0	0	1	В	С	P	AGE ADDRES	5

The contents of the single-precision floating-point register specified by B are copied to the register specified by S_{\bullet}

RRE: $S \longrightarrow (B)$ RREX: $S \longrightarrow (B)$

then RLC10:15-PAGE ADDRESS

Resulting Flags

Not meaningful

Programming Notes

Floating-point register selection is not affected by the least significant B address bit. If an odd numbered register is specified, the next lower even numbered register is selected instead.

The S field may specify any register other than a floating-point register.

Execution Times

RRE: 410
RREX (transfer taken): 410
RREX (no transfer): 555

4.6.5.4 Compare Register Single Precision

[RR CONTROL] A,B,I,E,MC CER 31 25 26 27 0 3 5 6 11 16 20 0 1 1 1 1 1 1 1 A 0 0 1 1 В 0 E MC1 1 0 [RR TRANSFER] CERX A,B,ADRS,I,C

0			.3		5	6					11		16	5			20	25	26	31
1	1	0	0	0	I	1	1	1	1	1	P	1	0	0	1	1	В	С	PAGE	ADDRESS

The first operand is compared to the second operand. The comparison is algebraic, taking into account the sign, exponent, and fraction. The esult is indicated by the resulting flags.

CEP: $(A): -B_E$

CERX: (A): \rightarrow B_E

then RLC10:15 - PAGE ADDRESS

Resulting Flags (after RCC, or if the F bit is set)

С	V	G	L	
0	0	0	0	First operand equal to second operand
1	0	0	1	First operand less than second operand
0	0	1	D 1 0	First operand greater than second operand

Execution Times

CER: 430 CERX (transfer taken): 430 CERX (no transfer): 575

A I	ER			A , 1	3,3	Ι, Ι	. , l	1 C												[RI	R CONT	'ROL]	
(0			3		5	6					11	16	;			20		25	26	27		31
	1	1	0	0	1	I	1	1	1	1	1	A	0	1	0	0		В	0	E		MC	
A l	ER	X		A , 1	В,1	A D E	?S,	, I ,	, C										I	RP	TRANS	SFER]	
(О			3		5	6					11	16	;			20		25	26			31
	1	1	0	0	0	I	1	1	1	1	1	A	0	1	0	0		В	С		PAGE	ADDRE	ss

The two operands are added in the following manner. The first operand is compared to the second operand. The comparison is in magnitude only, ignoring the signs of the two operands. fraction field of the smaller of the two is shifted right hexadecimally (four bits at a time) the number of times indicated by the difference of the exponents of the two operands. called equalization. Note that hexadecimal digits shifted out of the low order end of the 24-bit fraction field are shifted through guard digits, which preserve the accuracy of the number to the limits of the precision of the input operand. The effect of this equalization process is to unnormalize the smaller operand so that the radix points of the two arguments are aligned. If the exponent difference exceeds seven, the smaller operand loses significance and a value of zero is substituted.

The equalized fraction with its guard digits and the fraction of the other operand with trailing zeros are then added, taking into account the signs and order of the two operands. The result fraction has an exponent equal to that of the larger operand. If the addition of fractions produces a carry, the result fraction with guards is shifted right one hexadecimal position and the result exponent is incremented by one. If no carry was produced, the result fraction with guards is normalized if necessary. The result exponent is decremented by one for each normalization cycle required.

When the result fraction has been normalized, the contents of the guard digits participate in an R*-rounding of the result to single-precision accuracy. If exponent overflow or underflow occurs in the final result, the current state of the PSW must be interrogated. If no exponent overflow or underflow occurs, the rounded result replaces the contents of the single-precision floating-point register specified by A.

AER: $A \longrightarrow (A) + B_E$

AFRX: $A \longrightarrow (A) + B_E$

then RLC10:15 - PAGE ADDRESS

Resulting Flags (after RCC, or if the E bit is set)

	С	V	G	L	
ı	0	0	0	0	Result is zero
	0	0	0	1	Result is less than zero
	0	0	1	0	Result is greater than zero
i	0	1	0	0	Exponent underflow
1	0	1	0	1	Exponent overflow, result is less than zero
1	0	1	1	0	Exponent overflow, result is greater than zero
- 1					

Programming Notes

The register specified by A must be a single-precision floating-point register.

If the second operand is larger than the first operand, this instruction requires an additional 100 nsec to execute. Therefore, if data is known, this penalty can be avoided by ensuring that the second operand is the smaller of two unequal operands.

If the E bit is not set, the floating-point operation is performed autonomously, independent of any other processor activity. In this case, the flags corresponding to the final result must be collected by an RCC microinstruction if they are to be known.

If the E bit is set in this instruction, the microprogram is not allowed to proceed until the floating-point operation is complete, and valid flags corresponding to the final result have been produced and gated to the condition code.

Execution Times

AERX (transfer taken): Same as AER AERX (no transfer): Same as AER, plus 145

If the B operand is greater than the A operand, add 100 If R^* -rounding required, add 100

4.6.5.6 Subtract Register Single Precision

5	EF	?		A , I	3,1	[,]	E , N	1 C													[RE	CON	TROL]		
	0			3		5	6					11		16	1			20		25	26	27		3 1	1
	1	1	0	0	1	I	1	1	1	1	1		A	0	1	0	1		В	0	E		MC		
5	EF	X		A , I	3 , 1	A D I	RS,	Ι,	C											ĺ	RR	TRAI	NSFER]		
	0			3		5	ϵ					11		16	5			20		25	26			3 '	1
ſ	1	1	0	0	0	I	1	1	1	1	1		A	0	1	0	1		В	С]	PAGE	ADDRE	SS	

The two operands are subtracted in the following manner. The first operand is compared to the second operand. The comparison is in magnitude only, ignoring the signs of the two operands. The fraction field of the smaller of the two is shifted right hexadecimally (four bits at a time) the number of times indicated by the difference of the exponents of the two operands. This is called equalization. Note that hexadecimal digits shifted out of the low order end of the 24-bit fraction field are shifted through guard digits, which preserve the accuracy of the number to the limits of the precision of the input operand. The effect of this equalization process is to unnormalize the smaller operand so that the radix points of the two arguments are aligned. If the exponent difference exceeds seven, the smaller operand loses significance and a value of zero is substituted.

The equalized fraction with its guard digits and the fraction of the other operand with trailing zeros are then subtracted, taking into account the signs and order of the two operands. The result fraction has an exponent equal to that of the larger operand. If the addition of fractions produces a carry, the result fraction with guards is shifted right one hexadecimal position and the result exponent is incremented by one. If no carry was produced, the result fraction with guards is normalized if necessary. The result exponent is decremented by one for each normalization cycle required.

When the result fraction has been normalized, the contents of the guard digits participate in an R*-rounding of the result to single-precision accuracy. If exponent overflow or underflow occurs in the final result, the current state of the PSW must be interrogated. If no exponent overflow or underflow occurs, the rounded result replaces the contents of the single-precision floating-point register specified by A.

SER: $A \rightarrow (A) - B_E$

SERX: $A \rightarrow (A) - B_E$

then RLC10:15 ← FAGE ADDRESS

Resulting Flags (after RCC, cr if the E bit is set)

Γ		٧	G	L	
T	0	0	0	0	Result is zero
1	ا د	0	0	1	Result is less than zero
1	۱ د	0	1	0	Result is greater than zero
	0	1	0	0	Exponent underflow
10	0	1	0	1	Exponent overflow, result is less than zero
1) [1	1	0	Exponent overflow, result is greater than zero

Programming Nctes

The register specified by A must be a single-precision floating-point register.

If the second operand is larger than the first operand, this instruction requires an additional 100 nsec to execute. Therefore, if data is known, this penalty can be avoided by ensuring that the second operand is the smaller of two unequal operands.

If the E bit is not set, the floating-point operation is performed autonomously, independent of any other processor activity. In this case, the flags corresponding to the final result must be collected by an RCC microinstruction if they are to be known.

If the E bit is set in this instruction, the microprogram is not allowed to proceed until the floating-point operation is complete, and valid flags corresponding to the final result have been produced and gated to the condition code.

Execution Times

SER: 700+100 (e+n) e = equalize cycles n = ncrmalize cycles worst case total of e+n=6

SERX (transfer taken): Same as SER SERX (no transfer): Same as SER, plus 145

If the B operand is greater than the A operand, add 100 If R*-rounding is required, add 100

50-004 R00 4-51

4.6.5.7 Multiply Register Single Precision

M	EF	!		A , 1	В,	Ι,Ι	E , 1	МC													[RE	CONTROL]	
	0			3		5	6					11		16	5			20		25	26	27		31
	1	1	0	0	1	I	1	1	1	1	1		A	0	1	1	0		В	0	Ε	MC		
M	EF	X		A ,	В,	A D I	RS,	, I	, C											1	RR	TRANSFER]	
	0			3		5	6					11		16	5			20		25	26			31
	1	1	0	0	0	I	1	1	1	1	1		A	0	1	1	0		В	С	PA	GE ADDRE	SS	

The exponents of the first and second operands are added and the result set aside as the result exponent. The result sign is determined by the rules of algebra. The fractions of the two operands are then multiplied. If the product is zero, the entire result (sign and exponent included) is set to zero. If the product is nonzero, the fraction and guard digits resulting from the multiplication are normalized or adjusted as necessary. The sign, exponent, and result fraction are then combined.

The contents of the guard digits participate in an R*-rounding of the result to single-precision accuracy. If exponent overflow or underflow occurs in the final result, the current state of the PSW must be interrogated. If no exponent overflow or underflow occurs, the rounded result replaces the contents of the single-precision floating-point register specified by A.

MER: $A \longrightarrow (A) \times B_E$

MERX: $A \leftarrow (A) * B_E$

then RLC10:15 → PAGE ADDRESS

Resulting Flags (after RCC, or if the E bit is set)

L	L	V	9	T	
ſ	0	0	0	0	Result is zero
1	0	0	0	1	Result is less than zero
-	0	0	1	0	Result is greater than zero
-	0	1	0	0	Exponent underflow
	0	1	0	1	Exponent overflow, result is less than zero
L	0	1	1	0	Exponent overflow, result is greater than zero

Programming Notes

The register specified by A must be a single-precision floating-point register.

The MER algorithm scans the second operand, searching for bit combinations which allow a reduction in the number of multiplication steps. If one operand is known to have strings of four or more contiguous one bits or contiguous zero bits, then for fastest multiplication, that operand should be used as the second operand: i.e., $(\pi)*(2.)$ requires less time than (2.)* (π) .

If the E bit is not set, the floating-point operation is performed autonomously, independent of other processor activity. In this case, the flags corresponding to the final result must be collected by an RCC microinstruction if they are to be known.

If the E bit is set in this instruction, the microprogram is not allowed to proceed until the floating-point operation is complete, and valid flags corresponding to the final result have been produced and gated to the condition code.

Execution Times

MER: 1425/1793/2160 BEST/AVG/WORST

MERX (transfer taken): Same as MER

MERX (no transfer): Same as MER, plus 145

If R*-rounding is required, add 100

4.6.5.8 Divide Register Single Precision

D	ER			A , 1	3,1	[,]	E , M	1 C													[R F	R CONTROL]	
_	0			3		5	6					11		16				20		25	26	27	31
	1	1	0	0	1	I	1	1	1	1	1		A	0	1	1	1		В	0	E	MC	
D	ER	X		A , E	3 , P	LDE	RS,	I,	С											(RR	TRANSFER]	
	0			.3		5	6					11		16				20		25	26		31

The exponent of the second operand is subtracted from the exponent of the first operand and the result is set aside as the exponent of the final result. The result sign is determined by the rules of algebra. The first operand (dividend) is divided by the second operand (divisor). If the quotient is zero, the entire final result (sign and exponent included) is set to zero. If the quotient is nonzero, the quotient and guard digits resulting from the division are normalized or adjusted as necessary. The sign, exponent, and result fraction are then combined.

The contents of the guard digits participate in an R*-rounding of the result to single-precision accuracy. If exponent overflow or underflow occurs in the final result, the current state of the PSW must be interrogated. If no exponent overflow or underflow occurs, the rounded result replaces the contents of the single-precision floating-point register specified by A.

DER: $A \leftarrow (A)/B_E$

DERX: $A \longrightarrow (A)/B_E$

then PLC10:15 -- FAGE ADDRESS

Resulting Flags (after RCC, or if the E bit is set)

	cl	V	G	L	
П	0	0	0	0	Result is zero
	0	0	0	1	Result is less than zero
1	0	0	1	0	Result is greater than zero
1	0	1	0	0	Exponent underflow
1	0	1	0	1	Exponent overflow, result is less than zero
1	0	1	1	0	Exponent overflow, result is greater than zero
	1	1	0	0	Divisor is zero
L					

Programming Notes

The register specified by A must be a single-precision floating-point register.

In the event of attempted division by zero, the result destination register is unchanged. The operation is aborted, and the flags returned are set to 1100.

If the E bit is not set, the floating-point operation is performed autonomously, independent of any other processor activity. In this case, the flags corresponding to the final result must be collected by an RCC microinstruction if they are to be known.

If the E bit is set in this instruction, the microprogram is not allowed to proceed until the floating-point operation is complete, and valid flags corresponding to the final result have been produced and ted to the condition code.

Execution Times

DER: 3395
DERX (transfer taken): 3395
DERX (no transfer): 3540

If R*-rounding is required, add 100

4.6.5.9 Load Word

ΓM			A , E	3,	[, F	E , M	I C													[RE	R CO	NTROLJ	
0			3		5	6					11		16				20		25	26	27		31
1	1	0	0	1	I	1	1	1	1	1		A	1	0	0	0		В	0	E		MC	
LWX	<u> </u>		A,E	3 , 1	A D F	RS,	I,	C												(R	R TR	ANSFERJ	
0			3		5	6					11		16				20		25	26			31
1	1	0	0	0	Ι	1	1	1	1	1		A	1	0	0	0		В	С	J	PAGE	ADDRES	S
LWI	-		A., D) A I	ľA,	·I													1	[RR	IMM:	EDIATE)	
0			3		5	6					11		16				20						31
1	1	0	1	0	Ι	1	1	1	1	1		A	1	0	0	0				D <i>I</i>	ATA		

This microinstruction is required when the second operand for a double-precision function is not resident in one of the DFU's internal registers; that is, the second operand is contained in microregisters, in main memory, or in control store.

This instruction presents the most significant 32 bits of the desired argument to the FPP. This fullword is retained in a holding register within the FPP. A subsequent floating-point microinstruction presents the least significant 32 bits of the second operand to the FFP via the B bus and the operation is performed.

LW, LWI: FPP-BE

LWX: $FPP \rightarrow B_E$

then (RLC10:15) PAGE ADDRESS

Resulting Flags

Unchanged

Programming Note

The A field is not used, and should be null selected.

Execution Times

LW, IWX, LWI: 260

4.6.5.10 Load Register Dcuble Precision

ΓD			A, E	3,]	, F	, N	1C,	K											[]	RR CO	ONTROL]	
0			3		5	6					11		16				20	25	26	27		31
1	1	0	0	1	Ι	1	1	1	1	1		A	1)	1	0	В	K	E		MC	
LLX			A , E	B , 1	A D F	RS,	I,	С	, , , ,	***************************************									[R]	R TRI	ANSFER]	,,,,,,
O			3		5	6					11		16	,			20	25	26			31
1	1	0	0	0	I	1	1	1	1	1		A	1	0	1	0	В	С		PAGE	ADDRESS	5
LDI			A , I	AC	[A [[,]]												[RR	IMM	EDIATE	
0			3		5	6					11		16				20					31
1	1	0	1	0	I	1	1	1	1	1		A	1	0	1	0			D.	ATA		

This instruction loads the double-precision floating-point register specified by A in the following manner: if B specifies one of the double-precision floating-point registers, then that register contains the second operand.

Otherwise, if a Load Word instruction did not precede this Load Register instruction, the second operand presented by the Load Register instruction is the most significant 32 bits of a double-precision number. The least significant 32 bits of this number are forced to zero. If a Load Word instruction did precede this instruction, then the Load Word presented the most significant 32 bits, and the data presented by this Load Register instruction is the least significant 32 bits of the double-precision argument.

This 64-bit effective second operand is normalized, if necessary. If exponent underflow occurs in the final result, the current state of the PSW must be interrogated. If no underflow occurs, the result replaces the contents of the double-precision floating-point register specified by A.

For the RR Control format, the K bit causes any normalization to be avoided. The second operand is copied directly into the floating-point register specified by A with no modification.

LD, IDI: A -- BE

LDX: A-BE

then RLC10:15 - PAGE ADDRESS

Resulting Flags (if E bit is not set)

	С	V	G	L	
١	0	0	0	1	Fraction was normalized and less than zero
1	0	0	1	0	Fraction was normalized and greater than zero
1	0	V 0 0 1	Х	X	Fraction was not normalized

Final Flags (after RCC, or if the E bit is set)

C	٧	G	L	
0	0	0	0	Result is zero
0	0	0	0	Result is less than zero
0	0	1	0	Result is greater than zero
0	1	0	0	Exponent underflow
0	1	0	1	Exponent overflow, result is less than zero
0	1	1	0	Exponent overflow, result is greater than zero
- 1				

Programming Notes

The register specified by A must be a double-precision floating-point register. If the E bit is not set, the floating-point operation is performed autonomously, independent of any other processor activity. In this case, the V flag resulting from the instruction may be tested to determine whether the fraction was normalized or not. If the V flag is zero, the fraction was already normalized, and all other flags are correct, provided that there is no possibility of exponent overflow in the final result due to R*-rounding.

If the V flag is set, then the flags corresponding to the final result must be collected by a read condition code microinstruction if they are to be known.

If the E bit is set in this instruction, the microprogram is not allowed to proceed until the floating-point operation is complete. Valid flags corresponding to the final result are produced and gated to the condition code when the operation is complete.

Execution Times

```
LD, LDI: 550+130n 

LDX (transfer taken): 560+130n 

LDX (no transfer): 705+130n 

where n = normalize cycles
```

4.6.5.11 Read Register Double Precision

	RRI)		S, E	3,:	Ι, Ι	E,MC												[RI	R CONTROL]	
_	О			3		5	6	1	1 .				1	6			20	25	26	27	31
	1	1	0	0	1	Ι	S	1	1	1	1	1	1	0	0	1	В	0	E	MC	
	RRI	Х		S,E	, 1	A D F	RS,I,C												[RI	R TRANSFER]	
	0			3		5	6	1	1				1	6			20	25	26		3 1
	1	1	0	0	0	I	S	1	1	1	1	1	1	0	0 -	1	В	С	P	AGE ADDRESS	

The contents of the double-precision floating-point register half specified by B are opied into the register specified by S. The flags generated by this instruction equal the result flags of the last floating-point operation.

RRD: (S) ← (B)

RRDX: (S) ← (B)

Resulting Flags

Not meaningful

Programming Notes

If B specifies an even-numbered register half, the most significant half of the floating-point register is fetched. Otherwise, the least significant half is fetched.

Execution Times

RRD: 410 RRDX: (transfer taken): 410 RRDX: (no transfer): 555

4.6.5.12 Compare Register Louble Precision

CDR A,B,I,E,MC [RR CONTROL] 0 3 5 6 11 16 20 25 26 27 31 1 1 0 0 1 I 1 1 1 1 1 1 1 0 1 1 A В E MC CDFX A,B,CDRS,I,C [RR TRANSFER] 3 5 6 11 16 20 25 26 31 1 1 0 0 0 I 1 1 1 1 1 1 1 0 1 1 С PAGE ADDRESS A В

The first operand is compared to the second operand. The comparison is algebraic, taking into account the sign, exponent, and fraction. The result is indicated by the resulting flags.

CDR: (A): \rightarrow B_E

CDRX: (A): $-B_E$

then RLC10:15 → PAGE ADDRESS

Resulting Flags (after RCC, cr if the E bit is set)

	С	V	G	L
I	0	0	0	0
ı	1	0	0	1
	0	0	1	0
1				

First operand equal to second operand First operand less than second operand First operand greater than second operand

Execution Times

CDR: 455 CDRX (transfer taken): 455 CDRX (no transfer): 600

A D	R			A , E	3,]	[, [I , 1	1 C													[RI	R COI	VTROL]		
0				3		Ē	6					11		16	5			20		25	26	27		3	3 1
1	•	1	0	0	1	I	1	1	1	1	1		A	1	1	0	0		В	0	E		MC		
A D	R)	K		A , 1	3,1	A C I	RS,	, I ,	, C												[RI	R TRI	ANSFEE	R]	
0				3		5	6					11		16	5			20		25	26			3	3 1
1		1	0	0	0	I	1	1	1	1	1		A	1	1	0	0		В	С]	PAGE	A DDR I	ESS	

The two operands are added in the following manner. The first operand is compared to the second operand. The comparison is in magnitude only, ig ring the signs of the two operands. the smaller operand is shifted field $\circ f$ hexadecimally (four bits at a time) the number of times indicated by the difference of the exponents of the two operands. This Note that hexadecimal digits shifted out of called equalization. low order end of the 56-bit fraction field are shifted through guard digits which preserve the accuracy of the number to the limits of the precision of the input operand. The effect of this equalization process is to unnormalize the smaller operand so that the radix points cf the two arguments are aligned. the exponent difference exceeds 14, the smaller operand loses significance and a value of zero is substituted.

The equalized fraction with its guard digits and the fraction of the other operand with trailing zeros are then added, taking into account the signs and order of the two operands. The result fraction has an exponent equal to that of the larger operand. If the addition of fractions produces a carry, the result fraction with guards is shifted right one hexadecimal position and the result exponent is incremented by one. If no carry was produced, the result fraction with guards is normalized, if necessary. The result exponent is decremented by one for each normalization cycle required.

When the result fraction has been normalized, the contents of the guard digits participate in an R*-rounding of the result to double-precision accuracy. If exponent overflow or underflow occurs in the final result, the current state of the PSW must be interrogated. If no exponent overflow or underflow occurs, the rounded result replaces the contents of the double-precision floating-point register specified by A.

ADR: $A \longrightarrow (A) + B_E$

ADRX: $A \longrightarrow (A) + B_E$

Resulting Flags (after RCC, or if the E bit is set)

 O		- 1		
000	0	0	0	Result is zero
0	0	0	1	Result is less than zero
0	0	1	0	Result is greater than zero
0	1	0	0	Exponent underflow
0	1	0	1	Exponent overflow, result is less than zero
000	1	1	0	Exponent overflow, result is greater than zero

Programming Notes

The register specified by A must be a double-precision floating-point register.

If the second operand is larger than the first operand, this instruction requires an additional 100 nsec to execute. Therefore, if data is known, this penalty can be avoided by ensuring that the second operand is the smaller of two unequal operands.

If the E bit is not set, the floating-point operation is performed autonomously, independent of any other processor activity. In this case, the flags corresponding to the final result must be collected by an RCC microinstruction if they are to be known.

If the E bit is set in this instruction, then the microprogram is not allowed to proceed until the floating-point operation is complete, and valid flags corresponding to the final result have been produced and gated to the condition code.

Execution Times

ADR: 750+100 (e+n) e=equalize cycles worst case total of e+n=13 n=normalize cycles

ADRX (transfer taken): Same as ADR ADRX (no transfer): Same as ADR, plus 145

If the B operand is greater than the A operand, add 100 If R^* -rounding is required, add 100

4.6.5.14 Sultract Register Louble Frecision

S	DR			A , I	3,3	[,]	E , I	1 C											[RE	R CONTROL]	
	0			3		5	6					11	16	5			20	25	26	27	31
	1	1	0	0	1	I	1	1	1	1	1	A	1	1	0	1	В	0	E	MC	
S	DR	X		A , F	3 , 1	A D I	RS,	Ι,	, C				•						[RI	TRANSFER]	
	0			3		5	6					11	16	<u> </u>			20	25	26		31
	1	1	0	0	0	I	1	1	1	1	1	A	1	1	0	1	В	С	F	PAGE ADDRESS	5

The two operands are subtracted in the following manner. The first operand is compared to the second operand. The comparison is in magnitude on..., ignoring the signs of the two operands. fraction field of the smaller operand is shifted right hexadecimally (" bits at a time) the number of times indicated by the difference of the exponents of the two operands. called equalization. Note that hexadecimal digits shifted out of the low order end of the 56-bit fraction field are shifted through guard digits which preserve the accuracy of the number to the limits of the precision of the input operand. The effect this equalization process is to unnormalize the smaller operand so that the radix points of the two arguments are aligned. exponent difference exceeds 14, the smaller operand loses significance and a value of zero is substituted.

The equalized fraction with its guard digits and the fraction of the other operand with trailing zeros are then subtracted, taking into account the signs and order of the two operands. The result fraction has an exponent equal to that of the larger operand. If the addition of fractions produces a carry, the result fraction with guards is shifted right one hexadecimal position and the result exponent is incremented by one. If no carry was produced, the result fraction with guards is normalized, if necessary. The result exponent is decremented by one for each normalization cycle required.

When the result fraction has been normalized, the contents of the guard digits participate in an R*-rounding of the result to double-precision accuracy. If exponent overflow or underflow occurs in the final result, the current state of the PSW must be interrogated. If no exponent overflow or underflow occurs, the rounded result replaces the contents of the double-precision floating-point register specified by A.

50-004 R00 4-63

SDR: $A \longrightarrow (A) - B_E$

SERX: $A \longrightarrow (A) - B_E$

then RLC10:15 ← FAGE ADDRESS

Resulting Flags (after RCC, or if the E bit is set)

C	۱۷	G	L	
0	0	0	0	Result is zero
0	0	0	1	Result is less than zero
0	0	1	0	Result is greater than zero
0	1	0	0	Exponent underflow
0	1	0	1	Exponent overflow, result is less than zero
0	1	1	0	Exponent overflow, result is greater than zero

Programming Notes

The register specified by A must be a double-precision floating-point register.

If the second operand is larger than the first operand, this instruction requires an additional 100 nsec to execute. Therefore, if data is known, this penalty can be avoided by ensuring that the second operand is the smaller of two unequal operands.

If the E bit is not set, the floating-point operation is performed autonomously, independent of any other processor activity. In this case, the flags corresponding to the final result must be collected by an RCC microinstruction if they are to be known.

If the E bit is set in this instruction, then the microprogram is not allowed to proceed until the floating-point operation is complete, and valid flags corresponding to the final result have been produced and gated to the condition code.

Execution Times

SDR: 750+100 (e+n) e = equalize cycles worst case total of e+n=13 n = normalize cycles

SDRX (transfer taken): Same as SDR SDRX (no transfer): Same as SDR, plus 145

If the B operand is greater than the A operand, add 100 If R^* -rounding is required, add 100

4.6.5.15 Multiply Register Double Precision

MD	R		l	A , E	3,]	, F	. 1	1 C									•		[RR	CON	TROL]	
0				3		5	6					11	16	5			20	25	26	27		31
1	1	0	T	0	1	I	1	1	1	1	1	A	1	1	1	0	В	0	E		MC	
MD	RX	,	7	A , E	3,1	A D F	RS,	, I ,	, C										[RR	TRA	NSFER]	
0				3		5	6					11	16	5			20	25	26			31
1	1	0		0	0	I	1	1	1	1	1	A	1	1	1	0	В	С	P	AGE	ADDRESS	5

The exponents of the first and second operands are added and then set aside as the exponent of the final result. The result sign is determined by he rules of algebra. The fractions of the two operands are then multiplied. If the product is zero, the entire result (sign and exponent included) is set to zero. If the product is nonzero, the fraction and guard digits resulting from the multiplication are normalized or adjusted as necessary. The sign, exponent, and result fraction are then combined.

The contents of the guard digits participate in an R*-rounding of the result to double-precision accuracy. If exponent overflow or underflow occurs in the final result, the current state of the PSW must be interrogated. If no exponent overflow or underflow occurs, the rounded result replaces the contents of the double-precision floating-point register specified by A.

MDR: $A \longrightarrow (A) * B_E$

MDRX: $A \leftarrow (A) * B_E$

then RLC10:15→PAGE ADDRESS

Resulting Flags (after RCC, or if the E bit is set)

1	С	V	G	L	
	0	0	0	0	Result is zero
	C	0	0	1	Result is less than zero
	0				Result is greater than zero
	0	1	0	0	Exponent underflow
	0	1	0	1	Exponent overflow, result is less than zero
-	0	1	1	0	Exponent overflow, result is greater than zero

Programming Notes

The register specified by A must be a double-precison floating-point register.

The MDR algorithm scans the second operand, searching for bit combinations which allow a reduction in the number of multiplication steps. If one operand is known to have strings of four or more contiguous one bits or contiguous zero bits, then for fastest multiplication, that operand should be used as the second operand; i.e., $(\pi)^*(2.)$ is faster than $(2.)^*(\pi)$.

If the E bit is not set, the floating-point operation is performed autonomously, independent of any other processor activity. In this case, the flags corresponding to the final result must be collected by an RCC microinstruction, if they are to be known.

If the E bit is set in this instruction, the microprogram is not allowed to proceed until the floating-point operation is complete, and valid flags corresponding to the final result have been produced and gated to the condition code.

Execution Times

MDR: 2410/3020/3630 BEST/AVG/WORST

MDRX (transfer taken): Same as MDR

MDRX (no transfer): Same as MDR, plus 145

If R*-rounding is required, add 100

4.6.5.16 Divide Register Double Precision

D	DF			Α,	3,]	[, E	, M	С													[RI	3 CO	TROL]	
	0			3		5	6				,	11		16	•			20		25	26	27		31
	1	1	0	0	1	I	1	1	1	1	1		A	1	1	1	1		В	0	E		MC	
D	DF	X		A , I	B , 1	A D F	RS,	I,	С												[R]	R TRA	NSFER]	
	0			3		5	6					11		16	5			20		25	26			31
	1	1	0	0	0	I	1	1	1	1	1		Α	1	1	1	1		В	С]	PAGE	ADDRESS	5

The exponents of the first and second operands are subtracted and then set aside as the result exponent. The result sign is determined by the les of algebra. The first operand (dividend) is divided by the second operand (divisor). If the quotient is zero, the entire final result (sign and exponent included) is set to zero. If the quotient is nonzero, then the quotient and guard digits resulting from the division are normalized or adjusted as necessary. The sign, exponent, and result fraction are then combined.

The contents of the guard digits participate in an R*-rounding of the result to double-precision accuracy. If exponent overflow or underflow occurs in the final result, the current state of the PSW must be interrogated. If no exponent overflow or underflow occurs, the rounded result replaces the contents of the double-precision floating-point register specified by A.

DDR: $A \rightarrow (A)/E_E$

DDRX: A-(A)/BE

then RLC10:15-PAGE ADDRESS

Resulting Flags (after RCC)

C	٧	G	L	
0	0	0	0	Result is zero
0	0	0	1	Result is less than zero
0	0	1	0	Result is greater than zero
0	1	0	0	Exponent underflow
0	1	0	1	Exponent overflow, result is less than zero
0	1	1	0	Exponent overflow, result is greater than zero
1	1	0	0	Divisor is zero

Programming Notes

The register specified by A must be a double-precision floating-point register.

In the event of attempted division by zero, the result destination register is unchanged. The operation is aborted, and the flags returned are set to 1100_2 .

If the E bit is not set, the floating-point operation is performed autonomously, independent of any other processor activity. In this case, the flags corresponding to the final result must be collected by an RCC microinstruction, if they are to be known.

If the E bit is set in this instruction, then the microprogram is not allowed to proceed until the floating-point operation is complete, and valid flags corresponding to the final result have been produced and gated to the condition code.

Execution Times

DDR: 6580
DDRX (transfer taken): 6580
DDRX (no transfer): 6725

If F*-rounding is required, add 100

4-68

4.7 BYTE HANDLING INSTRUCTIONS

These instructions use the I/O module to perform byte manipulations on the least significant 16 bits of A, B, and S bus data. The instructions described in this section are:

4.7.1 LP Load Byte

LBR Load Byte Register

4.7.2 STB Store Byte

STBR Store Byte Register

4.7.3 EXB Exchange Eyte

4.7.1 Load Byte

LB S,A,B,I,E,M.

[RR CONTROL]

О	3	5	6	11	16	5			20	25	26	27 3.	ı
0 1 0	0 1	I	S	A	0	1	0	1	В	1	E	MC	

LBR S,B,I,E,MC

[RR CONTROL]

0			3		5	6	1 1	1				16				20	25	26	27 31
0	1	0	0	1	I	S	1	1	1	1	1	0.	1	0	1	В	1	E	MC

Bits 24:31 of the second cperand replace bits 24:31 of the register specified by S. The most significant 24 bits of S are set to zero.

LB, LBR : S0:23-0

 $S24:31 - B_E$ (24:31).

Resulting Flags

С	V	G	L
0	0	0	0

Execution Times

LB, LBR: 260

4.7.2 Store Byte

STB S,A,B,I,E,MC

[RR CONTROL]

0		3		5	6	11	1	6			20	25	26	27	31
0	0	0	1	I	S	A	1	1	С	0	В	1	E	MC	;

STBR S,A,B,I,E,MC

[RR CONTROL]

_	0			3		5	6	11	16	•			20	25	26	27		31
	0	1	0	0	1	I	S	A	0	1	0	0	В	1	E		MC	

Bits 24:31 of A are coried to bits 24:31 of the register specified by S. Bits 16:23 of S are set equal to bits 16:23 of B. Bits 00:15 of S are set to zero.

STB, STBR: $S0:15 \longrightarrow 0$

 $S16:23 - E_E (16:23)$

 $S24:31 \longrightarrow (A24:31)$

Resulting Flags

Execution Times

STB, STBR: 260

4.7.3 Exchange Byte

EXB S,B,I,E,MC [RR CONTROL]

0 3 5 6 11 16 20 25 26 27 31

0 1 0 0 1 I S 1 1 1 1 1 0 1 0 B 1 E MC

The two low order bytes of the second operand are exchanged and loaded into the register specified by S_{\bullet}

FXB: $S0:15 \longrightarrow 0$ $S16:23 \longrightarrow B_E (24:31)$ $S24:31 \longrightarrow B_E (16:23)$

Resulting Flags



Execution Times

EXB: 260

4.8 CCNTRCL INSTRUCTIONS

These instructions allow testing and clearing the Machine Control Register, control over the console interrupt and the Consolette WAIT lamp and FAULT lamp, and the initialize relay. The instructions covered in this section are:

4.8.1	SMCR SMCRX	Sense Machine Control Register Sense Machine Control Register and Transfer
4.8.2	CMCR	Clear Machine Control Register
4.8.3	LWFF	Load the Wait Flip-Flop
4.8.4	FCW	Fower Cown
4.8.5	PDC	Branch and Disable Console

4.8.1 Sense Machine Control Register

SMCR S,B,I,E,MC [RR CONTROL] 0 3 5 6 11 16 20 25 26 27 31 0 1 0 0 1 1 S 1 1 1 1 1 0 1 1 1 В 0 Ε MC SMCRX S,B,ADRS,I,C [RR TRANSFER]

0	3	5	6	1 '	1				16	5			20	25	26	31
0 1 0	0 0	I	S	1	1	1	1	1	0	1	1	1	В	С	PAGE ADDRESS	5

The contents of the Machine Control Register replace the contents of the register specified by S. Bits 12:15 of the MCR become available on the CC bus and are copied into the microflag register.

SMCR: S←(MCR)
SMCRX: S←(MCR)

then (RLC10:15) PAGE ADDRESS

Resulting Flags

С	V	G	L
1			
	ר	4	
		J	1

Module timecut Memory voltage failure Hardware CRC assist installed Early power failure

Programming Notes

The B field is not used and should be null selected.

The meanings of the MCR bits are summarized below.

MNEMONIC	BIT	·	MEANING
E P D	0.41		
FPP	04		Set if FPF module is installed
-	0.5	-	Undefined
INIT	06	-	Set while initialize switch on the
avar			consolette is depressed
SNGL	07	-	Set while single-step switch on the
			ccnsolette is on
-	0.8	-	Undefined
_	09	-	Undefined
CATN	10	_	Set when EXE/HLT switch on the
			consolette was depressed, or Instruc-
			tion Read/Decode cycle completed in
			single-step mode
OTM	11	_	Set if optional module timeout
	• •		feature is installed
STF	12	_	
DIL	12		
LT 12 14	4.5		nc response after 35 microseconds
N V M	13	_	Set when NVMO is active from memory,
			indicating voltage failure
CRC	14	_	Set if hardware CRC assist option is
			installed
EPF	15	-	Set by early power failure detect

Execution Times

SMCR, SMCRX: 260

4.8.2 Clear Machine Control Register

CMCR S,B,I,E,MC

[RR CONTROL]

0			3		5	6	1 1	l				16	5			20	25	26	27		31
0	1	0	0	1	I	S	1	1	1	1	1	0	1	1	1	В	1	E		MC	

The bits in the MCR that correspond to ones in the second operand are set to zeros. The S field is not used and should be null selected.

CMCR: MCR \rightarrow (MCR) AND B_E

Resulting Flags

С	V	G	L
0	0	0	0

Programming Notes

The MCR bits that are straps cannot be modified.

The first CMCR microinstruction issued following the release of system clear causes the consolette FAULT lamp to be turned off.

Execution Times

CMCR: 260

4.8.3 Load the Wait Flip-Flop

LWFF S,B,I,E,MC

[RR CONTROL]

0			3		5	O	1	1				16	5						27	31
0	1	0	0	1	I	S	1	1	1	1	1	0	1	1	0	В	1	E	МС	

Bit 16 of the second operand is copied into the wait flip-flop. A one sets the flip-flop and turns on the console WAIT lamp. A zero resets the flip-flop and turns off the console WAIT lamp.

LWFF: WAIT \rightarrow B_E (16)

Resulting Flags

С	٧	G	L
0	0	0	0

Execution Time

LWFF: 260

PC	i		S,	В,	Ι, Ι	, MC										,		[R I	R CONTROL	}
0			3		5	6	1 .	1				16				20	25	26	27	31
0	1	0	0	1	I	S	1	1	1	1	1	1	1	1	1	В	0	E	MC	

This microinstruction may be issued by the emulator in anticipation of automatic shutdown of the processor, following the housekeeping required by the PPF interrupt. POW performs no operation, and is provided for documentation purposes only. The S, B and MC fields are not interpreted. The resulting condition code and execution time are meaningless. POW must be followed by a BALD *(NULL) microinstruction.

When the system clear relay is reenabled, microcode execution resumes at control store memory address '001'.

4.8.5 Branch and Disable Console

BDC		ADR	S(I	INK) E	, M C							[]	ADDF	RESS LINK]
0		3	5	6	11				14			;	26 2	27	31
0 0	0	1	0 1	LINK		1	1	0		ADDRE	SS		E	MC	
BDC		(B)	(LI	NK) E,	МС							į.	ŖEGI	ISTER LIN	K]
0		3	5	6	11				14	20		25	26	27	31
0 0	0	0	0 1	LINK		1	1	0			В		E	MC	

Interrupts from the console (CATN or SNGL) are ignored for the interval of this intruction so that interrupts of lower priority can be detected. No branch is actually taken, so MC field functions can occur.

BDC LINK-(RLC4:15)+1

Execution Time

BDC: -260


CHAPTER 5 INPUT/OUTPUT SYSTEM

5.1 INTRODUCTION

This chapter discusses the Input/Output (I/O) system. There are several methods of communication between the processor and peripheral devices or other system elements. These methods vary in speed, sophistication, and the amount of attention required by the processor.

5.2 MULTIPLEXOR BUS

The multiplexor bus is a byte or halfword oriented I/O system which communicates with up to 1,023 peripheral devices. The multiplexor bus consists cf 33 lines - 16 bidirectional data lines, 10 control lines, 6 test lines and 1 initialize line. The lines in the multiplexor bus are:



5.2.1 Data Lines

The 16 bidirectional data lines are used to transfer one 8-bit byte, one 10-bit device address, or one 16-bit halfword between the processor and the device. In actuality, 16 bits are always transferred, and the device or the processor accepts as much of the data as is required for the particular operation.

5.2.2 Control Lines

- Address. The processor presents a 10-bit device address on data lines D06:15. The device controller that recognizes its address becomes the 'on-line' device and responds with a Synchronize (SYN). Once a device has been addressed, it remains so, until a different device is addressed or a system initialize occurs. If the device is halfword oriented, the Halfword test line (HW) is also active, and may be tested by the THWX microinstruction.
- DA Data Available. The processor presents data to be transferred to the addressed device on data lines D00:15. The addressed device controller accepts the low order byte or the entire halfword and responds with a SYN. If SYN does not occur before a fixed time-out, the V flag is set in the micrcflags and on the CC bus. All other flags are zero in this case.
- DR Data Request. The addressed device controller presents data on data lines DO8:15 or DOO:15, followed by a SYN. If SYN does not occur before a fixed time-out, the V flag is set in the microflags and on the CC bus. All other flags are zero in this case.
- SR Status Request. The addressed device controller presents status information on data lines D08:15, followed by a SYN. If SYN does not occur before a fixed time-out, the V flag is set in the microflags and on the CC bus. All other flags are zero in this case.
- CMD Output Command. The processor presents a command byte on data lines DO8:15 for the addressed device. The addressed device controller accepts the command byte and responds with a SYN. If SYN does not occur before a fixed time-out, the V flag is set in the microflags and on the CC bus. All other flags are zero in this case.

5-2

- ACKO

 Acknowledge. The microprogram generates an Acknowledge Signal on the appropriate line in response to an active ACK2

 Attention (ATN) test line. The device controller nearest the processor on the particular acknowledge line that is activating the corresponding ATN line presents its address on data lines IO6:15, followed by SYN. That device controller then removes ATN. If SYN does not occur before a fixed time-out, the V flag is set in the microflags and on the CC bus. All other flags are zero in this case.
- This control line is activated by the initialize key, the PWR STANDBY switch, or when the power fail detector determines that the processor's primary power is failing. The line remains active as long as the PPF interrupt line is active.

5.2.3 Test Lines

- ATNO Attention. When so enabled, any device on one of the ATN1 attention lines trying to interrupt the processor activates the ATNx line and holds it active until ATN3 Acknowledge is received from the processor.
- HW

 Halfword. Any halfword-criented device activates the halfword test line when it becomes addressed and holds the line active for as long as the device is addressed. The HW line being active suppresses the byte steering done in the I/O module in DA or DR operations.
- SYN Synchronize. This signal is generated by the device controller to inform the processor that it is responding to the active control line.

5.2.4 Initialize line

SCLR System Clear. This is a metallic contact to ground that occurs during power fail or initialize.

50-004 R00 5-3

5.3 INPUT/OUTPUT INSTRUCTIONS

Communication over the multiplexor bus is on a request/response basis where each operation started by the processor must receive an SYN response to terminate the operation. If no SYN response is received within approximately 35 microseconds, A False Sync (FSYN) is automatically generated to terminate the operation.

Input/output microinstructions generate one, two, or three multiplexor bus operations. Each operation lasts until SYN is received from the device, meaning that the execution time on I/O instructions is solely device dependent.

NCTF

All I/O instruction execution times are given using the following assumptions:

- Average circuit delays, not maximum or minimum
- 2. SYN delay of 100 nanoseconds
- 3. No bus buffer delay in the system

The instructions described in this section are:

- 5.3.1 AK Acknowledge Interrupt
 AKX Acknowledge Interrupt and Transfer
- 5.3.2 SSA Address and Sense Status
 SSAX Address and Sense Status and Transfer
 SSRA Address and Sense Status Register
- 5.3.3 SS Sense Status
 SSX Sense Status and Transfer
 SSR Sense Status Register
- 5.3.4 OCA Address and Output Command
 CCAX Address and Cutput Command and Transfer
 OCAI Address and Output Command Immediate
 OCRA Address and Output Command Register

5.3.5	OC OCX CCI OCR	Output Command Output Command and Transfer Cutput Command Immediate Output Command Register
5.3.6	R D A R D A X R D R A	Address and Read Data Address and Read Data Transfer Address and Read Data Register
5.3.7	R D R D X R D R	
5.3.8	WDA WDAX WDAI WDRA	Address and Write Data and Transfer
5.3.9	WD WDX WDI WDR	Jrite Data Write Data and Transfer Write Data Immediate Write Data Register
5.3.10	RHA RHAX	
5.3.11	R H R H X	Read Halfword Read Halfword and Transfer
5.3.12	WHA WHAX	Address and Write Halfword Address and Write Halfword and Transfer
5.3.13	WHX	Write Halfword Write Halfword and Transfer
5.3.14	THWX	Test Halfword Line and Transfer

50-004 R00 5-5

5.3.1 Acknowledge Interrupt

A	K			S	, В,	I,E,M	С									•	[RR	CONTR	OLJ	
0			3		Ê	6	1	1				16				20	25	2627		31
0	1	0	0	1	I	s	1	1	1	1	1	0	1	1	0	В	0	Е	MC	
A	ΚX			S	, E,	ADRS,	I,C										(RR	TRANS	FER]	
0			3		Ê	6	1	1				16				20	25	26		31
0	1	0	0	0	I	S	1	1	1	1	1	0	1	1	0	В	С	PAGE	ADDRES	SS

Bits 30 and 31 of the effective second operand select the desired ACK control line. The device number of the interrupting device replaces the contents of the register specified by S. The interrupt condition in the controller is cleared.

AK: S0:21-0

S22:31 DEVICE NUMBER

AKX: S0:21-0

S22:31 - DEVICE NUMBER

then RIC10:15 - PACE ADDRESS

Resulting Flags

С	V	G	L
С		0	0
0	1	0	0 0

Normal execution Instruction time-out (no device response)

Programming Note

Each ACK control line passes through the interrupt circuits on all of its assigned controllers in a daisy chain fashion. Execution time is increased by 100 nanoseconds for each controller between the processor and the interrupting controller.

Execution Time

AK, AKX: 720 plus SYN response time

5.3.2 Address and Sense Status

SSA	s,	A,B	,I,E,MC	2						[RR	CONT	ROL]	
0	3	5	6 '	11.	16			20	25	26	27		31
0 1 C	0 1	I	S	A	1 0	1	0	В	0	E		MC	
SSAX	s,	A,B	,ADRS,	I,C					(RR	TRANS	FER]	
0	3	5	6	11	16			20	25	26			31
0 1 0	0 0	Ι	S	A	1 0	1	0	В	С	E	PAGE A	DDRESS	5
							,						
SSRA	S	, A ,	B, I, E,	MC					[RR	CONTR	OLI	
0	3	5	6	11	16			20	25	26	27		31
0 1 0	0 1	I	S	A	1 0	1	0	В	1	E		MC	

The register specified by A contains the device address. The device is addressed and its 8-bit status byte replaces the contents of the register specified by S. The right-most four bits of the status byte are available on the CC bus and are copied into the microflag register.

SSA, SSRA: CC Bus DEVICE STATUS (4:7)
S0:15-0

SSAX: Same as SSA then RLC10:15 PAGE ADDRESS

Resulting Flags

Ç	V	G	L
1			
	1	1	
			1

Device Busy (BSY)
Examine Status (EX) or Time-out
End of Medium (EOM)
Device Unavailable (DU)

Execution Times

SSA, SSAX, SSRA: 1590 plus SYN response time

5.3.3 Sense Status

SS			S	,В,	I,E,MC											,	[F	RC	ONTRO	DL]	
0		3		5	6	11	i				16				20		25	26	27		31
0 1	0	0	1	I	S	1	1	1	1	1	0	0	1	0		В	0	E		MC	
	السحييس.																				
SSX			S	, E,	ADRS, I	, C											(F	RI	RANSI	FERI	
0		3		5	6	1	1				16				20		25	26			31
0 1	0	0	0	I	S	1	1	1	1	1	0	0	1	0		В	С		PAGE	ADDRI	ESS
																					
SSR				S,E	B,I,E,M	C											1	RR	CONT	ROL	
0		3		5	6	1	1			•	16				20		25	26	27		31
0 1	0	0	1	Ι	S	1	1	1	1	1	0	0	1	0		В	1	E		MC	

The Sense Status instructions are identical to the Address and Sense Status instructions except that the address cycle is avoided. Once addressed, a device controller remains addressed until a different device controller is addressed or a system clear occurs.

Execution Times

SS, SSX, SSR: 720 plus SYN response time

5.3.4 Address and Output Command

S	, A ,	B, I, E, M	С							(RR	CONT	ROLI	
3	5	6	11	16				20		25	26	27		31
0 1	I	S	A	1	0	1	1		В	0	E		MC	
s,	A , B	,ADRS,I	, C							(RR	TRAN	ISFER]	
3	5	6	11	16				20		25	26			31
0 0	I	S	A	1	0	1	1		В	С	F	AGE	ADDRES	S
	L									-				
S,	A,D	ATA,I								1	RR	TRAN	SFER]	
3	5	6	11	16				20						31
1 0	I	S	A	1	0	1	1				D A	TA		
and the second of the second			-											
s	, A ,	B, I, E, M	С								RR	CONT	[ROL]	
3	5	6	11	16				20		25	26	27		31
0 1	I	S	A	1	0	1	1		В	1	E		MC	
	3 0 1 S, 3 0 0 S, 3	3 5 0 1 I S,A,B 3 5 0 0 I S,A,D 3 5 1 0 I	3 5 6 0 1 I S S,A,B,ADRS,I 3 5 6 0 0 I S S,A,DATA,I 3 5 6 1 0 I S S,A,B,I,E,M 3 5 6	0 1 I S A S,A,B,ADRS,I,C 3 5 6 11 0 0 I S A S,A,DATA,I 3 5 6 11 1 0 I S A S,A,B,I,E,MC 3 5 6 11	3 5 6 11 16 0 1 I S A 1 S,A,B,ADRS,I,C 3 5 6 11 16 0 0 I S A 1 S,A,DATA,I 3 5 6 11 16 1 0 I S A 1 S,A,B,I,E,MC 3 5 6 11 16	S, A, B, I, E, MC 3 5 6 11 16 0 1 I S A 1 0 S, A, B, ADRS, I, C 3 5 6 11 16 0 0 I S A 1 0 S, A, DATA, I 3 5 6 11 16 1 0 I S A	S, A, B, I, E, MC 3 5 6 11 16 0 1 I S A	S,A,B,I,E,MC 3 5 6 11 16 0 1	S, A, B, I, E, MC 3 5 6 11 16 20 0 1 I S A	S, A, B, I, E, MC 3 5 6 11 16 20 0 1 I S A 1 0 1 1 B S, A, B, ADRS, I, C 3 5 6 11 16 20 0 0 I S A 1 0 1 1 B S, A, DATA, I 3 5 6 11 16 20 1 0 I S A	S,A,B,I,E,MC 3 5 6 11 16 20 25 0 1 I S A 1 0 1 1 B 0 S,A,B,ADRS,I,C 3 5 6 11 16 20 25 0 0 I S A 1 0 1 1 B C S,A,DATA,I 3 5 6 11 16 20 1 0 I S A 1 0 1 1 S,A,B,I,E,MC 3 5 6 11 16 20 25	S, A, B, I, E, MC 3 5 6 11 16 20 25 26 0 1 I S A 1 0 1 1 B 0 E S, A, B, ADRS, I, C 3 5 6 11 16 20 25 26 0 0 I S A 1 0 1 1 B C E S, A, DATA, I [RR 3 5 6 11 16 20 1 0 I S A 1 0 1 1 DA S, A, B, I, E, MC 3 5 6 11 16 20 25 26	S, A, B, I, E, MC 3 5 6 11 16 20 25 26 27 O 1 I S A 1 0 1 1 B O E S, A, B, ADRS, I, C [RR TRAN 3 5 6 11 16 20 25 26 O 0 I S A 1 0 1 1 B C PAGE S, A, DATA, I [RR TRAN 3 5 6 11 16 20 1 O I S A 1 0 1 1 DATA S, A, B, I, E, MC 3 5 6 11 16 20 25 26 27	S,A,B,I,E,MC

The register specified by A contains the device address. The device is addressed and the 8-bit second operand command byte is sent to the device.

OCA, OCAI, OCRA: DEVICE $-B_E$ (24:31)

OCAX:

Same as OCA

then (RLC10:15) - PAGE ADDRESS

Resulting Flags

С	V	G	L
0	0	0	0
0	1	0	0

Normal execution Instruction time-out

Programming Note

The S field is not used and should be null selected.

Execution Times

OCA, CCAX, OCAI, OCRA: 1720 plus SYN response time

5.3.5 Output Command

ОС	,			S	, B,	I, E,	M C											(F	RR C	CONTR	ROL]	
0			3		5	6	11					16	,			20		25	26	27		31
0	1	0	0	1	I	S	1	1	1	1	1	0	0	1	1		В	0	Е		MC	
o c	X			s,	B , A	DRS,	I,C											!	RR	TRAN	ISFER]	
0			3		5	6	11					16				20		25	26			31
0	1	0	0	0	I	S	1	1	1	1	1	0	0	1	1		В	С	F	PAGE	ADDRESS	5
												,	•									
СС	Ί			s,	В,[CATA,	I											!	RR	TRAN	SFER]	
С			3		5	6	11					16				20						31
0	1	0	1	0	I	S	1	1	1	1	1	0	0	1	1				D P	ΛTA		
P										*****												
ос	TO.			S	- P -	I,E,	M C											1	RR	CONT	ROL]	
	L				, -,	<i>-, -,</i> .																
0	. I.		3		5		11					16				20		25	26	27		31

The Output Command instructions are identical to the Address and Output Command instructions except that the address cycle is avoided.

Execution Times

OC, OCX, OCI, OCR: 840 plus SYN response time

50-004 R00 5-11

5.3.6 Address and Read Data

RDA	9	5 , A ,	B,I,E,N	1 C						I	RR	CONT	ROL]	
0	3	5	6	11	16				20	25	26	27		31
0 1 0	0 1	I	S	A	1	0	0	0	В	0	E		MC	
RDAX	S,	, A , F	ADRS, I	.C						1	RR	TRAN	SFER]	
0	3	5	6	11	16				20	25	26			31
0 1 0	0 0	I	S	A	1	0	0	0	В	С	I	PAGE	ADDRESS	
RDRA	S	5 , A ,	B,I,E,M	1 C						!	RR	CONT	ROLJ	
0	3	5	6	11	16				20	25	26	27		31
0 1 0	0 1	I	S	A	1	0	0	0	В	1	E		MC	

The register specified by A contains the device address. The device is addressed and a single 8-bit data byte is transferred from the device to the register specified by S.

RDA, RDRA: SO: 15 - 0

 $S16:23 \rightarrow B_E (16:23)$

S24:31 DEVICE DATA

RDAX: Same as RDA

then RIC10:15 - PAGE ADDRESS

Resulting Flags

L	С	V	G	L	
Γ	0	0	0	0	Normal execution
	0	1	0	0 0 T	Instruction time-out

Execution Times

RDA, RDAX, RDRA: 1590 plus SYN response time

5.3.7 Read Data

R D	ı			S	,В,	I,E,	МС												1	RR	CONT	rrol]	
0			3		5	6		11					16			:	20		25	26	27		31
0	1	0	0	1	I	S		1	1	1	1	1	0	0	0	0		В	0	E		MC	
								-															
RD	X			S,	В, В	DRS,	I,	С											1	RR	TRAN	SFER]	
0			3		5	6		11					16				20		25	26			31
0	1	0	0	0	I	S		1	1	1	1	1	0	0	0	0		В	С	I	PAGE	ADDRES	S
•	-																						
R D	R			S	Б,В,	I,E,	MC												1	RR	CONT	TROL]	
0			3		5	6		11					16			:	20		25	26	27		31
0	1	0	0	1	I	S		1	1	1	1	1	0	0	0	0		В	1	E		MC	

The Read Data instructions are identical to the Address and Read Data instructions except that the address cycle is avoided.

Execution Times

RD, RDX, RDR: 720 plus SYN response time

50-004 R00 5-13

5.3.8 Address and Write Data

S	S , A ,	B, I, E,	MC								ļ	RR	CONT	ROL]
3	5	6	11		16				20		25	26	27	31
0 1	I	S		A	1	0	0	1		В	0	E		MC
									·	and a first factor of the collection of		•		
s,	A , E	ADRS,I	, C								I	RR	TRANS	SFER]
3	5	6	11		16				20		25	26		31
0 0	I	S		A	1	0	0	1		В	С		PAGE	ADDRESS
s,	A , E	ATA,I									(RR	TRANS	FER]
3	5	6	11		16				20					31
1 0	I	S		A	1	0	0	1				D	ATA	
									•				T-41-	
2	, A ,	E,I,E,M	C								(RR	CONTE	ROLJ
3	5	6	11		16				20		25	26	27	31
0 1	I	S		A	1	0	0	1		В	1	E		MC
	3 0 1 S, 3 0 0 S, 3	3 5 0 1 I S,A,E 3 5 0 0 I S,A,E 3 5 1 0 I	3 5 6 0 1 I S S,A,B,ADRS,I 3 5 6 0 0 I S S,A,DATA,I 3 5 6 1 0 I S S,A,E,I,E,M 3 5 6	S,A,B,ADRS,I,C S,A,B,ADRS,I,C 1	3 5 6 11 O 1 I S A S,A,B,ADRS,I,C 3 5 6 11 O 0 I S A S,A,DATA,I 3 5 6 11 1 0 I S A S,A,P,I,E,MC 3 5 6 11	3 5 6 11 16 O 1 I S A 1 S,A,B,ADRS,I,C 3 5 6 11 16 O O I S A 1 S,A,CATA,I 3 5 6 11 16 1 O I S A 1 S,A,C,I,E,MC 3 5 6 11 16	3 5 6 11 16 O 1 I S A 1 O S,A,B,ADRS,I,C 3 5 6 11 16 O O I S A 1 O S,A,DATA,I 3 5 6 11 16 1 O I S A 1 O S,A,E,I,E,MC 3 5 6 11 16	3 5 6 11 16 O 1 I S A 1 0 0 S,A,B,ADRS,I,C 3 5 6 11 16 O 0 I S A 1 0 0 S,A,EATA,I 3 5 6 11 16 1 0 I S A 1 0 0 S,A,E,I,E,MC 3 5 6 11 16	3 5 6 11 16 O 1 I S A 1 0 0 1 S,A,B,ADRS,I,C 3 5 6 11 16 O 0 I S A 1 0 0 1 S,A,DATA,I 3 5 6 11 16 1 0 I S A 1 0 0 1 S,A,E,I,E,MC 3 5 6 11 16	3 5 6 11 16 20 0 1 I S A 1 0 0 1 S,A,E,ADRS,I,C 3 5 6 11 16 20 0 0 I S A 1 0 0 1 S,A,EATA,I 3 5 6 11 16 20 1 0 I S A 1 0 0 1 S,A,E,I,E,MC 3 5 6 11 16 20	3 5 6 11 16 20 O 1 I S A 1 0 0 1 B S,A,B,ADRS,I,C 3 5 6 11 16 20 O 0 I S A 1 0 0 1 B S,A,DATA,I 3 5 6 11 16 20 1 0 I S A 1 0 0 1 S,A,F,I,E,MC 3 5 6 11 16 20	3 5 6 11 16 20 25 O 1 I S A 1 0 0 1 B O S,A,B,ADRS,I,C 3 5 6 11 16 20 25 O 0 I S A 1 0 0 1 B C S,A,CATA,I 3 5 6 11 16 20 1 0 I S A 1 0 0 1 S,A,E,I,E,MC 3 5 6 11 16 20 25	3 5 6 11 16 20 25 26 0 1 I S A 1 0 0 1 B 0 E S,A,B,ADRS,I,C	3 5 6 11 16 20 25 26 27 0 1 I S A 1 0 0 1 B 0 E S,A,B,ADRS,I,C [RR TRANS 3 5 6 11 16 20 25 26 0 0 I S A 1 0 0 1 B C PAGE S,A,DATA,I 3 5 6 11 16 20 1 0 I S A 1 0 0 1 DATA S,A,E,I,E,MC [RR CONTERMS 3 5 6 11 16 20 25 26 27

The register specified by A contains the device address. The device is addressed and a single 8-bit byte is transferred to the device.

WDA, WDAI, WDRA: DEVICE ← B_E (24:31)

WDAX: Same as WDA

then RIC10:15 → PAGE ADDRESS

Resulting Flags

С	٧	G	L
0	0	0	0
0	1	0	0
1		1 1	

Normal execution
Instruction time-out

Programming Note

The S field is not used and should be null selected.

Execution Times

WDA, WDAX, WDAI, WDRA: 1720 plus SYN response time

5.3.9 Write Data

WI)			S	, В,	,I,E,M	С												RR	CON	[ROL]	
0			3		5	6	1	1				16				20		25	26	27		31
0	1	0	0	1	I	S	1	1	1	1	1	С	0	0	1		В	0	E		MC	
														***************************************				- I		<u> </u>		·
WD	X			S,	В, Я	DRS,I	, C												RR	TRAI	NSFER]	
0			3		5	6	1	1				16				20		25	26			31
0	1	O	0	0	I	S	1	1	1	1	1	0	0	0	1		В	С	I	PAGE	ADDRES	S
																•		A	-			!
WD	Ι			s,	В,[CATA,I													RR	TRAN	SFERI	
0			3		5	6	1	1				16				20						31
0	1	0	1	0	I	s	1	1	1	1	1	0	0	0	1				D A	TA		
							- !					I										
WD																						
W D	R			S	,Е,	I,E,M	С											(RR	CONT	ROL	
0	R	·	3	S	, E , 5		C 1 ·	1				16				20		25			ROLJ	31

The Write Data instructions are identical to the Address and Write Data instructions except that the address cycle is avoided.

Execution Times

WD, WDX, WDI, WDR: 840 plus SYN response time

5.3.10 Address and Read Halfword

RHA	;	S,A,B,I	, E , M C			[RR	CONTROL]	
0	3	5 6	11	16	20	25 26	27	31
0 1 0	0 1	I :	5 A	1 1 0	0 B	O E	MC	
RHAX	S	, A , B , A D	RS,I,C			[R R	TRANSFERJ	
0	3	5 6	11	16	20	25 26		31
0 1 0	0.0	т	- A	1 1 0	0 B		PACE ADDRESS	

The register specified by A contains the device address. The device is addressed and a 16-bit halfword is transferred from the device to the register specified by S. The Read Halfword instructions can be used with both byte and halfword oriented controllers. If the controller is byte oriented, the Halfword test line (HW) is inactive. The I/O module inputs two 8-bit bytes, one after the other. If the controller is halfword oriented, the HW test line is active, and the I/O module inputs one 16-bit halfword in parallel.

RHA: SO:15 → 0

S16:23 First data byte

S24:31 Second data byte

S16:31 Halfword oriented controller

RHAX: Same as RHA then RLC10:15 → PAGE ADDRESS

Resulting Flags

C 0 0	٧	G	L	
0	0	0	0	Normal execution
0	1	0	0	Instruction time-out

Programming Note

The B field is not used and should be null selected.

Execution Times

RHA, RHAX: 2440 plus SYN response time

(Byte oriented device)

1590 plus SYN response time

(Halfword oriented device)

5-18 50-004 R00

5.3.11 Read Halfword

RI	i			S	,В,	I,E,MC	:											1	RR	CONI	ROL]	
0			3		5	6	11					16			:	20		25	26	27		31
0	1	0	0	1	Ι	S	1	1	1	1	1	0	1	0	0		В	0	Е		MC	
																						
R	ΗX			S	, E,	ADRS,I	, C											[]	RR :	CRANS	SFER]	
0			3		5	6	11					16				20		25	26			31
0	1	0	0	0	Ι	S	1	1	1	1	1	0	1	0	0		В	С		PAGE	ADDRES	S

The Read Halfword i structions are identical to the Address and Read Halfword instructions except that the address cycle is avoided.

Execution Times

RH, RHX: 1570 plus SYN response time

(Byte oriented device)

720 plus SYN response time (Halfword criented device)

5.3.12 Address and Write Halfword

WHA	S	, A , F	B,I,E,M	С							Į	RR	CONTROL	
0	3	5	6	11	16				20		25	26	27	31
0 1 0	0 1	I	S	А	1	1	0	1		В	0	E	MC	
WHAX	S	, A , I	B,ADRS,	I,C						-	Į	RR	TRANSFER]	
0	3	5	6	11	16				20		25	26		31
0 1 0	0 0	I	S	A	1	1	0	1		В	С	F	PAGE ADDRESS	S

The register specified by A contains the device address. The device is addressed and a 16-bit halfword is transferred from the processor to the device. The Write Halfword instructions can be used with either byte or halfword oriented controllers. If the controller is byte oriented, the Halfword test line (HW) is inactive. The I/O module outputs two 3-bit bytes, one after the other. If the controller is halfword oriented, the HW test line is active, and the I/C module outputs one 16-bit halfword.

WHA: DEVICE
$$\longrightarrow$$
 B_E(16:23) Byte oriented controller DEVICE \longrightarrow B_E(24:31) Byte oriented controller DEVICE \longrightarrow B_E(16:31) Halfword oriented controller

WHAX: Same as WHA
then RLC10:15
→PAGE ADDRESS

Resulting Flags

С	ν 0 1	G	L	
0	0	0	0	Normal execution
0	1	0	0	Instruction time-out

Programming Note

The S field is not used and should be null selected.

Execution Times

WHA, WHAX: 2520 plus SYN response time (Byte oriented device) 1720 plus SYN response time (Halfword oriented device)

5.3.13 Write Halfword

WH		5	, B,	I,E,MC	2							•				[R	R	CONTR	(OL)	
0		3	5	6	11					16			2	20		25	26	27		31
0 1	0	0 1	I	S	1	1	1	1	1	0	1	0	1		В	0	Е		MC	
WHX		:	S, E,	ADRS,	[, C											[F	RR !	r a n s	SFER]	
0		3	5	6	11					16			:	20		25	26			31
0 1	0	0 0	I	S	1	1	1	1	1	0	1	0	1		В	С		PAGE	ADDRES	s

The Write Halfword instructions are identical to the Address and Write Halfword instructions except that the address cycle is avoided.

Execution Times

WH, WHX: 1640 plus SYN response time (Byte oriented device) 840 plus SYN response time (Halfword oriented device)

5.3.14 Test Halfword Line and Transfer

THWX S,B,ADRS,I,C [RR TRANSFER] 0 5 6 3 11 16 20 25 26 31 Ι 0 1 0 0 0 S 1 1 1 1 1 1 1 1 0 С PAGE ADDRESS

This microinstruction is provided to allow the microprogram to test the state of the Halfword test line (HW). The HW test line is active for as long as any halfword oriented controller is addressed.

THWX RLC10:15 → PAGE ADDRESS if C=0 or HW=0

RLC4:15 → (RLC4:15)+1 if C=1 and HW=1

Pesulting Flags



Frogramming Note

The S and B fields are unused and should be null selected.

Execution Times

THWX (no transfer): 405 (transfer): 260

CHAPTER 6 INTERRUPT SYSTEM

6.1 GENERAL INFORMATION

The hardware priority interrupt structure provides rapid response to internal and external events which require special program attention. When an interrupt occurs, the microprogram is steered to one of nine unique control store addresses, according to the type of interrupt. In order of decreasing priority, these addresses are '208', '207', '206', '205', '204', '203', '202', '201', and '200'.

Certain interrupts can be individually enabled or disabled by bits in the PSW. All interrupts, except those resulting from illegal instructions or from a memory read or write operation, can be collectively armed by the BALA or EXLA microinstructions, or collectively disarmed by the BALD or EXLD microinstructions. Illegal instruction and memory read/write interrupts cannot be disarmed by the microprogram. All interrupts are collectively armed at the completion of a microinstruction which specifies the decode option (IRD or D), so that interrupt service can occur before starting the next user instruction. Interrupts are then disarmed as the emulation of the decoded user instruction proceeds, until specifically armed by the microprogram.

When an interrupt occurs, the microinstruction at the corresponding interrupt trap location is executed. The RLC is not changed so that the microprogram could return to the interrupted program sequence if desired. The standard emulator uses this capability for faults occurring while in the console service routine.

The various possible interrupts, with pertinent enabling PSW bits and trap locations, are shown in Table 1-2. The following descriptions are oriented towards the emulator.

6.2 INTERNAL INTERRUPTS

Although the hardware provides only four unique internal interrupt trap locations, at the time of a hardware interrupt, sufficient information is provided that action appropriate to the emulated machine may be taken by the microprogram. Other internal interrupts are created by the emulator, and do not have dedicated trap locations.

6.2.1 Illegal Instruction Interrupt (208)

An illegal instruction interrupt is generated by the hardware in the following instances:

- when an instruction not in the user-level instruction repertoire is attempted
- 2. When execution of a privileged instruction is attempted and PSW bit 23 is set
- 3. when execution of a floating-point instruction is attempted and PSW bit 13 is set

As a result of an instruction read, the main memory gates its read-out into the User's Instruction Register (UIR). When the decode (IRD or D) option is also specified, at the conclusion of the present microinstruction, the processor waits until the next user instruction is available in the UIR, at which time the privileged/illegal ROM is interrogated.

The privileged/illegal ROM is addressed by the operation code field of UIR (UIR bits 0:7). There is a 4-bit data entry in the privileged/illegal ROM fcr each of the 256 possible user op-codes.

If the user instruction is not a legal instruction for the current user, the hardware causes an illegal instruction interrupt to occur and the microinstruction at control store location '208' is executed. The user-level illegal instruction PSW swap is then emulated.

In some instances, additional tests are performed on the user instruction by the emulator. If the instruction proves to be illegal, the user-level illegal instruction PSW swap is executed, as though the user instruction were found illegal by the hardware.

6.2.2 Access/Data/Boundary/Floating-Point Interrupt (207)

When using the optional Flcating-Point Processor (FPP), if a floating-point arithmetic fault condition occurs, a floating-point interrupt is queued. This interrupt remains queued until an FPP operation is performed which does not result in a fault condition being indicated. If the interrupt is queued when a microinstruction directed to the FPP is executed, and if that microinstruction specifies the IRD and E functions, the interrupt is taken and the microinstruction at location '207' is executed.

Note that if the fault condition is indicated by the RCC instruction, a subsequent

RCC NULL, NULL, IRD, E

results in an interrupt to location '207' each time it is performed, until the FPP flags are changed by some nonfaulting FPF operation. If the Memory Address Translator (MAT) is enabled by bit 21 cf the PSW, violation of any of the relocation and protection conditions in the MAT controller causes the microinstruction at control store location '207' to be executed.

When PSW bit 18 is set, if fetching data from memory results in a noncorrectable data error, the microinstruction at control store location '207' is executed.

This is also the case if a memory access is attempted for a nonconfigured memory location (STM, controller absent on a read, or controller ab nt on a write). If the Shared Memory Controller (optional) is in a power-down or off-line state, the interrupt occurs for any access to that Shared Memory Bank.

If a fullword memory read or write operation is directed to a location not aligned to a fullword boundary, or if a halfword memory read or write operation is directed to a location not aligned to a halfword boundary, the microinstruction at control store location '207' is executed. This is also the case if a DR2IB, DR4IP, IR, or IRI operation is attempted, and CLOC contains an address not aligned to a halfword boundary. This interrupt cannot be inhibited.

If any of the above faults cccur while fetching any halfword of an instruction, the interrupt is deferred until an attempt is made by the microprogram to decode the offending instruction; otherwise, the interrupt occurs immediately, and the memory operation is aborted. For an instruction fetch, if a subsequent buffer refill or cache and buffer refill occurs, and no error occurs as a result of refetching the instruction, the interrupt condition is reset. Up to 2 microinstructions may be fetched, although not executed, before the interrupt is reported.

A unique code identifying the type of fault, and the program address in MAR at the time the fault occurred are available to the microprogram by unleading RMDR following the interrupt. (Refer to Figure 6-1.)

0	8	31
FAULT CODE	FROGRAM ADDRESS	

Figure 6-1 Contents of RMCR Following a Fault

The fault codes and their meanings are shown in Table 6-1. The microinstruction at the trap location must disarm interrupts. Once the fault information has been retrieved from RMDR (if it is to be known), the fault condition may be reset only by the RFAULT MC field option.

Following the fault interrupt, fault information is available in RMDR until a microinstruction specifying an MC function is executed. Once the fault information has been unloaded from RMDR, the fault condition must be reset by specifying the RFAULT MC function, on the same or a subsequent microinstruction. Attempts to access the instruction buffer or memory are unsuccessful until the fault is reset. Once RFAULT has been issued, the contents of RMDR are undefined until data is explicitly fetched from memory or the instruction buffer.

If bit 0 of the fault information in RMDR is set, the interrupt is due to a floating-point fault. In this case, a floating-point fault was queued when a microinstruction which specified both IRD and E terminated. ILOC contains the address of the user instruction following the faulted one. The data in CLOC may be considered as undefined. RMDR bits 01:02 contain a binary number equal to the length of the faulted instruction in halfwords. For RR, RX1, RX2, and RX3 floating-point user instructions, this number may be extracted from RMDR and doubled. The result, 2, 4, or 6, may be subtracted from ILOC to yield the address of the first halfword of the faulted user instruction.

If the program address returned in RMDR is equal to (CLOC-2), the emulator assumes the fault occurred during the fetch of a user instruction, unless a floating-point fault interrupt is being serviced.

TABLE 6-1 RMDR FAULT CODES

CODE	MEANING	EMULATED INTERRUPT
8 X	Floating-Foint Fault	ARITH
00	No faults	-
10	Not used	MAT
11	Execute protect violation	MAT
12	Write protect violation	MAT
13	Read protect violation	MAT
14	Access level violation	MAT
15	Segment limit violation	MAT
16	Nonpresent segment	MAT
17	Shared seg table size exceeded	MAT
18	Private seg table size exceeded	MAT
19	Noncorrectable memory data error	MMF
1 A	Nonconfigured memory	MMF
1 B	Not used	1
1 ic	Not used	MMF
10		MMF
1	Not used	MMF
1 E	Fullword alignment fault	ALIGN
1 F	Halfword alignment fault	ALIGN

6.2.3 Primary Power Fail Interrupt (206)

A Primary Power Fail (PPF) Interrupt is generated when the power supply reports a loss of primary power. The microinstruction at control store location '206' is executed. This interrupt cannot be inhibited. The emulator fetches the PSW save pointer in main memory location X'84', forces the two least-significant bits to zero, and proceeds to save the contents of the current PSW, ILOC, all of the user's general registers, the scratchpad registers, and the FPF floating-point registers (if equipped), at sequential main memory locations starting at the indicated address. The system clear relay is released by the hardware one millisecond after the PPF interrupt, holding the system in an initialized state until the relay is reenergized by the power supply.

The microinstruction at trap location '206' must disarm interrupts.

When power is restored, if MCR bit 6 is set, the INIT switch on the consolette is depressed, and the emulator enters the console service routine.

6.2.4 Machine Malfunction Interrupt (205)

The machine malfunction interrupt, enabled by PSW bit 18, occurs whenever Early Power Fail (EPF) is detected, when voltage at the memories goes out of regulation, when the optional module timeout detect (MCR bit 11) recognizes a module start time failure, or if a shared memory bank (optional) goes into a power-down or off line state. Any of these conditions causes the microinstruction at control store location '205' executed. to be the trap location must disarm interrupts. microinstruction at The reason for the interrupt is determined by using the SMCR instruction; resulting flags are shown in Table 6-2. appropriate MCR bit is then reset for subsequent detection of similar interrupts.

TABLE 6-2 FLAGS RETURNEL BY SMCR AFTER MACHINE MALFUNCTION

	FL	AG		
С	V	G	L	INDICATION
1	1	X X X	1	Module time-out/Shared Memory Power failure Memory voltage failure (NVM) Early power failure

6.2.4.1 Early Power Fail (EPF)

The EFF bit sets if the EFF detector shows that the primary line voltage is low, when the initialize key is depressed, or when the key-operated power switch or chassis-mounted circuit breaker is set to the STANDBY or OFF position. When any of the above events occurs, a one millisecond timer is started and the EPF bit in MCR is set (MCR bit 15). The user program may perform any necessary system shutdown procedures during this one millisecond interval. PSW bit 18 may again be set to look for memory voltage failure or module time-cut, or to prepare for the interrupt on power up. The EPF interrupt does not reoccur. At the end of the EPF one millisecond timeout, the FPF interrupt is generated. (Refer to Section 6.2.3.)

6.2.4.2 Memory Voltage Failure

If voltage at any memory chassis goes out of regulation, that chassis asserts the NVMO signal, setting MCR bit 13. This bit cannot be reset while NVMC remains active; however, an interrupt is generated only as MCR bit 13 changes state from zero to one. This interrupt causes an EPF interrupt to occur within one millisecond. Because this delay can have a minimum value of zero milliseconds, the emulator ignores the Memory Voltage Failure (NVM) interrupt by loading CLOC from ILOC, and branching to routine TWAIT. Refer to Chapter 8.

6.2.4.3 Module Start Time Failure

When the SMCR following a machine malfunction interrupt indicates module time cut (C flag set), the MCR date must be ANDed with X'40' to determine whether a power failure has been detected for a shared memory bank (optional equipment). If the result is not zero, then shared memory power fail has occurred. Refer to Section 6.2.4.4.

The cptional module timeout detect circuit is present if MCR bit 11 is set. Fach microinstruction specifies a CPU module and issues a STARTC signal; it then waits for acknowledgement before proceeding to the next microinstruction. When MCR bit 11 is set, the module timeout detect circuit ensures that each STARTO is acknowledged within a certain time period. If this period elapses and no acknowledgement is returned, MCR bit 12 is set, causing a machine malfunction interrupt. This interrupt prevents the processor from waiting indefinitely for response from a module which may be damaged or has been removed from the system.

6.2.4.4 Shared Memory Power Fail

When the Shared Memory option is equipped, an interrupt is generated if the Early Fower Failure detector in the Shared Memory Power Supply detects a low voltage. This interrupt is also generated when the Shared Memory Bank is placed in a power-down or off-line mode. Each processor attached to the Shared Memory System is interrupted.

If the C flag is set by an SMCR instruction following a machine malfunction interrupt, the MCR data must be ANDed with X'40' to determine whether a power failure has been detected for a Shared Memory Bank. If the result is zero, a Module Start Time Failure has occurred (refer to Section 6.2.4.3); otherwise, a Shared Memory Power Failure has occurred.

Following Shared Memory Power Fail Detect, the MOS Shared Memory System is available for a period of one millisecond. Before that the memory system enters a power-down or off-line mode. Once this mode has been entered, any attempt to access the Shared Memory Bank results in a noncorrectable memory data error, or a nonconfigured memory address fault.

There is no mechanism to indicate to the processor that Shared Memory Power has been restored. This can only be determined by software means.

6.3 EXTERNAL INTERPUPTS

Five unique external interrupt trap locations are provided in the hardware. One of these locations is dedicated to each of the four I/O attention lines; the fifth is dedicated to the console attention line.

6.3.1 Console Attention Interrupts (204)

The console attention interrupt is queued whenever the momentary EXF/HLT switch on the consolette is depressed, or when an instruction read/decode cycle is completed in the microcode and the single-step switch on the consolette is in the SNGL position.

The console attention interrupt is tested only during the decode phase of a microinstruction. The implication is that a console interrupt can be serviced only at the end of a user's instruction. When the console interrupt is taken, the microinstruction at control store location '204' is executed. The microinstruction at the trap location must disarm interrupts.

The Branch and Disable Console interrupt microinstruction momentarily disables the console attention signal so that lower priority I/C interrupts can be examined. The interrupt is disabled for this one microinstruction only.

The console interrupt must be cleared by resetting MCR bit 10 before exiting the console service routine.

6.3.2 I/O Interrupts (203, 202, 201, 200)

If individually enabled by the user, a peripheral device controller may request processor service when the device itsels is ready to transfer data. The processor has four priority interrupt lines for handling device interrupt requests. Whenever an external interrupt occurs, it remains pending until the processor recognizes and services the interrupt, or until the interrupt is programmed reset at the device interface.

The four I/O attention lines are processed in the priority shown below:

Priority	Attention line	Trap Location
First	С	203
Second	1	203 202
Third	2	201
Fourth	3	200

PSW bits 17, 20, 25, 26, and 27 affect the enable status of the four I/O attention lines as shown in Table 1-3. The emulation handles I/O interrupts in one of two ways, depending upon data in main memory.

When the interrupt is serviced by the emulator, the address of the interrupting device is doubled and used as an index into the Interrupt Service Pointer Table at absolute address X'DO'. The halfword entry at the resulting address has a zero as its least significant bit, an immediate interrupt is emulated. If the entry has a one as its least significant bit, the auto driver channel is activated.

and the second of the second of

CHAPTER 7 INSTRUCTION EXECUTION

7.1 INTRODUCTION

User instructions are maintained in the main memory. The user instruction to be executed next is at the main memory address specified by the Current Location Counter (CLOC). The microprogram begins to emulate that user instruction by doing an instruction read. On the same microinstruction or on a subsequent microinstruction, the decode option is specified. Because the microprogram need not specify instruction read and decode in the same micrcinstruction, the instruction fetch is discussed in two phases.

7.2 INSTRUCTION READ

In response to an instruction read, the halfword whose address is in CLOC is fetched and placed in the User's Instruction Register (UIR). Simultaneously, CLOC is copied to the Instruction Location Counter (ILOC), which always points to the first halfword of the user instruction.

At the same time that the user's operation code is loaded into UIR, a decision is made whether or not additional halfwords must be fetched from memory to make up the complete instruction word. As soon as the first halfword of UIR is filled, the format ROM is interrogated to determine the instruction format. The format ROM is a separate Read-Only-Memory containing 256 4-bit words, one word for each possible user-level operation code. The nature of the data in the format ROM is shown below.

1	0	0	0
0	0	0	1
0	1	0	0
0	0	1	0
0	0	О	0

RX format

RI1 format

RI2 format

RR or Short format

RXRX format

50-004 R00 7-1

The hardware automatically fetches the appropriate number of halfwords so that after the instruction read is performed, the UIR contains the most significant 16 bits of the instruction and the Memory Data Register (RMDR) contains the information shown in Table 7-1. For each halfword fetched, CLOC is incremented by two, so that when the entire instruction has been fetched, CLOC contains the address of the next sequential user instruction.

TABLE 7-1 STATE OF RMDR AFTER INSTRUCTION READ

INSTRUCTION FORMAT	CONTENTS OF RMDR								
	0 31								
RR or SF	UNCEFINED								
	0 15 16 31								
RI1	12 FIELD OF INSTRUCTION 12 FIELD OF INSTRUCTION								
	0 31								
RI2	12 FIELD OF INSTRUCTION								
	0 1 2 16 17 18 31								
RX1	0 0 D2 FIELD CF INSTRUCTION 0 0 D2 FIELD OF INSTRUCTION								
	0 1 16 17 31								
RX 2	1 D2 FIELD CF INSTRUCTION 1 D2 FIELD OF INSTRUCTION								
	0 3 4 7 8 31								
RX3	0100 SX2 A2 FIELD OF INSTRUCTION								

The processor knows, from the output of the format ROM and from bits 16 and 17 of the second RX halfword, if a third halfword for RX3 and RI2 formats is required.

Loading the UIR has no immediate effect on the YDI and YSI registers. These registers are not modified until decode time so that the microprogram can continue using YD and YS for selecting the user's registers. (See Figure 1-1.) However, when the microprogram attempts to unload RMDR to the B bus, the data shown in Table 7-2 is received instead of the actual RMDR data.

INSTRUCTION FCRMAT	STATE OF B BUS WHEN	UNLOADING RMDR									
	С	31									
RR cr SF	UNDEFINED										
	0 15 16	31									
RI1	EQUALS BIT 16	12 FIELD OF INSTRUCTION									
	0	31									
RI2	I2 FIELD OF I	INSTRUCTION									
	C 16	17 18 31									
RX1	ZERO	O D2 FIELD OF INSTRUCTION									
	0 16	17 31									
RX2	EQUALS BIT 17	D2 FIELD OF INSTRUCTION									
	0	31									
RX3	CONTENTS OF REGISTER SELECTED I	BY SX2									

For the RI1 format, bits 0:15 of RMDR are set equal to the sign bit of the halfword in bits 16:31. For the RX1 format, bits 0:16 of RMDR are zero. For the RX2 format, bits 0:16 of RMDR are set equal to bit 17. For the RX3 format, until a microinstruction is performed that loads the Memory Address Register (MAR), any reference to RMDR as a scurce causes the contents of the general register whose address is in the SX2 field of the instruction to appear on the B bus instead of RMDR.

The RXRX instruction resembles a pair of adjacent RX format instructions with the op-code in the CP field of the first member of the pair. The XOP field of the second member of the RXRX instruction has no hardware significance. For the RXRX format, B bus gating reflects the RX1, RX2, or RX3 format of the first member of the RXRX instruction. The second member must be fetched from the Instruction Buffer (IB) by the microprogram. The DR2IB and DR4IB MC options are available to allow fetching this data. CLOC is incremented by 2 for every halfword fetched from the instruction buffer. No particular fullword alignment is required for DR4IB.

0 7 8 11 12 15 CP R 1 R2 SHORT FORMAT (SF) 0 7 8 11 12 15 CP R 1 N REGISTER AND IMMEDIATE STORAGE 1 (RI1) 0 7 8 11 12 15 16 31 B 1 СF X.2 Ι2 REGISTER AND IMMEDIATE STORAGE 2 (RI2) 0 7 8 11 12 15 16 47 _ري X 2 CP R 1 I2 REGISTER AND INDEXED STORAGE 1 (RX1) 7 8 11 12 15 16 17 18 31 CP R 1 X 2 0 D2 REGISTER AND INDEXED STORAGE 2 (RX2) 7 8 11 12 15 16 17 31 R 1 СP Х2 1 D 2 REGISTER AND INDEXED STORAGE 3 (RX3) 0 7 8 11 12 15 16 17 18 19 20 23 24 47 ᠊ᡒᡗ CP R 1 FX2 SX2 A 2 RXRX7 8 11 12 31/47 FIRST RX1, RX2 or RX3 INDEX & ADDRESS CP R 1 32/48 39/55 44/60 63/79/95 XCP X R 1 SECOND RX1, RX2, or RX3 INDEX & ADDRESS

REGISTER TC REGISTER (RR)

7.3 INSTRUCTION DECODE

When decode is specified, the processor first tests for any pending interrupts. If an interrupt is pending, the instruction decode is aborted and the interrupt is serviced. If no interrupt is pending, the YDI and YSI registers are updated. Twice the user's operation code is presented to the ROM address gate as the starting address of the appropriate emulation sequence and the privileged/illegal ROM is interrogated. This is a separate read-only-memory containing 256 4-bit words, one for each possible user level operation code. The privileged/illegal ROM has four outputs that are decoded from the user op-code. They are defined as per the following.

- 1. PRIV1 masked with PSW23 to decode all privileged instructions
- 2. ILEGA defines floating point instructions
- 3. ILEGE and ILEGC defines WCS and communications assist instructions and all illegal instructions.

If the output of the privileged/illegal ROM indicates that the operation code presently in UIR is illegal, or if the specified optional unit is not present, the instruction fetch is aborted and the illegal instruction interrupt is taken. If the output of the privileged/illegal ROM indicates that the operation code presently in UIR is that of a privileged instruction and PSW bit 23 is set, the illegal instruction interrupt is taken. If the output of the privileged/illegal RCM indicates that the floating-point unit is required and PSW bit 13 is set, the illegal instruction interrupt is taken.

If no interrupt occurs, the RCM Location Counter (RLC) is set equal to twice the user's operation code and the emulation sequence begins.

7.4 CPERAND FETCH

Following instruction read, if the user instruction is register to register or short format, the second operand is available in a general register or in the instruction word itself.

If the user-level instruction is one of the register and immediate storage formats, the immediate operand is available in RMDR. All that remains to be done is to add in the contents of the specified index register. The first microinstruction of a register and immediate storage format instruction could be:

A WMDR, YX, RMDR

After the instruction, the WMDR used for writing to memory contains the sum of the I2 field of the instruction and the contents of the indexing general register specified by the X2 field of the instruction. Note that the RMDR used for reading from memory is not modified.

If the user-level instruction format is one of the register and indexed storage types, a memory read or write operation may be performed after calculating the effective second operand address. For example, the emulation sequence could begin as follows:

A MAR, YX, RMDR, DR2 Calculate address and read halfword

or

A MAR, YX, RMDR, DW4 Calculate address

L WMDR, YD, DW4 Copy general register to WMDR

depending upon whether a memory read or write is to be performed, and whether the second operand is to be a halfword (2 bytes), or a fullword (4 bytes).

If the instruction format is RX1, the sum of RMDR and the contents of cf the indexing general register specified by the X2 field of the instruction replaces the contents of MAR. Referring to Figure 1-1, the output of MAR is passed, unaltered, through the 24-bit adder to the Memory Address Translator (MAT) controller. The MAT presents this address, or a translated address, to the memory bus and the memory read is started. As soon as the data becomes available in RMDR, the instruction fetch is over.

If the instruction format is RX2, the sum of RMDR and the contents of the indexing general register specified by the X2 field of the instruction replaces the contents of MAR. The output of MAR is added to the contents of CLCC (equal to ICOC+4). This sum is presented via the MAT to the memory bus and the memory read is started.

If the instruction format is RX3, the sum of the contents of the indexing general register specified by the SX2 field of the instruction and the contents of the indexing general register specified by the FX2 field of the instruction replaces the contents of MAR. If the format is RX3, until MAR is loaded, any reference to RMDR as a source causes the second level index register (SX2) to be accessed instead. The output of MAR is added to the contents of RMDR and this sum is presented via the MAT to the memory bus. The memory read is then begun.

Only when the Add and Transfer microinstruction is the first of an RX emulation sequence, the condition for transfer is whether or not the user instruction format is RX2 rather than the state of the ALU carry. The microprogram can know the RX format of a user instruction if the first microinstruction of the emulation sequence is a conditional RR transfer instruction.

CHAPTER 8 EMULATOR

8.1 INTRODUCTION

The following sections describe major aspects of the processor emulator microprogram. The microprogram listing, provided in the Model 3250 Processor Maintenance Manual, Publication Number 47-029, is well annotated and recommended as a self-explanatory reference for details of the simpler microcode sequences.

8.2 SYSTEM INITIALIZATION

8.2.1 General Information

On rower-up or following initialization, microcode execution begins at control store address '001'. The FAULT lamp on the consolette is lit. A basic check of the machine's major internal buses and registers is performed; any detected failure causes the microcode to loop in the failing mode as long as the failure is demonstrated.

The contents of the Machine Control Register (MCR) are then tested. The Non-Valid Memory (NVM) bit in MCR is set if memory voltage was not maintained within limits since the last time the bit was programmed to zerc. If the NVM bit is set, the contents of memory are assumed to have been lost, and a cold start sequence is performed. Otherwise, a warm start sequence is performed. The FAULT lamp is turned off at the successful termination of either sequence.

Before testing for an enabled LSU, the INIT bit of the MCR is tested. If this bit is set, the initialize switch on the consolette is depressed, and routine CONSER is entered.

8.2.2 Cold Start

If the NVM bit is set in MCR following system initialization, the first 256 kbytes of memory are written, with each fullword containing its address. This causes the ECC syndrome bits to agree with the data for these fullwords, and prevents spurious ECC failure indications from occurring within this area of memory due to a prior power failure.

50-004 R00 8-1

The single-precision and double-precision floating-point registers are loaded with zero, the scratchpad registers are loaded with the address of the illegal instruction interrupt emulation routine ILEGAL, and each user general register is loaded with its set number and register address.

Next, the first 256 kbytes of memory are tested to see if they can retain data. A nondestructive test is used; original data is restored on successful completion of the test. Any detected failure causes the microcode to loop in the failing mode as long as the failure is demonstrated. If the system is initialized during this test, the contents of a fullword of memory under test may be lost.

When the memory test has been successfully completed, the Loader Storage Unit (LSU, device '05') is addressed. If false SYNC occurs, the LSU is not present or not enabled. In this case, PSW is loaded with '008000' (wait bit only), CLOC is loaded with 'FFFFFE', and the console service routine CONSER is entered. The NVM bit is reset in routine CONSER. (See Section 8.2.5.) Otherwise, if the LSU is enabled, routine BCOT is entered. (See Section 8.2.4.) Software must reset the NVM bit following successful load from the LSU, with the RMVF instruction.

8.2.3 Warm Start

If the NVM bit is not set in MCR following system initialization, it is assumed that memory data was not lost as a result of power failure.

The first 256 kbytes of memory are tested to see if they can retain data. A nondestructive test is used; original data is restored on successful completion of the test. Any detected failure causes the microcode to loop in the failing mode as long as the failure is demonstrated. If the system is initialized during this test, the contents of the fullword of memory under test may be lost.

The Loader Storage Unit (ISU, device '05') is then addressed. If no false SYNC occurs, the LSU is present and enabled, and routine BCOT is entered. (See Section 8.2.4.)

If the LSU is not present or not enabled, the fullword pointer contained in memory at physical address '84' is fetched and aligned to fullword boundary. The PSW, LOC, eight sets of user's general registers, the mcdule 7 scratchpad registers, and the single-precision and double-precision floating-point registers (if the machine is so equipped) are loaded from contiguous fullwords in memory beginning at the address indicated by the pointer. The console status fullword at memory location '28' is then fetched. If bit 0 of the status is zero, a power-up machine malfunction interrupt is emulated by routine TMMF, according to the state of PSW bit 18. Ctherwise, the console service routine CONSER is entered. (See Section 8.2.5.)

8-2 50-004 ROO

8.2.4 Loader Storage Unit

If MCR bit 6 is set, routine CONSER is entered. MCR bit 6 is set while the INIT button is degreesed on the consolette. If MCR bit 6 is not set, then, if the ISU is present and enabled, Routine BCCT proceeds to read the first eight bytes of data from the LSU. The nature of this data is as follows:

First two bytes = Least significant 16 bits of a new PSW
Second two bytes = Least significant 16 bits of a new LOC
Third two bytes = Least significant 16 bits of an absolute
start address

Fourth two bytes = Least significant 16 bits of an absolute end address

The most significant 16 bits of PSW and LOC are set to zero. As a consequence, the location count value can only address a location within the first 64 kb of main memory. The start and end addresses id atify an area in the first 64kb of main memory to be loaded with the ninth and successive bytes of data from the LSU.

If the start address is initially greater than the end address, routine CONSER is entered; otherwise, data bytes are read from the LSU and stored at successive byte locations in main memory. The start address is incremented by one for each byte read. Reading continues until the start address becomes greater than the end address, at which time routine TMMF is entered. If bit 18 of the PSW is set, a power-up machine malfunction interrupt is emulated. Otherwise, the state of the wait bit is tested.

8.2.5 Console Service Routine

The system console terminal is a full duplex asynchronous device. The microprogram, on entry to the routine CONSER, programs this device for no echoplex, maximum baud rate with seven data bits and two stop bits per character, and even parity. Local connection is assumed; modem connection is not presently supported.

Entry to CONSER causes the NVM bit of MCR to be reset, and the current PSW and LOC to be displayed on the terminal screen, followed by an operator prompt. CONSER allows the user to examine and modify PSW, LOC, general and floating-point registers, and memory. Program execution may begin from the console, breakpoint instructions may be inserted, and instructions may be executed in single-step mode if the SNGL/RUN switch on the system control panel is in the SNGL position.

8.3 INTERRUPT SUPPORT

8.3.1 Routine FAULT

This routine, detailed in Figure 8-1, is entered whenever an MAIO abort interrupt or machine malfunction interrupt occurs. In the case of an MAIO abort interrupt (vector through '207'), MR1 is loaded with the fault code and program address contained in RMDR following the fault, and the fault is reset. If RMDR bit 0 is set, a floating-point fault interrupt occurred, and routine FPPFAUL is entered to service for fault. For further details of the floating-point fault interrupt, refer to Section 6.2.2, otherwise, the steps described in the following paragraphs are performed.

The MCR bits are tested, and RFAULT is issued. If the EPF bit is set, an early power fail machine malfunction interrupt is emulated. If the STF bit is set and MCR bit 9 is zero, a start time failure machine malfunction interrupt is emulated. If the STF bit is set, and MCR bit 9 is set, a Shared Memory Power Fail machine malfunction interrupt is emulated. If the NVM bit is set, a nonvalid memory machine malfunction interrupt is ignored, as it causes a subsequent EFF interrupt. All bits in the MCR are forced reset except NVM.

If none of the above mentioned MCR bits are set, MRO was loaded with an address indicating where, in the emulation sequence, the fault occurred. If the fault occurred in the CONSER routine, it is ignored, and CONSER is reentered. If the fault occurred as a result of a machine malfunction interrupt PSW swap, the machine is stopped (Hard Stop) by loading both CLOC and ILOC with X'040', and entering routine CCNSER; double faults are not recoverable without manual intervention.

If the address returned with the fault code is equal to (CLOC-2), it is assumed that the fault occurred during the fetch of a user instruction. Otherwise, it is assumed that the fault occurred while reading data from cr writing data to memory. A special case exists if the fault occurred while emulating an auto driver channel operation.

If the fault code returned is in the range from '00' to '17', routine MATINT is entered, and a MAT interrupt is emulated. If the fault code is in the range from '1E' to '1F', a data format interrupt is emulated by rcutine FORFAUL6. Otherwise, a machine malfunction interrupt is emulated as follows. PSW and ILCC are stored in the dcubleword at memory location '20'. If the fault occurred as a result of emulating a Load Multiple instruction, the calculated second operand address is stored in the fullword at memory location '2C'. The machine malfunction status word (refer to Figure 8-2) at location '40' is adjusted according to the particular type of malfunction to be emulated; location '44' receives the program address unloaded from RMDR at the time of the fault. PSW bit 18 is forced set, and the new PSW and LOC are fetched from the doubleword at memory location '38'. Routine TWAIT is then entered.

When a machine malfunction interrupt occurs due memory to RLC may continue to advance one or two microinstructions not reported. These instructions are fault is before the when the BALD FAULT (MRO) instruction is executed; however, executed at the trap location, MRO may be loaded with a value one or two greater than the expected value.




Figure 8-1 FAULT Routine




Figure 8-1 FAULT Routine (Continued)




Figure 8-2 Machine Malfunction Status Word (MMSW)

8.3.2 Routine TWAIT

This routine tests the WAIT bit of the current PSW (PSW bit 16). If the bit is set, routine WAIT is entered. Otherwise, the wait lamp is turned off, and the user instruction indicated by CLOC is fetched and executed.

8.3.3 Routine WAIT

The WAIT lamp is lit by the first instruction of routine WAIT. The remainder of this routine consists of a single instruction which branches to itself, with all enabled interrupts armed. Any interrupt causes the microinstruction at the interrupt trap address to be executed.

8.3.4 Routine MATINT

This routine is entered from routine FAULT, as a result of an MAIC abort interrupt caused by the MAT controller. Routine COMSWAP fetches the MAT interrupt new PSW at memory location '90', and saves the 64-tit PSW at the time of the fault in registers 14 and 15 of the new register set. MATINT then places the code returned at the time of the fault in register 13 of the new set, and the returned program address in register 12. If the fault occurred while emulating the Load Multiple instruction, the calculated second operand address is placed in register 11.

8.3.5 Routine FORFAUL6

This routine is entered from routine FAULT, as a result of an MAIC abort sequence caused by an alignment error. The proper fault code is generated in the least significant four bits of MRO as routine FORFAULT is called.

8.3.6 Routine FORFAULT

This routine is entered from routines FORFAULO through FORFAUL7, whenever a data format fault interrupt occurs or is forced by the emulator. Routine COMSWAP fetches the data format fault interrupt new PSW from memory location 'C8', and saves the 64-bit PSW at the time of the fault in registers 14 and 15 of the new register set. FORFAULT then places the code indicating the type of fault in register 13. If a halfword or fullword alignment fault occurred, the program address causing the fault is placed in register 12.

8.4 I/O INTERRUPTS

The occurrence of one of the four I/O interrupts causes the microinstruction at the respective trap location to be executed. Register 'LEVEL' is set equal to the number of the interrupt line and the interrupt is acknowledged. The returned device number is placed in register 'DEV' and routine IOINTX is entered.

The current PSW is set aside in register 'TEMP'. The halfword service pointer table entry is fetched from the memory location whose address is 'DO' plus twice the interrupting device number. A new PSW is loaded which has only bits 18 and 20 set, and selects the register set corresponding to the number of the interrupt line.

General register 0 of the newly selected set is set equal to the old PSW; general register 1 is set equal to ILOC, and general register 2 is set equal to the device number. The device is addressed and a sense status is performed. The device status byte is copied to general register 3 and the condition code. The service pointer table entry in RMDR is tested. If the least significant bit is zero, an immediate interrupt is performed; the wait lamp is turned off, and the user instruction whose address is in RMDR bits 16:31 is fetched and executed. Otherwise, if the least significant bit of the service pointer table entry is set, RMDR contains the address of a Channel Command Block (CCB) resident within the first 64 kb, and routine CHANEL is entered.

8.5 AUTO DRIVER CHANNEL

Routine CHANEL can perform a variety of functions, depending upon bits in the Channel Command Word (CCW) which is the first halfword in the CCl (See Figure 8-3.)

	С		7	8	9	10	11	12	13	14	15		
0	STATUS	MASK		E		S	С	В	R/W	Т	F	CHANNEL COMMAND WORD	
2	BUFFER O BYTE COUNT												
4	BUFFER O END ADDRESS												
8	CHECK WCRD												
10			BU	FF]	ER 1	ВҮТ	E CO	UNT					
12			BUF	FFI	R 1	END	ADDR	ESS					
16			TRANSI	AT	ICN	TABI	E A D	DRES	SS				
20			SUB	RO	NIL	E A D	DRES	SS					

Figure 8-3 Channel Command Block

The Channel Command Word is fetched and placed in a register labeled CCW. The EXECUTE bit of CCW is tested. If the bit is zero, routine EXSUBO is entered. If the EXECUTE bit is set, the status mask is ANDed with the actual device status in register 3. If the result is nonzero, the status check fails, and routine EXSUB1 is entered.

If the status check does not fail, the FAST bit in CCW is tested. If the bit is zero, routine NFAST is entered for normal mode CCB activities. If the bit is set, routine FASTMODE is entered.

8.5.1 Routine FASTMODE

The buffer 0 byte count is fetched into register 'COUNT'. If the count is greater than zero, it is assumed that software has not yet set it up, and routine EXAUTO is entered. If the count is not greater than zero, the tuffer 0 end address is fetched in RMDR. The halfword test line is then examined. If inactive, routine BYTEIO is entered; otherwise, a halfword device controller is currently addressed, and routine HWIO is entered.

8.5.1.1 Routine BYTEIO

The buffer 0 end address is added to the contents of register 'CCUNT' in MAR, and the Read/Write bit of CCW is tested. If the bit is set, a data byte is fetched from memory and output to the addressed device; if the lit is zero, a data byte is input from the addressed device and written to memory. Routine COMMON then increments the contents or register 'COUNT' by one, and updates the buffer 0 byte count in the CCB. If the new count is not greater than zero, routine EXAUTO is entered; otherwise routine EXSUB2 is entered.

8.5.1.2 Routine HWIO

The buffer 0 end address is added to the contents of register 'COUNT' in MAR and the Read/Write bit of the CCW is tested. If the bit is set, a data halfword is fetched from memory and output to the addressed device; if the bit is zero, a data halfword is input from the addressed device and written to memory. The contents of register 'COUNT' are incremented by two and the buffer 0 byte count in the CCB is updated by routine COMMON. If the new count is not greater than zero, routine EXAUTO is entered; otherwise, routine EXSUB2 is entered.

8.5.2 Routine NFAST

The buffer switch bit of the CCW is captured and ORed with binary *0010*. The result is the byte offset from the address contained in register 4 of the desired buffer byte count field in the CCW. The count is fetched. Iwo is added to the byte count address contained in register 'TEMP', giving the memory address of the corresponding buffer end address field of the CCW. The buffer byte count is loaded into register 'COUNT'. If the count is greater than zero, it is assumed that software has not yet set it up, and routine EXAUTO is entered. If the count is not greater than zero, the buffer end address and the byte count are added. The result, placed in both MAR and MR1, is the memory address of the data byte to participate in I/O operations. The Read/Write bit of the CCW is then tested. If the bit is set, the data byte is fetched from memory, and routine NFWRIT is entered. bit is zero, routine NFREAD is entered.

8.5.2.1 Routine N. RIT

The data byte from memory is copied into register 3, and the translation bit of the CCW is tested. If the bit is set, routine TRANSL is called to translate the data byte. If the bit is zero, or or return from routine TRANSL, the data byte in RMDR is output to the addressed device. Routine REDCHK is then called to update the checkword in the CCE using the translated (I/O) byte. Upon return from REDCHK, MAR is loaded with the address of the buffer byte count, and routine CCMMCN3 is entered.

8.5.2.2 Routine NFREAD

A data byte is input from the addressed device and copied to WMDR. The translation bit of the CCW is tested. If the bit is set, routine TRANSL is called to translate the data byte. If the bit is zero, cr on return from routine TRANSL, the byte address in MR1 is copied to MAR, and the data byte is stored in memory. Routine REDCHK is then called to update the check word in the CCB using the untranslated (I/O) byte. Upon return from REDCHK, MAR is loaded with the address of the buffer byte count, and routine COMMCN3 is entered.

8.5.2.3 Routine TRANSL

The data byte in register 3 is doubled to form an index, and is added to the translation table address defined in the CCB. The corresponding halfword table entry is fetched. If the halfword is negative, the corresponding translated byte is in RMDR 24:31, and TRANSL returns to the caller. If the halfword is not negative, the contents of RMDR are doubled and copied to CLOC; the WAIT indicator is reset, and the user instruction indicated by CLOC is executed. Data available to the user's translation routine is shown in Table 8-1.

8.5.2 Routine NFAST

The buffer switch bit of the CCW is captured and ORed with binary '0010'. The result is the byte offset from the address contained in register 4 of the desired buffer byte count field in the CCW. The count is fetched. Iwo is added to the byte count address contained in register 'TEMP', giving the memory address of the corresponding buffer end address field of the CCW. The buffer byte count is loaded into register 'COUNT'. If the count is greater than zero, it is assumed that software has not yet set it up, and routine EXAUTO is entered. If the count is not greater than zero, the buffer end address and the byte count are added. The result, placed in both MAR and MR1, is the memory address of the data byte to participate in I/O operations. The Read/Write bit of the CCW is then tested. If the bit is set, the data byte is fetched from memory, and routine NFWRIT is entered. If the bit is zero, routine NFREAD is entered.

8.5.2.1 Routine N. RIT

The data byte from memory is copied into register 3, and the translation bit of the CCW is tested. If the bit is set, routine TRANSL is called to translate the data byte. If the bit is zero, or on return from routine TRANSL, the data byte in RMDR is output to the addressed device. Routine REDCHK is then called to update the checkword in the CCP using the translated (I/O) byte. Upon return from REDCHK, MAR is loaded with the address of the buffer byte count, and routine CCMMON3 is entered.

8.5.2.2 Routine NFREAD

A data byte is input from the addressed device and copied to WMDR. The translation bit of the CCW is tested. If the bit is set, routine TRANSL is called to translate the data byte. If the bit is zero, cr on return from routine TRANSL, the byte address in MR1 is copied to MAR, and the data byte is stored in memory. Routine REDCHK is then called to update the check word in the CCB using the untranslated (I/O) byte. Upon return from REDCHK, MAR is loaded with the address of the buffer byte count, and routine COMMON3 is entered.

8.5.2.3 Routine TRANSL

The data byte in register 3 is doubled to form an index, and is added to the translation table address defined in the CCB. The corresponding halfword table entry is fetched. If the halfword is negative, the corresponding translated byte is in RMDR 24:31, and TRANSL returns to the caller. If the halfword is not negative, the contents of RMDR are doubled and copied to CLOC; the WAIT indicator, is reset, and the user instruction indicated by CLOC is executed. Data available to the user's translation routine is shown in Table 8-1.

8.5.3 Exit Routines Used by FASTMODE and NFAST

Several short routines are used as common exits for routine FASTMCDE and for routine NFAST. These exit routines are described in the following paragraphs.

8.5.3.1 Routine EXAUTO

This routine is entered when an auto driver channel operation has been completed, and an interrupt at the user level is not desired. The entry PSW and LOC are restored from registers 0 and 1. After FSW is restored, interrupts are collectively armed, and routine TWAIT is entered. (See Section 8.3.2.)

8.5.3.2 Routine EXSUBO

This routine is entered when the Execute bit in the CCW is seen to be zero at energy to routine CHANEL. MRO contains zero when routine EXSUB is entered. (See Section 8.5.3.5.)

8.5.3.3 Routine EXSUB1

This routine is entered when the result of ANDing the status of the interrupting device with the status mask in the CCW is not zero. MRO contains a small negative value as routine EXSUB is entered. (See Section 8.5.3.5.)

8.5.3.4 Routine EXSUE2

This routine is entered when a result greater than zero is yielded by incrementing a buffer byte count. MRO contains a small positive value as routine EXSUB is entered.

8.5.3.5 Routine EXSUB

This routine is entered from routine EXSUBO, EXSUB1, or EXSUB2. The subroutine address is fetched from the CCB. This halfword is forced even and copied to CLOC. The contents of MRO are loaded to NULL, resulting in a condition code setting of 0, 1, or 2 (no flags, L flag, or G flag). The wait lamp is turned off, and the user instruction indicated by CLOC is fetched and executed.

INDEX

A	1	Contents of RMDR following a fault	6-3
	1	Control lines	5-2
Access/data/boundary/floating	i	Control store memory	1-3
point interrupt (207)	6-2		
Acknowledge interrupt	5-6	n	
Add	4-29	D	
Add and increment	4-30	D	2-1
Add register,	i	Data and instruction formats	2-1
double precision	4-61	Data	2-1
single precision	4-48	formats	5-2
Address and output command	5-9	lines	7-5
Address and read,		Decode	7-5
data	5-12	Defined data on entry to user	8-12
halfword	5-17	translation routine	4-35
Address and sense status	5-7	Divide	4-33
Address and write,		Divide register,	4-67
data	5-14	double precision	
halfword	5-20	single precision	4-54
Address link	2-4		
ALU	1-6	n	
AND	4-5	E	
Arithmetic logic unit	1-6	m 1	6-6
Auto driver channel	8-9	Early power fail (EPF)	4-38
	i	Effect of the current PSW	3-3
_	!	Effective second operand	7-6
В	ļ	m 11 11	4-38
	1	Equalization	4-30
B bus gating after instruction	i i	Exchange byte	4-7
read	7-3	Exclusive OR	4-11
Block diagram,		Execute and link	4- 1
analysis	1-1	Exit routines used by FASTMODE	8-13
FPP	4-39	and NSFAST	8-14
Branch and disable console	4-77		1-8
	4-78	External interrupt enable	6-7
Branch and link	4-9	External interrupts	6-7
Branch/execute and link			
instruction	4-8		
Byte handling instructions	4-69		
	1	F	
•	!	ı	
С	ļ	Fault routine	8-4
	1	Fixed-point arithmetic	•
Channel command block	8-9	instructions	4-28
Clear machine control register	4-74	Flag register	1-4
CLOC	1-4	Flags returned by SMCR after	
	6-3	machine malfunction	6-5
	7-1	Floating-point fault interrupt	6-2
Cold start	8-1 i	Floating-point lault interlupt	8-4
Communications assist unit	8-12	Floating-point instructions	4-3
Compare register,	!	Floating-point instituctions Floating-point processor (FPP)	- J
double precision	4-60		4-39
single precision	4-47	block diagram Format ROM	7-1
Console,	i	rormat non	7-2
attention interrupts (204)	6-6		4-40
service routine	8-3	FPP autonomous operation	4-4(

Ind-1

G	1	Main memory	1-4
		Main memory control	2-6
General registers	1-5	MC field	2-7
Guard digits and R*-rounding	4-38	Memory address translator (MAT)	
	1		6-3 7-6
н		Memory data register	1-4
n	!	Memory voltage failure	6-6
Hard stop	8-4	nemoly voicage lailule	8-1
Hardware block diagram	1-2	Microprogram description	1-1
ndidudio bioon didy-d	1	Microregisters	1-6
	İ	Model 3240 Emulator	8-1
IJК	ì	Module start time failure	6-6
2 0 K	;	Multiplexor bus	5-1
Illegal instruction interrupt		Multiply	4-34
(208)	6-2	Multiply register, double precision	4-65
ILOC	14	single precision	4-52
	6-4	Single precision	7. 32
Tuitialina lina	7-1		
Initialize line Input/output	5-3 1-6	N	
instructions	5-4		
system	5 1 I	Normalization	4-37
I/O interrupts	88	NULL	3-2
I/O interrupts (203, 202, 201,	1	NVM interrupt	6-5
200)	67		
	68		
Instruction,		0	
decode	7-5		
execution	7-1	Operand fetch	7-5
formats formats (microcode)	2-2	OR	4-6
formats (user-level)	74	Output command	5-11
read	7 1		
repertoire	41		
word fields	2-3	PQ	
Internal interrupts	6-1	r A	
control	16	Power down	4-76
support, emulated	84	Primary power fail interrupt	
system	6-1	(206)	6-5
traps Introduction	1-7	Privileged/illegal ROM	6-2
Incloddecton	' '		7-5
	:	Program status word	1-4
	Ţ	PSW	1-4 3-4
L	!		3-4
T 1			
Load	4-3		
Load byte Load register,	4-69	R	
double precision	4-57	n	
single precision	4-44	Read	
Load the wait flip-flop	4-75	condition code	4-43
Load word	4-56	data	5-13
Loader storage unit	8-3	halfword	5-19
Logical instructions	4-2	register double precision	4-59
		register single precision	4-46
¥	į	Register	
M		addresses	3-1
Machine control register (MCR)	1-8	link	2-4 1-5
Machine control register (MCR) Machine malfunction interrupt	1-0	set selection to register control	2-5
(205)	6-5	to register immediate	2-6
Machine malfunction status	1	to register transfer	2-5
word (MMSW)	8-7	write	2-6

Ind-2 50-004 R00

Resetting the RX flip-flops	3-3	Shift right,	
RFAULT MC option	2-10 I	arithmetic	4-23
	3-3	halfword arithmetic	4-25
	6-3 i	halfword logical	4-19
	8-4	logical	4-17
RMDR fault codes	6-4	Shift/rotate instructions	4-13
ROM,		Single-step interrupt	6-7
address gate (RAG)	1-3 I	Source and destination	•
instruction register (RIR)	1-3	registers	3-1
location counter (RLC)	1-3	State of RMDR after	J .
Rotate left logical	4-26	instruction read	7-2
Rotate right logical	4-27		4-70
= = = = = = = = = = = = = = = = = = = =	4 2	Store byte	4-4
Routine, BYTEIO	8-10	Store to WCS	4-32
		Subtract	
COMMON 3	8-12	Subtract and decrement	4-33
EXAUTO	8-13	Subtract register,	
	8-14	double precision	4-63
EXSUB	8-13	single precision	4-50
	8-14	System,	
EXSUBO	8-13	initialization	8-1
	8-14	organization	1-1.
EXSUB1	8-13 i		
	8-14		
EXSUB2	8-13		
LASOBE	8-14	T	
FASTMODE	8-10	1	
FAULT	8-4	Test halfword line and	
	8-8		5-22
FORFAULT	8-8	transfer	
FORFAUL6		Test lines	5-3
HWIO	8-10		
MATINT	8-8	** **	
NFAST	8-11	U V	
NFREAD	8-11		
NFWRIT	8-11	User instruction register (UIR)	
REDCHK	8-12		
TRANSL	8-11		
TWAIT	8-7	W X	
WAIT	8-7		
		Warm start	8-2
		Write data	5-16
S		Write halfword	5-21
2			
Scratchpad registers	1-6		
Dola compad legiboois	3-2	Y Z	
	6-4	* 4	
	8-1	YD register	1-5
	8-2	ID legister	7-2
		VDT manifetar	1-5
Sense machine control register	4-72	YDI register	3-2
	6-5		7-2
	8-1		. –
Sense status	5-8	YS register	1-5
Shift left,		1 1	7-2
arithmetic	4-20	YSI register	1-5
halfword arithmetic	4-22		3-2
halfword logical	4-16		7-2
logical	4-14	YX register	3-2
-			

50-004 R00 Ind-3

PUBLICATION COMMENT FORM

Please use this postage-paid form to make any comments, suggestions, criticisms, etc. concerning this publication. From _____ Date ____ Title ______ Publication Title _____ Company______Publication Number _____ Address _____ **FOLD FOLD** Check the appropriate item. Page No. _____ Drawing No. ____ Error Addition Page No. _____ Drawing No. _____ CUT ALONG LINE Other Page No.____ Drawing No. Explanation: **FOLD FOLD**

STAPLE

FOLD

FOLD.



BUSINESS REPLY MAIL

FIRST CLASS

PERMIT NO. 22

OCEANPORT, N.J.

POSTAGE WILL BE PAID BY ADDRESSEE

PERKIN-ELMER

Computer Systems Division 2 Crescent Place Oceanport, NJ 07757 NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES



TECH PUBLICATIONS DEPT. MS 322A

FOLD

FOLD

3250 MICROCODE

PERKIN-ELMER

50 FREEWORD EQU

0000 0000

0

TRACER

32500490

ROM SEGMENT O -	OPCODES	0.0	ΤO	1F
-----------------	---------	-----	----	----

0000	17FC 8240		RAPOO BALD	ILEGAL(NULL)	HARDWARE TRAP FOR BAD DECODE (P.18	
0004	4770 5040	53 *			ON RELEASE OF SCLRO, EXECUTION STA	RTS32500520
0001	17FD 5D40		TART BALD	SELFTEST(NULL)	AT LOCATION '001'. (P.49).	32500530
0000	2146 4722	55 *			* 01 *	32500540
0002	2A1C 1F80		ALR A	MRO,CLOC, NULL	INCREMENTED LOC TO MRO	32500550
0003	235F 1005	57	LX	CLOC, YS, BALR 1	NEW LOC FROM YS	32500550
		58 *			* 02 *	32500570
0004	17EC 01D2		TCR BALT		BRANCH IF MASK TRUE	32500580
0005	2B3F 1812		ALR1 L	YD, MRO, IRD	YD GETS OLD INCREMENTED LOC.	32500590
		61 *			* 03 *	32500500
0006	135C 01D2		FCR BALF	· · · ·	BRANCH IF MASK FALSE	32500510
0007	235f 1C37		RR LX	CLOC, YS, EXIT3	LOAD LOC (P.3)	32500620
		64 *			* 04 *	32500530
0008	2839 5C32	65 NI	R №	YD, YD, YS, IRD, E		32500640
0009	0004 0000	66 B	IT13 DC	°00040000°	CONSTANT	32500650
		67 *			* 05 *	32500660
000A	2BF9 0C32		LR S	NULL, YD, YS, IRD, E		32500670
000B	E3FF FFFF	69 B	I03.050 DC	*E3FFFFFF*	CONSTANT	2 32500580
		70 *			* 06 *	32500690
000C	2B39 7C32	71 01	C S	YD, YD, YS, IRD, E		32500700
000D	0000 4000	72 B:	IT17 DC	.00004000	CONSTANT	32500710
		73 *			* 07 *	32500720
000E	2B39 6C32	74 XI	R X	YD, YD, YS, IRD, E		32500730
000F	0001 0000	75 B	IT15 DC	*00010000*	CONSTANT	32500740
		76 *			* 08 *	32500750
0010	2B3F 1C32	77 L!	R L	YD, YS, IRD, E	,	32500760
0011	4E00 0000	78 C	ONST4E DC	'4E000000'	CONSTANT	32500700
		79 *			* 09 *	32500780
0012	221F 1C31	80 CI	R LX	MRO,YS,C2	GET SECOND OPERAND (P.3)	32500790
0013	003E 0000		I10.14 DC	'003E0000'	CONSTANT	32500800
		82 *		0032000	* OA *	32500810
0014	2B39 1C32	83 A1	R A	YD, YD, YS, IRD, E	V n	32500810
0015	FFFF 0000		100.15 DC	*FFFF0000	CONSTANT	32500830
		85 *		11110000	* OB *	32500830
0016	2B39 0C32	86 SI	R S	YD, YD, YS, IRD, E	" do "	
0017	0000 FFFF		 I16•31 DC	'0000FFFF'	CONSTANT	32500850
		88 *	1.013. DC	00001111	* OC *	32500860 32500870
0018	13F9 3900		HR BAL	MHR1(NULL)	(P.44)	
0019	0000 8000		IT16 DC	.00008000.	CONSTANT	32500880
55.3		91 *	II 10 DC	00008000	* 0D *	32500890
001A	13F9 3B40	٠.	HR BAI.	DHR1(NULL)		32500900
001	13.3 3540	93 *	ut Dur	DHRICHULLI	(P.44)	32500910
001B	3673 605B	, ,	CER1 XI	MR3,MR3,BIT00,I	• RO	
001C	CBF9 29B2	95	LE LE	• • • • • •	REVERSE SIGN BIT RO	
0010	CDES ASDA	90	ьь	YD, MR3, IRD, E	LOAD COMPLEMENT. RO	2 32500940
001D	2B5F 1C80	97 LI	PSWR1 L	CLOC, YD	NEW LOC FROM R2+1 RO	2 32500960
001E	2BBF 1C11	98	L	PSW, YS, DLOC	NEW PSW FROM R2 RO	
001F	13F8 9200	99	BAL	QTEST(NULL)	CHECK SYSTEM QUEUE SERVICE (P.22)	32500980

ROM SEGMENT 0 - OPCODES 00 TO 1F

			101	*				10	*	32501000
	2222	0220	102	SRLS	SRL	YD, YD, YSI, IRD, E				32501010
0020	2B39					*CE000000*	CONSTANT			32501020
0021	CEOO	0000	103	CONSTCE	DC	- CE000000		11	+	32501020
			104	*				11	-	
0022	2B39		105	SLLS	SLL	YD, YD, YSI, IRD, E	·			32501040
0023	FFFF	7FFF	106	BIT160	DC	'FFFF7FFF'	CONSTANT			32501050
			107	*				12	*	32501060
0024	321D	5008	108	CHVR	NI	MRO, PSW, 8	SAVE PREVIOUS CARRY			32501070
0025	13F9	2E00	109		BAL	CHVR1(NULL)	(P.43)			32501080
			110	*			•	13	*	32501090
0026	CA7F	1000	111	LPER	RRE	MR3,YS	GET SPFP DATA		R02	32501100
0027	3673		112		NI	MR3, MR3, BIO1.31, I	FORCE POSITIVE		R02	32501110
0028		29B2	113		LE	YD, MR3, IRD, E	LOAD SPFP, SET CC, EXIT.		R02	32501120
0020	CBro	2752	114	*		25,440,440,4			P.02	32501130
0020	2215	1DB1	115	C1RX	LX	MRO,RMDR,C2	MEMORY COMPARAND; GO COMPA	RE		32501140
0029	2211	ומעו	116	*	ыn	HROFKIDE FOL		15	*	32501150
0003	ar on	4000	117	LGER	RRE	MR4,YS,IR	GET SPFP REGISTER			32501160
002A		1002	118	TGEV	L	YD,MR4,D,E	COPY TO GENERAL REG, EXIT,	רכ	SET	32501170
002B	2B3F	1 A 3 O	119	*	<u></u>	ID, HK4, D, E		16		32501180
		477.0			т.	ADO ADI	SAVE R1 SPEC	10		32501190
002C		1F00	120	LGDR	L	MRO,YDI	(P.56)			32501200
002D	13F9	93C0	121		BAL	LGDR1(NULL)		17	+	32501200
			122	*		wno wa tanna		. 17		32501210
002E		1C1B	123	LCER		MR3,YS,LCER1	READ SPFP DATA (P.2)			32501220
002F	2BF9	0830	124	C3	S	NULL, YD, MRO, D, E	COMPARE, SET CC, EXIT.	18		
		•	125	*				18		32501240
0030	23DF	3E9D	126	LPSWR	AINCX	YDI, NULL, YSI, LPSWR1	(P.2)		R02	
			127	*					`	32501260
0000	0031		128	C1RI	EQU	*				32501270
0031	23F9	5802	129	C2	X	NULL, YD, MRO, IR	COMPARE SIGNS:			32501280
0032	17E4	OBCO	130		BALNL	C3(NULL)	BRANCH: SIGNS ALIKE.			32501290
0033	3219	C001	131		SRAI	MRO,YD,1	PROPAGATE 1ST OP SIGN			32501300
0034	2BF0	3830	132		AINC	NULL, MRO, MRO, D, E	SET CONDITION CODE			32501310
			133	*						32501320
0035	239A	1D80	134	В	A	MAR, YX, RMDR	CALCULATE ADDRESS			32501330
0036		1E00	135		L	CLOC, MAR	LOAD NEW LOC			32501340
0.037		1F92	136	EXIT3	Ī.	NULL, NULL, IRD	EXIT.			32501350
0.037	20:1	11. 72	137	*	-			* 1C	*	32501360
0038	2022	EC12	138	MR	M	YD, YDP1, YS, IRD	MULTIPLY, EXIT.			32501370
0039		FFFE	139	BI16.30	DC	'0000FFFE'	CONSTANT			32501380
0039	0000	LLLF	140	¥	DC	00001115		* 1D	*	32501390
0003	23.55	4000		DR	L	MR2,YD	SAVE DIVIDEND	, -		32501400
003A		1080	141	אע	A A	MR3,YDP1,NULL	OUAR DILIDRA			32501410
003B		1F80	142				REMEMBER DIVISOR			32501420
003C		1C00	143		L	MR4,YS				32501430
003D	_	FC00	144		D	YD, YDP1, YS	DIVIDE			32501450
003E	13F4	96D2	145		BALV	DFAULT(NULL), IRD	ERROR IF V FLAG. (P.23)			JZ70144U
0025	0000	0000	147		DC	FREEWORD	_		R02	32501460
003F	0000	0000	147		DC	FREEWORD	•			

ROM SEGMENT 1 - OPCODES 20:3F

0.040		411.0								
0040		149	*	ORG	•040•	•	+ 00		R02	32501490
0040	179C 1052	150 151		BALT	DDC(NUIII) IDD	DOLLOW TO MECH MOUD	* 20	*		32501490 32501500
0041	235E 0E83	152	BTBS BBS	SX	BBS(NULL), IRD CLOC, ILOC, YSI, BBS1	BRANCH IF MASK TRUE DECREMENT BY TWICE YSI				32501500
004,	2356 0663	152	*	2 Y	CTOC'ITOC'IZI'BB2!	DECKEMENT BI INICE 121	* 21			32501520
0042	17EC 1152	154	BTFS	BALT	BFS(NULL), IRD	BRANCH IF MASK TRUE	- 21	•		32501530
0043	235C 0EA9	155	BBS1	SX		GO EXIT WITH NEW LOC.				32501540
0043	2330 3543	156	*	31	CLOC, CLOC, 151, EX115	GO EXII WITH MEW LOC.	* 22	*		32501540
0044	13EC 1052	157	BFBS	BALF	BBS(NULL), IRD	BRANCH IF MASK FALSE	22			32501550
0045	235E 1E87	158	BFS	AX		INCREMENT BY TWICE YSI				32501570
00.5	2552 1507	159	*	II A	CEOC/IEOC/ISI/BISI	INCKERENT DI INICE 151	* 23	*		32501580
0046	13EC 1152	160	BFFS	BALF	BFS(NULL), IRD	BRANCH IF HASK FALSE	2			32501590
0047	235C 1EA9	161	BFS1	AX		GO EXIT WITH NEW LOC.				32501500
		162	*		0200,0200,151,21113	SO SKET WELL WHITE BOOK	* 24	*		32501510
0048	2B3F 1EB2	163	LIS	L.	YD, YSI, IRD, E		1			32501520
0049	FF00 0000	164	BI00.07	DC	'FF000000'	CONSTANT		1	R02	32501630
		165	*				* 25			32501540
. 004A	2B3F 0E82	166	LCS	S	YD, NULL, YSI, IR	SUBTRACT TO TWO'S COMP				32501650
0048	2BFF 1CB0	167		<u>r</u>	NULL, YD, D, E	SET G. L				32501660
		168	*				* 26	*		32501670
004C	2B39 1EB2	169	AIS	A	YD, YD, YSI, IRD, E					32501580
004D	0000 2800	170	BI1820	DC	*00002800*	CONSTANT				32501590
		171	*				* 27	*		32501700
004E	2B39 0EB2	172	SIS	S	YD, YD, YSI, IRD, E					32501710
004F	4000 0000	173	BIT01	DC	·40000000 ·	CONSTANT				32501720
		174	*				* 28			32501730
0050	CBF9 2C32	175	LER	LE	YD, YS, IRD, E	LOAD SPFP REGISTER, SET	CC		R02	32501740
0051	0000 2000	176	BIT18	DC	·00002000 ·	CONSTANT			R02	32501750
0050	anno 2020	177	*				* 29	*		32501760
0052	CBF9 3C32	178	CER	CER	YD, YS, IRD, E	COMPARE, SET CC, EXIT.				32501770
0053	FFFF 8000	179	BI00.16	DC	*FFFF8000*	CONSTANT				32501780
0054	CBF9 4C32	180 181	AER	1 PD	VD VC TDD C	ADD COM DIACC	* 2A		200	32501790
0055	00FF 0000	182	BI08-15	AER DC	YD,YS,IRD,E	ADD, SET FLAGS CONSTANT				32501800
0033	0011 0000	183	*	υC	00110000	CONSTANT	* 25		KUZ	32501810 32501820
0056	CBF9 5C32	184	SER	SER	YD, YS, IRD, E	SUBTRACT, SET FLAGS	~ 25		DA3	32501620
0057	0001 FFFF	185	BI15.31	DC	'0001FFFF'	CONSTANT				32501840
0057	0001 1111	186	*	DC	OOOTFFF	CONSTANT	* 20		n U Z	32501850
0058	CBF9 6C32	187	MER	MER	YD, YS, IRD, E	MULTIPLY, SET FLAGS	- 20		POS	32501850
0059	0080 0000	188	BITO8	DC	.00800000.	CONSTANT				32501870
•••		189	*	DC.	00000000	CONDIANI	* 20		MUZ	32501880
005A	CBF9 7C32	190	DER	DER	YD, YS, IRD, E	DIVIDE, SET FLAGS	2.5		R02	32501890
005B	8000 0000	191	BITOO	DC	80000000	CONSTANT			R02	32501900
		192	*				* 25		2	32501910
0050	CA1F 1C00	193	FXR	RRE	MRO, YS	ARGUMENT TO MRO				32501920
005D	13F9 8E40	194	• -	BAL	FXR1(NULL)	(P.55)				32501930
		195	*	-			* 2F	*		32501940
005E	12D8 4440	196	FLR	BAL	FLR1(MR6)	(P. 10)				32501950
005F	CBF9 28B0	197		LE	YD, MR1, D, E	EXECUTED INSTRUCTION				32501950

ROM SEGMENT 1 - OPCODES 20:3F IS FAULT STFAIL OR SMPF ? R03 32501980 199 STFAIL2 NI NULL, MR5, 040 33F5 5040 0060 BALZ STFAIL(NULL) BRANCH: STFAIL. CODE 00000001 (P.19) 32501990 200 13E0 8340 0061 R03 32502000 SET CODE 00000002, 201 LI MR3,30 327F 101E 0062 MMFINT(NULL) SERVICE SMPF (P.20) R03 32502010 202 BAL 13F8 8C00 0063 * 32 * 32502020 203 * 32502030 PRR1(NULL) (P.53)204 PBR BAL 0064 13F9 80C0 32502040 CONSTANT DC 'FF7FFFFF' FF7F FFFF 205 BIT080 0065 * 33 * 32502050 206 * 32502060 LOAD POSITIVE DOUBLE (P.56) 207 LPDR BAL LPDR1(MR6) 12D9 9580 0066 EXECUTED INSTRUCTION 32502070 208 NΙ MR4, MR4, BIO1.31, I 0067 3694 5073 * 34 * 32502080 209 * 32502090 RLLI YD, YS, 16 EXCHANGE HALFWORDS 210 EXHR 3338 B010 0068 32502100 NULL, NULL, IRD EXTT. 211 EXIT5 0069 2BFF 1F92 32502110 212 * R02 32502120 213 DC FREEWORD 0000 0000 006A R02 32502130 214 DC FREEWORD 006B 0000 0000 R02 32502140 FREEWORD DC 215 006C 0000 0000 R02 32502150 DC FREEWORD 0000 0000 216 006D * 37 * 32502160 217 * LOAD COMPLEMENT DOUBLE (P.56) 32502170 LCDR1(MR6) BAL 12D9 9580 218 LCDR 006E 32502190 EXECUTED INSTRUCTION 219 XΙ MR4, MR4, BITOO, I 006F 3594 505B 32502190 220 * R02 32502200 LD YD, YS, IRD, E LOAD, SET FLAGS 221 LDR 0070 CBF9 AC32 R02 32502210 *0000F800* CONSTANT 222 BI16.20 DC 0000 F800 0071 * 39 * 32502220 223 * 32502230 COMPARE, SET CC, EXIT. CDR YD, YS, IRD, E 0072 CBF9 BC32 224 CDR 32502240 '7FFFFFFF' CONSTANT 225 BI01.31 DC 7FFF FFFF 0073 * 3A * 32502250 225 ADD, SET FLAGS R02 32502260 YD, YS, IRD, E 227 ADR ADR 0074 CBF9 CC32 R02 32502270 '00007FFF' CONSTANT 228 BI17.31 DC 0075 0000 7FFF * 3B * 32502280 229 R02 32502290 SUBTRACT, SET FLAGS SDR YD, YS, IRD, E 0076 CBF9 DC32 230 SDR P02 32502300 FREEWORD 0077 0000 0000 231 DC * 3C * 32502310 232 R02 32502320 MULTIPLY, SET FLAGS MDR YD, YS, IRD, E 233 MDR 0078 CBF9 EC32 R02 32502330 CONSTANT DC 'AAAAAAAA' 234 TENS 0079 AAAA AAAA * 3D * 32502340 235 * 32502350 R02 YD, YS, IRD, E DIVIDE, SET FLAGS CBF9 FC32 236 DDR DDR 007A CONSTANT R02 32502360 1555555551 237 FIVES DC 5555 5555 007B * 3E * 32502370 238 * 325023R0 ARGUMENT TO MRO 239 FXDR RRD MRO.YS 007C CA1F 9C00 32502390 FXDR1(NULL) (P.55) BAL 240 007D 13F9 8BC0 * 35 * 32502400 241 32502410 (P.10) 007E 1208 4440 242 FLDR BAL FLDR1(MR6) 32502420 EXECUTED INSTRUCTION 243 LD YD, MR1, D, E 007F CBF9 A8B0

1

7

3

ROM SEGMENT 2 - OPCODES 40:5F

0800		245		ORG	080	•		P02	32502440
0000	0001 454	246	*				* 40	*	32502450
0080 0081	239A 1D9C	247	STH	ΑX	MAR, YX, RMDR, STH1	CALCULATE ADDRESS			32502460
0081	8000 0001	248	BI0031	DC	80000001	CONSTANT			32502470
0082	2023 4000	249	*	_			* 41	*	32502430
0082	2B9A 1D80	250	BAL	A	MAR, YX, RMDR	CALCULATE EFFECTIVE ADDR	ESS		32502490
0063	233C 1F85	251	*	ΑX	YD, CLOC, NULL, BAL2	INCREMENTED LOC TO YD			32502500
0034	17EC 0D52	252			5(0077) 7-5		* 42	*	32502510
0085	235F 1E1D	253	BTC	BALT	B(NULL), IRD	BRANCH IF MASK TRUE (P.3)		32502520
0003	2338 1610	254 255	BAL2	ΓX	CLOC, MAR, EXIT6	LOAD NEW LOC			32502530
0086	13EC 0D52	255 256	BFC	BALF	DANIEL TOD	DDANGU ID WARK DATES (D	* 43	*	32502540
0087	227B 1FA5	250 257	D1	AX	B(NULL), IRD	BRANCH IF MASK FALSE (P.	3)		32502550
0007	2270 T.AJ	258	± 1 €	H Y	MR3, YDP1, NULL, D2	LS HALF, DIVIDEND (P.7)		R02	32502560
8800	2B9A 1D87	259	NH	A	MAR, YX, RMDR, DR2		* 44	*	32502570
0089	2839 5DB2	260	A11	N N	YD, YD, RMDR, IRD, E				32502580
****	2033 3562	261	*	14	ID, ID, KHUK, IKD, E		* 45	_	32502590
008A	289A 1D87	262	CLH	A	MAR, YX, RMDR, DR2		- 45	•	32502600
008B	2BF9 ODB2	263	CHI	S	NULL, YD, RMDR, IRD, E				32502610 32502620
		264	*	5	NOLL, ID, ANDR, IRD, L		* 46		
008C	2B9A 1D87	265	ОН	A	MAR, YX, RMDR, DR2		- 40		32502530 3 2 502540
008D	2B39 7DB2	266	0	0	YD, YD, RMDR, IRD, E				32502540
		267	*	· ·	15,15,4454,145,1		* 47	*	32502650
008E	289A 1D87	268	XН	A	MAR, YX, RMDR, DR2		٠,		32502670
008F	2B39 6DB2	269		X	YD, YD, RMDR, IRD, E				32502570
		270	*		12,12,1112,112,1		* 48	*	32502690
0090	2B9A 1D87	271	LH	A	MAR, YX, RMDR, DR2		7.0		32502700
0091	283F 1DB2	272		L	YD, RMDR, IRD, E				32502710
		273	*				* 49	*	32502720
0092	2B9A 1D87	274	CH	A	MAR, YX, RMDR, DR2		, -		32502730
0093	13F8 0A40	275		BAL	C1RX(NULL)	(P.3)			32502740
		276	*				* 4A	*	32502750
0094	2B9A 1D87	27 <i>7</i>	ΑH	A	MAR, YX, RMDR, DR2				32502760
0095	2B39 1DB2	278		A	YD, YD, RMDR, IRD, E				32502770
		279	*				* 4P	*	32502780
0096	2B9A 1D87	280	SH	A	MAR, YX, RMDR, DR2				32502790
0097	2B39 ODB2	281		S	YD, YD, RMDR, IRD, E				32502800
		282	*				* 4C	*	32502810
0098	2B9A 1D87	283	MH	A	MAR, YX, RMDR, DR2	FETCH MULTIPLIER			32502820
0099	13F9 38C0	284		BAL	MH1(NULL)	(P.44)			32502830
0001	0001 4000	285	*				* 4D	*	32502840
009A	2B9A 1D87	286	DH	A	MAR, YX, RHDR, DR2	FETCH DIVISOR			32502850
009B	13F9 3B00	287		BAL	DH1(NULL)	(P.44)			32502860
0000	2278 4507	288	*	_					32502870
009C 009D	2B7F 1C97	289	STH1	L	WMDR, YD, DW2	STORE			32502880
0090	2BFF 1F92	290	EXIT6	L	NULL, NULL, IRD	EXIT.			32502890
009E	2B7F 1C9F	291		_	WYDD WA - W.				32502900
009E	2BFF 1F92	292	ST1	ŗ	WMDR, YD, DW4	STORE FULLWORD			32502910
0091	20ff 1f 92	293		L	NULL, NULL, IRD	EXIT.			32502920

MODEL 3250 PROCESSOR EMULATOR 05-086R03A13 (TRAINING) PAGE 7 23:17:16 07/29/82

ROM SEGMENT 2 - OPCODES 40:5F

	NO.	a Segnear 2	0100013 40.31							
)			295	*				* 50	*	32502940
,	OGAO	239A 1D9E	296	ST	ΑX	MAR, YX, RMDR, ST1	CALCULATE ADDRESS (P.6)			32502950
	00A1	13F8 96CÕ	29 7	DFAULTY	BAL	DFAULT(NULL)	(P.23)			32502960
			298	*				* 51	*	32502970
)	0012	2B9A 1D8F	299	AM	A	MAR, YX, RMDR, DR4	FETCH DATA		R02	32502980
	00A3	2B79 1DBF	300		A	WMDR, YD, RHDR, DW4, E	ADD, SET CC, STORE BACK		R02	32502990
`	00A4	2BFF 1F92	301	EXIT7	Ĺ	NULL, NULL, IRD	EXIT.		R02	32503000
)	00114	LDII (IJL	302	*		NODE, NODE, IND	mai.		R02	
	00A5	2B3B FD80	303	D2	D	YD, YDP1, RMDR	DIVIDE		NO Z	32503010
	0016	13F4 29D2	304	DΖ	BALV		EXIT UNLESS FAULT			32503020
)	00A7	229F 1DA1	305	DFAULTX	LX			DOUBT	1777	
	OURI	229F IDA I		*	ΤV	HR4,RMDR,DFAULTY	DIVISOR TO TEST IN FAULT			32503040
	00A8	2003 4000	306 307		,	וותת תחשת טע חווש		* 54		32503050
)		2B9A 1D8F		N	A .	MAR, YX, RMDR, DR4				32503060
	00A9	2B39 5DB2	308		N	YD, YD, RMDR, IRD, E			_	32503070
			309		_			* 55	*	32503080
)	OOAA	2B9A 1D8F	310	CT	A	MAR, YX, RMDR, DR4				32503090
	OOAB	2BF9 ODB2	311		S	NULL, YD, RMDR, IRD, E				32503100
			312					* 56	*	32503110
)	OOAC	2B9A 1D8F	313	0	A	MAR, YX, RMDR, DR4				32503120
•	OOAD	2B39 7DB2	314		0	YD, YD, RMDR, IRD, E				32503130
			315	*				* 57	*	32503140
)	OOAE	2B9A 1D8F	316	X	A	MAR, YX, RMDR, DR4				32503150
,	OOAF	2B39 6DB2	3 1 7		X	YD, YD, RMDR, IRD, E				32503160
			3 1 8	*				* 58	*	32503170
,	00B0	2B9A 1D8F	319	L	A	MAR, YX, RMDR, DR4				32503180
,	00B1	2B3F 1DB2	320		L	YD, RMDR, IRD, E				32503190
			321	*				* 59	*	32503200
	00B2	2B9A 1D8F	322	С	A	MAR, YX, RMDR, DR4				32503210
,	00B3	1358 0A40	323		BAL	C1RX(NULL)	(P.3)			32503220
			324	*			(170)	* 5A	*	32503230
	00B4	289A 1D8F	325		A	MAR.YX.RMDR.DR4		J. .		32503240
j	00B5	2B39 1DB2	326	••	A	YD, YD, RMDR, IRD, E				32503250
	0053	LDJJ 13DL	327	*	11	ID/ID/MIDM/IMD/E		* 5B	*	32503250
	00B6	2B9A 1D8F	328		A	MAR, YX, RMDR, DR4		3,5		32503270
)	00B7	2B39 ODB2	329	S	S	YD, YD, RMDR, IRD, E				32503280
	001	2009 0002		*	3	ID, ID, KHUK, IED, E		* 5C		
	00B8	2B9A 1D8F	331			יותה המאם את הגא		1 50	•	32503290
)	00B0			n	A	MAR, YX, RMDR, DR4				32503300
	0089	2B3B ED92	332		M	YD, YDP1, RMDR, IRD				32503310
			333		_			* 5D	*	32503320
}	OOBA	2B9A 1D8F	334	D	A	MAR, YX, RMDR, DR4	FETCH DIVISOR			32503330
	OOBB	225F 1C87	335		ΓX	MR2,YD,D1	MS HALF DIVIDEND (P.6)			32503340
			336	*				* 5E	*	32503350
}	OOBC	2B9A 1D87		CRC12	A	MAR, YX, RMDR, DR2	CALCULATE ADDRESS		R02	32503350
	OOBD	13F9 5000	338		BAL	CRC121(NULL)	(P.47)			32503370
			339					* 5F	*	32503380
)	OOBE	2B9A 1D87	340	CRC16	A	MAR, YX, RMDR, DR2	CALCULATE ADDRESS		R02	32503390
•	OOBF	13F9 51C0	341		BAL	CRC161(NULL)	(P.47)			32503400

)

ROM SEGMENT 3 - OPCODES 60:7F

00C0		343	OR	G '0C0'		32503420
0000	0.303	344	*		* 60 *	32503430
0000	239A 1DBF	345	STE AX	MAR, YX, RMDR, STE1	CALCULATE ADDRESS (P.9) RO2	
00C1	3000 100 0	346	RIT19 DC	'00001000'		32503450
		347	*		* 61 *	32503460
0002	289A 1D87	348	A MHA	MAR, YX, RMDR, DR2	FETCH MEMORY DATA RO2	
00C3	1359 3500	349	BA	L AHM1(NULL)	•=	32503480
		350	*		* 52 *	32503490
00C4	2B9A 1D87	351	PB A	MAR, YX, RMDR, DR2		32503500
00C5	13F9 7F00	352	BA		(P•53)	32503510
		353	*		* 53 *	32503570
0006	2B9A 1D8F	354	LRA A	MAR, YX, RMDR, DF4		
00C7	13F9 3F80	355	BA		(P.45)	32503530
		356	*	DENTITOR DELT		32503540
00C8	1209 1300		ATL BA	L LIST(MR6)	* 54 * COMMON OVERHEAD (P.40)	32503550
0009	1359 1440	358	BA			32503560
		359	*	r wiri(Morr)	(P.40)	32503570
OOCA	12D9 1300		ABL BA	T TCM(NDC)	* 65 *	32503580
OOCB	13F9 1840	36 1	BA BA		COMMON OVERHEAD (P.40)	32503590
0005	1313 1040	362	*	L ABL1(NULL)	(P.41)	32503600
00CC	1209 1300				* 66 *	32503610
00CD	13F9 1C00	363	RTL BA		COMMON OVERHEAD (P.40)	32503620
ООСЬ	1359 1000	364	BA	L RTL1(NULL)	(P.41)	32503630
OOCE	4200 4200	365	*		* 67 *	32503640
OOCE	1209 1300	366	RBL BA		COMMON OVERHEAD (P.40)	32503650
OUCE	13F9 1FC0	367	ВА	L RBL1(NULL)	(P.41)	32503660
		368	*		* 68 *	32503670
00D0	2B9A 1D8F		LE A	MAR, YX, RMDR, DR4		32503680
00D1	CBF9 2DB2	370	LE	YD,RMDR,IRD,E	• R02	
			*		* 69 *	32503700
00D2	2B9A 1D8F		CE A	MAR, YX, RMDR, DR4	FETCH COMPARAND	32503710
00D3	CBF9 3DB2	373	CE	R YD, RMDR, IRD, E	COMPARE, EXIT WITH CC SET.	32503720
		374	*		* 6A *	32503730
00D4	2B9A 1D8F	375	AE A	MAR, YX, RMDR, DR4	FETCH ADDEND	32503740
00D5	CBF9 4DB2	376	AE			32503750
		377	*		* 5B *	32503760
00D6	2B9A 1D8F	378	SE A	MAR, YX, RMDR, DR4	FETCH SUBTRAHEND	32503770
00D 7	CBF9 5DB2	379	SE			32503770
		380	*		* 6C *	
00D8	2B9A 1D8F		ME A	MAR, YX, RMDR, DR4	FETCH MULTIPLIER	32503790
00D9	CBF9 6DB2	382	ME!			32503800
			*	ID, KHDK, IKD, E		
OODA	2B9A 1D8F		DE A	MAR, YX, RMDR, DR4	* 6D *	32503820
OODB	CBF9 7DB2	385	DE DEI		FETCH DIVISOR	32503830
****	0013 1002		*	YD,RMDR,IRD,E		32503840
OODC	12D8 8E00	200		TTDGUBGU(NDC)	* 6E *	32503850
OODD	13F9 EEC0				CHECK IF INTERRUPT RESUME (P.21)R02	32503860
0000	ISES EECO	388	BA1	STBP1(NULL)	(P.71)	32503870
OODE	12D8 8E00	•••	*		* 6F *	32503880
OODE			LPB BAI		CHECK IF INTERRUPT RESUME (P.21)R02	32503890
JUDE	13F9 DD80	391	BAI	. LPB1(NULL)	(P.68)	32503900

YD.RMDR.IRD.E

STMD1(NULL)

FREEWORD

LMD1(NULL)

WHDR, YD, DW4

DDR

BAL

DC

BAL

RRE

434

435

436

437

438

439

440

441

STMD

LMD

STE1

EXECUTED INSTRUCTION

STORE SPFP DATA

(P.54)

(P.54)

* 7F *

32504340

32504350

32504360

32504370

32504380

32504390

P02 32504400

}

•

}

į

)

COFB

OOFC

OOFD

OOFE

OOFF

CBF9 FDB2

13F9 8640

0000 0000

13F9 8900

CB7F 1C9F

ROM	SEGMENT	4	OPCODES	80:9F
-----	---------	---	---------	-------

0100			41	43		ORG	• 100 •			22504420
0100	2RFF	1F92		-	EXIT10	L	NULL, NULL, IRD	DUT M		32504420
0101	FFFD			45		_		EXIT.	R02	32504430
0101	Ento	CFFF			BIT140	DC	·FFFDFFFF·	CONSTANT		32504440
0.400				46	*					32504450
0102		EC42	·	47	EXBR1	EXB	YD, YS, IR	SWAP LOW BYTES		32504460
0103	2B39	7810	41	48		0	YD, YD, MRO, D	RESTORE R1 BOO:15, EXIT.		32504470
			41	49	*			* 82 *		32504480
0104	2B9A	1D80	4.5	50	STDE	A	MAR, YX, RMDR	CALCULATE ADDRESS	DAG	
0105	13F9	9780		51		BAL	STDE1(NULL)	(P.56)	RO2	32504490
			7.	٠,		DKT	SIDE ((MOLL)	(P.30)	R02	32504500
0106	0000	0000	11.5	53		DC	FREEWORD			
0107	0000			54				•	R02	32504520
0107	0000	0000		_	*	DC	FREEWORD	•	R02	32504530
				~ ~				•	802	32504540
				-	*			* 44 *		32504550
0108	2B9A				LED	A	MAR, YX, RMDR, DR4	CALCULATE ADDRESS F	02	32504560
0109	CBF9		45	58		LW	YD, RMDR, I4DR4	LOAD HIGH HALF	R02	
010A	CBF9	2DB2	45	59		LE	YD,RMDR,IRD,E	LOW HALF, ROUNDED.		32504580
			4 6	60	*		,,,.	BOW HARLY HOUNDED.	NU2	32504590
010B	2B9A	1D8F			CDADSDMD	D.	MAR, YX, RMDR, DR4	FETCH HIGH HALF	200	
0100	CBFF			62	CDNDSDID	LW	NULL, RMDR, I4DR4		R02	32504600
010D	OBF8			63		EXL		LOAD MS 32 BITS, FETCH LS 32		32504610
0.02	0510	0000			*	EXL	(MR6)(NULL)	PERFORM FUNCTION, GET FLAGS		32504520
0405	0001	40.00		•				* 87 *		32504630
010E	2B9A				LDE	A	MAR, YX, RMDR, DR4	GET FLOATING DATA		32504640
010F	C3F9	8D97		66		TMX	YD,RMDR,LDE1	LOAD LOW HALF	R02	32504650
			46	67	*			* 88 *		32504550
0110	235F	1D1A	46	68	BRK	LX	CLOC, ILOC, BRK1	'BACK UP' LOC		32504670
							• • • • • • • • • • • • • • • • • • • •	2.00		32304070
0000	2111		47	70	FLR1	EQU	*			32504690
0111	2A3F	1C02	47		FLDR1	L	MR1,YS,IR	GET DATA TO FLOAT		
0112	17E4	4540		72			FLR2(NULL)			32504700
0113	D7FF			73		LWI		BRANCH: POSITIVE		32504710
0114	223F						NULL, CONSTCE, I	LOAD 'CE000000'		32504720
0115				74		SX	MR1, NULL, MR1, FLR3	COMPLEMENT DATA		32504730
	D7FF				FLR2	LWI	NULL, CONST4E, I	LOAD '4E000000'		32504740
0116	OBF8	0800	47	76	FLR3	EXL	(MR6)(NULL)	LOAD VALUE, EXIT.		32504750
0117	CBF9	AFB2	47		LDE1	LD	YD, NULL, IRD, E	FOLLOWED BY TRAILING ZEROS; EXIT	٠_	32504770
			47	79	*			* 8C *	•	32504780
0118	12D8	8E00	48	В О	RXRX	BAL	IIPCHECK(MR6)	CHECK IF IN PROGRESS (P.21)	RO2	32504780
0119	13F9	A180	L P	31		BAL	RXRX1(NULL)	(P.58)		
			, -			JHL	KKKK I (HOBE)	(1.30)	P02	32504800
011A	2B9F	1DOB	ьs	83	BRK 1	L	MAR, ILOC, DR1	FETCH OPCODE AS DATA		20504000
011B	321F		48			LI	MRO, '88'	LETCH OFCOME WO DAIN		32504820
011C	2BF0		48				· · · •	THOM I ATTEMAN		32504830
011D	17E0					X	NULL, MRO, RMDR	JUST A GLITCH ?		32504840
			48				ILEGAL(NULL)	BRANCH: YES (UNLIKELY) (P.18)		32504850
011E	17FC	0000	48	37		BALD	CONSER(NULL)	BREAKPOINT (P.30)		32504860
011F	0000	0000	48	39		DC	FREEWORD	•	R02	32504880

			491	*				* 90 *	32504900
0120	2B39	8EF2	492	SRHLS	SRHL	YD, YD, YSI, IRD, E			32504910
0121	0000		493	COFO1	DC	'00000F01'	CONSTANT		32504920
· · - ·			494	*				* 91 *	32504930
0122	2B39	grr2	495	SLHLS	SLHL	YD, YD, YSI, IRD, E			32504940
0123	0000		496	CA001	DC	'0000A001'	CONSTANT		32504950
0123	0000		497	*	20			* 92 *	32504960
0406	2219	6C3P	498	STBR	XX	MRO,YD,YS,STBR1	GET LOGICAL DIFFERENCE		32504970
0124	0000		499	SIDK	DC	FREEWORD	ODI DOCTORE PILIBRANCE		32504980
0125	0000	0000	500	*	bС	I REE TORD		* 93 *	32504990
		Faro	501	LBR	LBR	YD, YS, IRD		,,,	32505000
0126	4831	5C52	301	LDA	TDV	10,13,110			3233300
0407	13F8	0200	503	EPSR1	BAL	OTEST(NULL)	TEST OUEUE SERVICE BIT	(P.22)	32505020
0127	1350	9200	504	*	DAL	QIBSI(NOBB)	INDI WORDS SEWIESS SEI	* 94 *	32505030
0400	3640	5045	505	EXBR	NI	MRO, YD, BIOO. 15, I	SAVE MS 16 BITS	, ,	32505040
0128		5015		EABU	BAL	EXBR1(NULL)	(P.10)		32505050
0129	13F8	4080	506	*	DWT	EXDUI(NOTE)	(F • 10)	* 95 *	32505060
-			507			YD, PSW, NULL, aLOC	PSW TO R1		32505070
012A	2B3D		, 508	EPSR	A		LOAD NEW PSW FROM YS	1102	32505080
012B	23BF	1027	509		ΓX	PSW,YS,EPSR1	LUAD MEN PSW FROM 15		32303080
			511	* FOLION	TNG CO	DE USED BY ROUTINE '	STRP1		32505100
0000	0120		512			*	*FAST EXIT* FOR ZERO		32505110
0000 012C		112D	513	3101.011	LI	M7R11,STBP.Z1	INTERRUPT RETURN		32505120
012C		FC80	513	STBP.Z1		STBPSTOR(MR6)	STORE DATA BYTE (P.73)		32505130
012D		4B50	515	2124.71	BALA	STBP.Z1(MR6),D	LOOP; ALLOW INTERRUPT.		32505140
		0000	516		DC	FREEWORD	LOOI, ALLOW INILAMOLIA		32505150
012F	0000	0000	517	*	DC	PALENOND	•	* 98 *	32505150
0430	" D 77.0	D.C.2.2		WHR	WHA	NULL, YD, YS, IRD, E		30	32505170
0130		DC32	518 519	MUV	DC	FREEWORD		ŧ	32505180
0131	0000	0000	519	*	DC	FREEWORD		* 99 *	32505190
		anna			D.11.3	VC VD WHIT TOD E		99	32505200
0132		CFB2	521	RHR	RHA	YS, YD, NULL, IRD, E			32505210
0133	0000	0000	522		DC	FREEWORD		* 9A *	32505210
			523	*		V V V T T		" 9h "	32505220
0134		9C72	524	WDR		NULL, YD, YS, IRD, E	ADO - CONNEND DAME		32505240
0135	22 1 F	1DB7	525	OC1	ΓX	MRO, RMDR, OCR1	MRO = COMMAND BYTE	* 9B *	32505240
			526	*				* 98 *	
0136	4819	8FF2	527	RDR	RDRA	YS, YD, NULL, IRD, E			32505260
			528	*					32505270
0137		100A	529	OCR1	LI	MR1,10	SHIFT COUNT FOR DELAY		32505280
0138		B860	530			NULL, YD, MRO, E	SEND OUTPUT COMMAND		32505290
0139	2BFF	8892	531		SRL	NULL, NULL, MR1, IRD	DELAY ABOUT 1 USEC		32505300
			532	*				* 9D *	32505310
013A	4319	AFF2	533	SSR	SSRA	YS, YD, NULL, IRD, E			32505320
013B	3FFE	0000	534	BI02.14	DC	*3FFE0000*	CONSTANT		32505330
			535	*				* 9E *	32505340
013C	221F	1C37	536		LΧ	MRO,YS,OCR1	MRO HAS COMMAND BYTE		32505350
013D	0002	0000	537	BIT14	DC	'00020000'	CONSTANT		32505360
			538	*					32505370
013E	3210	5F00	539	STBR1	NI	MRO, MRO, 'FOO'	DROP LS BYTE FROM DIFF		32505380
013F	2B10	6C92	540		X	YS,MRO,YD,IRD	STORE YD B24:31 IN YS	24:31, EXIT.	32505390

32504900

ROM SEGMENT 5 - OPCODES AO:BE

0140			542 544 544 544 546 547 548 551 552		ORG	140'			32505410
			543	* COMMON	R14/R	15 INTERRUPT PSW FETS	CH/SWAP ROUTINE		32505420
			544	*					32505430
0000	0140		545	COMSWAP	EOII	*	COMMON PSW SWAP ROUTINE MR4 = OLD PSW; FETCH NEW.		32505440
0140	2107	1F8C	546	001134111	A	MR4, PSW, NULL, PR4	MBN - OID DOM: PETCH NEW		32505450
0141	21175	10.15	549				MR4 = OLD PSW; FETCH NEW. MR3 = A(FAULTED INSTRUCTION) FETCH NEW LOC		32505450
0141	24/2	4000	547		Li T	MR3,ILOC,I4 MR5,RMDR,PR4	HRS - W(LYOFIED INSTRUCTION)		
0142	2835	1250	548		L		LEICH NEW TOC		32505470
0143	285F	1080	549		L	CLOC, RMDR	NEW LOC -		32505480
0144	288F	1491	550		L	PSW, MR5, aLOC	NEW LOC - SELECT NEW PSW, UPDATE ILOC. OLD PSW TO R14		32505490
0145	29DF	1 A O O	551		L	PSW, MR5, aLOC R14, MR4 R15, MR3	OLD PSW TO R14		32505500
0146	29FF	1980	552		L	R15,MR3	OLD LOC TO R15		32505510
0147	03F8	0B00	333		BAL	(MR6)(NULL)	RETURN TO CALLER		32505520
			554	*			* 14 *		32505530
0148	2A1F	1F00	555	LEDR	L	MRO,YDI MR4,YS,LEDR1	OLD PSW TO R14 OLD LOC TO R15 RETURN TO CALLER * A4 *		32505540
0149	C29F	9C11	556		RRDX	MR4, YS, LEDR1	FETCH HIGH HALF DPFP DATA	802	32505550
			557	*			* A5 *		32505560
014A	2A7F	1000	558	LEGR	L	MR3.YS	GET GENERAL REGISTER	R02	
014B	CBF9		559		LE	MR3,YS YD,MR3,IRD,E	COPY TO SPFP.		32505580
• • • •	02.7		560				* 16 *		32505590
014C	2 A1F	1200		LDGR	L	MRO,YDI MR3,YS,LDGR1	REMEMBER R1 SELECT		32505500
014D	2275		562		LX	MDS VC INCD1	LOAD HIGH HALF DPFP DATA	DA2	
0145	227:	10 10	563		ωA	HRJ, IS, LDGR I	* A7 *		
0445	2175	4000			D D D	ADS AC			32505620
014E	CA7F			LDER	RRE	MR3,YS	GET SPFP VALUE		32505630
014F	CBF9		565		LW	YD, MR3	LOAD		32505640
0150	CBF9	AFB2	566		LD	YD, NULL, IRD, E	FOLLOWED BY TRAILING ZEROS.	R02	32505650
0151	2BDF	3E80	568	LEDR1	AINC	YDI,NULL,YSI MR3,YD YDI,MRO	SELECT R2+1	B02	32505670
0152	CA7F	9080	569		RRD	MR3.YD	READ LS HALF, DPFP DATA		32505680
0153	2BDF		570		T.	YDT.MRO	RESELECT R1	-	32505690
0154	CBF9		571		LW	YD MR4	HIGH HALF		32505700
0155	CBF9		572		LE	YD, MR4 YD, MR3, IRD, E	FOLLOWED BY LOW HALF, ROUNDED.		
0156	CBF9		574		LW	YD, MR3	MS HALF DPFP DATA		32505730
0157	2BDF		575		AINC	YDI, NULL, YSI	DELECT R2+1		32505740
0158	2 A7 F		576		L	MR3,YD	•	P02	32505750
0159	2BDF		577		L	YDI, MRO	RESELECT R1	802	32505760
015A	CBF9	A9B2	578		LD	MR3,YD YDI,MRO YD,MR3,IRD,E	LS HALF DPFP DATA. EXIT.	R02	32505770
015B	3239	50FF	580	CLB1	NI	MR1,YD,'OFF'	TSOLATE FIRST OPERAND BYTE		32505790
015C	2BF1		581		S		ISOLATE FIRST OPERAND BYTE SUBTRACT TO COMPARE		32505800
0.50	251 .	0002	301		5	NODE, III. , KIIDK, IKD, L	SOBIRMOI TO COMPARE		32303000
015D	361F	1017	583	LHL1	LI	MRO,BI16.31,I	MRO = '0000FFFF'	RO2	32505820
015E	2B30	5DB2	584		N	YD, MRO, RMDR, IRD, E	LOAD LOW HALF, SET CC, EXIT.	R02	32505830
015F	323F	1550	EOE	LME1	LI	WD4 (PPC)	MR1 = 'FFFFFFF2' FIRST FETCH ONGOING NOW - FETCH FIRST WORD		22505050
0160	23FF					MR1, 'FF2' NULL, NULL, LME3 NULL, NULL, DR4	DI - FEFFEFZ'	noo	32505050
			587		LX	NULL, NULL, LMES	FIRST FETCH UNGUING NOW -	KU2	32505860
0161	2BFF			LME2	L	NULL, NULL, DR4	FETCH FIRST WORD	K02	32505870
0162	CBF9			TWE3	LE	IDINIDAINITA	TOUR REGISTER, INCREMENT HAK.		32303000
0163	23D1		590		ΑX	YDI, MR1, YDI, LME2, C			32505890
0164	2BFF	1F92	591	EXIT12	L	NULL, NULL, IRD	EXIT.		32505900

635

ENDC

)

ì

R02 32506340

ROM SEGMENT 6 - OPCODES CO:DF

0180		637		ORG	·180 ·			32506360
2422		639	*				* CO *	32506380
0180	13E9 32C0	640	вхн	BAL	BXH1(NULL)	(P.43)		32506390
0181	0000 0000	641		DC	FREEWORD			32506400
		642	*				* C1 *	32505410
0182	13F9 3040	643	BXLE	BAL	BXLE1(NULL)	(P.43)		32506420
0183	0000 0800	644	BIT20	DC	·00000800°	CONSTANT		32506430
		645	*				* C2 *	32506440
0184	2B9A 1D8F	646	LPSW	A	MAR, YX, RMDR, DR4	CALCULATE ADDRESS	RO2	32506450
0185	13F8 9140	647		BAL	LPSW1(NULL)	(P.22)		32506450
		648	*				* C3 *	32506470
0186	2A1A 1082	649	THI	A	MRO,YX,RMDR,IR			32506480
0187	2BF9 5830	650		N	NULL,YD,MRO,D,E			32506490
		651	*				* C4 *	32506500
0188	2A1A 1D82	652	NHI	A	MRO,YX,RMDR,IR			32506510
0189	2B39 5830	653		N	YD, YD, MRO, D, E			32506520
		654	*				* C5 *	32506530
018A	2A1A 1082	655	CLHI	A	MRO,YX,RMDR,IR			32506540
018B	2BF9 0830	656		S	NULL, YD, MRO, D, E			32506550
		657	*				* C5 *	32506560
018C	2A1A 1D82	658	OHI	A	MRO, YX, RMDR, IR			32506570
018D	2B39 7830	659		0	YD, YD, MRO, D, E			32506580
		660	*				* C7 *	32506590
018E	2818 1D82	661	XHI	A	MRO,YX,RMDR,IR			32506500
018F	2B39 6830	662		X	YD, YD, MRO, D, E			32506610
		663	*				* C8 *	32506620
0190	2B3A 1DB2	664	LHI	A	YD, YX, RMDR, IRD, E	YD HAS RESULT. EXIT, O	CC SET.	32506630
0191	0000 0000	665		DC	FREEWORD			32506640
		666	*				* C9 *	32506550
0192	2A1A 1D80	667	CHI	A	MRO,YX,RMDR			32506660
0193	13F8 0C40	668		BAL	C1RI(NULL)	(P.3)		32506670
		669	*				* CA *	32506680
0194	2A1A 1D82	670	AHI	A	MRO,YX,RMDR,IR			32506690
0195	2839 1830	671		A	YD, YD, MRO, D, E			32506700
		672	*				* CB *	32506710
0196	2A1A 1D82	673	SHI	A	MRO,YX,RMDR,IR			32506720
0197	2839 0830	674		S	YD, YD, MRO, D, E			32506730
		675	*				* CC *	32506740
0198	2A1A 1D82	676	SRHL	A	MRO,YX,RMDR,IR			32506750
0199	2839 8870	677		SRHL	YD, YD, MRO, D, E			32506760
		678	*				* CD *	32506770
019A	2A1A 1D82	679	SLHL	A	MRO, YX, RMDR, IR			32506780
019B	2B39 9870	680		SLHL	YD, YD, MRO, D, E			32506790
		681	*				* CE *	32506800
019C	2A1A 1D82	682	SRHA	A	MRO, YX, RMDR, IR			32506810
019D	2B39 C870	683		SRHA	YD, YD, MRO, D, E			32506820
		684	*				* CF *	32506830
019E	2A1A 1D82	685	SLHA	A	MRO,YX,RMDR,IR			32506840
019F	2B39 D870	686		SLHA	YD, YD, MRO, D, E			32506850

734 PSF

735

L

BAL

PSF1(NULL)

AND GO DECODE. (P.36)

,

•

•

)

3

ì

32507340

)

01BE

01BF

2AFF 1F00

13F8 F680

RON	SEGMENT 7 -	OPCODES E0:FF						
0100		737		ORG	'1c0'	•	P02	32507350
		738	*			* E0		32507370
0100	239A 1D84	739	TS	A	MAR, YX, RMDR, RAS	CALCULATE ADRS, READ-AND-SET		32507380
0101	2BFF 1DB2	740		L	NULL, RMDR, IRD, E	NEGATIVE IF ALREADY SET.		32507390
		741	*			* E1	*	32507400
0102	2B9A 1D80	742	SVC	A	MAR, YX, RMDR	CALCULATE EFFECTIVE ADDRESS		32507410
0103	13F8 5A40	743		BAL	SVC1(NULL)	(P.13)		32507420
0.4.71	0.0. 40.4	744	*			* E2	*	32507430
0104	2A3A 1D91	745	SINT	A	DEV,YX,RMDR,@LOC	DEV = I2+(X2); ILOC = CLOC.	P02	32507440
0105	13F8 A1C0	746		BAL	SINT1(NULL)	(P.25)	R02	32507450
0106	2001 4007	747	*			* E3		32507460
0107	2B9A 1D87 13F9 4900	748	SCP	A	MAR, YX, RMDR, DR2	CALCULATE ADDRESS OF CCW	R O 2	32507470
0107	1319 4900	749		BAL	SCP1(NULL)	(P.46)		32507480
0108	0000 0000	751		DC	FREEWORD	•	302	32507500
0109	0000 0000	752		DC	FREEWORD	•	R02	
		753	*			* ¶5		32507520
01CA	2B9A 1D80	754	BDCS	A	MAR, YX, RMDR	CALCULATE ADDRESS		32507530
01CB	22DF 1E11	755		ĀΧ	MR6, NULL, MAR, GO.BY.	6 •		32507540
		756	*			* F5	*	32507550
01CC	2B9A 1D80	757	LA	A	MAR, YX, RMDR	CALCULATE ADDRESS		32507560
01CD	233F 1E25	758		LΧ	YD, MAR, EXIT17	PUT IN YD. CANNOT DO IR HERE	(P.17)	32507570
0400	0001 4000	759	*			* E7	*	32507580
01CE	289A 1D8F	760	TLATE	A	MAR, YX, RMDR, DR4	FETCH TABLE ADDRESS		32507590
01CF	13F9 36C0	761	_	BAL	TLATE1(NULL)	(P.44)		32507600
04.00	1300 7000	762	*			* E8	*	32507610
01D0 01D1	13FD 7990 07FC 0B00	763	CCS	BALA	CCS1(NULL),D	(P.52)		32507620
0101	0710 0500	764 765	GO.BY.6	BALD	(MR6)(NULL)	BRANCH, DISARM INTERRUPTS. * E9		32507630
01D2	32DF 1800	766	ECS	LI	MR6, 800	SELECT FIRST WCS MODULE @ '80		32507640 32507650
01D3	22D6 7F11	767		ΟX		COMPUTE ECS VECTOR ADDRESS	U	32507660
		768	*		,,,,	* EA	*	32507670
01D4	2A1A 1D82	769	RRL	A	MRO,YX,RMDR,IR	8		32507680
01D5	2B39 A830	770		RRL	YD, YD, MRO, D, E			32507690
		771	*			* EB	*	32507700
01D6	2A1A 1D82	772	RLL	A	MRO, YX, RMDR, IR			32507710
01D7	2B39 B830	773		RLL	YD, YD, MRO, D, E			32507720
		774	*			* EC	*	32507730
01D8	2A1A 1D82	775	SRL	A	MRO, YX, RMDR, IR			32507740
01D9	2B39 8830	776		SRL	YD, YD, MRO, D, E			32507750
		777	*			* ED	*	32507760
01DA	2A1A 1D82	778	SLL	A	MRO, YX, RMDR, IR			32507770
01DB	2839 9830	779		SLL	YD, YD, MRO, D, E			32507780
0100	2343 4002	780	*	_		* EE	*	32507790
01DC	2A1A 1D82	781	SRA	A	MRO, YX, RMDR, IR			32507800
01DD	2B39 C830	782		SRA	YD, YD, MRO, D, E			32507810
01DE	2A1A 1D82	783	*		WDA VV DWSS	* EF	*	32507820
01DE	2B39 D830	784 785	SLA	A	MRO,YX,RMDR,IR			32507830
0.01	2007 9000	/85		SLA	YD, YD, MRO, D, E			325078,40

ROM SEGMENT 7 - OPCODES EO:FF 01E0 2A1F 1E05 787 STME1 L MRO, MAR, RFAULT GET ADDRESS, RESET RX FLOPS 32507860 3390 0004 SI MAR, MRO, 4 01E1 788 PRE-DECREMENT MAR 32507870 01E2 323F 000E 789 SI MR1, NULL, 14 MR1 = 'FFFFFFF2' 32507880 01E3 CB7F 1C9D 790 STME2 RRE WMDR, YD, I4DW4 FETCH, STORE 32507890 23D1 1F63 791 λX YDI, MR1, YDI, STME2, C LOOP THROUGH REGISTER E 01E4 32507900 01E5 2BFF 1F92 792 EXIT17 NULL, NULL, IRD EXIT. 32507910 793 * * F3 * 32507920 01E6 794 TI MRO,YX,RMDR,IR 2A1A 1D82 A 32507930 2BF9 5830 795 01E7 N NULL, YD, MRO, D, E 32507940 796 * F4 * 32507950 01E8 2A1A 1D82 797 NI A MRO, YX, RMDR, IR 32507960 01E9 2B39 5830 798 YD, YD, MRO, D, E 32507970 799 * F5 * 32507980 01EA 2A1A 1D82 800 CLI A MRO, YX, RMDR, IR 32507990 01EB 2BF9 0830 801 S NULL, YD, MRO, D, E 32508000 802 * F6 * 32508010 01EC 2A1A 1D82 803 A MRO, YX, RMDR, IR 32508020 01ED 2B39 7830 804 YD, YD, MRO, D, E 32508030 805 * F7 * 32508040 01EE 806 2A1A 1D82 XΙ MRO, YX, RMDR, IR 32508050 01EF 2B39 6830 807 YD, YD, MRO, D, E 32508060 808 * F8 * 32508070 01F0 2B3A 1DB2 809 LI A YD, YX, RMDR, IRD, E YD HAS RESULT; EXIT, CC SET. 32508080 01F1 0000 0000 810 DC FREEWORD 32508090 811 * F9 * 32508100 01F2 2A1A 1D80 812 CI MRO, YX, RMDR 32508110 01F3 13F8 0C40 813 C1RI(NULL) (P.3) 32508120 814 * FA * 32508130 01F4 2A1A 1D82 815 AI A MRO, YX, RMDR, IR 32508140 01F5 2B39 1830 816 YD, YD, MRO, D, E A 32508150 817 * FB * 32508160 01F6 SI 2A1A 1D82 818 A MRO, YX, RMDR, IR 32508170 01F7 2B39 0830 819 S YD, YD, MRO, D, E 32508180 01F8 323F 000E 821 STME@ SI MR1, NULL, 14 MR1="FFFFFFF2" 32508200 01F9 **CB7F 1C9F** 822 STME01 RRE WMDR, YD, DW4 STORE REGISTER 32508210 01FA 2BFF 1F95 823 L NULL, NULL, 14 INCREMENT MAR 32508220 01FB 23D1 1F79 824 ΑX YDI, MR1, YDI, STMED1, C LOOP THROUGH REGISTER E. 32508230 01FC 03F8 0B00 825 BAL (MR6)(NULL) RETURN TO CALLER 32508240 01FD 235F 1D3F 827 RETOLOC LX CLOC, ILOC, RETOLOC1 'BACK UP' LOC 32508260

01FE

01FF

17°C 8240

13FC 9010

828 TRAPFF

829

BALD

RETOLOC1 BALA

ILEGAL(NULL)

TWAIT(NULL),D

HARDWARE TRAP FOR BAD DECODE (P.18) 32508270

32508280

GO TEST WAIT BIT (P.22)

ROM SEGMENT 8 - INTERRUPT HANDLERS

0200		831	ORG '200'		32508300
		834 * VECTO 835 * BEING 836 * IS LO 837 * INTER 838 * IS EX	R ADDRESS. HOWEVER, RLC EXECUTED AT THE TIME OF ADED WITH THE ADDRESS OF RUPTED ONE, IN CONTROL S	OW, RAG IS LOADED WITH THE POINTS TO THE MICRO-INSTRUCTION THE INTERRUPT. THEREFORE, MRO THE INSTRUCTION FOLLOWING THE TORE, WHEN THE BAL(XXX)(MRO) ID LOC FOR NEXT IRD.	32508320 32508330 32508340 32508350 32508360 32508370 32508380
0200 0201 0202 0203 0204 0205 0206 0207 0208	161C A140 161C A0C0 161C A040 161C A000 161C C000 161C 8440 161D 5800 151C 83C0 161C 8240	841 842 843 844 845 846 847 848	BALD IOINT3(MRO) BALD IOINT2(MRO) BALD IOINT1(MRO) BALD IOINT0(MRO) BALD CONSER(MRO) BALD FAULT.0(MRO) BALD PPFINT(MRO) BALD FAULT(MRO) BALD ILEGAL(MRO)	PRIMARY POWER FAIL (P.48)	32508400 32508410 32508420 32508430 32508450 32508460 32508460 32508470 32508480
		851 * ***** 852 * 853 * 854 * 855 * ****	**************************************		32508500 32508510 32508520 32508530 32508540
0209 020A 020B 020C	2BFF 1F85 339F 1030 12D8 5000 13FC 9050	857 ILEGAL 858 859 860	L NULL, NULL, RFAULT LI MAR, '30' BAL COMSWAP(MR6) BALA TWAIT1(NULL), D	ADRS OF ILLEGAL INSTR. NEW PSW EXCHANGE PSW'S (P.12)	32508560 32508570 32508580 32508590

MODEL 3250 PROCESSOR EMULATOR 05-086R03A13 (TRAINING) PAGE 19 23:17:26 07/29/82 ROM SEGMENT 8 - INTERRUPT HANDLERS 862 * **************************** 32508610 863 * 32508620 864 MACHINE MALFUNCTION INTERRUPT 32508630 865 32508640 866 32508650 868 * *80000000 POWER FAILURE 32508670 869 * '40000000' POWER RESTORE 32508680 870 * MEMORY DATA ERROR, DATA FETCH '20000000' 32508690 871 * 10000000 MEMORY DATA ERROR, INSTRUCTION FETCH 32508700 872 * MEMORY DATA ERROR, AUTO-DRIVER CHANNEL '08000000' 32508710 873 * 32508720 *04000000 NON-CONFIG'D MEMORY, DATA FETCH NON-CONFIG'D MEMORY, INSTRUCTION FETCH 874 * '02000000' 32508730 32508730 32508740 R03 32508750 875 '01000000' NON-CONFIG'D MEMORY, AUTO-DRIVER CHANNEL 876 '00000002' SHARED MEMORY POWER FAIL 877 '00000001' MODULE START TIME FAILURE 32508760 * MODULE START TIME FAILURE INTERRUPT 32508780 SDECX MR3, NULL, NULL, MMFINT CODE = '00000001' (P.20) 020D 227F 2FB0 32508790 * EARLY POWER FAILURE INTERRUPT 32508810 020E EPFINT CODE = *80000000* (P.20)227F 1FB0 LX MR3, NULL, MMFINT 32508820 * HERE ON ANY DATA/INSTRUCTION FETCH/DECODE/STORE ERROR. 32508840 * OR MACHINE MALFUNCTION INTERRUPT 32508950 0000 020F 888 FAULT EOU SORTS OUT INTERRUPTS 32508870 020F MR1, RMDR, RFAULT 2A3F 1D85 889 GET FAULT CODE AND ADDRESS 32508880 Τ. 0210 13E4 9AC0 BRANCH: FPP INTERRUPT (P.23) 890 BALL FPPFAUL(NULL) R02 32508890 891 FAULT.O LI MR2, FFB 0211 325F 1FFB WILL NOT RESET MVF R02 32508900 0212 4ABF 7F85 892 SMCR MR5, NULL, RFAULT TEST MCR FAULTS 32508910 0213 4BFF 7940 CHCR NULL, MR2 RESET ALL BUT MVF (SMCR FLAGS) RO2 32508920 893 0214 BRANCH: EPF BIT SET 13E4 8380 894 BALL EPFINT(NULL) 32508930 0215 13F0 1800 895 BALC STFAIL2(NULL) BRANCH: STFAIL OR SMPF (P.5) R03 32508940 0216 13F4 7F40 896 BALV RETOLOC(NULL) BRANCH: IGNORE NVMO INTERRUPT (P.17) 32508950 0217 3651 5049 897 NI MR2, MR1, BIOO.07, I MR2 = FAULT CODE RETURNED 32508960 0218 2A32 5880 898 X MR1, MR2, MR1 MR1 = PROGRAM ADDRESS AT FAULT 32508970 RLLI MR2,MR2,8 0219 3252 8008 899 FAULT CODE, FORM 000000XX 32508980 021A 327F 1002 900 LI MR3,2 BASE COUNT FOR SHIFTS 32508990 021B 901 33F0 0298 SI NULL, MRO, CHANEL FAULT IN CHANEL CODE ? 32509000 021C 13F0 8900 902 BALC FAULT.2(NULL) BRANCH: NOT INTERESTING. 32509010 021D 33F0 02F6 903 NULL, MRO, CHANEND SI REALLY CHANEL ? 32509020 021E 17F0 8800 904 BALNC FAULT.1(NULL) BRANCH: NO. 32509030 2273 1914 021F 905 ΑX MR3, MR3, HR3, FAULT. 2 CHANEL - SET SHIFTS = 4 32509040 0220 33F0 02FE 906 FAULT.1 SI NULL, MRO, MMFEND FAULTED FAULT SWAP ? 32509050 0221 13F0 BF80 907 BALC HARDSTOP(NULL) BRANCH: YES. STOP MACHINE (LOC='40') 32509060 908 * DOUBLE FAULT IS NOT TOLERATED. (P.29) 32509070 0222 33F0 03D0 909 SI NULL, MRO, CONSEND FAULT IN CONSER CODE ? 32509080 0223 13F0 C000 910 BALC CONSER(NULL) RETURN IF YES. (P.30) 32509090 0000 0224 911 FAULT.2 EOU 32509100 0224 329C 0002 SI MR4,CLOC,2 CLOC ADVANCES ON FAULT BY 2 RO2 32509110 0225 2BF1 6A00 913 X NULL, MR1, MR4 FAULT ON INSTRUCTION FETCH ? RO2 32509120 0226 17E0 8A00 914 BALNZ FAULT.3(NULL) BRANCH: NO. (P.20) RO2 32509130

3	₹	^	M	•	S	Ţ,	2	٩T	٠,	ıη	1	Ω	_	Т	N	П	١,	71	₽	p	1	1	Б,	T.	1	4	A	ħ.	1	`	Т	F	D	C	į

0227		1003	915		LI	MR3,3	ASSUME FAULT	ON INSTRUCTION FETCH.	32509140
0228	33F2	0019	916	FAULT.3	SI	NULL, MR2, '19'	WAS IT A MEM	ORY-ACCESS FAULT ?	32509150
0229	13F0	5C80	917		BALC	MATINT(NULL)	BRANCH: YES,	PURE & SIMPLE. (P.13)	32509160
022A	13E0	8880	918		BALZ	FAULT.4(NULL)	BRANCH: PARI	TY/ECC; SHIFT 2,3, OR 4	32509170
022B	33F2	001E	919		SI	NULL, MR2, '1E'	ALIGNMENT FA	ULT ?	32509180
022C	17F0	9040	920		BALNC	FORFAUL6(NULL)	BRANCH: ALIG	NMENT FAULT (P.24)	32509190
022D	3273	1003	921		ΑI	MR3,MR3,3	NON-CONFIG'D	MEMORY. SHIFT 5,6, OR	7 32509200
0000	022E		922	FAULT.4	EQU	* '			32509210
022E	339F	1044	923		LI	MAR, "44"	ADDRESS DEDI	CATED LOCATION	32509220
022F	2B 7 F	189C	924		L	WMDR, MR1, PW4	STORE (MAR)	AT TIME OF FAULT	32509230
0000	0230		926	MMFINT	EQU	*	MALFUNCTION	INTERRUPT SWAP	32509250
0230	339F	1040	927		LI	MAR, 40 *	A(MACHINE MA	LFUNCTION STATUS WORD)	32509260
0231	365F	105B	928		LI	MR2,BIT00,I	MR2 = *80000	000*	32509270
0232	2872	899C	929		SRL	WMDR, MR2, MR3, PW4	"40-43" = MA	LFUNCTION STATUS WORD	32509280
0233	339F	1020	930		LI	MAR, '20'	A(MMF OLD PS	W SAVE APEA)	32509290
0234	2B7D	1F80	931		A	WMDR, PSW, NULL	OLD PSW TO G	O AT '20-23'	32509300
0235	37£D	5051	932		ΝI	NULL, PSW, BIT18, I	MALFUNCTION	SWAP ENABLED ?	32509310
0236	1350	901C	933		BALZ	TWAIT(NULL), PW4	BRANCH: NO (P.22)	32509320
0237	13F8	BD40	934		BAL	HMFINT2(NULL)	GO DO SWAP (P.29)	32509330
			***						20500250
			936	*	CPA	FAULT COD	E SUMM	AFI	32509350
			938			FLOATING POINT FAUL	T	(ARITH) RO2	32509370
			939			NO FAULTS			32509380
			940			(NOT USED)		(MAT)	32509390
			941			EXECUTE PROTECT VIO		(MAT)	32509400
			942			WRITE PROTECT VIO		(MAT)	32509410
			943			READ PROTECT VIO		(MAT)	32509420
			944				LATION	(MAT)	32509430
			945			SEGHENT LIMIT VIO		(MAT)	32509440
			946			SEGMENT NOT PRESENT		(HAT)	32509450
			947			SHARED SEG TAB SIZE		(HAT)	32509460
			948			PRIVATE SEG TAB SIZ	E EXCEEDED	(MAT)	32509470
			949			ECC/PARITY ERROR		(HHF)	32509480
			950			NON-CONFIGURED MENO	RY	(MMF)	32509490
			951			(NOT USED)		(HHF)	32509500
			952			(NOT USED)		(HHF)	32509510
			953			(NOT USED)		(MMF)	32509520
			954			FULLWORD ALIGNMENT		(ALIGN)	32509530
			955	*	1F -	HALFWORD ALIGNMENT	FAULT	(ALIGN)	32509540

	MODEL 3	3250 PF	OCESSOR EMULATOR	05-086	SR03A13 (CRAININ	G) PAGE 21	23:17:27 07/29/82	
)	RO!	SEGME	NT 8 - INTERRUPT	HANDLI	ERS				
)				958	* STRING	INSTRU	JCTION, OR TO BEGIN A	TO RESUME AN INTERRUPTED A NEW ONE. FOR THIS ING THE TIME AN INTERRUPTIBLE	32509560 32509570 32509580
)				960			IS EXECUTING.		32509590
)	0238 0239	37FD 03E0	513D 0B00	962 963	IIPCHECK		NULL, PSW, BIT14, I (MR6) (NULL)	INSTRUCTION IN PROGRESS ? BRANCH: NO. START IT.	32509610 32509620
)	0000 023A	D23A EADF	1585	966	IIPRESUM	EQU L		RESUME INTERRUPTED INSTRUCTION GET RETURN ADDRESS FROM R11,	32509640 32509650 32509660
)	023B	E35F	153F	967 968	•	ГX	CLOC, M7R10, WINDOW	RESET RX FLOPS. RESTORE INCREMENTED LOC	32509670
•				971	* AN INT	ERRUPT	ED STRING INSTRUCTION	TROL STORE ADDRESS AT WHICH N IS TO BE RESUMED. FOR THIS GIVEN OF A PENDING INTERRUPT.	32509690 32509700 32509710
)									
)	0000 023C 023D 023E 023F	E97F 37BD 13FC	1B00 713D 8FD0 0B00	975 976 977	SET.RTN WINDOW	EQU L OI BALA BALD		SET INTERRUPT RETURN ADDRESS LINK ADDRESS BECOMES RETURN ADDRESS SET IIP BIT SERVICE ANY INTERRUPT RETURN TO CALLER.	32509730 32509740 32509750 32509760 32509770
•				983		ENDC			32509820

MODEL 3250 PROCESSOR EMULATOR 05-086R03A13 (TRAINING)

PAGE 22 23:17:27

07/29/82

ROM SEGMENT 9 - INTERRUPT HANDLERS

0240			985		ORG	·240 ·			32509840
			987	* *****	*****	*******	******		32509860
			988	*					32509870
			989	*	INTER	RUPTIBLE WAIT LOOP			32509880
			990	*	- **	ALL DOOL			32509890
			991	* *****	*****	*******	*******		32509990
0240	4BFF	6FD1	993	TWAIT	LUFF	NULL, NULL, DLOC	RESET WAIT, UPDATE ILOC		32509920
0241		5019	994	TWAIT1	NT	MRO DEW RITIS I	TEST WAIT BIT		
0242		90D2	995	1	BAIN7	MRO, PSW, BIT16, I WAIT(NULL), IRD	BRANCH IF SET, ELSE EXIT.		32509930
0243		6840		WAIT	TUEE	NULL, MRO	DEMINISTE TENTAL SELVE SELVE SELVE		32509940
0244		9110	997	MUTI		*(NULL),D	SET WAIT INDICATOR		32509950
02.4	131.0	2110	231		DALA	"(MOTT)'D	WAIT FOR INTERRUPT.		32509960
0245	2A7F	1D8E	999	LPSW1	L	MR3,RMDR,I4DR4	MR3 = NEW PSW	200	22500000
0246		1D85	1000	DI SH I	Ĺ	CLOC, RMDR, RFAULT			32509980
0247		1991		LPSW2	L		LOAD NEW PSW, RESET RX FLOPS		32509990
0247	2001	1991	1001	LPS#2	L	PSW, MR3, aLOC	LOAD NEW PSW, UPDATE ILOC	,R03	32510000
			1003	* *****	*****	*******	*******		32510020
			1004	*					32510030
			1005	*	TEST :	SYSTEM QUEUE FOR SE	RVICE INTERRUPT		32510040
			1006	*					32510050
			1007	* *****	*****	*******	******		32510050
									32.3 100 70
0248	339F	1080	1009	QTEST	LI	MAR, '80' NULL, PSW, '200'	MAR = A(SYSTEM QUEUE POINTER)	R02	32510080
0249	33FD	5200	1010		NI	NULL, PSW, 200	QUEUE SERVICE ENABLED ?	1.02	32510090
024A	13E0	904C	1011		BALZ	TWAIT1(NULL),PR4	BRANCH: NO.		32510100
024B	36DF	1017	1012		LI	MR6,BI16.31,I	MR6 = '0000FFFF'	202	32510110
024C	2B9F	1D80	1013		L	MAR, RMDR	MAR = A(QUEUE)		32510110
024D	2AFF	1EOC	1014		L	MR7, MAR, PR4	SAVE IN MR7		32510120
024E	339F	108C	1015		LI	MAR, '8C'	A(QUEUE SERVICE NEW PSW LOC)		
024F		5D80	1016		N	NULL, MR6, RMDR	LOOK AT 'NUMBER USED'		32510140
0250		904C	1017			TWAIT1(NULL),PR4	BRANCH: QUEUE EMPTY.		32510150
			1017		DKLZ	TWALLI(ROLL),PR4	BRANCH: QUEUE EMPTI.	R02	32510160
0251		1F80	1019	SYSQINT	A .	MR1,CLOC,NULL	MR1 = CURRENT LOC	P02	32510180
0252		1088	1020		LI	MAR, 88°	MAR = A(QUEUE SERVICE NEW PSW)		32510190
0253	2A7F	1D8C	1021		L	MR3,RMDR,PR4	MR3 = NEW LOC		32510200
			1023	* THIS CO	DDE SH	ARED BY SVC, EPSR.	LPSW, LPSWR, LDPS		32510220
0000	0254		1024	COMSWAP2	EOU	*			32510220
0254	2A1D	1F80	1025		A	MRO, PSW, NULL	MRO = OLD PSW	RO2	32510230
0255			1026		L	PSW, RMDR	LOAD NEW PSW	202	32510240
0256		1980	1027		Ĺ	CLOC, MR3	LOAD NEW LOC		
0257		1B80	1028		Ĺ	R13,MR7	R13 = A(SYSTEM QUEUE), OR		32510260
			1029	*		R (J, nn)	SVC PARAM BLK ADDRESS		32510270
0258	29DF	1811	1030		L	P1/ NPO STOC			32510280
0259	21FF		1030		LX	R14, NRO, aLOC	R14 = OLD PSW		32510290
0233	2111	1001	1031		тY	R15, MR1, TWAIT1	R15 = OLD LOC		32510300
025A	0000	0000	1033		DC	FREEWORD	•	R02	32510320
								1102	32310320

ROM SEGMENT 9 - INTERRUPT HANDLERS

•	RO	1 SEGMENT 9 - INTERR	UPT HANDL	ERS				
)			1.035		*****	*******	******	32510340
			1036	*				32510350
			1037		ARITH	METIC FAULT INTERRU	PT	32510360
)			1038				******	32510370
			1039	* *****	*****	********	********	32510380
)	025B	2B3F 1900	1041	DFAULT	L	YD,MR2	RESTORE 64-BIT DIVIDEND	32510400
,	025C	2BDF 3F00	1042		AINC	YDI, NULL, YDI		32510410
	025D	2B3F 1980	1043		L	YD, MR3		32510420
,	025E	23F4 2FE0	1044		SDECX		L1,C BRANCH: QUOTIENT OVERFLOW	32510430
,								
)	025F		1046		ORG	'25F'	ALIGNS LINKS	32510450
	•201				01.0	201	METONE ELANO	32310430
	025F	1218 9980	1048	AFAULO	BAL	AFAULT(MRO)	FIX POINT DIV-BY-0.	32510470
)	0260	1218 9980		AFAUL1	BAL	AFAULT(MRO)	FIX POINT QUOTIENT O'FLOW	32510480
	0261	1210 9980		AFAUL2	BALC	AFAULT(MRO)	BRANCH: FLOAT POINT DIV-BY-0	32510490
	0262	1200 9900		AFAUL3	BALZ	UFAULT(MRO)	BRANCH: FLOAT POINT EXPONENT U'FLOW	
)	0263	1218 9980		AFAUL4	BAL	AFAULT(MRO)	BRANCH: FLOAT POINT EXPONENT O'FLOW	32510510
	0264	37FD 50C1	1054	UFAULT	NI	NULL, PSW, BIT19, I	AFAULT ENABLED ?	32510530
)	0265	17E0 9992	1055			AFAULT(NULL), IRD	BRANCH: YES. ELSE, EXIT.	32510540
							Daniel Laboratory initiative	020.0
)	0266	2AFC 1F85	1057	AFAULT	A	MR7,CLOC,NULL,RFAU	LT MR7 = INCR'D LOC, RESET RX FLOPS	32510560
,	0267	339F 1048	1058		LI	MAR, 48	MAR = A(ARITH FAULT NEW PSW)	32510570
	0268	12D8 5000	1059		BAL	COMSWAP(MR6)	DO PSW SWAP (P.12)	32510580
4	0259	3180 5007	1060		NI	R13, MRO, '07'	R13 = FAULT CODE	32510590
)	0261	219F 1B81	1061		LX	R12,MR7,TWAIT1	R12 = NEXT LOC (P.22)	32510600
)								
•	026B	3251 B004	1063	FPPFAUL	RLLI	MR2, MR1, 4	POSITION FORMAT INFORMATION RO2	32510620
	026C	3252 5006	1054		NI	MR2,MR2,6	LENGTH 2, 4, OR 6 BYTES PO2	32510530
,	026D	2B5E 0900	1065		S	CLOC, ILOC, MR2	POINT TO START OF FPP INSTRUCTION	32510640
,	026E	2A5E 1F80	1066		A	MR2, ILOC, NULL	SAVE ILOC; ILOC GETS CLOC F02	32510650
	026F	2B5F 1911	1067		L	CLOC, MR2, aLOC	CLOC GETS 'NEXT LOC' P02	32510660
)			1068	*			ILOC HAS FAULT LOC RO2	32510670
•			1069	*			NOTE - DLOC HAPPENS EARLY HERE. PO2	32510680
	0270	C3FF OFA1	1070		RCCX	NULL, NULL, AFAUL2	COLLECT FLAGS, GO SORT FAULT. RO2	32510690

ì

•

)

07/29/82

ROM SEGMENT 9 - INTERRUPT HANDLERS

		1072 * ***	*****	*******	*******	
		1073 *			********	32510710
		1074 *	DATE	PODMAN BAUTO TUMBB	N. T. D. W.	32510720
		1075 *	DAIA	FORMAT FAULT INTERE	RUPT	32510730
						32510740
		1076 * ***	*****	*********	*******	32510750
0271		1078	ORG	271'		32510770
0271	1218 9000	1080 FORFA	JL2 BAL	IIPFAUL(MRO)	INV SIGN DIGIT, PACKED DATA RO1	33540700
0272	1218 9000	1081 FORFA	JL3 BAL	IIPFAUL (MRO)	THE GRAN ASSESSMENT	
0273	373D 5101	1082 IIPFA		PSW, PSW, BIT140, I	7770 *** ***	
0274	13F8 9DC0	1083	BAL	FORFAULT(NULL)	2.01	32510810
9275	1200 9E00	1084 FORFA			PDANGU PULLUARA MATANA	32510820
0276	1218 9E00	1085 FORFA		(, 0,	BRANCH: FULLWORD ALIGNMENT FAULT	32510830
	7200	1005 TORFAC	JL DAL	ALGFAULT(MRO)	HALFWORD ALIGNMENT FAULT.	32510840
0277	2A3F 1E05	1087 FORFA	JLT L	MR1, MAR, RFAULT	PROGRAM ADDRESS IN MAR AT FAULT	32510860
		1088 *			RESET RX FLOPS.	32510870
0278	339F 10C8	1089 ALGFAU	JLT LT	MAR, C8	A(FORMAT FAULT NEW PSW)	
0279	1208 5000	1090	BAL	COMSWAP(MR6)	SWAP PSW'S (P.12)	32510880
027A	3180 5007	1091	NI	R13, MRO, '007'	R13 = FAULT CODE	32510890
027B	335D 0006	1092	SI	NULL,R13,6		32510900
027C	13F0 9040	1093	BALC		HARDWARE FAULT ?	32510910
027D	219F 1881	1094			BRANCH: NO (P.22) ELSE,	32510920
,0	2.31 .001	1094	LX	R12,MR1,TWAIT1	R12 = ADDRESS CAUSING FAULT (P.22)	32510930
027E	0000 0000	1096	DC	FREEWORD	• R02	32510950
02 7 F	0000 0000	1097	DC	FREEWORD		
			~ ~		• R02	32510960

(

`

ŧ

(

)

MODEL 3250 PROCESSOR EMULATOR 05-086R03A13 (TRAINING) PAGE 25 23:17:29 07/29/82) ROM SEGMENTS A, B - I/O INTERRUPT PROCESSOR 0280 *280* 1099 ORG 32510980) 1101 * REGISTER ASSIGNMENTS FOR CHANNEL I/O 32511000 1102 * 32511010 • 0000 0010 1103 TEMP EOU 101 32511020 111 0000 0011 1104 DEV EQU 32511030 0000 0012 1105 LEVEL EQU 1121 32511040 • 0000 0012 1106 CCW EQU 1121 32511050 0000 0013 1107 DAT EQU 131 32511060 0000 0014 1108 COUNT EQU 141 32511070 1109 RETURN EQU 1151 0000 0015 32511080 1111 32511100 1112 * 32511110 1113 * I/O INTERRUPT 32511120 1114 32511130 1115 32511140 0280 225F 1F86 1117 IOINTO LEVEL, NULL, AUTOIO SELECT REGISTER SET O LX 32511150 0281 325F 1011 1119 IOINT1 LI LEVEL, '11' SELECT REGISTER SET 1 32511180 0282 423F 690B 1120 AKX DEV, LEVEL, IOINTX ACKNOWLEDGE INTERRUPT 32511190 0283 1122 IOINT2 LEVEL, '22' SELECT REGISTER SET 2 325F 1022 32511210 LI 0284 423F 690B 1123 AKX DEV, LEVEL, IOINTX ACKNOWLEDGE INTERRUPT 32511220 0285 325F 1033 1125 IOINT3 LEVEL. 33' SELECT REGISTER SET 3 LI 32511240 0286 423F 690B 1126 AUTOIO AKX DEV, LEVEL, IOINTX ACKNOWLEDGE INTERRUPT 32511250 32511270 1129 32511280 1130 SIMULATED (I/O) INTERRUPT 32511290 1131 32511300 1132 32511310 0287 3231 53FF 1134 SINT1 NI DEV.DEV.'3FF' FORCE DEVICE VALID 32511330 0288 225F 0F4B LEVEL, NULL, YDI, IOINTX, C BRANCH: LEVEL O REQUESTED. 1135 SX32511340 0289 3259 9004 1136 SLLI LEVEL, YD, 4 SELECT SPECIFIED LEVEL 32511350 028A 3252 5030 FORCE VALID LEVEL 1137 NΙ LEVEL, LEVEL, 030 32511360 028B 3271 10D0 1139 IOINTX AΙ DAT.DEV. DO 2X DEVICE NUMBER + 'DO' 32511380 028C 2A1D 1F85 TEMP, PSW, NULL, RFAULT SAVE ENTRY PSW, 1140 Α 32511390 1141 RESET RX FLOPS. 32511400 028D 2893 1886 1142 INDEXES SERVICE POINTER "ABLE MAR, DAT, DEV, PR2 32511410 1143 * FETCH APPROPRIATE ENTRY 32511420 028E 37B2 704D 1144 PSW, LEVEL, BI1820, I SET PSW BITS 18 & 20 AND 32511430 1145 * SELECT REGISTER SET 32511440 028F 281F 1800 1145 L RO, TEMP REG O = PSW32511450 0290 283E 1F80 REG 1 = ADJUSTED LOC 1147 A R1, ILOC, NULL 32511460

ASSUMES ILOC VALID NEXT INSTRUCTION 32511470

1148 *

ROM SEGMENTS A, B - I/O INTERRUPT PROCESSOR

K J	a SEGUENTS	A, B - 1/D INTERRU						
0291	285F 1880	1149	T.		R2,DEV R3,DEV,NULL,E DAT,RMDR	REG 2 = DEVICE	NUMBER	32511480
0292	4871 AFEC		- -	DA	PR DEV WILL E	REC 3 = DEVICE	STATUS, SET CC	32511490
0293			33	W	DAT, RMDR	TABLE ENTRY TO		32511500
	247F 1D80		_		· · · ·			
0294	33E3 5001		NI		NULL, DAT, 1	TEST LSE OF SE	RVICE POINTER	32511510
0295	1730 A600			LNZ	CHANEL(NULL)			32511520
		1154				IF SET, SERVICE		32511530
		1155	*			ADDRESS PLUS O		32511540
		1156	*			IF RESET, SERV	ICE POINTER IS	32511550
		1157	*			ADDRESS IN FIR	ST 64K OF A	32511560
		1158	*			USER'S SERVICE	SUBROUTINE	32511570 32511590
0296	3753 5039	1159	NI		CLOC, DAT, BI16.30, I	ENTRY IS LOCAT	ION COUNT:	32511590
0297	4BFF 6FD2	1160	EXIT26 LW	FF	NULL, NULL, IRD	RESET WAIT IND	ICATOR, EXECUTE.	32511590
		1162	* ******	***	******	*****	*****	32511610
		1163	*					32511520
		1164	* AU	JTO-D	RIVER CHANNEL			32511630
		1165	*					32511640
		1166	* ******	****	******	*********	*****	32511550
		1168	* CCW BIT D	ESIG	SNATIONS			32511570
0000	0 2 8 0	1170	EBIT EQ) [[.80.	EXECUTE	TEMP = MRO	32511690
0000			SBIT EQ	•	•20•	SDLC CHECKTYPE		32511700
0000			CBIT EQ		10'	CHECK TYPE	DEV = MR1	32511710
0000			BBIT EO	•	•08•	BUFFER SWITCH		32511720
0000			RWBIT EQ		•04•	READ/WRITE	DAT = MR3	32511730
			-		.02.	TRANSLATE	COUNT = MR4	32511740
0000		1175			'01'	FAST MODE	RETURN = MR5	
9000	3301	11/0	FBIT EQ	Į U	-01-	FASI RODE	CAS - NAULSA	32311730
0298	3793 5039	9 1178	CHANEL NI	[MAR, DAT, BI16.30, I			32511770
0299	289F 1E01	7 1179	L		R4, MAR, DR2	COPY TO R4, FE	TCH CCW	32511780
029A	2A5F 1D80	1180	L		CCW, RMDR			32511790
029B	3212 5080	0 1181	NI	[MRO,CCW, EBIT	TEST THE EXECU	TE BIT	32511800
029C	13EO ADCO	0 1182	BA		EXSUBO(NULL)	NO EXECUTE, CC	=0 (P.27)	32511810
		1183	-					32511820
029D	4A7F E940			(B	DAT, CCW	ISOLATE STATUS	MASK	32511830
029E	2BE3 5980		N.		NULL, R3, DAT	TEST DEVICE ST	ATUS AGAINST MASK	
029F	17E0 AD80				EXSUB1(NULL)	BAD STATUS (P.	27)	32511850
023C	3384 100				MAR,R4,2	ADDRESS BUFO B		32511860
02A0	33F2 500		N I	L r	NULL, CCW, FBIT	TEST IF FAST M		32511870
						NOT FAST MODE		32511880
02A2	13E0 AFC	7 1189 1190		11.2	NFAST(NULL), DR2		FO BYTE COUNT.	32511890
		119 2	*		FAST MODE	*		32511910
0213	3384 1004	ц 119 <u>ц</u>	FASTMODE AI	r	MAR.R4.4	POINT TO BUFO	END ADRS	32511930
02A3	2A9F 1D8		L L	-	MAR,R4,4 COUNT,RMDR	TEST BYTE COUN		32511940
02A5	13E8 AFO				EXAUTO(NULL), DR4		SITIVE (P.27)	32511950
UZRJ	13EO REU	1197			DANGIO(RODD) / DR-	DRIF COURT TO	Dalai 3 (1 * 2 /)	32511960
0216	43FF EFE			ıuv	NULL, NULL, BYTEIO, C	ייביי עם דראים (D 27)	32511900
UZKO	4311 EFE		1 n	1 π Λ	HOTP\UOTP\DITETO\C	TOOT UM DING (L • L 1 1	32511980
		1199			TE TIME TO ACTUE			32511990
		1200	* FALL THRO	JUGH	IF LINE IS ACTIVE			32311990

•

'n

02BE

13FC 9050

ROM SEGMENTS A, B - I/O INTERRUPT PROCESSOR 32512000 1201 *) BUFFER END ADRS + COUNT 32512010 MAR, COUNT, RMDR 2B94 1D80 1202 HWIO 02A7 32512020 TEST R/W BIT 1203 NI NULL, CCW, RWBIT 33F2 5004 02A8 BRANCH: R/W = 0 = READ32512030 1204 BALZ HWRD(NULL), DR2 02A9 13EO AAC7) 32512040 NULL, RMDR, HWRT1 WRITE HALFWORD 1205 HWRT WHX 02AA 43FF 5DAC 32512050 1206 * 32512060 READ HALFWORD, STORE 1207 HWRD WMDR, NULL, DW2 02AB 4B7F 4F97 AINCX COUNT, COUNT, NULL, COMMON 32512070 1208 HWRT1 2294 3FB2 02AC RUFFER END ADRS + COUNT 32512090 1210 BYTEIO MAR, COUNT, RMDR 02AD 2B94 1D80 32512100 TEST R/W BIT NI NULL, CCW, RWBIT 33F2 5004 1211 02AE 32512110 BRANCH: READ BYTE 1212 BALZ FRD(NULL),DR1 13E0 AC4B 02AF 32512120 OUTPUT DATA BYTE 1213 FWT WDX NULL, RMDR, COMMON 02B0 43FF 1DB2 32512130 1214 * 32512140 INPUT DATA BYTE, STORE IT. WMDR, NULL, DW1 4B7F OFDB 1215 FRD RDR 02B1 32512150 1216 32512160 ADDRESS BYTE COUNT MAR,R4,2 1217 COMMON AΙ 3384 1002 02B2) AINC WMDR, COUNT, NULL, DW2 ADJUST COUNT, STORE 32512170 1218 02B3 2B74 3F97 32512180 EXIT IF NOT >0 BALNG EXAUTO(NULL) 1219 02B4 17E8 AF00) 32512200 1221 * EXIT TO SUBROUTINE AT BUFFER END (POSITIVE BYTE COUNT) 32512210 1222 EXSUB2 AINCX MRO, NULL, NULL, EXSUB QUEUE G FLAG 02B5 221F 3FB7 32512230 1224 * EXIT TO SUBROUTINE ON STATUS ERROR 32512240 OUEUE L FLAG 1225 FXSUB1 SDEC MRO, NULL, NULL 02B6 2A1F 2F80 32512250 1227 * UNCONDITIONAL EXIT TO SUBROUTINE (EXECUTE BIT = 0)) 32512270 MRO CONTAINS ZERO EXSUB0 EQU * 0000 02B7 32512290 MR3 = '0000FFFE' 1230 EXSUB LI MR3,BI16.30,I 02B7 367F 1039 32512300 MAR = A(SUBROUTINE ADDRESS) AΙ MAR, R4, 20 1231 02B8 3384 1014 32512310 FETCH SUBR ADDRESS, ADJUST CC NULL, MRO, DR2, E 2BFF 1827 1232 L 02B9 32512320 N CLOC, MR3, RMDR 02BA 2B53 5D80 1233 32512330 FETCH USER INSTRUCTION. LWFF NULL, NULL, IRD 1234 EXIT27 02BB 4BFF 6FD2 1236 * NORMAL EXIT FROM AUTO DRIVER CHANNEL 32512350 32512350 1237 EXAUTO L CLOC,R1 GET UNINCREMENTED LOC 2B5F 1080 02BC 32512370 PSW,RO, aLOC RESTORE ENTRY PSW 1238 L 02BD 2BBF 1011 32512380

BALA TWAIT1(NULL),D

1239

GO TEST WAIT BIT. (P.22)

ROM SEGMENTS A, B - I/O INTERRUPT PROCESSOR

			1241	*	!	NORMAL MOD	E *	32512400
02BF	3212	5008	1243	NFAST	NI	TEMP, CCW, BBIT	TEST BUFFER SWITCH BIT	32512420
0200	3210		1244		οĪ	TEMP, TEMP, 2	FORM BYTE COUNT DISPLACEMENT	32512430
	32.0	, 002	1245	*	.	IBMI FIBMI FZ	TOWN BITE COUNT BISTEMOSMENT	32512440
0201	2984	1807	1246		A	MAR,R4,TEMP,DR2	FETCH BUFFER BYTE COUNT	32512450
02C2	2404		1247		A	TEMP, R4, TEMP	TEMP = ADRS OF BUFFER BYTE COUNT	32512460
02C3	3390		1248		AI	MAR, TEMP, 2	IBMI - NOWS OF PATERN BIRD COAM!	32512470
02C4	2A9F		1249		L	COUNT, RMDR, DR4	FETCH BUFFER END ADDRESS	32512480
02C5	13E8		1250		BALG	EXAUTO(NULL)	EXIT IF COUNT POSITIVE (P.27)	32512490
02C6	2434		1251		A	MR1, COUNT, RMDR	BUFFER END ADRS + COUNT	32512500
4200	2.3	.,,,,	1252	*		III I JOOON I JIMBII	DOLLER THE USES . COOK!	32512510
			1253	* BUFFER	BYTE	COUNT IN REGISTER "	COПИТ"	32512520
			1254			UFFER BYTE COUNT IN		32512530
			1255			DRS + BYTE COUNT IN		32512540
			1256	*	2	5112 000H1 1H		32512550
			1257	* NOTE:	IN NON-	-FAST NODE, ONLY BYT	E TRANSFERS ARE ALLOWED	32512560
			1258	*				32512570
0207	2B9F	1880	1259		L	MAR, MR1	MAR = BYTE ADDRESS	32512580
0208	3352		1260		ΝI	NULL, CCW, RWBIT	TEST R/W BIT	32512590
02C9	13E0		1261		BALZ	NFREAD(NULL), DR1	BRANCH: $R/W = 0 = READ (P.29)$	32512600
02CA	33F2		1262	NEWRIT	NI	NULL, CCW, TBIT	TRANSLATION SPECIFIED ?	32512610
02CB	16A0		1263			WTRANSL (RETURN)	BRANCH: MUST TRANSLATE (P.29)	32512520
02CC	4BFF		1264		WDR	NULL, RMDR	OUTPUT APPROPRIATE BYTE	32512630
02CD	4A7F	5DC0	1265		LBR	MR3,RMDR	COPY BYTE USED IN I/O	32512640
02CE	1288	9400	1266		BAL	REDCHK(RETURN)	FORM CHECKSUM	32512650
02CF	239F		1267		ΓX	MAR, TEMP, COMMON3	GO UPDATE BYTE COUNT.	32512650
			1268	*				32512670
			1269	T YINC *	HE BYT	E ACTUALLY TRANSFERR	ED IS INCLUDED IN THE	32512630
			1270	* LRC OR	CRC.	SPECIAL CHARACTERS	ARE NOT INCLUDED.	32512690
			1271	*				32512700
02D0	3384		1272	REDCHK	ΑI	MAR,R4,8	MAR = A(CHECKWORD)	32512710
02D1		5030	1273		NI	MR7,CCW,CBIT+SBIT	CHECK TYPE BITS	32512720
02D2	17E0		1274			CRCCK(NULL),PR2	BRANCH: CRC REQUIRED	32512730
02D3	2873		1275		X	WHDR, MR3, RMDR, PW2	DO LONGITUDINAL CHECK	32512740
02D4	03F8	08 A O	1276		BAL	(RETURN)(NULL)	RETURN TO CALLER	32512750
			1277	*				32512760
02D5	4BFF		1278	CRCCK	SMCR	NULL, NULL, PR2	IS CRC ASSIST UNIT EQUIPPED ?	32512770
02D6	17E9	5280	1279			CRC16B(NULL)	BRANCH: NO (P.47) - USES 'RETURN'	32512780
	0006		1280		EQU	6	CRC HARDWARE ASSIST DEVICE ADDRESS	32512790
02D7	32DF		1281	HWASSIST		MR6,CRC	ASSIST UNIT ADDRESS	32512800
02D8	32F7	8005	1282		SRLI	MR7, MR7, 5	POSITION CHECKTYPE BITS	32512810
			1283	*			0 = CRC12; 1 = CRC SDLC.	32512820
02D9	4BF6		1284		OCRA	NULL, MR6, MR7	COMMAND CHECKTYPE	32512830
02DA	4BFF		1285		WH	NULL, RMDR	OLD RESIDUAL	32512840
02DB	4BFF		1286		WDR	NULL, MR3	UNTRANSLATED DATA BYTE	32512850
02DC	487F	41.96	1287		RH	WMDR, NULL, PW2	NEW RESIDUAL	32512860
02DD	2B9F	1800	1289	COMMON2	L	MAR, TEMP	MAR = A(BYTE COUNT)	32512880
02DE	2B74	3F96	1290	COMMON3	AINC	WMDR, COUNT, NULL, PW2	INCREMENT & STORE COUNT	32512890
02DF	17E8	AFOO	1291		BALNG	EXAUTO(NULL)	EXIT IF NOT POSITIVE (P.27)	32512900
02E0	3372		1292	BUFSW	XI	WMDR,CCW,BBIT	COMPLEMENT BUFFER BIT	32512910
02E1	239F		1293		L	MAR,R4,DW2	AND UPDATE CCW	32512920
02E2	13F8	AD40	1294		BAL	EXSUB2(NULL)	EXIT TO SUBROUTINE (P.27)	32512930

02E3	4A7F	OFC0	1296	NFREAD	RDR	MR3, NULL	INPUT THE BYTE	32512950
02E4	2B7F		1297		L	WMDR, MR3	PREPARE TO STORE IT -	32512960
02E5		5002	1298		NI	NULL, CCW, TBIT	TRANSLATION REQUIRED ?	32512970
02E6	16A0		1299			RTRANSL(RETURN)	DO TRANSLATION.	32512980
02E7		189B	1300		L	MAR, MR1, DW1	WRITE TO MEMORY.	32512990
02E8	12B8		1301		BAL	REDCHK(RETURN)	INCLUDE DATA IN CHECKSUM (P.28)	32513000
02E9	239F		1302		LX	MAR, TEMP, COMMONS	GO UPDATE BYTE COUNT.	32513010
0253	2391	1012	1302		11 A	many runt y commons	oo olbala biib cookii	32313010
0000	0.001		1304	TRANSL	EOU	*	CHANNEL TO TRANSLATE I/O BYTES	32513030
0000			1304	WTRANSL		*	TRANSLATION WHILE WRITING	32513030
0000		ED 00		WIKANSL	EQU	i i		
02EA		5DC0	1306	DMDANGT	LBR	MR3,RMDR	BYTE TO TRANSLATE	32513050
0000			1307	RTRANSL	EQU		TRANSLATION WHILE READING	32513060
02EB		1010	1308		AI	MAR, R4, 16	A(TRANSLATION TABLE ADRS)	32513070
02EC	2AD3		1309		A	MR6, MR3, MR3, PR4	DOUBLE DATA BYTE FOR INDEX	32513080
02ED		1D86	1310		A	MAR, MR6, RMDR, PR2	FETCH HALFWORD TABLE ENTRY.	32513090
02EE	2B7F		1311		L	WMDR, RMDR	COPY IN CASE NEGATIVE & READING	32513100
02EF		1D80	1312		L	MR6,RMDR	TEST IF NEGATIVE	32513110
02F0		08 A O	1313			(RETURN)(NULL)	BRANCH: WE HAVE A CHARACTER	32513120
02F1		1D80	1314		A	CLOC, MR6, RMDR	ENTRY IS (ROUTINE ADRS)/2;	32513130
02F2		1980	1315		L	R3,MR3	UNTRANSLATED BYTE	32513140
02F3		5FF0	1316		NI	PSW, PSW, 'FFO'	SET CC = 0	32513150
02F4	4BFF	6FD2	1317	EXIT29	LWFF	NULL, NULL, IRD	RESET WAIT INDICATOR, EXIT, CC = 0.	32513160
0000	02F6		1318	CHANEND	EQU	*+1	USED TO SORT FAULTS P02	32513170
02F5	37BF	105 1	1321	MMFINT2	LI	PSW.BIT18.I	ENABLE MMFINT, ONLY RO2	32513200
02F6	2B7F	1D1D	1322		L	WMDR, ILOC, I4DW4		32513210
02F7	339F	1038	1323		LI	MAR, 38	A(MMFINT NEW PSW)	32513220
02F8	2B7F	1B8F	1324		I.	WMDR,MR7,DR4	PREPARE FOR FAULTED 'LM'	32513230
			1325	*	_		FETCH MMFINT NEW PSW	32513240
02F9	2:A7F	1D8E	1326		L	MR3,RMDR,I4DR4	MR3 = NEW PSW	32513250
02FA		102C	1327		LI	MAR, 2C	A(MMFINT 'LM' FAULT ADDRESS)	32513260
02FB		1D9C	1328		L	CLOC, RMDR, PW4	STORE IT:	32513270
02FC		1991	1329		Ĺ	PSW, MR3, aLOC	NEW PSW: UPDATE ILOC.	32513280
02FD		9010	1330		BALA	TWAIT(NULL),D	(P.22)	32513290
	02FE	30.0	1331	MMFEND	EQU	*	USED TO TEST DOUBLE FAULT	32513390
0000	52 15		1331	HILLIAD	5Q0.		USED TO TEST DOUBLE PROLI	32313,00
0055	. 3255	4040	4222	#1.DDC#05		GT 0G 10401	DOINE EO MALBUNGOTON CENTUS	20542222
02FE		1040	1333	HARDSTOP		CLOC, '040'	POINT TO MALFUNCTION STATUS	32513320
02FF	25FF	1F91	 1334		L	NULL, NULL, aLOC	AND STOP MACHINE	32513330
			1335	*		<u>.</u> .	BY ENTERING 'CONSER'. RO2	32513340

,

1

0300		• •	1337		ORG	'300'		32513360
0000	0010		1339	INDEV	EQU	1101	FDX RECEIVER	32513390
0000	0011			OUTDEV	EQU	'11'	FDX TRANSMITTER	32513390
0000	0021		1341		EQJ	1211	FDX RECEIVER FDX TRANSMITTER DTR, READ	32513400
0000				OUTCMD	EOU	23*	DTR, WRITE MODE	32513410
0000	ODES			FHTCHD	EOU	·EE·	ASYNC FORMAT COMMAND - 7 DATA BITS,	
			1344	*	200		2 STOP BITS, EVEN PARITY, FAST CLK.	
0000	0033			PROMPTC	FOII	C'<'		32513440
			1345	*	200	0 \	PROMPT CHARACTER	
			1347		R3) =	ACCIINIII ATOR N	IRO = I/O CHARACTER	32513450
			1348	* MR4 =	DICIT	COUNTER FOR PRINTE	IC.	32513470
			1349	*	JIGII.	COUNTER TOR THATRE		32513470
0000	0.300			CONSER	EQU	*	CONSOLE SERVICE ROUTINE	32513490
0300	335E 5FFE		1351	Machoo	NI	CLOC, ILOC, 'FFE'	NEXT INSTRUCTION TO EXECUTE	32513490
0301	4AFF 7F85		1352			HR7, NULL, RFAULT	PPF ? RESET RX FLOPS.	32513510
0302	1355 5800		1353			DUDDUM/MUTT)	DDANGU. VDC (D #0)	20542500
0303	4BFF 7BC0		1354			NULL, MR7	DRANCH: 155 (r.40)	32513520
0304	2A1F 2F80		1355			MRO, NULL, NULL	MESEL MIL DICS	32513540
0305	4BFF 6840		1356			NULL, MRO	מחומדת דאחד מחומד שוני	32513550
0306	323F 1010		1357		LI	MR1, INDEV	SSI WAIT INDICATOR	32513560
0307	53F1 BOFE		1358			NULL, MR1, FHTCMD	SET RAID RATE AND FORMET	32513570
0308	337F 8008		1359		SRLT	WMDR, NULL, 8	DEL PYON HALF WAN LOWN'S	32513570
0309	53F1 B021		1360			NULL, MR1, INCMD	COMMAND READ MODE	32513590
030A	33FF 8008		1361			NULL, NULL, 8	DET.AY	32513600
030B	325F 1011		1362		LI	MR2, OUTDEV	2 0 M 1 1	32513610
030C	53F2 B023		1363			NULL, MR2, OUTCHD	RESET ALL BITS SET WAIT INDICATOR SET BAUD RATE AND FORMAT DELAY COMMAND READ MODE DELAY COMMAND WRITE MODE DELAY DUMMY READ TO SET BSY SENSE MCR EXE/HALT, OR PPF ? BRANCH: YES. (P.35) DEVICE STATUS WAIT FOR BSY. A(CONSOLE STATUS) SET NEGATIVE FLAG	32513620
030D	33FF 8008		1364			NULL, NULL, 8	DELAY	32513630
030E	4BF1 8FC0		1365			NULL, MR1, NULL	DUMMY READ TO SET BSY	32513640
030F	4A1F 7F80		1366	CLOOP		MRO, NULL	SENSE MCR	32513650
0310	33F0 5021		1367		NI	NULL, MRO, '021'	EXE/HALT, OR PPF ?	32513650
0311	17E0 F440		1368		BALNZ	IDLE(NULL)	BRANCH: YES. (P.35)	32513670
0312	4BFF 2FC0		1369			NULL, NULL	DEVICE STATUS	32513680
0313	17F0 C3C0		1370		BALNC	NULL, NULL CLOOP(NULL) DEVICE IS ASSUMED.	WAIT FOR BSY.	32513690
			1371	* FULL-D	UPLEX	DEVICE IS ASSUMED.		32513700
0314	339F 1028		1372		LI	MAR, 28°	A(CONSOLE STATUS)	32513710
0315	2B7F 2F9C		1373		SDEC	WMDR, NULL, NULL, PW4	SET NEGATIVE FLAG	32513720
03 1 6	1298 E140		1375	ENTRY	BAL	CRLF(MR4)	DO CARRIAGE RETN, LINE FEED (P.33)	32513740
0317	2A7D 1F91		1377	SHOWPSW	A	MR3, PSW, NULL, aLOC	WILL PRINT PSW; UPDATE ILOC.	32513760
0318	12B8 DD80		1378	SHOWLDW	BAL	PRNTREG6(MR5)	PRINT PSW VALUE (P.33)	32513770
	•					•		
0319	327E 5FFE		1380	SHOWLOC	NI	MR3, ILOC, 'FFE'	GET CURRENT LOC, FORCED EVEN	32513790
031A	12B8 DD80		1381		BAL	PRNTREG6(MR5)	PRINT LOC VALUE (P.33)	32513800
031B	1298 E140			PROMPT	BAL	CRLF(MR4)	DO CARRIAGE RETN, LINE FEED (P.33)	
031C	321F 103C		1383		LI	MRO, PROMPTC	PROMPT CHARACTER	
031D	12D8 E240		1384	•	BAL	OUTCHR(MR6)	OUTPUT CHARACTER (P.33)	32513830
031E	12D8 CACO		1385		BAL	INCHR(MR6)	GET FIRST CHARACTER (P.31) END OF TARIF	32513840
031F	329F 135A			DECODE	LI	MR4, DECTABE-1	BND OI INDEE	32513850
0320	2E3F 1A00			DECODE 1				32513860
0321	32B1 B008		1,388			XR5, NR1, 8	POSITION -	32513870
0322	4ABF 5ACO		1389		LBR	MR5,MR5	EXTRACT CHARACTER	32513880

•

)

•

•

034A

13F8 CACO

1436

ROM SEGMENTS C, D, E ... CONSOLE SUPPORT ROUTINE

		1	438	* "" " " " " " " " " " " " " " " " " "	ו משפיו	FOR CONVERSION		32514370
						CIIHEX, INTERPRETER	RPANCUEC	32514370
			440	*	LI, NO	SIINBA, INIBATABIBA	DARACHES.	32514300
034B	3030 03		441	DECTAB	DC	IS.PRMPT+ 3C300000	< + 0 + ROUTINE (P.35)	32514400
034C	4031 03		442	0201	DC	IS.AT+ 40310000	2 + 1 + ROUTINE (P.33)	32514410
034D	2332 03		443		DC	IS.PLUS+'2B320000'	+ + 2 + ROUTINE (P.33)	32514420
034E	2033 03		444		DC	IS.MINUS+'2D330000'		32514430
034F	3F34 03		445		DC	OUESTN+'3F340000'	? + 4 + ROUTINE (P.31)	32514440
0350	5235 03	3A4 1	446		DC	IS.R+'52350000'	R + 5 + ROUTINE (P.34)	32514450
0351	4636 03		447		DC	IS.F+'46360000'	F + 6 + ROUTINE (P.34)	32514460
0352	4437 03	3B1 1	448		DC	IS.D+'44370000'	D + 7 + ROUTINE (P.34)	32514470
0353	5038 03	3BE 1	449		DC	IS.P+'50380000'	P + 8 + ROUTINE (P.34)	32514480
0354	5F39 03	32B 1	450		ЭC	INCHR+'5F390000'	DEL+ 9 + ROUTINE (P.31)	32514490
0355	0841 03	32B 1	451		DC	INCHR+'08410000'	BS + A + ROUTINE (P.31)	32514500
0356	2042 03	32B 1	452		DC	INCHR+ 20420000	SP + B + ROUTINE (P.31)	32514510
0357	3043 03		453		DC	QUESTN+ * 3D430000 *	= + C + ROUTINE (P.31)	32514520
0358	0044 03	328 1	454		DC	QUESTN+ '00440000'	D + ROUTINE (P.31)	32514530
0359	0045 03	328 1	455		DC	QUESTN+'00450000'	•••• + ROUTINE (P.31)	32514540
035A	0046 03	328 1	456		DC	QUESTN+ 00460000	F + ROUTINE (P.31)	32514550
0000	0358	1	457	DECTABE	EQU	*	END OF TABLE	32514560
035B	1298 E1	140 1	459	TRYMOD	BAL	CRLF(MR4)	DO CARRIAGE RETN, LINE FEED (P.33)	32514580
035C	321F 10	03C 1	460		LI	MRO, PROMPTC	PROMPT CHARACTER	32514590
035D	12D8 E2	240 1	461		BAL	OUTCHR(MR6)	OUTPUT CHARACTER (P.33)	32514600
035E	12D8 CA	ACO 1	462		BAL	INCHR(MR6)	READ 1ST CHARACTER (P.31)	32514610
035F	33F0 00	03D 1	463		SI	NULL, MRO, C'='	EQUAL SIGN ?	32514620
0360	17E0 C7	7C0 1	464		BATN7	DECODE(NULL)		
_		•			DHLHL	DECODE(ROLL)	BRANCH: NO. (P.30)	32514630
-				* ACCUMUI			BRANCH: NO. (P.30)	
-		1	466		LATE HE	EXADECIMAL INPUT		32514550
0361	3253 E	1	466 467		LATE HE	EXADECIMAL INPUT (MR2-MR3) AS 64-BIT	ACCUMULATOR	32514550 32514660
0361 0362		1 1 000 1	466 467 468	* USES CHACCUM	LATE HE HAINED MI	EXADECIMAL INPUT (MR2-MR3) AS 64-BIT MR2,MR3,0	ACCUMULATOR CLEAR ACCUMULATOR	32514550 32514660 32514670
	3253 EC	1 1 000 1 ACO 1	466 467 468	* USES CH	LATE HE	EXADECIMAL INPUT (MR2-MR3) AS 64-BIT	ACCUMULATOR CLEAR ACCUMULATOR (P.31)	32514550 32514660 32514670 32514680
0362	3253 E0	1 1 0000 1 ACO 1 0000 1	466 467 468 469	* USES CHACCUM	LATE HE HAINED MI BAL	EXADECIMAL INPUT (MR2-MR3) AS 64-BIT MR2,MR3,0 INCHR(MR6)	ACCUMULATOR CLEAR ACCUMULATOR (P.31) CARRIAGE RETURN ENTERED ?	32514550 32514660 32514670 32514680 32514690
0362 0363	3253 EC 12D8 CA 33F0 60 03E0 0A	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	466 467 468 469 470 471	* USES CHACCUM	LATE HE HAINED MI BAL XI	EXADECIMAL INPUT (MR2-MR3) AS 64-BIT MR2,MR3,0 INCHR(MR6) NULL,MR0,'0D'	ACCUMULATOR CLEAR ACCUMULATOR (P.31)	32514550 32514660 32514670 32514680 32514690 32514700
0362 0363 0364	3253 EC 12D8 CA 33F0 60 03E0 0A	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	466 467 468 469 470 471	* USES CE ACCUM ACCUM1	LATE HE HAINED MI BAL XI BALZ	EXADECIMAL INPUT (MR2-MR3) AS 64-BIT MR2,MR3,0 INCHR(MR6) NULL,MR0,'OD' (MR5)(NULL)	ACCUMULATOR CLEAR ACCUMULATOR (P.31) CARRIAGE RETURN ENTERED ? RETURN TO CALLER IF YES.	32514550 32514660 32514670 32514680 32514690 32514700
0362 0363 0364 0000	3253 EC 12D8 CA 33F0 60 03E0 0A 0365 329F 13 2E3F 1A	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	466 467 468 469 470 471 472 473	* USES CHACCUM ACCUM1 ASCHEX	ATE HE HAINED HI BAL XI BALZ EQU	EXADECIMAL INPUT (MR2-MR3) AS 64-BIT MR2,MR3,0 INCHR(MR6) NULL,MR0,'OD' (HR5)(NULL)	ACCUMULATOR CLEAR ACCUMULATOR (P.31) CARRIAGE RETURN ENTERED ? RETURN TO CALLER IF YES. CONVERSION FROM ASCII TO HEXADECIMA	32514550 32514660 32514670 32514680 32514690 32514700 32514710
0362 0363 0364 0000 0365 0366 0367	3253 E0 12D8 CA 33F0 60 03E0 OA 0365 329F 13 2E3F 1A 32F1 B0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	466 467 468 469 470 471 472 473	* USES CHACCUM ACCUM1 ASCHEX	LATE HE HAINED MI BAL XI BALZ EQU LI L	EXADECIMAL INPUT (MR2-MR3) AS 64-BIT MR2,MR3,0 INCHR(MR6) NULL,MR0,'0D' (MR5)(NULL) * MR4,DECTABE-1	ACCUMULATOR CLEAR ACCUMULATOR (P.31) CARRIAGE RETURN ENTERED ? RETURN TO CALLER IF YES. CONVERSION FROM ASCII TO HEXADECIMA END OF TABLE	32514550 32514660 32514670 32514680 32514700 32514710 32514710 32514720
0362 0363 0364 0000 0365 0366 0367 0368	3253 EC 12D8 CA 33F0 6C 03E0 OA 0365 329F 13 22F1 BA 32F1 BA 4AFF 5E	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	466 467 468 469 470 471 472 473 474 475 476	* USES CHACCUM ACCUM1 ASCHEX	LATE HE HE HAINED MI BAL XI BALZ EQU LI LI RLLI LBR	EXADECIMAL INPUT (MR2-MR3) AS 64-BIT MR2,MR3,0 INCHR(MR6) NULL,MR0,'OD' (MR5)(NULL) * MR4,DECTABE-1 MR1,MR4,I HR7,MR1,16 MR7,MR1,16	ACCUMULATOR CLEAR ACCUMULATOR (P.31) CARRIAGE RETURN ENTERED ? RETURN TO CALLER IF YES. CONVERSION FROM ASCII TO HEXADECIMA END OF TABLE GET TABLE ENTRY	32514550 32514660 32514670 32514680 32514790 32514710 32514710 32514720 32514730
0362 0363 0364 0000 0365 0366 0367 0368 0369	3253 EC 12D8 CA 33F0 6A 03E0 0A 0365 329F 13 2E3F 1A 32F1 BC 4AFF 5E 2BF7 68	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	466 467 468 469 470 471 472 473 474	* USES CHACCUM ACCUM1 ASCHEX	LATE HE HE HAINED MI BAL XI BALZ EQU LI LI RLLI	EXADECIMAL INPUT (MR2-MR3) AS 64-BIT MR2,MR3,0 INCHR(MR6) NULL,MR0,'OD' (HR5)(NULL) * MR4,DECTABE-1 MR1,MR4,I HR7,MR1,16	ACCUMULATOR CLEAR ACCUMULATOR (P.31) CARRIAGE RETURN ENTERED ? RETURN TO CALLER IF YES. CONVERSION FROM ASCII TO HEXADECIMA END OF TABLE GET TABLE ENTRY POSITION -	32514550 32514660 32514670 32514680 32514690 32514700 32514710 32514720 32514730 32514740
0362 0363 0364 0000 0365 0366 0367 0368 0369	3253 EC 12D8 CA 33F0 60 03E0 0A 0365 329F 13 2E3F 1A 32F1 BC 4AFF 5E 2BF7 6E	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	466 467 468 469 470 471 472 473 474 475 476 477	* USES CHACCUM ACCUM1 ASCHEX	LATE HE HAINED MI BAL XI BALZ EQU LI LI RLLI LBR X BALNZ	EXADECIMAL INPUT (MR2-MR3) AS 64-BIT MR2,MR3,0 INCHR(MR6) NULL,MR0,'OD' (MR5)(NULL) * MR4,DECTABE-1 MR1,MR4,I HR7,MR1,16 MR7,MR1,16	ACCUMULATOR CLEAR ACCUMULATOR (P.31) CARRIAGE RETURN ENTERED ? RETURN TO CALLER IF YES. CONVERSION FROM ASCII TO HEXADECIMA END OF TABLE GET TABLE ENTRY POSITION - EXTRACT CHARACTER	32514550 32514660 32514670 32514680 32514690 32514710 32514710 32514720 32514740 32514750
0362 0363 0364 0000 0365 0366 0367 0368 0369 036A	3253 EC 12D8 CA 33F0 60 03E0 07 0365 329F 13 2E3F 1A 32F1 BC 4AFF 5E 2BF7 68 17E0 DC 32F4 03	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	466 467 468 469 470 471 472 473 474 475 476 477 478	* USES CHACCUM ACCUM1 ASCHEX	LATE HE HAINED MI BAL XI BALZ EQU LI L RLLI LBR X BALNZ SI	EXADECIMAL INPUT (MR2-MR3, 0	ACCUMULATOR CLEAR ACCUMULATOR (P.31) CARRIAGE RETURN ENTERED ? RETURN TO CALLER IF YES. CONVERSION FROM ASCII TO HEXADECIMA END OF TABLE GET TABLE ENTRY POSITION - EXTRACT CHARACTER WHAT WAS INPUT ?	32514550 32514660 32514660 32514680 32514690 32514700 32514710 32514720 32514740 32514750 32514760
0362 0363 0364 0000 0365 0366 0367 0368 0369 036A 036B	3253 EC 12D8 CA 33F0 60 03E0 0A 0365 329F 13 2E3F 1A 32F1 BC 4AFF 5E 2BF7 68 17E0 DC 32F4 03 3252 90	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	466 467 468 469 470 471 472 473 474 475 477 478 479 480	* USES CHACCUM ACCUM1 ASCHEX	LATE HE HAINED MI BAL XI BALZ EQU LI L RLLI LBR X BALNZ SI SILI	EXADECIMAL INPUT (MR2-MR3) AS 64-BIT MR2,MR3,0 INCHR(MR6) NULL,MR0,'OD' (MR5)(NULL) * MR4,DECTABE-1 MR1,MR4,I HR7,MR1,16 MR7,MR7 NULL,MR7,MR0 ASCHEX1(NULL) MR7,MR4,DECTAB MR2,MR2,4	ACCUMULATOR CLEAR ACCUMULATOR (P.31) CARRIAGE RETURN ENTERED ? RETURN TO CALLER IF YES. CONVERSION FROM ASCII TO HEXADECIMA END OF TABLE GET TABLE ENTRY POSITION - EXTRACT CHARACTER WHAT WAS INPUT ? BRANCH: NO.	32514550 32514660 32514660 32514680 32514690 32514700 32514710 32514720 32514730 32514740 32514750 32514760 32514770
0362 0363 0364 0000 0365 0366 0367 0368 0369 036A 036B 036C 036D	3253 EC 12D8 CA 33F0 6C 03E0 OA 03E5 329F 13 2E3F 18 32F1 BC 4AFF 5E 2BF7 68 17E0 0C 32F4 0C 32F4 0C 32F4 0C 32F3 BC	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481	* USES CHACCUM ACCUM1 ASCHEX	LATE HE HAINED MI BALL XI BALZ EQU LI L RLLI LBR X BALNZ SI SI SILI RLLI	EXADECIMAL INPUT (MR2-MR3) AS 64-BIT MR2,MR3,0 INCHR(MR6) NULL,MR0,'OD' (HR5)(NULL) * MR4,DECTABE-1 MR1,MR4,I HR7,MR1,16 MR7,MR7 NULL,MR7,MR0 ASCHEXI(NULL) MR7,MR4,DECTAB MR2,MR2,4 MR3,MR3,4	ACCUMULATOR CLEAR ACCUMULATOR (P.31) CARRIAGE RETURN ENTERED ? RETURN TO CALLER IF YES. CONVERSION FROM ASCII TO HEXADECIMA END OF TABLE GET TABLE ENTRY POSITION - EXTRACT CHARACTER WHAT WAS INPUT ? BRANCH: NO. CONVERT TO DIGIT HIGH HALF LOW HALF	32514550 32514660 32514670 32514680 32514690 32514700 32514710 32514720 32514730 32514740 32514760 32514770 32514770 32514770
0362 0363 0364 0000 0365 0366 0367 0368 0369 036A 036B 036C 036D	3253 E0 12D8 CA 33F0 60 03E0 OA 0365 329F 13 22F1 B0 4AFF 5E 2BF7 68 17E0 D0 32F4 03 32F4 03 32F4 03 32F4 03	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	466 467 468 470 471 472 473 474 475 477 477 478 478 480 481 482	* USES CHACCUM ACCUM1 ASCHEX	LATE HE HAINED MI BALL XI BALZ EQU LI L RLLI LBR X BALNZ SI SLLI RLLI NI	EXADECIMAL INPUT (MR2-MR3) AS 64-BIT MR2,MR3,0 INCHR(MR6) NULL,MR0,'OD' (MR5)(NULL) * MR4,DECTABE-1 MR1,MR4,I HR7,MR1,16 MR7,MR7 NULL,MR7,MR0 ASCHEX1(NULL) MR7,MR4,DECTAB MR2,MR2,4 MR4,MR3,4 MR4,MR3,'OF'	ACCUMULATOR CLEAR ACCUMULATOR (P.31) CARRIAGE RETURN ENTERED ? RETURN TO CALLER IF YES. CONVERSION FROM ASCII TO HEXADECIMA END OF TABLE GET TABLE ENTRY POSITION - EXTRACT CHARACTER WHAT WAS INPUT ? BRANCH: NO. CONVERT TO DIGIT HIGH HALF LOW HALF EXTRACT OLD HIGH DIGIT, LOW HALF	32514550 32514660 32514660 32514680 32514690 32514710 32514710 32514730 32514740 32514750 32514760 32514770 32514770 32514780 32514780 32514780 32514780 32514810
0362 0363 0364 0000 0365 0366 0367 0368 0368 036B 036C 036B	3253 EC 12D8 CA 33F0 60 03E0 0A 0365 329F 13 225F1 BA 32F1 BC 4AFF 5E 2BF7 68 17E0 DC 32F4 03 3252 90 3252 90 3273 BC 3293 50	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	466 467 468 469 470 471 477 477 477 477 477 477 478 481 482 483	* USES CHACCUM ACCUM1 ASCHEX	LATE HE HAINED MI BAL XI BALZ EQU LI L LBR X BALNZ SI SLLI RLLI NI O	EXADECIMAL INPUT (MR2-MR3) AS 64-BIT MR2,MR3,0 INCHR(MR6) NULL,MR0,'OD' (HR5)(NULL) * MR4,DECTABE-1 MR1,MR4,I HR7,MR1,16 MR7,MR7 NULL,MR7,MR0 ASCHEX1(NULL) HR7,MR4,DECTAB MR2,MR2,4 MR4,MR3,4 MR4,MR3,4 MR4,MR3,4 MR4,MR3,10F' MR2,MR2,MR4	ACCUMULATOR CLEAR ACCUMULATOR (P.31) CARRIAGE RETURN ENTERED ? RETURN TO CALLER IF YES. CONVERSION FROM ASCII TO HEXADECIMA END OF TABLE GET TABLE ENTRY POSITION - EXTRACT CHARACTER WHAT WAS INPUT ? BRANCH: NO. CONVERT TO DIGIT HIGH HALF LOW HALF EXTRACT OLD HIGH DIGIT, LOW HALF AND MOVE TO LOW DIGIT, HIGH HALF	3251450 32514660 32514670 32514680 32514690 32514710 32514710 32514720 32514740 32514750 32514770 32514770 32514770 32514770 32514780 32514780 32514780 32514780 32514780
0362 0363 0364 0000 0365 0366 0367 0368 0368 036B 036C 036E 036F	3253 EC 12D8 CA 33F0 60 03E0 0A 0365 329F 13 2E3F 1A 32F1 BC 4AFF 5E 2BF7 68 17E0 DC 32F4 03 3252 9C 3273 BC 3293 5C 2A52 7A	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	466 467 468 469 470 471 477 477 477 477 477 477 478 481 482 483 484	* USES CHACCUM ACCUM1 ASCHEX	LATE HE HAINED MI BAL XI BALZ EQU LI L LBR X BALNZ SI SILLI RLLI NI O X	EXADECIMAL INPUT (MR2-MR3) AS 64-BIT MR2,MR3,0 INCHR(MR6) NULL,MR0,'OD' (HR5)(NULL) * MR4,DECTABE-1 MR1,MR4,I MR7,MR1,16 MR7,MR7 NULL,MR7,MR0 ASCHEX1(NULL) MR7,MR4,DECTAB MR2,MR3,4 MR3,MR3,4 MR4,MR3,*OF' MR2,MR2,HR4 MR3,MR3,4 MR4,MR3,MR4	ACCUMULATOR CLEAR ACCUMULATOR (P.31) CARRIAGE RETURN ENTERED ? RETURN TO CALLER IF YES. CONVERSION FROM ASCII TO HEXADECIMA END OF TABLE GET TABLE ENTRY POSITION - EXTRACT CHARACTER WHAT WAS INPUT ? BRANCH: NO. CONVERT TO DIGIT HIGH HALF LOW HALF EXTRACT OLD HIGH DIGIT, LOW HALF AND MOVE TO LOW DIGIT, HIGH HALF REMOVE FROM LOW HALF	32514550 32514660 32514660 32514680 32514690 32514700 32514710 32514720 32514730 32514760 32514760 32514760 32514780 3251480 3251480 32514810 32514820 32514830
0362 0363 0364 0000 0365 0366 0367 0368 0368 036B 036C 036B 036F 036F 0370	3253 EC 12D8 CA 33F0 6C 03E0 0A 0365 329F 13 2E3F 1A 32F1 BC 4AFF 5E 2BF7 6E 17E0 DC 32F4 03 3252 9C 3273 BC 3293 5C 2A73 6A 2273 7E	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	466 467 468 469 470 471 472 477 477 477 477 477 478 488 488 488 488	* USES CHACCUM ACCUM1 ASCHEX DECODE2	LATE HE HAINED MI BAL XI BALZ EQU LI L LBR X BALNZ SI SILI RLLI NI O X OX	EXADECIMAL INPUT (MR2-MR3) AS 64-BIT MR2,MR3,0 INCHR(MR6) NULL,MR0,'OD' (HR5)(NULL) * MR4,DECTABE-1 MR1,MR4,I HR7,MR1,16 MR7,MR7 NULL,MR7,MR0 ASCHEX1(NULL) MR7,MR4,DECTAB MR2,MR3,HR3,4 MR4,MR3,"OF' MR2,MR2,HR4 MR3,MR3,MR4 MR3,MR3,MR4	ACCUMULATOR CLEAR ACCUMULATOR (P.31) CARRIAGE RETURN ENTERED ? RETURN TO CALLER IF YES. CONVERSION FROM ASCII TO HEXADECIMA END OF TABLE GET TABLE ENTRY POSITION - EXTRACT CHARACTER WHAT WAS INPUT ? BRANCH: NO. CONVERT TO DIGIT HIGH HALF LOW HALF EXTRACT OLD HIGH DIGIT, LOW HALF AND MOVE TO LOW DIGIT, HIGH HALF REMOVE FROM LOW HALF APPEND NEW DIGIT, TRY AGAIN.	32514550 32514660 32514660 32514690 32514700 32514710 32514720 32514730 32514730 32514750 32514760 32514770 32514780 32514880 32514880 32514880 32514880 32514880 32514840
0362 0363 0364 0000 0365 0366 0367 0368 0368 036B 036C 036E 036F 0371	3253 E0 12D8 CA 33F0 60 03E0 OA 03E5 OA 329F 13 32F1 B0 4AFF 5E 2BF7 68 17E0 O3 32F4 O3 32F4 O3 32F4 O3 32F3 50 32F3 50 32F3 78 2A73 5A 2A73 7E	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	466 467 469 470 4772 4773 4774 4775 4777 4779 481 481 483 488 488 488	* USES CHACCUM ACCUM1 ASCHEX DECODE2	LATE HE HAINED MI BALZ EQU LI L LBR X BALNZ SI SILI RLLI NI O X O X EQU	EXADECIMAL INPUT (MR2-MR3) AS 64-BIT MR2,MR3,0 INCHR(MR6) NULL,MR0,'OD' (HR5)(NULL) * MR4,DECTABE-1 MR1,MR4,I HR7,MR1,16 MR7,MR7 NULL,MR7,MR0 ASCHEX1(NULL) MR7,MR4,DECTAB MR2,MR2,4 MR3,MR3,4 MR4,MR3,'OF' MR2,MR2,MR4 MR3,MR3,MR4 MR3,MR3,MR7,ACCUM1 *	ACCUMULATOR CLEAR ACCUMULATOR (P.31) CARRIAGE RETURN ENTERED ? RETURN TO CALLER IF YES. CONVERSION FROM ASCII TO HEXADECIMA END OF TABLE GET TABLE ENTRY POSITION - EXTRACT CHARACTER WHAT WAS INPUT ? BRANCH: NO. CONVERT TO DIGIT HIGH HALF LOW HALF EXTRACT OLD HIGH DIGIT, LOW HALF AND MOVE TO LOW DIGIT, HIGH HALF REMOVE FROM LOW HALF APPEND NEW DIGIT, TRY AGAIN. NO MATCH	32514550 32514660 32514660 32514670 32514700 32514710 32514720 32514730 32514740 32514760 32514770 32514770 32514780 32514800 32514810 32514820 32514830 32514840 32514840 32514840 32514840 32514850
0362 0363 0364 0000 0365 0366 0367 0368 0368 036C 036C 036C 036C 036C 036C 036C 036C	3253 E0 12D8 CA 33F0 60 03E0 OA 03E5 329F 13 22F3F 18 32F1 B0 4AFF 5E 2BF7 68 17E0 D0 32F4 03 32F4 03 32F4 03 32F3 B0 32F3 B0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	466 467 468 469 477 477 477 477 477 477 488 488 488 488	* USES CHACCUM ACCUM1 ASCHEX DECODE2	LATE HE HAINED MI BALL XI BALZ EQU LI L LBR X BALNZ SI SILI RLLI NI O X OX EQU SI	EXADECIMAL INPUT (MR2-MR3) AS 64-BIT MR2,MR3,0 INCHR(MR6) NULL,MR0,'OD' (HR5)(NULL) * MR4,DECTABE-1 MR1,MR4,I HR7,MR1,16 MR7,MR7 NULL,MR7,MR0 ASCHEX1(NULL) MR7,MR4,DECTAB MR2,MR2,4 MR3,MR3,4 MR4,MR3,'OF' MR2,MR2,MR4 MR3,MR3,MR4 MR3,MR3,MR7,ACCUM1 * MR4,MR4,MR4,1	ACCUMULATOR CLEAR ACCUMULATOR (P.31) CARRIAGE RETURN ENTERED ? RETURN TO CALLER IF YES. CONVERSION FROM ASCII TO HEXADECIMA END OF TABLE GET TABLE ENTRY POSITION - EXTRACT CHARACTER WHAT WAS INPUT ? BRANCH: NO. CONVERT TO DIGIT HIGH HALF LOW HALF EXTRACT OLD HIGH DIGIT, LOW HALF AND MOVE TO LOW DIGIT, HIGH HALF REMOVE FROM LOW HALF APPEND NEW DIGIT, TRY AGAIN. NO MATCH DECREMENT COUNTER	3251450 32514660 32514660 32514690 32514700 32514710 32514720 32514730 32514750 32514770 32514770 32514770 32514780 32514800 32514800 32514800 32514800 32514800 32514800 32514800 32514800 32514800 32514800 32514800
0362 0363 0364 0000 0365 0366 0367 0368 0369 036A 036E 036F 0370 0371 0000 0372 0373	3253 E0 12D8 CA 33F0 60 03E0 0A 0365 329F 13 22F1 B0 4AFF 5E 2BF7 68 17E0 D0 32F4 03 3252 90 32F3 50 2A52 7A 2A73 5A 2A73 5A 2A73 7E	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	466 4667 4668 4670 4771 4772 4774 4777 4777 4778 44777 44777 44777 44777 44777 4481 4481	* USES CHACCUM ACCUM1 ASCHEX DECODE2	LATE HE HAINED MI BALL XI BALZ EQU LI L LBR X BALNZ SI SLLI NI O X OX EQU SI SI SI	EXADECIMAL INPUT (MR2-MR3) AS 64-BIT MR2,MR3,0 INCHR(MR6) NULL,MR0,'OD' (MR5)(NULL) * MR4,DECTABE-1 MR7,MR1,16 MR7,MR1,16 MR7,MR7,MR0 ASCHEX1(NULL) MR7,MR4,DECTAB MR2,MR2,4 MR3,MR3,4 MR4,MR3,'OF' MR2,MR2,HR4 MR3,MR3,MR4 MR3,MR3,MR4 MR3,MR3,MR7,ACCUM1 * MR4,MR4,1 NULL,MR4,DECTAB	ACCUMULATOR CLEAR ACCUMULATOR (P.31) CARRIAGE RETURN ENTERED ? RETURN TO CALLER IF YES. CONVERSION FROM ASCII TO HEXADECIMA END OF TABLE GET TABLE ENTRY POSITION - EXTRACT CHARACTER WHAT WAS INPUT ? BRANCH: NO. CONVERT TO DIGIT HIGH HALF LOW HALF EXTRACT OLD HIGH DIGIT, LOW HALF AND MOVE TO LOW DIGIT, HIGH HALF REMOVE FROM LOW HALF APPEND NEW DIGIT, TRY AGAIN. NO MATCH DECREMENT COUNTER FAILED TO MATCH ?	32514550 32514660 32514660 32514680 32514690 32514700 32514710 32514730 32514750 32514750 32514760 32514770 32514780 32514880 32514880 32514880 32514880 32514880 32514880 32514880 32514880 32514880 32514880 32514880 32514880
0362 0363 0364 0000 0365 0366 0367 0368 0368 036C 036C 036C 036C 036C 036C 036C 036C	3253 E0 12D8 CA 33F0 60 03E0 OA 03E5 329F 13 22F3F 18 32F1 B0 4AFF 5E 2BF7 68 17E0 D0 32F4 03 32F4 03 32F4 03 32F3 B0 32F3 B0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	466 467 468 469 477 477 477 477 477 477 488 488 488 488	* USES CHACCUM ACCUM1 ASCHEX DECODE2	LATE HE HAINED MI BALL XI BALZ EQU LI L LBR X BALNZ SI SILI RLLI NI O X OX EQU SI	EXADECIMAL INPUT (MR2-MR3) AS 64-BIT MR2,MR3,0 INCHR(MR6) NULL,MR0,'OD' (HR5)(NULL) * MR4,DECTABE-1 MR1,MR4,I HR7,MR1,16 MR7,MR7 NULL,MR7,MR0 ASCHEX1(NULL) MR7,MR4,DECTAB MR2,MR2,4 MR3,MR3,4 MR4,MR3,'OF' MR2,MR2,MR4 MR3,MR3,MR4 MR3,MR3,MR7,ACCUM1 * MR4,MR4,MR4,1	ACCUMULATOR CLEAR ACCUMULATOR (P.31) CARRIAGE RETURN ENTERED ? RETURN TO CALLER IF YES. CONVERSION FROM ASCII TO HEXADECIMA END OF TABLE GET TABLE ENTRY POSITION - EXTRACT CHARACTER WHAT WAS INPUT ? BRANCH: NO. CONVERT TO DIGIT HIGH HALF LOW HALF EXTRACT OLD HIGH DIGIT, LOW HALF AND MOVE TO LOW DIGIT, HIGH HALF REMOVE FROM LOW HALF APPEND NEW DIGIT, TRY AGAIN. NO MATCH DECREMENT COUNTER	32514550 32514660 32514680 32514680 32514690 32514710 32514710 32514720 32514740 32514770 32514770 32514770 32514780 32514800 32514800 32514800 32514800 32514800 32514800 32514800 32514800 32514800 32514800 32514800 32514800

	MODEL 3	250 PROCESSOR EMULA	TOR 05-086	SR03A13 (TRAINI	NG) PAGE 33	23:17:36 07/29/82	
)	ROM	SEGMENTS C, D, E	CONS	SOLE SUPP	ORT RO	UTINE		
			1492	* PRINT	REGIST	ER CONTENTS		32514910
)	0376	329F 1005	1493	PRNTREG6	LI	MR4,5	SET DIGIT COUNT	32514920
	0377	23FF 1FBA	1494		LΧ	NULL, NULL, PRNTREG		32514930
)	0378	1298 E140	1495	PRNTLF8	BAL	CRLF(MR4)	DO CARRIAGE RETN, LINE FEED (P.33)	32514940
,	0379	329F 1007	1496	PRNTREG8	LI	MR4,7	SET DIGIT COUNT	32514950
	037A	3254 9002	1497	PRNTREG	SLLI	MR2, MR4, 2	SET UP SHIFT COUNTER	32514960
}	037B	2A13 8900	1498		SRL	MRO, MR3, MR2	SHIFT DIGIT TO MRO(27:31)	32514970
,	037C	3210 500F	1499		NI	MRO, MRO, OF	EXTRACT DIGIT	32514980
	037D	3210 134B	1500	HEXASC	AΙ	MRO, MRO, DECTAB	FORM INDEX	32514990
1	037E	2E1F 1800	1501		L	MRO, MRO, I	FETCH ENTRY	32515000
•	037F	3210 B010	1502		RLLI	MRO, MRO, 16	POSITION CHARACTER TO BITS 24:31	32515010
	0380	12D8 E240	1503		BAL	OUTCHR(MR6)	OUTPUT CHARACTER (P.33)	32515020
)	0381	2194 2F80	1504	PREG.0	SDEC	MR4, MR4, NULL	DECREMENT COUNT	32515030
1	0382	17F0 DE80	1505		BALNC	PRNTREG(NULL)	LOOP 'TIL DONE;	32515040
			1506	*			TRANSFER IF NOT DONE.	32515050
)	0383	53FF 1020	1507		WDI	NULL,C.	OUTPUT A SPACE	32515060
•	0384	03F8 0A80	1508		BAL	(MR5)(NULL)	DO CARRIAGE RETN, LINE FEED (P.33) SET DIGIT COUNT SET UP SHIFT COUNTER SHIFT DIGIT TO MRO(27:31) EXTRACT DIGIT FORM INDEX FETCH ENTRY POSITION CHARACTER TO BITS 24:31 OUTPUT CHARACTER (P.33) DECREMENT COUNT LOOP 'TIL DONE; TRANSFER IF NOT DONE. OUTPUT A SPACE RETURN TO CALLER.	32515070
)			1510	* DFPFAP	M CARR	IAGE RETURN/LINE FE	70	32515000
	0385	321F 100A	1511		LI	MRO, OA'	עמים דער דיייה אודן	32515070
	0386	12D8 E240	1512	CHLF	BAL		OUTPUT CHARACTER (P. 33)	32515100
)	0387	321F 100D	1513		LI	OUTCHR(MR6) MRO, OD'	CARRIAGE RETURN	32515110
	0388	22DF 1A09	1514		ΓX	MR6, MR4, OUTCHR	CHRITAGE METORIA	32515120
)	0300	2251 11103	1314		1111	nko/nk4/oolonk	ED LINE FEED OUTPUT CHARACTER (P.33) CARRIAGE RETURN	32313130
								20545452
			1516	* OUTPUT		CTER TO CONSOLE		
ì	0389	323F 1011	1517	OUTCHR		MR1, OUTDEV	1000000 400 00100	32515160
	038A	4BF1 AFC0	1518		SSRA	NULL, MR1, NULL	ADDRESS, GET STATUS	32515170
	038B	13F4 F440	1519			IDLE(NULL)	IDLE IF BAD STATUS (P.35)	32515180
)	038C	17E0 F440	1520			IDLE(NULL)	IDLE IF BAD STATUS (P.35)	32515190
	038D	13F0 E240	1521			OUTCHR(NULL)	WAIT FOR NOT BSI	32515200
	038E	4BFF 1840	1522			NULL, MRO	OUTPUT CHARACTER	32515210
}	038F 0390	4BFF 2FC0	1523			NULL, NULL	UNITED FOR MORE DOV	32313220
		13F0 E3C0	1524			*-1(NULL)	WAIT FOR NOT BS!	32515230
	039 1 0392	4BFF 1FC0 4BFF 2FC0	1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526			NULL, NULL	OOILOI WATT	32515240
)	0392	13F0 E480	1525		SSR	NULL, NULL *-1(NULL)	ULTE DOD NOW DOV	32515270
	0394	0378 0800	1527 1528		BALC	((NOTT)	WAIT FOR NOT BSI	32313250
}	0394	0376 0800	1520		DWT	(MR6)(NULL)	ADDRESS, GET STATUS IDLE IF BAD STATUS (P.35) IDLE IF BAD STATUS (P.35) WAIT FOR NOT BSY OUTPUT CHARACTER WAIT FOR NOT BSY OUTPUT NULL WAIT FOR NOT BSY RETURN TO CALLER	32515270
					LOCAT	ION COUNTER		32515290
1	0395	12B8 D840		IS-AT	BAL	ACCUM(MR5)	GO GET DATA (P.32)	32515300
	0396	3353 5FFE	1532		ΝI	CLOC, MR3, FFE	NEW LOC, FORCED EVEN	32515310 32515320
	0397	13F8 E580	1533		BAL	IS.PLO(NULL)	GO GET DATA (P.32) NEW LOC, FORCED EVEN GO DISPLAY.	32515320
)								
			1535	* PROCEE	D TO P	REVIOUS CELL		32515340
)	0398	335C 0004	1536	IS.MINUS	SI	REVIOUS CELL CLOC,CLOC,4	DECREMENT BY 4	32515350
			4530	* DD0000	D. M.O. 11			20515270
)	0399	335C 1002		* PROCEE IS.PLUS			INCREMENT BY 2	32515370 32515380
	039A	1298 E140		IS.PLOS	BAL			
	O J J M	1470 5140	1540	TOFLIC	DWT	CRLF(MR4)	DO CARRIAGE RETN, LINE FEED (P.33)	32313390

039B	2A7C 1F85	1541		A	MR3.CLOC.NULL.RFAUL	T GET LOC, INVALIDATE INST BUFFER	32515400
039C	12B8 DD80	1542		BAL	PRNTREG6(MR5)	DISPLAY UPDATED CLOC (P.33)	32515410
039D	2B9C 1F87	1543		A	MAR, CLOC, NULL, DR2		32515420
039E	329F 1003	1544		LI	MR4,3	SET DIGIT COUNT = 4	32515430
039F	2A7F 1D91	1545		L	MR3,RMDR,aLOC	COPY TO ACCUMULATOR; UPDATE ILOC.	32515440
OAEO	12B8 DE80	1546		BAL	PRNTREG(MR5)	DISPLAY MEMORY HALFWORD (P.33)	32515450
03A1	12B8 D6C0	1547		BAL	TRYMOD(MR5)	SEE IF USER WANTS CHANGE (P.32)	32515460
0312	2B7F 1997	1548		L	WMDR, MR3, DW2	STORE NEW DATA;	32515470
0312	13F8 E640	1549		BAL	IS.PLUS(NULL)	OPEN + CELL AND DISPLAY. (P.33)	32515480
000	1323 3345	1343		D11. L	1841248(11022)	orda - Osaa and ordinate (1.55)	32013400
		1551	* DISPLAT	Y GENE	RAL REGISTER		32515500
03A4	12B8 D840		IS.R	BAL	ACCUM(MR5)	GET REGISTER NUMBER (P.32)	32515510
03A5	23DF 1980	1553		L	YDI, MR3	SELECT REGISTER	32515520
03A6	2A7F 1C80	1554		L	MR3,YD	COPY CONTENTS TO PRINT REGISTER	32515530
03A7	12B8 DE00	1555		BAL	PRNTLF8(MR5)	AND GO PRINT ON NEW LINE (P.33)	32515540
0318	12B8 D6C0		IS.ROO	BAL	TRYMOD(MR5)	SEE IF USER WANTS CHANGE (P.32)	32515550
0349	233F 19A8	1557	101741	LX	YD, MR3, IS. ROO	LOAD NEW DATA, GET NEXT REQUEST.	32515560
				~	15, 11, 15, 15, 16, 1	adia na bitti dar naki nago ad.	323.00
		1559	* DISPLAT	Y SPFP	REGISTER		32515580
0344	12B8 F580	1560		BAL	TSTDFU(MR5)	SEE IF FPP EQUIPPED (P.35)	32515590
OBAB	33D3 500E	1561		NI	YDI, MR3, 'OE'	FORCE USER SELECTION EVEN	32515600
OBAC	CA7F 1C80	1562		RRE	MR3,YD	READ REGISTER SPEC'D, INTO YD	32515610
OBAD	12B8 DE00	1563		BAL	PRNTLF8(MR5)	AND GO PRINT ON NEW LINE (P.33)	32515520
03AE	1238 D6C0		IS.FOO	BAL	TRYMOD(MR5)	SEE IF USER WANTS CHANGE (P.32)	32515630
OBAF	CBF9 29C0	1565		LE	YD, MR3, K	LOAD IMAGE DATA	32515640
03B0	13F8 EB80	1566		BAL	IS.FOO(NULL)	AND TRY AGAIN	32515650
		1568	* DISPLAT	Y DPFP	REGISTER		32515670
03B1	12B8 F580	1569	IS.D	BAL	TSTDFU(MR5)	SEE IF FPP EOUIPPED (P.35)	32515680
03B2	33D3 500E	1570		NI	YDI, MR3, OE'	FORCE USER SELECTION EVEN	32515690
03B3	CA7F 9C80	1571		RRD	MR3,YD	READ SELECTED REGISTER, INTO MR3	32515700
03B4	12B8 DE00	1572		BAL	PRNTLF8(MR5)	AND GO PRINT ON NEW LINE (P.33)	32515710
03B5	2BDF 3F00	1573		AINC	YDI, NULL, YDI		32515720
03B6	CA7F 9C80	1574		RRD	MR3,YD	GET LOW HALF.	32515730
03B 7	12B8 DE40	1575		BAL	PRNTREG8(MR5)	SHOW HIGH HALF (P.33)	32515740
03B8	2A1F 1F00	1576		L	MRO, YDI		32515750
03B9	2BD0 2F80	1577		SDEC	YDI, MRO, NULL	POINT BACK TO HIGH HALF	32515760
O3BA	12B8 D6C0	1578	IS.DOO	BAL	TRYMOD(MR5)	SEE IF USER WANTS CHANGE (P.32)	32515770
03BB	CBF9 8900	1579		LW	YD, MR2	LOAD HIGH HALF,	32515780
03BC	CBF9 A9CO	1580		LD	YD, MR3, K	LOAD DOUBLE, IMAGE	32515790
03BD	13F8 EE80	1581		BAL	IS.DOO(NULL)	AND TRY AGAIN.	32515800
		1583	* MODIFY	PSW			32515820
03BE	12D8 CACO	1584	IS.P	BAL	INCHR(MR6)	GET NEXT INPUT CHARACTER (P.31)	32515830
03BF	33F0 600D	1585		XI	NULL, HRO, X OD	CARRIAGE RETURN ?	32515840
03C0	17E0 CA00	1586		BALNZ	QUESTN(NULL)	BRANCH: NO. (P.31)	32515850
03C1	1298 E140	1587		BAL	CRLF(MR4)	DO CARRIAGE RETN, LINE FEED (P.33)	
03C2	2A7D 1F80	1588		A	MR3, PSW, NULL		32515870
03C3	12B8 DD80	1589		BAL	PRNTREG6 (MR5)	DISPLAY PSW (P.33)	32515880
03C4	2A7E 1F80	1590		A	MR3, ILOC, NULL	WILL PRINT LOC	32515890
03C5	12B8 DD80	1591		BAL	PRNTREGS (MR5)	(P.33)	32515900
03C6	12B8 D5C0	1592		BAL	TRYMOD(NR5)	SEE IF USER WANTS CHANGE (P.32)	32515910
03C6 03C7 03C8	12B8 D5C0 2BBF 1980 13F8 C580	1592 1593		BAL L BAL	TRYMOD(MR5) PSW, MR3	SEE IF USER WANTS CHANGE (P.32) UPDATE PSW,	32515910 32515920

)		ROCESSOR EMULATOR				.,	23:17:38 07/29/82	
)								
•	0000 03C9 03C9 339F	1028	1596 1597 1598	* ENTER IS.PRMPT		DE * MAR, '28'	PROMPT CHARACTER; TO RUN MODE. A(CONSOLE STATUS)	32515950 32515960
)	03CA 2B7F 03CB 1298	1F9C E140 5023	1599 1600 1601		L BAL NI	WMDR, NULL, PW4 CRLF(MR4) PSW, PSW, BIT160, I	RESET FLAG DO CARRIAGE RETN, LINE FEED (P.33) RESET PSW 16	32515970 32515980 32515990 32516000
•	03CD 321F 03CE 4BFF	1120 7840 6FC0	1602 1603 1604		LI CMCR LWFF	MRO, 120' NULL, MRO NULL, NULL	RESET EXE/HLT INTERRUPT RESET WAIT INDICATOR, EXIT.	32516000 32516010 32516020 32516030
)	0000 03D0	F412	1605 1606 1607	CONSEND *	EQU BDC	* (NULL),IRD	USED TO SORT FAULTS EXECUTE INSTRUCTION, DISALLOW CATN FOR ONE CYCLE.	32516030 32516040 32516050 32516060
•								
•	03D2 13E5	7F80 5800 5020	1609 1610 1611	IDLE	SMCR BALL NI	MR7, NULL PPFINT(NULL) NULL, MR7, °020	PRIMARY POWER FAIL (P.48) CATN ?	32516080 32516090 32516100
)		F440 C000	1612 1613		BALZ BAL	IDLE(NULL) CONSER(NULL)	NO, LOOP GO TO CONSOLE SERVICE ROUTINE (P.30)	32516110 32516120
)	03D7 37F0	7F80 5183	1615 1616	TSTDFU	SMCR NI	MRO, NULL NULL, MRO, BIT20, I	COPY MCR TO MRO	32516140 32516150
•		CA00 D840	1617 1618		BALZ	QUESTN(NULL) ACCUM(NULL)	BRANCH: NO. (P.31) RETURNS VIA (MR5) (P.32).	32516160 32516170

PRIVILEGED SYSTEM FUNCTION (PSF)

			1620 1621	* *****	*****	*******	*******	32516190 32516200
			1622	*	PRIVI	LEGED SYSTEM FUNCTIO	N (PSF)	32516210
			1623	*				32516220
			1624	* ****	*****	*******	******	32516230
03DA	2B9A		1626	PSF1	A	MAR, YX, RMDR	CALCULATE 2ND OPERAND ADDRESS	32516250
03DB	3207		1627		ΑI	MR6, MR7, PSFTAB	WHERE TO GET VECTOR	32516260
03DC	3377		1628		SI	NULL, MR7, 9		32516270
03DD 03DE	03F0		1629			(MR6)(NULL)		32516280
0305	17FC	8240	1630		BALD	ILEGAL(NULL)	ILLEGAL FUNCTION. P02	32516290
03DF	13F8		1632	PSFTAB	BAL	REL(NULL)	READ ERROR LOGGER	32515310
03E0	1358		1633		BAL	LPSTD(NULL)	LOAD PROCESS SEGMENT DESCRIPTOR	32516320
03E1	1388		1634		BAL	LSSTD(NULL)	LOAD SHARED SEGMENT DESCRIPTOR	32516330
03E2	13F8		1635		BAL	STPS(NULL)	STORE PROCESS STATE	32515340
03E3	1379		1636		BAL	LDPS(NULL)	LOAD PROCESS STATE (P.37)	32515350
03E4	13F9		1637		BAL	ISSV(NULL)	SAVE INTERRUPTIBLE STATE (P. 37)	32516360
03E5	13F9		1638		BAL	ISRST(NULL)	LOAD INTERRUPTIBLE STATE (P.37)	32516370
03E6	1359	0700	1639		BAL	TEL(NULL)	TEST ERROR LOGGER (P.37)	32516380
			1641	* NOTE -	FOLLO	WING WORD IS PART OF	BRANCH TABLE.	32516400
	03E7		1642	RMVF	EQU	*	CODE 8 - RESET MEMORY VOLTAGE FAILU	32516410
03E7	321F		1643		LI	MRO,4	MASK	32516420
03E8	4BFF	7852	1644		CMCR	NULL, MRO, IRD	RESET MCR BIT 13, EXIT.	32516430
0000	03E9		1646	REL	EOU	*	CODE O - READ ERROR LOGGER	32515450
03E9	2B9F	1005	1647		L	MAR, YS, RFAULT		32516460
OBEA	2BDF	3E8D	1648		AINC	YDI, NULL, YSI, REL		32515470
03EB	2B3F	1D82	1649		L	YD, RMDR, IR	,	32516480
03EC	3219		1650			MRO, YD, 16	NEED TO ADJUST CC BASED ON B16:31	32516490
03ED	2BFF	1830	1651		L	NULL, MRO, D, E	SET CC, EXIT.	32516500
				*			IF ERROR LOGGER STATUS BEING RETURNS	D32516510
			1653	*			AN ERROR CAUSES L FLAG TO SET.	32516520
0000			1655	LPSTD	EQU	*	CODE 1 - LOAD PROCESS SEG TABLE DES	32516540
03EE	2BFF		1656		L	NULL, NULL, LPSTD	LOAD PSTD FROM MEMORY	32516550
03EF	2BFF	1F92	1657	EXIT36	L	NULL, NULL, IRD	EXIT.	32516560
0000	03F0		1659	LSSTD	EOU	*	CODE 2 - LOAD SHARED SEG TABLE DESC	32516590
03F0	2BFF	1F98	1660		L	NULL, NULL, LSSTD	LOAD SSTD FROM MEMORY	32516590
03F1	2BFF	1F92	1661		Ĺ	NULL, NULL, IRD	EXIT.	32516600
0000	03F2		1663	STPS	EOU	*	CODE 2 - CHORE DROCEGE CHARE	2054660
03F2	2B7F	171F	1664	7117	L	WMDR,R14,DW4	CODE 3 - STORE PROCESS STATE STORE PROCESS' OLD PSW 2+0	32516620
03F3	2B7F		1665		L	WMDR,R15,I4DW4	OID FOC 9+4	32516630 32516640
03F4	2A9D		1666		Ä	MR4, PSW, NULL, I4	SAVE EXECUTIVE PSW	32516650
03F5	2A3D		1667		X	MR1, PSW, R14	GET PROCESS REGISTER SET	32516660
03F6	3231	50F0	1668		NI	MR1, MR1, 'FO'	ONLY THESE BITS CHANGE	32516670
03F7	2BBD	6895	1669		X	PSW, PSW, MR1, I4	SELECT NEW SET.	32516580
03F8	12D9		1670		BAL	STM@(MR6)	STORE GENERAL REG SET 0+12 (P.42)	32516690
03F9	2BBF	-	1671		L	PSW, MR4, I4	RESELECT ENTRY SET	32516700
03FA	37CE	5130	1672		NI	YDI,R14,BIT14,I	INTERRUPTIBLE STATE EXISTS ? YDI=0.	32516710

PRIVILEGED SYSTEM FUNCTION (PSF)

	Ph.	TATFERE	SU SISIEM FUNCTION	n (FSF	,				
Λ3	FB	16C1	8240	1673		BALNZ	STM71(MR6)	BRANCH: YES.(P.54)	32516720
	FC	37EE		1674		NI	NULL,R14,BIT13,I	FLOATING POINT LEGAL ?	32516730
	FD	13E0		1675			*+1(NULL),IRD	BRANCH: YES.	32516740
	FE	4 ABF		1676			MR5 NULL	TEST MACHINE CONTROL REGISTER	32516750
	FF	37F5		1677		NI	NULL, MR5, BIT20, I	DFU EQUIPPED ?	32516760
	00	17E1		1678			*+1(NULL), IRD	BRANCH: YES. ELSE, EXIT.	32516770
	01	1208		1679			STME@(MR6)	STORE SPFP REGISTERS (P. 17)	32516780
	02	12D8		1680			STMD@(MR6)	STORE DPFP REGISTERS (P.54)	32516790
	03		1F92		EXIT37	I.	NULL, NULL, IRD	EXIT.	32516800
04	03	2011	15 92	1001	EXILO	ъ	NOBE, NOBE, IND	DAII.	3231000
00	00	0404		1683	LDPS	EQU	*	CODE 4 - LOAD PROCESS STATE	32516820
04	04	2AFF	1EOF	1684		L	MR7, MAR, DR4	COPY BASE ADDRESS, FETCH PSW 0+0	32516830
04	05	2A7 F	1D95	1685		L	MR3,RMDR,I4	COPY PROCESS PSW	32516840
04	06	2 A 1 D	6995	1686		X	MRO, PSW, MR3, I4	SELECT PROCESS REGISTER SET -	32516850
04	07	3210	50F0	1687		NI	MRO, MRO, 'FO'	ONLY THESE BITS CHANGE	32516860
04	80	2BBD	6815	1688		X	MRO, MRO, 'FO' PSW, PSW, MRO, I4	SELECT REGISTER SET.	32516870
04	09	1209	2300	1689		BAL	LMa(MR6) YDI,MR3,BIT14,I	LOAD GENERAL REG SET 0+12 (P.42)	32516880
04	OA	37D3	513D	1690		NI	YDI, MR3, BIT14, I	INTERRUPTIBLE STATE EXISTS ? YDI=0.	32516890
04	0B	16C1	8380	1691		BALNZ	LM71(MR6)	BRANCH: YES.(P.54)	32516900
04	0C	37F3	5009	1692		NI	NULL, MR3, BIT13, I	FLOATING POINT LEGAL ?	32516910
04	OD	17E1	04C0	1693		BALNZ	LDPS1(NULL)	BRANCH: NO.	32516920
04	0E	4ABF	7F80	1694		SMCR	MR5, NULL	TEST MACHINE CONTROL REGISTER DFU EQUIPPED ? BRANCH: NOT EQUIPPED.	32516930
04	OF	37F5	5183	1695		NI	NULL, MR5, BIT20, I	DFU EQUIPPED ?	32516940
04	10	13E1	04C0	1696		BALZ	LDPS1(NULL)	BRANCH: NOT EQUIPPED.	32516950
0.4	11	1208	5940	1697		BAL	LMED(MR6)	LOAD SPFP REGISTERS (P.13)	32516960
0.4	12		8A80	1698		BAL	LMDa(MR6)	LOAD DPFP REGISTERS (P.54)	32516970
0.0	00	0413		1699	LDPS1	EQU	*		32516980
0.4	13	2B9F	1885	1700		L	MAR, MR7, RFAULT	POINT TO PSW a+0, RO2	32516990
0.4	14	2BFF	1F8E	1701		L	NULL, NULL, I4DR4		32517000
0.4	15	2B5F	1D95	1702		L	CLOC, RMDR, 14	LOAD PROCESS LOC, POINT TO PSTD a+8	32517010
0.4	16	33F3	5400	1703		NI	CLOC,RMDR,14 NULL,MR3,'400'	TASK ENABLES MAT ? RO3	32517020
04	17		91D9	1704		BALZ	LPSW2(NULL), LPSTD	BRANCH: NO. LOAD PSW. (P.22)R03	32517030
	18		91C0	1705		BAL	LPSW2(NULL)	PSTD LOADED; GO LOAD PSW. (P.22)RO3	32517040
									2054726
		0419		1707	ISSV	EQU	*	CODE 5 - SAVE INTERRUPTIBLE STATE	32517060
	19		1000	1708		LI	YDI,0	START WITH REGISTER 0,	32517070
	1 A		8240	1709		BAL	STM71(MR6)	STORE SCRATCHPADS (P.54)	32517090
0.4	1 B	28FF	1F92	1710		L	NULL, NULL, IRD	THEN EXIT.	32517090
0.0	00	041C		1712	ISRST	EQU	*	CODE 6 - RESTORE INTERRUPTIBLE STAT	32517110
	1C		1000	1713	101101	LĬ	YDI, C	START WITH REGISTER O	32517120
-	1D		8380	1714		BAL	LM71(MR6)	LOAD SCRATCHPADS (P.54)	32517130
	1E		1F92	1715		L	NULL, NULL, IRD	THEN EXIT.	32517140
		"	÷ 5			-			
0.0	00	041F		1717	TEL	EQU	*	CODE 7 - TEST ERROR LOGGER STORE WITH NO ECC	32517160
04	1F	237F	101E	1718		L	WMDR, RO, TEL	STORE WITH NO ECC	32517170
0.1	20	2BFF	1F92	1719		L	NULL, NULL, IRD	EXIT.	32517180

MODEL 3250 PROCESSOR EMULATOR 05-086R03A13 (TRAINING) PAGE 38 23:17:40 07/2	29/8	8	j	}	٤	8	•	/	1	3.	9	2	2	1	:	•	1	/	/	/	/	/	/	/	/	/	/	/	/	/	1	1	1	1	1	1	1	i	,	١,	1	7	7)	0	(0	1 (4	;	:	1		1	;	;	3	3	2	7				3	8	} {	3	3			į	3	Ε	E	F	;]	G	G	١, (A	Þ	Ρ1	P	E	1))	;)	G	G	G	I	N	N	N	ì	ì	ì	N	N	N	N	N	N	N	N	N	N	N	N	N	ì	ì	ì	N	ì	N	ì	ì	ì	N	N	N
---	------	---	---	---	---	---	---	---	---	----	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	----	---	---	---	---	---	---	--	--	--	--	--	--	--	--	---	-----	---	---	---	---	--	---	---	---	---	---	---	---	--	--	--	---	---	-----	---	---	--	--	---	---	---	---	---	----	---	---	------	---	---	----	---	---	---	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	---	---	----	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

MIS	CELLANEOUS	5						
0421	2A7F 1E0	5	1721 1722	AL1	L	MR3, MAR, RFAULT	SAVE END AUDRESS, RESET RX FLOPS.	32517200 32517210
0422	339F 107	3	1723		LI	MAR, '78'		32517220
0423	33F3 008	0	1724		SI	NULL, MR3, '80'	IS CALCULATED END ADDRESS VALID ?	32517230
0424	13F1 180	В	1725		BALC	SETCCO(NULL), DR1	IF CARRY, INVALID, ELSE (P.40)	32517240
0425	2A1F 1D8	A	1726		L	MRO, RMDR, I1DR1	DEVICE ADDRESS INTO MRO.	32517250
0426	33DF 100	7	1727		LI	YDI,7	STATUS MASK	32517260
0427	339F 107	F	1728		LI	MAR, '7F'	MAR = START - 1	32517270
0428	4BFO BDC	0	1729		OCRA	NULL, MRO, RMDR	ADDRESS DEVICE, SEND COMMAND.	32517290
0429	4BFF 2FE	0	1730	AL2	SSR	NULL, NULL, E	SENSE STATUS, ADJUST CC	32517290
042A	13ED OAD:	2	1731		BALF	*+1(NULL), IRD	EXIT ON BAD STATUS	32517300
042B	13F1 0A4	0	1732		BALC	AL2(NULL)	WAIT FOR BSY = 0	32517310
0423	4A9F OFC	0	1733		RDR	MR4, NULL	READ 1ST BYTE	32517320
042D	23FF 0A6	9	1734		SX	NULL, NULL, MR4, AL2, C	BRANCH: A LEADING ZERO; IGNORE.	32517330
042E	2B7F 1A1.	A	1735		L	WMDR, MR4, I1DW1	STORE 1ST NON-ZERO BYTE	32517340
042F	23F3 2E7	1	1736	AL3	SDECX	NULL, MR3, MAR, AL4, C	TEST LIMITS:	32517350
0430	2BFF 1FB	2	1737		L	NULL, NULL, IRD, E	ALL DONE.	32517350
0431	4BFF 2FE	0	1738	AL4	SSR	NULL, NULL, E	TEST DEVICE STATUS	32517370
0432	13ED 0CD:	2	1739		BALF	*+1(NULL), IRD	EXIT IF BAD, ELSE	32517380
0433	13F1 0C4	0	1740		BALC	AL4(NULL)	WAIT FOR NOT BUSY.	32517390
0434	4B7F 0FD	A	1741		RDR	WMDR, NULL, I1DW1	INPUT & STORE SUBSEQUENT BYTF	32517400
0435	13F9 0BC	0	1742		BAL	AL3(NULL)	AND LOOP.	32517410

MRO,1

NULL, MRO, MRO, IRD, E SET CC = 1000, EXIT.

32517760

1776

1777

SETCC8

LI

SRL

044A

044B

321F 1001

2BF0 8832

LIST INSTRUCTIONS

			1780 1781	* ROUTINE	IS CO	ONNON PREPROCESSOR FO	OR ATL, ABL, RTL, RBL.		32517790 32517800
0000	044C		1782	LIST	EQU	*			32517810
044C	239A	1D87	1783		A	MAR, YX, RMDR, DR2	CALCULATE LIST ADDRESS ROS	2	32517820
044D	3585	1017	1784		LI	MR5,BI16.31,I	MR5 = '0000FFFF'	02	32517830
044E	2 A 1 5	5D8F	1785		N	MRO, MR5, RMDR, DR4	MRO = MAX SLOTS	02	32517840
044F	2AFF	1E05	1786		L	MR7, MAR, RFAULT		02	32517850
0450	03F8	0800	1787		BAL	(MR6)(NULL)	BRANCH TO 2ND LEVEL HANDLER		32517850
	0451		1789	ATL1	EQU	*			32517880
0451	3397		1790		ΑI	MAR, MR7, 4	POINT TO CURRENT TOP		32517890
0452	2A35		1791		N	MR1, MR5, RMDR		02	32517900
0453	2BF0		1792		S	NULL, MRO, MR1	MAX SLOTS LESS SLOTS USED		32517910
0454			1793			SETCC4(NULL),DR2	BRANCH: NO ROOM AT THE INN. (P.39		32517920
0455		1C80	1794		L	WMDR, YD		02	32517930
0456	2155		1795		N	MR2, MR5, RMDR	MR2 = CURRENT TOP POINTER		32517940
0457		2FD9	1796				O,C BRANCH: NO LIST WRAP.		32517950
0458		0001	1797		SI	MR2,MR0,1	LIST WRAP - SET CURR TOP TO MAX.		32517960
0459		1002	1798	ATL.010	AI	MR5, MR2, 2	COMPUTE SLOT ADDRESS		32517970
045A		9002	1799		SLLI	MAR, MR5,2	1		32517980
045B		1E1F	1800		A	MAR, MR7, MAR, DW4	ADD ELEMENT TO LIST P	02	32517990
045C		1004	1801		ΑI	MAR, MR7, 4	COOPS AND CARDSON WOD		32518000
045D		1917	1802		<u>ل</u>	WMDR, MR2, DW2	STORE NEW CURRENT TOP		32518010
045E		1002	1803	ATL.020	AI	MAR, MR7, 2	CMODE NEW CLOME WEED		32518020 32518030
045F		3F97	1804	an maaa	AINC	WMDR, MR1, NULL, DW2	STORE NEW SLOTS USED		32518030
0460	297.E	1FB2	1805	SETCCO	1.	NULL, NULL, IRD, E	SET CC = 0, EXIT.		32310V#V

MODEL 3250 PROCESSOR EMULATOR 05-086R03A13 (TRAINING) PAGE 41 23:17:41 07/29/82 LIST INSTRUCTIONS 0000 0461 1807 ABL1 EQU) 32518060 0461 3397 1006 1808 AΙ MAR, MR7,6 ADDRESS NEXT BOTTOM POINTER 32518070 0462 2A35 5D80 1809 N MR1, MR5, RMDR MR1 = SLOTS USED R02 32518080 0463 2BF0 0880 1810 S NULL, MRO, MR1 MAX SLOTS LESS SLOTS USED 32518090 0464 17E9 11C7 1811 BALNG SETCC4(NULL), DR2 BRANCH: NO ROOM AT THE INN. (P.39) 32518100 0465 2B7F 1C80 1812 T. WMDR, YD DATA TO BE STORED R02 32518110 0466 2A75 5D80 1813 N MR3.MR5.RMDR MR3 = NEXT BOTTOM POINTER) 32518120 0467 32B3 1002 1814 AΙ MR5, MR3, 2 COMPUTE SLOT ADDRESS 32518130 0468 3395 9002 1815 SLLI MAR, MR5, 2 32518140 0469 2B97 1E1F 1816 MAR, MR7, MAR, DW4 A • ADD ELEMENT TO LIST R02 32518150 046A 2173 3F80 1817 AINC MR3, MR3, NULL INCREMENT NEXT BOTTOM 32518160 046B 23F0 29ED 1818 SDECX NULL, MRO, MR3, ABL. 010, C BRANCH: NO LIST WRAP. 32518170 046C 2A7F 1F80 1819 MR3.NULL LIST WRAP - SET NEXT BOTT TO O. 32518180 046D 3397 1006 1820 ABL.010 AΙ MAR, MR7,6 32518190 046E 2B7F 1997 1821 WMDR, MR3, DW2 7. STORE NEW NEXT BOTT 32518200 046F 13F9 1780 1822 BAL ATL.020(NULL) GO UPDATE SLOTS USED (P.40)32518210 3 0000 0470 1824 RTL1 EQU 32518230 0470 3397 1004 1825 λI MAR, MR7, 4 READ CURRENT TOP 32518240 0471 2A35 5D80 1826 N MR1, MR5, RMDR MR1 = SLOTS USED P02 32518250 0472 13E1 11C7 1827 BALZ SETCC4(NULL),DR2 BRANCH: NO SLOTS USED (P.39) 802 32518260 0473 2A55 5D80 1828 MR2, MR5, RMDR MR2 = CURRENT TOP POINTER 32518270 0474 32B2 1002 1829 AΙ MR5, MR2, 2 CALCULATE SLOT ADDRESS 32518280 0475 3395 9002 1830 SLLI MAR, MR5, 2 32518290 0476 2B97 1E0F 1831 MAR, MR7, MAR, DR4 READ LIST ELEMENT 32518300 0477 2A52 3F80 1832 AINC MR2, MR2, NULL INCREMENT CURR TOP 32518310 0478 23F0 297A SDECX NULL, MRO, MR2, RTL. 010, C BRANCH: NO LIST WRAP. 1833 32518320 0479 2A5F 1F80 1834 MR2.NUT.T. L LIST WRAP - SET CURR TOP TO O. 32518330 047A 3397 1004 1835 RTL.010 λI MAR, MR7, 4 32518340 047B 2B7F 1917 1836 WMDR, MR2, DW2 T. STORE NEW CURRENT TOP 32518350 047C 3397 1002 1837 RTL.020 AΙ MAR, MR7, 2 32518360 047D 2371 2FB7 1838 WMDR, MR1, NULL, DW2, E STORE NEW SLOTS USED, UPDATE CC SDEC 32518370 047E 2B3F 1D92 1839 L YD, RMDR, IRD COPY DATA TO YD, EXIT. 32518380 0000 047F 1841 RBL 1 EOU 32518400 047F 3397 1006 1842 AΙ MAR, MR7,6 READ NEXT BOTTOM 32518410 0480 2A35 5D80 1843 N MR1, MR5, RMDR MR1 = SLOTS USED P02 32518420 0481 13E1 11C7 1844 BALZ SETCC4(NULL), DR2 BRANCH: NO SLOTS USED (P.39) °02 32518430 0482 2A75 5D80 1845 N MR3, MR5, RMDR MR3 = NEXT BOTTOM POINTER 32518440 0483 2273 2FC5 1846 SDECX MR3, MR3, NULL, RBL. 010, C BRANCH: NO LIST WRAP 32518450 0484 3270 0001 1847 MR3, MRO, 1 LIST WRAP - SET NEXT BOTT TO MAX. 32518460 0485 32B3 1002 1848 RBL.010 AΙ MR5.MR3.2 COMPUTE SLOT ADDRESS 32518470 0486 3395 9002 1849 SLLI MAR, MR5, 2 32518480 0487 2B97 1E0F 1850 A MAR, MR7, MAR, DR4 READ LIST ELEMENT 32518490 0488 3397 1006 1851 AΙ MAR, MR7.6 32518500 0489 2B7F 1997 1852 L WMDR, MR3, DW2 STORE NEW NEXT BOTTOM 32518510 048A 13F9 1F00 1853 BAL RTL.020(NULL) GO UPDATE SLOTS USED 32518520

•

)

)

)

•

•

)

)

3

Ì

T. O 4	DISTORE	MILTIPLE	SENFRAL	REGISTERS	
1,51	J, DIO 0.3	110 11 2 1 1 1 1 1	3 11 1 1 1 1 1 1	THOIDIDIDE.	

048B	2B9A	1080	1855	LM1	A	MAR, YX, RMDR	CALCULATE ADDRESS		32518540
048C	2AFF		1856		L	MR7, MAR, DR4	SAVE FOR FAULT RECOVERY	802	32518550
0480	321F		1857		LI	MRO,LMTAB	BASE ADDRESS OF TABLE	1.02	32518560
048E	2210		1858		AX	MRO, MRO, YDI, LM2	CALCULATE ENTRY.		32518570
2455	2210	1123	1030		n.a.	nko,nko,ibi,inz	CALCOLATE ENTRY.		327103.0
048F	2BFF	1808	1860	LMa	L	NULL, NULL, DR4	HERE FOR 16 LOADS.		32518590
3401	2000	11 02	1861	*	15	NOTE, NOTE, Day	MERE TOR TO ECADO.		32518600
3490	281F	1000	1862	LMTAB	L	RO, RMDR, I4DR4			32518510
0491	283F		1863	PHIND	Ĺ	R1, RMDR, I4DR4			32518620
0491		1D8E	1864		L	R2,RMDR,I4DR4			32518630
0493			1865		L	R3,RMDR,I4DR4			32518640
0493		1D8E	1866		L	R4,RMDR,I4DR4			32518650
		1D8E			L				32518650
0495		1D8E	1867		L	R5,RMDR,I4DR4			32518670
0496		1D8E	1868		L	R6,RMDR,I4DR4			32518580
0497		1D8E	1869			R7,RMDR,I4DR4			32518690
0498		1D8E	1870		L	R8,RMDR,I4DR4			
0499		1D8E	1871		ŗ	R9,RMDR,I4DR4			32518700
049 X		1D8E	1872		L	R10,RNDR,I4DP4			32518710
049B		1D8E	1873		L	R11,RMDR,I4DR4			32518720
0490		1D8E	1874		L	R12,RMDR,I4DR4			32518730
349D		1D8E	1875		ŗ	R13,RMDR,I4DR4			32518740
049E		1D8E	1876		L	R14,RMDR,I4DR4			32518750
049F		1D95	1877		L	R15,RMDR,I4			32518760
0440		0B00	1878		BAL	(MR6)(NULL)			32518770
0000	04A1		1879	LMTABE	EQU	*	USED FOR FAULT DECODE		32518780
04A1		1C80	1881	STM1	L	WMDR, YD	FIRST DATA TO STORE		32518800
04A2	2B9A	1D9F	1882	STM1	A	MAR, YX, RMDR, DW4	CALCULATE ADDRESS, STORE.	₽02	32518810
	2B9A 321F	1D9F 14A8	1882 1883	STM1	A LI	MAR, YX, RMDR, DW4 MRO, STMTAB	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS	₽02	32518810 32518820
04A2	2B9A 321F	1D9F	1882 1883 1884		A LI A	MAR, YX, RMDR, DW4	CALCULATE ADDRESS, STORE.	₽02	32518810 32518820 32518830
04A2 04A3	2B9A 321F 2A10	1D9F 14A8	1882 1883	LM2	A LI	MAR, YX, RMDR, DW4 MRO, STMTAB	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS COMPUTE ENTRY	₽02	32518810 32518820 32518830 32518840
04A2 04A3 04A4	289A 321F 2A10 02D8	1D9F 14A8 1F00	1882 1883 1884		A LI A	MAR,YX,RMDR,DW4 MRO,STMTAB MRO,MRO,YDI	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS	₽02	32518810 32518820 32518830
04A2 04A3 04A4 04A5 04A6	289A 321F 2A10 02D8 2BFF	1D9F 14A8 1F00 0800	1882 1883 1884 1885 1886	LM2 EXIT42	A LI A BAL L	MAR, YX, RMDR, DW4 MRO, STMTAB MRO, MRO, YDI (MRO) (MR6) NULL, NULL, IRD	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS COMPUTE ENTRY EXIT.	₽02	32518810 32518820 32518830 32518840 32518850
04A2 04A3 04A4 04A5 04A6	289A 321F 2A10 02D8 2BFF	1D9F 14A8 1F00 0800 1F92	1882 1883 1884 1885 1886	LM2	A LI A BAL L	MAR, YX, RMDR, DW4 MRO, STMTAB MRO, MRO, YDI (MRO)(MR6) NULL, NULL, IRD	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS COMPUTE ENTRY EXIT. HERE FOR 16 STORES.	P02	32518810 32518820 32518830 32518840 32518850 32518870
04A2 04A3 04A4 04A5 04A6	289A 321F 2A10 02D8 2BFF	1D9F 14A8 1F00 0800	1882 1883 1884 1885 1886 1888 1889	LM2 EXIT42 STM@	A LI A BAL L	MAR, YX, RMDR, DW4 MRO, STMTAB MRO, MRO, YDI (MRO) (MR6) NULL, NULL, IRD	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS COMPUTE ENTRY EXIT.	P02	32518810 32518820 32518830 32518840 32518850 32518870 32518880
04A2 04A3 04A4 04A5 04A6 0000 04A7	289A 321F 2A10 02D8 2BFF 04A7 2B7F	1D9F 14A8 1F00 0800 1F92	1882 1883 1884 1885 1886 1888 1889 1890	LM2 EXIT42 STMa	A LI A BAL L EQU L	MAR, YX, RMDR, DW4 MRO, STMTAB MRO, MRO, YDI (MRO) (MR6) NULL, NULL, IRD * WMDR, RO, DW4	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS COMPUTE ENTRY EXIT. HERE FOR 16 STORES.	₽02	32518810 32518820 32518830 32518840 32518850 32518870 32518880 32518890
04A2 04A3 04A4 04A5 04A6 0000 04A7	289A 321F 2A10 02D8 2BFF 04A7 2B7F	1D9F 14A8 1F00 0800 1F92 101F	1882 1883 1884 1885 1886 1888 1889 1890 1891	LM2 EXIT42 STM@	A LI A BAL L EQU L	MAR, YX, RMDR, DW4 MRO, STMTAB MRO, MRO, YDI (MRO) (MR6) NULL, NULL, IRD * WMDR, RO, DW4 WMDR, R1, I4DW4	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS COMPUTE ENTRY EXIT. HERE FOR 16 STORES.	P02	32518810 32518820 32518830 32518840 32518850 32518870 32518880 32518890 32518900
94A2 94A3 94A4 94A5 94A6 9000 94A7	289A 321F 2A10 02D8 2BFF 04A7 2B7F 2B7F 2B7F	1D9F 14A8 1F00 0800 1F92 101F 109D 111D	1882 1883 1884 1885 1886 1888 1889 1890 1891 1892	LM2 EXIT42 STMa	A LI A BAL L EQU L	MAR, YX, RMDR, DW4 MRO, STMTAB MRO, MRO, YDI (MRO)(MR6) NULL, NULL, IRD * WMDR, RO, DW4 WMDR, R1, I4DW4 WMDR, R2, I4DW4	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS COMPUTE ENTRY EXIT. HERE FOR 16 STORES.	F02	32518810 32518820 32518830 32518840 32518850 32518870 32518880 32518890 32518910
04A2 04A3 04A4 04A5 04A6 0000 04A7	289A 321F 2A10 02D8 2BFF 04A7 2B7F 2B7F 2B7F	1D9F 14A8 1F00 0800 1F92 101F	1882 1883 1884 1885 1886 1888 1889 1890 1891	LM2 EXIT42 STMa	A LI A BAL L EQU L L L	MAR, YX, RMDR, DW4 MRO, STMTAB MRO, MRO, YDI (MRO) (MR6) NULL, NULL, IRD * WMDR, RO, DW4 WMDR, R1, I4DW4	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS COMPUTE ENTRY EXIT. HERE FOR 16 STORES.	₽02	32518810 32518820 32518830 32518840 32518850 32518870 32518880 32518890 32518910 32518910 32518920
94A2 94A3 94A4 94A5 94A6 9000 94A7	289A 321F 2A10 02D8 2BFF 04A7 2B7F 2B7F 2B7F 2B7F	1D9F 14A8 1F00 0800 1F92 101F 109D 111D	1882 1883 1884 1885 1886 1888 1889 1890 1891 1892	LM2 EXIT42 STMa	A LI A BAL L EQU L L L L	MAR, YX, RMDR, DW4 MRO, STMTAB MRO, MRO, YDI (MRO)(MR6) NULL, NULL, IRD * WMDR, RO, DW4 WMDR, R1, I4DW4 WMDR, R2, I4DW4	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS COMPUTE ENTRY EXIT. HERE FOR 16 STORES.	₽02	32518810 32518820 32518830 32518840 32518850 32518870 32518880 32518890 32518910 32518910 32518930
04A2 04A3 04A4 04A5 04A6 0000 04A7 04A8 04A9	289A 321F 2A10 02D8 2BFF 04A7 2B7F 2B7F 2B7F 2B7F 2B7F	1D9F 14A8 1F00 0800 1F92 101F 109D 111D 119D	1882 1883 1884 1885 1886 1889 1890 1891 1892 1893	LM2 EXIT42 STMa	A LI A BAL L EQU L L L L	MAR, YX, RMDR, DW4 MRO, STMTAB MRO, MRO, YDI (MRO)(MR6) NULL, NULL, IRD * WMDR, RO, DW4 WMDR, R1, I4DW4 WMDR, R2, I4DW4 WMDR, R3, I4DW4	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS COMPUTE ENTRY EXIT. HERE FOR 16 STORES.	₽02	32518810 32518820 32518830 32518840 32518850 32518870 32518880 32518890 32518910 32518910 32518930 32518930 32518940
04A2 04A3 04A4 04A5 04A6 0000 04A7 04A8 04A8	289A 321F 2A10 02D8 2BFF 04A7 2B7F 2B7F 2B7F 2B7F 2B7F 2B7F	1D9F 14A8 1F00 0800 1F92 101F 109D 111D 119D 121D	1882 1883 1884 1885 1886 1889 1890 1891 1892 1893 1894	LM2 EXIT42 STMa	A LI A BAL L EQU L L L L L	MAR, YX, RMDR, DW4 MRO, STMTAB MRO, MRO, YDI (MRO)(MR6) NULL, NULL, IRD * WMDR, RO, DW4 WMDR, R1, I4DW4 WMDR, R2, I4DW4 WMDR, R3, I4DW4 WMDR, R4, I4DW4	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS COMPUTE ENTRY EXIT. HERE FOR 16 STORES.	₽02	32518810 32518820 32518830 32518840 32518850 32518870 32518890 32518990 32518910 32518920 32518930 32518940 32518940 32518950
04A2 04A3 04A4 04A5 04A6 0000 04A7 04A8 04A9 04AB	289A 321F 2A10 02D8 2BFF 04A7 2B7F 2B7F 2B7F 2B7F 2B7F 2B7F 2B7F	1D9F 14A8 1F00 0800 1F92 101F 109D 111D 119D 121D 129D	1882 1883 1884 1885 1886 1889 1890 1891 1892 1893 1894 1895	LM2 EXIT42 STMa	A LI A BAL L EQU L L L L L L	MAR, YX, RMDR, DW4 MRO, STMTAB MRO, MRO, YDI (MRO) (MR6) NULL, NULL, IRD * WMDR, RO, DW4 WMDR, R1, I4DW4 WMDR, R2, I4DW4 WMDR, R3, I4DW4 WMDR, R4, I4DW4 WMDR, R5, I4DW4 WMDR, R5, I4DW4	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS COMPUTE ENTRY EXIT. HERE FOR 16 STORES.	P02	32518810 32518820 32518830 32518840 32518850 32518870 32518880 32518890 32518910 32518910 32518930 32518940
04A2 04A3 04A4 04A5 04A6 0000 04A7 04A8 04A9 04AA 04AA	289A 321F 2A10 02D8 2BFF 04A7 2B7F 2B7F 2B7F 2B7F 2B7F 2B7F 2B7F 2B7	1D9F 14A8 1F00 0800 1F92 101F 109D 111D 119D 121D 129D 131D	1882 1883 1884 1885 1886 1889 1890 1891 1892 1893 1894 1895 1896	LM2 EXIT42 STMa	A LI A BAL L EQU L L L L L L L L L L L L L L L L L L L	MAR, YX, RMDR, DW4 MRO, STMTAB MRO, MRO, YDI (MRO) (MR6) NULL, NULL, IRD * WMDR, RO, DW4 WMDR, R1, I4DW4 WMDR, R2, I4DW4 WMDR, R3, I4DW4 WMDR, R4, I4DW4 WMDR, R5, I4DW4 WMDR, R6, I4DW4	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS COMPUTE ENTRY EXIT. HERE FOR 16 STORES.	F02	32518810 32518820 32518840 32518850 32518870 32518880 32518890 32518910 32518910 32518920 32518930 32518950 32518950 32518950 32518970
04A2 04A3 04A4 04A5 04A6 000 04A7 04A8 04A9 04AB 04AB 04AB	289A 321F 2A10 02D8 2BFF 04A7 2B7F 2B7F 2B7F 2B7F 2B7F 2B7F 2B7F 2B7	1D9F 14A8 1F00 0800 1F92 101F 109D 111D 119D 121D 129D 131D 139D	1882 1883 1884 1885 1886 1889 1890 1891 1892 1893 1894 1895 1896 1897	LM2 EXIT42 STMa	A LI A BAL L EQU L L L L L L L L L L L L L L L L	MAR, YX, RMDR, DW4 MRO, STMTAB MRO, MRO, YDI (MRO) (MR6) NULL, NULL, IRD * WMDR, RO, DW4 WMDR, RO, DW4 WMDR, R2, I4DW4 WMDR, R2, I4DW4 WMDR, R3, I4DW4 WMDR, R4, I4DW4 WMDR, R5, I4DW4 WMDR, R6, I4DW4 WMDR, R7, I4DW4 WMDR, R7, I4DW4	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS COMPUTE ENTRY EXIT. HERE FOR 16 STORES.	₽02	32518810 32518830 32518840 32518850 32518870 32518880 32518890 32518990 32518910 32518920 32518940 32518950 32518970 32518960 32518970 32518970 32518970
04A2 04A3 04A4 04A5 04A6 00A7 04A8 04AA 04AB 04AB 04AB	289A 321F 2A10 02D8 2BFF 04A7 2B7F 2B7F 2B7F 2B7F 2B7F 2B7F 2B7F 2B7	1D9F 1448 1F00 0800 1F92 101F 109D 111D 119D 121D 129D 131D 139D 141D	1882 1883 1884 1885 1886 1889 1890 1891 1892 1893 1894 1895 1896	LM2 EXIT42 STMa	A LI A BAL L EQU L L L L L L L L L L L L L L L L L L L	MAR, YX, RMDR, DW4 MRO, STMTAB MRO, MRO, YDI (MRO)(MR6) NULL, NULL, IRD * WMDR, RO, DW4 WMDR, R1, I4DW4 WMDR, R2, I4DW4 WMDR, R3, I4DW4 WMDR, R4, I4DW4 WMDR, R5, I4DW4 WMDR, R6, I4DW4 WMDR, R6, I4DW4 WMDR, R7, I4DW4 WMDR, R8, I4DW4	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS COMPUTE ENTRY EXIT. HERE FOR 16 STORES.	₽02	32518810 32518820 32518840 32518850 32518870 32518870 32518890 32518900 32518910 32518920 32518930 32518950 32518950 32518950 32518950 32518970
04A3 04A3 04A6 04A6 04A6 04AA 04AA 04AA 04AA 04AF 04AF 04B	289A 321F 2A10 02D8 2BFF 04A7 2B7F 2B7F 2B7F 2B7F 2B7F 2B7F 2B7F 2B7	1D9F 14A8 1F00 0800 1F92 101F 109D 111D 119D 121D 129D 131D 139D 141D 149D	1882 1883 1884 1885 1886 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899	LM2 EXIT42 STMa	A LI A BAL L EQU L L L L L L L L L L L L L L L L	MAR, YX, RMDR, DW4 MRO, STMTAB MRO, MRO, YDI (MRO)(MR6) NULL, NULL, IRD * WMDR, RO, DW4 WMDR, R1, I4DW4 WMDR, R2, I4DW4 WMDR, R3, I4DW4 WMDR, R4, I4DW4 WMDR, R5, I4DW4 WMDR, R6, I4DW4 WMDR, R6, I4DW4 WMDR, R7, I4DW4 WMDR, R8, I4DW4	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS COMPUTE ENTRY EXIT. HERE FOR 16 STORES.	₽02	32518810 32518830 32518840 32518850 32518870 32518880 32518890 32518990 32518910 32518920 32518940 32518950 32518970 32518960 32518970 32518970 32518970
04A3 04A3 04A6 04A6 00A7 04AA 04AA 04AA 04AA 04AA 04AA 04AA	289A 321F 2A10 02D8 2BFF 04A7 2B7F 2B7F 2B7F 2B7F 2B7F 2B7F 2B7F 2B7	1D9F 14A8 1F00 0800 1F92 101F 109D 111D 119D 121D 129D 131D 139D 141D 149D 151D	1882 1883 1884 1885 1886 1889 1890 1891 1892 1893 1894 1895 1897 1898	LM2 EXIT42 STMa	A LI A BAL L EQU L L L L L L L L L L L L L L L L L L L	MAR, YX, RMDR, DW4 MRO, STMTAB MRO, MRO, YDI (MRO)(MR6) NULL, NULL, IRD * WMDR, RO, DW4 WMDR, RO, DW4 WMDR, R2, I4DW4 WMDR, R3, I4DW4 WMDR, R4, I4DW4 WMDR, R6, I4DW4 WMDR, R6, I4DW4 WMDR, R7, I4DW4 WMDR, R8, I4DW4 WMDR, R9, I4DW4 WMDR, R9, I4DW4	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS COMPUTE ENTRY EXIT. HERE FOR 16 STORES.	₽02	32518810 32518830 32518840 32518850 32518870 32518880 32518890 32518990 32518910 32518920 32518930 32518940 32518950 32518960 32518970 32518980 32518980 32518980 32518980
04A2 04A3 04A3 04A6 04A6 04AA 04AA 04AA 04AA 04AA 04AA	289A 321F 2A10 02D8 2BFF 04A7 2B7F 2B7F 2B7F 2B7F 2B7F 2B7F 2B7F 2B7	1D9F 14A8 1F00 0800 1F92 101F 109D 111D 119D 121D 129D 131D 139D 141D 149D 151D 159D	1882 1883 1884 1885 1886 1889 1890 1891 1892 1895 1896 1897 1898 1899 1900 1901	LM2 EXIT42 STMa	A LI A BAL L EQU L L L L L L L L L L L L L L L L L L L	MAR, YX, RMDR, DW4 MRO, STMTAB MRO, MRO, YDI (MRO)(MR6) NULL, NULL, IRD * WMDR, RO, DW4 WMDR, RO, DW4 WMDR, R2, I4DW4 WMDR, R3, I4DW4 WMDR, R4, I4DW4 WMDR, R5, I4DW4 WMDR, R6, I4DW4 WMDR, R7, I4DW4 WMDR, R7, I4DW4 WMDR, R7, I4DW4 WMDR, R8, I4DW4 WMDR, R8, I4DW4 WMDR, R9, I4DW4 WMDR, R1, I4DW4 WMDR, R1, I4DW4 WMDR, R1, I4DW4	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS COMPUTE ENTRY EXIT. HERE FOR 16 STORES.	P02	32518810 32518820 32518830 32518840 32518850 32518870 32518880 32518990 32518910 32518920 32518930 32518940 32518950 32518960 32518970 32518980 32518990 32518990 32518990 32518990
04A2 04A3 04A6 04A6 00A7 04AB 04AB 04AB 04AB 04AB 04AB 04AB 04BB 04B	289A 321F 2A10 02D8 2BFF 04A7 2B7F 2B7F 2B7F 2B7F 2B7F 2B7F 2B7F 2B7	1D9F 1448 1F00 0800 1F92 101F 109D 111D 119D 121D 129D 131D 139D 141D 149D 151D 159D	1882 1883 1884 1885 1886 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902	LM2 EXIT42 STMa	A LI A BAL L EQU L L L L L L L L L L L L L L L L L L L	MAR, YX, RMDR, DW4 MRO, STMTAB MRO, MRO, YDI (MRO)(MR6) NULL, NULL, IRD * WMDR, RO, DW4 WMDR, RO, DW4 WMDR, R2, I4DW4 WMDR, R3, I4DW4 WMDR, R3, I4DW4 WMDR, R6, I4DW4 WMDR, R6, I4DW4 WMDR, R6, I4DW4 WMDR, R8, I4DW4 WMDR, R9, I4DW4 WMDR, R10, I4DW4 WMDR, R10, I4DW4 WMDR, R11, I4DW4 WMDR, R12, I4DW4 WMDR, R12, I4DW4	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS COMPUTE ENTRY EXIT. HERE FOR 16 STORES.	F02	32518810 32518820 32518830 32518840 32518850 32518870 32518880 32518990 32518910 32518920 32518930 32518940 32518950 32518960 32518970 32518980 32518980 32518980 32518990 32518990 32519000 32519010
04A2 04A3 04A6 04A6 00A7 04AA 04AA 04AA 04AA 04AA 04AB 04AB 04AB	289A 321F 2A10 02D8 2BFF 04A7 2B7F 2B7F 2B7F 2B7F 2B7F 2B7F 2B7F 2B7	1D9F 14A8 1F00 0800 1F92 101F 109D 111D 119D 121D 129D 131D 139D 141D 149D 151D 159D 161D	1882 1883 1884 1885 1886 1889 1890 1891 1892 1893 1895 1896 1897 1898 1899 1900 1901 1902 1903	LM2 EXIT42 STMa	A LI A BAL L EQU L L L L L L L L L L L L L L L L L L L	MAR, YX, RMDR, DW4 MRO, STMTAB MRO, MRO, YDI (MRO) (MR6) NULL, NULL, IRD * WMDR, RO, DW4 WMDR, RO, DW4 WMDR, R2, I4DW4 WMDR, R3, I4DW4 WMDR, R3, I4DW4 WMDR, R6, I4DW4 WMDR, R6, I4DW4 WMDR, R8, I4DW4 WMDR, R1, I4DW4 WMDR, R1, I4DW4 WMDR, R11, I4DW4 WMDR, R12, I4DW4 WMDR, R12, I4DW4 WMDR, R13, I4DW4	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS COMPUTE ENTRY EXIT. HERE FOR 16 STORES.	₽02	32518810 32518820 32518840 32518850 32518850 32518870 32518880 32518900 32518910 32518920 32518930 32518950 32518950 32518950 32518950 32518950 32518950 32518950 32518950 32518950 32518950 32518950 32518950 32518950
04A3 04A3 04A3 04A3 04A3 04A3 04A3 04A3	289A 321F 2A10 02D8 2BFF 04A7 2B7F 2B7F 2B7F 2B7F 2B7F 2B7F 2B7F 2B7	1D9F 14A8 1F00 0800 1F92 101F 109D 111D 119D 121D 129D 131D 139D 141D 149D 151D 159D 161D 169D 171D	1882 1883 1884 1885 1886 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904	LM2 EXIT42 STMa	A LI A BAL L EQU L L L L L L L L L L L L L L L L L L L	MAR, YX, RMDR, DW4 MRO, STMTAB MRO, MRO, YDI (MRO)(MR6) NULL, NULL, IRD * WMDR, RO, DW4 WMDR, R1, I4DW4 WMDR, R2, I4DW4 WMDR, R3, I4DW4 WMDR, R4, I4DW4 WMDR, R6, I4DW4 WMDR, R6, I4DW4 WMDR, R6, I4DW4 WMDR, R8, I4DW4 WMDR, R11, I4DW4 WMDR, R11, I4DW4 WMDR, R12, I4DW4 WMDR, R13, I4DW4 WMDR, R13, I4DW4 WMDR, R14, I4DW4	CALCULATE ADDRESS, STORE. TABLE BASE ADDRESS COMPUTE ENTRY EXIT. HERE FOR 16 STORES.	₽02	32518810 32518820 32518840 32518850 32518870 32518880 32518890 32518910 32518920 32518930 32518940 32518950 32518970 32518970 32518970 32518970 32518970 32518980 32518990 32518903 32518903

,	MODEL	3250 PROCESSOR	EMULATOR 05-08	5R03113	(TRAINI	NG) PAGE 43	23:17:43 07/29/82	
)	MI	SCELLANEOUS						
		00223						
•	04B8	3658 5075		CHVR1	NI	MR2, YS, BI17.31, I	CAPTURE SIGNIFICANCE	32519070
,	04B9	3678 5019	1909		NI	MR3, YS, BIT16, I	AND HALFWORD SIGN BIT.	32519080
	04BA	2172 0980	1910		S	MR3,MR2,MR3	EXTEND SIGN IN HR3	32519090
`	04BB	2A33 6C02	1911		X	MR1, MR3, YS, IR	RECREATE HALFWORD OVERFLOW BIT	32519100
•	04BC	37F1 500F	1912		NI	NULL, MR1, BIT15, I	BY CHECKING B15 OF DATA AND RESULT	32519110
	04BD	13E1 2FC0	1913			CHVR2(NULL)		32519120
)	04BE	3210 7004	1914		OI	MRO, MRO, 4	OVERFLOW	32519130
•	04BF	2B3F 19A0		CHVR2	L	YD, MR3, E	LOAD YD, ADJUST G & L FLAGS	32519140
	04C0	2BBD 7810	1916		0	PSW, PSW, MRO, D	OR IN C & V STATES, EXIT.	32519150
)								
	04C1	2A1F 3F00	1918	BXLE1	AINC	MRO, NULL, YDI	MRO POINTS TO R1+1	32519170
)	04C2	2BDF 1800	1919		L	YDI, MRO	POINT TO R1+1	32519180
	04C3	2A3F 1C80	1920		ī	MR1.YD	MR1 = INCREMENT	32519190
	04C4	2BD0 3F80	1921			YDI, MRO, NULL	POINT TO R1+2	32519200
)	04C5	2A5F 1C80	1922		L	MR2,YD	MR2 = COMPARAND	32519210
	04C6	2BD0 2F80	1923			YDI, MRO, NULL	POINT TO R1	32519220
1	04C7	2A11 1C80	1924		A	MRO, MR1, YD	MRO = OLD R1 + INCREMENT	32519230
,	04C8	23F0 2953	1925		SDECX	NULL, MRO, MR2, BXLE3,	,C BRANCH: MRO > COMPARAND	32519240
	04C9	2B9A 1D80	1926	BXLE2	A	MAR, YX, RMDR	CALCULATE BRANCH ADDRESS	32519250
)	04CA	235F 1E13	1927		LX	CLOC, MAR, BXLE3	LOAD NEW LOC	32519260
•								
)								
,	04CB	2A1F 3F00	1929	BXH1	AINC	MRO, NULL, YDI	MRO POINTS TO R1+1	32519280
	04CC	2BDF 1800	1930		L	YDI, MRO	POINT TO R1+1	32519290
)	04CD	2A3F 1C80	1931		L	MR1,YD	MR1 = INCREMENT	32519300
,	04CE	2BD0 3F80	1932		AINC	YDI, MRO, NULL	POINT TO R1+2	32519310
	04CF	2A5F 1C80	1933		L	MR2,YD	MR2 = COMPARAND	32519320
1	04D0	2BD0 2F80	1934			YDI, MRO, NULL	POINT TO R1	32519330
•	04D1	2A11 1C80	1935		A	MRO, MR1, YD	MRO = OLD R1 + INCREMENT	32519340
	04D2	23F0 2949	1936				,C BRANCH: MRO > COMPARAND	32519350
}	04D3	2B3F 1812	1937	BXLE3	L	YD, MRO, IRD	YD = NEW VALUE; EXIT.	32519360
)	04D4	325F 1010	4030	3 IIW 4		WD2 46	CUTUM COUNT	30540300
	04D4	2Å19 9900		AHM1	LI	MR2,16		32519380
	04D5 04D6	2A3F 1D80	1940 1941		SLL	MRO,YD,MR2		32519390
,	04D6	2A31 9900			L SLL	MR1,RMDR		32519400
	04D7	2A31 9900 2A31 1820	1942			MR1, MR1, MR2		32519410
	04D8	2B71 8917	1943 1944		A SRL	MR1, MR1, MR0, E WMDR, MR1, MR2, DW2		32519420 32519430
j	04D9	2BFF 1F92		EXIT43	r zer	NULL, NULL, IRD	EXIT.	32519440
	04DR	CDEE IF JZ	1940	EVT142	1,	HOTP'HOTP'TUD	DVTI●	32319440

MODEL 3250 PROCESSOR EMULATOR 05-086R03A13 (TRAINING) PAGE 44 23:17:44 07/	29/82
--	-------

MIS	SCELLANEOUS	:							
04DB 04DC	32D9 50FF 2AD6 1B05		1947 1948 1949	TLATE1	NI A	MR6,YD,'FF' MR6,MR6,MR6,RFAULT	BYTE TO TRANSLATE 2X THE BYTE PLUS ADRS		32519460 32519470
04DD	2896 1087		1950	_	A	MAR, MR6, RMDR, DR2	(RESET RX FLOPS) OF TRANSLATION TABLE		32519480 32519490
04DE	3239 5F00		1951		NI	MR1, YD, 'FOO'	FETCH HALFWORD ENTRY		32519500
04DF 04E0	2ADF 1D80		1952		L	MR6,RMDR			32519510
04E0	1755 388A 2831 7D92		1953 1954			TLATE2(NULL), I1DR1	EXIT IF NOT NEGATIVE		32519520
04E2	2356 1B1A		1955	TLATE2	O AX	YD, MR1, RMDR, IRD	OR INTO R1, EXIT. EXECUTE AT ROUTINE.	000	32519530 32519540
* ,	2333 (5)1		1,33	1101112	n n	CLOC, and, nno, EXII43	EXECUTE AT ROUTINE.	(02	32519540
04E3	229F 1DA7		1957	MH1	LX	MR4,RMDR,MH2	GET MULTIPLIER		32519560
04E4	3658 5075		1958	MHR1	NI	MR2, YS, BI17.31, I	EXTRACT SIGNIFICANCE		32519570
04E5	3518 5019		1959		NI	MRO, YS, BIT16, I	GET HALFWORD SIGN BIT		32519580
04E6 04E7	2492 0800		1960	****	S	MR4, MR2, MRO	AND EXTEND		32519590
04E8	3679 5075 3619 5019		1961 1962	MH2	NI	MR3,YD,BI17.31,I	EXTRACT SIGNIFICANCE		32519500
04E9	2A73 0802		1962		NI S	MRO,YD,BIT16,I MR3,MR3,MRO,IR	GET HALFYORD SIGN BIT		32519610
O4EA	2A53 EA00		1964		S M	MR2, MR3, MR4	AND EXTEND MULTIPLY		32519620 32519630
04EB	2B3F 1990		1965		L.	YD, MR3, D	LS 32 BIT PRODUCT TO R1; EXIT.		32519630
04EC	229F 1DB0		1967	DH1	LX	MR4,RMDR,DH2	GET DIVISOR		32519550
04ED	3558 5075		1968	DHR1	NI	MR2,YS,BI17.31,I	EXTRACT SIGNIFICANCE		325-19670
04EE	3618 5019		1969		NI	MRO, YS, BIT16, I	GET HALFWORD SIGN BIT		32519680
04EF	2192 0800		1970		S	MR4,MR2,MRO	EXTEND IN MR4		32519690
04F0 04F1	13E0 97C0 2A5F 1F80		1971	DH2		AFAULO(NULL)	BRANCH: DIV-BY-ZERO. (P.23)		32519700
04F1	2A7F 1C80		1972 1973		L L	MR2, NULL MR3, YD	MD 2 - DTUTE DUD		32519710
04F3	17E5 3D40		1973			*+2(NULL)	MR3=DIVIDEND		32519720
04F4	2A5F 2F80		1975		SDEC	MR2, NULL, NULL	MR2 = SIGN OF DIVIDEND		32519730 32519740
04F5	2A53 FA00		1976		D	MR2, MR3, MR4	DO DIVIDE		32519740
04F6	13F4 9800		1977			AFAUL1(NULL)	BRANCH: QUOTIENT OVERFLOW. (P.23)		32519760
04F7	3693 5053		1978		NI	MR4, MR3, BIOO. 16, I	CAPTURE SIGN/EXTENDED SIGN		32519770
04F8	3613 5019		1979		NI	MRO, MR3, BIT16, I	CAPTURE HALFWORD SIGN BIT		32519780
04F9	2BF4 1800		1980		A	NULL, MR4, MRO	ALL BITS ALIKE ?		32519790
04FA	17E0 9800		1981			AFAUL1(NULL)	BRANCH: QUOTIENT OVERFLOW. (P.23)		32519800
04FB	2B3F 1902		1982		L	YD, MR2, IR	REMAINDER TO R1		32519810
04FC	2BDF 3F00		1983			YDI, NULL, YDI	COMPUTE R1+1		32519820
04FD	2B3F 1990		1984		L	YD, MR3, D	QUOTIENT TO R1+1; EXIT.		32519830

)

•

)

•

)

)

) MISCELLANEOUS 1986 LRA1 EOU LOAD REAL ADDRESS 32519850 0000 04FE • NI MR7,YD,BI08.15,I = PRESENTED SEGMENT NUMBER 36F9 5055 1987 32519860 04FE 04FF 2A57 1B80 1988 A MR2, MR7, MR7 FOR SEGMENT NUMBER ALIGN R02 32519870 2A1F 1D8E 1989 L MRO, RMDR, I4DR4 MRO = PSTD; FETCH SHARED TABLE DES 32519880 0500 1990 NI MR6, MRO, BIO2.14, I = PROCESS SEGMENT TAB SIZE - 1 RO2 32519890 0501 36D0 513B 2A3F 1D85 1991 L MR1, RMDR, RFAULT MR1 = SSTD; RESET RX FLOPS. R02 32519900 0502 23F5 0945 1992 SX NULL, MR6, MR2, LRA2, C TEST IF IN TABLE: 32519910 0503) BAL SETCC8(NULL) TABLE SIZE EXCEEDED; UNMAPPED(P.39) 0504 13F9 1280 1993 LRA1.5 32519920 LRA2 SRLI 3257 800D 1994 MR2, MR7, 13 CREATE OFFSET 32519930 0505 0506 367F 1057 1995 LI MR3,BI15.31,I MASK = "0001FFFF" 32519940 • GET CODED SEG TAB ADRS 0507 2AD0 5980 1996 N MR6, MRO, MR3 32519950 3206 9007 1997 SLLI MR6, MR6, 7 AND DECODE 32519960 0508 MAR, MR6, MR2, DR4 0509 2B96 190F 1998 A ADD OFFSET, FETCH HSTE 32519970) 050A 2A9F 1D80 1999 L MR4,RMDR MR4 = PROCESS HSTE 32519980 050B 37F4 504F 2000 LRA3 NI NULL, MR4, BIT01, I PRESENCE BIT SET ? 32519990 13E1 11C0 2001 BALZ SETCC4(NULL) BRANCH: NOT PRESENT. (P.39) 32520000 050C 37F4 5059 050D 2002 NI NULL, MR4, BITO8, I SHARED ? 32520010 050E 13E1 4600 2003 BALZ LRA.PRI(NULL) BRANCH: CAN EVALUATE AS PRIVATE. 32520020 2004 * 32520030 050F 32B1 800E 2005 LRA.SHAR SRLI MR5, MR1, 14 GET SST SIZE R03 32520040 0510 2AF4 5980 2006 MR7.MR4.MR3 SRF BECOMES SST OFFSET B03 32520050 23F7 2AC4 0511 2007 SDECX NULL, MR7, MR5, LRA1.5, C BRANCH: PST SIZE EXCEEDED. PO3 32520060 0512 2AD1 5980 2008 N MR6, MR1, MR3 GET ENCODED SST ADDRESS 32520070 0513 3206 9007 2009 SLLI MR6, MR6, 7 AND DECODE. 32520080 0514 2B96 1B8F 2010 A MAR, MR6, MR7, DR4 FETCH SHARED HSTE 32520090 0515 3694 700B 2011 OT MR4, MR4, BIO3.050, I SET ALL BUT ACCESS MODE BITS R01 32520100 0516 3694 5065 2012 NΙ MR4, MR4, BITO80, I ZERO S BIT P01 32520110 "AND" ACCESS KEYS WITH SST HSTE BO2 32520120 0517 2294 5D8B 2013 ΝX MR4, MR4, RMDR, LRA3 2014 * 32520130 0518 3614 5013 2015 LRA.PRI NI MRO, MR4, BI10.14, I MASK SEG LIMIT FIELD FROM STE 32520140 0519 3659 5071 2016 ΝI MR2.YD.BI16.20.I EXTRACT SEGMENT FIELD R01 32520150 051A 3210 8006 2017 SRLI MRO, MRO, 6 R01 32520160 051B 23F0 095D 2018 SX NULL, MRO, MR2, LRA. PR2, C BRANCH: ADDRESS NOT > LIMIT. 32520170 051C 13F9 1280 2019 BAL SETCC8(NULL) BRANCH: LIMIT VIOLATION (P.39) 32520180 051D 2A14 59A0 2020 LRA.PR2 N MRO, MR4, MR3, E GET SEG RELOC FIELD P03 32520190 051E 3210 9007 2021 SLLI MRO, MRO, 7 SCALED - MULTIPLY BY 2**7 32520200 051F 3739 5017 2022 NΙ YD.YD.BI16.31.I GET LEAST SIGNIFICANT HALF OF ADDRESS32520210 0520 2339 183A 2023 AΧ YD, YD, MRO, LRA. PR3 TRANSLATE. E-BIT LATENCY ON. R03 32520220 0521 0800 0000 2025 BIT04 DC *08000000° CONSTANT R03 32520240 0522 33BD 7001 ADDCC1 2026 ΟI PSW, PSW, 1 TURN ON L FLAG P03 32520250 0523 2BFF 1F92

NULL, NULL, IRD

EXIT, CC SET.

R03 32520260

2027

L

MODEL	3250	PROCESSOR	EMULATOR	05-086R03A13	(TRAINING)	PAGE	46	23:17:46	07/29/82
M I	ISCELI	LANEOUS							

0524		2029	ORG	*524*	•	R03	32520280
0524	2A5F 1E05	2030 SCP	1 L	MR2, MAR, RFAULT	MR2 = A(CCW); RESET RX FLOPS	R02	32520290
0525	2A7F 1D80	2031	L	MR3,RMDR	MR3 = CCW		32520300
0526	3283 5008	2032	NI	MR5, MR3, BBIT	MR5 = 0 OR 8 (BUFFER BIT)		32520310
0527	3285 7002	2033	01	MR5,MR5,2	MR5 = '02' OR '04'		32520320
0528	2895 1907	2034 SCP	2 A	MAR, MR5, MR2, DR2	FETCH BUFFER BYTE COUNT		32520330
0529	2A9F 1D80	2035	L	COUNT, RMDR	IF COUNT IS POSITIVE		32520340
052A	13E9 11C0	2036	BALG	SETCC4(NULL)	SET V FLAG & EXIT (P.39)		32520350
0528	2AF4 3F80	2037		MR7, COUNT, NULL	INCREMENT COUNT		32520360
052C	2B7F 1BB7	2038	L	WMDR,MR7,DW2,E	STORE IT, SET CC:		32520370
		2039 *			IF POSITIVE, CC = 2		32520380
		2040 *			IF ZERO CC = 0		32520390
		2041 *			IF NEGATIVE CC = 1		32520400
052D	17E9 4C80	2042	BALNG	SCP3(NULL)	BRANCH: NOT YET AT BUFFER LIMIT	_	32520410
052E	33F3 5001	2043	NI	NULL, MR3, FBIT	FAST MODE ?	•	32520420
052F	17E1 4C80	2044	BALNZ	SCP3(NULL)	BRANCH: YES.		32520430
0530	3373 6008	2045	XI	WMDR, MR3, BBIT	COMPLEMENT BUFFER BIT		32520440
0531	2B9F 1917	2046	L	MAR, MR2, DW2	RESTORE CCW		32520450
0532	3395 1002	2047 SCP.	3 AI	MAR, MR5, 2			32520450
0533	2B92 1E0F	2048	A	MAR, MR2, MAR, DR4	FETCH BUFFER END ADRS		32520470
0534	2B94 1D80	2049	A	MAR, COUNT, RMDR	ADD COUNT		32520480
0535	33F3 5004	2050	NI	NULL, MR3, RWBIT	TEST R/W BIT		32520490
0536	13E1 4E0B	2051	BALZ	SCP4(NULL), DR1	BRANCH: R/W = 1 = WRITE		32520500
0537	2B3F 1D92	2052	L	YD, RMDR, IRD	R/W = 0 = READ		32520510
		2053 *					32520520
0538	2B7F 1C9B	2054 SCP	4 L	WMDR, YD, DW1	STORE BYTE		32520530
0539	2BFF 1F92	2055 EXI	T46 L	NULL, NULL, IRD	EXIT.		32520540
		2056 *		• • • • • • • • • • • • • • • • • • • •	NOTE: BUFFER 1 MAY BE USED, FA	ST	32520550
		2057 *			MODE. HOWEVER, BUFFERS NOT SWIT		
					nous nonziem, berrand nor oner	• <u> </u>	32320390
053A	3294 6FFF	2059 LRA	•PR3 XI	MR4, MR4, -1	CHANGE ACCESS PRIVS TO PROT KEY	S 803	32520580
053B	37F4 5521	2060	NI	NULL, MR4, BITO4, I	SET G FLAG IF WRITE-PROTECTED	R03	32520590
053C	2BFF 1F80	2061	L	NULL, NULL	TURN OFF E-BIT LATENCY	R03	32520600
053D	37F4 553F	2062	NI	NULL, MR4, BIO305, I	TEST READ, XEQ PROTECT	R03	32520610
053E	1751 4892	2063	BALNZ	ADDCC1(NULL), IRD	BRANCH: READ OR XEQ PROTECTED.	- 33	32520620
053F	1400 0000	2064 BIO:		14000000	CONSTANT	R03	32520630
							32320030

2069 ENDC

32520680

`

,

	MODEL	3250 E	ROCESSOR	EMULATOR	05-08	6R03A13	(TRAINI	NG) PAGE 47	23:17:46 0	7/29/82	
3	HI	SCELL	ANEOUS								
,	0540	32D9	9 503F		2071	CRC121	NI	MR6,YD,'3F'	MASK 6 BITS		32520700
,	0541	363E	1121		2072		LI	MR1,COFO1,I	POLY CHECK		32520710
	0542		6D80		2073		X	MR6, MR6, RMDR	XOR IN RESIDUAL		32520720
•	0543		5 5017		2074		ΝI	MR6, MR6, BI16.31, I	MASK LS 16 BITS		32520730
,	0544	32F	7 1001		2075		LI	MR7,1			32520740
	0545		5480		2076		BAL	CRC12B(RETURN)			32520750
•	0546	2BFF	F 1F92		2077	EXIT47	L	NULL, NULL, IRD			32520760
	0547	3279	9 50FF		2079	CRC 161	NI	DAT, YD, "FF"	MASK 8 BITS		32520780
)	0548		5280		2080		BAL	CRC16B(RETURN)	TO COMMON ROUTI	NE	32520790
,	0549	2BFF	F 1F92		2081		L	NULL, NULL, IRD			32520800
)					2083		UTINE S	HARED BY AUTO DRIVER	CHANNEL		32520820
,					2084	*					32520830
	054A		1123		2085	CRC16B	LI	MR1,CA001,I	POLY CHECK		32520840
)	054B		3 5D80		2086		X	MR6,DAT,RMDR	XOR IN RESIDUAL		32520850
,	054C		5 5017		2087		ΝI	MR6, MR6, BI16.31, I	MASK LS 16 BITS		32520860
	054D	32F	7 1001		2088		LI	MR7,1			32520870
)					2089	*					32520880
,	054E		5 8BD0		2090		SRLX	MR6, MR6, MR7, *+2, C	DATA & RESIDUAL		32520890
	054F		5 6880		2091		X	MR6,MR6,MR1	YES, XOR IN FEE	DBACK	32520900
)	0550		5 8BD2		2092		SRLX	MR6, MR6, MR7, *+2, C	DATA & RESIDUAL	EQUAL?	32520910
•	0551		5 6880		2093		X	HR6, MR6, MR1	YES, XOR IN FEE	DBACK	32520920
	0552		5 8BD4		2094	CRC12B	SRLX	MR6, MR6, MR7, *+2, C	DATA & RESIDUAL	EQUAL?	32520930
)	0553		5 6880		2095		Х	MR6, MR6, MR1	YES, XOR IN FEE	DBACK	32520940
•	0554		5 8BD6		2096		SRLX	MR6, MR6, MR7, *+2, C	DATA & RESIDUAL	EQUAL?	32520950
	0555		5 6880		2097		X	MR6, MR6, MR1	YES, XOR IN FEE		3252 0 960
)	0556		5 8BD8		2098		SRLX	MR6, MR6, MR7, *+2, C	DATA & RESIDUAL		32520970
•	0557		5 5880		2099		X	MR6, MR6, MR1	YES, XOR IN FEE		32520980
	0558		5 8BDA		2100			MR6, MR6, MR7, *+2, C	DATA & RESIDUAL	EQUAL?	32520990
)	0559		6880		2101		X	MR6,MR6,MR1	YES, XOR IN FEE	DBACK	32521000
	055A		8BDC		2102			MR6, MR6, MR7, *+2, C	DATA & RESIDUAL		32521010
	055B		5 5880		2103		X	MR6, MR6, MR1	YES, XOR IN FEE	DBACK	32521020
)	055C		5 8BDE		2104			MR6, MR6, MR7, *+2, C	DATA & RESIDUAL	EQUAL?	32521030
	055D	2AD6	6880		2105		Х	MR6, MR6, MR1	YES, XOR IN FEE	DBACK	32521040
					2106	*					32521050
)	055E		F 1B17		2107		L	WMDR, MR6, DW2	STORE RESULT		32521060
•	055F	03F8	3 0A80		2108		BAL	(RETURN)(NULL)	RETURN		32521070

POWER FAIL/RESTORE ROUTINES

			2110 * *********************************						
0000	0560		211	16 PWRDWN	EOU	*	PPF HAS OCCURRED	32521150	
0560	4AFF	7F85	211	7 PPFINT	SMCR	MR7, NULL, RFAULT		32521160	
0551	339F	1084	211	18	LI	MAR, 84	ADRS OF CURRENT PSW SAVE POINTER	32521170	
0562	2BFF	1F8C	211	19	L	NULL, NULL, PR4	FETCH POINTER	32521180	
0563	321F	1FFC	212	20	LI	MRO, FFC		32521190	
0564	2870	5D9C	212	21	V	WMDR, MRO, RMDR, PW4	FORCE ALIGNMENT	32521200	
0565	2890	5D80	212	22	N	MAR, MRO, RMDR	LOAD ALIGNED ADDRESS	32521210	
0566	2B7D	1F9C	212	23	A	WMDR, PSW, NULL, PW4	STORE PSW @ +0	32521220	
0567	2BBF	1F95	212	24	L	PSW, NULL, 14	SELECT REG SET 0	32521230	
0568	287F	1D1F	212	25	L	WHDR, ILOC, DW4	SAVE ILOC 2+4	32521240	
0569	2BDF	1F95	212	26	L	YDI, NULL, 14	ADI = 0	32521250	
			212	?7 *				32521260	
056A	1209	29C0	212	8 UNLOAD.1	BAL	STMD(MR6)	STORE GEN REGISTER SET (P.42)	32521270	
0563	2BFF	1595	212	29	L	NULL, NULL, 14	READY FOR NEXT	32521280	
056C	33BD	1010	213	30	AΙ	PSW, PSW, '010'	INCREMENT REGISTER SET NUMBER	32521290	
056D	33FD	5080	213	31	NI	NULL, PSW, 80'	TEST IF LAST SET STORED	32521300	
056E	13E1	5A80	213	32	BALZ	UNLOAD.1(NULL)	LOOP FOR ALL GENERAL SETS	32521310	
			213	33 *				32521320	
056F	1209	8240	213	34 UNLOAD.2	BAL	STH71(MR6)	STORE SCRATCHPADS (P.54)	32521330	
0570	37F7	5183	213	35	NI	NULL, MR7, BIT20, I	TEST MCR BIT 4	32521340	
0571	1351		213	36	BALZ	UNLOAD.3(NULL)	SKIP IF NO FPP	32521350	
0572	12D8		213		BAL	STME@(MR6)	STORE SPFP REGISTERS (P.17)	32521350	
0573	12D9	87C0	213	88	BAL	STMD@(MR6)	STORE DPFP REGISTERS (P.54)	32521370	
0000			213		EQU	*		32521380	
0574	17FD	5D00	214	O POW	BALD	*(NULL)	WAIT FOR POWER DOWN.	32521390	

MODEL 3250 PROCESSOR EMULATOR 05-086R03A13 (TRAINING) PAGE 49 23:17:47 07/29/82 POWER FAIL/RESTORE ROUTINES 32521410 2142 32521420 2143 2144 POWER RESTORE SEQUENCE 32521430 2145 32521440 1 32521450 2146 * IT IS ASSUMED THAT THE OPERATING SYSTEM WILL TAKE CARE 32521470 2149 * OF MAINTAINING PROCESS AND SHARED SEGMENT TABLE DESCRIPTORS. 32521480 32521500 2151 SELFTEST EOU BASIC PROCESSOR DIAGNOSTIC 0000 0575 32521510 2152 SELFTST1 EQU BACK HERE ON FAILURE -0000 0575 32521520 0575 2BDF 2FA0 2153 SDEC YDI, NULL, NULL, E SET ALL T/F MASK BITS 17E5 5D40 2154 BALNL SELFTST1(NULL) 32521530 0576 17F1 5D40 2155 BALNC SELFTST1(NULL) 32521540 0577 13ED 5D40 2156 BALF SELFTST1(NULL) 32521550 0578 SELFTST1(NULL) 32521560 2157 BALV 0579 13F5 5D40 32521570 057A 13E9 5D40 2158 BALG SELFTST1(NULL) 2160 MRO, FIVES, I = '55555555' 32521590 057B 361F 107B LI XI MR1, MRO, TENS, I ='FFFFFFFF' 32521500 057C 3630 6079 2161 = " AAAAAAAA 32521610 0.57D 2A51 0800 2162 S MR2, MR1, MRO 057E 3672 007B 2163 MR3, MR2, FIVES, I = '55555555' 32521620 = 'FFFFFFFF' 32521630 3693 7079 2164 MR4, MR3, TENS, I 057F 0580 2AB4 0900 2165 S MR5, MR4, MR2 = '55555555' 32521640 AINC MR6, MR5, MR4 = '55555555' 32521650 0581 2AD5 3A00 2166 SDEC MR7, MR6, MR1 = '55555555' 32521660 0582 2AF6 2880 2167 32521670 X = 000000000 0583 2BB7 6800 2168 PSW, MR7, MRO R03 32521680 NO FLAGS SHOULD BE SET. 0584 17E1 5D40 2169 BALNZ SELFTST1(NULL) 2170 * 32521690 0585 4ABF 7F80 2171 SMCR MR5.NULL COLLECT CONTROL FLAGS 32521700 2172 BALV COLDSTRT(NULL) BRANCH: MEMORY POWER WAS LOST (P.50) 32521710 0586 13F5 6800 2174 WARMSTRT EQU MEMORY POWER NOT LOST 32521730 0000 0587 32521740 12F9 6E40 2175 MEMTEST(MR7) TEST BASIC MEMORY (P.50) BAL 32521750 2176 0588 339F 1084 2177 RELOAD LI MAR, 84' MAR = A(REGISTER SAVE POINTER)32521760 FETCH SAVE POINTER 32521770 2BBF 1F8C 2178 PSW, NULL, PR4 0589 L R02 32521780 2179 LI MRO, FFC 058A 321F 1FFC MAR, MRO, RMDR, DR4 ALIGN ADDRESS, FETCH PSW R02 32521790 058B 2B90 5D8F 2180 N 2AFF 1D8E 2181 RELOADB L MR7, RMDR, I4DR4 HOLD PSW TEMPORARILY 32521800 058C 058D 2B5F 1D95 2182 CLOC, RMDR, I4 LOAD POWERDOWN LOC 32521810 32521820 2183 LOAD GENERAL REGISTER SET (P.42) 32521830 058E 12D9 23C0 2184 WARM.1 BAL LMa(MR6) INCREMENT REGISTER SET NUMBER 32521840 058F 33BD 1010 2185 AΙ PSW, PSW, 10 TEST IF LAST SET LOADED 32521850 NT NULL, PSW, '80' 0590 33FD 5080 2186 WARM.1(NULL) LOOP UNTIL ALL SETS LOADED 32521860 0591 13E1 5380 2187 BALZ 0592 1209 8380 2188 BAL LM71(MR6) LOAD SCRATCHPAD REGISTERS (P.54) 32521870 2189 * 32521880 NULL, MR5, BIT20, I TEST MCR BIT 4 32521890 0593 37F5 5183 2190 ΝI 0594 13E1 55C0 2191 BALZ WARM.2(NULL) SKIP IF NO DFU 32521900 12D8 5940 LOAD SPFP REGISTERS (P.13) 32521910 0595 2192 BAL LME@(MR6)

0596

12D9 8A80

2193

2194 *

BAL

LMDa(MR6)

LOAD DPFP REGISTERS (P.54)

32521920

32521930

•

POWER FAIL/RESTORE ROUTINES

0597	4BFF	7FD1	2195	WARM.2	CMCR	NULL, NULL, DLOC	TURN FAULT LAMP OFF, UPDATE ILOC.	32521940
0598	2BBF	1B80	2196		L	PSW,MR7	LOAD RUNNING PSW	32521950
0599	12F9	7390	2197		BAL	TLSU(MR7)	TEST IF LSU ENABLED (P.51)	32521960
059A	339F	1028	2198		LI	MAR, 28'	A(CONSOLE STATUS)	32521970
059B	23FF	1586	2199		L	NULL, NULL, PR2	FETCH STATUS	32521980
059C	2BFF	1D80	2200		L	NULL, RMDR	WAS IN CONSOLE MODE ?	32521990
059D		2000	2201			CONSER(NULL)	BRANCH: YES. GO BACK TO IT. (P.30)	32522000
059E	327F	1001	2202	PWRUPINT		MR3,1	SET FOR CODE '40000000'	32522010
059F	17FC	8C00	2203		BALD	MMFINT(NULL)	TEST IF MMFINT ENABLED (P.20)	32522020
	05A0	4000	2205	COLDSTRT		*	MEMORY POWER WAS LOST.	32522040
05A0		1000	2206		LI	MAR, O	START WITH ZERO	32522050
05A1		1009	2207		LI	MR1,BIT13,I	= 00040000' INCREMENT WRITE ADDRESS TO CELL ADVANCE TO NEXT C DO WHOLE 256 KB NOW TEST BASIC MEMORY. BRANCH: NOT EQUIPPED.	32522050
05A2		1004	2208		LI	MR3,4	INCREMENT	32522070
0513		1E1C		COLD.1	L	WMDR, MAR, PW4	WRITE ADDRESS TO CELL	32522080
05A4		1500	2210		A	MAR, MR3, MAR	ADVANCE TO NEXT	32522090
05A5		0E53	2211		SX	NULL, MR1, MAR, COLD. 1.	C DO WHOLE 256 KB	32522100
05A6	1259		2212		BAL	MEMTEST(MR7)	NOW TEST BASIC MEMORY.	32522110
05A7	_	1FF1	2213		LI	MR1, FF1	MR1 = 'FFFFFFF1'	32522120
0518		5183	2214		NI	NULL, KR5, BIT20, I	DFU EQUIPPED ?	32522130
05149	1351	5380	2215		BALZ	COLD.3(NULL)	BRANCH: NOT EQUIPPED.	32522140
05AA	CBF9	2FC0	2216	COLD.2	LE	YD, NULL, K	INITIALIZE SPFP REGISTERS	32522150
05AB	CBF9	8F80	2217		LW	YD, NULL	AND DPFP REGISTERS	32522160
05AC	CBF9	AFCO	2218		LD	YD, NULL, K	•	32522170
05AD	23D1	1F6A	2219		ΑX	YDI, MR1, YDI, COLD.2,	3	32522190
05AE	F33F	1209	2220	COLD.3	LI	M7YD, ILEGAL	INITIALIZE SCRATCHPADS	32522190
05AF	2B3D	7F00	2221		0	YD, PSW, YDI	AND GENERAL REGISTERS	32522200
05B0	23D1	1F6E	2222		ΑX	YDI, MR1, YDI, COLD.3,		32522210
05B1	3 380	1010	2223		AI	PSW, PSW, '010'	GO TO NEXT GENERAL REG SET	32522220
05B2	33FD	5080	2224		NI	NULL, PSW, '080'	ALL DONE ?	32522230
05B3	13E1		2225			COLD.3(NULL)	BRANCH: NO.	32522240
05B4	37BF	1019	2227		LI	PSW,BIT16,I	PSW = '00008000' E	32522260
05B5	2B5F	2F80	2228		SDEC	CLOC, NULL, NULL	CLOC = 'OOFFFFF	32522270
05B6	4BFF	7FD1	2229			NULL, NULL, DLOC	TURN FAULT LAMP OFF, UPDATE ILOC	32522280
05B7	12F9	7380	2230		BAL	TLSU(MR7)	TEST IF LSU ENABLED (P.51)	32522290
			2231	*			MVF INDICATION RESET BY SOFTWARE;	32522300
			2232	*			CONSER RESETS ALL SET MCR BITS.	32522310
05B8	13F8	C000	2233		BAL	CONSER(NULL)	GO DISPLAY PROMPT. (P.30)	32522320
				-				
0000	0589		2235	MEMTEST	EQU	*		32522340
0589	321F	1000	2236		LĪ	MRO,0	LOW HENORY LINIT	32522350
05BA	2B9F	180C	2237	MENLOOP	L	MAR, MRO, PR4	TEST CELL ADDRESS	32522360
05BB	2B5F	1E00	2238		L	CLOC, MAR	FOR INSTRUCTION BUFFER TEST	32522370
05BC		1D91	2239		Ī.	MR1,RMDR,aLOC	AND SAVE CONTENTS	32522380
05BD	3650		2240		ŠI	MR2, MRO, FIVES, I	CREATE DATA PATTERN	32522390
	05BE		2241	NEM.1	EQU	*	START OF ERROR LOOP	32522400
05BE		1900	2242		L	WMDR, MR2	DATA PATTERN	32522410
05BF		1F9C	2243		Ĺ	YDI, NULL, PW4	STORE PATTERN, SELECT RO	32522410
05C0		60FC	2244		ΧI	MAR, MRO, "FC"	WILL DO DUMMY READ	32522420
05C1		1DOC	2245		L	CLOC, ILOC, PR4	252 BYTES AWAY.	32522440
2301	-001	. 500	2243			CHOCATHOCALUA	ESE DITES SHUT.	22222440

			2260 2261	* LOADER	STORA	GE UNIT INPUT			32522590 32522600
	0500		2262	TLSU	EQU	*	CHECK IF LSU PRESENT, ENABLED.		32522610
	05CE	5000		ILSU	NI	NULL, MR5, '200'	INIT KEY DEPRESSED ?		32522620
05CE		5200	2263			CONSER(NULL)			32522630
05CF		C000	2264		LI	MRO,5	LSU ADDRESS		32522640
05D0		1005	2265		SSRA				32522650
05D1	4BF0		2266			(MR7)(NULL)	<u>-</u>		32522650
05D2		0B80	2267	DOOM.	BALV	*	WE'RE GONNA BOOT IN LSU CONTENTS	•	32522670
	05D3	4004		BOOT	EQU		WE RE GOMMA BOOT IN ESO CONTENTS	•	32522680
05D3		1001	2269		LI BAL	MAR,1 READIT(MR6)			32522690
05D4		7880	2270 2271			MR7, MR1	PSW 16:31		32522700
05D5		1880			L Baì	READIT(MR6)	F3W 10:31		32522700
05D6		7880	2272		L	CLOC, MR1	LOC 16:31		32522720
05D7		1880	2273		BAL	READIT(MR6)	LUC 10:31		32522730
05D8	_	7880	2274		T.	MR5, MR1, DLOC	MR5 = START ADRS; UPDATE ILOC.		32522740
05D9		1891	2275		_		MAS - SIRAI ADAS; OFDRIE ILOC.		32522750
05DA		7880	2276		BAL	READIT(MR6)	START ADRS - 1		32522760
05DB	3395	0001	2277	_	SI	MAR, MR5, 1	MR1 = END ADDRESS		32522770
0500	0074	0.05.0	2278	•	CDECY	NULL MAY MAD SUMO4			32522770
05DC		2E5E	2279			NULL, MR1, MAR, AUTO1 CONSER(NULL)			32522760
05DD		C000	2280	3.11.00.4	BAL		· · · · · · · · · · · · · · · · · · ·		32522800
05DE		OFDA		AUTO1	RDR	WMDR, NULL, I1DW1			32522810
05DF		0E5E	2282		SX		C LOOP UNTIL END ADRS REACHED	PNO	32522820
05E0		1B80	2283		L	PSW, MR7		R02	32522830
05E1	1359	6780	2284		BAL	PWRUPINT(NULL)	TEST IL UNI EMERTED (1-20)	002	32322030
05E2	ДВ 3 О	8FC0	2286	READIT	RDRA	MR1, MRO, NULL	INPUT MS BYTE		32522850
05E3		E8C0	2287		EXB	MR1, MR1	LEFT 8		32522860
0.511.5	4,131	2000	2207			110 7 110 7	TUDES TO DIST		22522270

MR1, MR0, MR1

(MR6)(NULL)

INPUT LS BYTE

32522870

32522880

RDA

BAL

2288

2289

05E4

05E5

4A30 8880

03F8 0B00

READ/WRITE CONTROL STORE

			22	92			TERED HERE, WITH THE RESS,(R1+1)=COUNT, (F	E FOLLOWING POINTERS: R2)=HAIN MEMORY ADRS		32522900 32522910 32522920
05E6	321B	9002			CCS1	SLLI	MRO, YDP1,2	MRO = COUNT TIMES 4		32522930
05E7	2A10	1000	22	95		A	MRO, MRO, YS	PLUS MEMORY ADDRESS		32522940
05E8	2A3B	1080	22	96		A	MR1,YDP1,YD	MR1=COUNT PLUS WCS ADDRESS		32522950
05E9	225F	0F74	22	97		SX	MR2, NULL, YDI, WDCS, C	BRANCH: 0 = WRITE WCS	R02	32522960
05EA	33F2	5FFE	22	98		XI	NULL, MR2, -2	YDI HUST BE 2, THEN	802	32522970
05EB	13F1	7340	22	99		BALZ	RDCS(NULL)	BRANCH: 2 = READ WCS	P02	32522980
05EC	17FC	8240	23	00		BALD	ILEGAL(NULL)	ILLEGAL FUNCTION. (P.18)		32522990
0000	05ED		23	02	RDCS	EQU	*			32523010
05ED	2063	3FB2	23	03		AINCX	3,3,NULL,RDCS2	PRE-INCREMENT COUNT	P02	32523020
05EE	289F	1800	23	04	RDCS1	L	MAR, MRO			32523030
05EF	2F7F	189F	23	05		L	WMDR, MR1, I, DW4	MOVE WCS DATA TO MAIN MEMORY		32523040
05F0	3210	0004	23	06		SI	HRO, HRO, 4	DECREMENT MEMORY ADDRESS		32523050
05F1	2A31	2F80	23	07		SDEC	MR1, MR1, NULL	DECREMENT WCS ADDRESS		32523060
05F2	2063	2FEE	23	08	RDCS2	SDECX	3,3,NULL,RDCS1,C	DECREMENT COUNT		32523070
05F3	2BFF	1F92	23	09		L	NULL, NULL, IRD			32523090
0000	05F4		23	11	WDCS	EQU	*			32523100
05F4	2021	3FBA	23	112		AINCX	1,1,NULL,WDCS2	PRE-INCREMENT COUNT	R02	32523110
05F5	2B9F	180F	23	113	WDCS1	L	MAR, MRO, DR4	FETCH FULLWORD		32523120
05F6	3210	0004	23	114		SI	MRO, MRO, 4	DECREMENT MEMORY ADDRESS		32523130
05F7	2A5F	1D80	23	15		L	MR2,RMDR	COPY DATA TO MR2		32523140
05F8		0880	23	116		STR	MR2,MR1	AND STORE IN WCS		32523150
05F9		2F80		17		SDEC	MR1, MR1, NULL	DECREMENT WCS ADDRESS		32523160
05FA		2FF5			WDCS2		1,1,NULL,WDCS1,C	DECREMENT COUNT		32523170
05FB	2BFF	1F92	23	119	EXIT52	L	NULL, NULL, IPD	EXIT IF DONE		32523180

,											
	MODEL	3250 PRO	CESSOR EMULA	TOR 05-086	R03A13 (TRAINI	NG) PAGE	53	23:17:51	07/29/82	
)	HI	GH-SPEEI	DATA HANDLI	NG INSTRUC	CTIONS					•	
				2321	* PROCES	S BYTE	RX				32523200
)				2322	*						32523210
	05FC	3219 8	3010	2323	PB1	SRLI	MRO,YD,16		BITS 8:15 OF 1		32523220
)				2324	*				SPECIFIED BY		32523230
,				2325	*				CONTROL CODE		32523240
				2326	*				TYPE OF ERROR		32523250
)	05FD	323F 1		2327		LI	MR1,CRC		BE PERFORMED.	ADDRESS THE	32523260
•	05FE	4BF1	3840	2328	_	OCRA	NULL, MR1, MRO		CRC HARDWARE		32523270
				2329	*		DWDD		CONTROL INFOR		32523280
)	05FF	4BFF S		2330		WH	NULL, RMDR		OUTPUT OLD RES		32523290 32523300
•	0600	4BFF	100	2331 2332	*	WDR	NULL, YD			IN THE ERROR	32523300
	0.004	4078	. F.O.7	2332	•	RH	WMDR, NULL, DW2		CHECK. INPUT		32523310
)	0601	4B7F	1197	2334	*	пп	WHDE, NOLL, DW2		AND STORE IT.	INE RESULT	32523330
	0602	2BFF	1F92	2335	EXIT53	L	NULL, NULL, IRD		FETCH NEXT IN:	STRUCTION	32523340
•											
•											
				2337	* PROCES	SS BYTE	RR				32523360
)				2338	*						32523370
	0603	3219	30 10	2339	PBR1	SRLI	MRO,YD,16		BITS 0:15 OF '	THE REGISTER	32523380
)				2340	*				SPECIFIED BY		32523390
,				2341	*				CONTROL CODE		32523400
				2342	*				TYPE OF ERROR		32523410
•	0604	323F		2343		LI	MR1,CRC		BE PERFORMED.		32523420
•	0605	4BF1	B840	2344		OCRA	NULL, MR1, MRO		CRC HARDWARE		32523430
				2345	*				CONTROL INFOR		32523440
)	0606	4BFF	5C00	2346		WH	NULL,YS		OUTPUT OLD RE		32523450
•	266-		4.000	2347	*	un n	MITT T ME		R2 BITS 16:31		32523460
	0607	4BFF	1000	2348		WDR	NULL, YD		OUTPUT DATA B		32523470 32523480
)	0.000	1. D. 4. T.	"TOO	2349	*	DII	AC MILL TOD		TO BE INCLUDE	GET RESULT, EXIT.	32523490
	0608	4B1F	41.92	2350		RH	YS, NULL, IRD		ERAUR CHECK.	GET VEDAFI. EVII.	32323440

MODEL	3250 PROCESSOR	EMULATOR	05-08	6R03A13	(TRAINI	NG) PAGE 54	23:17:51 07/29/82		
0609 050A 060B 060C 060D	323F 1FF1 EB7F 1C9F 2BFF 1F95 23D1 1F4A 03F8 0B00		2352 2353 2354 2355 2356	STM71 STM72	LI L L AX BAL	MR1, 'FF1' WMDR, M7YD, DW4 NULL, NULL, 14 YDI, MR1, YDI, STM72, C (MR6)(NULL)	MR1 = "FFFFFFFF1" STORE SCRATCHPAD REGISTER INCREMENT MAR CONTINUE THROUGH M7R15 RETURN TO CALLER		32523510 32523520 32523530 32523540 32523550
060E 060F 0610 0611	323F 1FF1 03F0 0B0F EB3F 1D95 23D1 1F0F		2358 2359 2360 2361	LM71 LM72	LI BALC L AX	MR1, 'FF1' (MR6)(NULL), DR4 M7YD, RMDR, I4 YDI, MR1, YDI, LM72	MR1 = 'FFFFFFF1' RETURN IF DONE, ELSE READ; LOAD SCRATCHPAD, INCREMENT MAR AND TRY AGAIN.		32523570 32523580 32523590 32523600
0612 0613	CBF9 8D8E CBF9 ADB2		2363 2364	LD1	LW LD	YD,RMDR,I4DR4 YD,RMDR,IRD,E	LOAD HIGH HALF DPFP DATA LOAD LOW, EXIT.		32523620 32523630
0614 0615 0616 0617 0618	CB7F 9C80 2B9A 1D9F 2BDF 3F15 CB7F 9C9F 2BFF 1F92		2366 2367 2368 2369 2370	STD1	RRD A AINC RRD L	WMDR,YD MAR,YX,RMDR,DW4 YDI,NULL,YDI,I4 WMDR,YD,DW4 NULL,NULL,IRD	FETCH MS 32 BITS STORE HIGH HALF POINT TO LOW HALF READ LS 32 BITS, AND STORE	P02	32523650 32523660 32523670 32523680 32523690
0619 061A 061B 061C 061D 061E 061F 0620 0621	289A 1D80 323F 000F CB7F 9C9F 2BFF 1F95 23D1 1F5B 2BFF 1F92 323F 000F CB7F 9C9F 2BFF 1F95 23D1 1F60 03F8 0B00		2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383	STMD1 STMD2 * STMDa STMDa1	A SI RRD L AX L SI RRD L AX BAL	NULL, NULL, IRD MR1, NULL, 15 WMDR, YD, DW4 NULL, NULL, 14	CALCULATE START ADDRESS MR1='FFFFFFF1' STORE HALF A DOUBLE REGISTER BRANCH: MORE TO DO. EXIT. MR1='FFFFFFF1' STORE HALF A DOUBLE REGISTER C BRANCH: MORE TO DO. RETURN TO CALLER.	R02	32523710 32523720 32523730 32523740 32523750 32523760 32523770 32523780 32523790 32523810 32523810 32523810 32523820
0624 0625 0626 0627 0628 0629	2B9A 1D80 323F 1FF2 13F1 860F CBF9 8D8E CBF9 ADD5 23D1 1F26		2385 2386 2387 2388 2389 2390	LMD1 LMD2	A LI BALC LW LD AX	MAR, YX, RMDR MR1, 'FF2' EXIT54(NULL), DR4 YD, RMDR, I4DR4 YD, RMDR, K, I4 YDI, MR1, YDI, LMD2	CALCULATE ADDRESS MR1 = "FFFFFFF2" EXIT AS YDI BECOMES ZERO LOAD HIGH HALF, READ LOW LOAD LOW HALF, INCREMENT MAR INCREMENT BY 2	R02 R02 R02 R02	332523840 32523850 32523860 32523870 32523880 32523890
062A 062B 062C 062D 062E	323F 1FF2 03F0 0B0F CBF9 8D8E CBF9 ADD5 23D1 1F2B		2393	TMD91	LI BALC LW LD AX	MR1, FF2' (MR6)(NULL), DR4 YD, RMDR, I4DR4 YD, RMDR, K, I4 YDI, MR1, YDI, LMD@1	MR1 = 'FFFFFFF2' BRANCH: RETURN TO CALLER. LOAD HIGH HALF, READ LOW LOAD LOW HALF, INCREMENT MAR TRY AGAIN		32523910 32523920 32523930 32523940 32523950 32523960

(

)	and the Files									
	MODEL	3250 P	ROCESSOR	ENULATOR	05-08	6R03A13 (TRAINI	NG) PAGE 55	23:17:52 07/29/82	
)	0.500		4000		2200	FXDR1	L	NULL, MRO, IR, E	SET CC= 0000,0001, OR 0010	20502000
	062F 0630		1822 1F00		2400	FADRI	L	MR6,YDI	SET CC= 0000,0001, OR 0010	32523980 32523990
	0630		3E80		2400			YDI, NULL, YSI	POINT TO R2+1	32524000
)	0632		9C80		2402		RRD	MR3,YD	MRO, MR3=ARGUMENT	32524000
	0633		B008		2403			MR1,MRO,8	ROTATE MS 32 BITS	32524010
_	0634		B008		2404			MR3,MR3,8	ROTATE LS 32 BITS	32524030
)	0635		5F00		2405		NI	MR2,MR1, FOO	FRACTION BITS 0:23	32524040
	0636		50 FF		2406		NI	MR3, MR3, OFF	FRACTION BITS 24:31	32524050
	0637		7980		2407		Ö	MR2,MR2,MR3	COMBINED (8 HEX DIGITS)	32524060
•	0638		1B3D		2408		LX	YDI, MR6, FXDR2	RESTORE R1 SELECT.	32524070
)										
	0639	2BFF	1822		2410	FXR1	L	NULL, MRO, IR, E	SET CC= 0000,0001, OR 0010	32524090
	063A		1F80		2411		L	NULL, NULL	TURN OFF E-BIT LATENCY	32524100
)	063B	3230	B008		2412		RLLI	MR1, MRO, 8		32524110
	063C	3251	5F00		2413		NI	MR2,MR1,'F00'	MR2 = FRACTION LEFT 8	32524120
	0000	053D			2414	FXDR2	EQU	*		32524130
)	06 3D	321D	5001		2415		NI	MRO, PSW, '01'	CAPTURE PSW 'L' FLAG	32524140
	063E	3231	507F		2416		NI	MR1, MR1, '07F'	MR1 = EXPONENT	32524150
)	063F	327F	1048		2417		LI	MR3, 48'		32524160.
,	0640	2233	08C4		2418		SX	MR1, MR3, MR1, FXR3, C	COMPARE EXPONENT TO LIMIT	32524170
					2419		MRO C	ORRESPONDS TO FLOAT		32524180
)					2420	*			+: 00000000: 00000001	32524190
,	0641		6081			OVERFLO	XI	MRO, MRO, BIO031, I	+: 80000001 -: 80000000	32524200
	0642		7004		2422		OI	PSW, PSW, '04'	SET V FLAG	32524210
)	0643	2B3F	0810		2423		S	YD, NULL, MRO, D	+: 7FFFFFF -: 8000000	32524220
	0644	3371	8000		2425	FXR3	SI	NULL, MR1,8	COMPARE COUNT TO LIMIT	32524240
	0645		9380		2426	1111		UNDERFLO(NULL)	BRANCH: LOSES ALL PRECISION.	32524250
)	0646		9002		2427			MR1, MR1, 2	SET FOR HEX SHIFTS	32524260
	0647		8880		2428		SRL	YD, MR2, MR1	AND SHIFT.	32524270
	0648		1CCB		2429		AX	MR3,YD,YD,FXR4,C	BRANCH: NO SIGN CONFLICT	32524280
)	0649		0841		2430		SX		FLO, C BRANCH: POSITIVE, CAN'T DO.	32524290
	064A		2FC1		2431				RFLO,C BRANCH: NEG, MAG > '80000000'	32524300
)								•		
,	064B	23FF	084D		2433	FXR4	SX	NULL, NULL, MRO, FXR5	C BRANCH: REALLY POSITIVE	32524320
	064C	2B3F	0090		2434		S	YD, NULL, YD, D	2'S COMPLEMENT, EXIT.	32524330
)	064D	2BFF	1F90		2435	FXR5	L	NULL, NULL, D	EXIT.	32524340
	064E	2B3F	1FBO		2437	UNDERFLO	L	YD, NULL, D, E	LOAD 00000000, SET CC = 0, EXIT.	32524360

,

)

MIXED MODE FLOATING POINT INSTRUCTIONS

0000	0.00							
0000		2439	LGDR1	EQU	*	(16)		32524380
064F	CA9F 9C02	2440		RRD	MR4, YS, IR	HIGH HALF		32524390
0650	2BDF 3E80	2441		AINC	YDI, NULL, YSI			32524400
0651	CABF 9C80	2442		RRD	MR5,YD	LOW HALF		32524410
0652	2BDF 1800	2443		L	YDI, HRO			32524420
0653	2B3F 1A20	2444		L	YD, HR4, E	HIGH HALF, SET CC		32524430
0654	2BDF 3F00	2445		AINC	YDI, NULL, YDI			32524440
0655	2B3F 1A90	2446		L .	YD, MR5, D	LOW HALF; EXIT.		32524450
0000	0556	2448	LPDR1	EQU	*	(33)		32524470
0000	0556	2449	LCDR1	EOU	*	(37)		32524480
0656	2A1F 1F00	2450		ī.	MRO, YDI	REMEMBER R1 SELECT		32524490
0657	CA9F 9C00	2451		RRD	MR4,YS	HIGH HALF, DPFP DATA		32524500
0658	2BDF 3580	2452		AINC	YDI, NULL, YSI	nion mally bill but in		32524510
0659	CA7F 9C30	2453		RRD	MR3,YD	LOW HALF		32524520
065A	2BDF 1800	2454		L	YDI, MRO	RESTORE R1 SELECT		32524530
065B	OBF8 OBOO	2455		EXL	(MR6)(NULL)	ADJUST SIGN BIT		32524540
065C	CBF9 8A00	2456		LW	YD, MR4		DA3	32524540
065D	CBF9 A9B2	2457		LD	YD, MR3, IRD, E		R02	32524550
0030	CBES RSB2	2437		טע	ID, MKS, IKD, E	LOAD LOW, EXII.	NUZ	32324300
0000	055E	2459	STDE1	EQU	*	(62)		325245°0
065E	2ADD 1F80	2460		A	MR6, PSW, NULL	REMEMBER OLD CC		32524590
065F	CA7F 9C80	2461		RRD	MR3,YD	GET DATA		32524600
0660	2BDF 3F00	2462		AINC	YDI, NULL, YDI			32524610
0661	CA9F 9C80	2463		RRD	MR4,YD	LOW HALF		32524620
0662	CAFF 1C80	2464		RRE	MR7,YD	SAVE 'OLD' SINGLE FLOAT REGISTER		32524630
0663	CBF9 8980	2465		LW	YD, MR3	HIGH HALF, NEW DATA		32524540
0664	CBF9 2A20	2466		LE	YD, MR4, E	LOW HALF; ROUND, SET CC.		32524650
0665	CB7F 1C80	2467		RRE	WMDR, YD	GET ROUNDED RESULT.		32524660
0666	CBF9 2BC0	2468		LE	YD, MR7, K	RESTORE 'OLD' DATA IMAGE		32524670
0667	2AFD 1F80	2469		A	MR7, PSW, NULL	GET FLAGS FROM LOAD/ROUND		32524680
0668	2BBF 1B00	2470		Ĺ	PSW, MR6	AND RESTORE OLD -		32524690
0669	33F7 5004	2471		NI	NULL, MR7, 4	ANY ERROR REPORTED ?		32524700
066A	13E1 9B00	2472		BALZ	STDE2(NULL)	BRANCH: NO.		32524710
066B	33F7 5003	2473		NI	NULL, MR7,3	OVERFLOW RESULTED ?		32524720
066C	17EO 98DF	2474	STDE2		AFAUL4(NULL),DW4	BRANCH: YES. (P.23)		32524720
066D	2BFF 1F92	2475	EXIT57	L	NULL, NULL, IRD	EXIT, WITH ENTRY CC.		32524740
		2		-	,,	DELLY WITH DRIVE CO.		32324140

)												
	MODEL 3	250 PROCESSOR	EMULATOR 05-086R	O3A13 (TRAINI	NG)	PAGE	57	23:17:54	07/29/82			
)												
•	FRE	E SPACE										
_	066E		2477	IFP	RXRX1-*			•		R02	32524760	
)	066E		2478	DO	RXRX1-*			•		RO2	32524770	
	066E	0000 0000	2479	DC	FREEWORD			•		R02	32524780	
	066F	0000 0000	2479	DC	FREEWORD			•		R02	32524780	
•	0670	0000 0000	2479	DC	FREEWORD			•		R02	32524780	
	0671	0000 0000	2479	DC	FREEWORD			•		R02	32524780	
2	0672	0000 0000	2479	DC	FREEWORD			•		R02	32524780	
3	0673	0000 0000	2479	DC	FREEWORD					R02	32524780	
	0674	0000 0000	2479	DC	FREEWORD			•		R02	32524780	
•	0675	0000 0000	2479	DC	FREEWORD			•		R02	32524780	
7	0676	0000 0000	2479	DC	FREEWORD			•		R02	32524780	
	0677	0000 0000	2479	DC	FREEWORD			•		R02	32524780	
	0678	0000 0000	2479	. DC	FREEWORD			•		R02	32524780	
)	0679	0000 0000	2479	DC	FREEWORD			•		R02	32524780	
	067A	0000 0000	2479	DC	FREEWORD			•		R02	32524780	
	067B	0000 0000	2479	DC	FREEWORD			•		P02	32524780	
,	067C	0000 0000	2479	DC	FREEWORD			•		R02	32524780	
	067D	0000 0000	2479	DC	FREEWORD			•		R02	32524780	
	067E	0000 0000	2479	DC	FREEWORD			•		R02	32524780	
3	067F	0000 0000	2479	DC	FREEWORD			•		R02	32524780	
	0680	0000 0000	2479	DC	FREEWORD			•		R02	32524780	
	0681	0000 0000	2479	DC	FREEWORD			•		R02	32524780	
•	0682	0000 0000	2479	DC	FREEWORD					P02	32524780	
	0683	0000 0000	2479	DC	FREEWORD			•		P02	32524780	
	0684	0000 0000	2479	DC	FREEWORD			•		R02	32524780	
,	0685	0000 0000	2479	DC	FREEWORD			•		R02	32524780	
			2480	ENDC				•		RO2	32524790	
												- "
8												

3

j

.)

.)

•

S	TR	Т	NG	ΤN	STE	11.5	ሮሞ	TO	NC

0686			2	2482		ORG	·686·	•	R02	32524810
0000	0586		2	2483	RXRX1	EQU	*	STORAGE-STORAGE PREPROCESSOR		32524820
0686	2B9A	-1D80	2	2484		A	MAR, YX, RMDR	CALCULATE ADDRESS	P02	32524830
0687	E83F	1E00	2	2485		L	M7R1, MAR	M7R1 = 1ST OP ADDRESS		32524840
0688	E89F	1F01	2	486		L	M7R4,YDI,DR2IB	IMMEDIATE LEN1 (?)		32524850
			2	2487	*			FETCH XOP HALFWORD FROM 2ND RX		32524860
0689	4 A 1 F	EDCO	2	488		EXB	MRO, RMDR	MRO = YD2, YS2, XOP FIELDS		32524870
0681	E81F	1800	2	2489		L	M7RO,MRO	COPY TO RO.		32524880
068B	£3E0	5080	2	490		NI	NULL, M7RO, '80'	IMM LEN1 SPEC'D ?		32524890
058C	17E1	A3C0		491			RXRX2(NULL)	BRANCH: YES.		32524900
068D	2ABF	1C80	2	2492		L	MR5, YD	LENGTH IS IN REGISTER		32524910
068E	E89F			493		L	M7R4,MR5	T.EN1		32524920
068F	£3C0	800C	2	494	RXRX2		YDT - M7RO - 12	LEN1 SELECT YD2 REGISTER		32524930
0690	E83F		2	2495		L	M7R5,YDI	IMMEDIATE LEN2 (2)		32524940
0691	F3E0			496		NI	NULL, M7RO, 40	IMMEDIATE LEN2 (?) IMM LEN2 SPEC'D ? BRANCH: YES. LENGTH IS IN REGISTER		32524950
0692	17E1			497			RXRX3(NULL)	BRANCH: YES.		32524960
0693	2ABF			498		L	MR5,YD	TENGTH IS IN PEGISTED		32524970
0694	E8BF			499		Ĺ	M7R5,MR5	LEN2		32524980
	0595				RXRX3	EOU	*	10112		32524990
0695	2BDF	1D81	_	501		L	YDI,RMDR,DR2IB	FIRST INDEX; FETCH 2ND HALFWORD	05.5	
0596	227F		-	502		ŜΧ		BRANCH: NO FIRST INDEX SPEC'D	OL ;	32525010
0697	2A7F			2503		L	MR3,YD	FIRST INDEX VALUE		32525020
0698	2A3F				NOX1	Ĺ	MR1, RMDR	TROI TROUK TRESE		32525030
0699	13E5			505			RX2(NULL)	BRANCH: RX2 FORNAT		32525040
069A	37F1			506		NI	NULL, MR1, BIT17, I	RX3. THEN ?		32525050
069B	13E1		_	507			RXEXIT(NULL),DR2IB	BRANCH: RX1.		32525060
• • •					*	D.1. 114	MADAII (NODE, , DRZIB			32525070
069C	4ABF	58C0			RX3	LBR	MR5, MR1	MR5 = INSTR BITS 24:31		32525080
069D	4BDF			510	I.I.J	EXB	YDI, MR1	SELECT SX2 (?)		32525090
069E	23FF		_	511		SX	NULL NULL YDT NOX2 - (BRANCH: NO SX2 SPEC'D.		32525100
069F	2A73			512		A		ADD SX2 VALUE		32525100
0610	3235			2513	NOX2		MR1, MR5, 16	SLIDE PREVIOUS HALF OF A2		32525110
0611	361F			514		LI	MRO,BI16.31,I	SEIDE TREVIOUS HAEL OF AZ		32525120
0612	2110			515		N		LOW HALF OF A2		32525140
06A3	2131			2516		ő		COMBINE HIGH & LOW HALF OF RX3	ם מחח ב	
0614	E053				RXEXIT	λX		E EFFECTIVE ADDRESS 2	ADDRE	32525160
					*		in the plant of the coope	S BII BOILVE RODEBOS 2		32525170
0000	06A5				RX2	EOU	*			32525180
0615	37F1	500D		520		NI	NULL, MR1, BIT17, I	BACKWARDS DISPLACEMENT ?		32525190
0616	17E1			521			RX2.BCK(NULL)	BRANCH: YES.		32525200
0617	3631				RX2.FWD	NI	MR1, MR1, BI17.31, I	KEEP POSITIVE DISPLACEMENT		32525210
0648	223C					AX		GET DISPLACEMENT FROM LOC		32525210
			_		MAZUDOR	****	HA I CLOCTER I TRABALI	OBI DISPLACEMENT PROM LOC		32323220
0000	05A9		2	525	RXDCODE	EQU	*			32525240
06A9	E95C	1F85	_	526			M7R10.CLOC.NULTRFAT	JLT INCR'D LOC; RESET RX FLOPS.		32525250
OGAA	F200			2527		NI	MRO, M7RO, '1F'	GET FUNCTION CODE		32525260
OGAB	3230			528		λI	MR1, MRO, RXRXTAB			32525270
OGAC	33F0			529		SI	NULL, MRO, 5	VALID FUNCTION CODE ?		32525270
OSAD	03F0		_	530			(MR1)(NULL)	START INSTRUCTION.		32525290
OGAE	17FC			531			ILEGAL(NULL)	ILLEGAL FUNCTION. (P.18)		32525300
	.,		4			DILLID	THEOUTHUNDS	IDDUCATE LANCITANO (L. 10)		32323300

PSW, PSW, FFO

(MR6)(NULL)

PRE-ZERO CONDITION CODE

RETURN.

06BC

06BD

33BD 5FF0

03F8 OBOO

2563

2564

NI

BAL

•

32525620

32525530

				2566 2567 2568	* MVTU:	E FOLLO	UT, GRO CONTAINS AN	THE FOLLOWING CONVENTIONS HOLD: 'ESCAPE' OR 'UNTIL' CHARACTER. THE ADDRESS OF A TRANS. TABLE.	32525650 32525660 32525670
				2570 2571 2572 2573	*		BYTE TO BE PROCES	TH THE ADDRESS OF THE NEXT SSED IN THE SECOND OPERAND STRING. S OF ZERO LENGTH, THE ADDRESS STRING START IS RETURNED.	32525690 32525700 32525710 32525720
	05BE			2575		EQU	*	(8C/00) (8C/01) (8C/21) FUNCTION CODE TO R3	32525740
	05BE			2576		- 2 -	*	(8C/01)	32525750
	05BE	4000			MOVEP	EQU	*	(8C/21)	32525760
06BE	£8/F	1800		2578		L	M7R3,MRO GETPAD(MR6)	FUNCTION CODE TO R3	32525770
06C0	1209	ADSO		2579			GETPAD(MR6)	GET PADC, CC=0, STRING ENDS. (P.59)	32525780
U O C U	1205	8,00		2580		BAL	SET.RTN(MR6)	SET INTERRUPT RETURN IN R11 (P.21)	32525790
06C1	EBFF				MOVE1	L	NULL, M7R5 PADIT(NULL)	TEST LEN2:	32525810
06C2		B440		2583		BALNG	PADIT(NULL)	BRANCH: LEN1 NOT > 0	32525820
06C3		028B		2584		S	MAR, M7R2, M7R5, DR1	FETCH BYTE @ (END2-LEN2)	32525830
06C4	5353	2FC9		2585		SDECX	NULL, M7R3, NULL, MOVE2	TEST LEN2: BRANCH: LEN1 NOT > 0 FETCH BYTE 2 (END2-LEN2) 2,C TEST FLAG IN R3: BRANCH IF MOVE OR MOVEP. C MYTU: BRANCH IF A(TRTBL) = 0	32525840
06C5	2255	0147		2586		C V	NULT HOLL SO WHEN	BRANCH IF MOVE OR MOVEP.	32525850
0606		1D8B		2588	MVTU1	SX	MAD DO DEDD DD4	RATU: BRANCH 1F A(TRTBL) = 0	32525860
06C7		6D80			MVTU2	n V	NIIII DA DEDD	FETCH BYTE FROM TRTBL SPEC'D BY GR2 SAME AS 'UNTIL' BYTE IN GRO ? BRANCH: YES.	32525870
0608	13E1			2590		A DAT7	TERMCULE/KU/KRDK	DUME WE ANTIT, BILL IN SKO &	32525880
				2330		DALL	IEARCHAR(NULL)	branch: 1ES.	32525890
06C9	EBFF			2592	MOVE2	L	NULL, M7R4	TEST LEN1	32525910
06CA	17E9			2593		BALNG	OUTPUT.Z(NULL) .	BRANCH: LEN1 NOT > 0	32525920
06CB	EB81			2594		S	MAR, M7R1, M7R4	A(BYTE1) = END1 - LEN1	32525930
06CC	-	1D9B		2595		L	WMDR,RMDR,DW1	STORE OUTPUT BYTE	32525940
06CD	E815			2596		SDEC	M7R5,M7R5,NULL	DECREMENT LEN2,	32525950
06CE	E884			2597		SDEC	H7R4, H7R4, NULL	DECREMENT LEN1,	32525960
06CF 06D0	17FD	B410		2598	WANDA	BALA	MOVE2A(MR6),D	SERVICE ANY INTERRUPT	32525970
שעסט	ווינו	8040		2599	MOVE2A	BALD	MOVET(NULL)	TEST LEN1 BRANCH: LEN1 NOT > 0 A(BYTE1) = END1 - LEN1 STORE OUTPUT BYTE DECREMENT LEN2, DECREMENT LEN1, SERVICE ANY INTERRUPT AND LOOP.	32525980
0000					PADIT			FILLS OUT DESTINATION WITH PADC UT.A,C BRANCH: MYTU DOESN'T PAD.	
06D1		OIDA		2602		SX	NULL, NULL, M7R3, OUTPU	JT.A,C BRANCH: MVTU DOESN'T PAD.	32526010
06D2		1000		2603		L	WMDR, M7RO	PADC FROM RO	32526020
	06D3			2604	PAD.O		*		32526030
06D3		1200		2605		L	NULL, M7R4 OUTPUT. A(NULL) MAR, M7R1, M7R4, DW1 M7R4, M7R4, NULL PAD.O(MR6), D	TEST LEN1	32526040
06D4		B680		2606		BALNG	OUTPUT. A (NULL)	BRANCH: LEN1 EXHAUSTED	32526050
06D5 06D6	EB81			2607		S	MAR, M7R1, M7R4, DW1	STORE PAD @ (END1-LEN1)	32526060
06D7	E884 12DD			2608		SDEC	M/R4,M/R4,NULL	DECREMENT LEN1 BY 1	32526070
0007	1200						PAD.U(RKO),D	PADC FROM RO TEST LEN1 BRANCH: LEN1 EXHAUSTED STORE PAD @ (END1-LEN1) DECREMENT LEN1 BY 1 LOOP.	32526080
A C D C	2200	7001		0644	MUD WALL T			WILL SET C FLAG ENTER HERE TO SET V FLAG (END2-LEN2)	
06D8 06D9	33BD	7004		2011 2642	TERRCHAR	UI	PSW, PSW, 4	WILL SET C FLAG	32526100
06DA	538D EA02	0290		40 12 2612	OUTPUT .Z	ΥŢ	FSW,FSW,4	ENTER HERE TO SET V FLAG	32526110
06DB	203F	182F		2013 26111	OUIPUT.A	3 T V	DA WDA DAD 4	(ENUZ-LENZ)	
3000	2036	1025	;	2614 2615	*	τv	PSW, PSW, 4 PSW, PSW, 4 MRO, M7R2, M7R5 R1, MRO, PAD. 1	THE ADDRESS OF THE NEXT STR2 BYTE TO	32526130
			•	2015				BE PROCESSED IS RETURNED IN GR1.(P.6	132520140

THAIF CLACONOUS CO NOTABORE ANCESCONS CONTRACTOR

)	STRING INSTRUCTIONS						
1		2618			UT, GR1 IS LOADED WI PROCESSED IN THE	IES, THE FOLLOWING CONVENTIONS HOLD: TH THE OFFSET OF THE LAST BYTE E SECOND OPERAND STRING. FOR	32526160 32526170 32526180
)		2620 2621 2622	*		(LOWEST-ADDRESSE	PARE, THIS INDICATES THE FIRST ED) STRING 2 BYTE WHICH DOES NOT SPONDING STRING 1 BYTE; PROVIDED	32526190 32526200 32526210
)		2623 2624 2625				S NOT SHORTER THAN STRING 1. OF LENGTH ZERO BYTES, ZERO	32526220 32526230 32526240
)							
•	0000 06DC	2627	CPAN	EQU	*	(8C/02)	32526260
•	0000 05DC 06DC E87F 1100 06DD EA1F 1100	2628 2629 2630	CPANP		* M7R3,M7R2 MR0,M7R2	(8C/22)	32526270 32526280 32526290
	06DE 283F 1800	2631		L	R1,MR0	• The Mil	32526300
)	06DF 12D9 AD80	2632		BAL	GETPAD(MR6)	GET PADC, CC=0, STRING ENDS (P.59)	32526310
	06E0 12D8 8F00	2633		BAL	SET.RTN(MR6)	SET INTERRUPT RETURN IN R11 (P.21)	32526320
)	0000 05E1	2635	CPAN1	EOU	*		32526340
	06E1 EBFF 1280	2636	01	L	NULL, M7R5	TEST LEN2	32526350
)	06E2 17E9 BDC0	2637		BALNG	CPAN20(NULL)	BRANCH: LEN2 EXHAUSTED. (P.62)	32526360
,	06E3 EBFF 1200	2638		L	NULL,M7R4	TEST LEN1	32526370
	06E4 17E9 BCC0	2639			CPAN10(NULL)	BRANCH: LEN1 EXHAUSTED.	32526390
)	06E5 EB82 028B	2640		S		A(BYTE2) = END2-LEN2	32526390
•	06E6 283F 1E00	2641		L	R1,MAR		32526400
	06E7 2A3F 1D80	2642		L	MR1,RMDR	BYTE2	32526410 32526420
)	06E8 EB81 020B 06E9 2A1F 1D80	2643 2644	CPAN2	S L	MAR, M7R1, M7R4, DR1 MRO, RMDR	A(BYTE1) = END1-LEN1 BYTE1	32526420
	06EA 2BF0 08A0	2645	CPAN3	S	NULL, MRO, MR1, E	(BYTE1-BYTE2); CC = 0, 2, OR 9.	
•	06EB 13E1 BBC0	2646	01 11113		CPAN4(NULL)	BRANCH: STILL EQUAL.	32526450
′	0000 0683	2648 2649	VTCK1 MOU	701	•	AM MEDATNAMION OF CDAN (CDAND	32526470
	0000 05EC	2648	MISMATCH	EQU	•	AT TERMINATION OF CPAN/CPANP, THE ADDRESS OF THE STR2 BYTE	32526480
)		2650	*			AT MISMATCH IS RETURNED IN GR1.	32526490
			*			THIS REFLECTS THE FIRST MISMATCH	32526500
)		2652	*			IN A 'FIND STR1 IN STR2' SEARCH,	32526510
,		2653	*			BUT REQUIRES LEN2 >= LEN1 FOR	32526520
		2654	*			A SENSIBLE RESULT.	32526530
,	06EC EA1F 1180	2655		L	MRO,M7R3	A(STR2 START) FROM R3	32525540
	06ED 2821 0800	2656		S	R1,R1,MRO	OFFSET = A(BYTE2) - A(STR2)	32526550
	06EE 17FD DCC0	2657	PAD.1	BALD	IIPEXIT(NULL)	ZERO IIP BIT, EXIT (P.67)	32526560
)	06EF E884 2F80	2659	CPAN4	SDEC	M7R4,M7R4,NULL	DECREMENT LEN1,	32526580
	06F0 E8A5 2F80	2550	!		M7R5,M7R5,NULL	DECREMENT LEN2	32526590
i	06F1 12DD BC90	2561		BALA		SERVICE ANY INTERRUPT	32526500
,	06F2 17FD 3840	2662	CPAN5	BALD	CPAN1(NULL)	LOOP.	32526610
	0000 05F3	2664	CPAN10	EQU	*	STRING 1 EXHAUSTED (DEST'N)	32526630
	06F3 EB82 028B	2665	CIMHIU	S	MAR, M7R2, M7R5, DR1		32526540
	06F4 283F 1E00	2666		L	R1, MAR	A(BYTE2) TO RETURN OFFSET	32526650
)	06F5 EA1F 1000	2667		Ĺ	MRO, M7RO	PADC TO MRO FOR BYTE1	32526660
,	06F6 223F 1DAA	2668		LX	MR1, RMDR, CPAN3	BYTE2; GO COMPARE.	32526670

MODEL 3250 PROCESSOR EMULATOR 05-086R03A13 (TRAINING)

PAGE 62 23:17:57

07/29/82

STRING INSTRUCTIONS

0000 0	5 F 7	2670 CPAN20	EQU	*	STRING 2 EXHAUSTED (SOURCE)	32526690
06F7	EBFF 1200	2671	L	NULL, M7R4	TEST LEN1	32526700
06F8	17E9 BB00	2672	BALNG	MISMATCH(NULL)	BRANCH: LEN1 ALSO EXHAUSTED. (P.61)	32526710
06F9	EB81 020B	2673	S	MAR, M7R1, M7R4, DR1	A(BYTE1) = END1 - LEN1	32526720
06FA	E23F 1029	2674	LX	MR1,M7R0,CPAN2	PADC TO MR1 FOR BYTE2; GO CHECK.	32526730

ť

į

(

.

ľ

ć

í,

MODEL 3250 PROCESSOR EMULATOR 05-086R03A13 (THAINING)

)	STRING INSTRUCTIONS						
•		2676 2677 2678			T, STRING LENGTHS ON	THE FOLLOWING CONVENTIONS HOLD: E GREATER THAN SPECIFIED IN STRUCTION ARE ASSUMED. NO	32526750 32526760 32526770
•		2680	* * *		MAXIMUM IS IMPOSE	D. PACK PROCEEDS RIGHT-TO-LEFT. PACKED DATA DIGITS IS ALWAYS	32526780 32526790 32526800
•		2683 2684	*		NO INTERRUPT RESU	LTS FROM AN INVALID SIGN OR	32526820 32526830
)		2686 2687	*			ITS 'C' OR 'D' ARE PRODUCED. TING ZERO HAS SIGN DIGIT 'C'.	32526850 32526860
)							
•	0000 06FB 0000 06FB	2689 2690	PMV PMVA	EQU EQU	* * *	(8C/03) (8C/23)	32526880. 32526890
)	06FB 12D8 8F00 06FC E87F 1FA0 06FD 12D9 C680 06FE 3213 8004	2691 2692 2693 2694		BAL L BAL SRLI	SET.RTN(MR6) M7R3,NULL,E GETBYTE(MR6) MR0,MR3,4	SET INTERRUPT RETURN IN R11 (P.21) PRESET FLAGS = 0 GET UNPACKED STR2 SIGNED BYTE (P.64) MOVE SIGN DIGIT RIGHT	32526900 32526910 32526920 32526930
)	06FF 12D9 CA80 0700 12D9 C980 0701 3252 9004	2695 2696 2697		BAL BAL	SGN.CHK(MR6) DIGITCK(MR6) MR2,MR2,4	CHECK FOR VALID SIGN (P.64) CHECK (MR2) FOR VALID DECIMAL (P.64) MOVE DATA DIGIT LEFT	32526940
)	0702 2A92 7800 0703 12D9 C780 0704 E8A5 2F80	2698 2699 2700			MR4,MR2,MR0 STORBYTE(MR6) M7R5,M7R5,NULL	FORM PACKED SIGNED BYTE AND STORE @ (STR1+LEN1) (P.64) DECREMENT LEN2 IN R5,	32526970 32526980 32526990
)	0705 E884 2F80 0706 12D8 8F00	2701 2702 2703	*	SDEC	M7R4,M7R4,NULL SET.RTN(MR6)	LEN1 IN R4. SET INTERRUPT RETURN IN R11 (P.21) IF FAULT, RETRY FROM SIGNED BYTE.	32527000 32527010 32527020
1	0000 0707	2705 2 70 6	PMVLP1	EQU	*	PACK LOOP OPERATES RIGHT-TO-LEFT.	32527040 32527050
ŧ.	0707 E3E5 12C9 0708 17FD CE80 0709 16DD C680	2707 2708 2709	PMVL.1	AX BALD BALD	NULL, M7R5, M7R5, PMVL PUSHP(NULL) GETBYTE(MR6)	.1,C BRANCH: LEN2 NOT EXHAUSTED. LEN2 EXHAUSTED. OUTPUT '00'. (P.65) GET (LOW) ZONED BYTE (P.64)	32527060
•	070A 12D9 C980 070B 2A9F 1900 070C EA65 2F80	2710 2711 2712	_	BAL L	DIGITCK(MR6) MR4,MR2 MR3,M7R5,NULL	CHECK (MR2) FOR VALID DECIMAL (P.64) RETAIN DIGIT IN MR4 GET DECREMENTED LEN2	
•	070D 13E5 C500 070E EB93 110B 070F 325F 100F	2713 2714 2715			PMVL.2(NULL) MAR,MR3,M7R2,DR1 MR2,'OF'	BRANCH: LEN2 EXHAUSTED GET (HIGH) ZONED BYTE DIGIT MASK	32527120 32527130 32527140
•	0710 2A52 5D80 0711 12D9 C980 0712 3252 9004	2716 2717 2718		N BAL SLLI	MR2,MR2,RMDR DIGITCK(MR6) MR2,MR2,4	EXTRACT DATA DIGIT CHECK (MR2) FOR VALID DECIMAL (P.64) POSITION HIGH DIGIT	32527150
•	0713 2A92 7A00 0714 E3E4 1256 0715 13F9 D1C0	2719 2720 2721	PMVL.2	O AX BAL	MR4, MR2, MR4	PACK 3,C BRANCH: LEN1 >= 0 LEN1 < 0. (MR4) MUST BE ZERO. (P.65)	32527180 32527190
i	0716 12D9 C780 0717 F0A5 0002 0718 E884 2F80		PMVL.3	BAL SI	STORBYTE (MR6) M7R5, M7R5, 2 M7R4, M7R4, NULL	STORE PACKED OUTPUT IN STR1 (P.64) DECREMENT LEN2 BY 2, DECREMENT LEN1 BY 1	32527210 32527220 32527230
3	0719 13FD C1D0	2725			PMVLP1(NULL),D	LOOP, ALLOW INTERRUPT.	32527240

0000 071A 071B 071C 071D	071A EB82 2A9F 3274 2253	1D80 50F 0		GETBYTE	POII	BYTE FROM MEMORY & * MAR, M7R2, M7R5, DR1 MR4, RMDR MR3, MR4, *FO* MR2, MR3, MR4, GETB1.	END2 A(BYTE2) = A(STR2) + LEN2 EXTRACT BYTE, HIGH DIGIT TO MR3, LOW DIGIT TO MP2.	32527260 32527270 32527280 32527290 32527300 32527310
0000 071E 071F 0720			2735 2736 2737	STORBYTE	STORI EQU L A BAL	es Byte in Memory a wmdr, Mr4 MAR, M7R1, M7R4, DW1 (MR6)(NULL)	END1 DATA TO STORE A(BYTE1) = A(STR1) + LEN1 RETURN.	32527330 32527340 32527350 32527360 32527370
0000 0721 0722 0723 0724 0725		0B00 7002		PMVFLAGS	EQU SX		DATA QUEUED IN R3 1,C BRANCH: NO SIGNIF IN R3 ALREADY NEGATIVE ? BRANCH: YES. SET G FLAG. RETURN.	32527390 32527400 32527410 32527420 32527430 32527440 32527450
0000 0726 0727 0728 0729	33F2 17E9 33BD		2748 2749 2750 2751 2752 2753	DIGITCK	EQU SI	* NULL,MR2,'09' DIGC1(NULL) PSW.PSW.8	VALID DECIMAL NIBBLE ? BRANCH: YES. QUEUE C-FLAG ACCUMULATE SIGNIFICANCE, B27:31.	32527470 32527480 32527490 32527500 32527510 32527520
0000 072A 072B 072C 072D 072E 0731 0731 0733 0734	13E9 33BD F3E0 17E1 33F0 13E1 33F0 17E1 321F 33BD 03F8	-	2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771	* STANDAR SGN.CHK SGN.CK1	RD SIGNED	KS (MR2) FOR VALID S N DIGIT RETURNED IN * NULL, MRO, '03' SGPLUS(NULL) NULL, HRO, '09' SGN.CK1(NULL) PSW, PSW, '08' NULL, MRO, '20' SGPLUS(NULL) NULL, MRO, '0B' SGMINUS(NULL) NULL, HRO, '0D' SGPLUS(NULL) MRO, '0D' PSW, PSW, 1 (MR6)(NULL) MRO, '0C'	PLUS ? BRANCH: YES. ILLEGAL SIGN DIGIT ? BRANCH: NO. SET C FLAG. "ABSOLUTE" SPEC'D BY C BIT OF XOP ? BRANCH: YES. NEGATIVE ? BRANCH: YES.	32527540 32527550 32527550 32527570 32527580 32527590 32527610 32527620 32527630 32527630 32527630 32527650 32527660 32527660 32527690 32527690 32527700 32527700 32527720 32527720

•	073 Å 073B	12D8 229F			* ROUTIN	ES STO	RE REPRESENTATION OF SET.RTN(NR6) MR4,NULL,PUSH	ZERO TO OUTPUT STRING SET INTERRUPT RETURN IN R11 (P.21) DATA '00'	32527750 32527760 32527770
)	073C 073D	12D8 329F		2780 2781	PUSHU	BAL LI	SET.RTN(MR6) MR4, *30 *	SET INTERRUPT RETURN IN R11 (P.21) DATA '30'	32527790 32527800
)	0000 07 073E	73E 12D9	C840	2783 2784	PUSH	EQU BAL	* PHVFLAGS(MR6)	COLLECT QUEUED FLAGS (P.64)	3252782 0 32527830
)	073F 0740	E3E4 17FD	1241 DCC0	2785 2786	PUSH.0	AX BALD	NULL, M7R4, M7R4, PUSH IIPEXIT(NULL)	.1,C BRANCH: LEN1 NOT < 0 ZERO IIP BIT, EXIT (P.67)	32527840 32527850
)	0741 0742 0743	16DD E884 12DD	2F80	2787 2788 2789	PUSH.1	SDEC	STORBYTE(MR6) M7R4,M7R4,NULL PUSH.O(MR6),D	DECREMENT LEN1	32527860 32527870 32527880
)	•			2791	* ROUTIN	ES TES	T INPUT DATA FOR ZER	O WHEN LEN2 >= 0, LEN1 < 0	32527900
•	0000 07 0744 0745 0746	12D9	C840 2FF2 2F8A	2792 2793	FLUSHU	EQU BAL SDECX	* PHVFLAGS(MR6)	CALLED BY UMV. FLUSHES INPUT DATA. COLLECT QUEUED FLAGS (P.64) 4,C BRANCH: OVERFLOW CASE.	32527910 32527920
)	0000 07 0747	747 12D9	CRNO	2797 2798	FLUSHP	EQU BAL	* PMVFLAGS(MR6)	CALLED BY PMV. FLUSHES INPUT DATA. COLLECT QUEUED FLAGS (P.64)	32527960 32527970
•	0748 0749		2FF2					4,C BRANCH: OVERFLOW CASE (P.67) DIGIT MASK	
•	074A 074B	12D8		2803	FLUSH	BAL	M7R5,M7R5,NULL SET.RTN(MR6)	SET INTERRUPT RETURN IN R11 (P.21)	
}	074C 074D 074E	17FD	12CE DCC0 C680	2805	FLUSH.0 FLUSH.1	AX BALD BALD	TIDEVITALNIIII	H.1,C BRANCH: LEN2 NOT < 0 ZERO IIP BIT, EXIT (P.67) GET BYTE @ END2 (P.64)	32528030 32528040 32528050
•	074F 0750 0751	17E1 E8A5	5000 DC80 2F80	2807 2808 2809		N BALNZ SDEC	GETBYTE(MR6) NULL, MR4, M7R0 ADDCC4(NULL) M7R5, M7R5, NULL	TEST INPUT DATA WITH MASK BRANCH: OVERFLOW CASE. (P.67) DECREMENT LEN2 BY 1	32528060 32528070 32528080
	0752	1 2DD	931 0	2810		RVTV	FLUSH.O(MR6),D	LOOP, ALLOW INTERRUPT.	32528090

	2813 2814 2815	* ALL: A1 * *			S, THE FOLLOWING CONVENTIONS HOLD: E GREATER THAN SPECIFIED IN STRUCTION ARE ASSUMED. NO D. UNPACK PROCEEDS RIGHT-TO-LEFT. PACKED DATA DIGITS IS ALWAYS	32528110 32528120 32528130 32528140 32528150 32528160
	2819 2820	* *		PATA DIGITA	LTS FROM AN INVALID SIGN OR	47578190
	2822	*		STANDARD SIGN DIG	ITS 'C' OR 'D' ARE PRODUCED. TING ZERO HAS SIGN DIGIT 'C'.	32528210
	2823	*		A STRING REPRESENT	TING ZERO HAS SIGN DIGIT 'C'.	32528220
0000 0753 0000 0753 0753 12D8 8F00 0754 E87F 1FA0 0755 12D9 C680 0756 2A1F 1900 0757 12D9 CA80 0758 3210 9004 0759 3253 8004 075A 12D9 C980 075B 2A90 7900 075C 12D9 C780 075D E8A5 2F80 075E E884 2F80 075F 12D8 8F00	2831 2832 2833 2834 2835 2836 2837 2838 2839		EQU EQU BAL L BAL SLLI SRLI BAL O BAL SDEC SDEC BAL	* SET.RTN(MR6) M7R3,NULL,E GETBYTE(MR6) MR0,MR2 SGN.CHK(MR6) MR0,4 MR2,MR3,4 DIGITCK(MR6) MR4,HR0,HR2 STORBYTE(MR6) M7R5,M7R5,NULL M7R4,M7R4,NULL SET.RTN(MR6)	(8C/04) (8C/24) SET INTERRUPT RETURN IN R11 (P.21) PRESET FLAGS = 0 GET BYTE @ END2 (P.64) SIGN DIGIT TO MR0 CHECK FOR VALID SIGN DIGIT (P.64) MOVE SIGN DIGIT LEFT MOVE DATA DIGIT RIGHT, INTO MR2 CHECK (MR2) FOR VALID DECIMAL (P.64) FORM UNPACKED SIGNED BYTE STORE @ END1 (P.64) DECREMENT LEN2 BY 1 IN R5, DECREMENT LEN1 BY 1 IN R4. SET INTERRUPT RETURN IN R11 (P.21)	32528240 32528250 32528260 32528280 32528280 32528300 32528310 32528320 32528330 32528340 32528360 32528360 32528370 32528380
0764 E3E4 1267 0765 2ASF 1A00	2846 2847 2848	UMVL-1 UMVL-2	EQU AX BALD BALD BAL BAL OI BAL SDEC BALL OI A SI SDEC	* NULL,M7R5,M7R5,UNVL. PUSHU(NULL) GETBYTE(MR6) DIGITCK(MR6) NULL,M7R4,M7R4,UNVL. MR2,MR4 FLUSHU(NULL) MR4,MR2,*30* STORBYTE(MR6) MR2,MR3,4 DIGITCK(MR6) MAR,M7R4,NULL FLUSHU(NULL)	UNPACK DATA BYTES 1,C BRANCH: LEN2 NOT < 0 LEN2 < 0. OUTPUT '30' (P.65) GET BYTE @ END2 (P.64) CHECK (MR2) FOR VALID DECIMAL (P.64)	32528400 32528410 32528430 32528440 32528440 32528460 32528470 32528480 32528490 32528500 32528510 32528520 32528530

,		•	
	MODEL 3250 PROCESSOR EMUL	ATOR 05-086R03A13 (TRAINING) PAGE 67 23:18:01 07/29/82	
)	STRING INSTRUCTIONS		
•			
•	0772 33BD 7004	2862 * ROUTINE ADDS V FLAG TO CURRENT CC, EXITS FROM INTERRUPTIBLE 2863 * INSTRUCTION. 2864 ADDCC4 OI PSW,PSW,4 SET V FLAG	32528610 32528620 32528630
•		2866 * THIS ROUTINE ZEROS PSW BIT 14, AND LOADS CLOC WITH THE	32528650
•		2867 * INCREMENTED VALUE COMPUTED ON ORIGINAL ENTRY TO THE INTERRUPTIBLE 2868 * INSTRUCTION, BEFORE TERMINATING TO FETCH THE NEXT USER-LEVEL 2869 * INSTRUCTION.	32528660 32528670 32528680
)	0773 37BD 5101 0774 EB5F 1500	2871 IIPEXIT NI PSW,PSW,BIT140,I ZERO IIP BIT 2872 L CLOC,M7R10 GET INCREMENTED LOC	325287 00 32528710
)	0775 2BFF 1F92	2873 EXIT67 L NULL, NULL, IRD AND EXIT.	32528720

			2875 2876 2877 2878	*		THE PACKED DECIMAL S	THE FOLLOWING CONVENTIONS HOLD: STRING IS ASSUMED TO BE OF LENGTH 31 DATA DIGITS AND A TRAILING	32528740 32528750 32528760 32528770
			2880 2881 2882 2883 2884	* *		LEGAL POSITIVE SIGN LEGAL NEGATIVE SIGN	G ZERO MAY HAVE EITHER A POSITIVE	32528790 32528800 32528810 32528820 32528830
			2886 2887 2888	*		IN ARITHMETIC OVERFL ARE UNCHANGED, BUT N	PACKED DECIMAL NUMBER RESULTS OF THE DESTINATION REGISTERS OF INTERRUPT OCCURS.	32528850 32528860 32528870
			2890 2891			IF AN INVALID SIGN D FORMAT FAULT, REASON	DIGIT IS ENCOUNTERED, A DATA I = 2, OCCURS.	32528890 32528900
			2893 2894			IF AN INVALID DATA D FORMAT FAULT, REASON	DIGIT IS ENCOUNTERED, A DATA V = 3, OCCURS.	32528920 32528930
			2896 2897			THE LARGEST NUMBER 1 +/- 9 223 372 036 85	CHAT MAY BE PROCESSED IS 54 775 807.	32528950 32528960
0000 0776 0777 0778 0779 077A 077B 077C	289A E9BF E81F E9FF E9DF E95C F19F	1D80 1E00 1F05 1FA0 1F80 1F80 100F	2899 2900 2901 2902 2903 2904 2905 2906 2907 2908		EQU A L L L L A LI	* MAR,YX,RMDR M7R13,MAR M7R0,YDI,RFAULT M7R15,NULL,E M7R14,NULL M7R10,CLOC,NULL M7R12,15 SET.RTN(MR6)	* 6F * OPERAND ADDRESS OPERAND ADDRESS ENTRY YD SELECT; RESET PX FLOPS ZERO CC, ACCUMULATOR R15 AND R14 INCREMENTED LOCATION COUNTER VALUE R12 COUNT = [(31 DIGITS+SIGN)/2]-1 ONLY 19 DIGITS MAY CONTAIN DATA. SET INTERRUPT RETURN IN R11 (P.21)	32529000 32529010 32529020 32529030 32529040 32529050 32529060
0000 077E 077F 0780 0781 0782 0783 0784 0785 0786 0787	EB9F 2A7F 3253 12D9 3253 E18C 23FF 12D9 E9AD 12DD	168B 1D80 8004 E7C0 500F 2FC5 1F89 E7C0 3F80 E210 DF80	2911 2912 2913 2914 2915 2916 2917 2918 2919	LPB1B LPB1C	BAL NI SDECK LX BAL AINC BALA	MAR, M7R13, DR1 MR3, RMDR MR2, MR3, 4 TENXPLUS(MR6) MR2, MR3, 'OF' M7R12, M7R12, NULL, LF NULL, NULL, LPB2 TENXPLUS(MR6) M7R13, M7R13, NULL LPB1C(MR6), D LPB1A(NULL)	A(OPERAND BYTE) FROM R13; FETCH. GET MS DIGIT OF BYTE GET (ACCUMULATOR*10)+(MR2) (P.70) GET LS DIGIT OF BYTE PB1B,C DECREMENT DIGIT COUNT BRANCH: SIGN DIGIT COMING. (P.69) GET (ACCUMULATOR*10)+(MR2) (P.70) INCREMENT A(STRING) IN R13 ALLOW INTERRUPT AND LOOP.	32529090 32529100 32529110 32529120 32529130 32529140 32529150 32529160 32529170 32529180 32529190 32529200

0000	0789	2923	LPB2	EQU	*	PROCESS SIGN NIBBLE, DO OUTPUT	32529220
0789	33F2 6003	2924		XI	NULL,MR2,'03'	POSITIVE SIGN ?	32529230
078A	13E1 E500	2925		BALZ	PLUSBIN(NULL)	•	32529240
078B	33F2 0009	2926		SI	NULL, MR2, '09'	VALID SIGN ?	32529250
078C	17E8 9C40	2927		BALNG	FORFAUL2(NULL)	BRANCH: INVALID SIGN DIGIT (P.24)	32529260
078D	33F2 600B	2928		XI	NULL, MR2, OB	MINUS ?	32529270
078E	13E1 E440	2929		BALZ	MINUSBIN(NULL)	BRANCH: IS 'B'	32529280
078F	33F2 600D	2930		XI	NULL, MR2, 'OD'	MINUS ?	32529290
0790	17E1 E509	2931		BALNZ	PLUSBIN(NULL)	BRANCH: NOT 'D'	32529300
0000	0791	2932	MINUSBIN	EQU	*		32529310
0791	E1FF 07D3	2933		SX	M7R15, NULL, M7R15, MIN	IB1,C 2'S COMP R15,	32529320
0792	E9CE 3F80	2934		AINC	M7R14,M7R14,NULL	PROPAGATE CARRY	32529330
0793	E9DF 0700	2935	MINB1	S	M7R14,NULL,M7R14	2°S COMP R14.	32529340
0000	0794	2936	PLUSBIN	EQU	*		32529350
0794	EA5F 1780	2937		L	MR2, M7R15	LS DATA	32529360
0795	EA3F 1700	2938		L	MR1, M7R14	MS DATA	32529370
0796	F3C0 1001	2939		λI	YDI, M7RO, 1	FIGURE ENTRY R1+1 FROM RO	32529380
0797	2B3F 1900	2940		L	YD,MR2	LS DATA OUT	32529390
0798	EBDF 1000	2941		L	YDI, M7RO	RESTORE ENTRY SELECT	32529400
0799	2B3F 18A0	2942		L	YD, MR1, E	MS DATA OUT. SET CC.	32529410
079A	13E5 DCC0	2943		BALL	IIPEXIT(NULL)	EXIT IF NEGATIVE. (P.67)	32529420
079B	2BF1 7900	2944		0	NULL, MR1, MR2	ANY SIGNIFICANCE ?	32529430
079C	13E1 DCC0	2945		BALZ	IIPEXIT(NULL)	BRANCH: NO. (P.67)	32529440
079D	33BD 7002	2946		ΟI	PSW, PSW, 2	SET G FLAG	32529450
079E	17FD DCCO	2947		BALD	IIPEXIT(NULL)	ZERO IIP BIT, EXIT (P.67)	32529460

,

ì

0000	079F	2949	TENXPLUS	FOU	*	ACCUMULATION DOS TO DESCRIPTION	
079F	3372 0009	2950	TENALLUS	SI		ACCUMULATES BCD AS BINARY	32529480
07A0	13E8 9C80	2951			NULL, MR2, '09'	VALID DECIMAL DIGIT IN MR2 ?	32529490
0781	2A9F 1F80	2952		BALG	FORFAUL3(NULL)	BRANCH: INV DATA DIGIT, PACKED (P.	
0712	F3EC 000B	2952		L	MR4, NULL	PREZERO FOR TENXPLO	32529510
07A3	13F1 E940			SI	NULL, M7R12, 11	FAST OVERFLOW CHECK POSSIBLE ?	32529520
07A3	23FF 0938	2954		BALC	TENXPLA(NULL)	BRANCH: NO. BYTE COUNT LOW.	32529530
07A5		2955		SX		L2 LEADING BYTE MUST BE ZERO.	32529540
0785	EABF 1700 EBEE 7780	2956	TENXPLA	L	MR5, M7R14	HIGH HALF ACCUMULATED DATA	32529550
07A0		2957		0	NULL, M7R14, M7R15	ANY DATA ACCUMULATED YET ?	32529560
	13E1 ED00	2958		BALZ	TENXPLO(NULL)	BRANCH: NO. JUST ADD THIS ONE.	32529570
07A8	3295 E00A	2959		MI	MR4, MR5, 10	TIMES 10	32529580
07A9	23F4 2FF9	2960		SDECX	NULL, MR4, NULL, TENXO	VF,C BRANCH: OVERFLOW.	32529590
OTAA	E9DF 1A80	2961		L	M7R14, MR5	KEEP PARTIAL RESULT	32529500
07AB	EABF 1780	2962		L	MR5,M7R15	LOW HALF ORIGINAL DATA	32529610
07AC	32FF 1001	2963		LI	MR7,1		32529620
07AD	22B5 8BEF	2964		SRLX	MRS, MRS, MR7, TENXPLB	C SHIFT LOW HALF RIGHT 1	32529630
07 A E	2AFF 1F80	2965		L	MR7, NULL	IF CARRY-OUT FROM MRS, MR7 IS ZERO	32529540
07AF	3295 E014	2966	TENXPLB	MI	MR4, MR5, 20	ORIGINAL NUMBER TIMES 10	32529650
07B0	23F7 2FF4	2967		SDECX	NULL, MR7, NULL, TENXP	LO,C BRANCH: NO ADJUST NECESSARY	32529660
07B1	32B5 100A	2968		ΑI	MR5, MR5, 10	ADJUST PRODUCT FOR PRE-SHIFT LOSS	32529670
0782	17F1 ED00	2969		BALNC	TENXPLO(NULL)	BRANCH: NO CARRY-OUT	32529680
07B3	2A94 3F80	2970		AINC	MR4, MR4, NULL	PROPAGATE CARRY TO HIGH HALF	32529690
07B4	E1F5 1976	2971	TENXPLO	AX	M7R15, MR5, MR2, TENXP	L1.C ADD NEW DICIT	32529700
07B5	2A94 3F80	2972		AINC	MR4, MR4, NULL	PROPAGATE CARRY	32529700
0786	EICE 1A78	2973	TENXPL1	AX		KPL2,C ADD HIGH HALVES	
07B7	13F9 EE40	2974		BAL	TENXOVF(NULL)	OVERFLOW CASE.	32529720
0788	07E4 0B00	2975	TENXPL2	BALNL			32529730
		2976	*	DUTHT	(HEC)(NOLL)	RETURN IF NOT OVERFLOW	32529740
07B9	17FD DC30	2977	TENXOVE	BALD	ADDCC4(NULL)	CDW ONLY V DIEG DWIN (D 45)	32529750
	5000	2311	TUVOIL	מדעם	VDDCC4(MOTF)	SET ONLY V FLAG, EXIT. (P.67)	32529760

MODEL 3250 PROCESSOR EMULATOR 05-086R03A13 (TRAINING) PAGE 71 23:18:03 07/29/82 STRING INSTRUCTIONS 2979 * FOR THE FOLLOWING STBP INSTRUCTION, THE FOLLOWING CONVENTIONS APPLY: 32529780 2980 * ANY BINARY NUMBER WHICH MAY BE CONTAINED IN 64 2981 * BITS MAY BE CONVERTED TO DECIMAL AND OUTPUT TO 2982 * A PACKED DECIMAL STRING, OF LENGTH 16 BYTES. 2983 * THIS STRING CONSISTS OF 31 BCD DATA DIGITS, FOLLOWED 2984 BY A SIGN DIGIT. 2986 * THE SIGN DIGIT IS 'C' FOR ZERO OR POSITIVE DATA, 2987 * AND 'D' FOR NEGATIVE DATA. 07BA 0000 0000 2989 DC FREEWORD ALIGNMENT FOR TRANSFERS BELOW

07BA	0000	0000	2989		DC	FREEWORD	ALIGNMENT FOR TRANSFERS BELOW	32529880
0000	07BB		2991	STBP1	EOU	*	* 6E * OPERAND ADDRESS RO2 OPERAND ADDRESS	32529900
07BB	2B9A	1080	2992	5151.	λ	MAR, YX, RMDR	OPERAND ADDRESS POS	32529910
07BC	E83F		2993		L	H7D4 WAD	ODERAND ADDRESS NOZ	32529910
07BD	E95C		2994		A	M7R1, MAR M7R10, CLOC, NULL	CLEZKIN WANDED TOCHMICK COMMED ******	
	E99F			•	A T	H/RIO,CLOC, NULL	INCREMENTED LOCATION COUNTER VALUE	
07BE	E99F	11.85	2995		L	M7R12, NULL, RFAULT		
			2996	*			RESET RX FLOPS.	32529950
07BF	F01F	101F	2997			M7R0,31	COUNT FOR 31 DIGITS & SIGN TO RO	32529960
07C0	2149B	1F80	2999		A	MR4, YDP1, NULL	LS HALF INPUT DATA	32529980
07C1	213F	1CAO	3000		L	MR1,YD,E	MS HALF INPUT DATA: SET CC	32529990
			3001	*		• • • • • •	USED TO GENERATE SIGN DIGIT	32530000
07C2	17E5	F180	3002		BAI.NT.	STRP.POS(NHLL)	BRANCH: ALREADY 'POSTTIVE'	32530000
0000	07C3			STBP.NEG	FOIL	*	MIST 3.8 COMPLEMENT	32530010
07C3	229F	0145	3004	DIDITALDO	CA	MDA MIITT WOA CTOD N	1 C TOU UNIT	32530020
07C4	2131		3005		ATNO	MD1 MD1 NUIT	DECEMBER CARRY	32530970
0705		0889		STBP.N1	UTHC	WE WILL WE CODE OF	PROPREMIE CARRI	32530040
0703	2235			21DE•WI	SX	mki, NULL, mki, STBP. U	LS HALF INPUT DATA MS HALF INPUT DATA; SET CC USED TO GENERATE SIGN DIGIT BRANCH: ALREADY 'POSITIVE' MUST 2'S COMPLEMENT 1,C LOW HALF PROPAGATE CARRY 01 HIGH HALF	32530050
07C6	E851	7A00	3008	STBP.POS	0	M7R2.MR1.MR4	ANY POSITIVE DATA ? ADJUST R2.	32530070
07C7	13E0	4B00	3009		BALZ	STBP.ZIP(NULL)	BRANCH: "FAST EXIT" FOR ZERO (P.11)	32530080
07C8	_	7002	3008 3009 3010		OI	PSW, PSW, 2		32530090
0000	0709		3012 3013 3014 3015 3016	STBP.001	EQU	*	CONVERT TO BASE (10**8) LS HALF POS DATA TO R7 MS HALF POS DATA TO R5 ZERO TO R4 SET INTERRUPT RETURN IN R11 (P.21)	32530110
07C9	E8FF	1200	3013		L	M7R7, MR4	LS HALF POS DATA TO R7	32530120
07CA	E8BF	1880	3014		I.	M7R5.MR1	MS HALF POS DATA TO R5	32530130
07CB	E89F	1F80	3015	•	T.	M7R4_NIIT.T.	ZERO TO RA	32530100
07CC	1208	8F00	3016		DAT .	SET PTN(MP6)	כבי דאייבים יים ווכן אד א סוו מסוום מים או סוו (ס	32530140
07CD	F485	F6AF	30 1 8		DI	M7R4,M7R5,TENUP8,I	DIVIDE (0:W1) IN (R4:R5) BY (10**8)	32530170
			30 1 9	*			RETURNS (RE1:Q1) IN (R4:R5)	
07CE	E3E4	1252	3020		ΑX	NULL, M7R4, M7R4, STBP.	.002,C ARITHMETIC COMPARE: IF	32530190
			302 1	* .			RE1 < (10**8)/2 THEN AVOID CORRECTIO	
07CF	F754	06B0	3022		SI	NULL, M7R4, HALFTENS,		
07D0	1351	F480	2022		BALC	STBP.002(NULL)	I BOTH POSITIVE: BRANCH: RE1 < COMPARAND.	32530220
07D1	F484	OGAF	3024		SI	M7R4_M7R4_TENHP8_T	GET (RE1-10**8), AVOID O'FLOW.	32530230
	97D2		3026	STBP.002	EQU	*	SAVE Q1 TO USE BELOW LOAD R6 WITH RE1 FROM R4 DIVIDE (RE1:W2) IN (R6:R7) BY (10**8). RETURNS	32530250
07D2	EADF	1280	3027		L	MR6, M7R5	SAVE Q1 TO USE BELOW	32530250
07D3	ESDF	1200	3028		L	M7R6,M7R4	LOAD R6 WITH RE1 FROM R4	32530270
07D4	F4C7	F6AF	3029		DI	M7R6,M7R7,TENUP8,I	DIVIDE (RE1:W2) IN (R6:R7)	32530280
			3030	*			BY (10**8). RETURNS	32530290
			3031				(RE2:02) IN (R6:R7).	32530300
								5255555

32529790

32529800

32529810

32529820

32529830

32529850

32529860

	0000	07D5		303:	3 STBP.003	EQU	*		32530320
	07D5	E3E6		3034	‡	ΑX	NULL, M7R6, M7R6, STBP	.004, C BRANCH: RE2 NOT NEGATIVE	32530330
	07D6	F4C6	16 N F	3035	5	λI		CORRECTION: RE2 = RE2 + $(10**8)$	32530340
	07D7	E8E7	2F80	3036	5	SDEC	M7R7,M7R7,NULL	02 = 02 - 1	32530350
								• •	
		07D8		3038	STBP.004	EQU	*		32530370
	07D8	E9FF		3039)	L	M7R15, M7R6	RE2 TO R15 FOR OUTPUT	32530380
	07 D9		1300	3040) .	Ľ.	M7R6,MR6	RESTORE SAVED Q1 FROM ABOVE	32530390
	07DA	F4C7	F6AF	304		DI	M7R6,M7R7,TENUP8,I	DIVIDE (Q1:Q2) IN (R6:R7) BY	32530400
				3042	2. *			(10**8); RETURNS (RE3:Q3) IN (R6:R7)	.32530410
	07DB		1300	3044	ŧ	L	M7R14,M7R6	RE3 TO R14	32530430
	07DC	E9BF	1380	3045		L	M7R13,M7R7	Q3.TO R13	32530440
				3046				FOR '7FFF FFFF FFFF FFFF' INPUT,	32530450
				3047				R15 = 0343 CFFF	32530460
				3048	3 **			R14 = 0202 8830	32530470
				3049) **			R13 = 0000 039A	32530480
	07DD	12D8		3050)	BAL	SET.RTN(MR6)	SET INTERRUPT RETURN IN R11 (P.21)	32530490
i	07DE	323F	10FF	3051	1	LI	HR1, FF'	SET 'BYTE READY TO OUTPUT'	32530500
	0000	0.700		205					
	07DF	07DF	4000	3053		EQU	*		32530520
	07DF	E85F		3054		L	M7R2,NULL	PRE-ZERO OUTPUT REGISTER (R2)	32530530
		F280	70E0	3055		01	MR4, M7RO, "EO"	'SIGN-EXTEND' COUNT FROM RO	32530540
	07E1	07E1	0000		STBPLP2B	-	*		32530550
	07E1	33D4 2 1 5F		3057		SRLI	YDI, MR4, 3	GET DATA REGISTER 12, 13, 14, OR 15	
	07E2	EA7F		3058		L	MR2, NULL	PRE-ZERO HIGH HALF	32530570
	07E4	3253		3059		L	MR3,M7YD	ACCESS DATA REGISTER	32530580
	U/£4	3233	LOOM	3060 306 <i>0</i>		DI	MR2,MR3,10	DIVIDE BY 10	32530590
	07E5	E842	7000			0	Mano Mano Mao	RETURNS (REM:QUOT) IN (MR2:MR3)	32530600
	07E6	EB3F		3062		-	M7R2,M7R2,MR2	APPEND CURRENT DECIMAL DIGIT TO R2	32530610
		07E7	1900	3063 3064		L	M7YD,MR3	RETAIN QUOTIENT IN DATA REGISTER	32530520
	07E7	3231	COPP	3065		-		Databas atta	32530630
	07E8	13E1		3066		XI	MR1, MR1, 'FF'	REVERSE FLAG	32530540
	07E9	F280					STBPL2.1(NULL)	BRANCH: GOT A BYTE.	32530650
	07EA	3294		3067		SI	HR4, M7R0, 1	COMPUTE (COUNT-1)	32530660
	07EB			3068		OI	MR4,MR4, EO	'SIGN-EXTEND' COUNT	32530670
	07EC	F042 13F9		3069			M7R2,M7R2,4	SLIDE DIGIT OUT OF PATH OF NEXT	32530680
•	U/EC	1319	r 04U	3070	ı	BAL	STBPLP2B(NULL)	GO GET SECOND DIGIT FOR BYTE	32530690
(0000	07ED		3072	STBPL2.1	EOU	*	OUTPUT DATA BYTE	32530710
	07ED	F17F	17EE	3073		LĪ	M7R11,*+1	UPDATE INTERRUPT RETURN ADDRESS	32530710
	07EE	12D9		3074		BAL	STBPSTOR(MR6)	STORE LEAST SIGNIF DATA BYTE (P.73)	32530720
	07EF	F17F		3075	•	LI	M7R11,*+2	NEW INTERRUPT RETURN	32530740
	07F0	12DC		307€		BALA		SERVICE ANY INTERRUPT	32530740
	07F1	223F		3077		LX	MR1, NULL, STBPLP2	SET 'BYTE NOT READY', LOOP.	32530750
				30,,		~A.A.		PHI PITE HOT WHENT & FOOL	32330700

	MODEL 3250	PROCESSOR	EMULATOR	05-086	R03A13 (TRAINI	NG)	PAGE 7	3 -	23:18:05	07/29/82	•
)	STRING	INSTRUCTIO	ONS									
)				3080						DATA BYTE. ST COUNT EXHAUS		32530780 32530790 32530800
)		82 B004 E0 501F			STBPSTOR		* MR4, M7R2, 4 NULL, M7R0,			POSITION BYTE SIGNED BYTE ?	TO B24:31 AS REQ'D.	32530810 32530820 32530830
•	07F4 17 0000 07F5	E1 FE40		3085	STBP.SGN		STBPS.1(NU	LL)	(BRANCH: NO. DUTPUT SIGNED CAPTURE CC L F		3253 0 84 0 32530850 32530860
)	07F7 2A	73 700C 93 7A00 00 3F80		3088 3 0 89 3090		OI O AINC	MR3, MR3, CO MR4, MR3, MR M7R0, M7R0,	4	1	APPEND FIRST D SET COUNT TO 3	2 TEMPORARILY IN RO	3253 0 87 0 32530880 32530890
)	07FA 32 07FB EB	60 0001 73 8001 81 1980		3092 3093	STBPS.1	SI SRLI A	MR3, M7R0, 1 MR3, MR3, 1 MAR, M7R1, M	R3	1	SET (COUNT-1) DIVIDE BY 2 A(STRING BYTE)		32530900 32530910 32530920
•	07FD F0 07FE 03	7F 1A1B 00 0002 E8 0B00		3094 3095 3 0 96		L SI BALG	WMDR, MR4, D M7R0, M7R0, (MR6)(NULI	2	! !	STORE BYTE DECREMENT COUN RETURN IF POSI	TIVE	32530930 32530940 32530950
)	07FF 17	FD DCCO		3097		BALD	IIPEXIT(NU	LL)	į	ELSE, EXIT (P.	.67)	32530960
)				3102		ENDC						32531010
)												

32531030

.

0800

3104

END

*

)

ASSEMBLED BY	MICROCAL II (32BIT)	NO ASSEMBLY ERRORS	
A	0000 0000		
ABL	0000 0094		
	0000 00CA		
ABL.010	0000 045D	1818	
ABL1	0000 0461	361	
ACCUM	0000 0361	1531 1552 1618	
ACCUM1	0000 0362	1485	
AD	0000 00F4		
ADDCC 1	0000 0522	2063	
ADDCC4	0000 0772	2794 2799 2808 2977	
ADR	0000 0074		
AE	0000 0004		
AER	0000 0054		
AFAULO	0000 025F	1971	
AFAUL 1	0000 0260	1044 1977 1981	
AFAUL2	0000 0261	107 9	
AFAUL3	0000 0262		
AFAUL4	0000 0263	2474	
AFAULT	0000 0266	1048 1049 1050 1052 1055	
ÀН	0000 0094		
AHI	0000 0194		
MHA	0000 0002		
AHM 1	0000 04D4	349	
AΙ	0000 01F4		
AIS	0000 004C		
AL	0000 01AA		
AL1	0000 0421	705	
AL2	0000 0429	1732 1734	
AL3	0000 042F	1742	
AL4	0000 0431	1736 1740	
ALGFAULT	0000 0278	1084 1085	
AM	0000 00A2		
AR	0000 0014		
ASCHEX	0000 0365		
ASCHEX1	0000 0372	1478	
ATL	0000 0008		
ATL.010	0000 0459	1796	
ATL.020	0000 045E	1822	
ATL1	0000 0451	358	
AUTO1	0000 05DE	2279 2282	
CIOTUA	0000 0286	1117	
. В	0000 0035	253 256	
BAL	0000 0082		
BAL2	0000 0085	251	
BALR	0000 0002		
BALR1	0000 0005	57	
BBIT	0000 0008	1243 1292 2032 2045	
BBS	0000 0041	151 157	
BBS 1	0000 0043	152	
BDCS	0000 01CA	1 4 4	
BFBS	0000 0044		
BFC	0000 0086		
BFCR	0000 0006		

```
)
        MODEL 3250 PROCESSOR EMULATOR 05-086R03A13 (TRAINING)
                                                                  PAGE 75 23:18:23
                                                                                             07/29/82
           STRING INSTRUCTIONS
         BFFS
                    0000 0046
)
         BFS
                    0000 0045
                                             154
                                                   160
         BFS1
                    0000 0047
                                             158
         BI00.37
                    0000 0049
                                             897
•
         BI00.15
                    0000 0015
                                            505
         BI00.16
                    0000 0053
                                            1978
         BI0031
                    0000 0081
                                            2421
•
         BI01.31
                    0000 0073
                                            112
                                           1990
          BI02.14
                    0000 013B
         BI03.050
                   0000 000B
                                            2011
•
         BI0305
                    0000 053F
                                            2062
         BI08.15
                    0000 0055
                                            1987
         BI10.14
                    0000 0013
                                            2015
         BI15.31
                    0000 0057
                                            1995
         BI16.20
                    0000 0071
                                            2016
         BI16.30
                    0000 0039
                                            1159 1178
                                                        1230
         BI16.31
                    0000 0017
                                           583
                                                  609
                                                        1012
                                                             1784
                                                                    2022
                                                                          2074 2087 2514
         BI17.31
                    0000 0075
                                           1908
                                                 1958
                                                        1961
                                                              1968
                                                                   2522
         BI1820
                    0000 004D
                                           1144
)
         BITOO
                    0000 005B
                                            94
                                                  219
                                                         928
         BIT01
                    0000 004F
                                            2000 2253
         BIT04
                    0000 0521
                                            2050
)
         BIT08
                    0000 0059
                                            2002
          BIT080
                    0000 0065
                                            2012
          BIT13
                    0000 0009
                                            1674 1692
                                                        2207 2255
)
          BIT14
                    0000 013D
                                           962
                                                  976
                                                        1672 1690
         BIT140
                    0000 0101
                                           1082
                                                 2871
         BIT15
                    0000 000F
                                            1912
)
         BIT16
                    0000 0019
                                            994
                                                 1909
                                                        1959 1962 1969 1979 2227
         BIT160
                    0000 0023
                                            1601
         BIT17
                    0000 000D
                                            2506 2520
)
         BIT18
                    0000 0051
                                           932 1321
         BIT19
                    0000 00C1
                                            1054
         BIT20
                    0000 0183
                                            1616 1677
                                                        1695 2135 2190 2214
ì
         BIT24
                    0000 043F
         BIT25
                    0000 0440
         BIT26
                    0000 0441
)
                    0000 0442
         BIT27
         BIT28
                    0000 0443
         BIT29
                    0000 0444
)
         BIT30
                    0000 0445
         BIT31
                    0000 0446
         BOOT
                    0000 05D3
3
          BRK
                    0000 0110
          BRK 1
                    0000 011A
                                             468
         BRR
                    0000 0007
                                             59
                                                    52
          BTABLE
                    0000 043F
                                            1752
          BTBS
                    0000 0040
          BTC
                    0000 0084
)
          BTCR
                    0000 0004
          BTFS
                    0000 0042
          BUFSW
                    0000 02E0
          BXH
                    0000 0180
```

640

BXH1

0000 04CB

MODEL 3250	PROCESSOR EMULATOR	R 05-086R03A13	(TRA	INING)		PAGE	76	23:18	:48	07/2	9/82		
STRING	INSTRUCTIONS												
BXLE	0000 0182												
BXLE1	0000 04C1	543											
BXLE2	0000 0409	1936											
BXLE3	0000 04D3	1925	1927										
BYTEIO	0000 02AD	1198											
С	0000 00B2												
COFO1	0000 0121	2072											
C1RI	0000 0031	668	813										
CIRX	0000 0029	275	323										
C2	0000 0031	80	115										
C3	0000 002F	130											
CA001	0000 0123	2085											
CBIT	0000 0010	1273											
CBT	0000 OSEE												
CCS	0000 01D0												
CCS1	0000 05E6	763											
CCW	0000 0012	1180	1181	1184	1188	1203	1211	1243	1260	1262	1273	1292	1298
CD	0000 00F2												
CDADSDMD	0000 010B	421	424	427	430	433							
CDR	0000 0072												
CE	0000 00D2												
CER	0000 0052												
CH	0000 0092											•	
CHANEL	0000 0298		1153										
CHANEND	0000 02F6	903											
CHI	0000 0192												
CHVR	0000 0024												
CHVR1	0000 04B8	109											
CHVR2	0000 04BF	1913											
CI	0000 01F2												
CL	0000 00AA												
CLB	0000 01A8												
CLB1	0000 015B	702											
CLH	0000 008A												
CLHI	0000 018A												
CLI	0000 01EA	4000											
CLOOP	0000 030F	1370											
CLR	A000 0000	2014											
COLD.1	0000 05A3	2211											
COLD.2	0000 05AA	2219	2222	2225									
COLD.3	0000 05AE		2222	2225									
COLDSTRT	0000 05A0	2172	409		415								
COMBIL	0000 0436	406		412	415								
COMMON	0000 02B2	1208	1213										
COMMON2	0000 02DD	1067	1202										
COMMONS	0000 02DE		1302	1050	1000								
COMSWAP	0000 0140	622	859	1059	1090								
CONSWAP2	0000 0254	612											
CONSEND	0000 03D0	909	Q II E	040	1613	2224	2222	2264	2280				
CONSER	0000 0300	487	845	910	1613	2201	2233	2204	2280				
CONST4E	0000 0011	475 473											
CONSTICE	0000 0021		1202	1200	1200	1210	1218	12/10	1251	1290	2035	2037	2049
COUNT	0000 0014	1195	1202	1208	1208	1210	1210	1243	1231	1230	2033	2031	2043

```
MODEL 3250 PROCESSOR EMULATOR 05-086R03A13 (TRAINING)
                                                                   PAGE 77
                                                                                 23:19:14
                                                                                              07/29/82
            STRING INSTRUCTIONS
)
                                             2549
          CPAN
                    0000 06DC
          CPAN1
                    0000 06E1
                                             2662
                                             2639
                    0000 06F3
          CPAN10
)
          CPAN2
                    0000 06E9
                                             2674
          CPAN20
                    0000 06F7
                                            2637
                                            2668
          CPANS
                    0000 06EA
•
          CPAN4
                    0000 06EF
                                            2646
                                             2661
          CPAN5
                    0000 06F2
          CPANP
                    0000 06DC
)
                    0000 0012
          CR
          CRC
                                             1281 2327 2343
                    0000 0006
          CRC12
                    0000 00BC
)
          CRC121
                    0000 0540
                                             338
          CRC12B
                                             2076
                    0000 0552
          CRC16
                    0000 00BE
)
          CRC161
                    0000 0547
                                             341
          CRC16B
                    0000 054A
                                             1279 2080
          CRCCK
                    0000 02D5
                                             1274
•
          CRLF
                    0000 0385
                                             1375 1382 1396 1459 1495 1540 1587 1600
                    0000 00BA
                    0000 0087
                                             335
          D1
)
          D2
                    0000 00A5
                                             257
          DAT
                    0000 0013
                                             1139 1142 1151 1152 1159 1178 1184 1185 2079 2086
                    0000 OOFA
          DD
)
          DDR
                    0000 007A
          DΕ
                    0000 00DA
          DECODE
                    0000 031F
                                             1464
          DECODE1
                    0000 0320
                                             1394
          DECODE2
                    0000 0366
                                             1490
          DECTAB
                    0000 034B
                                             1393 1479
                                                         1488 1500
)
          DECTABE
                    0000 035B
                                             1386 1473
          DER
                    0000 005A
                                             745 1120
          DEV
                    0000 0011
                                                        1123 1126 1134 1134 1139 1142 1149 1150
          DFAULT
                    0000 025B
                                              145
                                                   297
          DFAULTX
                    0000 00A7
                                              304
          DFAULTY
                    0000 00A1
                                              305
          DH
                    0000 009A
                    0000 04EC
          DH1
                                              287
          DH2
                    0000 04F0
                                             1967
                    0000 001A
          DHR
          DHR1
                    0000 04ED
                                              92
          DIGC1
                    0000 0729
                                             2751
          DIGITCK
                    0000 0726
                                             2696 2710 2717 2834 2845 2852
          DR
                    0000 003A
          EBIT
                    0000 0080
                                             1181
          ECS
                    0000 01D2
          ENTRY
                    0000 0316
                                             1594
          EPFINT
                    0000 020E
                                              894
          EPSR
                    0000 012A
          EPSR1
                                              509
                    0000 0127
          CTUAKE
                    0000 02BC
                                             1196 1219 1250 1291
          EXBR
                    0000 0128
```

505

EXBR1

0000 0102

Ì

```
STRING INSTRUCTIONS
EXHR
          0000 0068
EXIT10
          0000 0100
EXIT12
          0000 0164
EXIT15
          0000 01P8
EXIT17
          0000 01E5
                                    758
EXIT25
          0000 0297
EXIT27
          0000 02BB
EXIT29
          0000 02F4
EXIT3
          0000 0037
                                     63
EXIT36
          0000 03EF
EXIT37
          0000 0403
EXIT39
          0000 043E
EXIT42
          0000 04A6
EXIT43
          0000 04DA
                                   1955
EXIT45
          0000 0539
EXIT47
          0000 0546
EXIT5
          0000 0069
                                    155
                                           161
EXIT52
          0000 05FB
EXIT53
          0000 0602
EXIT54
          0000 0618
                                   2387
EXIT57
          0000 066D
EXIT6
          0000 009D
                                    254
EXIT67
          0000 0775
EXIT7
          0000 00A4
EXIT9
          0000 00E9
EXSUB
                                   1222
          0000 02B7
EXSUBO
          0000 02B7
                                   1182
EXSUB1
          0000 02B6
                                   1186
EXSUB2
          0000 02B5
                                   1294
FASTMODE
          0000 02A3
FAULT
          0000 020F
                                    848
FAULT.0
                                    846
          0000 0211
FAULT.1
          0000 0220
                                    904
FAULT.2
          0000 0224
                                    902
                                           905
FAULT.3
          0000 0228
                                    914
FAULT.4
          0000 022E
                                    918
FBIT
          0000 0001
                                   1188
                                         2043
FIVES
          0000 007B
                                         2163 2240
                                   2160
FLDR
          0000 007E
FLDR1
          0000 0111
                                    242
FLR
          0000 005E
FLR1
                                    196
          0000 0111
FLR2
          0000 0115
                                    472
FLR3
          0000 0116
                                    474
                                   2795
FLUSH
          0000 074A
FLUSH.0
          0000 074C
                                   2810
FLUSH.1
          0000 074E
                                   2804
FLUSHP
                                   2721
          0000 0747
FLUSHU
          0000 0744
                                   2848
FMTCMD
          0000 00EE
                                   1358
                                   2927
FORFAUL2 0000 0271
FORFAUL3 0000 0272
                                   2951
                                    920
FORFAUL6
          0000 0275
```

PAGE 78

23:19:31

07/29/82

MODEL 3250 PROCESSOR EMULATOR 05-086R03A13 (TRAINING)

FORFAUL7 0000 0276

```
MODEL 3250 PROCESSOR EMULATOR 05-086R03A13 (TRAINING)
                                                                       PAGE 79 23:19:48
                                                                                                07/29/82
            STRING INSTRUCTIONS
          FORFAULT 0000 0277
                                             1083
ì
                                              890
                    0000 026B
          FPPFAUL
          FRD
                    0000 02B1
                                             1212
          FREEWORD 0000 0000
                                              147
                                                    213
                                                           214
                                                                 215
                                                                        216
                                                                              231
                                                                                    395
                                                                                          438
                                                                                                453
                                                                                                      454
                                                                                                             489
                                                                                                                   499
)
                                              516
                                                    519
                                                           522
                                                                 634
                                                                       634
                                                                             634
                                                                                    634
                                                                                          641
                                                                                                665
                                                                                                      690
                                                                                                             693
                                                                                                                   696
                                              707
                                                    708
                                                           717
                                                                 726
                                                                       751
                                                                             752
                                                                                    810
                                                                                         1033
                                                                                               1096
                                                                                                      1097
                                                                                                            2479
                                                                                                                  2479
                                             2479
                                                   2479
                                                          2479
                                                                2479
                                                                      2479
                                                                            2479
                                                                                   2479
                                                                                         2479
                                                                                               2479
                                                                                                      2479
                                                                                                            2479
                                                                                                                  2479
)
                                             2479
                                                   2479
                                                          2479
                                                                2479
                                                                      2479
                                                                            2479
                                                                                   2479
                                                                                         2479
                                                                                               2479
                                                                                                     2479
                                                                                                           2989
          FWT
                    0000 02B0
          FXDR
                    0000 007C
)
          FXDR1
                    0000 062F
                                              240
                    0000 063D
                                             2408
          FXDR2
          FXR
                    0000 005C
)
          FXR1
                    0000 0639
                                              194
          FXR3
                    0000 0544
                                             2418
          FXR4
                    0000 064B
                                             2429
•
          FXR5
                    0000 064D
                                             2433
          GET.END
                    0000 06BA
                                             2556
          GETB1
                     0000 0720
                                             2732
                                                   2742
                                                          2753
)
          GETBYTE
                    0000 071A
                                             2693
                                                   2709
                                                          2806 2829 2844
          GETPAD
                    0000 06B6
                                             2579
                                                   2632
          GO.BY.5
                    0000 01D1
                                              755
                                                    767
)
          HALFTEN8
                    0000 06B0
                                             3022
          HARDSTOP 0000 02FE
                                              907
          HEXASC
                     0000 037D
          HWASSIST
                    0000 02D7
          HWIO
                     0000 02A7
          HWRD
                    0000 02AB
                                             1204
)
          HWRT
                    0000 02AA
          HWRT1
                    0000 02AC
                                             1205
          IDLE
                    0000 03D1
                                             1368 1519 1520 1612
          IF.DELE
                    0000 0341
                                             1425
          IIPCHECK
                    0000 0238
                                              387
                                                    390
                                                           480
          IIPEXIT
                    0000 0773
                                             2657
                                                   2786
                                                          2805
                                                                2943
                                                                      2945 2947
                                                                                 3097
          IIPFAUL
                    0000 0273
                                             1080
                                                   1081
          IIPRESUM
                    0000 023A
          ILEGAL
                    0000 0209
                                               52
                                                    486
                                                           828
                                                                 849
                                                                      1630
                                                                            2220
                                                                                   2300
                                                                                         2531
          INCHR
                    0000 032B
                                             1385
                                                   1411
                                                          1423
                                                                1436
                                                                      1450
                                                                            1451
                                                                                  1452
                                                                                         1462
                                                                                               1469
          INCHD
                     0000 0021
                                             1360
          INDEV
                    0000 0010
                                             1357
                                                    1401
          CINICI
                    0000 0280
                                              844
          IOINT1
                     0000 0281
                                              843
          IOINT2
                    0000 0283
                                              842
)
          IOINT3
                    0000 0285
                                              841
          IOINTX
                    0000 028B
                                             1120
                                                   1123 1126 1135
          IS.AT
                     0000 0395
                                             1442
1
          IS.D
                     0000 03B1
                                             1448
          IS.DOO
                     0000 03BA
                                             1581
          IS.DELE
                    0000 0345
                                             1429
3
          IS.F
                     0000 03AA
                                             1447
          IS.F00
                     0000 03AE
                                             1566
          IS.MINUS
                    0000 0398
                                             1444
          IS.P
                     0000 03BE
                                             1449
```

IS.PLO

0000 039A

1533

```
MODEL 3250 PROCESSOR EMULATOR 05-086R03A13 (TRAINING)
                                                              PAGE 80
                                                                                      07/29/82
                                                                         23:20:08
   STRING INSTRUCTIONS
 IS.PLUS
            0000 0399
                                    1443 1549
 IS.PRMPT 0000 03C9
                                    1405 1441
 IS.R
            0000 0314
                                    1446
 IS.ROD
            8KE0 0000
                                    1557
 ISRST
            0000 041C
                                    1638
 ISSV
            0000 0419
                                    1637
            0000 00B0
 L
 LA
            0000 01CC
            0000 01A6
 LB
 LBR
            0000 0126
 LCDR
            0000 006E
                                     218
 LCDR1
            0000 0656
 LCER
            0000 002E
 LCER1
            0000 001B
                                     123
 LCS
            0000 0041
 LD
            0000 00F0
  LD1
            0000 0512
                                     419
 LDE
            0000 010E
 LDE1
            0000 0117
                                     466
 LDER
            0000 014E
 LDGR
            0000 014C
 LDGR1
            0000 0156
                                     562
 LDPS
            0000 0404
                                    1636
 LDPS1
            0000 0413
                                    1693 1696
 LDR
            0000 0070
 LE
            0000 00D0
 LED
            0000 0108
 LEDR
            0000 0148
  LEDR1
            0000 0151
                                     556
 LEGR
            0000 014A
  LER
            0000 0050
 LEVEL
            0000 0012
                                    1117 1119 1120 1122 1123 1125 1126 1135 1136 1137 1137 1144
  LGDR
            0000 002C
 LGDR1
            0000 064F
                                     121
 LGER
            0000 002A
 LH
            0000 0090
 LHI
            0000 0190
 LHL
            0000 00E6
 LHL1
            0000 015D
                                     404
 LI
            0000 01F0
 LIS
            0000 0048
 LIST
            0000 044C
                                     357
                                           360
                                                 363
                                                        366
 LM
            0000 01A2
 LM1
            0000 048B
                                     625
                                           692
 LM2
            0000 04A5
                                    1858
 LM71
            0000 060E
                                          1714 2188
                                    1691
 LM72
            0000 060F
                                    2361
  LMa
            0000 048F
                                    1689
                                          2184
  LMD
            0000 OOFE
 LMD1
            0000 0624
                                     440
  LMD2
            0000 0626
                                    2390
  TWD9
            0000 052A
                                    1698
                                          2193
 LMD@1
            0000 062B
                                    2397
```

ţ

```
MODEL 3250 PROCESSOR ENULATOR 05-086R03A13 (TRAINING)
                                                                                                 07/29/82
                                                                        PAGE
                                                                                   23:20:20
1
            STRING INSTRUCTIONS
          LME
                     0000 00E4
•
          LHE1
                    0000 015F
                                               401
          LHE2
                    0000 0161
                                               590
          LME3
                    0000 0162
                                               587
•
          TWE9
                    0000 0165
                                              1697
                                                    2192
                    0000 0166
          LME21
                                               596
          LMTAB
                     0000 0490
                                              1857
•
          LMTABE
                    0000 04A1
                                               627
                    0000 OODE
          LPB
          LPB1
                    0000 0776
                                               391
•
          LPB1A
                    0000 077E
                                              2921
          LPB1B
                     0000 0785
                                              2916
                    0000 0788
          LPB1C
                                              2920
)
          LPB2
                    0000 0789
                                              2917
                    0000 0066
          LPDR
          LPDR1
                    0000 0656
                                               207
)
          LPER
                    0000 0026
          LPSTD
                     0000 03EE
                                              1633
          LPSW
                    0000 0184
          LPSW1
                     0000 0245
                                               647
          LPSW2
                    0000 0247
                                              1704
                                                    1705
          LPSWR
                    0000 0030
)
          LPSWR1
                    0000 001D
                                               125
          LR
                     0000 0010
          LRA
                    0000 0006
          LRA.PR2
                    0000 051D
                                              2018
          LRA.PR3
                     0000 053A
                                              2023
          LRA.PRI
                     0000 0518
                                              2003
          LRA.SHAR
                    0000 050F
          LRA1
                     0000 04FE
                                               355
          LRA1.5
                     0000 0504
                                              2007
          LRA2
                     0000 0505
                                              1992
          LRA3
                     0000 050B
                                              2013
          LSSTD
                     0000 03F0
                                              1634
)
          M
                     0000 00B8
          MATINT
                     0000 0172
                                               917
          MD
                    0000 00F8
          MDR
                     0000 0078
          ME
                     0000 00D8
          MEM.1
                     0000 05BE
                                              2248
                                                    2250
}
          MEMLOOP
                     0000 05BA
                                              2256
          MEMTEST
                    0000 05B9
                                              2175
                                                    2212
          MER
                     0000 0058
          MH
                     0000 0098
          MH1
                     0000 04E3
                                               284
          MH2
                     0000 04E7
                                              1957
          MHR
                     0000 0018
          MHR1
                     0000 04E4
                                               89
          MINB1
                     0000 0793
                                              2933
          MINUSBIN
                    0000 0791
                                              2929
          MISHATCH
                    9000 06EC
                                              2672
          MMFEND
                     0000 02FE
                                               906
          MMFINI
                     0000 0230
                                               202
                                                     880
                                                           883 2203
```

934

0000 02F5

MMFINT2

•

)

```
PAGE 82
                                                                                       07/29/82
MODEL 3250 PROCESSOR EMULATOR 05-086R03A13 (TRAINING)
                                                                         23:20:38
   STRING INSTRUCTIONS
  MOVE
            0000 06BE
                                     2548
  MOVE1
            0000 06C1
                                     2599
  MOVE2
            0000 06C9
                                    2585
  MOVE2A
            0000 06D0
                                    2598
  MOVEP
            0000 06BE
  MR
            0000 0038
  MVTU
            0000 06BE
                                     2547
  MVTU1
            0000 06C5
  MVTU2
                                     2587
            0000 06C7
            8A00 0000
  NFAST
            0000 02BF
                                     1189
  NFREAD
                                     1251
            0000 02E3
  NEWRIT
            0000 02CA
  NH
            0000 0088
  NHI
            0000 0188
  NI
            0000 01E8
  NOX1
            0000 0698
                                     2502
  NOX2
            0000 06A0
                                     2511
  NR
            0000 0008
  0
            0000 00AC
  OC
            0000 01BC
  0C1
            0000 0135
                                     732
  OCR
            0000 013C
  OCR 1
            0000 0137
                                      525
                                            536
  OH
            0000 008C
  OHI
            0000 018C
  ΟI
            0000 01EC
  OR
            0000 000C
  OUTCHR
            0000 0389
                                     1384 1461 1503 1512 1514 1521
  OUTCHD
            0000 0023
                                    1363
  OUTDEV
            0000 0011
                                    1362 1415
                                                15 17
  OUTPUT.A
            0000 06DA
                                     2602
                                          2606
  OUTPUT.Z
            0000 06D9
                                    2593
                                    2430
  OVERFLO
            0000 0641
                                          2431
  PAD.0
            0000 06D3
                                     2609
  PAD. 1
            0000 06EE
                                     2514
  PADIT
            0000 06D1
                                     2583
  PB
            0000 00C4
            0000 05FC
  PB1
                                      352
  PBR
            0000 0064
  PBR1
            0000 0603
                                      204
  PLUSBIN
            0000 0794
                                     2925
                                          2931
  PMV
            0000 06FB
                                     2550
  PMVA
            0000 06FB
  PHVFLAGS
            0000 0721
                                     2784 2793 2798
  PHVL. 1
            0000 0709
                                     2707
  PHVL.2
                                     2713
            0000 0714
  PMVL.3
            0000 0716
                                     2720
  PMVLP1
            0000 0707
                                     2725
  POW
            0000 0574
  PPFINT
            0000 0560
                                      847
                                          1403 1610
  PREG. O
            0000 0381
            0000 0378
  PRNTLES
                                     1555 1563 1572
  PRNTREG
            0000 037A
                                     1494 1505 1546
```

```
•
                                                                                               07/29/82
        MODEL 3250 PROCESSOR EMULATOR 05-086R03A13 (TRAINING)
                                                                      PAGE 83
                                                                                  23:20:51
)
            STRING INSTRUCTIONS
                    0000 0376
          PRNTREG6
                                             1378 1381 1542 1589 1591
          PRNTREG8
                    0000 0379
                                             1575
          PROMPT
                    0000 031B
                                             1398
          PROMPIC
                    0000 003C
                                             1383 1460
                    0000 01BE
          PSF
                    0000 03DA
          PSF1
                                             735
          PSFTAB
                    0000 03DF
                                             1627
•
          PUSH
                    0000 073E
                                             2778
          PUSH.0
                    0000 073F
                                             2789
          PUSH. 1
                    0000 0741
                                             2785
•
                    0000 073A
          PUSHP
                                             2708
          PUSHU
                    0000 073C
                                             2843
          PWRDWN
                    0000 0560
                                             1353
)
          PWRUPINT
                   0000 059E
                                             2284
          QTEST
                    0000 0248
                                               99
                                                    503
          QUESTN
                    0000 0328
                                             1445
                                                  1453
                                                         1454
                                                               1455
                                                                     1456
                                                                           1489
                                                                                 1586
                                                                                        1617
          RO
                    0000 0000
                                             1146
                                                   1238
                                                         1718
                                                                            2557
                                                                                  2589
                                                               1862
                                                                     1889
                    0000 0001
          R 1
                                             1147
                                                   1237
                                                         1863
                                                               1891
                                                                     2614
                                                                            2631
                                                                                  2641
                                                                                        2656
                                                                                              2656
                                                                                                    2666
                    0000 000A
          R10
                                             1872
                                                   1900
)
                    0000 000B
          R11
                                              629
                                                   1873
                                                         1901
          R12
                    0000 000C
                                              624
                                                   1061
                                                         1094
                                                               1874
                                                                     1902
                    0000 000D
          R13
                                              623
                                                   1028
                                                         1060
                                                               1091
                                                                     1092
                                                                            1875 1903
          R14
                    0000 000E
                                              551
                                                   1030
                                                         1664
                                                               1667
                                                                     1672
                                                                            1674
                                                                                 1876 1904
                    0000 000F
          R15
                                              552
                                                  1031
                                                         1665
                                                               1877
                                                                     1905
          R2
                    0000 0002
                                             1149
                                                                     2588
                                                   1864
                                                         1892
                                                               2587
                    0000 0003
          RЗ
                                             1150
                                                  1185
                                                        1315
                                                               1865
                                                                     1893
          R4
                    0000 0004
                                             1179 1187 1194 1217 1231 1246 1247 1272 1293 1308 1866
          R5
                    0000 0005
                                             1867 1895
          R6
                    0000 0006
                                             1868 1896
          R7
                    0000 0007
                                             1869
                                                  1897
          R8
                    0000 0008
                                             1870 1898
          R9
                    0000 0009
                                             1871 1899
          RBL
                    0000 OOCE
                    0000 0485
          RBL.010
                                             1845
          RBL1
                    0000 047F
                                              367
                    0000 00EC
          RBT
          RD
                    0000 01B6
          RDCS
                    0000 05ED
                                             2299
          RDCS1
                    0000 05EE
                                             2308
          RDCS2
                    0000 05F2
                                             2303
          RDR
                    0000 0136
          READIT
                    0000 05E2
                                             2270 2272 2274
                                                               2276
          REDCHK
                    0000 0200
                                             1266
                                                   1301
          REL
                    0000 03E9
                                             1632
          RELOAD
                    0000 0588
          RELOADB
                    0000 058C
          RETOLOC
                    0000 01FD
                                              896
          RETOLOC1
                    0000 01FF
                                              827
          RETURN
                    0000 0015
                                             1263
                                                   1266 1276 1299 1301 1313 2076 2080 2108
                    0000 01B2
          RH
          RH1
                    0000 01AE
                                              716
                    0000 0132
          RHR
```

•

)

)

)

RLL

0000 01D6

MODEL 3250	PROCESSOR EMULATOR	05-086R03A13	(TRA	INING)		PAGE	84	23:21	:07	07/2	9/82				
STRING	INSTRUCTIONS														
RMVF	0000 03E7														
RRL	0000 01D4														
RTL	0000 00CC														
RTL.010	0000 047A	1833													
RTL.020	0000 047C	1853													
RTL1	0000 0470	364													
RTRANSL	0000 02EB	1299													
RWBIT	0000 0004		1211	1260	2050										
RX2	0000 06A5	2505													
RX2.BCK	0000 06A8	2521													
RX2.FWD	0000 06A7														
RX3	0000 069C														
RXDCODE	0000 06A9	2517													
RXEXII	0000 06A4	2507 2	2523												
RXRX	0000 0118														
RXRX1	0000 0686	481 2	2477	2478											
RXRX2	0000 068F	2491													
RXRX3	0000 0695	2497													
RXRXTAS	0000 06B1	2528													
S	0000 00B6	2020													
SBIT	0000 0020	1273													
SBT	0000 00EA	12/3													
SCP	0000 01C6														
SCP1	0000 0524	749													
SCP2	0000 0528	742													
SCP3	0000 0532	2042	2044									,			
SCP4	0000 0532	2051													
SD	0000 00F6	2031													
SDR	0000 0076														
SE	0000 0076														
SELFTEST	0000 0575	54													
SELFTST1	0000 0575		2155	2156	2157	2158	2169								
SER	0000 0056	2134	2133	2130	2131	2130	2103								
SET.RIN	0000 0036 0000 023C	2580	2633	2691	2702	2777	2780	2803	2827	2839	2908	3016	3050		
PPI-UIN	0000 0230	2500	2033	2031	2102	2///	2700	2505	2021	2037	2300	50.0	2000		
SETCC0	0000 0460	1725													
SETCC4	0000 0447		1811	1827	1944	2001	2036								
SETCC8	0000 0447		2019	1027	1044	2001	2030								
SCHINUS	0000 0447	2766	2019												
SGN.CHK	0000 0733 0000 072N		2831												
SGN.CK1	0000 072F	2751	2031												
SGPLUS			27611	2768											
SH	0000 0738	2/39	2/04	2100											
	0000 0096														
SHI	0000 0196														
SHOWLOC	0000 0319														
SHOWPSW	0000 0317														
SI	0000 01F6														
SINT	0000 01C4	~ <													
SINT1	0000 0287	746													
SIS	0000 004E														
CIA															
SLA	. 0000 01DE														
SLHA	.0000 01DE 0000 019E														
	. 0000 01DE													,	

```
)
        MODEL 3250 PROCESSOR EMULATOR 05-086R03A13 (TRAINING)
                                                                    PAGE 85
                                                                                  23:21:18
                                                                                                07/29/82
3
            STRING INSTRUCTIONS
          SLL
                    0000 01DA
)
                    0000 0022
          SLLS
          SR
                    0000 0016
          SRA
                    0000 01DC
•
                    0000 019C
          SRHA
          SRHL
                    0000 0198
                    0000 0120
          SRHLS
)
          SRL
                    0000 01D8
          SRLS
                    0000 0020
          SS
                    0000 01BA
•
          SSR
                    0000 013A
          ST
                    0000 00A0
          ST1
                                              296
                    0000 009E
)
          START
                    0000 0001
          STB
                    0000 01A4
                                              695
                                                    729
          STB1
                    0000 01B7
•
          STBP
                     0000 00DC
          STBP.001
                    0000 0709
                                             3006
          STBP.002
                    0000 07D2
                                             3020 3023
          STBP.003
                    0000 07D5
          STBP.004
                    0000 07D8
                                             3034
          STBP.N1
                    0000 0705
                                             3004
)
          STBP.NEG
                    0000 07C3
          STBP.POS
                    0000 0706
                                             3002
                    0000 07F5
          STBP.SGN
•
          STBP.Z1
                    0000 012D
                                              513
                                                    515
          STBP.ZIP
                    0000 012C
                                             3009
          STBP1
                     0000 07BB
                                              388
)
          STBPL2.1
                    0000 07ED
                                             3066
          STBPLP2
                     0000 07DF
                                             3077
          STBPLP2B
                    0000 07E1
                                             3070
)
          STBPLP2C
                    0000 07E7
          STBPS.1
                     0000 07F9
                                             3085
          STBPSTOR
                    0000 07F2
                                              514 3074
          STBR
                    0000 0124
          STBR1
                     0000 013E
                                              498
          STD
                     0000 00E0
)
          STD1
                    0000 0614
                                              394
          STDE
                    0000 0104
          STDE1
                    0000 065E
                                              451
          STDE2
                    0000 066C
                                              2472
          STE
                     0000 0000
          STE1
                     0000 00FF
                                              345
          STFAIL
                    0000 020D
                                              200
          STFAIL2
                    0000 0060
                                              895
          STH
                     0800 0000
          STH1
                     0000 009C
                                               247
          STH
                     0000 01A0
          STH1
                     0000 04A1
                                              689
          STH71
                     0000 0609
                                              1673 1709 2134
          STM72
                    0000 060A
                                             2355
          STND
                     0000 04A7
                                              1670 2128
          STMD
                     0000 00FC
```

436

STHD1

0000 0619

```
MODEL 3250 PROCESSOR EMULATOR 05-086R03A13 (TRAINING) PAGE 86 23:21:30
                                                                               07/29/82
 STRING INSTRUCTIONS
 STMD2
           0000 061B
                                  2376
 STMDa
           0000 061F
                                  1680 2138
 STMD@1
           0000 0620
                                  2382
 STME
           0000 00E2
           0000 01E0
 STME1
                                  398
 STME2
           0000 01E3
                                  791
 STMED
           0000 01F8
                                  1679 2137
 STME21
           0000 01F9
                                 824
 STMTAS
           0000 0488
                                 1883
 STORBYTE
           0000 071E
                                  2699 2722 2787 2836 2850
 STPS
           0000 03F2
                                  1635
 SVC
           0000 0102
 SVC1
                                 743
           0000 0169
 SYSOINT
           0000 0251
 TBIT
           0000 0002
                                  1262 1298
 TBT
           0000 00E8
 TEL
           0000 041F
                                  1639
 TEMP
           0000 0010
                                  1140 1146 1243 1244 1244 1246 1247 1247 1248 1267 1289 1302
 TENS
           0000 0079
                                  2161 2164
 TENUP8
           0000 06AF
                                  3018 3024
                                              3029 3035 3041
 TENXOVE
           0000 0739
                                  2960 2974
 TENXPLO
           0000 07B4
                                  2958 2967
                                             2969
 TENXPL1
           0000 07B6
                                  2971
 TENXPL2
           0000 07B8
                                  2955 2973
 TENXPLA
           0000 07A5
                                  2954
           0000 07AF
 TENXPLB
                                  2964
 TENXPLUS
           0000 079F
                                  2914 2918
 TERMCHAR
           0000 06D8
                                  2590
 THI
           0000 0186
 ΤI
           0000 01E6
 TLATE
           0000 01CE
 TLATE 1
           0000 04DB
                                  761
 TLATE2
           0000 04E2
                                  1953
 TLSU
           0000 05CE
                                  2197 2230
 TRANSL
           0000 02EA
 TRAPOD
           0000 0000
 TRAPFE
           0000 01FE
 TRYKOD
           0000 035B
                                  1547 1556
                                             1564 1578 1592
 TS
           0000 01C0
 TSTDFU
           0000 03D6
                                 1560 1569
                                              630
 TWAIT
           0000 0240
                                 626
                                        628
                                                     829
                                                         933 1330
 TWAIT1
           0000 0241
                                  860 1011
                                             1017 1031 1061 1093 1094 1239
 UFAULT
           0000 0264
                                  1051
 UMV
           0000 0753
                                  2551
 UMVA
           0000 0753
 UMVL.1
                                  2842
           0000 0752
 UMVL.2
           0000 0767
                                  2846
           0000 0760
 UMVLP1
                                  2859
 UNDERFLO
           0000 064E
                                  2426
 UNLOAD.1
           0000 056A
                                  2132
 UNLOAD.2
           0000 056F
 UNLOAD.3 0000 0574
                                  2135
  TIAW
           0000 0243
                                 995
```

```
MODEL 3250 PROCESSOR EMULATOR 05-086R03A13 (TRAINING)
                                                                   PAGE 87 23:21:46
                                                                                           07/29/82
          STRING INSTRUCTIONS
         WARM.1
                   0000 058E
                                          2187
)
         WARH.2
                   0000 0597
                                          2191
         WARMSTRT 0000 0587
                   0000 01B4
         WD
                                          2297
         WDCS
                   0000 05F4
         WDCS1
                   0000 05F5
                                          2318
                   0000 05FA
         WDCS2
                                          2312
         WDR
                   0000 0134
         WH
                   0000 01B0
         WHR
                   0000 0130
         WINDOW
                   0000 023F
                                           968
                                                 977 3076
         WTRANSL
                   0000 02EA
                                          1263
                   0000 OOAE
         XН
                   0000 008E
                   0000 018E
         XHI
         XI
                   0000 01EE
         XR
                   0000 000E
```