

PUBLICATION DRAWING

Part number	4237866
Date	Change number
01 APRIL 79	834807
25 JULY 79	834824

Base form number: SY31-0458
 Title: System/34 5340 System Unit Theory Diagrams Manual

NOTE: All items following the last row of asterisks are to be shipped.

Change number	Form/TNL	Description/Comments
832742	SY31-0458	First release
832742M	SY31-0458	Second release
832850	SY31-0458	Version 1, first customer ship
832964	SN31-6216	TNL to correct the first 6 sections of the manual
833024	SN31-6217	TNL to correct the last 6 sections of the manual
832999	SY31-0458-1	Major revision of manual; Ship new version of manual.
834777	SY31-0458-2	Major revision of manual; Version 3
834807	SN31-6268	TNL to Section 14 to support the new style picker.
834824	SY31-0458-3	Major revision of manual; Version 4

5340
VOLUME
A
MAINTENANCE
ANALYSIS
PROCEDURES
S/N _____
MAP'S 0000-1149
BOOK 1 OF 2

0000-0011 MAP TABLE OF CONTENTS AND DESCRIPTION
0101-0199 SYSTEM ENTRY
0303-0351 INITIAL PROGRAM LOAD
0500-0584 POWER
0700-0782 5211 PRINTER CONTROLLER
0800-0842 3262 PRINTER CONTROLLER
0900-0999 62EH DISK ATTACHMENT
1000-1099 62PC DISK ATTACHMENT
1101-1149 WORK STATION CONTROLLER (PART 1)

5340
VOLUME
A
MAINTENANCE
ANALYSIS
PROCEDURES
S/N _____
MAP'S 1160-89XX
BOOK 2 OF 2

1160-1199 WORK STATION CONTROLLER (PART 2)
1301-1309 CE PANEL
1501-1589 CONTROL PROCESSOR
2101-2105 OPERATOR PANEL
2718-2719 72MD DISKETTE DRIVE
31XX-39XX DATA COMMUNICATIONS ATTACHMENT
41XX-4171 1255 ATTACHMENT
5001-5010 INTERMITTENT FAILURE REPLACEMENT LIST
81XX-89XX ERROR LOG

5340
VOLUME
B
MAINTENANCE
S/N _____
BOOK 1 OF 1

01-000 INTRODUCTION TO MAINTENANCE
02-000 REFERENCE INFORMATION
05-000 POWER
07-000 5211 PRINTER ATTACHMENT
09-000 62EH DISK DRIVE
10-000 62PC DISK DRIVE
11-000 WORK STATION ATTACHMENT
13-000 CE PANEL
15-000 PROCESSING UNIT
21-000 OPERATOR PANEL
23-000 33FD DISKETTE DRIVE
25-000 53FD DISKETTE DRIVE
27-000 72MD DISKETTE DRIVE
31-000 DATA COMMUNICATIONS
40-000 1255 MICR ATTACHMENT
45-000 INSTALLATION INSTRUCTIONS
80-000 ERROR INFORMATION INTRODUCTION
81-000 MAIN STORAGE PROCESSOR
82-000 CONTROL PROCESSOR
83-000 DISK
84-000 DISKETTE
85-000 LINE PRINTER
86-000 WORK STATION CONTROLLER
87-000 5251 DISPLAY STATION
88-000 5256 PRINTER
89-000 DATA COMMUNICATIONS
99-000 DIAGNOSTIC SERVICE GUIDE
PARTS CATALOG

5340
VOLUME
C
THEORY
DIAGRAMS
S/N _____
BOOK 1 OF 1

INTRODUCTION
CONTROL PROCESSOR
MAIN STORAGE PROCESSOR
INTERRUPTS AND CYCLE STEAL REQUESTS
CHANNEL
CONTROL PANELS
62EH DISK DRIVE AND ATTACHMENT
62PC DISK DRIVE AND ATTACHMENT
DISKETTE DRIVE AND ATTACHMENT (LEVEL 1)
DISKETTE DRIVE AND ATTACHMENT (LEVEL 2)
5211 PRINTER ATTACHMENT
ATTACHMENT CONTROLLERS
WORK STATION ATTACHMENT
DATA COMMUNICATIONS
3262 PRINTER ATTACHMENT

5340
VOLUME
D
FIELD
SERVICE
LOGICS
S/N _____
BOOK 1 OF 1

AA000 TABLE OF CONTENTS
AA100 INTRODUCTION
ABXXX CABLE AND PIN INFORMATION
ACXXX PLUGCHARTS
ADXXX NET LISTS AND PIN LISTS
AEXXX SECOND LEVEL LOGIC DIAGRAMS
AFXXX VOLTAGE DISTRIBUTION
AYXXX LOGIC BLOCK SYMBOLOGY
CEXXX CE PANEL
CHXXX CHANNEL
CSXXX CONTROL STORAGE
DXXXX DISKETTE ATTACHMENT LEVEL 1 (DL, DM, AND DX PAGES)
FAXXX DATA COMMUNICATIONS ATTACHMENT
FLXXX 72MD DSKT
FMXXX 72MD D.S.
FXXX 72MD DRIVE
GXXXX DISK ATTACHMENT (GE, GF, AND GV PAGES)
HXXXX 62PC DISK ATTACHMENT (HA, HB, HC, HD, HE, AND HH PAGES)
MRXXX 1255 ATTACHMENT
MSXXX MSP STORAGE
OPXXX OPERATOR PANEL
PAXXX DEVICE ATTACHMENTS FOR CHANNEL
PCXXX CONTROL PROCESSOR
PMXXX MAIN STORAGE PROCESSOR
PRXXX 5211 PRINTER ATTACHMENT
PSXXX PRINTER CONTROLLER
PTXXX 3262 PRINTER ATTACHMENT
PUXXX 3262 PRINTER ATTACHMENT
WSXXX WORK STATION CONTROLLER
YAXXX POWER

EC HISTORY		DRAWING TITLE	
27 DEC 77	832902	VOL C MLM OVERVIEW	
29 JUN 78	832999	MACH 5340	
13 DEC 78	834777	PART NO. 4237998	
C	25 JUL 79	834824	CLASSIFICATION
			JLC 01 DEC 77 IBM CORP



SY31-0458-3

IBM System/34
5340 System Unit
Theory Diagrams Manual

1	Introduction
2	Control Processor
3	Main Storage Processor
4	Interrupts and Cycle Steal Requests
5	Channel
6	Control Panels
7	62EH Disk Drive and Attachment
8	Diskette Drive and Attachment (Level 1)
9	5211 Printer Attachment
10	Attachment Controllers
11	Work Station Attachment
12	Data Communications
13	62PC Disk Drive and Attachment
14	Diskette Drive and Attachment (Level 2)
15	3262 Printer Attachment

Preface

This manual contains information about the operation of the IBM System/34. The manual is for the customer engineer who is troubleshooting a failure that the System/34 MAPs (maintenance analysis procedures) failed to isolate, or for one who wishes to improve his knowledge of System/34 operation. Each major system function is described in a separate section, as listed in the *Contents*.

Customer engineers using this manual are assumed to have been trained on System/34 as described in the *IBM System/34 Technical Service Letter*.

There are several CAUTION messages in this manual. You can use the blank lines below each message to translate the message into your own words.

Note: This manual follows the convention that he means *he or she*.

Related Publications

- *IBM System/34 5340 System Unit Maintenance Manual, SY31-0457*
- *IBM System/34 Control Storage Logic Manual, SY31-0562*
- *IBM System/34 Functions Reference Manual, SA21-9243*
- *IBM System/34 System Data Areas and Diagnostic Aids Handbook, LY21-0049*
- *IBM System/34 Program Products and Physical Setup, Installation and Modification Reference Manual, SC21-7689*
- *IBM System/34 System Support Program Logic Manual: System, LY21-0050*
- *IBM 5211 Printer Maintenance Information*
- *IBM 3262 Printer Maintenance Information*

Fourth Edition (August 1979)

This is a major revision of, and obsoletes, SY31-0458-2 and Technical Newsletter SN31-6268. Because the changes and additions are extensive, this publication should be reviewed in its entirety.

Changes are periodically made to the information herein; before using this publication in connection with the operation of IBM systems, be sure you have the latest edition and any technical newsletters.

Use this publication only for the purposes stated in the *Preface*.

This publication could contain technical inaccuracies or typographical errors. Use the Reader's Comment Form at the back of this publication to make comments about this publication. If the form has been removed, address your comments to IBM Corporation, Publications, Department 245, Rochester, Minnesota, 55901. IBM may use and distribute any of the information you supply in any way it believes appropriate without incurring any obligation whatever. You may, of course, continue to use the information you supply.

Contents

LIST OF ABBREVIATIONS AND ACRONYMS	ix
LEGEND	xiii
INTRODUCTION TO IBM SYSTEM/34	1-1
CONTROL PROCESSOR	2-1
DATA FLOW AND CLOCKS	2-1
Data Flow	2-1
Clocks	2-3
System	2-3
I/O Attachment and Controller	2-4
Storage	2-4
OPERATIONS	2-5
IPL-Customer User Programs	2-5
Control Storage Initial Program Load (CSIPL)	2-5
Main Storage Initial Program Load (MSIPL)	2-6
IPL Timing Sequence	2-7
Display Light Sequence (Byte 0)	2-7
Disk Operation	2-8
Disk Sequence	2-9
62EH Disk Timing	2-11
62PC Disk Timing	2-12
IPL-Customer SSP from Diskettes	2-13
IPL-CE Diagnostics	2-15
Diskette CSIPL Diagnostic Sequence	2-17
Diskette Timing (Level 1 Attachment)	2-18
33FD/53FD CSIPL Flowchart (Level 1 Attachment)	2-19
Diskette Timing (Level 2 Attachment)	2-21
33FD/53FD/72MD CSIPL Flowchart (Level 2 Attachment)	2-22
Error Indications	2-24
CSIPL Switch Options	2-27
Instructions	2-28
Instruction Times	2-28
Sequence and Timing	2-28
Routine Printout	2-29
Mnemonic Listing	2-30
INSTRUCTION EXECUTION	2-32
Signals, Gating Lines, and Logical Functions for Timing Charts	2-32
Branch (B)	2-34
Branch (Stop Condition) (B)	2-35
Branch and Link (BAL)	2-36
Jump on Condition (JC)	2-38
Jump on Condition (Stop Condition) (JC)	2-40

Logical/Arithmetic 1 (XR, ZAR, OR, NCR, NR, OCR, DEC, ACYR, SR, AR, SCYR, INC)	2-42
Condition Code for Logical Operations	2-42
Condition Code for Arithmetic Operations	2-42
Logical/Arithmetic Functions	2-43
Logical/Arithmetic 2 (XR, ZAR, OR, NCR, NR, OCR, DEC, ACYR, SR, AR, SCYR, INC)	2-46
Condition Code for Logical Operations	2-46
Condition Code for Arithmetic Operations	2-46
Logical/Arithmetic Functions	2-47
Load Immediate (LI)	2-50
Compare Immediate (CI)	2-52
Subtract Immediate/Add Immediate (SI, AI)	2-54
Test Mask (TM)	2-56
Set Bits On (SBN)	2-58
Set Bits Off (SBF)	2-60
Storage (LC, LM, STC, STM)	2-63
Instruction List	2-63
Main Storage Access by Control Processor	2-66
Control Processor Control of MSAR	2-67
MSP Bus Line Control	2-68
Main Storage Address Decoding	2-69
Register Control (WMPR, RMPR)	2-73
Instruction List	2-73
Storage Direct (L, ST)	2-76
Move Local Storage Register (MVR)	2-78
Hexadecimal Branch (HBN, HBZ)	2-80
Hexadecimal Move (SRL, SRLD, MZZ, MZN)	2-82
I/O Immediate	2-88
I/O Load or I/O Control Load (IOL, IOCL)	2-94
I/O Sense or I/O Control Sense (IOS, IOCS)	2-96
Sense Interrupt Level Status Byte (SILSB)	2-98
Control Processor Load Function (MPLF)	2-99
Control Processor Sense (MPS)	2-99
I/O Storage (WTCL, WTCH, RDCL, RDCH, WTM, RDM)	2-100
Instruction List	2-100
Jump on I/O Condition (JIO)	2-104
FUNCTIONAL UNITS	2-108
Control Storage	2-109
Storage Address Register	2-109
Micro-Operation Register	2-109
X-Registers and Y-Registers	2-109

Arithmetic and Logic Units	2-110
Arithmetic and Logic Unit Gates	2-111
Arithmetic and Logic Unit Parity Predict	2-111
Storage Data Register	2-112
Local Storage Registers	2-113
Processor Condition Register	2-114
Storage Gate High/Low	2-116
Status 1 Gate	2-117
Status 2 Gate	2-118
ERROR CONDITIONS	2-119
Control Processor Checks	2-119
Processor Errors	2-119
Error Conditions (Second Level)	2-119
Machine Check Interrupt and Processor Check Generation	2-120
MSP Hardware Checks	2-121
Control Processor Checks	2-122
SDR Parity Check Generation	2-123
MOR Parity Check	2-124
Storage Gate High/Low Parity Check and Generation	2-125
ALU Gate High Parity Check and Generation	2-126
ALU Gate Low Parity Check and Generation	2-127
Control Storage SAR Parity Check	2-128
MSP Check Bits 1 and 2	2-129
MAIN STORAGE PROCESSOR	3-1
DATA FLOW AND CLOCK	3-2
Data Flow	3-2
Parity Checking and Generation	3-2
Clock	3-4
OPERATIONS	3-6
Instruction and Execution Cycles	3-6
Sequential Instruction Execution	3-6
I/O Data Movement	3-6
Instruction Formats	3-6
Instruction Fetch Operation	3-8
Addressing	3-10
Direct Addressing	3-10
Indexing	3-10
Address Translation	3-10

INSTRUCTION EXECUTION	3-12
Arithmetic Instructions	3-13
Zero and Add Zoned (ZAZ)	3-13
Add Zoned Decimal (AZ)	3-15
Subtract Zoned Decimal (SZ)	3-16
Recomplement Cycle	3-18
Add Logical Characters (ALC)	3-21
Subtract Logical Characters (SLC)	3-22
Add to Register (A)	3-24
Data Control Instructions	3-26
Move Hexadecimal Character (MVX)	3-26
Move Characters (MVC)	3-28
Edit (ED)	3-30
Insert and Test Characters (ITC)	3-32
Move Logical Immediate (MVI)	3-34
Set Bits On Masked (SBN)	3-35
Set Bits Off Masked (SBF)	3-35
Store Register (ST)	3-36
Load Register (L)	3-37
Load Address (LA)	3-38
Logical Instructions	3-39
Compare Logical Immediate (CLI)	3-39
Compare Logical Characters (CLC)	3-40
Test Bits On Masked (TBN)	3-42
Test Bits Off Masked (TBF)	3-42
Branch on Condition (BC)	3-44
Command Instructions	3-46
Jump on Condition (JC)	3-46
Load Program Mode Register (LPMR)	3-47
Supervisor Call (SVC)	3-48
FUNCTIONAL UNITS	3-50
Main Storage	3-51
Main Storage Address Register	3-51
Operation Register	3-51
Q-Backup Register	3-51

Q-Register	3-51	PORT CARD	5-6	Attachment to Port Lines	5-18	ERROR CONDITIONS	5-56
X-Registers	3-51	Port Parity	5-6	MPXPO Data In—Nine Lines	5-18	Blast Conditions	5-56
Y-Register	3-51	Port Clock	5-8	Service In—One Line	5-18	Blast Condition Because of Time-out Check	5-56
Arithmetic and Logic Unit	3-51	Generation of Port Clock Times	5-8	Microinterrupt Request—Five Lines	5-18	Blast Condition Because Data Bus In Is	
Arithmetic and Logic Unit Parity Predict	3-51	Generation of Port Triggers	5-8	Multidevice Response—One Line	5-18	Not Zero	5-57
Incrementer or Decrementer	3-51	Data Buffer	5-12	Base Cycle Steal Request—One Line		Blast Condition Because of Assigning the	
Decimal Correct	3-52	Port Register	5-13	(Per Device)	5-18	Wrong Device	5-58
Local Storage Register	3-52	Port Checks Register	5-14	Disk/Dskt Block Processor Clock—One Line	5-18	Port Checks	5-59
Program Status Register	3-53	Port Decodes	5-14	Disk/Dskt (Load) BC Req—One Line	5-18	Check Generation	5-59
Status Byte Registers	3-54	Interrupt/Cycle Steal Priority Control		Command Bus In (Bits 0, 1, 2, 3, 4, 5)—Six		Transfer Error	5-60
Status Byte 0 (Sense Only)	3-54	for LSRs	5-14	Lines	5-18	Time-out Conditions	5-61
Status Byte 1 (Load Only)	3-54	Command Bus Out Decode	5-15	Direct Lines—Control Processor/Attachments	5-18	Processor Check Halt	5-62
Status Byte 2	3-54	CONTROL PROCESSOR/PORT CONTROLS	5-16	Power On Reset—One Line	5-18		
Status Byte 3	3-54	Port to Control Processor Lines	5-16	System Reset—One Line	5-18	CONTROL PANELS	6-1
Backup Mode Register	3-54	System Bus In—Nine Lines	5-16	Control Storage Initial Program Load (CSIPL)		OPERATOR PANEL	6-1
Configuration Control Register	3-54	Storage Cycle Request—One Line	5-16	Latch—One Line	5-18	Power Switch	6-1
Address Compare Register	3-54	Advance Time—One Line	5-16	CSIPL Cycle—One Line	5-18	Power Light	6-1
Address Translation	3-55	Block Processor Clock (BPC Tgr)—One Line	5-16	Interface Clock Times—Eight Lines	5-18	Load Switch/Light	6-1
Address Translation Registers	3-55	Interrupt/Cycle Steal LSR Decode—Three		OPERATIONS	5-19	System In Use Light	6-1
Program Mode Register	3-55	Lines	5-16	Burst Cycle Steal Mode	5-19	Power Check Light	6-1
Control Mode Register	3-55	CBI Bit 4 Gated—One Line	5-16	Disk Support Timing	5-19	Thermal Check Light	6-1
ERROR CONDITIONS	3-56	New Channel Check—One Line	5-16	Disk Support Lines	5-19	Processor Check Light	6-1
Main Storage Processor Checks	3-56	Proc Interrupt 1, 2, 4—Three Lines	5-16	Burst Cycle Steal Mode (Operational		Console Check Light	6-1
		I/O Service Request—One Line	5-16	Sequence)	5-20	Immediate Power Off Switch	6-1
		Interrupt Request to Run Latch—One Line	5-16	Base Cycle Steal Mode	5-22	CE PANEL	6-2
INTERRUPTS AND CYCLE STEAL REQUESTS	4-1	Control Processor to Port Lines	5-16	Base Cycle Steal Mode (Operational		Start Switch	6-2
INTERRUPTS	4-1	T4 Through T6—One Line	5-16	Sequence)	5-22	MSP Running Light	6-2
Local Storage Register Stack	4-2	System Bus Out—Nine Lines	5-16	Microinterrupt Level Mode	5-24	Stop Switch	6-2
Interrupt Levels	4-3	I/O Instruction—One Line	5-16	Channel Exerciser Loop Program	5-24	Stop Light	6-2
Interrupt Level 0	4-3	Phase A—One Line	5-16	COMMANDS	5-25	Mode Selector Switch	6-2
Interrupt Level 1—Disk and Diskette	4-3	Machine Check Interrupt—One Line	5-16	I/O Immediate	5-26	CSIPL and MSIPL Switches	6-16
Interrupt Level 2—Communications and		CSY Trigger—One Line	5-16	I/O Load or I/O Control Load (IOL, IOCL)	5-26	Proc Interrupt (Processor Interrupt) Lights	6-16
Fixed Interval Timer	4-3	System Reset—One Line	5-16	I/O Load Instruction	5-27	Reset Switch	6-16
Interrupt Level 3	4-3	T7—One Line	5-16	I/O Load (Big Picture)	5-28	Address/Data and Display/Data Switches	6-16
Interrupt Level 4	4-3	Lamp Test—One Line	5-16	I/O Load (Detail)	5-30	Clock Light	6-16
Interrupt Level 5	4-3	PORT/ATTACHMENT CONTROLS	5-17	I/O Sense or I/O Control Sense (IOS, IOCS)	5-32	Force Clock Switch	6-16
Main Program Level Interrupt	4-3	Port to Attachment Lines	5-17	I/O Sense Instruction	5-33	Check Switch	6-16
Interrupt/Cycle Steal Priority		MPXPO Bus Out—Nine Lines	5-17	I/O Sense (Big Picture)	5-34	CE Start Switch	6-16
Encode and LSR Selection	4-4	Control Out Pwr—One Line	5-17	I/O Sense (Detail)	5-36	Lamp Test Switch	6-16
MSP Set Interrupt Level 5	4-5	Service Out Pwr—One Line	5-17	Sense Interrupt Level Status Byte (SILSB)	5-38	Stor Sel (Storage Select) Switch	6-16
CONTROL PROCESSOR AND MAIN STORAGE		Command Bus Out 0, 1, 2—Three Lines	5-17	Sense Interrupt Level Status Byte (Big		Add Comp (Address Compare) Switch	6-17
PROCESSOR COMMUNICATION	4-6	Strobe Pwr—One Line	5-17	Picture)	5-38	Comm Dply (Communications Display)	
CONTROL PROCESSOR AND CHANNEL		Transfer Error—One Line	5-17	Sense Interrupt Level Status Byte (Detail)	5-40	Switch	6-17
COMMUNICATION	4-7	Disk Burst Mode Gated—One Line	5-17	Control Processor Load Function (MPLF)	5-42	Dply Pwr Chk (Display Power Check)	
CHANNEL	5-1	Disk Strobe—One Line	5-17	Control Processor Sense (MPS)	5-42	Switch	6-17
INTRODUCTION	5-1	CSY Trigger—One Line	5-17	I/O Storage (WTCL, WTCH, RDCL, RDCH,		Pwr Fault Dply (Power Fault Display)	
DATA FLOW	5-1			WTM, RDM)	5-43	Switches	6-17
I/O Instructions	5-2			I/O Storage (Load—Big Picture)	5-44		
Processing Unit Storage Link to I/O				I/O Storage (Load—Detail)	5-46		
Attachments	5-2			I/O Storage (Sense—Big Picture)	5-48		
Control Processor Local Storage Register				I/O Storage (Sense—Detail)	5-50		
Link to I/O Attachments	5-2			Jump on I/O Condition (JIO)	5-52		
Control Processor Jump on I/O Condition				Jump on I/O Condition (Big Picture)	5-52		
Link to I/O Attachments	5-5			Jump on I/O Condition (Detail)	5-54		

62EH DISK DRIVE AND ATTACHMENT	7-1
INTRODUCTION	7-1
62EH Disk Drive	7-1
Subframe	7-2
Grounding	7-2
Disk Enclosure	7-2
Disk Spindle	7-3
Transducer	7-3
Actuator Lock	7-3
Actuator	7-4
Actuator Position Indicator	7-4
Circuit Locations	7-4
Motor and Brake	7-4
Write Safety	7-5
Data Unsafe Conditions	7-5
File Ready	7-5
Disk Speed	7-5
Power On	7-5
Disk Format	7-5
Data Tracks	7-5
Sector Format	7-6
Disk Addressing	7-7
Servo Tracks	7-8
Landing Zone	7-8
Guard Band	7-8
Data Recording	7-8
Actuator Movement	7-9
Seek	7-9
Recalibrate	7-9
Servo Track Follow	7-10
Head Alignment and Disk Description	7-11
Missing Clock Pulse and Position Pulses	7-11
Guard Band	7-11
Behind Home	7-11
DATA FLOW	7-12
OPERATIONS	7-13
Write Identification	7-14
Read Identification	7-15
Write Data	7-16
Read Data	7-18
Read Diagnostic	7-18
Read Verify	7-18
Scan Read Data Equal	7-20
Scan Read Data Low or Equal	7-20
Scan Read Data High or Equal	7-20
Write Circuits	7-22
Write	7-22
Write Waveshapes	7-23
Read Circuits	7-26
Read	7-26
Read Waveshapes	7-27

Track Follow Principles	7-30
Track Follow	7-30
Track Follow Waveshapes	7-31
Servo Clock	7-32
Servo Clock Waveshapes	7-33
Phase Lock Oscillator	7-34
Phase Lock Oscillator Synchronization	7-34
Recalibrate Operation	7-35
Disk Ready	7-37
Seek Operation	7-38
Seek	7-38
Actuator Feedback During Seek	7-39
Seek Waveshapes	7-41
Power On and Off	7-42
Power On and Seek Home	7-43
Cycle Steal	7-44
Cycle Steal from the Control Processor	7-44
Cycle Steal to the Control Processor	7-45
Control Storage Initial Program Load	7-46
Command Bus In	7-47
COMMANDS	7-48
I/O Load Command—I/O Control Load Command	7-48
I/O Sense Command—I/O Control Sense Command	7-50
Sense Interrupt Level Status Byte Command	7-52
Jump on I/O Command	7-54
ERROR CONDITIONS	7-56
Write Data Echo Check	7-56
DBO Parity Check	7-57
Cycle Steal Overrun Check	7-58
Overrun Circuit Description	7-58
SERDES Check	7-60
Cyclic Redundancy Check	7-61
Sector Check	7-62
Sector Check Circuit Description	7-62
Not Valid Seek Address	7-63
Write Check	7-64
Channel Transfer Check	7-65
Sector Sync Check	7-66
Off Track Check	7-67
PLO Out of Sync	7-68
Interrupt Time-out Check	7-69
Data Unsafe	7-70
JUMP ON I/O CONDITIONS	7-71
Sector Hit	7-72
Scan Hit	7-73
INPUT/OUTPUT AND SENSE LINES	7-75
Output Bus Lines	7-75
Input Bus Lines	7-75
Sense Lines Used with MAPs	7-76

33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1)	8-1
INTRODUCTION	8-1
Diskette Addressing	8-1
33FD Diskette Drive	8-2
33FD Diskette Drive Assembly	8-2
33FD Operating Sequences	8-3
Frequency Modulation Read and Write Circuits	8-4
Diskette 1 Format	8-5
53FD Diskette Drive	8-6
53FD Diskette Drive Assembly	8-6
53FD Operating Sequences	8-7
Modified Frequency Modulation Read and Write Circuits	8-8
Diskette 2D Format	8-9
DATA FLOW	8-11
OPERATIONS	8-12
Seek Operations	8-12
Seek Data Flow	8-13
Read Operation	8-14
Read Data Flow	8-17
Write Operation	8-18
Write Data Flow	8-19
Find Sector Identification Operation	8-20
Find Sector Identification Data Flow	8-23
Write Sector Identification Operation	8-24
Write Sector Identification Data Flow	8-25
COMMANDS	8-26
I/O Load Command	8-26
I/O Sense Command	8-28
I/O Control Load Command	8-30
Write Byte or Write Address Mark Byte Command	8-32
Write Data Trigger	8-34
Write Cyclic Redundancy Character Byte Command	8-35
Seek to Next Track Command	8-37
Search for Address Mark Byte Command	8-38
I/O Control Sense Command	8-40
Sense Interrupt Level Status Byte Command	8-43
Jump on I/O Command	8-44
FUNCTIONAL UNITS	8-46
Data Separator	8-46
Index Counter	8-46
Ready Counter	8-47
Control Storage Initial Program Load Track Counter	8-47
Write Clock and Write Bit Ring	8-47
Read Clock and Read Bit Ring	8-47
Cyclic Redundancy Character Shift Register	8-48
Interrupt 1 and Interrupt 4 Requests	8-49
ERROR CONDITIONS	8-50
Fast Check	8-52
Not Ready	8-52

Missing Erase Current and Unexpected or Erase Current Present	8-53
ID Not Found (Missing Record)	8-53
Read Overrun Check	8-54
Write Overrun Check	5-54
Write Parity Check	8-54
5211 PRINTER ATTACHMENT	9-1
INTRODUCTION	9-1
Circuit Locations	9-1
Printer Interface	9-1
DATA FLOW	9-2
FUNCTIONAL UNITS	9-3
OPERATIONS	9-13
Printer Commands	9-13
Example of Print Operations	9-14
Printing Operations	9-15
Spacing Operations	9-15
COMMANDS	9-16
I/O Load Command	9-16
I/O Control Load Command	9-18
I/O Sense Command—I/O Control Sense Command	9-20
Sense Interrupt Level Status Byte Command	9-22
Jump on I/O Command	9-24
ERROR CONDITIONS	9-26
INPUT/OUTPUT LINES	9-28
Hammer Interface Lines	9-28
Control Interface Lines	9-30
Operator Panel Interface Lines	9-31
ATTACHMENT CONTROLLERS	10-1
INTRODUCTION	10-1
DATA FLOW AND FUNCTIONAL UNITS	10-2
Data Flow	10-2
Functional Units	10-3
CONTROLLER LINES	10-4
Lines to the Controller	10-4
Lines from the Controller	10-4
Data Bus Lines	10-4
Storage Select Lines	10-4
Storage Data Lines	10-5

WORK STATION ATTACHMENT	11-1	Examples of SDLC Commands and Responses	12-9	IBM 1200 BPS Integrated Modem	12-62	DATA FLOW	13-8
INTRODUCTION	11-1	Systems Network Architecture	12-10	Nonswitched Network Interface	12-62	System I/O Channel Interface	13-10
DATA FLOW	11-2	SNA/SDLC Data Relationship	12-10	Switched Network Interface	12-64	Common Adapter Interface	13-10
FUNCTIONAL UNITS	11-3	Types of Network Addressable Units	12-10	1200 BPS Transmit Operations	12-66	State Counter	13-10
Channel Interface	11-3	Physical Configuration	12-10	Receive Operations	12-66	Controller	13-10
Controller Interface	11-4	SNA/SDLC Buffer	12-12	Automatic Answering	12-66	Buffer Storage	13-10
Serial Interface	11-5	Modems and Interfaces	12-19	1200 BPS Integrated Modem Tests	12-67	Oscillator and Clocks	13-10
SERIAL INTERFACE TO WORK STATIONS	11-6	COMMUNICATIONS ADAPTER	12-20	Line Plate for Public Switched Network	12-68	Disk Drive Interface	13-11
Data Transmissions	11-6	Data Flow	12-20	IBM 2400 BPS Integrated Modem	12-68	Write Data Flow	13-11
Phase Encoded Data	11-6	Functional Units	12-21	Operation	12-68	Read Data Flow	13-11
Predistorted and Distorted Data	11-7	Adapter Controls	12-24	2400 BPS Transmit Data Flow	12-72	OPERATIONS	13-12
Differential Data	11-7	System Level Interface	12-28	2400 BPS Receive Data Flow	12-74	Operation Sequence	13-12
Bit Synchronization	11-8	Queue	12-28	Unclamp Demodulation Circuits	12-74	Read ID	13-14
Frame Synchronization	11-8	Input/Output Blocks	12-28	Switched Network and Automatic Answering	12-76	Read Data	13-15
Line Turnaround	11-8	Operations	12-28	Operation	12-76	Read Diagnostic	13-15
Typical Transmission Sequences	11-8	BSC Receive Only	12-28	2400 BPS Integrated Modem with Switched	12-77	Read Verify	13-15
Examples of Transmission Sequences	11-9	BSC Receive Initial Delayed (Multipoint)	12-31	Network and Automatic Answering	12-77	Write ID	13-16
Commands	11-11	BSC Receive Initial (Point-to-Point)	12-31	Switched Network Backup (SNBU), Wrap,	12-78	Write Data	13-17
Frame Formats	11-11	BSC Receive Initial (Multipoint)	12-31	and Line Connections	12-78	Scan Equal, Scan High or Equal, Scan	
OPERATIONS	11-12	BSC Transmit/Receive Overlay	12-31	Switching and Jumpers for 2W/4W, SNBU,	12-79	Low or Equal	13-18
Displaying a Message	11-13	BSC Transmit/Receive Initial (Multipoint)	12-32	Wrap, and Line Connections	12-79	Diagnostic Operations	13-19
Transmit and Receive Operations	11-14	BSC Transmit/Receive	12-33	DIGITAL DATA SERVICE ADAPTER	12-80	Load Seek Required Address Direct	13-19
Transmit Operation	11-14	BSC Transparent Operations	12-36	Transmission Rates	12-80	Load Seek Control Direct	13-19
Receive Operation	11-15	BSC Multipoint Operations	12-37	Transmission Signal	12-80	Sense File Direct	13-19
COMMANDS	11-16	SDLC Transmit Operations	12-38	Line Control Characters	12-80	Sense File Diagnostic Sense Bytes	
I/O Load Command	11-16	SDLC Receive Operations	12-39	Idle	12-80	1, 2, and 3	13-19
I/O Control Load Command	11-18	Commands	12-42	Zero Suppression	12-81	Sense File Diagnostic Sense Bytes	
I/O Sense Command	11-20	I/O Load Command-I/O Control Load	12-42	Out of Service	12-81	1, 2, and 3 256 Sample Test	13-19
Jump on I/O Command	11-22	Command	12-42	Line Control Character Flow	12-82	Sense File Diagnostic Wrap	13-19
Sense Interrupt Level Status Byte Command	11-23	Load/Sense Buffer	12-44	Interface Lines	12-83	Disk Speed Timing Diagnostic	13-19
ERROR CONDITIONS	11-24	Load Time-out Clock and Registers	12-45	62PC DISK DRIVE AND ATTACHMENT	13-1	Timed Seek Diagnostic	13-19
Controller Storage Parity Check	11-25	Load Timing Chart	12-47	INTRODUCTION	13-1	Read Data with Data Repeat	13-19
Controller DBO/DBI Parity Check	11-27	I/O Sense Command	12-48	62PC Disk Drive	13-1	Read Common Adapter Buffer Storage	13-19
Long Time-out Check	11-27	Sense Data, Registers, and Interrupt		Grounding	13-1	Common Adapter File Control Block	13-20
Serial Parity Check	11-28	Conditions	12-50	Subframe	13-1	Loading and Sensing the Common Adapter	
Work Station Controller Check (Any Check)	11-28	Sense Data Timing Chart	12-51	Disk Enclosure and Spindle Brake	13-1	File Control Block	13-24
Channel DBO Parity Check	11-28	Sense Microinterrupt Level Timing Chart	12-53	Actuator Lock	13-1	Loading the Common Adapter File	
BASE CYCLE STEAL	11-29	Error Conditions	12-54	Drive Motor Assembly	13-1	Control Block	13-24
INPUT/OUTPUT LINES	11-30	Adapter Check	12-54	Attachment	13-1	Sensing the Common Adapter File	
DATA COMMUNICATIONS	12-1	Data Set (Not) Ready	12-55	Circuit Locations	13-2	Control Block	13-24
INTRODUCTION	12-1	Abortive Disconnect	12-55	DISK FORMAT	13-3	Interrupts	13-28
Data Communications Systems	12-1	Receive Time-out	12-55	Cylinders	13-3	Burst Mode Cycle Steal	13-30
Data Communications Networks	12-1	Invalid ASCII Character	12-55	Tracks	13-3	Servo Tracks and Servo Track Follow	13-34
Point-to-Point Network	12-1	Invalid Frame	12-55	Servo Track	13-3	Access Locating	13-34
Multipoint Network	12-1	Secondary SDLC Time-out (Inactivity	12-55	Data Track	13-3	Dedicated Servo	13-34
Binary Synchronous Communications	12-2	Timer)	12-55	Guard Band	13-3	Track Follow Waveshapes	13-38
BSC Message Format	12-2	Primary SDLC Time-out (Idle Detect)	12-55	Landing Zone	13-3	Sample Servo	13-39
Transmit and Receive Storage Contents of		and Nonproductive Timer)	12-55	Sectors	13-4	Sample Servo Waveshapes	13-40
Message	12-4	Block/Frame Check Error	12-55	Data Recording	13-6	Access Operations	13-42
EBCDIC, ASCII, and Line Control Characters	12-5	DBO Parity	12-55	Reading and Writing Data	13-6	Starting the Operation	13-42
Synchronous Data Link Control	12-6	Diagnostics	12-56	DATA PROTECTION	13-7	Performing the Operation	13-44
Frame Format	12-6	Diagnostic Mode and Wrap Test	12-56	Data Unsafe Conditions	13-7	Seek Calibration Sequence	13-44
Control Field Formats	12-7	Internal Clock Feature	12-60	Not Ready	13-7	Seek Waveshapes	13-46
Primary Station Commands and Secondary		EIA/CCITT Line Adapter	12-61	Power On and Power Off	13-7		
Station Responses	12-8	MODEMS	12-62				

Reading and Writing Data	13-47
Head Selection	13-47
Writing Data	13-48
Reading Data	13-49
Write Waveshapes	13-50
Read Waveshapes	13-52
Power On and Power Off Operations	13-54
Power Sequence	13-54
Emergency Power Off	13-55
Control Storage Initial Program Load	13-56
Common Adapter Initial Program Load Operation	13-56
Command Bus In	13-58
COMMANDS	13-60
I/O Load Command-I/O Control Load Command	13-60
I/O Sense Command-I/O Control Sense Command	13-62
Sense Interrupt Level Status Byte Command	13-63
Jump on I/O Condition Command	13-64
Common Adapter Commands	13-65
Common Adapter Command Descriptions	13-69
ERROR CONDITIONS	13-70
Channel Adapter Sensed Errors	13-71
Disk Drive Sensed Errors	13-72
Common Adapter Sensed Errors	13-73
INPUT/OUTPUT LINES	13-78
Lines Between the Channel and the Channel Adapter	13-79
Lines Between the Channel Adapter and the Common Adapter	13-80
CA Data Bus (18 Lines, Bidirectional)	13-80
Tag Bus (9 Lines)	13-80
Lines Between the Common Adapter and the 62PC Disk Drive	13-80
Dedicated Cable	13-80
Bus Cable	13-81

33FD/53FD/72MD DISKETTE DRIVE AND ATTACHMENT (LEVEL 2)	14-1
INTRODUCTION	14-1
33FD Diskette Drive	14-2
33FD Diskette Drive Assembly	14-2
33FD Operating Sequence	14-3
53FD Diskette Drive	14-4
53FD Diskette Drive Assembly	14-4
53FD Operating Sequence	14-5

72MD Diskette Magazine Drive	14-6
Autoloader Units	14-6
Diskette Drive Components	14-7
Logic Cards	14-7
Stepper Motors	14-8
72MD Operating Sequences	14-10
Frequency Modulation Read and Write Circuits	14-12
Modified Frequency Modulation Read and Write Circuits	14-13
Diskette 1 Format	14-14
Diskette 2D Format	14-15
DATA FLOW	14-16
OPERATIONS	14-17
Diskette Drive Operations	14-17
Seek Operation	14-17
Read Operation	14-19
Write Operation	14-21
Write Verify Operation	14-22
Find Sector Identification Operation	14-23
Write Sector Identification Operation	14-24
CSIPL Read Operation	14-26
Autoloader Operations	14-27
Select Slot	14-27
Orient	14-27
Eject	14-27
Abort	14-27
COMMANDS	14-28
I/O Load Command-I/O Control Load Command	14-28
Autoloader Mode Commands	14-30
Select Diskette	14-31
Orient	14-31
Eject	14-31
Load Heads	14-31
Unload Heads	14-31
Reset Sense	14-31
Abort	14-31
Sense 0 through Sense 5	14-31
I/O Sense Command-I/O Control Sense Command	14-32
Jump on I/O Condition Command	14-34
Sense Interrupt Level Status Byte Command	14-36
FUNCTIONAL UNITS	14-37
Data Separator	14-37
Index Counter	14-37
Ready Counter	14-38

Control Storage Initial Program Load Track Counter	14-38
CSIPL Autoloader Sequence	14-38
Read/Write Clock	14-39
Write Trigger	14-40
Address Mark Detection	14-42
Bit Ring	14-42
Cyclic Redundancy Character Shift Register	14-43
ID Buffer	14-44
Data Buffer	14-45
Sector Sequence Control	14-45
Track Sequence Control	14-45
Byte Counter	14-46
Cycle Steal Control	14-46
Interrupt Level 4 Request	14-47
DBI Assembler	14-47
CBI Assembler	14-47
Op Decode	14-47
Autoloader Control	14-47
Seek Control	14-47
500-Kilohertz Oscillator	14-47
Error Conditions	14-48
Diskette Drive Errors	14-49
Autoloader Errors	14-54
INPUT/OUTPUT LINES	14-56

3262 PRINTER ATTACHMENT	15-1
INTRODUCTION	15-1
Circuit Locations	15-1
Printer Interface	15-1
Circuit Description	15-2
Attachment States	15-4
DATA FLOW-T2 CARD	15-10
DATA FLOW-U2 CARD	15-11
FUNCTIONAL UNITS	15-12
OPERATIONS	15-37
Printer Commands	15-37
Example of Print Operations	15-38
Printing Operations	15-39
Spacing Operations	15-39
COMMANDS	15-40
I/O Load Command	15-40
I/O Control Load Command	15-42
I/O Sense Command-I/O Control Sense Command	15-44
Sense Interrupt Level Status Byte Command	15-46
Jump on I/O Command	15-48
ERROR CONDITIONS	15-50

INPUT/OUTPUT LINES	15-52
Hammer Interface Lines	15-52
Control Interface Lines	15-54
Operator Panel Interface Lines	15-55

APPENDIX A. DISKETTE FORMATS	A-1
---	------------

GLOSSARY	1
---------------------------	----------

INDEX	X-1
------------------------	------------

This page intentionally left blank.

List of Abbreviations and Acronyms

μ A	microampere	BIND	bind session	cnt	count	DDSA	Digital Data Service Adapter	FET	field effect transistor
μ s	microsecond	BIU	basic information unit	cntr	counter	DE	device end	FF	flip-flop
		blk	block	COD	change of direction	DEC	decrement register by 1	FID	format identification field
A	add to register; AND gate	BLU	basic link unit	COMM	communications	demod	demodulator	FL	flip latch
AA	automatic answering	BMR	backup mode register	COMP	compare	det	detector	FM	frequency modulation
AC	alternating current	BPC	block processor clock	COMTB	communications terminal block	diag	diagnostic	FRU	field replaceable unit
ACE	action control element	bps	bits per second	CONS	console	DISC	mandatory disconnect	FSK	frequency shift keying
ACK	acknowledge character	BR	bit ring	COR	control output register	disp	displacement	FSL	field service logic
ACK0	even acknowledgment	BSC	binary synchronous communications	CP	control processor	div	division	func/func	function
ACK1	odd acknowledgment	BTU	basic transmission unit	CPMGR	connection point manager	dk	disk		
ACR	adapter control register; address compare register			CPU	processing unit	DLC	data link control		
ACTB	alternating current terminal block	C	Celsius; clock pulse	CR	crystal rectifier	DLE	data link escape	GB	guard band
ACTLU	activate logical unit	CA	common adapter	CRC	cyclic redundancy check	dly	delay	gen	generator
ACTPU	activate physical unit	CADUCEE	data communications network in France	CRT	cathode-ray tube	DM	disconnected mode	GND	ground
ACW	action control word			CS	control storage; cycle steal	DPLY	display	GT/gt	gate
ACYR	add registers with carry	CANCEL	cancel	CSCD	clear to send/carrier detect level status word	DPSK	differential phase shift keying		
add/addr/		CB	circuit breaker	CSILSW	control storage interrupt	DR	data ring; driver	H/L	high/low
adr	address	CBI	command bus in	CSIPL	control storage initial program load	DRAR	driver/receiver activity register	HBN	hexadecimal branch numeric
AEQ/AEL	automatic equalizer	CBO	command bus out	CSP2	clock sync phase 2	DSF	data storage facility	HBZ	hexadecimal branch zone
AGC	automatic gain control	CBS	data coupler for modem with automatic answering	CSP3	clock sync phase 3	dskt	diskette	HCP	head connector point
AI	add immediate	CCB	channel command bus	CSX	clock trigger for MSP	DSR	data set ready	hd	head
ALC	add logical characters	CCBO	controller command bus out	CSY	clock trigger for MSP	DT	data tip	hex	hexadecimal
ALU	arithmetic and logic unit	CCITT	International Consultative Committee on Telegraph and Telephone	CS1 P2	clock sync 1, phase 2	DTE	data terminal equipment	hh:mm:ss	hour:minute:second
AM	address mark			CS1 P3	clock sync 1, phase 3	DTR	data terminal ready	Hz	hertz
amp	ampere	CCR	configuration control register	CS2 P2	clock sync 2, phase 2				
ANS	auto network shutdown	CCT	coupler cut through	CS2 P3	clock sync 2, phase 3	EBCDIC	extended binary-coded decimal interchange code	I-fetch	instruction fetch
ANSC	auto network shutdown complete	CD	carrier detect	CTL/ctrl/ctrl	control	EC	engineering change	I/O	input/output
AOI	and or invert	CDBI	controller data bus in	CTS	clear to send	ECC	emitter column counter	IAR	instruction address register
AR	add registers; amplifier symbol	CDBO	controller data bus out	cyc	cycle	ED	edit	ID	identification; identifier
AR-DIFF	differentiator to amplifier	CDSTL	connect data set to line			EFI	expedited flow indicator	IDB	identification buffer
ARR	address recall register	CDT	data access arrangement for manual calling	DA	data modem ready; device address	EIA	Electronic Industries Association	IFP	internal fire pulse
ASCII	American National Standard Code for Information Interchange	CE	customer engineer	DAA	data access arrangement	EIR	enable interrupt register	IL	interrupt level
asm	assembly	chan	channel	DAC	digital-to-analog converter	ENQ	enquiry	IMPSS	impression control singleshot
ASR	adapter status register	CHK	check	DACTLU	de-activate logical unit	EOF	end of file	INC	increment register by 1
assn	assigned	CI	compare immediate	DACTPU	de-activate physical unit	EOT	end of transmission	incr	increment
ATR	address translation register	CKB	check byte	DAF	destination address field	ERAP	error recording analysis procedure	INITC	initialization complete
aux	auxiliary	CLC	compare logical characters	DAR	data address register	ERP	error recovery procedure	INSN/inst	instruction
AZ	add zoned decimal	CLEAR	clear	dB	decibel	ESC	extended storage control	int	internal
		CLI	compare logical immediate	DBI	data bus in	ETB	end of text block	intrpt/irpt	interrupt
B	branch	clk	clock	DBO	data bus out	ETX	end of text	IOB	input/output block
BAL	branch and link	cm	centimeter	DC	direct current	EWG	end write gap	IOCH	input/output control handler
BC	branch on condition; byte counter	cmd	command	dcd	decode; decoder	ext	extended	IOCL	I/O control load
BCC	block check character	CMDR	command reject	DCF	data count field			IOCS	I/O control sense
BCD	binary-coded decimal	CMR	control mode register	DCP	diagnostic control program			IOL	I/O load
bfr/buf	buffer			DCR	diagnostic control register			IOS	input/output supervisor; I/O sense
BH	behind home								

IPL	initial program load	LPMR	load program mode register	mV	millivolt	PH	polarity hold	rpm	revolutions per minute
IPO	immediate power off	LPUL	least positive up level	MVC	move characters	PIU	path information unit	RQR	request recovery
ITB	intermediate text block	LRC	longitudinal redundancy check	MVI	move logical immediate	PLA	programmable logic array	RR	receive ready
ITC	insert and test characters	LSAR	load/sense address register	MVR	move local storage register	PLB	power logic board	RSHUTD	request shutdown
		LSID	local session identifier	MVX	move hexadecimal character	PLO	phase lock oscillator	RST	reset
		LSR	local storage register	MZN	move zone to numeric	PMR	program mode register	RTS	request to send
JC	jump on condition	lth	latch	MZZ	move zone to zone	POR	power on reset	RU	request/response unit
JCB	job control block	LU	logical unit			pos	position	RVI	reverse interrupt
JCY	jump on carry	LUSTAT	logical unit status			PP	parity predict; print position;		
JE	jump on equal	LZ	landing zone	N	inverter symbol		program product	s	second
JFLG	jump on flag			N/C	normally closed		processor	S/D	serializer/deserializer
JH	jump on high			N/O	normally open	prc	preamp	SAR	storage address register
JIO	jump on I/O condition	M (mega)	million	NAK	negative acknowledge character	preamp	preamplifier	SBAR	storage buffer address register
JL	jump on low	mA	milliampere	NAU	network addressable unit	PREPS	prepare to switch	SBF	set bits off;
JM	jump on mixed	MAB	microaddress backup register	NCR	AND complement	PREV	previous		set bits off masked
JN	jump on negative	MAP	maintenance analysis procedure	NDM	normal disconnect mode	PROC	processor	SBI	system bus in
JNE	jump on not equal	MAR	microaddress register	NR	AND register	prtr	printer	SBN	set bits on;
JNH	jump on not high	MB	megabyte	NRM	normal response mode	PSN	public switched network		set bits on masked
JNL	jump on not low	MC	machine check; missing clock pulse;	NRZI	zeros complemented transition coding	PSR	program status register	SBO	system bus out
JNN	jump on not negative		motor connector	ns	nanosecond	PSS	print subs cans	SC	sequence counter
JNP	jump on not positive			NSA	nonsequenced acknowledgment	PTT	Post, Telephone, and Telegraph	SCS	standard character string
JNZ	jump on not zero	MCI	machine check interruption	NTF	no trouble found	PTX	phototransistor	SCYR	subtract with borrow
JO	jump on all ones	MCR	magnetic character reader			PU	physical unit	SDLC	synchronous data link control
JP	jump on positive	MDI	MAP diagnostic integration			PWR	power	SDR	storage data register
JSR	jump on service request	MFM	modified frequency modulation			pwrđ	powered	SDT	start data traffic
JZ	jump on zero	MHz	megahertz	O/C	over current			sel	select; selector
		MIC	message identification code	OAF	origin address field	R/C	resistor/capacitor	SERDES	serializer/deserializer
		MICR	magnetic ink character recognition	OCD	off-chip driver	R/W	read/write	SG	signal ground
K	1,024			OCR	OR complement	RB	request block	SH	switch hook
Kana	Katakana	mm	millimeter	OE	exclusive or	rcv	receive	SI	subtract immediate
kbd	keyboard	mod	modifier	OH	off hook	rd	read	SIGNAL	signal
kHz	kilohertz	modem	modulator/demodulator	op	operand; operation	RDCH	read from control storage high	SILSB	sense interrupt level status byte
L	load direct to control storage; load register	MOR	micro-operation register	osc	oscillator	RDCL	read from control storage low		
LA	load address	MPDL	most positive down level			RDM	read from main storage	SILSW	system interrupt level status word
LA1	logical/arithmetic 1	MPF	mapping field			recal	recalibrate	SIO	start input/output
LA2	logical/arithmetic 2	MPL	control processor load; main program level	P	parity; position pulse	reg	register	SLC	subtract logical characters
LC	load from control storage; link control	MPLF	control processor load function	P/F	poll/final	req	request	SLL	shift left logical
LCRR	length count recall register	MPLS	control processor load special	PAD	fill character	REQMS	request maintenance statistics error log	SLLD	shift left logical double
LED	light-emitting diode	MPS	control processor sense	PC	parity check; path control	REQTEST	request test	SLT	solid logic technology
LI	load immediate	MPUL	most positive up level	PCB	printed circuit board	resp	response	SLT	solid logic technology
LIO	load input/output	MPXPO	multiplexer port out	PCR	processor condition register	RETRN	return	SNA	systems network architecture
LL	leased line	MS	main storage	PCTB	power distribution terminal board	RH	request/response header	SNBU	switched network backup (standby)
LM	load from main storage	ms	millisecond	PFN	print fire number	RI	ring indicate	SNF	sequence number field
LPDL	least positive down level	MSAR	main storage address register	PG	parity generate; parity generator	RIB	request indicator byte	SNRM	set normal response mode
lpi	lines per inch	MSIPL	main storage initial program load			RMPR	sense main storage processor register		
		MSP	main storage processor			RNR	receive not ready		
		MSR	modem status register			ROS	read-only storage		
		MST	monolithic storage technology						

SNS	sense input/output	V	volts
SOH	start of header	Vac	volts, AC
SR	subtract register	Vdc	volts, DC
SRL	shift right logical	vert	vertical
SRLD	shift right logical double	VFL	velocity follow latch
SS	sequential sector; singleshoot	VFO	variable frequency oscillator
SSCP	system services control point	VRC	vertical redundancy check
SSP	System Support Program Product	VTL	vendor transistor logic
ST	store register		
STC	store to control storage	WACK	wait before transmit (positive acknowledgment)
STG/STOR	storage	WC	write clock
STM	store to main storage	WMPR	load main storage processor register
STSN	set and test sequence numbers	WR	work register
STX	start of text	wr/wrt	write
SVC	supervisor call	WSDM	work station data management
SW	switch	WSIOCH	work station input/output control handler
SWG	switch write gap	WT	World Trade
SWICOM	switch complete	WTCH	write to control storage high
SYN	synchronous idle	WTCL	write to control storage low
sync	synchronize; synchronization	WTM	write to main storage
SYS	system		
SZ	subtract zoned decimal		
TB	terminal block		
TBF	test bits off masked	XDLE	transparent data link escape
TBN	test bits on masked	XENQ	transparent block cancel
TCB	task control block	XETB	transparent end-of-text block
TD	time delay	XETX	transparent end of text
TH	thermal; transmission header	xfer	transfer
THP	test header point	XID	exchange station ID
TM	test mask	XITB	transparent intermediate text block
TP	test point	xmt	transmit
TPA	test point A	XR	exclusive OR
TPB	test point B	XSTX	transparent start of text
TP1	test point 1	XSYN	transparent synchronous idle
TP2	test point 2	XTTD	transparent temporary text delay
TQE	timer queue element		
TR/tgr	trigger		
trans	transfer		
TTD	temporary text delay	yymmdd	year-month-day
TU	test unit		
TUB	terminal unit block		
T1,T2,T3,T4	test 1, 2, 3, 4	ZAR	zero and add to register
		ZAZ	zero and add zoned
UDT	unit definition table		
UNBIND	unbind session	2w	two-wire connection
		4w	four-wire connection


This page intentionally left blank.

Legend

This section describes the symbols and conventions used in System/34 maintenance documentation.

Symbols and Conventions Used in Positive-Logic Diagrams and in Field Service Logics (FSLs)


Inverter (N)



A must be active for B to be not active.


¹ Parentheses are used to enclose words that are not part of an actual line name; they are put there to help you better understand the purpose of a signal.

AND (A)




Both A and B must be active for C to be active.

OR



Either A or B must be active for C to be active.

Exclusive OR (OE)




Either A or B, but not both, must be active for C to be active.

If A and B are both active, C is not active.


If A and B are both not active, C is not active.

Amplifier (AR)




Increases the amplitude of a signal.

Singleshot (SS)




A pulse on C causes a 2.5-microsecond waveshape on D. The time that D is active (2.5 μs) is written above the symbol.

Time Delay (TD or DLY)




When A changes state, B changes state 3.2 milliseconds later. The length of the delay (3.2 ms) is written above the symbol.

AND-OR




This symbol shows an OR circuit with three AND circuits as inputs. The AND circuits are separated by asterisks (*). An asterisk is a special character that separates groups of inputs in field service logics (FSLs).

OR-AND



This symbol shows an AND circuit with three OR circuits as inputs. The OR circuits are separated by asterisks (*).


Polarity Hold (PH)



This is a polarity hold circuit with four possible inputs. When the 'control' line (C) becomes active at the same time the 'controlled data' line (CD) is active, both output lines of the PH become active and stay active for the length of the 'control' line (C).


The 'set' line (S), when active, sets the '+ output' line of the PH. The 'reset' line (R), when active, resets both output lines of the PH.

Odd Count (ODD)




The output of the odd-count circuit is active only when an odd number of inputs is active.

Even Count (EVEN)




The output of the even-count circuit is active only when an even number of inputs is active.



Symbols and Conventions Used in Field Service Logics (FSLs)

Shift Register (REG)




Register Trigger	X1	X2	X3	X4	X5
Initial State	1	0	1	1	0
1st Shift (D = 0)	0	1	0	1	1
2nd Shift (D = 1)	1	0	1	0	1
3rd Shift (D = 1)	1	1	0	1	0

This is an example of a shift down register. In a shift down register, the contents of the high-order position (X1) are shifted into the next lower position (X2), and so on, each time there is a clock pulse.

The greater-than symbol (>) identifies a shift down register; a less-than symbol (<) identifies a shift up register. The letter P on the 'clock' line indicates that shifting occurs on the rise of a positive clock pulse.

If either 'data' line (D) is active at shift time, the high-order position of the shift register is set to 1. If both 'data' lines (D) are not active at shift time, the high-order position of the shift register is set to 0.

Counter (CNTR)




This example of a counter shows two input lines (C2 and C3) and eight output lines (B0 through B7).

The plus symbol (+) indicates that the contents of the counter are increased by 1 each time C2 or C3 becomes active. A minus symbol (-) indicates that the contents of the counter are decreased each time C2 or C3 becomes active.

When R is active, the counter is reset.

Selector (SEL)




A selector is a gating circuit. The upper part of the selector symbol contains the gates (G1, G2, G3), and the lower part contains the gated data lines (D1, D2, E1, E2).

In this example, gate 1 (G1) controls input data lines D1 and E1; gate 2 (G2) controls lines D2 and E2. Gate 3 (G3) controls output data lines D3 and E3.

Thus, for data to pass through the selector, one of the input gates (G1 or G2) must be active at the same time output gate G3 is active.


This example of a selector also has a Z input. If the Z input is active at the same time gate G3 is active, output lines D3 and E3 are both active.

Decoder (DCD)



This example of a decoder converts the output from a 3-position binary counter into 1 of 8 decimal digits. The value of the active output line equals the sum of the active input lines. For example, when input lines 4 and 1 are active, output line 5 is active.

Flip-Flop (FF)




This example shows a flip-flop as it would appear in an FSL diagram, and the way the same trigger would appear in a positive-logic diagram. In this example, there are two sets (S and 1S) and one reset (R).

The trigger is turned on when S is active, or when 1S and gate 1 (G1) are active at the same time. Gate 2 (G2) must also be active for the output (O) to be active.



The toggle input (T) reverses the state of the trigger, turning the trigger off if it is on, or turning the trigger on if it is off. When active, the reset input (R) resets the trigger.

Flip Latch (FL)




This example shows a flip latch as it would appear in an FSL diagram, and the way the same latch would appear in a positive-logic diagram. In this example, gate 1 (G1) must be active when 1G2 is active in order for gate 2 (G2) to be active.

This latch is turned on if G2 is active and the set line (2S) becomes active. When active, the reset input (R) resets the latch. G2 is not shown in the FSL diagram.



Symbols and Conventions Used in Positive-Logic Diagrams


Flip Latch (FL)



If A becomes active, the latch is set to the on state (C is active and D is inactive).

If B becomes active, the latch is set to the off state (D is active and C is inactive).


Flip Latch (FL)



A positive pulse on P while gate A is active sets the latch to the on state (C is active and D is inactive).

A negative pulse on N while gate B is active sets the latch to the off state (D is active and C is inactive).


Flip-Flop (FF)



If A is active while gate G1 is active, the latch is set to the on state (C is active and D is inactive).

If B is active while gate G2 is active, the latch is set to the off state (D is active and C is inactive).

Register (Reg)



If gate G1 becomes active while input A is active, latch 0 is set to the on state (latches 1 through 7 do not change state).


If gate G2 becomes active, latches 0 through 7 are set to the on state for each input bus line that is active.

If gate G3 is active, only the output from latch 7 is gated out.

If gate G4 is active, the output from latches 0 through 7 is gated out.


A pulse on the 'reset' line (R) resets all latches to the O (off) state.

Parity Check (PC)




Checks the parity of a signal bus. If parity is not correct, line E becomes active to indicate an error.

Parity Generator (PG)




Generates the correct parity for a signal bus.

Arithmetic and Logic Unit (ALU)




Performs arithmetic and logic operations in a processor.


On-Page Connectors



Electrical Connection



Bus Containing 8 Lines



Off-Page Connector




No Electrical Connection




Boolean Algebra Symbols

- In a line name means AND
- + In a line name means OR


Symbols Used in Flowcharts



Decision block on a flowchart (asks a question)





Processing block on a flowchart



Keying operation on a flowchart



Terminal on a flowchart



This page intentionally left blank.