

## Systems Reference Library

### IBM 1130 Functional Characteristics

This manual provides basic programming and operating information for the 1130 Computing System. The functional aspects of the System are explained in detail, and the operational characteristics are described in terms of program instructions, input/output operations, and Central Processing Unit console displays and functions. Intended as a reference manual, the material presented assumes some prior knowledge of stored program computers.

## PREFACE

Intended primarily as a reference tool, this manual presents information on a level that requires a minimum of prior knowledge of stored-program computers. Some of the terms used in the following pages, however, may be unfamiliar to the inexperienced. To avoid lessening the value of the book as a reference tool, explanations of terms are confined to the context of their use.

The IBM publication, Introduction to IBM Data Processing Systems (Form F22-6517) provides an excellent introduction to the stored-program computer.

This publication replaces and makes obsolete the previous edition, IBM 1130 Computing System Principles of Operation (Form A26-5881-0). Significant changes have been made throughout the manual.

Copies of this and other IBM publications can be obtained through IBM Branch Offices. Comments concerning the contents of this publication may be addressed to: IBM, Product Publications Department, San Jose, Calif. 95114

## CONTENTS

<p>INTRODUCTION . . . . . 1</p> <p>FUNCTIONAL CHARACTERISTICS . . . . . 2</p> <p style="padding-left: 20px;">Core Storage . . . . . 2</p> <p style="padding-left: 20px;">Data Format . . . . . 2</p> <p style="padding-left: 20px;">Instruction Formats . . . . . 3</p> <p style="padding-left: 20px;">Registers . . . . . 4</p> <p style="padding-left: 20px;">Arithmetic Functions . . . . . 5</p> <p style="padding-left: 20px;">Effective Address Generation . . . . . 6</p> <p>OPERATION . . . . . 7</p> <p style="padding-left: 20px;">Load and Store Instructions . . . . . 7</p> <p style="padding-left: 20px;">Arithmetic Instructions . . . . . 9</p> <p style="padding-left: 20px;">Shift Instructions . . . . . 10</p> <p style="padding-left: 20px;">Branch Instructions . . . . . 11</p> <p>Input/Output Operations . . . . . 13</p> <p style="padding-left: 20px;">Execute I/O . . . . . 14</p> <p style="padding-left: 20px;">Interrupt . . . . . 15</p> <p>Disk Storage . . . . . 16</p> <p style="padding-left: 20px;">Description . . . . . 19</p> <p style="padding-left: 20px;">Programming Disk Storage . . . . . 21</p> <p>Console . . . . . 22</p> <p style="padding-left: 20px;">Console Printer Functional Description . . . . . 23</p> <p style="padding-left: 20px;">Printer Programming . . . . . 24</p> <p style="padding-left: 20px;">Keyboard Functional Description . . . . . 24</p> <p style="padding-left: 20px;">Keyboard Programming . . . . . 26</p> <p style="padding-left: 20px;">Console Display Panel . . . . . 26</p> <p style="padding-left: 20px;">Console Entry Switches . . . . . 28</p> <p style="padding-left: 20px;">Console Function Switches and Lights . . . . . 28</p> <p>IBM 1442 Card Read-Punch . . . . . 30</p> <p style="padding-left: 20px;">Functional Description . . . . . 30</p> <p style="padding-left: 20px;">Operating Procedures . . . . . 30</p> <p style="padding-left: 20px;">Programming . . . . . 33</p> <p>IBM 1134 Paper Tape Reader and IBM 1055 Paper Tape Punch . . . . . 35</p> <p style="padding-left: 20px;">Functional Description . . . . . 35</p> <p style="padding-left: 20px;">Description of Operation . . . . . 36</p> <p style="padding-left: 20px;">Programming . . . . . 36</p> <p>IBM 1627 Plotter . . . . . 37</p> <p style="padding-left: 20px;">Operation . . . . . 38</p> <p style="padding-left: 20px;">Programming . . . . . 38</p>	<p>IBM 1132 Printer . . . . . 39</p> <p style="padding-left: 20px;">Functional Description . . . . . 39</p> <p style="padding-left: 20px;">Programming . . . . . 40</p> <p>APPENDIX A. NUMBER SYSTEMS . . . . . 42</p> <p style="padding-left: 20px;">Number Concept . . . . . 42</p> <p style="padding-left: 20px;">Number Conversions . . . . . 46</p> <p style="padding-left: 20px;">Fixed-Point and Two's Complement Notation . . . . . 49</p> <p>APPENDIX B. REFERENCE SUMMARY . . . . . 51</p> <p style="padding-left: 20px;">I/O Device Codes and Interrupt Levels . . . . . 51</p> <p style="padding-left: 20px;">I/O Function Codes and Modifiers . . . . . 51</p> <p style="padding-left: 20px;">IOCC Format . . . . . 51</p> <p style="padding-left: 20px;">Reserved Core Storage Locations . . . . . 51</p> <p style="padding-left: 20px;">Value Ranges - Double Precision Word . . . . . 51</p> <p style="padding-left: 20px;">Value Ranges - Single Precision Word . . . . . 51</p> <p style="padding-left: 20px;">AND, OR, EOR, Operations . . . . . 52</p> <p style="padding-left: 20px;">BSC Condition Codes . . . . . 52</p> <p style="padding-left: 20px;">Double Precision Data Word Format . . . . . 52</p> <p style="padding-left: 20px;">Effective Address Computation . . . . . 52</p> <p style="padding-left: 20px;">Instruction Codes and Execution Times . . . . . 52</p> <p style="padding-left: 20px;">Long Instruction Format . . . . . 52</p> <p style="padding-left: 20px;">Short Instruction Format . . . . . 52</p> <p style="padding-left: 20px;">Single Precision Data Word Format . . . . . 52</p> <p style="padding-left: 20px;">Tag Bit Codes . . . . . 52</p> <p>APPENDIX C. DEVICE STATUS WORD . . . . . 53</p> <p>APPENDIX D. POWER OF TWO TABLE . . . . . 54</p> <p>APPENDIX E. CHARACTER CODES . . . . . 55</p> <p>APPENDIX F. DECIMAL/HEXADECIMAL CONVERSION TABLE-INTEGERS . . . . . 57</p> <p>APPENDIX G. DECIMAL/HEXADECIMAL CONVERSION CHART-FRACTIONS . . . . . 59</p> <p>INDEX . . . . . 64</p>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



The IBM 1130 Computing System provides the capacity and versatility to accomplish the engineering and scientific computations that formerly were possible only with large computer systems. The 1130 fulfills the "general purpose" requirements of these areas with computing power well above previous systems in the same cost range. The 1130 Computing System can also handle supporting commercial data processing applications.

The design of the 1130 System is oriented to the operator. Only a minimum of training and experience with computing systems is necessary to make the 1130 usable by engineering and research personnel for solutions to problems in individual projects. In addition, programs and programming systems, supplied by IBM, relieve the user of detailed programming and provide for the statement of problems in familiar language.

The compact, easily-operated 1130 System features the IBM 1131 Central Processing Unit (CPU) with core storage capacity of 4096 or 8192 16-bit words. An additional 512,000 words of storage is available on-line with the disk storage feature of the 1131 Model 2. Disk storage provides random or sequential access to data. The interchangeable disk cartridge places the required information at the disposal of the system and allows virtually unlimited off-line storage capacity. The CPU also includes a con-

sole with data displays and switches for operator control, a keyboard for data entry, and a console printer.

The basic 1130 System consists of the CPU and either the IBM 1442 Card Read-Punch or the IBM 1134 Paper Tape Reader and the IBM 1055 Paper Tape Punch. To either of these configurations can be added: disk storage, additional (4096 words) core storage (total 8192), an IBM 1627 Plotter, and the IBM 1132 Printer. Paper tape or card units not already a part of the basic system can also be added.

The IBM 1130 Computing System applications are varied and include some aspect of every industrial, financial, and governmental operation. In the aerospace, construction, engineering, and fabrication and assembly industries, the 1130 can be used for complex mathematical problems, operation analysis and scheduling, estimating, equipment and machine design, simulation, and job cost analysis.

In the processing industries, blending formulas, material balance, material evaluation, forecasting, and unit operations are a few of the applications suitable for the 1130.

Also, in many areas of the transportation, marketing, financial, insurance, utilities, and distribution fields, the 1130 System provides capability not previously available in a system of its size.

## FUNCTIONAL CHARACTERISTICS

The ability of the IBM 1131 Central Processing Unit to ask for and accept input data, perform the calculations required, and produce the output results desired, is due to the many functional elements of the machine. Each of these elements is explained in this section, and from these descriptions the CPU emerges as the sum of its parts — the nerve center of the computing system.




Figure 1. IBM 1131 Central Processing Unit \*

The descriptions that follow concern the storage of data and program instructions, the formats in which data and instructions are stored and used, functions of CPU registers, the fundamental arithmetic operations and how they are performed, and the aspects of addressing core storage and attached input/output (I/O) units.

### CORE STORAGE

The 1131 main storage uses magnetic cores for data and program instruction storage. Core storage capacity is 4096 16-bit words; an additional 4096 words are available as a special feature. Each 16-bit word has 2 additional bits, called Parity bits, which are used for internal data checking only.

The main storage memory cycle (the time required to place a word in core storage or retrieve it from core storage) is 3.6  $\mu$ sec.

\*NOTE: The illustrations in this manual have a code number in the lower corner. This is a publishing control number and is not related to the subject matter.

### Addressing

Each 16-bit word in core storage is locatable through an address that specifies the position of the word. Addresses range from 0000 to 4095 or 8191, according to the capacity installed. The high-order address is contiguous with the low-order address, which provides for "wrap-around" addressing. This means that in sequential processing of addresses, 4095 or 8191 is followed by 0000 without further specification by the CPU.

### Reserved Storage Locations

The following are core storage decimal addresses reserved for specific purposes and not available for general data storage.

Tag Bits	Core Storage Address	Description
00	--	Displacement
01	0001	Index Register 1
10	0002	Index Register 2
11	0003	Index Register 3
--	0008 - 0013	Interrupt Addresses
--	0032 - 0039	Printer Scan Field

20246


The use of each of the foregoing addresses is described in the appropriate subsequent section of this manual.

### DATA FORMAT


Data in the 1131 CPU is in fixed-point binary form. Each number is treated as a signed integer; positive numbers are in true binary with a sign of 0, and negative numbers must be stored and operated upon in 2's complement form with a sign bit of 1. Complementing is done by inverting each bit of the number (including the sign bit) and adding 1 to the low-order bit. The following example illustrates this.

Positive number	0001101001001100
Inverted	1110010110110011
Add 1	1
Resulting negative number	1110010110110100

Data is stored as either a single precision word or a double precision word. A single precision data word comprises 16 bits; bit positions are numbered 0 to 15 from left to right. The high-order bit (0) is the sign position.



The largest base-10 (decimal) values of single precision words are +32,767 and -32,768. A double precision data word contains 32 bits, and is composed of two sequential single precision words. The high-order bit (0) is the sign position.



A double precision data word is addressed by the leftmost word, which must have an even address.

The highest base-10 values of double precision data words are +2,147,483,647 and -2,147,483,648. The largest positive number ( $2^{31}-1$ ) is one less than the largest negative number ( $2^{31}$ ) because the sign (0 for plus, 1 for minus) is, arithmetically, part of the number.

All CPU storage is in binary form, and internal addressing and console displays are in 16-bit binary notation. Because of the ease of operation with 16-bit words in the hexadecimal number system (base-16), all programming systems for the IBM 1130 Computing System use this notation. Figures 2 and 3 show comparable values of decimal and hexadecimal number systems. Space obviously does not permit a complete listing; therefore, the value of each power of 2 through  $2^{15}-1$  and  $2^{31}-1$  are shown. The binary and hexadecimal number systems are described in Appendix A. Tables for conversion of decimal and hexadecimal numbers are in Appendix F. Hexadecimal numbers greater than the range of the table can be converted to decimal numbers by multiplying their factors. For example, 2 and 10 are factors of 20. As shown in the conversion table, the decimal equivalents of these two hexadecimal factors are 2 and 16. Their product is, of course, 32 which is the decimal equivalent of hexadecimal 20.


## INSTRUCTION FORMATS

Program instructions in the 1130 System are in either short or long format.

Positive Binary Values	Powers of 2	Absolute Values		Negative Binary Values
		Decimal Notation Base-10	Hexadecimal Notation Base-16	
Bit Positions 11 1111 0123 4567 8901 2345				Bit Positions 11 1111 0123 4567 8901 2345
0000 0000 0000 0000	-	0	0	No negative zero
0000 0000 0000 0001	0	1	1	1111 1111 1111 1111
0000 0000 0000 0010	1	2	2	1111 1111 1111 1110
0000 0000 0000 0100	2	4	4	1111 1111 1111 1100
0000 0000 0000 1000	3	8	8	1111 1111 1111 1000
0000 0000 0001 0000	4	16	10	1111 1111 1111 0000
0000 0000 0010 0000	5	32	20	1111 1111 1110 0000
0000 0000 0100 0000	6	64	40	1111 1111 1100 0000
0000 0000 1000 0000	7	128	80	1111 1111 1000 0000
0000 0001 0000 0000	8	256	100	1111 1111 0000 0000
0000 0010 0000 0000	9	512	200	1111 1110 0000 0000
0000 0100 0000 0000	10	1,024	400	1111 1100 0000 0000
0000 1000 0000 0000	11	2,048	800	1111 1000 0000 0000
0001 0000 0000 0000	12	4,096	1,000	1111 0000 0000 0000
0010 0000 0000 0000	13	8,192	2,000	1110 0000 0000 0000
0100 0000 0000 0000	14	16,384	4,000	1100 0000 0000 0000
0111 1111 1111 1111	-	32,767	7,FFF	1000 0000 0000 0001
No positive equivalent	15	32,768	8,000	1000 0000 0000 0000

Figure 2. Value Ranges, Single Precision Word

## Short Instruction Format



**OP (Operation) Code.** These five bits specify the operation performed. Specific operations are described in the OPERATION section of this manual.

**F (Format).** The F bit controls the instruction format. A zero (0) indicates a short instruction format, a one (1) designates a long instruction format.

**T (Tag).** These two bits specify the instruction counter or index register (XR) to be used for Effective Address generation.

**Displacement.** The data contained in these eight bits is added to the data in the instruction counter or index register specified by the tag bits to form the Effective Address (EA). (The EFFECTIVE ADDRESS GENERATION section of this manual describes this and other aspects of address modification.) If the displacement amount is negative it is in 2's complement, and the sign, in bit position 8, is maintained in the resulting high-order position when the Displacement is expanded to 16 bits for address modification.


NOTE: Displacement bits have other uses; for example, bits 8 and 9 are used as shift modifiers, etc.

Positive Binary Values		Powers of 2	Absolute Values		Negative Binary Values	
Bit Positions 11 1111 1111 2222 2222 2233 0123 4567 8901 2345 6789 0123 4567 8901			Decimal Notation Base - 10	Hexidecimal Notation Base - 16	Bit Positions 11 1111 1111 2222 2222 2233 0123 4567 8901 2345 6789 0123 4567 8901	
0000 0000 0000 0000 0000 0000 0000 0000	0	0	0	No negative zero		
0000 0000 0000 0000 0000 0000 0000 0001	1	1	1	1111 1111 1111 1111 1111 1111 1111 1111		
0000 0000 0000 0000 0000 0000 0000 0010	2	2	2	1111 1111 1111 1111 1111 1111 1111 1110		
0000 0000 0000 0000 0000 0000 0000 0100	4	4	4	1111 1111 1111 1111 1111 1111 1111 1100		
0000 0000 0000 0000 0000 0000 0000 1000	8	8	8	1111 1111 1111 1111 1111 1111 1111 1000		
0000 0000 0000 0000 0000 0000 0001 0000	16	16	10	1111 1111 1111 1111 1111 1111 1111 0000		
0000 0000 0000 0000 0000 0000 0010 0000	32	32	20	1111 1111 1111 1111 1111 1111 1110 0000		
0000 0000 0000 0000 0000 0000 0100 0000	64	64	40	1111 1111 1111 1111 1111 1111 1100 0000		
0000 0000 0000 0000 0000 0000 1000 0000	128	128	80	1111 1111 1111 1111 1111 1111 1000 0000		
0000 0000 0000 0000 0000 0001 0000 0000	256	256	100	1111 1111 1111 1111 1111 1111 0000 0000		
0000 0000 0000 0000 0000 0010 0000 0000	512	512	200	1111 1111 1111 1111 1111 1110 0000 0000		
0000 0000 0000 0000 0000 0100 0000 0000	1,024	1,024	400	1111 1111 1111 1111 1111 1100 0000 0000		
0000 0000 0000 0000 0000 1000 0000 0000	2,048	2,048	800	1111 1111 1111 1111 1111 1000 0000 0000		
0000 0000 0000 0000 0001 0000 0000 0000	4,096	4,096	1,000	1111 1111 1111 1111 1111 0000 0000 0000		
0000 0000 0000 0000 0010 0000 0000 0000	8,192	8,192	2,000	1111 1111 1111 1111 1110 0000 0000 0000		
0000 0000 0000 0000 0100 0000 0000 0000	16,384	16,384	4,000	1111 1111 1111 1111 1100 0000 0000 0000		
0000 0000 0000 0000 1000 0000 0000 0000	32,768	32,768	8,000	1111 1111 1111 1111 1000 0000 0000 0000		
0000 0000 0000 0001 0000 0000 0000 0000	65,536	65,536	10,000	1111 1111 1111 1111 0000 0000 0000 0000		
0000 0000 0000 0010 0000 0000 0000 0000	131,072	131,072	20,000	1111 1111 1111 1110 0000 0000 0000 0000		
0000 0000 0000 0100 0000 0000 0000 0000	262,144	262,144	40,000	1111 1111 1111 1100 0000 0000 0000 0000		
0000 0000 0000 1000 0000 0000 0000 0000	524,288	524,288	80,000	1111 1111 1111 1000 0000 0000 0000 0000		
0000 0000 0001 0000 0000 0000 0000 0000	1,048,576	1,048,576	100,000	1111 1111 1111 0000 0000 0000 0000 0000		
0000 0000 0010 0000 0000 0000 0000 0000	2,097,152	2,097,152	200,000	1111 1111 1110 0000 0000 0000 0000 0000		
0000 0000 0100 0000 0000 0000 0000 0000	4,194,304	4,194,304	400,000	1111 1111 1100 0000 0000 0000 0000 0000		
0000 0000 1000 0000 0000 0000 0000 0000	8,388,608	8,388,608	800,000	1111 1111 1000 0000 0000 0000 0000 0000		
0000 0001 0000 0000 0000 0000 0000 0000	16,777,216	16,777,216	1,000,000	1111 1111 0000 0000 0000 0000 0000 0000		
0000 0010 0000 0000 0000 0000 0000 0000	33,554,432	33,554,432	2,000,000	1111 1110 0000 0000 0000 0000 0000 0000		
0000 0100 0000 0000 0000 0000 0000 0000	67,108,864	67,108,864	4,000,000	1111 1100 0000 0000 0000 0000 0000 0000		
0000 1000 0000 0000 0000 0000 0000 0000	134,217,728	134,217,728	8,000,000	1111 1000 0000 0000 0000 0000 0000 0000		
0001 0000 0000 0000 0000 0000 0000 0000	268,435,456	268,435,456	10,000,000	1111 0000 0000 0000 0000 0000 0000 0000		
0010 0000 0000 0000 0000 0000 0000 0000	536,870,912	536,870,912	20,000,000	1110 0000 0000 0000 0000 0000 0000 0000		
0100 0000 0000 0000 0000 0000 0000 0000	1,073,741,824	1,073,741,824	40,000,000	1100 0000 0000 0000 0000 0000 0000 0000		
0111 1111 1111 1111 1111 1111 1111 1111	2,147,483,647	7F,FFF,FFF	1000 0000 0000 0000 0000 0000 0000 0001			
No positive equivalent	31	2,147,483,648	80,000,000	1000 0000 0000 0000 0000 0000 0000 0000		

200733

Figure 3. Value Ranges, Double Precision Word

Long Instruction Format



200754

The first eight bit positions of the long instruction are the same as the short format. The remaining bit positions of this double precision word are used as follows.

IA (Indirect Address). A zero indicates a direct address (contained in the second word). A 1-bit in this position designates an indirect address, which is described in the EFFECTIVE ADDRESS GENERATION section.

Modifier Bits. Bit positions 9 through 15 have various uses as modifiers and are described under the applicable instructions.

Address. These 16 bits contain the address which may be used in its current form or modified by indirect addressing and/or EA modification.

REGISTERS

The CPU has auxiliary storage areas, called registers, that are used to store data during the performance of operations directed by the stored program. Each register has a distinct purpose and is concerned with a specific type of data. Closely interrelated, they provide the CPU with the necessary functions to provide the results required.

Index Registers

Index registers are located in core storage and are used to contain data added to an instruction to provide an effective address. In a short instruction, the



amount in the displacement field of the instruction is added to the amount in the index register specified by the tag bits (6 and 7). The result becomes the effective address used by the instruction in the operation specified by the OP code. These operations and the functions of the EA are explained more fully in the OPERATION section.

<u>Register Number</u>	<u>Instruction Code in Bits 6 and 7</u>	<u>Core Storage Location</u>
1	01	0001
2	10	0002
3	11	0003

### Machine Registers

The ten registers in the CPU are basic to the system and are functional elements of the CPU. Each register operates as necessary to enable the CPU to provide the results specified by the program. The abbreviation for each register name is the designation by which it is usually identified.

ACC (Accumulator). This 16-bit register contains the result of an arithmetic operation. It can be loaded from or stored in core storage, shifted right or left, and otherwise manipulated by specific arithmetic and logical instructions.

EXT (Accumulator Extension). This 16-bit register is the low-order extension of the ACC. It is used during multiply and divide operations, shifting of the ACC and EXT, and double-word arithmetic.

TAR (Temporary Accumulator). This 16-bit register is the image of the ACC and is used to store the contents of the ACC during effective address computation.

AFR (Arithmetic Factor Register). This 16-bit register holds one operand during arithmetic and logical operations. (The other operand is provided by the ACC.)

SBR (Storage Buffer Register). This 16-bit register is the buffer between the CPU and core storage, and every word of data transferred into or out of core storage passes through the SBR.

SAR (Storage Address Register). This 14-bit register contains the address pertaining to each reference to a core storage word.

IAR (Instruction Address Register). This 14-bit register holds the address of the next sequential instruction.

OP (Operation Register). This 5-bit register holds the OP code of the instruction being performed.

TAG (Operation Tag Register). This 3-bit register contains the F and T bits of the instruction. It controls the instruction length and selects the index register.

CCC (Cycle Control Counter). This 6-bit register is used primarily to count CPU cycles and control shift operations.

### ARITHMETIC FUNCTIONS

The arithmetic functions of the 1131 CPU are addition, subtraction, multiplication, and division. Results of arithmetic operations are algebraic. The correct sign is maintained as part of each operation.

Data is stored in the CPU in binary form; positive quantities have a plus sign (0) in the high-order position of the word and negative quantities have a minus sign (1) in the high-order position. Negative numbers are stored and operated upon in 2's complement form.

Addition and subtraction can be done in either single or double precision. Multiplication operates with single precision multiplier and multiplicand and provides a double precision product. In division, the dividend is double precision and the divisor and quotient are single precision.

Each arithmetic operation is described in detail under the specific program instruction in the OPERATION section.

### Indicators

The two indicators associated with the ACC are the Overflow and Carry indicators. Each can be turned on irrespective of the other. The conditions of the indicators are explained under each instruction.

Carry Indicator. The Carry indicator is ON if the last position shifted out of the high-order position of the ACC contains a 1-bit. This indicator is reset for each add, subtract, or shift-left operation; it facilitates multiple precision (beyond double word) arithmetic.

Overflow Indicator. This indicator is turned on by an add, subtract, or divide operation when the result exceeds the capacity of the ACC or by a Load Status instruction in which the word at the EA has a one in

bit position 15. The Overflow indicator can be turned off only by program test, a Store Status instruction, or a Load Status instruction in which the word at the EA has a zero in bit position 15.

### EFFECTIVE ADDRESS GENERATION

As has been noted previously, the location of a 16-bit single precision word or a 32-bit double precision word is denoted by a binary address. The range of addresses, expressed in decimal numbers, is 0000 through 4095 or 8191. Most of the program instructions, which are explained in the OPERATION section, instruct the CPU to obtain the data at a specified location and perform a certain operation on it. For example, an Add instruction could say, in effect, add the amount stored at location 1904 to the amount in the accumulator and leave the result in the accumulator.

The location 1904 is the effective address of the data referred to by the instruction.

It is part of the versatility of the 1131 CPU that the address in the instruction being executed can be modified as a specific occasion requires. As the result of a particular computation, for example, one of several courses may be indicated. Computation of the effective address of the location of the next instruction or of the next data worked on allows the CPU to proceed according to the predetermined course of action. The factors involved in computing the effective address are described in the following paragraphs.

#### Short Instruction

The short instruction displacement field contains the amount that is added to a specified figure to achieve the EA (effective address). The Tag bits of the instruction designate the other factor. See Figure 4.

IAR. Tag bits of 00 indicate that the displacement is added to the IAR to form the effective address. The

	F = 0 (Direct Addressing)	F = 1, IA = 0 (Direct Addressing)	F = 1, IA = 1 (Indirect Addressing)
T = 00	EA = Disp + IAR	EA = Add	EA = C/Add
T = 01	EA = Disp + XR1	EA = Add + XR1	EA = C/Add + XR1
T = 10	EA = Disp + XR2	EA = Add + XR2	EA = C/Add + XR2
T = 11	EA = Disp + XR3	EA = Add + XR3	EA = C/Add + XR3

Disp = Contents of Displacement field of instruction.  
 Add = Contents of Address field of instruction.  
 C = Contents of Location specified by Add or Add + XR.

201118

Figure 4. Determination of Effective Address

IAR contains the address of the next or immediately following instruction.


Index Registers. The three Index registers can also be used to modify the displacement to form the effective address. Tag bits of 01, 10, or 11 designate Registers 1, 2, or 3. Again, the contents of the specified register, added to the displacement, form the effective address.

#### Long Instruction

Long instructions are modified in much the same way as short instructions with the added versatility of indirect addressing. See Figure 4.

Direct Addressing. In the long instruction, a direct address is indicated by a 0 in the IA field. The effective address is governed by the contents of the Tag field. Tag bits of 00 indicate that the Address field of the instruction contains the effective address, which requires no modification. Tag bits of 01, 10, or 11 specify that the contents of the Address field are added to Index Register 1, 2, or 3, respectively, to form the EA.

Indirect Addressing. A 1-bit in the IA field of the instruction signifies that addressing is indirect, i.e., the Address field of the instruction contains the address of the location in memory that contains the EA significant to the accomplishment of the instruction. The indirect address can be the contents of the Address field of the instruction (T = 00), or it can be modified by being added to an index register (T = 01, 10, or 11). As an example (Figure 5), the indirect address is 0914. The CPU goes to that address and finds the contents of the location to be 2719. The EA, then, is 2719. This provides one more level of modification of a given address and provides more versatility in programming for variations to the main line program.



20114A

Figure 5. Indirect Addressing

The IBM 1130 instruction set (Figure 6) comprises 24 individual instructions divided into five classes. Modifications of these instructions enable additional operations. In the descriptions that follow, the name of the instruction is followed by the mnemonic symbols, the binary representation of the operation code, and execution times.

## LOAD AND STORE INSTRUCTIONS

### Load ACC (LD-11000)

The contents of the memory location specified by the EA replace the contents of the ACC. The contents of the memory location are unchanged.

The Carry and Overflow indicators are not affected.

### Load Double (LDD-11001)

The contents of the memory locations specified by the EA and EA + 1 are loaded into the ACC and EXT, respectively. This instruction provides a double-word load for use with double-word arithmetic. The EA must be even for correct operation. If the EA is odd, the contents of that location are loaded into both the ACC and EXT. The contents of the memory location are not changed.

Carry and Overflow indicators are not affected.

### Store Accumulator (STO-11010)

The contents of the ACC replace the contents of the memory location specified by the EA. The contents of the ACC are not changed.

The Carry and Overflow indicators are not affected.


### Store Double (STD-11011)

The contents of the ACC and EXT replace the contents of the memory locations specified by the EA and EA + 1. This instruction provides a double-word store for use with double-word arithmetic. The EA must be even for correct operation. If the EA is odd, the contents of the ACC are stored at the EA and the contents of the EXT are not stored. The contents of the ACC and EXT are not changed.

The Carry and Overflow indicators are not affected.

### Load Index (LDX-01100)

The contents of the register specified by the Tag bits of the instruction are replaced by the data specified. In the short instruction (F = 0), the register is loaded with the Displacement. In the long instruction (F = 1) the register is loaded with the Address (IA = 0) or the contents of the memory location specified by the Address (IA = 1).



20078

A Tag of 00 results in an unconditional branch to the address loaded into the IAR.

The Carry and Overflow indicators are not affected.

### Store Index (STX-01101)

The contents of the register specified by the Tag bits are stored in the memory location specified by the EA. (See the table under Load Index for Tag bit codes.) The contents of the register are not changed.

The Carry and Overflow indicators are not affected.

### Store Status (STS-00101)

The status of the Carry and Overflow indicators are stored in bits 14 and 15, respectively, of the word at the EA. Bits 0-7 of the storage word remain unchanged; bits 8-13 are reset to zeros. The status of each indicator is reflected by storing a 1-bit if the indicator is ON and a 0 if the indicator is OFF.

The Carry and Overflow indicators are reset as a result of the operation.

NOTE: The word in memory in which the status of the indicators is stored is normally the next Load Status instruction, the description of which follows.

### Load Status (LDS-00100)

This instruction is always in the short format (F=0). The Carry and Overflow indicators are set to the

Instruction	Mnemonic	Binary OP Code	Execution Times (in microseconds)							
			Single Word (F = 0)				Double Word (F = 1)			
			T = 00		T = 01, 10, or 11		T = 00		T = 01, 10, or 11	
			Avg.	Max.	Avg.	Max.	Avg. <sup>①</sup>	Max. <sup>①</sup>	Avg. <sup>①</sup>	Max. <sup>①</sup>
<b>Load and Store</b>										
Load ACC	LD	11000	7.6	-	11.2	-	10.8	-	14.8	-
Load Double	LDD	11001	11.2	-	14.9	-	14.4	-	18.0	-
Store ACC	STO	11010	7.6	-	11.2	-	10.8	-	14.8	-
Store Double	STD	11011	11.2	-	14.9	-	14.4	-	18.0	-
Load Index	LDX	01100	4.5	-	7.2	-	7.2	-	11.8	-
Store Index	STX	01101	7.6	-	11.2	-	11.8	-	15.4	-
Load Status*	LDS ⑦	00100	3.6	-	3.6	-	-	-	-	-
Store Status	STS	00101	7.6	-	11.2	-	10.8	-	14.8	-
<b>Arithmetic</b>										
Add	A	10000	8.0	13.0	11.7	16.6	11.2	16.2	15.3	20.3
Add Double	AD	10001	12.2	22.0	15.8	25.6	15.3	25.2	19.3	29.5
Subtract	S	10010	8.0	13.0	11.7	16.6	11.2	16.2	15.3	20.3
Subtract Double	SD	10011	12.2	22.0	15.8	25.6	15.3	25.2	19.3	29.5
Multiply	M	10100	25.7	40.0	29.3	43.6	29.3	43.6	32.9	47.2
Divide	D	10101	76.0	150.8	79.6	154.4	79.6	154.4	83.2	150.0
And	AND	11100	7.6	-	11.2	-	10.8	-	14.8	-
Or	OR	11101	7.6	-	11.2	-	10.8	-	14.8	-
Exclusive Or	EOR	11110	7.6	-	11.2	-	10.8	-	14.8	-
<b>Shift Left* Modifier Bits 8 &amp; 9:</b>										
Shift Left ACC	00 SLA ⑦	00010	}	③	-	④	-	-	-	-
Shift Left ACC and EXT	10 SLT ⑦	00010								
Shift Left and Count ACC	③ SLCA ⑦	00010								
Shift Left and Count ACC and EXT	11 ③ SLC ⑦	00010								
<b>Shift Right* Modifier Bits 8 &amp; 9:</b>										
Shift Right ACC	00 or 01 SRA ⑦	00011	}	⑤	-	⑥	-	-	-	-
Shift Right ACC and EXT	10 SRT ⑦	00011								
Rotate Right	11 RTE ⑦	00011								
<b>Branch</b>										
Branch and Store IAR	BSI	01000	7.6	-	11.2	-	10.8 <sup>②</sup>	-	14.8	-
Branch or Skip on Condition	BSC	01001	3.6	-	3.6	-	7.2 <sup>②</sup>	-	11.2	-
Modify Index and Skip	MDX	01110	4.5	9.9	11.2	16.2	18.5	23.4	18.5	23.4
Wait*	WAIT ⑦	00110 ⑨	3.6	-	3.6	-	-	-	-	-
<b>Input/Output</b>										
Execute I/O	XIO ⑩	00001	11.2	-	14.8	-	14.8	-	18.4	-

\* Valid in short format only

NOTES:

- |   |                                                                        |    |                                                                                             |
|---|------------------------------------------------------------------------|----|---------------------------------------------------------------------------------------------|
| 1 | Indirect addressing, where applicable, adds 3.6 μsec to execution time | 6  | $N > 16: 7.2 + .45(N-19)$<br>$N < 16: 7.2 + .45(N-4)$<br>where N=number of position shifted |
| 2 | If branch is taken                                                     | 7  | Indirect addressing not allowed                                                             |
| 3 | $3.6 + .45(N-4)$                                                       | 8  | If T=00, functions as SLA or SLT                                                            |
| 4 | $7.2 + .45(N-4)$                                                       | 9  | All unassigned OP codes are defined as Wait operations                                      |
| 5 | $N > 16: 3.6 + .45(N-19)$<br>$N < 16: 3.6 + .45(N-4)$                  | 10 | If XIO Read or Write, add 3.6 μsec                                                          |

Figure 6. 1130 Instruction Set and Execution Times

conditions indicated by bits 14 and 15, respectively, of the instruction. A 1 sets the indicator to the ON condition; a 0 sets it to the OFF condition.

The Carry and Overflow indicators are set according to the bits in positions 14 and 15.

NOTE: The Load Status instruction is the word in memory in which the status of the indicators is stored by the previous (Store Status) instruction.

## ARITHMETIC INSTRUCTIONS

### Add (A-10000)

The contents of the memory location specified by the instruction are added algebraically to the contents of the ACC. Negative data is in 2's complement form. The sum replaces the contents of the ACC. The contents of the memory location remain unchanged.

The Overflow indicator is turned on if the sum is greater than the capacity of the ACC,  $2^{15}-1$  or  $-2^{15}$ . If the indicator is ON when the overflow occurs, it is not changed.

The Carry indicator is set by a carry out of the high-order bit position of the ACC. The Carry indicator is dynamic and is conditioned for each ADD instruction.

### Add Double (AD-10001)

The contents of the memory locations at EA and EA + 1 are added algebraically to the contents of the ACC and EXT. Negative data is in 2's complement form. This instruction provides double-word addition in which the ACC and EXT are considered as one 32-bit accumulator. The sum replaces the contents of the ACC and EXT; the contents of the memory locations are not changed. The EA must be even for correct operation. If the EA is odd, the contents of that location are added to both the ACC and EXT.

The Carry and Overflow indicators are affected as in the Add instruction (for the two word result, or course).

### Subtract (S-10010)

The contents of the memory location specified by the instruction are directly subtracted from the contents of the ACC. The result replaces the contents of the ACC. The contents of the memory location are not changed.

The Carry and Overflow indicators are affected as in the Add instruction. The Carry indicator, if on, reflects a borrow condition.

### Subtract Double (SD-10011)

The contents of the memory locations at EA and EA + 1 are subtracted from the contents of the ACC and EXT. This instruction provides double-word subtraction in which the ACC and EXT are considered one 32-bit accumulator. The difference replaces the contents of the ACC and EXT; the contents of the memory location are not changed. The EA must be even for correct operation. If the EA is odd, the contents of that location are subtracted from both the ACC and EXT.

The Carry and Overflow indicators are affected in the same way as in the Subtract instruction.

### Multiply (M-10100)

The contents of the memory location specified by the instruction (the multiplicand) is multiplied algebraically by the contents of the ACC (multiplier). The 32-bit product replaces the contents of the ACC and EXT. Bit 15 of the EXT is the low-order bit, and bit 0 of the ACC is the high-order bit. Contents of the memory location are unchanged.

The Carry and Overflow indicators are not affected.

NOTE: The largest product that can be developed is  $2^{30}$ , which results from multiplier and multiplicand of  $-2^{15}$ .

### Divide (D-10101)

The contents of the ACC and EXT are considered a 32-bit, double word dividend, divided by the contents of the memory location specified by the instruction. The quotient replaces the contents of the ACC and the remainder, which carries the sign of the dividend, is placed in the EXT.

The Overflow indicator is turned ON by an attempt to divide by zero or by a quotient overflow, which occurs when the quotient exceeds the range of  $-2^{15}$  to  $2^{15}-1$ . An overflow causes the ACC and EXT to be left in an undefined state.

### Logical AND (AND-11100)

The contents of the memory location specified by the instruction are ANDed, bit-by-bit, with the contents of the ACC; the results replace the contents of the ACC. The contents of the memory location remain unchanged.

The AND operation compares each bit position of two words (fields) and places a 1-bit in the result field (ACC) position if both fields contain a 1-bit in that position. The table that follows illustrates the

four possible bit combinations in the same bit position of two ANDed words.

Memory	ACC	Result
0 →	0 →	0
0 →	1 →	0
1 →	0 →	0
1 →	1 →	1

The Carry and Overflow indicators are not affected.

#### Logical OR (OR-11101)

The contents of the memory location specified by instruction are ORed, bit-by-bit, with the contents of the ACC. The results replace the contents of the ACC; the contents of the memory location are unchanged.

The OR operation compares each bit position of two words (fields) and places a 1-bit in that position of the result field (ACC) if either field contains a 1-bit in that position. The table that follows illustrates the four possible bit combinations in the same bit position of the two ORed fields.

Memory	ACC	Result
0 →	0 →	0
0 →	1 →	1
1 →	0 →	1
1 →	1 →	1

The Carry and Overflow indicators are not affected.

#### Logical Exclusive OR (EOR-11110)

The contents of the memory location specified by the instruction are exclusive-ORed, bit-by-bit, with the contents of the ACC. The result replaces the contents of the ACC; the contents of the memory location are unchanged.

The exclusive-OR operation compares each bit position of two words (fields) and places a 1-bit in that position of the result field (ACC) if either field, but not both, contains a 1-bit in that position. The table that follows illustrates the four possible bit combinations in the same bit position of the two exclusive ORed fields.

Memory	ACC	Result
0 →	0 →	0
0 →	1 →	1
1 →	0 →	1
1 →	1 →	0

The Carry and Overflow indicators are not affected.

#### SHIFT INSTRUCTIONS

All shift operations are in the short format (F=0) only. Each of the three Shift Right and four Shift Left instructions is defined by bits 8 and 9 of the basic Shift Right and Shift Left instructions. Except for the Shift Left and Count instructions, the number of positions shifted is controlled by the field specified by the Tag bits, as shown by the table that follows. (XR is the abbreviation for index register.)

Tag Bits	Shift Controlled By Low-Order Six Bits
00	Displacement
01	XR1
10	XR2
11	XR3

If the shift count is zero in the control field addressed, the instruction performs as a No-OP, and the Carry indicator is not affected.

#### Shift Left ACC (SLA-00010)

Bits 8 & 9 = 00

The ACC is shifted left the number of positions specified by the shift count, and vacated (low-order) bit positions are set to 0. The EXT is not affected.

The condition of the Carry indicator is determined by the contents of the last bit position shifted out of the ACC. The Carry indicator is turned ON by a 1-bit in the last position shifted out of the high-order position of the ACC; it is turned OFF by a 0. The Overflow indicator is not affected.

#### Shift Left ACC and EXT (SLT-00010)

Bits 8 & 9 = 10

The ACC and EXT are shifted left (as a 32-bit double word) the number of positions specified

by the shift count, and vacated bit positions are set to 0.

The Carry and Overflow indicators are affected as in the Shift Left ACC instruction.

#### Shift Left and Count ACC (SLCA-00010)

Bits 8 & 9 = 01

Tag bits of 00 cause this instruction to be executed the same as a Shift Left ACC instruction. Tag bits of 01, 10, or 11 cause the six low-order bits of the designated register to be transferred to the CCC (Cycle Control Counter) as a shift count. The count is decremented by one for each position the ACC is shifted to the left. The shift is terminated by a 1-bit being shifted into the high-order position of the ACC or the CCC being decremented to zero. The decremented count is loaded into the six low-order positions of the index register. Bit positions 0-7 of the index register are not affected.

The Carry indicator is turned ON if the shift is terminated by a 1-bit in the high-order of the ACC. It is turned OFF if the shift is terminated by the CCC being decremented to zero. If a 1-bit in the high-order position of the ACC coincides with the CCC being decremented to zero, the Carry indicator is turned OFF.

The Overflow indicator is not affected.

NOTE: If the count (n) is decremented to zero, a shift left n positions has occurred. If the count is initially zero or if the sign bit is initially a 1 bit, the instruction performs as a No-op.

#### Shift Left and Count ACC and EXT (SLC-00010)

Bits 8 & 9 = 11

This instruction is the same as the Shift Left and Count ACC instruction, except that both the ACC and EXT are shifted. The high-order bits of the EXT are shifted into the low-order positions of the ACC, and the vacated low-order positions of the EXT are set to zero.

The Carry and Overflow indicators are the same as for the Shift Left and Count ACC instruction.

#### Shift Right ACC (SRA-00011)

Bits 8 & 9 = 00 or 01

The ACC is shifted right logically the number of positions specified by the shift count. Low-order bits shifted out are lost; high-order positions vacated are set to zeros. The EXT is not affected.

The Carry and Overflow indicators are not affected.

#### Shift Right ACC and EXT (SRT-00011)

Bits 8 & 9 = 10

The ACC and EXT are shifted right arithmetically (as a 32-bit double word) the number of positions specified by the shift count. The value of the sign-bit (position 0 of the ACC) is entered in all vacated positions. Low-order bits of the EXT are shifted out and lost.

The Carry and Overflow indicators are not affected.

#### Rotate Right ACC and EXT (RTE-00011)

Bits 8 & 9 = 11

The ACC and EXT are shifted right (as a 32-bit double word) the number of positions specified by the shift count. In effect, a continuous loop is formed, so that the high-order positions of the ACC pick up the bits shifted out of the low-order positions of the EXT. For example, if the shift count is three, all positions of the ACC and EXT shift three positions to the right, and the values of EXT bit positions 13, 14, and 15 are put in ACC bit positions 0, 1, and 2.

The Carry and Overflow indicators are not affected.

### BRANCH INSTRUCTIONS

Branch instructions provide the means for departing from a sequential series of instructions, by testing to determine if a stated condition or combination of conditions exists, and returning to the point from which the departure was made.

#### Branch or Skip on Condition (BSC-01001)

Six separate conditions of the ACC can be tested by placing a 1-bit in the appropriate bit position of the instruction. The bit positions and corresponding conditions tested for are contained in the table that follows.

<u>Bit Position</u>	<u>Condition</u>
15	Overflow indicator OFF
14	Carry indicator OFF

<u>Bit Position</u>	<u>Condition</u>
13	ACC contents even
12	ACC positive, not zero
11	ACC negative
10	ACC zero

The contents of the ACC are not changed by testing.

#### Short Instruction Format (F = 0)

If any one of the conditions specified by the instruction is true, the program skips over the next word in memory and goes to the second word in sequence. This means that a BSC instruction in the short format must always be followed by a short-format instruction. If an instruction in the long format were to follow, a skip would send the program to the second word of the instruction, and a programming error would result.

If none of the conditions is true, the next sequential instruction is executed.

If bit positions 10 through 15 contain zeros (no condition tested), the instruction performs as a No-Op.

#### Long Instruction Format (F = 1)

When none of the conditions specified is true, the program branches to the EA. If any one of the conditions is true, the next sequential instruction is executed.

If no condition is specified, the program branches to the EA. This allows the long format of the BSC instruction to be used as an unconditional branch. An explanation of the computation of the EA is contained in the section, Effective Address Generation. When this instruction specifies an indirect address (IA = 1), it enables a return to the program routine from which the CPU departed to accomplish a subroutine. This is accomplished by making the indirect address in this instruction identical to the EA of the Branch and Store IAR instruction that effected the branch.

Programming Note. When an interrupt request has been detected by a priority level, the program is directed to service the request by interrupting. During the servicing, all interrupt requests of equal or lower status are effectively constrained from interrupting while the servicing of the higher priority is in progress. However, if a request is detected for a higher priority level than is presently in progress, the

program is immediately interrupted again. This is frequently called Nesting of Interrupts.

At the completion of servicing any level of interrupt, it is necessary to signal the priority hardware to reset the priority-status of the highest level that is on. This reset permits lower priority requests, including those that may have been temporarily constrained but recorded, to be accepted once again by the CPU. This is effected by making Bit 9 = 1 in this instruction. This programmed recognition of waiting interrupts should not be confused with a normal subroutine linkage back to a mainline program in which Bit 9 should be set to zero.

The BSC is a conditional instruction, and when Bit 9 = 1, the interrupt level is reset only when the branch or skip occurs.

#### Indicators

The Overflow indicator is reset when tested by the BSC instruction; the Carry indicator is not reset by testing.

#### Branch and Store IAR (BSI-01000)

The BSI instruction can be used in either the short or long format.

#### Short Instruction Format (F = 0)

The contents of the IAR (the location of the next sequential instruction) are stored at the EA of the BSI instruction. The IAR is then set to the EA + 1, which becomes the location of the next instruction executed. For example, assume that the BSI instruction is at memory location 0500 and that the EA generated is 0600. Execution of the BSI instruction stores 0501 at memory location 0600 and branches to 0601, which is the location of the next instruction.

#### Long Instruction Format (F = 1)

In the long format, the BSI instruction branches conditionally under the same circumstances as the BSC instruction. The conditions to be tested are designated by bit placement in Bits 10-15, as shown by the table in the description of the BSC instruction. If none of the conditions is true, the contents of the IAR are stored at the EA and execution of the instruction proceeds as described for the short format. If one or more of the conditions is true, the next sequential instruction is executed.



## Indicators

In the short format, the Carry and Overflow indicators are not affected; in the long format, the Overflow indicator is reset when tested. The Carry indicator is not reset.

### Modify Index and Skip (MDX-01110)

This instruction can be used to modify an index register, the IAR, or the contents of a word in memory. Except as noted, a skip occurs only if the index register or memory word being modified changes sign or is zero after modification.

A skip causes the program to skip over the next word in memory and go to the second word in sequence. This means that an MDX instruction must always be followed by an instruction in the short format. If a long-format instruction were to follow, a skip would send the program to the second word of the instruction, and a programming error would result.

### Short Instruction Format (F = 0)

The expanded Displacement is added to the register specified by the Tag bits of the instruction, according to the table that follows. The displacement is expanded to 16 bits by duplicating the sign bit 8 positions to the left in the resulting high-order position.

<u>Tag Bits</u>	<u>Operation</u>
00	Displacement added to IAR
01	Displacement added to XR1
10	Displacement added to XR2
11	Displacement added to XR3

When the Tag bits of the instruction are 00, the MDX instruction becomes a branch, a skip, or a No-Op. Since the IAR contains the address of the next instruction, a Displacement value of zero merely sends the CPU to the next instruction; a positive value of one results in a skip; and any other value results in a branch to the modified address in the IAR. (The Displacement can also be negative.)

### Long Instruction Format (F = 1)

Modification is accomplished according to the contents of the Tag and IA fields of the instruction. If the Tag is 00, independent of the IA bit, the expanded Displacement (bits 8 through 15 of the first word of the instruction) is added to the contents of the memory location specified by the Address field of

the instruction. The displacement is expanded to 16 bits by duplicating the sign bit 8 positions to the left in the resulting high-order position. If the Tag bits are not 00, the IA bit becomes the controlling factor, as shown below.

IA Bit = 0. The contents of the Address field of the instruction are added to the index register (XR) specified by the Tag bits:

T = 01	XR1
T = 10	XR2
T = 11	XR3

IA Bit = 1. The contents of the memory location specified by the Address are added to the designated index register, according to the Tag bit values noted above.

## Indicators

The Carry and Overflow indicators are not affected.

### Wait (WAIT-00110 and Undefined OP Codes)

This instruction is in the short format only. The operation of the CPU stops in a wait condition and can be restarted manually or by the detection of an interrupt. A manual restart causes resumption of the program with the next sequential instruction; an interrupt causes resumption at a point determined by the interrupt branch operation. Cycle sharing operations continue in the wait condition.

The Carry and Overflow indicators are not affected.

## INPUT/OUTPUT OPERATIONS

The IBM 1130 Computing System offers a variety of I/O devices. The Keyboard for input and the Console Printer for output are standard on the IBM 1131 CPU (Central Processing Unit), Models 1 and 2. In addition, the 1131 Model 2 provides the large capacity and random-access availability of data inherent in disk storage. The following attached units offer a wide diversity of I/O media:

- IBM 1134 Paper Tape Reader
- IBM 1055 Paper Tape Punch
- IBM 1132 Printer
- IBM 1442 Card Read-Punch
- IBM 1627 Plotter

The programmed operation of each of these units is described in succeeding sections. The

operating procedures that have to do with the mechanical functioning of the devices are covered in the publication, IBM 1130 Computing System, Input/Output Units (Form A26-5890).

#### EXECUTE I/O (XIO-00001)


This instruction can be in either the short or long format, and operation is the same, except for the inherent differences in the manner in which the EA is generated, and the fact that the long format can have either a direct or indirect address.

The effective address is the memory location of the first word of the I/O Control Command (IOCC); EA + 1 is the location of the second word of the IOCC.

The contents of the ACC, if significant, must be stored prior to execution of the XIO instruction because the ACC is used in the analysis of the IOCC.

#### Input/Output Control Command

The format of the IOCC follows.



#### Address

The use of this 16-bit field depends on the function and the device specified.

#### Device

This 5-bit field identifies the I/O device.

00010	1442 Card Read-Punch
00110	1132 Printer
00100	Disk storage
00101	1627 Plotter
00011	1134 Paper Tape Reader, 1055 Paper Tape Punch
00001	Console Keyboard, Console Printer
00111	Console Entry Switches

#### Function

The primary I/O functions are specified by the 3-bit function code:

- 000 - Not used
- 001 - Write
  - This code is used to transfer a single word from storage to an I/O unit. The address of the storage location is provided by the Address field of the I/O Control Command.
- 010 - Read
  - This code is used to transfer a single word from an I/O unit to storage. The address of the storage location is provided by the Address field of the I/O Control Command.
- 011 - Sense Interrupt
  - This code is used only on Level 4 and causes the ACC to be loaded with the Interrupt Level Status Word (ILSW) for Level 4.
- 100 - Control
  - This code causes the selected device to interpret the Modifier field as a specific control action.
- 101 - Initiate Write
  - This code provides the ability to initiate a WRITE operation on a device or unit which will subsequently make data transfers from storage via a Data Channel.
- 110 - Initiate Read
  - This code provides the ability to initiate a READ operation from a device or unit which will subsequently make data transfers to storage via a Data Channel.
- 111 - Sense Device
  - This code loads the ACC with the DSW (Device Status Word) for the device specified in the IOCC. The status indicators are reset by specifying modifier bits as follows: Bit 15 for the highest level to which the device is connected, Bit 14 for the next highest level, and so on.

#### Modifier

This portion of the command provides additional information for the device and function specified.

## INTERRUPT

The Interrupt facility provides an automatic branch from the normal program sequence based upon an external condition. A maximum of six interrupt levels are available with the 1130 Computing System. They are assigned as follows:

<u>Level</u>	<u>Device</u>
0	1442 Card Read-Punch (column read, punch)
1	1132 Printer
2	Disk Storage
3	1627 Plotter
4	1442 (operation complete); Keyboard/Console Printer; 1134 Paper Tape Reader; 1055 Paper Tape Punch
5	Console (Program Stop switch)

### Interrupt Philosophy

Because of the number of types of interrupt requests, it is not always possible to cause a branch to a unique address for each interrupt condition. For the same reason, it is frequently not desirable to cause one branch for all interrupt requests and require the program to determine the individual request(s) requiring service. Therefore, it is expedient to group the many individual request lines into a lesser number of priority levels. This accomplishes two very important functions: First, it allows all interrupt requests common to a specific device to have the privilege of interrupting immediately if the only requests waiting or being serviced are of a lower priority level. Service is returned to the initial request only after all higher level requests have been serviced. Second, since a unique branch can be defined for each interrupt priority level, it is possible to combine many interrupt requests on a common priority level and therefore use a common interrupt subroutine to service many requests.

There are two important operating characteristics of the 1130 interrupt system: (1) when more than one request line is connected to any priority level, it is necessary, by programming means, to identify the individual request(s) causing the priority level to be energized; (2) the first request that causes an interrupt prevents future requests on the same or lower priority levels from interrupting until the completion of servicing the first interrupt is signaled by a "branch out" operation. (See Branch or Skip on Condition-BSC.)

Interrupts that occur on the same level for which an interrupt is being serviced can be detected and acknowledged before the branch out operation is executed.

### Program Operation


An interrupt may be recognized by the CPU at the completion of any program instruction. It is initiated by the basic interrupt control, which forces execution of a CPU-generated Branch and Store IAR (BSI) instruction. The indirect address of the generated BSI instruction is in location 8-13, corresponding to the level of interrupt. This location should contain the address of the location in the interrupt routine where the IAR is to be stored.

As defined by the BSI instruction description, the IAR is stored at the EA (effective address) and program execution is resumed with the Branch to the EA + 1. It is the responsibility of the interrupt subroutine to store all data and/or index registers that are used by the routine, and to restore the same registers prior to departing from the subroutine. (See the description of BSC.)

Several devices can request an interrupt on level 4. It thus becomes necessary for the program to determine the requesting device. This is accomplished by issuing an XIO instruction with a Function of Sense Interrupt.

The Sense Interrupt function is decoded and sent to all I/O devices, along with the current interrupt level being serviced. Each device that is requesting service on level 4 will have a bit appear in the ILSW that is loaded into the Accumulator, provided that level 4 is being serviced. The Sense Interrupt command will therefore produce meaningful results only if executed in a program sequence that is a result of interrupt level 4, and before a Branch Out command is executed in this routine.

### Interrupt Level Status Word



20292 A

Although a 16-bit ILSW could exist for each priority level, only level 4 uses the ILSW in the 1130 System.

Each device with an interrupt request signal assigned to priority level 4 is given a particular bit position in its ILSW to indicate its interrupt request status, a 1-bit if ON and 0 if OFF. The status indicator(s) in the device(s) is not affected by the sensing of the ILSW. It is possible for a device to contain several conditions which may cause an interrupt on the same interrupt level. When this condition exists, the interrupt conditions are logically ORed to become a single interrupt. The identification of the interrupting condition within the device is accomplished by sensing the Device Status Word (DSW) as discussed in subsequent paragraphs.

### Interrupt Identification

Following loading of ILSW 4 in the ACC (accomplished by an XIO-Sense Interrupt instruction), the Shift Left and Count instruction is used to facilitate examination of the ILSW. First, an index register is loaded with a quantity which corresponds to the number of request signals connected to interrupt priority level 4, followed by the Shift Left and Count instruction (SLC). The resulting count in the Index register is unique and corresponds to the first non-zero bit of the ILSW in the Accumulator. (It is also possible to execute a Shift Left and Count of both the ACC and EXT. Refer to the SLC Instruction Description.) The SLC is followed by a Branch or Skip on Condition instruction (BSC) utilizing the F = 1 format with IA = 1, indexed with the result of the SLC. This provides, in conjunction with a branch table, a unique branch for each non-zero bit of the ILSW.

After the device causing an interrupt has been identified from data in the ILSW, it is necessary to determine the indicator(s) within the particular device causing the interrupt. This is accomplished by issuing a subsequent XIO Sense Device instruction with an area assignment corresponding to that of the device being interrogated. The Status indicators are reset after the information has been loaded in the ACC, if a bit is present in position 15 of the modifier. If a device can initiate interrupts on more than one interrupt level, the indicators are reset by specifying modifier bits as follows: Bit 15 for the highest level to which the device is connected, Bit 14 for the next highest level, and so on.

The data in the ACC is now referred to as the DSW (Device Status Word).

### Device Status Word

The DSW contains one bit of information for each indicator within the device. These usually fall into three categories, (1) error or exception interrupt conditions, (2) normal data or service-required interrupts, and (3) routine status conditions.

Programming Note. When an interrupt request has been detected by a priority level, the program is directed to service the request by interrupting. During the servicing, all interrupt requests of equal or lower status are effectively constrained from interrupting while the servicing of the higher priority is in progress. However, if a request is detected for a higher priority level than is presently in progress, the program is immediately interrupted again. This is frequently called Nesting of Interrupts.

At the completion of servicing any level of interrupt, it is necessary to signal the priority hardware to reset the priority-status of the highest level that is on. This reset permits lower priority requests (including those that may have been temporarily constrained, but recorded) to be accepted once again by the CPU. The reset is accomplished by a BSC instruction with Bit 9 = 1. This programmed recognition of waiting interrupts should not be confused with a normal subroutine linkage back to a mainline program in which Bit 9 should be set to zero.

The BSC is a conditional instruction, and when Bit 9 = 1, the interrupt level is reset only when the branch or skip occurs.

Figure 7 shows a typical procedure for recognizing interrupts.

### DISK STORAGE

Disk storage provides the IBM 1130 Computing System with low-cost random or sequential access data storage. On-line data capacity is 512,000 words; off-line capacity is virtually unlimited because the interchangeable disk cartridge is easily removed and replaced with another. Thus, the large storage capacity, comparable to that of magnetic tape, coupled with the unique advantage of random access, affords the 1130 Computing System great flexibility in the handling of engineering, scientific, industrial, and commercial programs.

## Sample Interrupt Recognition Procedure

Ref. No.	Memory Address	Contents of Location at Memory Address	Contents of IAR
1	0500-0501	XXXFTk	0502
2	None	BSI 1 001	0008
3	0008	0600	
4	0600	0502	0601
5	0601-0602	XXXFTk	0603
6	0729-0730	BSC 1 001 1 000000	0600
7	0600	0502	0502
8	None	BSI 1 001	0012
9	0012	1500	
10	1500	0502	1501
11	1501-1502	XXXFTk	1503
12	2300-2301	XIO 1 000	4100
13	4100	011	2302
14	2302	LDX 0 01	2303
15	2303	SLCA 0 01 00	2304
16	2304-2305	BSC 1 01 1 0	2305
17	2306	2500	
18	2307	2600	2600
19	2308	2700	
20	2600-2601	XXXFTk	2602
21	2800-2801	XIO 1 000	4102
22	4102	00001111	2802
23	3200-3201	BSC 1 001 1 000000	1500
24	1500	0502	0502
25	0502-0503	XXXFTk	0504

The notes that follow are numbered to correspond to the reference numbers in the procedure. Each reference number cited in text is circled, e.g., ①, to avoid confusion with numbers necessary to the procedure, such as memory addresses.

In the registers, instructions, and data words, only the necessary 0-bits and 1-bits are shown. Op codes are shown in alphabetic symbols, and decimal numbers are used to identify memory locations. Binary notation, where used, is obvious. IAR, ACC, and XR1 are shown only where needed for understanding of the operation.

1. Mainline program instruction. During execution of this instruction, the 1442 initiates a card read interrupt.
2. At the conclusion of the ① instruction, the CPU blocks the next program instruction and interposes a CPU-generated BSI to start the Level 0 Interrupt procedure.
3. IA of the Level 0 BSI is 0008; the EA at 0008 is 0600.
4. The IAR (0502) is stored at the EA (0600); the IAR is then loaded with the EA + 1 (0601).
5. First instruction of the Level 0 interrupt subroutine. The subroutine must store the status of each register, all data, etc., that could be altered by execution of the subroutine. Before leaving the subroutine, the program must restore all registers, data, etc., to the condition that existed when the interrupt occurred.
6. The last instruction of the interrupt subroutine is a BSC instruction with a Bit-9 value of 1, which resets the priority status so that interrupts of equal or lower priority can be recognized. If no interrupt is waiting, return to the interrupted program is effected by the IA(0600) of the BSC being equal to the EA of the CPU-generated BSI that initiated the interrupt routine, ②. The BSC is shown as an unconditional branch (Bits 10-15 = 0); the branch could have been conditional, i.e., the branch executed only if conditions specified by Bits 10-15 were true.

NOTE: The term interrupted program is used to designate either the main program being executed or an interrupt subroutine of lower priority. For example, the ① instruc-

Figure 7. Sample Interrupt Recognition Procedure, Part I

tion could be in a routine to service a console printer-keyboard, Level 4 interrupt. Thus, the mainline program can be thought of as a routine with no priority, to which the CPU returns when no interrupts are waiting.

7. The EA (0502) is the location of the next mainline program instruction and is loaded into the IAR.
8. To illustrate an interrupt with a low priority occurring while a higher priority interrupt is being serviced, we assume that the console printer-keyboard initiated a Level 4 interrupt while the card read interrupt was being serviced. We assume that no Level 0, 1, 2, or 3 interrupts are waiting and that the Level 4, CPU-generated BSI can now be interposed, as in ② for Level 0.
9. The IA (0012) of the BSI is the memory location assigned to Level 4 interrupts and contains the EA (1500).
10. The IAR is stored at the EA (1500) and then loaded with EA+1 (1501).
11. First instruction of Level 4 subroutine. See ⑤. Last housekeeping instruction takes subroutine to 12.
12. The XIO instruction EA (4100) is the memory location of the IOCC. The IAR contents remain at 2302 because the IOCC controls an I/O device and is not a sequential program instruction.
13. The IOCC function code of 011 (Sense Interrupt) causes the ILSW for Level 4 to be loaded into the ACC.
14. XR1 is loaded with a quantity equal to the number of response signals connected to the ILSW.
15. SLCA instruction is terminated when the 1-bit associated with the console printer-keyboard interrupt is shifted into the high order position of the ACC. XR1 is reduced by one.
16. BSC instruction address is modified by XR1 (+2) to form the IA (2307). A bit in the 0-position of the ILSW (paper tape reader and paper tape punch) results in an XR1 of 3 and an IA of 2308. A bit in the 2-bit position (card read-punch) results in an XR1 of 1 and an IA of 2306.
17. An IA of 2306 has the EA 2500, which is the memory location of the first instruction of the Card Read-Punch interrupt subroutine.
18. An IA of 2307 has the EA 2600, which is the memory location of the first instruction of the Console Printer-Key-board interrupt subroutine.
19. An IA of 2308 has the EA 2700, which is the memory location of the first instruction of the Paper Tape Reader and Paper Tape Punch interrupt subroutine.
20. First instruction of housekeeping sequence for Console Printer-Key-board subroutine.
21. The XIO instruction EA (4102) is the memory location of the console printer-keyboard IOCC.
22. The IOCC Sense Device function code (111) causes the DSW of the console printer-keyboard (00001) to be loaded into the ACC. The 1-bit in position 15 causes the response to be reset. The example shows 1-bits in positions 2 and 3 of the ACC (DSW), which indicate that the operator initiated an interrupt request on the keyboard and that the console entry switches are to be read. A programmed subroutine determines the cause of the interrupt (Bit 2) and the interrupting device (Bit 3). A routine then follows that reads the data into memory, accomplishes any housekeeping required, and releases the CPU, as shown in ⑬.
23. Procedure is the same in ⑥ and ⑦. The IA (1500) of the BSC instruction is equal to the EA of the CPU-generated BSI instruction that initiated the interrupt; see ⑧, ⑨, and ⑩.
24. The EA (0502), located at 1500, is loaded into IAR.
25. The instruction at 0502 is the next one to be executed in the mainline program. See ① for previous mainline instruction.

Figure 7. Sample Interrupt Recognition Procedure, Part II

System programs, object programs, subroutines, and often-used table data can be stored in the same removable disk cartridge and a specific computation accomplished by mounting the cartridge and feeding the variable data into the 1131 CPU. This simplifies problem solving and increases the throughput of the System.

**DESCRIPTION**

Disk storage for the 1130 System is contained in the CPU cabinet and is connected to the CPU by a high-speed data channel. It is composed of two components: the disk and drive assembly and the access mechanism.

Disk Assembly

The disk assembly (Figure 8) is a single disk drive, completely enclosed in a protective housing, or cartridge. The recording medium is an oxide-coated disk that provides two surfaces for the magnetic recording of data. When mounted in the CPU enclosure, the disk drive rotates at the rate of 1500 revolutions per minute.

Access Mechanism

The disk storage access mechanism has two horizontal arms. Each arm has a magnetic read/write head, and each head is positioned to read or write on the corresponding disk surface as the access arms straddle the disk in the manner of a large tuning fork. The entire assembly moves horizontally forward and backward, so that the heads have access to the entire recording area.




Figure 8. Disk Assembly Cartridge.


The access mechanism is positioned automatically, at the home position (outside cylinder) when the disk cartridge is inserted.

Disk Organization and Capacity

The access mechanism is moved back and forth by program instructions and can be placed in any one of 200 positions, from a point near the periphery of the disk to a point near the center of the disk. At each position, the heads can read or write in a circular pattern on both surfaces of the disk, as it revolves. These circular patterns of data are called tracks. The track on the upper surface of the disk and the corresponding track on the lower surface, both of which can be read or written while the access mechanism is in the same position, are called a cylinder. Figure 9 shows the innermost and outermost cylinders of two tracks each. To complete the picture, the 198 intermediate cylinders, or pairs of tracks, should be visualized; they were omitted for the sake of clarity of the diagram.

For convenience in transferring data between the CPU core storage and disk storage, each track is divided into four equal segments called sectors. Sectors are numbered by the cylinder, from 0 through 7, as shown in Figure 10. Sectors 0 - 3 divide the upper surface track, and Sectors 4 - 7, the lower. A sector contains 321 data words and is the largest segment of data that can be read or written with a single instruction.

In the programs and programming systems provided by IBM, e. g., the Monitor System and its programs, the first word of a 321-word sector is used for cylinder sector number.



NOTE: The thickness of the disk has been greatly exaggerated in order to show the relative positions of the upper and lower surface tracks.

20254

Figure 9. Disk Storage Cylinder Schematic




Figure 10. Disk Storage Sector Numbers

Therefore, the first word of the sector can not be used by the programmer if the Assembler program or other components of the Monitor System are to be used.

A disk storage word comprises 16 data bits and four check and space bits.

Table 1 shows the organizational components of disk storage. Note that capacities are based on the 320-word sector.

Timing

Timing considerations of disk storage operation involve three elements: access time, reading and writing data, and the time during which the CPU is tied up.

Access. The access mechanism moves in increments of two cylinders at the rate of 15 ms per increment. Thus, in the formula that follows, the number of cylinders (N) must be even. (The next higher even number is used if an odd number of cylinders is specified.) During the 20 ms stabilization period that follows the last incremental movement, a Read or Write instruction can be given and will be started at the end of the stabilization period.

$$\text{Access time (ms)} = 7.5(N) + 20$$

Table 1. Disk Storage Data Organization

	No of.	Per	Word	Sector	Track	Cylinder	Disk
Bits		16	5,120	20,480	40,960	8,192,000	
Data Words			320	1,280	2,560	512,000	
Sectors				4	8	1,600	
Tracks					2	400	
Cylinders						200	

Read/Write. Reading or writing of data in disk storage is at the rate of 27.8 μsec per word. Average rotational delay time is 20 ms, based on 1500 rpm, or 40 ms per revolution. Thus, a sector can be read or written in an average of 30 ms. Although there are no timing considerations for head switching, there are programming considerations in consecutive sector operations because there is an interval of over 420 μsec between sectors; the interval is increased by 27.8 μsec for each word less than 321 read or written.

A full cylinder of eight 321-word sectors can be read or written in 100 ms because the rotational delay is required for only the first sector.

CPU Time. An interrupt in a disk storage operation occurs only at the end of the Seek or Read/Write operation. This means that once the instruction is initiated, disk storage operation is virtually independent of the CPU. As data is being read or written, a cycle is literally "stolen" from the CPU operation in progress every 27.8 μsec for the transmission of the next word. Thus, except for the normal instruction times, the CPU is busy only 14 ms of the 100 ms required to read or write a full cylinder. The remaining 86 ms are available for other program operations.

Data Checking

Data is checked on each transmission between core storage and disk storage. The number of bits of each word is divided by four as the word leaves core storage, and the number of bits necessary to make the division even (Modulo 4) is added to the end of the word. The Modulo 4 test is performed again each time a word is written in disk storage or read from it. A word that is not Modulo 4 causes the Data Check bit to be set in the disk storage DSW.

Procedure for Changing the Disk Storage Cartridge

1. Turn off the disk drive motor with the power switch adjacent to the disk mechanism.
2. Open the hinged cover of the disk storage drive enclosure.
3. Pull down on the release/lock handle and remove the cartridge. An interlock prevents removal of the cartridge until the disk has stopped spinning.
4. Another cartridge can be installed by simply inserting it into the aperture. The access mechanism read/write heads are automatically positioned as the cartridge is inserted.




5. Raise the access release/lock handle to lock the cartridge in place.
6. Close the cover of the disk storage drive enclosure and start the disk drive motor. An interlock prevents the motor from starting unless the cartridge is correctly inserted and the disk is in place. The disk reaches ready status in approximately 90 seconds.

**PROGRAMMING DISK STORAGE**

I/O Control Command (IOCC)

**Initiate Read (110)**



20106A

This instruction causes the number of words specified by the Word Count to be read from the disk storage sector identified by Modifier bits 13-15. The Address word of the instruction contains the WCA (Word Count Address), and Modifier bit 8 determines whether the command is a Read instruction (0) or a Read-Check instruction (1).

A full sector, 321 words, is the maximum transmission with one instruction. Succeeding sectors, or parts of sectors, require an Initiate Read instruction for each one.

An Operation-Complete interrupt occurs when the number of words in the Word Count has been transmitted.


Read Instruction (Bit 8 = 0). Beginning with the first word of the indicated sector, data is read into core storage location WCA + 1 and ascending addresses. The Word Count, which is stored at the location specified by the WCA, controls the number of words transmitted and, consequently, the number of core storage locations occupied by the disk storage data. For example, assume that a Word Count of 152 is stored at WCA 1000. The 152 words read from disk storage would be stored at addresses 1001 through 1152.

The programmer must be aware of the core storage locations required for incoming disk storage data so that useful data is not written over and lost.

Read-Check Instruction (Bit 8 = 1). Data is read from disk storage, as in the Read instruction, and

the number of bits of each word is checked for Modulo 4. If the division for any word is not even, the Data Check indicator bit is set in the disk storage DSW. Neither disk storage nor core storage is affected by the Read-Check instruction.

**Initiate Write (101)**




20107A

This instruction causes the number of words specified by the word Count to be written in disk storage, beginning at the first word of the sector indicated by Modifier bits 13-15. The Address word of the instruction contains the address of the Word Count (WCA). The data is transmitted from core storage location WCA + 1 and ascending addresses. A full sector, 321 words, is the maximum transmission with one instruction. Succeeding sectors, or parts of sectors, require an Initiate Write instruction for each one.

An Operation-Complete interrupt occurs when the number of words in the Word Count has been transmitted.

**Control (100)**



20108A


This instruction causes the access mechanism to move in increments of two cylinders for the number of cylinders specified by the Address word of the instruction. If the number of cylinders is odd, the first increment consists of one cylinder.

Modifier bit 13 controls the direction of movement: a 0 moves the access mechanism forward (toward the center of the disk); a 1 moves it backward.

When the access mechanism has moved the number of cylinders specified, an Operation-Complete interrupt occurs.

NOTE: Cylinders do not carry an identifying number. It is the responsibility of the program, therefore, to maintain the necessary information relative to the position of the access mechanism. A Control command which specifies an access motion of zero cylinders is treated as a No-op and does not result in an Operation Complete interrupt.

## Sense Device (111)



This instruction causes the Device Status Word (Figure 11) of disk storage to be read into the ACC. All indicators are reset if Modifier bit 15 is a 1.

### Interrupt

Operation Complete. This is the only interrupt associated with disk storage, and is turned on at the end of a Read, Read-Check, or Write operation. It is also turned on when the access mechanism has reached the designated cylinder during a Control instruction.

### Indicators

Operation Complete. This indicator is turned on at the end of a Read, Read-Check, Write, or Control (access movement) operation. It is turned off by a Sense Device instruction with Modifier bit 15 set to one.

Disk Busy. This indicator is on during execution of a disk storage instruction. It is turned off when the operation is complete.

Error Check. This indicator is turned on when a parity (Modulo 4) error is detected during a Read, Read-Check, or Write instruction. It is turned off by a Sense Device instruction with Modifier bit 15 set to one.

Disk Not Ready. This indicator is on when disk storage is not ready to receive an instruction, which




Figure 11. Disk Storage Device Status Word

means that the disk is busy or has not reached ready status.

Carriage Home. This indicator is on when the access mechanism is at the Home position (Cylinder 00).

Sector Count. These bits represent the sector number, to Modulo 4, of the next sector available for reading or writing. Thus, the quantity represented by the bits is the sector number on the upper track.

### Programming Considerations

#### Disk Organization

It is important in planning a routine for loading disk storage that the cylinder concept be taken into consideration. Related data should be grouped in the same cylinder, when possible, to eliminate unnecessary seek operations. Therefore, when disk addresses are assigned to a group of related data, the disk locations made available should be limited to the number required, plus an expansion factor. The most frequently used data should be stored in the low-numbered cylinders to minimize seek time.

#### Customer Error Correction Routines

In the event that an error is detected by the CPU circuitry, it is recommended that the following procedure be executed:

1. Re-seek the cylinder upon which the error was detected.
2. Re-execute the operation in which the error occurred.

This procedure should be executed from three to ten times prior to establishing the occurrence of a disk error.

### CONSOLE

The Console (Figure 12) is an integral part of the IBM 1131 Central Processing Unit and consists of the input keyboard, console printer, display panel, function switches and lights and Console Entry switches.

While the keyboard and console printer are usually considered as one unit, control of each of them by the operator and by the stored program is discrete. For this reason, the functional description and programmed operation of each unit is considered separately in the sections that follow.





Figure 12. 1131 Console

### CONSOLE PRINTER FUNCTIONAL DESCRIPTION

The console printer provides output at a maximum rate of 15.5 characters per second. Data to be printed is transferred from core storage to the console printer by direct program control.

Data characters and control characters (space, tabulate, etc.), are sent to the console printer by means of the Write command. Because control characters and data characters are sent in the same manner, the message to be printed contains a mixture of data characters and control characters in the sequence necessary to give the desired formatted output.

The character format within a core storage word to be transmitted to the console printer is:



15644

Each word transmitted to the console printer contains one data character or one control character.

#### Data Coding

Data to be printed is coded by the program into the console printer code. Figure 13 shows the characters which can be printed by the standard print element.

The data-character code also contains (in B6) the information as to whether the character is an upper-

Character Code Bits						U/L Case		Ctrl
B0	B1	B2	B3	B4	B5	B6=0 LC	B6=1 UC	B7
0	0	1	1	1	1	A	A	0
0	0	0	1	1	0	B	B	0
0	0	0	1	1	1	C	C	0
0	0	1	1	0	0	D	D	0
0	0	1	1	0	1	E	E	0
0	0	0	1	0	0	F	F	0
0	0	0	1	0	1	G	G	0
0	0	1	0	0	1	H	H	0
0	0	1	0	0	0	I	I	0
0	1	1	1	1	1	J	J	0
0	1	0	1	1	0	K	K	0
0	1	0	1	1	1	L	L	0
0	1	1	1	0	0	M	M	0
0	1	1	1	0	1	N	N	0
0	1	0	1	0	0	O	O	0
0	1	0	1	0	1	P	P	0
0	1	1	0	0	1	Q	Q	0
0	1	1	0	0	0	R	R	0
1	0	0	1	1	0	S	S	0
1	0	0	1	1	1	T	T	0
1	0	1	1	0	0	U	U	0
1	0	1	1	0	1	V	V	0
1	0	0	1	0	0	W	W	0
1	0	0	1	0	1	X	X	0
1	0	1	0	0	1	Y	Y	0
1	0	1	0	0	0	Z	Z	0
1	1	1	1	1	1	1	(	0
1	1	0	1	1	0	2	+	0
1	1	0	1	1	1	3	<	0
1	1	1	1	0	0	4	~	0
1	1	1	1	0	1	5	)	0
1	1	0	1	0	0	6	;	0
1	1	0	1	0	1	7	*	0
1	1	1	0	0	1	8	'	0
1	1	1	0	0	0	9	"	0
1	1	0	0	0	1	0		0
1	1	0	0	0	0	#	=	0
1	0	1	1	1	1	/	-	0
1	0	0	0	0	1	-	?	0
1	0	0	0	0	0	,	:	0
0	1	0	0	0	1	&	>	0
0	1	0	0	0	0	\$	!	0
0	0	0	0	0	1	@	%	0
0	0	0	0	0	0	.	¢	0

20085

Figure 13. Console Printer Character Coding

case (UC) shift or lower-case (LC) shift character. The printer shifts automatically as required for each data character.

A printer Write command is modified by the B7 position of the output character word. If B7 equals one, the Write command to the printer is interpreted as a control function. If B7 equals zero, the Write command is interpreted as a print function.

The codes for console printer Control functions are shown in Figure 14.

Function	0	1	2	3	4	5	6	7	8	.....	15
Carrier Return	1	0	0	0	0	0	0	0	1		
Tabulate	0	1	0	0	0	0	0	1			
Space	0	0	1	0	0	0	0	1			
Backspace	0	0	0	1	0	0	0	1			
Shift to Red*	0	0	0	0	1	0	0	1			
Shift to Black*	0	0	0	0	0	1	0	1			
Line Feed	0	0	0	0	0	0	1	1			

\* May be done concurrently with any other function.

20090A

Figure 14. Console Printer Control Functions




Figure 15. Console Printer Device Status Word

**Service Response.** This interrupt occurs each time the console printer has completed printing the data and/or the control operation required by the last word transmitted by the Write command.

Indicators

The following indicators are entered into the CPU by a Sense Device command.

**Not Ready.** When off, this indicates that the printer is properly loaded with forms, has dc power, and is not busy. It is necessary that the program always determine that the Not Ready indicator is off before a Write command is given. If a Write command is given while Not Ready is on, loss of information will probably occur. No indication is given of this loss.

**Busy.** When on, this indicates that the console printer is in the process of typing a character or executing a control and therefore should not be given a Write command. The Busy line is active from the time data is sent to the printer until the printer has completed the action required.


PRINTER PROGRAMMING

The console printer operates in the 1130 System under direct program control.

I/O Control Commands (IOCC)

The console printer is addressed by a 5-bit device code in the IOCC, 00001.


Write (001)



20084A

This command causes bits 0-7 of the word at the core storage location specified by the Address to be sent to the printer for printing or control.

Sense Device (111)



20085A

This command causes the keyboard/console printer Device Status Word to be placed in the ACC. Figure 15 shows only those bits which relate to the console printer. Modifier bit 15 on specifies that all keyboard/console printer responses are to be reset.


Interrupts

There is only one interrupt associated with the console printer attachment.

KEYBOARD FUNCTIONAL DESCRIPTION

The input speed of the keyboard (Figure 16) is limited only by the speed of the operator. Keyboard entries are not automatically printed unless the CPU is programmed to provide an output of the entry on the printer. The keyboard emits a coded character for each key struck by the operator. These characters are related to IBM card coding. (See Appendix E. Character Code Chart). Striking the A character key places bits in positions 0 and 3 of the CPU word; striking the I character key places bits in positions 0 and 11 of the word; striking a 9 character places a bit in position 11 of the word; etc.

Keyboard Data Format



20301

The two-position Console/Keyboard switch indicates to the program the desired source of the console input data, either the keyboard or the console entry switches.

### Keyboard Function Keys

**Interrupt Request.** This key initiates a keyboard restore and causes an interrupt in the CPU.

**End of Field (EOF).** When the CPU reads in response to this key, a word containing a 12 bit only is placed in memory. Analysis of this word allows the program to determine that no further characters are to be sent in this message.

**Backspace (←).** When the CPU reads in response to this key, a word containing a 13 bit only is placed in memory. Analysis of this word allows the program to determine that the last character received is to be replaced by the next character to be entered.

**Erase Field.** When the CPU reads in response to this key, a word containing a 14 bit only is placed in memory. Analysis of this word allows the program to determine that the message being entered is to be deleted and replaced by a corrected message.

**Mode.** There are two mode keys: Numeric (upper case shift) and Alphabetic (lower case shift). These keys place the keyboard in the indicated mode. The

keyboard remains in the selected mode until changed. If the numbers or symbols which appear on the top portion of the keys are desired, the keyboard must be placed in Numeric mode.

**Restore.** This key allows the operator to restore the keys if they should become locked.

### Keyboard Light

**Keyboard Select.** This light comes on when the CPU has performed a Control command. This light goes off when a Read command is performed.

### Operating Procedure

The following procedure describes a typical use of the keyboard (manual start).

1. The operator presses the Interrupt Request key which initiates a Request interrupt and places the keyboard in a Restore status.
2. The CPU honors the Request interrupt and determines that the Keyboard is the device that caused the interrupt.
3. The CPU issues a Control command to select the keyboard. When the keyboard is selected, the Select light is turned on to signal the operator that a character can be entered.




Figure 16. 1131 Console Keyboard

4. When a character key is pressed, the keyboard initiates a Service interrupt to the CPU.
5. In response to the Service interrupt, the CPU performs a Read command which enters the character into core storage and removes the keyboard from the selected status.
6. Before another character can be entered, the CPU stored program must issue another Control command to select the keyboard.

NOTE: When the request is initiated by the stored program, the operation is the same, beginning at Step 3.

If the CPU performs a Read command when the keyboard is not selected, no bits are entered.


### KEYBOARD PROGRAMMING

The keyboard operates under direct program control of the 1130 Computing System.

#### I/O Control Commands (IOCC)


The keyboard is addressed by the same Device code used by the console printer, 00001.

#### Read (010)




This command enters a single input character from the keyboard into the core storage location specified by the Address of the IOCC.

#### Sense Device (111)



This command reads the keyboard/console printer Device Status Word into the ACC. Figure 17 shows only those bits associated with the keyboard. Modifier bit 15 on specifies that all keyboard/console printer responses are to be reset.

#### Control (100)



This command places the keyboard in a Select status so that a character can be entered.

### Interrupts

The two interrupts associated with the keyboard are assigned to the same level of priority.

Interrupt Request. This interrupt is initiated by the Request key located on the keyboard.

Keyboard Response. This interrupt signals that a character key has been pressed and that a character is ready to be entered into core storage.

### CONSOLE DISPLAY PANEL

The contents of the registers within the computer are displayed on the console panel (Figure 18) by means of small incandescent lights. Each bit in each register position is represented by a light. The light is on when the bit which it represents is present in the word displayed. The Mode switch selects the operating mode of the system.

### Indicator Displays

Instruction Address Register (IAR). The Instruction Address register is one row of 14 indicator lamps. Each lamp displays the status of one bit position in the IAR.

Storage Address Register (SAR). The Storage Address register is one row of 14 indicator lamps. Each lamp displays the status of one bit position in the SAR.




Figure 17. Keyboard Device Status Word




Figure 18. Console Panel

Storage Buffer Register (SBR). One row of 16 indicator lamps. Each lamp indicates the status of one bit position in the SBR. At the end of each machine cycle the SBR reflects the bits that were read into core storage on the cycle just completed.

Arithmetic Factor Register (AFR). One row of 16 indicator lamps. Each lamp indicates the status of one bit position in the AFR.

Accumulator Register (ACC). One row of 16 indicator lamps. Each lamp indicates the status of one bit position in the ACC.

Accumulator Extension Register (EXT). One row of 16 indicator lamps. Each lamp indicates the status of one bit position in the EXT.

Clock Timer (T). One row of eight indicator lamps. These lamps indicate the last clock step completed.

Machine Cycle. One row of seven indicator lamps. These lamps indicate the type of machine cycle in process when in Single Step mode. They indicate the machine cycle just completed when in any other mode.

Control Functions. Two rows of three indicator lamps. These lamps indicate the status of the following functions: Add, Arithmetic Control, Shift Control, Accumulator sign, Accumulator Carry, and Zero Remainder.

CE Lights. Two rows of six indicator lamps. Each lamp can be wired by a CE to give a visual indication of any status condition in the machine.

Operation (OP) Register. One row of five indicator lamps. These lamps indicate the operation in process when in Single Step mode or Single Machine Cycle mode. They indicate the operation just completed when in any other mode.

Operation Tags. One row of five indicator lamps. These lamps indicate the status of the Format, Tag, and Modifier bits of the instruction shown in the operation register.

Interrupt in Process. One row of six indicator lamps. These lamps indicate the Interrupt level being serviced.

Cycle Control Counter. One row of six indicator lamps. These lamps indicate the binary value contained in the shift counter.

Condition Register. One row of two indicator lamps. These lamps indicate the status of the Carry indicator and the Overflow indicator.

Parity (2). These two indicators reveal which half of the word contains the parity error when one occurs.

Wait OP. This indicator is on when the CPU is in a wait condition.

X7. This indicator is off when "cycle steal" is operating.

#### Mode Switch

The Mode switch (Figure 19) selects one of seven operating modes.

Single Step (SS). With the Mode switch set to SS, each depression and release of the Start key causes the 1131 clock to advance one step, e.g., from T1 to T2.

Single Memory Cycle (SMC). With the mode switch set to SMC, each depression of the Start key causes the 1131 to advance one machine cycle (for example, from I-1 to I-2).




Figure 19. Console Mode Switch

Interrupt Run (INT RUN). With the mode switch set to INT RUN, a level 5 interrupt occurs after each mainline program instruction is completed. This is a convenient device for program trace routines.

Program Run (RUN). With the mode switch set to its normal position, RUN, pressing the Start key causes the 1131 to advance through its stored program.

Single Instruction (SI). With the mode switch set to SI, each depression of the Start key causes the 1131 to interpret and execute a single instruction.

Display Core Storage (DISP). With the mode switch set to DISP, pressing the Start key will display (in the SBR) the core storage word at the location specified by the address in the Instruction Address register (IAR), and advances the IAR.

Load Core Storage (LOAD). With the mode switch set to LOAD, pressing the Start key will load the data from the Console Entry switches into core storage at the location specified by the address in the IAR, and advances the IAR.

#### CONSOLE ENTRY SWITCHES

These 16 toggle switches are used to set up data or instructions to be entered into core storage. Each switch represents a bit position in a 16-bit word. The procedures that follow provide for entering the information from the CES (Console Entry switches) by means of manual control, keyboard interrupt, or XIO instruction.

Manual Entry. This procedure causes the bits set in the CES to be loaded into the word at the core

storage address in the IAR.

1. Set the Mode switch to Load.
2. Set the CES to the core storage address where the data is to be stored.
3. Press the Load IAR switch.
4. Set the data word in the CES.
5. Press the Start key.

Keyboard Interrupt. This procedure requires an interrupt subroutine to service a Level 4 interrupt.

1. Set the Console/Keyboard switch to Console.
2. Press the keyboard Interrupt Request key.
3. A Level 4 interrupt occurs, and the Keyboard DSW is loaded into the ACC by a Sense Device instruction.
4. DSW bit 3 was set to 1 by the Console/Keyboard switch. This indicates to the interrupt subroutine that the CES should be read by the XIO Read instruction.
5. Return to the main line program is by the regular method of a BSC instruction with Modifier bit 9 set to one.

XIO Read Instruction. The settings of the CES can be read by an XIO Read instruction at any time during a stored program routine. The Device code of the instruction is set to 00111.

#### CONSOLE FUNCTION SWITCHES AND LIGHTS

These switches and lights are located on both sides of the keyboard (Figure 20).

##### Function Lights

Forms Check. This indicator is turned on when the last form has been detected by the Console Printer forms contact.

Keyboard Select. This indicator is turned on by a programmed instruction (XIO Control) that requests input data from the keyboard.

Parity Check. This indicator is turned on when a parity error (even number of bits) is detected in either half of the word read out of storage.

Alphabetic. This lamp indicates that the keyboard is in alphabetic (lower case) shift. The letters and






Figure 20. Console Function Lights and Switches

symbols which appear in the bottom portion of the keyboard character keys can be entered when the keyboard is in alphabetic shift.

**Numeric.** This lamp indicates that the keyboard is in numeric (upper case) shift. The letters and symbols which appear on the top portion of the keyboard character keys can be entered only when the keyboard is in numeric shift.

**File Ready.** This indicator is on when disk storage is available for reading or writing.

**Disk Unlock.** This indicator is on when the disk cartridge may be removed from the drive.

**Run.** This indicator is on when the CPU is in operation and the meter is running.

#### Function Switches

**Parity Run/Stop.** This two position toggle switch is set to STOP if the programmer wishes the program to stop when a parity error is detected. When this switch is set to RUN, the program will continue to run even if a parity error is detected.

**Console/Keyboard.** This two position toggle switch sets bit position 3 in the Keyboard DSW, which indicates to the program the desired source of the console input data (either the Keyboard or the Console Entry switches). See the preceding Console Entry switches and the DSW for the Sense Device (111) command (Figure 17).

**Program Start.** Pressing this pushbutton switch causes the machine to take one clock step or machine cycle and continue to take additional cycles if required by the setting of the mode switch.

**IMM Stop.** Pressing this pushbutton switch causes an immediate stop of the processor interrupt, although the I/O devices will finish their present cycle. Data from the 1132, the 1442, or disk storage will be lost if they are operating at the time the Stop key is pressed. A complete program restart is normally required.

**Program Stop.** Pressing this switch causes a level 5 interrupt. After the program has satisfied all interrupts for levels 0 through 4 (all I/O devices except the console) it enters a routine for level 5. Because the console is the only unit on level 5, the DSW for the console can be sensed without interrogating the interrupt level status word. The program stop bit in the DSW should be used to branch the program to a wait loop that causes the CPU and I/O units to cycle down to a stop and blocks all mainline operations until the console operator intervenes. This indicator is reset by pushing the program start key.

**Reset.** Pressing this pushbutton switch (effective only when out of Run mode or stopped) resets all I/O and machine registers, cycle and control triggers, and status indicators.

**Load IAR.** Pressing this pushbutton switch places the status of the 16 Console Entry switches in the IAR. The console Mode switch must be set to Load position.

**Program Load.** Pressing this pushbutton switch loads the first card or paper tape record into core storage, beginning at 0000.




Figure 21. IBM 1442 Card Read-Punch

### IBM 1442 CARD READ-PUNCH

The IBM 1442 Card Read-Punch (Figure 21), Model 6 or Model 7, provides card input/output for the IBM 1130 Computing System.

Card Read-Punch operations are under direct program control.

#### FUNCTIONAL DESCRIPTION

The IBM 1442 Card Read-Punch is a single unit that processes cards serially, column-by-column, from a single supply hopper. All cards first pass the read station, then the punch station. This permits each card to be read, punched, or read and punched. Reading and punching cannot occur simultaneously, however, because of the difference in operating speeds.

Maximum machine speeds are:

Card Reading:	Model 6, 300 cards per minute
	Model 7, 400 cards per minute
Card Punching:	Model 6, 80 columns per second
	Model 7, 160 columns per second

Maximum reading rates are attained only when successive Start-Read commands arrive early enough to re-energize the read clutch before the clutch latch point is reached. To accomplish this, successive Start-Read commands must arrive within 35 milliseconds (25 ms Model 7) after the End-Card interrupt is given by the Card Read-Punch. If a Start-Read

command does not arrive within this time, the maximum reading rate becomes 285 cards per minute (cpm) for Model 6 and 375 cpm for Model 7.

Punching rates depend on the position of the card when the last column is punched. The punching speed ranges are:

Model 6 - 49 cpm to 255 cpm
Model 7 - 90 cpm to 340 cpm

The approximate time required to process a single card is:

Model 6 - 12.5 ms + 12.5 ms per card column spaced or punched.
Model 7 - 6.5 ms + 6.5 ms per card column spaced or punched.

#### Data Coding

The Card Read-Punch reads and punches IBM card image only. Any code translation required must be done by the stored program. As shown in Figure 22, the twelve rows (12-9) in a card column correspond to the 0-11 bits, respectively of a core storage word. A 1-bit represents a punched hole; a 0-bit represents a card position not punched. Thus, the word in Figure 22 contains 1-bits in bit-positions 0 and 3 to represent the "A" read from the card. For output, a 1-bit results in a hole punched in the related position of the card read column.

A special Load mode is initiated by pressing the Program Load key on the 1130 Console. In the Load mode, data is split (Figure 23), as it enters core storage, to form the load program.

#### OPERATING PROCEDURES

Before any operation can begin, the Card Read-Punch must be placed in the "Ready Condition." With power on and cards in the hopper, the Start key is pressed. This feeds the first card into position at the read station (Figure 24).

#### Card Feeding

Card reading or punching may begin after the initial feed cycle (run in).

A constant-speed drive moves the cards through the serial path during a feed cycle. A feed cycle is initiated by a Control command of Feed cycle or Start-Read or Punch (if no card is positioned at the punch station). The feed cycle does three things.

1. It moves a card from the punch station to the stacker.




Figure 22. Normal Mode Read




Figure 23. Load Mode Read




Figure 24. 1442 Card Path Schematic

2. It moves a card through the read station and places it in the punch station with column 1 under the punches.
3. It moves a card from the hopper to the read station.

An incremental drive moves the card through the punch station for punching.

When the hopper is emptied, the operator can either reload the hopper and continue operations or he can initiate a last-card sequence.

#### Program Load

Program load can be initiated by pressing the Program Load key on the 1130 Console after a system reset and the "run in" cycle of a load card. This "Load" mode causes the load-card data to be placed in 80 consecutive memory positions beginning at memory position 00000, then causes the CPU to go to memory position 00000 for its next instruction.

#### Card Reading

A Control (Start-Read) command initiates card reading. This command causes columns 1-80 of the card to be read in one continuous motion of the card. Each column of data is read, checked, and placed in a buffer register. A Read Response interrupt is given

for each column read. Checking is accomplished automatically by reading each column twice and comparing the results bit-by-bit. This read-check-interrupt process continues until all 80 columns have been read. An Operation Complete interrupt is given after all 80 columns have been read. The Last Card indicator will be on if the card read is the last card in the deck.

#### Card Punching

A Control (Start-Punch) command initiates card punching. As each column passes the punch station a Punch Response interrupt is given.

Automatic checking is accomplished by comparing the punch check echo data with the single-character punch buffer, which contains the character from the CPU. Each column punched is checked at the same time that the Punch Response interrupt is given for the data of the next column to be punched.

The card motion and punching process continues until the punch data word contains a one in the 12-bit position (punch data is in bits 0-11). When this end-punch bit is detected, the Card Read-Punch punches that column, moves to the next column, and gives an Operation Complete interrupt. No more Punch Response interrupts are given. All punching on the card must be completed at one time.

A feed cycle is necessary to eject a punched card to the stacker, and can be initiated by a Control command.

**Programming Note.** A Control command specifying Start Punch results in a feed cycle if it has not been preceded by a Control command specifying Feed Cycle or Read Card.

Last Card Sequence

When the hopper becomes empty during a feed cycle, the Card Read-Punch is taken out of Ready status. The operator may continue processing cards by loading more cards into the hopper and pressing the Start key or he may initiate a last-card sequence by pressing the Start key without loading more cards in the hopper.

If the last-card sequence is to be entered, the program determines this by testing the Last Card indicator in the Device Status Word. This indicator is turned on when the last card passes the read station.

When the Start key is pressed without cards in the hopper, the 1442 is placed in the Ready condition and allows two more feed cycles to be taken.


PROGRAMMING

The IBM 1442 Card Read-Punch operates under the direct program control of the CPU.

I/O Control Commands


The Card Read-Punch is addressed by the 5-bit Device code, 00010

Read (010)



This command causes a card column image to be entered from the Card Read-Punch into the core storage location specified by the Address.


Write (001)



This command causes the data in the memory location specified by the Address of the IOCC to be trans-

mitted and punched as a card column image in the card.

Control (100)




This command causes the Card Read-Punch to accomplish the function specified by the Modifier.

Modifier bits that have significance are:

- Bit 14 Feed cycle - causes all cards in the feed path to advance one station. There are no Read Column Response interrupts.
- Bit 13 Start Read - causes the card to move through the read station. As each column is read and checked, the Card Read-Punch initiates a Read Column Response interrupt.
- Bit 15 Start Punch - starts the punching operation and initiates a Punch Response interrupt. If a card is not at the punch station, a card will feed past the read station without data entering the system.
- Bit 8 Stacker Select - causes the card leaving the punch area to enter the alternate stacker. This control applies only to the next card leaving the punch station.

Modifier bits B14, B13, and B15 of a Control command should not be used in combination with each other.

Sense Device (111)



This command directs the Card Read-Punch to place its Device Status Word (Figure 25) into the CPU ACC. Modifier bit 15 on resets responses for level 0; modifier bit 14 on for level 4.

Interrupts

The three interrupts associated with the Card Read-Punch are divided into two groups.




Figure 25. 1442 Device Status Word

#### Level 0 Interrupt

**Read Response.** This interrupt signals that a column of data is ready to be entered. This interrupt is on interrupt level zero, which guarantees service of the request within 800  $\mu$ sec for the 1442 Model 6 and 700  $\mu$ sec for the Model 7. Time from Initiate Read to first Read Column Request interrupt is 28.4 ms on Model 6 and 23.8 ms on Model 7.

**Punch Response.** This interrupt signals that a column of data must be transmitted from the CPU within 1000  $\mu$ sec for the 1442 Model 6 and 500  $\mu$ sec for the Model 7. Time from the Start Punch instruction to the first Punch Column Response interrupt varies from 1.22 ms to 12.5 ms on the Model 6 and 1.56 to 6.25 ms on the Model 7.

#### Level 4 Interrupt

**Operation Complete.** This interrupt occurs after a card has been read. It indicates that column 80 of the card has passed the read station. This interrupt occurs 20.6 ms after column 80 for the Model 6 and 15.4 ms after column 80 for the Model 7.

This interrupt also occurs after the last column to be punched has been punched and checked with the punch drive stopped. This will occur 12.5 ms after the terminating Write function for the Model 6 and 6.25 ms after the terminating Write function for the Model 7.

This interrupt is forced if a hopper check, feed check in the Punch Station, transport error, or feed clutch error occurs while the 1442 is busy. This interrupt is also forced if a read registration check or punch check occurs. No subsequent reading or punching can be done in the card which caused the error regardless of the column in which the error occurred.

There is no time limit on the request for service of this interrupt.

#### Indicators

**Not Ready.** This indicator shows that the 1442 is either busy or is not in a ready condition. When

the 1442 is not ready, manual intervention is required to ensure that the following conditions are met.

1. Power On.
2. Card registered at Read Station (initially).
3. Cards are in hopper or last-card sequence is in progress.
4. Stacker not full.
5. Feed-Check light off (no card jam or feed failure conditions).
6. If the Stop key has been pressed, the Start key must have been subsequently pressed.
7. Chip box not full or removed.

**Busy.** The Busy indicator indicates that a command cannot be initiated because an operation is already in progress.

**Last Card.** This indicator shows that column 80 of the last card has passed the read station and the hopper is empty, and will be on when the Operation Complete Interrupt occurs.

**Feed Check (Read Station).** This indicator comes on as a result of a feed check detected at the Read Station.

**Error Check.** Indicates that any of seven error conditions exists in the 1442. Any of the seven error conditions remove the 1442 from the ready condition; the 1442 can be reset only by depressing the Non-Process Run Out key while the hopper is empty.

The error conditions are:

1. **Read Registration Check.** Indicates that a read error has occurred. This can result from incorrect registration of the card or failure of the first and second reading of the column to compare equal. When this error is detected, an Operation Complete interrupt is forced and column interrupts are terminated.
2. **Punch Check.** Indicates that a punching error has been detected. When this error is detected, an Operation Complete interrupt is forced and column interrupts are terminated.
3. **Hopper.** Indicates card failed to pass properly from the hopper to the read station. See Programming Note below.
4. **Transport.** Indicates a jam in the stacker. See Programming Note below.
5. **Feed Check - Read Station.** Indicates a card failed to eject from the read station.
6. **Feed Check - Punch Station.** Indicates a card improperly positioned at the punch station. See Programming Note below.
7. **Feed Clutch.** Indicates the 1442 took a feed cycle that was not called for. See Programming Note below.

**Programming Note.** Error indicator is not turned on

until after the operation complete interrupt is given. An exception to this is an XIO Start Punch operation requiring an automatic feed cycle. If another operation is initiated before the error indicator is turned on, these errors force an operation complete interrupt although no reading or writing has taken place. An XIO Start Punch requiring an automatic feed cycle is treated as two operations: (1) feed cycle (2) punch operation.

IBM 1134 PAPER TAPE READER AND IBM 1055 PAPER TAPE PUNCH

The IBM 1134 Paper Tape Reader and the IBM 1055 Paper Tape Punch (Figures 26 and 27) provide paper tape input/output for the IBM 1130 Computing System.




Figure 26. IBM 1134 Paper Tape Reader

**FUNCTIONAL DESCRIPTION**

The 1134 and 1055 operate under direct program control.

The 1134 Paper Tape Reader reads one-inch eight-track paper tape at a maximum rate of 60 columns per second (cps).

The 1055 Paper Tape Punch punches one-inch eight-track paper tape at a maximum punching rate of 14.8 cps.

Character Code

The 1134 Paper Tape Reader reads input data into the core storage as an image of the holes in the tape. One paper tape character is read into each addressed




Figure 27. IBM 1055 Paper Tape Punch

core storage location. Any code translation must be made by programming. (See Appendix E.)

Figure 28 indicates which bits of the word correspond to the respective holes in the paper tape read by the 1134.

The 1055 Paper Tape Punch punches data as an image of the data contained in the core storage word on a character-to-character basis as shown in Figure 28.

Special data-character and control-character (feed code, etc.) coding and recognition must be handled by the stored program.

Program Load

An 1130 System that does not have a 1442 Card Read-Punch will have the Program Load feature added to the paper tape reader. This feature operates by means of design logic rather than program control. Four-bit paper tape characters are automatically assembled into 4-character groups to form 16-bit data words. The Program Load feature then loads these words into core storage beginning at location 0000.

Only tape channels 4, 3, 2, and 1 are used. When a channel 5 punch is encountered, program loading stops; the IAR is reset to zero; and program control begins at 0000.

Characters	→	First	Second	Third	Fourth
Tape Channels	→	4321	4321	4321	4321
Bits	→	0 1 2 3	4 5 6 7	8 9 10 11	12 13 14 15




Figure 28. Paper Tape/Core Storage Word Format

DESCRIPTION OF OPERATION

Paper Tape Reader

A Control command initiates the reading of data from the 1134. This command moves the paper tape the character position and loads the character which was at the read station into an input buffer. At the time the buffer has been loaded with data, an interrupt is initiated signaling the program that information is available for reading into the core storage position specified by the Address word of a subsequent Read (Paper Tape) command.

The elapsed time from the execution of the Control (Read Paper Tape) command until the interrupt is initiated is approximately 500  $\mu$ s. To maintain the 60 cps operating speed of the 1134, the Read command must be given with 15 ms after the interrupt so that another Control (Read Paper Tape) command can be executed to energize the reader clutch preparatory to reading the next character.

Paper Tape Punch

Execution of a command initiates the punching of data onto the 1055. The execution of the Write command starts the punch, and the data in the core storage position specified by the Address word is punched into the tape. Each core storage word contains one paper tape character to be punched in the tape.

PROGRAMMING


The IBM 1134 Paper Tape Reader and the IBM 1055 Paper Tape Punch operate under direct

program control with the exception of the paper tape Program Load feature.

I/O Control Commands (IOCC)

The 1134 and 1055 are addressed by the same 5-bit Device code, 00011.


Read (010)



This command reads one character from paper tape into core storage.


The Address word specifies the location in core storage where the tape character is to be stored.

Write (001)



This command writes one character from core storage to the paper tape punch. The Address word specifies the location in core storage where the tape character is stored.

Control (100)




This command must be given prior to each character to be read from the 1134. Execution of



this command causes: (1) one character to enter the paper tape reader buffer, and (2) the tape to be advanced one column. A Reader Service Response interrupt is initiated to indicate that a character from paper tape can be read into the core storage location specified by a subsequent Read (Paper Tape) command.

#### Sense Device (111)



This command is used to enter the Device Status Word (Figure 29) into the ACC. Modifier bit 15 on, indicates that the responses are to be reset.




Figure 29. Paper Tape Device Status Word

#### Interrupts

Reader Response. This interrupt occurs when the reader has completed the execution of a Control command. This interrupt indicates to the CPU that a character is available to be entered into core storage.

Punch Response. This interrupt occurs when the punch has completed punching as directed by the execution of a Write command. It indicates that the punch can accept the next command.

#### Indicators

The following indicators can be entered into the ACC by a Sense Device command.

Punch Not Ready. This indicator is on when tape is not feeding freely from the tape spool, when the tape pressure roll holder is not down and holding the tape against the feed wheel, or when

tape is not present. Manual intervention is required to clear these conditions. The indicator is also on if the punch is "busy." (See Punch Busy indicator.)

This indicator should always be tested by the program before a Write command is given. If a Write command is given while this indicator is on, loss of information will probably occur. No indication is given of this loss.

Reader Not Ready. This indicator is on when the tape tension switch is open. This condition exists when the paper tape is broken or not feeding freely. Manual intervention is required to clear these conditions. This indicator is also on if the reader is "busy." (See Reader Busy indicator.)

The program should test this indicator before a Read command is given. If a Read command is given while this indicator is on, erroneous data can be read into core storage. No valid indication can be given as to whether the data read is correct or incorrect.

Punch Busy. This indicator is on for the total time the punch is mechanically engaged and punching a character (68 ms). During this time the punch should not be sent another Write command.

Reader Busy. This indicator is on from the time a Control command (Start Paper Tape Reader) is given until data is available. A Reader Response interrupt signals that data is available.

#### IBM 1627 PLOTTER

The IBM 1627 Plotter (Figure 30) provides an exceptionally versatile, reliable, and easy-to-




Figure 30. IBM 1627 Plotter

operate plotting system for the IBM 1130 Computing System. The plotter converts tabulated digital information into graphic form. Bar charts, flow charts, organization charts, engineering drawings, and maps are among the many graphic forms of data which can be plotted on the 1627 Plotter.

Two models of the 1627 are available and the major characteristics are as follows.

- Model 1 - Plotting area: 11 inches by 120 feet, 1/100-inch incremental-step size, 18,000 steps/minute.
- Model 2 - Plotting area: 29-1/2 inches by 120 feet, 1/100-inch incremental-step size, 12,000 steps/minute.

Figure 31 gives more information on both models.

Speed	X, Y Increments Pen Status Change	Model 1 18,000 Steps/Min 600 Operations/Min	Model 2 12,000 Steps/Min 600 Operations/Min
Increment Size		1/100 Inch	1/100 Inch
Chart Paper	Width Plotting Width Length Sprocket Hole Dimensions	12 Inches 11 Inches 120 Feet .130 Inch Dia on 3/8 Inch Centers	31 Inches 29 1/2 Inches 120 Feet .188 Inch Dia on 1 Inch Centers

15667

Figure 31. 1627 Operating Characteristics

### OPERATION

Data from core storage is transferred serially to the 1627 under direct program control, where it is translated into 1627 actuating signals. These signals are then converted into drawing movements by the 1627 Plotter.

The actual recording is produced by incremental movement of the pen on the paper surface (y-axis) and/or the paper under the pen (x-axis). The pen is mounted in a carriage that travels horizontally across the paper, as viewed from the front of the Plotter. The vertical plotting motion is achieved by rotation of the pin feed drum, which also acts as a platen (Figure 32).

The drum and the pen carriage are bidirectional; that is, the paper moves up or down, and the pen moves right or left. Control is also provided to raise or lower the pen from or to the




Figure 32. Plotter Paper and Pen Movements

paper surface. The pen remains in the "raised" or "lowered" position until directed to change to the opposite status.

The drum and pen-carriage movements and the pen status are controlled by digits transferred to the 1627. Each output word is decoded into a directional signal which causes a 1/100-inch incremental movement of the pen carriage (Figure 33) and/or paper, or a raise-pen or a lower-pen movement. The motion or action resulting from each word in the output record is shown in Figure 34.

The time required for execution of raise-pen and lower-pen commands is 100 ms. The time to plot a point is approximately 5 ms (3.3 ms for 300 steps/sec).

### PROGRAMMING

The IBM 1627 Plotter operates under direct program control of the IBM 1130 Computing System.





Figure 33. Result of One Horizontal (y-axis) Movement




20102A

Figure 34. Plotter Control Codes

I/O Control Commands (IOCC)

The 1627 is addressed by the 5-bit Device code of the IOCC.


Write (001)



20103

This command causes bit positions 0 through 5 of the word in the core storage location specified by the Address to be sent to the 1627 to control the movement of the pen or drum.

Sense Device (111)




20104A

This command causes the 1627 Device Status Word (Figure 35) to be placed in the Accumulator. Modifier bit 15 on specifies reset for the plotter response.

Interrupt

There is only one interrupt associated with the 1627 attachment.



20105

Figure 35. 1627 Device Status Word

Plotter Response. This interrupt occurs when the 1627 has completed the action specified by the last character transmitted by the Write command.

Indicators

Not Ready. When this indicator is off, it indicates that the 1627 has Power ON and can accept information.

Busy. This indicates that the 1627 is in a Busy status and cannot accept a character. After the first Write command the program should wait for succeeding plotter interrupts to initiate Write commands. If a Write command is given while Busy is on, loss of information will probably occur. No indication is given of this loss.

IBM 1132 PRINTER


The 1132 Printer (Figure 36) provides printed output for the 1130 Computing System at maximum rates of 82 lpm (lines per minute) for alphameric printing and 110 lpm for numeric printing. The print line is 120 print positions long; horizontal spacing is 10 characters per inch. Vertical spacing of six or eight lines per inch can be selected by the operator.

FUNCTIONAL DESCRIPTION

The 1132 contains a printwheel with 48 alphabetic, numeric, and special characters for each of the 120 printing positions. Special (FORTRAN) characters are as follows:

& - / . \$ , \* ( ) ' + =

Each wheel rotates continuously and moves forward to print when the data in the output record specifies that the character to be printed is in the print position. Thus, all similar characters for the entire line are printed on the same cycle. Forty-eight cycles are required to print the complete line.



23085


Figure 36. IBM 1132 Printer

Forms control is provided through a tape-controlled carriage that uses the standard IBM carriage tape. Channels 1 through 6, 9, and 12 are available to the stored program.

The 1132 uses interrupt circuitry and responds on level 1. The core storage address related to the interrupt level is 0009; the device code of the printer is 00110. When an interrupt occurs, the DSW (Figure 37) for the printer can be sensed directly because the 1132 is the only device on level 1.

Operation

The data to be printed is assembled in core storage in the same order, including spaces, as the line that is to be printed. During each of the 48 cycles necessary to print all 48 characters, the character next in position to print is read from the character emitter and is compared with each character of the output record. For each equal comparison, a 1-bit is put in the printer scan field in the position corresponding to the printwheel to be fired. The printer scans the field in a cycle-steal mode and fires each printwheel whose position contains a 1-bit. The printer scan field is located in core storage locations 0032 through 0039. The 16 bits of each of the first seven words and bits 0 through 7 of the eighth word represent the 120 printwheels.



20241

Figure 37. 1132 Device Status Word


PROGRAMMING

The IBM 1132 Printer operates under direct program control of the CPU.

Printer Control Instructions

The 1132 Printer is addressed by the binary device code of 00110.


Read Emitter (010)



20239

This instruction causes the 8-bit code of the next character to be printed, emitted by the printer, to be read into the core storage location specified.

Control (100)



20240a

This command causes the execution of the function specified by the modifier bit. A 1-bit in the position indicated in parentheses after each instruction causes the operation described.

Start Printer (Bit 8). This causes the printer to start taking the printer scan field information. The printer continues to take print scan cycles at 11.2ms

intervals until it receives a Stop Printer command. Each position that contains a 1-bit causes the corresponding printwheel to print the character in position on that cycle. After the field of eight words has been scanned, a 1-bit is placed in bit position 0 of the 1132 Device Status Word. (See Figure 37.) This causes an interrupt when level 1 is the highest level waiting.

Stop Printer (Bit 9). This instruction causes the printer to be put in a ready (not-busy) state and inhibits subsequent printer interrupts. The Stop Printer instruction should not be given until all of the following conditions are met:


- 18 scan cycles have been completed after the command to print the last character.
- The carriage has stopped after a skip operation.
- The interrupt response from the last space command has occurred.

Start Carriage (Bit 13). This command initiates a skip operation, which is halted by a Stop Carriage instruction.

Stop Carriage (Bit 14). This command stops the carriage at the end of a Skip operation. A punch in carriage control tape channel 1, 2, 3, 4, 5, 6, 9, or 12 initiates an interrupt request, identified by Bit 1 of the DSW. When the desired tape channel bit in the DSW is on, Stop Carriage command should be given.

Space (Bit 15). This command is given to space the carriage one line after a line is printed. After the space operation, an interrupt is initiated and a 1-bit is put in bit position 2 of the DSW to indicate spacing is completed. Another space can now be initiated.

Sense Device (111)



This instruction causes the DSW of the 1132 Printer to be placed in the ACC. The functions of the bit positions of the DSW are shown in Figure 37.

Programming Notes

Prior to initiating a Start Printer instruction, the program should set the printer scan field (0032-0039) to zeros to ensure that no erroneous bits are sensed on the first scan.

Before the first line of a record is printed, the status of the 1132 indicators should be checked. This is done by bringing the printer DSW into the ACC with a Sense Device instruction. The modifier bits of the Sense Device instruction should be set to zeros to prevent reset of the DSW responses and indicators. Bits 3, 5, and 6 (see Figure 37) of the DSW are tested. If all three positions are set to zero, the printer is ready to print the first line.

After the code of the next character has been emitted by the printer and read into core storage by a read emitter instruction, 11.2 ms (milliseconds) are available to scan the output record and set up the 1-bits in the printer scan field. At the end of 11.2 ms, the printer begins its scan and fires each printwheel represented by a 1-bit. If the program has been interrupted for a considerable period by level 0, the programmed scan may not have been completed. To ensure that the program is aware of this condition, the first steps of the scan program for each character should clear the printer scan field to zeros and, upon completion of the programmed scan, place a bit in position 15 of the eighth word (0039). When the printer scans the field it checks this position. If it is zero, the scan incomplete indicator (bit 4 of the DSW) is turned on. The program can test this indicator and branch to an error routine that provides for 47 idle scan cycles and a resumption of programmed scanning with the character not completed.

After the final scan cycle for a line of printing, 16 idle scan cycles must be taken before spacing or skipping can be started. If the operation is a single or double space, the next scan cycle can be started two scan cycles after the space operation is initiated. If the spacing operation is for more than three spaces, scan cycles for the next print line can be started after the last space command is given.

After each printer scan cycle, a 1-bit is placed in bit position 0 of the 1132 DSW, causing an interrupt when level 1 is the highest pending level. During an idle scan cycle the printer scan field should be set to zeros, except for bit 15 of the eighth word. This prevents the incomplete scan indicator from being turned on.

APPENDIX A. NUMBER SYSTEMS

NUMBER CONCEPT

The concept of assigning a symbol to represent a value or a quantity has been important to man since the earliest attempts to communicate. As life became more complex, the need for symbols to represent more than one or two and be more precise than "many" became evident. Early counting methods, based on the ten fingers on both hands, evolved into the decimal system, which is in common use today.

The decimal system is built around the base ten and uses the 0, 1, 2, 3, 4, 5, 6, 7, 8, and 9 symbols. Combining these symbols and the place system for their arrangement, any number can be expressed, no matter how large or how small. The value of each symbol depends on its place in a row of symbols. For example, the symbol 1, by itself, has a place value of 1. Combined with another symbol, as in 21, the 1 symbol still has a place value of 1. Reverse the symbols, however, (12) and the 1 symbol now has a place value of 10.

This concept can be readily applied to any other number system. For example, imagine a number system containing only the symbols 0, 1, 2, 3, and 4. Since there are five symbols used, the system is called quinary or, more commonly, a base 5 system. To count in this system, the first symbol used is the 0. This is followed by the 1, 2, 3, and 4. At this point, all five symbols have been used. The next step is to assign the decimal value of five to the 1 symbol by placing it one position to the left and combining it with the 0 symbol (10). This combination is then followed by the 11, 12, 13, and 14 combinations. The third symbol in the system (2) is then assigned the decimal value of ten and is combined with the 0 giving the combination 20. This is followed by 21, 22, 23, 24, 30, and so forth.

The following table shows the arrangement of symbols used to represent the same values in each system of notation.

Decimal	Quinary	Decimal	Quinary
0	0	10	20
1	1	11	21
2	2	12	22
3	3	13	23
4	4	14	24
5	10	15	30
6	11	16	31
7	12	17	32
8	13	18	33
9	14	19	34

The main difficulty in using an unfamiliar number system is recognizing the new values assigned to familiar symbols. For example, to add the decimal symbols 3 and 4 and get a decimal result of 7 is simple for anyone acquainted with the decimal system. To add the quinary symbols 3 and 4 and get a quinary result of 12 is more difficult because of limited use of the quinary system.

Arithmetic Tables

The construction of arithmetic tables makes operations faster and easier. Table 2 shows sample add tables for both decimal and quinary systems.

To use these tables, the symbols being added (3 and 4 in the decimal table) are located, one on the top and the other on the left side of the table. Lines are then projected until they meet. The value at the intersection is the result of the addition. Using the quinary table: 4 + 3 = 12, 11 + 4 = 20, 2 + 4 = 11, and so forth. The results are expressed in quinary values.

The same principle may be applied to other arithmetic processes. Multiply tables for both systems are shown in Table 3. The use of these tables is the same as with the add tables; only the results differ. For example, 3 x 4 with the decimal table gives the result of 12, while 3 x 4 with the base 5 table gives the result 22; both results represent the same quantity.

Table 2. Add Tables

Decimal						Quinary							
0	1	2	3	4	5	0	1	2	3	4	10		
0	0	1	2	3	4	5	0	0	1	2	3	4	10
1	1	2	3	4	5	6	1	1	2	3	4	10	11
2	2	3	4	5	6	7	2	2	3	4	10	11	12
3	3	4	5	6	7	8	3	3	4	10	11	12	13
4	4	5	6	7	8	9	4	4	10	11	12	13	14
5	5	6	7	8	9	10	10	10	11	12	13	14	20
6	6	7	8	9	10	11	11	11	12	13	14	20	21

Table 3. Multiply Tables

Decimal						Quinary						
0	1	2	3	4		0	1	2	3	4		
0	0	0	0	0	0	0	0	0	0	0	0	
1	0	1	2	3	4	1	0	1	2	3	4	
2	0	2	4	6	8	2	0	2	4	11	13	
3	0	3	6	9	12	3	0	3	11	14	22	
4	0	4	8	12	16	4	0	4	13	22	31	

Binary Mode

Computers function in what is called a binary mode. This term simply means that the computer components can indicate only two possible states or conditions. Therefore, the binary mode system may also be called a base 2 system. For example, the ordinary light bulb operates in a binary mode; it is either on, producing light; or it is off, not producing light. The presence or absence of light indicates whether the bulb is on or off. Likewise, within the computer, transistors are either conducting or not conducting, magnetic materials are magnetized in one direction or in the opposite direction; and specific voltage potentials are present or absent (Figure 38). The binary modes of operation of the components are signals to the computer, as the presence or absence of light from an electric light is to a person.

Representing data within the computer is accomplished by assigning or associating a specific value to a binary indication or group of binary indications. For example, a device to represent values could be designed with four electric light bulbs and switches to turn each bulb on or off (Figure 39).

The bulbs are assigned arbitrary values of 1, 2, 4, and 8. When a light is on, it represents the value associated with it. When a light is off, the value is not considered. With such an arrangement, the single value represented by the four bulbs will be the numeric sum indicated by the lighted bulbs.




Figure 39. Decimal Data Representation

Values 0 through 15 can be represented. The value 0 is represented by all lights off; the value 15, by all lights on; 9, by having the 8 and 1 lights on and the 4 and 2 lights off; 5, with the 1 and 4 lights on and the 8 and 2 lights off; and so on.

The value assigned to each bulb or indicator in the example could have been something other than the values used. This change would involve assigning new values and determining a scheme of operation. In a computer, the values assigned to a specific number of binary indications become the code or language for representing data.

Because binary indications represent data within a computer, a binary method of notation is used to illustrate these indications. The binary system of notation uses only two symbols, zero (0) or one (1), to represent all quantities. In any single position of binary notation, the 0 represents the absence of a related or assigned value and the 1 represents the presence of a related or assigned value. Using the light bulbs in Figure 32, for example, the binary notation 0101 would represent a decimal 5.

The binary notations 0 and 1 are commonly called bits. The 0 bit is described as no bit and the 1 bit is described as a bit. Although 0 or 1 bits are necessary to illustrate the condition of a binary indication or a group of binary indications, the 1 bits are the bits generally referred to. For example, the binary notation 0101 of Figure 32 would be described as having a bit in the 1 and 4 bit positions. The assumption is that there are no bits (0 bits) in the 2 and 8 bit positions.

Binary Number System

In some computers, the values associated with the binary notation are related directly to the binary number system. This system is not used in all computers, but the method of representing




Figure 38. Binary Indicators

values using this numbering system is useful in learning the general concept of data representation.

The common decimal number system uses ten symbols or digits to represent all quantities, and the place value of the digits signifies units, tens, hundreds, thousands, and so on. The binary or base 2 number system uses only two symbols or digits: 0 and 1. The position value of the bit symbols (0 or 1) is based on the progression of powers of 2; the units position of a binary number has the value of 1; the next position, a value of 2; the next, 4; the next, 8; the next, 16; and so on (Figure 40).

8192	4096	2048	1024	512	256	128	64	32	16	8	4	2	1
------	------	------	------	-----	-----	-----	----	----	----	---	---	---	---

Figure 40. Place Value of Binary Numbers

In pure binary notation, the binary digits or bits indicate whether the corresponding power of 2 is absent or present in each position of the number. The 1 bit represents the presence of the value and the 0 bit represents the absence of the value. The place value of the digits does not signify units, tens, hundreds, or thousands, as in the decimal system; instead, the place value signifies units, twos, fours, eights, sixteens, and so on. Using this system, the quantity 12, for example, is expressed with the symbols 1100, meaning  $(1 \times 2^3) + (1 \times 2^2) + (0 \times 2^1) + (0 \times 2^0)$  or  $(1 \times 8) + (1 \times 4) + (0 \times 2) + (0 \times 1)$ .

Figure 41 shows the binary representation of the decimal values 0 through 9. Note that the decimal digits 0 through 9 are expressed by four binary digits. The system of coding or expressing decimal digits in an equivalent binary value is

Decimal Value	Place Value			
	8	4	2	1
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

Figure 41. Binary Representations

called binary coded decimal (BCD). For example, the decimal digits 2, 6, 5, 4, 9, and 8 would appear in binary coded decimal form as shown in Figure 42

Although binary numbers, in general, have more terms than their decimal counterparts (about 3.3 times as many), computation in the binary system is quite simple.

For addition, it is only necessary to remember three rules:

1. Zero plus zero equals zero.
2. Zero plus one equals one.
3. One plus one equals zero with a carry of one to the next position on the left.

To see how the rules work, consider the addition of  $15 + 7$ , with these numbers expressed in binary notation:

	Sixteens	Eights	Fours	Twos	Ones	
(Carries)	(1)	(1)	(1)	(1)		
	0	1	1	1	1	= 15
	0	0	1	1	1	= 7
	1	0	1	1	0	= 22

In the ones column, we have  $1 + 1$  for a sum of 0 and a 1 carried to the twos column. In the twos column, we have  $1 + 1$  for a sum of 0, but we must also add the carry from the ones column, making a final sum of 1 with a carry to the fours column. In the eights column, we have a  $1 + 0$  giving a sum of 1, but adding in the carry from the fours column makes the final sum 0 with a carry to the sixteens column. In this column, we have  $0 + 0$ , giving a sum of 0 and to this we add the carry from the eights column, making a final sum of 1.

The resultant sum of the addition contains 1's in the sixteens, fours, and twos column, which is the binary representation of 22, the correct sum of 15 plus 7 ( $16 + 4 + 2 = 22$ ).

The rules for subtraction of binary digits are equally simple:

1. Zero minus zero equals zero.
2. One minus one equals zero.

Decimal Digits	2	6	5	4	9	8
Binary Value	0010	0110	0101	0100	1001	1000
Place Value	8421	8421	8421	8421	8421	8421

Figure 42. Binary Coded Decimal



3. One minus zero equals one.
4. Zero minus one equals one, with one borrowed from the left.

Using the same numbers as we did in the addition, the subtraction is:

	SIXTEENS	EIGHTS	FOURS	TWOS	ONES	
(Borrows)	(0)	(0)	(0)	(0)	(0)	
	0	1	1	1	1	= 15
-	0	0	1	1	1	= 7
	0	1	0	0	0	= 8

In the ones column we have 1 - 1 for a sum of 0 with no borrows. The same procedure occurs in the twos and fours columns. In the eights column, we have 1 - 0 for a sum of 1. In the sixteens column, we have 0 - 0 for a sum of 0. With the subtraction finished, we have 1's in the eights column only, signifying the answer to be 8.

For multiplication, only three rules are needed:

1. Zero times zero equals zero.
2. Zero times one equals zero; no carries are considered.
3. One times one equals one.

In the binary multiplication table, all that is necessary when multiplying one number (multiplier) by another (multiplicand) is to examine the multiplier digits one at a time and, each time a 1 is found, add the multiplicand into the result, and each time a 0 is found add nothing. The multiplicand must be shifted for each multiplier digit, but this is no different from the shifting done in the decimal system.

An example of binary multiplication is 26 x 19:

DECIMAL	BINARY
26 = 16 + 8 + 0 + 2 + 0	= 11010
× 19 = 16 + 0 + 0 + 2 + 1	= 10011
Using the rules, the product is	11010
arrived at by a series	11010
of adding the multiplicand	00000
and shifting whenever	00000
a 1 is in the	11010
multiplier.	<u>111101110</u>

Interpreting the binary result of the multiplication by using the ones, twos, fours, ...etc. system, we find:

$$256 + 128 + 64 + 32 + 0 + 8 + 4 + 2 + 0$$

which equals 494, proving the problem.

Binary division is accomplished by applying similar concepts. From the examples of addition, subtraction, and multiplication, you can see that whatever operation the computer is working on is accomplished by repetitive addition.

The computer uses the binary system internally. However, it is able to convert one system to another by using a stored program. Thus, input/output data may be expressed in decimal (or any other) form when the programmer finds it convenient to do so.

### Hexadecimal Number System

It has been noted that binary numbers require about three times as many positions as decimal numbers to express the equivalent number. This is not much of a problem to the computer; however, in talking and writing or in communicating with the computer, these binary numbers are bulky. A long string of 1's and 0's cannot be effectively transmitted from one individual to another. Some shorthand method is necessary.

The hexadecimal number system fills this need. Because of the simple relationship of hexadecimal to binary, numbers can be converted from one system to another by inspection. The base or radix of the hexadecimal system is 16. This means there are 16 symbols: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, and F. The letters A, B, C, D, E, and F represent the 10-base system values of 10, 11, 12, 13, 14, and 15, respectively.

Four binary positions are equivalent to one hexadecimal position. The following table shows the comparable values of the three number systems.

<u>Decimal</u>	<u>Binary</u>	<u>Hexadecimal</u>
0	0000	0
1	0001	1
2	0010	2
3	0011	3
4	0100	4
5	0101	5
6	0110	6
7	0111	7
8	1000	8
9	1001	9
10	1010	A
11	1011	B
12	1100	C
13	1101	D

<u>Decimal</u>	<u>Binary</u>	<u>Hexadecimal</u>
14	1110	E
15	1111	F

At this point, all 16 symbols have been used, and a carry to the next higher position of the number is necessary.

16	0001 0000	10
17	0001 0001	11
18	0001 0010	12
19	0001 0011	13
20	0001 0100	14
21	0001 0101	15

Remember that as far as the internal circuitry of the computer is concerned, it understands only binary. But an operator can look at a series of lights on the computer console showing binary 1's and 0's, for example, 0001 1110 0001 0011, and say that the lights represent the hexadecimal value 1E13, which is easier to state than the string of 1's and 0's.

## NUMBER CONVERSIONS

Before converting numbers from one system to another, it is best to review what a number represents. In the decimal system, a number is represented or expressed by a sum of terms. Each individual term consists of a product of a power of ten and some integer from 0 to 9. For example, the number 123 means 100 plus 20 plus 3. This may also be expressed as:

$$(1 \times 10^2) + (2 \times 10^1) + (3 \times 10^0)$$


Ten is said to be the base or radix of this system. Radix is defined as an integer used in a system of notation whereby all numbers are expressed as powers of the integer. In the decimal system, the radix is 10; in the binary system, it is 2.

The base, or radix, of a number is expressed as a subscript. For example,  $123_{10}$  is a decimal (base-10) number. Thus,  $1101001_2$  is a binary number, and  $437_{16}$  is a hexadecimal number. The subscript is usually eliminated when the base is obvious.

If 2 is chosen as the base, numbers are said to be represented in the binary system. Consider the number 1 111 011. What do these zeros and ones represent? They represent the coefficients of the ascending powers of 2. Expressed in another way the number is:

$$(1 \times 2^6) + (1 \times 2^5) + (1 \times 2^4) + (1 \times 2^3) \\ + (0 \times 2^2) + (1 \times 2^1) + (1 \times 2^0)$$

The places do not have the meaning of units, tens, hundreds, thousands, etc., as in the decimal system; instead they signify units, twos, fours, eights, sixteens, etc. In applying the above information, the decimal number 123 breaks down in both systems as:



In the hexadecimal system, a number is represented in the same manner, except that the base is 16. The digits of the number represent the coefficients of the ascending powers of 16. Consider the hexadecimal number:

$$75_{16} = 7(16^1) + 5(16^0) \\ = 112 + 5 \\ = 117_{10}$$

Similarly:

$$\text{Hexadecimal } 75 \\ \begin{array}{l} \text{5 (units)} \\ \text{112 (sixteens)} \\ \hline 117_{10} \end{array}$$

By remembering what a number represents in the binary or hexadecimal system, you can convert the number to its decimal equivalent by the method shown. As the numbers get bigger, this method becomes quite impractical. The following section provides detailed methods for converting from one system to another.

## Integers

Appendix F is a table for conversion of decimal to hexadecimal and hexadecimal to decimal. The use

of the table is explained in a later section. This and the following sections provide conversion methods if the table is not available or the number is beyond the range of the table.

### Decimal to Hexadecimal

Rule: Divide the decimal number by 16 and develop the remainders in low-order to high-order sequence for the hexadecimal number.

Example. Convert  $839_{10}$  to its hexadecimal equivalent.

$$\begin{array}{r}
 0 \text{ r} = 3 \\
 16 \overline{) 3} \text{ r} = 4 \\
 16 \overline{) 52} \text{ r} = 7 \\
 16 \overline{) 839} \\
 \\
 839_{10} = 347_{16}
 \end{array}$$

The original number to be converted is divided by 16. The remainder of this first division becomes the low-order digit of the conversion (7). The quotient (received from the first division) is then divided by 16. Again the remainder becomes a part of the answer (next higher order, 4). This method is continued until the quotient is smaller than the divisor. The final quotient is considered the high order of the conversion (3).

### Hexadecimal to Decimal

Rule. Multiply high-order hexadecimal digit by 16 and add next low-order digit to result; multiply sum by 16 and add next low-order digit. Repeat process until low-order digit of number has been added.

Example. Convert  $347_{16}$  to its decimal equivalent.

$$\begin{array}{r}
 347 \\
 \times 16 \\
 \hline
 48 \\
 + 4 \\
 \hline
 52 \\
 \times 16 \\
 \hline
 832 \\
 + 7 \\
 \hline
 839_{10}
 \end{array}$$

The high-order digit is multiplied by 16 and the next lower-order digit is added to the result. The resultant answer is then multiplied by 16 and the next lower-order digit is added to the result. When the low-order digit has been added to the answer, the process ends.

Alternate Method, Expansion.

$$\begin{aligned}
 347_{16} &= 3(16^2) + 4(16^1) + 7(16^0) \\
 &= 768 + 64 + 7 \\
 &= 839_{10}
 \end{aligned}$$

NOTE: In the following examples, where multiplication or division is used, detailed explanations are not given because the operations are similar to those previously described.

### Hexadecimal to Binary

Rule. Express each hexadecimal number as a binary group of four bits.

Example. Convert  $7E9_{16}$  to its binary equivalent.

$$\begin{array}{r}
 \text{Hexadecimal} = \quad 7 \qquad \quad E \qquad \quad 9 \\
 \\
 \text{Binary} = \quad \overline{0111} \quad \overline{1110} \quad \overline{1001}
 \end{array}$$

### Binary to Hexadecimal

Rule. Express each binary group of four bits as a hexadecimal digit.

Example. Convert  $011111101001_2$  to its hexadecimal equivalent.

$$\begin{array}{r}
 \text{Binary} = \quad \overline{0111} \quad \overline{1110} \quad \overline{1001} \\
 \\
 \text{Hexadecimal} = \quad 7 \qquad \quad E \qquad \quad 9
 \end{array}$$

### Decimal to Binary

Rule. Divide the decimal number by 2 and develop the remainders in low-order to high-order sequence for the equivalent hexadecimal number.


Example. Convert  $149_{10}$  to its binary equivalent.

$$\begin{array}{l}
0r = 1 \\
2)1r = 0 \\
2)2r = 0 \\
2)4r = 1 \\
2)9r = 0 \\
2)18r = 1 \\
2)37r = 0 \\
2)74r = 1 \\
2)149 \\
\hline
149_{10} = 10010101_2
\end{array}$$

### Binary to Decimal

**Rule.** Multiply high-order binary digit by 2 and add next low-order digit to result; multiply sum by 2 and add next low-order digit. Repeat process until low-order digit of binary number has been added.

**Example.** Convert  $10010101_2$  to its decimal equivalent.



### Alternate Method, Expansion.

$$\begin{aligned}
10010101_2 &= 1(2^7) + 0(2^6) + 0(2^5) + 1(2^4) + 0(2^3) + 1(2^2) + 0(2^1) + 1(2^0) \\
&= 128 + 16 + 4 + 1 \\
&= 149_{10}
\end{aligned}$$

### Fractions

In a preceding section, Number Conversions, we reviewed what a number represents, i. e., in the decimal system, a number is the sum of its radix to the power of each position, multiplied by the value of that position. Fractions follow the same rules. The decimal fraction .123 can also be expressed as 1 tenth plus 2 hundredths plus 3 thousandths. Since a negative coefficient is the fractional power of the base, a tenth can be written  $10^{-1}$  and a hundredth as  $10^{-2}$ . Thus, it follows that

$$\begin{aligned}
.123_{10} &= 1(10^{-1}) + 2(10^{-2}) + 3(10^{-3}) \\
&= 1\left(\frac{1}{10}\right) + 2\left(\frac{1}{100}\right) + 3\left(\frac{1}{1000}\right) \\
&= \frac{100 + 20 + 3}{1000} = .123_{10}
\end{aligned}$$

By the same reasoning, the binary number .00100101 can be represented in the decimal system as

$$0(2^{-1}) + 0(2^{-2}) + 1(2^{-3}) + 0(2^{-4}) + 0(2^{-5}) + 1(2^{-6}) + 0(2^{-7}) + 1(2^{-8}).$$

With the coefficients converted to fractions, the binary number becomes

$$\frac{1}{8} + \frac{1}{64} + \frac{1}{256} = \frac{32 + 4 + 1}{256} = \frac{37}{256} = .145_{10}$$

In the hexadecimal system, the base of 16 with negative coefficients represents the same number in decimal notation. Thus,  $.581_{16}$  may be stated as

$$5(16^{-1}) + 8(16^{-2}) + 1(16^{-3}) = \frac{5}{16} + \frac{8}{256} + \frac{1}{4096} = \frac{1409}{4096} = .344_{10}$$

Note that the hexadecimal fraction is always larger than the decimal equivalent; the opposite is true with integers.

### Decimal to Hexadecimal

**Rule.** Multiply the fractional part of the decimal number by 16 and develop integers as successive terms of the hexadecimal fraction. The hexadecimal fraction should be carried out to the number of places contained in the decimal fraction.

**Example.** Convert  $.344_{10}$  to its hexadecimal equivalent.

$$\begin{array}{r}
 .344 \\
 \times 16 \\
 \hline
 5.504 \\
 \times 16 \\
 \hline
 8.064 \\
 \times 16 \\
 \hline
 1.004 \\
 \hline
 .344_{10} = .581_{16}
 \end{array}$$

### Hexadecimal to Decimal

**Rule.** Express the hexadecimal numbers as powers of 16 (expansion).

**Sample.** Convert  $.581_{16}$  to its decimal equivalent.

$$\begin{aligned}
 .581_{16} &= 5(16^{-1}) + 8(16^{-2}) + 1(16^{-3}) \\
 &= \frac{5}{16} + \frac{8}{256} + \frac{1}{4096} \\
 &= \frac{1409}{4096} \\
 &= .344_{10}
 \end{aligned}$$

### Hexadecimal/Binary Conversions

Rules for conversions of fractions from hexadecimal to binary, and from binary to hexadecimal are the same as for integers.

#### Decimal to Binary

**Rule.** Multiply the fractional part of the decimal number by 2 and develop integers as successive terms of the binary fraction. The binary fraction should be carried out to three times the number of places in the decimal fraction.

**Example.** Convert  $.145_{10}$  to its binary equivalent. (The example is carried to only eight places because the ninth term is obviously zero.)

Read	.145
	<u>  x 2</u>
	0, 290
	<u>  x 2</u>
	0, 580
	<u>  x 2</u>
	1, 160
	<u>  x 2</u>
	0, 320
	<u>  x 2</u>
	0, 640
	<u>  x 2</u>
	1, 280
	<u>  x 2</u>
	0, 560
	<u>  x 2</u>
	1, 120

$.145_{10} = .00100101_2$

### Binary to Decimal

**Rule.** Express the binary numbers as powers of 2 (expansion).

**Example.** Convert  $.00100101_2$  to its decimal equivalent.

$$\begin{aligned}
 .00100101_2 &= 2^{-3} + 2^{-6} + 2^{-8} \\
 &= \frac{1}{8} + \frac{1}{64} + \frac{1}{256} \\
 &= \frac{37}{256} = .145_{10}
 \end{aligned}$$

### Improper Fractions

#### Decimal/Binary and Decimal/Hexadecimal

Since improper fractions are a combination of integers and fractions, the elements of the terms are converted separately and then combined for conversion from decimal to binary, binary to decimal, decimal to hexadecimal, and hexadecimal to decimal.

The example that follows, concerns decimal to binary conversion to illustrate the principle involved.

**Example.** Convert  $149.145_{10}$  to its binary equivalent. The integer  $149_{10}$  is converted to  $10010101_2$ , as described under "Decimal to Binary" in the Integers section; the fraction  $.145_{10}$  is converted to  $.00100101_2$ , as described under "Decimal to Binary" in the Fractions section. The combined result of the two conversions is:

$$149.145_{10} = 10010101.00100101_2$$

#### Hexadecimal/Binary

The conversion of improper fractions from hexadecimal to binary and from binary to hexadecimal is the same as described for integers. The numbers to be converted are simply expressed in terms of the new base.

**Example.** Convert  $7E9.4AC_{16}$  to its binary equivalent.

$$\begin{aligned}
 \text{Hexadecimal} &= 7 \quad E \quad 9 \quad . \quad 4 \quad A \quad C \\
 \text{Binary} &= 0111 \quad 1110 \quad 1001 \quad . \quad 0100 \quad 1010 \quad 1100
 \end{aligned}$$

### FIXED-POINT AND TWO'S COMPLEMENT NOTATION

A fixed-point number is a signed value, recorded as a binary integer. It is called fixed point because the programmer determines the fixed positioning of the binary point.

Fixed-point operands may be recorded in single precision words (16 bits) or double precision words (32 bits). In both, the first bit position (0) holds the sign of the number, with the remaining bit positions used to designate the magnitude of the number.

Positive fixed-point numbers are represented in true binary form with a zero sign bit. Negative fixed-point numbers are represented in two's complement notation with a one bit in the sign position. In all cases, the bits between the sign bit and the left-most significant bit of the integer are the same as the sign bit (i. e. all zeros for positive numbers, all ones for negative numbers).

Negative fixed-point numbers are formed in two's complement notation by inverting each bit of the positive binary number and adding one. For example, the true binary form of the decimal value (plus 26) is made negative (minus 26) in the following manner:

	S INTEGER	
+ 26	0 0000000 00011010	
Invert	1 1111111 11100101	
Add 1	1	
-26	1 1111111 11100110	(Two's complement form)

This is equivalent to the subtraction,

	1 00000000 00000000
-	00000000 00011010
	11111111 11100110

The following addition examples illustrate two's complement arithmetic and the operation of the carry and overflow indicators. To simplify the illustrations, only eight bit positions are used. All negative numbers are in two's complement form.

(+)	41 =	00101001	No overflow and no carry out:	
+	(+)	74 =	01001010	sum is correct
		(+)	115 =	01110011

(+)	84 =	01010100	Overflow into sign position,		
+	(+)	74 =	01001010	with no carry out: sum is not	
		(+)	158 ≠	10011110	correct.

(-)	41 =	11010111	Overflow into sign position		
+	(-)	74 =	10110110	resulted in carry out: sum is	
		(-)	115 =	10001101	correct.

(-)	84 =	10101011	Carry out, with no overflow		
+	(-)	74 =	10111110	into sign position: sum is not	
		(-)	158 ≠	01100001	correct.


Since subtraction is performed by changing the sign of the subtrahend and adding, the above examples also illustrate that function.

APPENDIX B. REFERENCE SUMMARY

I/O Function Codes and Modifiers

I/O Device (Code) Instruction	Function Code	Modifier Bits		
		Bit No.	Bit	Function
Console Printer (00001) Write Sense Device	001	15	1	Reset Int. Level 4 ind.
	111			
Console Keyboard (00001) Read Control (Interrupt) Sense Device	010	15	1	Reset Int. Level 4 ind.
	100			
	111			
1442 Card Read-Punch (00010) Read Write Control	010	8	1	Stacker Select
	001			
	100			
	13			
Sense Device	111	14	1	Initiate Read
		15	1	Feed Cycle
		15	1	Initiate Punch
		14	1	Reset Int. Level 4 ind.
		15	1	Reset Int. Level 0 ind.
1134 Paper Tape Reader (00011) 1055 Paper Tape Punch (00011)	010	15	1	Reset Int. Level 4 ind.
	001			
Read Write Control Sense Device	100	13-15	0	Sector address
	111			
Disk Storage (00100) Initiate Write Initiate Read	101	13-15	0	Sector address
	110			
Control	010	8	0	Read operation
	001			
	100			
	13			
	15			
Sense Device	111	13	1	Read-check operation
		15	1	Move access forward
1627 Plotter (00101) Write Sense Device	001	15	1	Reset Int. Level 2 ind.
	111			
1132 Printer (00110) Read Emitter Control	010	8	1	Start Printer
	100			
Sense Device		9	1	Stop Printer
		13	1	Start Carriage
		14	1	Stop Carriage
		15	1	Space Carriage
		15	1	Reset Int. Level 1 ind.
Console Entry Switches (00111) Read	010			

IOCC Format



Value Ranges - Single Precision Word

Positive Binary Values Bit Positions 0123 4567 8901 2345	Powers of 2	Absolute Values		Negative Binary Values Bit Positions 0123 4567 8901 2345
		Decimal Notation Base-10	Hexadecimal Notation Base-16	
0000 0000 0000 0000	-	0	0	No negative zero
0000 0000 0000 0001	0	1	1	1111 1111 1111 1111
0000 0000 0000 0010	1	2	2	1111 1111 1111 1110
0000 0000 0000 0100	2	4	4	1111 1111 1111 1100
0000 0000 0000 1000	3	8	8	1111 1111 1111 1000
0000 0000 0001 0000	4	16	10	1111 1111 1111 0000
0000 0000 0010 0000	5	32	20	1111 1111 1110 0000
0000 0000 0100 0000	6	64	40	1111 1111 1100 0000
0000 0000 1000 0000	7	128	80	1111 1111 1000 0000
0000 0001 0000 0000	8	256	100	1111 1111 0000 0000
0000 0010 0000 0000	9	512	200	1111 1110 0000 0000
0000 0100 0000 0000	10	1,024	400	1111 1100 0000 0000
0000 1000 0000 0000	11	2,048	800	1111 1000 0000 0000
0001 0000 0000 0000	12	4,096	1,000	1111 0000 0000 0000
0010 0000 0000 0000	13	8,192	2,000	1110 0000 0000 0000
0100 0000 0000 0000	14	16,384	4,000	1100 0000 0000 0000
0111 1111 1111 1111	-	32,767	7,FFF	1000 0000 0000 0001
No positive equivalent	15	32,768	8,000	1000 0000 0000 0000

Value Ranges - Double Precision Word

Positive Binary Values Bit Positions 0123 4567 8901 2345 6789 0123 4567 8901	Powers of 2	Absolute Values		Negative Binary Values Bit Positions 0123 4567 8901 2345 6789 0123 4567 8901
		Decimal Notation Base - 10	Hexadecimal Notation Base - 16	
0000 0000 0000 0000 0000 0000 0000 0000	-	0	0	No negative zero
0000 0000 0000 0000 0000 0000 0000 0001	0	1	1	1111 1111 1111 1111 1111 1111 1111 1111
0000 0000 0000 0000 0000 0000 0000 0010	1	2	2	1111 1111 1111 1111 1111 1111 1111 1110
0000 0000 0000 0000 0000 0000 0000 0100	2	4	4	1111 1111 1111 1111 1111 1111 1111 1100
0000 0000 0000 0000 0000 0000 0000 1000	3	8	8	1111 1111 1111 1111 1111 1111 1111 1000
0000 0000 0000 0000 0000 0000 0001 0000	4	16	10	1111 1111 1111 1111 1111 1111 1111 0000
0000 0000 0000 0000 0000 0000 0010 0000	5	32	20	1111 1111 1111 1111 1111 1111 1110 0000
0000 0000 0000 0000 0000 0000 0100 0000	6	64	40	1111 1111 1111 1111 1111 1111 1100 0000
0000 0000 0000 0000 0000 0000 1000 0000	7	128	80	1111 1111 1111 1111 1111 1111 1000 0000
0000 0000 0000 0000 0000 0001 0000 0000	8	256	100	1111 1111 1111 1111 1111 1111 0000 0000
0000 0000 0000 0000 0000 0010 0000 0000	9	512	200	1111 1111 1111 1111 1111 1110 0000 0000
0000 0000 0000 0000 0000 0100 0000 0000	10	1,024	400	1111 1111 1111 1111 1111 1100 0000 0000
0000 0000 0000 0000 0000 1000 0000 0000	11	2,048	800	1111 1111 1111 1111 1111 1000 0000 0000
0000 0000 0000 0000 0001 0000 0000 0000	12	4,096	1,000	1111 1111 1111 1111 1111 0000 0000 0000
0000 0000 0000 0000 0010 0000 0000 0000	13	8,192	2,000	1111 1111 1111 1111 1110 0000 0000 0000
0000 0000 0000 0000 0100 0000 0000 0000	14	16,384	4,000	1111 1111 1111 1111 1100 0000 0000 0000
0000 0000 0000 0000 1000 0000 0000 0000	15	32,768	8,000	1111 1111 1111 1111 1000 0000 0000 0000
0000 0000 0000 0001 0000 0000 0000 0000	16	65,536	10,000	1111 1111 1111 1111 0000 0000 0000 0000
0000 0000 0000 0010 0000 0000 0000 0000	17	131,072	20,000	1111 1111 1111 1110 0000 0000 0000 0000
0000 0000 0000 0100 0000 0000 0000 0000	18	262,144	40,000	1111 1111 1111 1100 0000 0000 0000 0000
0000 0000 0000 1000 0000 0000 0000 0000	19	524,288	80,000	1111 1111 1111 1000 0000 0000 0000 0000
0000 0000 0001 0000 0000 0000 0000 0000	20	1,048,576	100,000	1111 1111 1111 0000 0000 0000 0000 0000
0000 0000 0010 0000 0000 0000 0000 0000	21	2,097,152	200,000	1111 1111 1110 0000 0000 0000 0000 0000
0000 0000 0100 0000 0000 0000 0000 0000	22	4,194,304	400,000	1111 1111 1100 0000 0000 0000 0000 0000
0000 0000 1000 0000 0000 0000 0000 0000	23	8,388,608	800,000	1111 1111 1000 0000 0000 0000 0000 0000
0000 0001 0000 0000 0000 0000 0000 0000	24	16,777,216	1,000,000	1111 1111 0000 0000 0000 0000 0000 0000
0000 0010 0000 0000 0000 0000 0000 0000	25	33,554,432	2,000,000	1111 1110 0000 0000 0000 0000 0000 0000
0000 0100 0000 0000 0000 0000 0000 0000	26	67,108,864	4,000,000	1111 1100 0000 0000 0000 0000 0000 0000
0000 1000 0000 0000 0000 0000 0000 0000	27	134,217,728	8,000,000	1111 1000 0000 0000 0000 0000 0000 0000
0001 0000 0000 0000 0000 0000 0000 0000	28	268,435,456	10,000,000	1111 0000 0000 0000 0000 0000 0000 0000
0010 0000 0000 0000 0000 0000 0000 0000	29	536,870,912	20,000,000	1110 0000 0000 0000 0000 0000 0000 0000
0100 0000 0000 0000 0000 0000 0000 0000	30	1,073,741,824	40,000,000	1100 0000 0000 0000 0000 0000 0000 0000
0111 1111 1111 1111 1111 1111 1111 1111	-	2,147,483,647	7F,FFF,FFF	1000 0000 0000 0000 0000 0000 0000 0001
No positive equivalent	31	2,147,483,648	80,000,000	1000 0000 0000 0000 0000 0000 0000 0000


I/O Device Codes and Interrupt Levels

Device Code	I/O Device	Interrupt	
		Level	Core Storage Address
00001	Console Keyboard	4	0012
	Console Printer	4	0012
00010	1442 Card Read-Punch	0	0008
		4	0012
00011	1134 Paper Tape Rdr.	4	0012
	1055 Paper Tape Punch	4	0012
00100	Disk Storage	2	0010
00101	1627 Plotter	3	0011
00110	1132 Printer	1	0009
00111	Console Entry Switches	5	0013
	Program Stop Switch		


Reserved Core Storage Locations

Tag Bits	Core Storage Address	Description
00	--	Displacement
01	0001	Index Register 1
10	0002	Index Register 2
11	0003	Index Register 3
--	0008 - 0013	Interrupt Addresses
--	0032 - 0039	Printer Image Output


**Single Precision Data Word Format**




**Double Precision Data Word Format**



**Short Instruction Format**



**Long Instruction Format**



**Effective Address Computation**

	F = 0 (Direct Addressing)	F = 1, IA = 0 (Direct Addressing)	F = 1, IA = 1 (Indirect Addressing)
T = 00	EA = Disp + IAR	EA = Add	EA = C/Add
T = 01	EA = Disp + XR1	EA = Add + XR1	EA = C/Add + XR1
T = 10	EA = Disp + XR2	EA = Add + XR2	EA = C/Add + XR2
T = 11	EA = Disp + XR3	EA = Add + XR3	EA = C/Add + XR3

Disp = Contents of Displacement field of instruction.  
Add = Contents of Address field of instruction.  
C = Contents of Location specified by Add or Add + XR.

**Instruction Codes and Execution Times**

Instruction	Mnemonic	Binary OP Code	Execution Times (in microseconds)							
			Single Word (F = 0)				Double Word (F = 1)			
			T = 00		T = 01, 10, or 11		T = 00		T = 01, 10, or 11	
			Avg.	Max.	Avg.	Max.	Avg. ①	Max. ①	Avg. ①	Max. ①
Load and Store										
Load ACC	LD	11000	7.6	-	11.2	-	10.8	-	14.8	-
Load Double	LDD	11001	11.2	-	14.9	-	14.4	-	18.0	-
Store ACC	STO	11010	7.6	-	11.2	-	10.8	-	14.8	-
Store Double	STD	11011	11.2	-	14.9	-	14.4	-	18.0	-
Load Index	LDX	01100	4.5	-	7.2	-	7.2	-	11.8	-
Store Index	STX	01101	7.6	-	11.2	-	11.8	-	15.4	-
Load Status*	LDS ⑦	00100	3.6	-	3.6	-	-	-	-	-
Store Status	STS	00101	7.6	-	11.2	-	10.8	-	14.8	-
Arithmetic										
Add	A	10000	8.0	13.0	11.7	16.6	11.2	16.2	15.3	20.3
Add Double	AD	10001	12.2	22.0	15.8	25.6	15.3	25.2	19.3	29.5
Subtract	S	10010	8.0	13.0	11.7	16.6	11.2	16.2	15.3	20.3
Subtract Double	SD	10011	12.2	22.0	15.8	25.6	15.3	25.2	19.3	29.5
Multiply	M	10100	25.7	40.0	29.3	43.6	29.3	43.6	32.9	47.2
Divide	D	10101	76.0	150.8	79.6	154.4	79.6	154.4	83.2	150.0
And	AND	11100	7.6	-	11.2	-	10.8	-	14.8	-
Or	OR	11101	7.6	-	11.2	-	10.8	-	14.8	-
Exclusive Or	EOR	11110	7.6	-	11.2	-	10.8	-	14.8	-
Shift Left* Modifier Bits 8 & 9:										
Shift Left ACC	00 SLA ⑦	00010	}	③	-	④	-	-	-	-
Shift Left ACC and EXT	10 SLT ⑦	00010								
Shift Left and Count ACC	⑧ SLCA ⑦	00010								
Shift Left and Count ACC and EXT	11 ⑧ SLC ⑦	00010								
Shift Right* Modifier Bits 8 & 9:										
Shift Right ACC	00 or 01 SRA ⑦	00011	}	⑤	-	⑥	-	-	-	-
Shift Right ACC and EXT	10 SRT ⑦	00011								
Rotate Right	11 RTE ⑦	00011								
Branch										
Branch and Store IAR	BSI	01000	7.6	-	11.2	-	10.8	-	14.8	-
Branch or Skip on Condition	BSC	01001	3.6	-	3.6	-	7.2	-	11.2	-
Modify Index and Skip	MDX	01110	4.5	9.9	11.2	16.2	18.5	23.4	18.5	23.4
Wait*	WAIT ⑦	00110 ⑨	3.6	-	3.6	-	-	-	-	-
Input/Output										
Execute I/O	XIO ⑩	00001	11.2	-	14.8	-	14.8	-	18.4	-

\* Valid in short format only

**NOTES:**

- |   |                                                                        |    |                                                        |
|---|------------------------------------------------------------------------|----|--------------------------------------------------------|
| 1 | Indirect addressing, where applicable, adds 3.6 usec to execution time | 6  | N > 16: 7.2 + .45(N-19)<br>N < 16: 7.2 + .45(N-4)      |
| 2 | If branch is taken                                                     | 7  | Indirect addressing not allowed                        |
| 3 | 3.6 + .45(N-4)                                                         | 8  | If T=00, functions as SLA or SLT                       |
| 4 | 7.2 + .45(N-4)                                                         | 9  | All unassigned OP codes are defined as Wait operations |
| 5 | N > 16: 3.6 + .45(N-19)<br>N < 16: 3.6 + .45(N-4)                      | 10 | If XIO Read or Write, add 3.6 usec                     |

**Tag Bit Codes**

Instruction	Tag Bits	Register/Operation
Load Index	00	IAR
Store Index	01	XR1
	10	XR2
	11	XR3
Shift Left	00	Disp.
	01	XR1
	10	XR2
Shift Right	11	XR3
	00	Disp. added to IAR
	01	Disp. added to XR1
Modify Index and Skip F = 0	10	Disp. added to XR2
	11	Disp. added to XR3
	F = 1; IA = 0	00
01		Add. added to XR1
10		Add. added to XR2
F = 1; IA = 1	11	Add. added to XR3
	00	Disp. added to C
	01	C added to XR1
	10	C added to XR2
	11	C added to XR3

Disp. = Contents of Displacement field of instruction  
Add. = Contents of Address field of instruction  
C = Contents of location specified by Add.

**BSC Condition Codes**

Bit Position	Condition
10	ACC zero
11	ACC negative
12	ACC positive, not zero
13	ACC even
14	Carry Indicator OFF
15	Overflow Indicator OFF

Short Instruction  
Skip if any one condition is true  
No-Op if all bits are zero

Long Instruction  
Branch if none of the conditions is true  
Unconditional branch if all bits are zero

**AND, OR, EOR Operations**

Memory → ACC →	Results		
	AND	OR	EOR
0 → 0	0	0	0
0 → 1	0	1	1
1 → 0	0	1	1
1 → 1	1	1	0



APPENDIX C. DEVICE STATUS WORD

Device Device Code Interrupt Level Bit Position	Console Printer	Keyboard	1442	1134 1055	1627	Disk Storage	1132	Console
	1	1	2	3	5	4	6	7
	4	4	0,4	4	3	2	1	5
0	Service Response		Read Response		Response	Data Error	Read Emitter Response	Program Stop Key
1		Response	Punch Response	Reader Response		Operation Complete	Skip Response	Interrupt Run Mode
2		Request	Error Check			Busy, Not Ready	Space Response	
3		0 - Keyboard Entry 1 - Console Entry	Last Card	Punch Response		Busy	Carriage Busy	
4	Printer Busy		Operation Complete	Reader Busy		Carriage Home	Print Scan Check	
5	Printer Busy, Not Ready			Reader Busy, Not Ready			Forms Check	
6		Keyboard Busy		Punch Busy			Printer Busy	
7				Punch Busy, Not Ready				
8							Carriage Control Tape Channel No. 1	
9							2	
10							3	
11							4	
12							5	
13							6	
14			1442 Busy		1627 Busy	Sector Counts	9	
15			1442 Busy, Not Ready		1627 Not Ready		12	

20295A

APPENDIX D. POWERS OF TWO TABLE

$2^n$	$n$	$2^{-n}$
1	0	1.0
2	1	0.5
4	2	0.25
8	3	0.125
16	4	0.062 5
32	5	0.031 25
64	6	0.015 625
128	7	0.007 812 5
256	8	0.003 906 25
512	9	0.001 953 125
1 024	10	0.000 976 562 5
2 048	11	0.000 488 281 25
4 096	12	0.000 244 140 625
8 192	13	0.000 122 070 312 5
16 384	14	0.000 061 035 156 25
32 768	15	0.000 030 517 578 125
65 536	16	0.000 015 258 789 062 5
131 072	17	0.000 007 629 394 531 25
262 144	18	0.000 003 814 697 265 625
524 288	19	0.000 001 907 348 632 812 5
1 048 576	20	0.000 000 953 674 316 406 25
2 097 152	21	0.000 000 476 837 158 203 125
4 194 304	22	0.000 000 238 418 579 101 562 5
8 388 608	23	0.000 000 119 209 289 550 781 25
16 777 216	24	0.000 000 059 604 644 775 390 625
33 554 432	25	0.000 000 029 802 322 387 695 312 5
67 108 864	26	0.000 000 014 901 161 193 847 656 25
134 217 728	27	0.000 000 007 450 580 596 923 828 125
268 435 456	28	0.000 000 003 725 290 298 461 914 062 5
536 870 912	29	0.000 000 001 862 645 149 230 957 031 25
1 073 741 824	30	0.000 000 000 931 322 574 615 478 515 625
2 147 483 648	31	0.000 000 000 465 661 287 307 739 257 812 5
4 294 967 296	32	0.000 000 000 232 830 643 653 869 628 906 25
8 589 934 592	33	0.000 000 000 116 415 321 826 934 814 453 125
17 179 869 184	34	0.000 000 000 058 207 660 913 467 407 226 562 5
34 359 738 368	35	0.000 000 000 029 103 830 456 733 703 613 281 25
68 719 476 736	36	0.000 000 000 014 551 915 228 366 851 806 640 625
137 438 953 472	37	0.000 000 000 007 275 957 614 183 425 903 320 312 5
274 877 906 944	38	0.000 000 000 003 637 978 807 091 712 951 660 156 25
549 755 813 888	39	0.000 000 000 001 818 989 403 545 856 475 830 078 125

11157

APPENDIX E. CHARACTER CODES

Ref No.	EBCDIC			IBM Card Code					Graphics and Control Names	Ref No.	EBCDIC			IBM Card Code					Graphics and Control Names		
	Binary		Hex	Rows							Hex	Binary		Hex	Rows					Hex	
	0123	4567		12	11	0	9	8				7-1	0123		4567	12	11	0			9
0	0000	0000	00	12	0	9	8	1	B030	NUL	64	0100	0000	40	no punches	0000	(space)				
1	0001	0001	01	12	9	8	1	9010		65	0001	0001	41	0 9	1	8010					
2	0010	0010	02	12	9	2		8810		66	0010	0010	42	0 9	2	A810					
3	0011	0011	03	12	9	3		8410		67	0011	0011	43	0 9	3	A410					
4	0100	0100	04	12	9	4		8210	PF Punch Off	68	0100	0100	44	0 9	4	A210					
5	0101	0101	05	12	9	5		8110	HT Horiz.Tab	69	0101	0101	45	0 9	5	A110					
6	0110	0110	06	12	9	6		8090	LC Lower Case	70	0110	0110	46	0 9	6	A090					
7	0111	0111	07	12	9	7		8050	DEL Delete	71	0111	0111	47	0 9	7	A050					
8	1000	1000	08	12	9	8		8030		72	1000	1000	48	0 9	8	A030					
9	1001	1001	09	12	9	8	1	9030		73	1001	1001	49	8	1	9020					
10	1010	1010	0A	12	9	8	2	8830		74	1010	1010	4A	8	2	8820	‡				
11	1011	1011	0B	12	9	8	3	8430		75	1011	1011	4B	8	3	8420	(period)				
12	1100	1100	0C	12	9	8	4	8230		76	1100	1100	4C	8	4	8220	<				
13	1101	1101	0D	12	9	8	5	8130		77	1101	1101	4D	8	5	8120	(				
14	1110	1110	0E	12	9	8	6	8080		78	1110	1110	4E	8	6	80A0	+				
15	1111	1111	0F	12	9	8	7	8070		79	1111	1111	4F	8	7	8060	+ (logical OR)				
16	0001	0000	10	12	11	9	8	1	D030		80	0101	0000	50	12		8000	&			
17	0001	0001	11	11	9	1		5010		81	0001	0001	51	12	11	9	1	D010			
18	0010	0010	12	11	9	2		4810		82	0010	0010	52	12	11	9	2	C810			
19	0011	0011	13	11	9	3		4410		83	0011	0011	53	12	11	9	3	C410			
20	0100	0100	14	11	9	4		4210	RES Restore	84	0100	0100	54	12	11	9	4	C210			
21	0101	0101	15	11	9	5		4110	NL New Line	85	0101	0101	55	12	11	9	5	C110			
22	0110	0110	16	11	9	6		4090	BS Backspace	86	0110	0110	56	12	11	9	6	C090			
23	0111	0111	17	11	9	7		4050	IDL Idle	87	0111	0111	57	12	11	9	7	C050			
24	1000	1000	18	11	9	8		4030		88	1000	1000	58	12	11	9	8	C030			
25	1001	1001	19	11	9	8	1	5030		89	1001	1001	59	11	8	1		5020	!		
26	1010	1010	1A	11	9	8	2	4830		90	1010	1010	5A	11	8	2		4820	!		
27	1011	1011	1B	11	9	8	3	4430		91	1011	1011	5B	11	8	3		4420	!		
28	1100	1100	1C	11	9	8	4	4230		92	1100	1100	5C	11	8	4		4220	!		
29	1101	1101	1D	11	9	8	5	4130		93	1101	1101	5D	11	8	5		4120	!		
30	1110	1110	1E	11	9	8	6	4080		94	1110	1110	5E	11	8	6		40A0	!		
31	1111	1111	1F	11	9	8	7	4070		95	1111	1111	5F	11	8	7		4060	! (logical NOT)		
32	0010	0000	20	11	0	9	8	1	7030		96	0110	0000	60	11				4000	- (dash)	
33	0001	0001	21		0	9	1	3010		97	0001	0001	61		0	1		3000	/		
34	0010	0010	22		0	9	2	2810		98	0010	0010	62	11	0	9	2	6810			
35	0011	0011	23		0	9	3	2410		99	0011	0011	63	11	0	9	3	6410			
36	0100	0100	24		0	9	4	2210	BYP Bypass	100	0100	0100	64	11	0	9	4	6210			
37	0101	0101	25		0	9	5	2110	LF Line Feed	101	0101	0101	65	11	0	9	5	6110			
38	0110	0110	26		0	9	6	2090	EOB End of Block	102	0110	0110	66	11	0	9	6	6090			
39	0111	0111	27		0	9	7	2050	PRE Prefix	103	0111	0111	67	11	0	9	7	6050			
40	1000	1000	28		0	9	8	2030		104	1000	1000	68	11	0	9	8	6030			
41	1001	1001	29		0	9	8	1	3030		105	1001	1001	69	11	0	8	1	3020		
42	1010	1010	2A		0	9	8	2	2830		106	1010	1010	6A	12	11			C000		
43	1011	1011	2B		0	9	8	3	2430		107	1011	1011	6B		0	8	3	2420	(comma)	
44	1100	1100	2C		0	9	8	4	2230		108	1100	1100	6C		0	8	4	2220	%	
45	1101	1101	2D		0	9	8	5	2130		109	1101	1101	6D		0	8	5	2120	(underscore)	
46	1110	1110	2E		0	9	8	6	2080		110	1110	1110	6E		0	8	6	20A0	>	
47	1111	1111	2F		0	9	8	7	2070		111	1111	1111	6F		0	8	7	2060	?	
48	0011	0000	30	12	11	0	9	8	1	F030		112	0111	0000	70	12	11	0		E000	
49	0001	0001	31		9	1		1010		113	0001	0001	71	12	11	0	9	1	F010		
50	0010	0010	32		9	2		0810		114	0010	0010	72	12	11	0	9	2	E810		
51	0011	0011	33		9	3		0410		115	0011	0011	73	12	11	0	9	3	E410		
52	0100	0100	34		9	4		0210	PN Punch On	116	0100	0100	74	12	11	0	9	4	E210		
53	0101	0101	35		9	5		0110	RS Reader Stop	117	0101	0101	75	12	11	0	9	5	E110		
54	0110	0110	36		9	6		0090	UC Upper Case	118	0110	0110	76	12	11	0	9	6	E090		
55	0111	0111	37		9	7		0050	EOT End of Trans.	119	0111	0111	77	12	11	0	9	7	E050		
56	1000	1000	38		9	8		0030		120	1000	1000	78	12	11	0	9	8	E030		
57	1001	1001	39		9	8	1	1030		121	1001	1001	79		8	1		1020			
58	1010	1010	3A		9	8	2	0830		122	1010	1010	7A		8	2		0820	#		
59	1011	1011	3B		9	8	3	0430		123	1011	1011	7B		8	3		0420	@		
60	1100	1100	3C		9	8	4	0230		124	1100	1100	7C		8	4		0220	' (apostrophe)		
61	1101	1101	3D		9	8	5	0130		125	1101	1101	7D		8	5		0120	"		
62	1110	1110	3E		9	8	6	0080		126	1110	1110	7E		8	6		00A0			
63	1111	1111	3F		9	8	7	0070		127	1111	1111	7F		8	7		0060			

Ref No.	EBCDIC			IBM Card Code					Graphics and Control Names
	Binary		Hex	Rows					
	0123	4567		12	11	0	9	8	
128	1000	0000	80	12	0	8	1	B020	a b c d e f g h i
129	↓	0001	81	12	0		1	B000	
130	↓	0010	82	12	0		2	A800	
131	↓	0011	83	12	0		3	A400	
132	↓	0100	84	12	0		4	A200	
133	↓	0101	85	12	0		5	A100	
134	↓	0110	86	12	0		6	A080	
135	↓	0111	87	12	0		7	A040	
136	↓	1000	88	12	0	8		A020	
137	↓	1001	89	12	0	9		A010	
138	↓	1010	8A	12	0	8	2	A820	
139	↓	1011	8B	12	0	8	3	A420	
140	↓	1100	8C	12	0	8	4	A220	
141	↓	1101	8D	12	0	8	5	A120	
142	↓	1110	8E	12	0	8	6	A0A0	
143	↓	1111	8F	12	0	8	7	A060	
144	1001	0000	90	12	11		8	D020	j k l m n o p q r
145	↓	0001	91	12	11		1	D000	
146	↓	0010	92	12	11		2	C800	
147	↓	0011	93	12	11		3	C400	
148	↓	0100	94	12	11		4	C200	
149	↓	0101	95	12	11		5	C100	
150	↓	0110	96	12	11		6	C080	
151	↓	0111	97	12	11		7	C040	
152	↓	1000	98	12	11	8		C020	
153	↓	1001	99	12	11	9		C010	
154	↓	1010	9A	12	11	8	2	C820	
155	↓	1011	9B	12	11	8	3	C420	
156	↓	1100	9C	12	11	8	4	C220	
157	↓	1101	9D	12	11	8	5	C120	
158	↓	1110	9E	12	11	8	6	C0A0	
159	↓	1111	9F	12	11	8	7	C060	
160	1010	0000	A0	11	0	8	1	7020	s t u v w x y z
161	↓	0001	A1	11	0		1	7000	
162	↓	0010	A2	11	0		2	6800	
163	↓	0011	A3	11	0		3	6400	
164	↓	0100	A4	11	0		4	6200	
165	↓	0101	A5	11	0		5	6100	
166	↓	0110	A6	11	0		6	6080	
167	↓	0111	A7	11	0		7	6040	
168	↓	1000	A8	11	0	8		6020	
169	↓	1001	A9	11	0	9		6010	
170	↓	1010	AA	11	0	8	2	6820	
171	↓	1011	AB	11	0	8	3	6420	
172	↓	1100	AC	11	0	8	4	6220	
173	↓	1101	AD	11	0	8	5	6120	
174	↓	1110	AE	11	0	8	6	60A0	
175	↓	1111	AF	11	0	8	7	6060	
176	1011	0000	B0	12	11	0	8	F020	
177	↓	0001	B1	12	11	0	1	F000	
178	↓	0010	B2	12	11	0	2	E800	
179	↓	0011	B3	12	11	0	3	E400	
180	↓	0100	B4	12	11	0	4	E200	
181	↓	0101	B5	12	11	0	5	E100	
182	↓	0110	B6	12	11	0	6	E080	
183	↓	0111	B7	12	11	0	7	E040	
184	↓	1000	B8	12	11	0	8	E020	
185	↓	1001	B9	12	11	0	9	E010	
186	↓	1010	BA	12	11	0	8	E820	
187	↓	1011	BB	12	11	0	8	E420	
188	↓	1100	BC	12	11	0	8	E220	
189	↓	1101	BD	12	11	0	8	E120	
190	↓	1110	BE	12	11	0	8	E0A0	
191	↓	1111	BF	12	11	0	8	E060	

Ref No.	EBCDIC			IBM Card Code					Graphics and Control Names		
	Binary		Hex	Rows							
	0123	4567		12	11	0	9	8		7-1	
192	1100	0000	C0	12		0			A000	(+ zero)	
193	↓	0001	C1	12			1		9000		
194	↓	0010	C2	12				2	8800		
195	↓	0011	C3	12				3	8400		
196	↓	0100	C4	12				4	8200		
197	↓	0101	C5	12				5	8100		
198	↓	0110	C6	12				6	8080		
199	↓	0111	C7	12				7	8040		
200	↓	1000	C8	12			8		8020		
201	↓	1001	C9	12			9		8010		
202	↓	1010	CA	12	0	9	8	2	A830		
203	↓	1011	CB	12	0	9	8	3	A430		
204	↓	1100	CC	12	0	9	8	4	A230		
205	↓	1101	CD	12	0	9	8	5	A130		
206	↓	1110	CE	12	0	9	8	6	A0B0		
207	↓	1111	CF	12	0	9	8	7	A070		
208	1101	0000	D0	11	0				6000	(- zero)	
209	↓	0001	D1	11			1		5000		
210	↓	0010	D2	11				2	4800		
211	↓	0011	D3	11				3	4400		
212	↓	0100	D4	11				4	4200		
213	↓	0101	D5	11				5	4100		
214	↓	0110	D6	11				6	4080		
215	↓	0111	D7	11				7	4040		
216	↓	1000	D8	11			8		4020		
217	↓	1001	D9	11			9		4010		
218	↓	1010	DA	12	11	9	8	2	C830		
219	↓	1011	DB	12	11	9	8	3	C430		
220	↓	1100	DC	12	11	9	8	4	C230		
221	↓	1101	DD	12	11	9	8	5	C130		
222	↓	1110	DE	12	11	9	8	6	C0B0		
223	↓	1111	DF	12	11	9	8	7	C070		
224	1110	0000	E0	11	0	8	2		2820	S T U V W X Y Z	
225	↓	0001	E1	11	0	9	1		7010		
226	↓	0010	E2	11	0		2		2800		
227	↓	0011	E3	11	0		3		2400		
228	↓	0100	E4	11	0		4		2200		
229	↓	0101	E5	11	0		5		2100		
230	↓	0110	E6	11	0		6		2080		
231	↓	0111	E7	11	0		7		2040		
232	↓	1000	E8	11	0	8			2020		
233	↓	1001	E9	11	0	9			2010		
234	↓	1010	EA	11	0	9	8	2	6830		
235	↓	1011	EB	11	0	9	8	3	6430		
236	↓	1100	EC	11	0	9	8	4	6230		
237	↓	1101	ED	11	0	9	8	5	6130		
238	↓	1110	EE	11	0	9	8	6	60B0		
239	↓	1111	EF	11	0	9	8	7	6070		
240	1111	0000	F0			0			2000	0 1 2 3 4 5 6 7 8 9	
241	↓	0001	F1				1		1000		
242	↓	0010	F2					2	0800		
243	↓	0011	F3					3	0400		
244	↓	0100	F4					4	0200		
245	↓	0101	F5					5	0100		
246	↓	0110	F6					6	0080		
247	↓	0111	F7					7	0040		
248	↓	1000	F8				8		0020		
249	↓	1001	F9				9		0010		
250	↓	1010	FA	12	11	0	9	8	2		E830
251	↓	1011	FB	12	11	0	9	8	3		E430
252	↓	1100	FC	12	11	0	9	8	4		E230
253	↓	1101	FD	12	11	0	9	8	5		E130
254	↓	1110	FE	12	11	0	9	8	6		E0B0
255	↓	1111	FF	12	11	0	9	8	7		E070















	.F0	.F1	.F2	.F3	.F4	.F5	.F6	.F7	.F8	.F9	.FA	.FB	.FC	.FD	.FE	.FF
.000	.93750000	.94140625	.94531250	.94921875	.95312500	.95703125	.96093750	.96484375	.96875000	.97265625	.97656250	.98046875	.98437500	.98828125	.99218750	.99609375
.001	.93774414	.94165039	.94555664	.94946289	.95336914	.95727539	.96118164	.96508789	.96899414	.97290039	.97680664	.98071289	.98461914	.98852539	.99243164	.99633789
.002	.93798828	.94189453	.94580078	.94970703	.95361328	.95751953	.96142578	.96533203	.96923828	.97314453	.97705078	.98095703	.98486328	.98876953	.99267578	.99658203
.003	.93823242	.94213867	.94604492	.94995117	.95385742	.95776367	.96166992	.96557617	.96948242	.97338867	.97729492	.98120117	.98510742	.98901367	.99291992	.99682617
.004	.93847656	.94238281	.94628906	.95019531	.95410156	.95800781	.96191406	.96582031	.96972656	.97363281	.97753906	.98144531	.98535156	.98925781	.99316406	.99707031
.005	.93872070	.94262695	.94653320	.95043945	.95434570	.95825195	.96215820	.96606445	.96997070	.97387695	.97778320	.98168945	.98559570	.98950195	.99340820	.99731445
.006	.93896484	.94287109	.94677734	.95068359	.95458984	.95849609	.96240234	.96630859	.97021484	.97412109	.97802734	.98193359	.98583984	.98974609	.99365234	.99755859
.007	.93920898	.94311523	.94702148	.95092773	.95483398	.95874023	.96264648	.96655273	.97045898	.97436523	.97827148	.98217773	.98608398	.98999023	.99389648	.99780273
.008	.93945313	.94335938	.94726563	.95117188	.95507813	.95898438	.96289063	.96679688	.97070313	.97460938	.97851563	.98242188	.98632813	.99023438	.99414063	.99804688
.009	.93969727	.94360352	.94750977	.95141602	.95532227	.95922852	.96313477	.96704102	.97094727	.97485352	.97875977	.98266602	.98657227	.99047852	.99438477	.99829102
.00A	.93994141	.94384766	.94775391	.95166016	.95556641	.95947266	.96337891	.96728516	.97119141	.97509766	.97900391	.98291016	.98681641	.99072266	.99462891	.99853516
.00B	.94018555	.94409180	.94799805	.95190430	.95581055	.95971680	.96362305	.96752930	.97143555	.97534180	.97924805	.98315430	.98706055	.99096680	.99487305	.99877930
.00C	.94042969	.94433594	.94824219	.95214844	.95605469	.95996094	.96386719	.96777344	.97167969	.97558594	.97949219	.98339844	.98730469	.99121094	.99511719	.99902344
.00D	.94067383	.94458008	.94848633	.95239258	.95629883	.96020508	.96411133	.96801758	.97192383	.97583008	.97973633	.98364258	.98754883	.99145508	.99536133	.99926758
.00E	.94091797	.94482422	.94873047	.95263672	.95654297	.96044922	.96435547	.96826172	.97216797	.97607422	.97998047	.98388672	.98779297	.99169922	.99560547	.99951172
.00F	.94116211	.94506836	.94897461	.95288086	.95678711	.96069336	.96459961	.96850586	.97241211	.97631836	.98022461	.98413086	.98803711	.99194336	.99584961	.99975586

- Access mechanism, disk storage, 19
- Access time, disk storage, 20
- ACC (accumulator), 5
- Accumulator, console display panel, 27
- Accumulator extension (EXT), 5
- Accumulator extension, console display panel, 27
- Add (A) instruction, 9
- Add double (AD) instruction, 9
- Add to memory, with MDX instruction, 13
- Addition, 5
- Address bits in instruction, 4
- Address field, IOCC, 14
- Addressing core storage, 2
- Alphabetic, console function light, 28
- Alphabetic mode, console keyboard, 25
- AND instruction, 9, 52
- Arithmetic factor, console display panel, 27
- AFR (Arithmetic Factor register), 5
- Arithmetic functions, 5
- Arithmetic instructions, 9
- Arithmetic tables in number systems, 42
  
- Backspace key, console keyboard, 25
- Binary mode, computer operation in, 43
- Binary number system, 43
- Binary numbers, negative, 2
- Binary numbers, positive, 2
- Binary to decimal conversion, fractions, 48
- Binary to decimal conversion, integers, 47
- Binary to hexadecimal conversion, fractions, 48
- Binary to hexadecimal conversion, integers, 46
- Branch and Store IAR (BSI) instruction, 12
  - CPU-generated in interrupt operation, 15
- Branch instructions, 11
- Branch or Skip on Condition (BSC) instruction, 11
  - Condition codes, 11, 52
  - in interrupt operation, 16
- Busy indicator
  - Console printer, 24
  - Disk storage, 22
  - Keyboard, 25
    - 1134, 36
    - 1055, 36
    - 1132 Carriage, 40
    - 1132 Printer, 40
    - 1442, 34
    - 1627, 39
  
- Capacity, core storage, 2
- Capacity, Disk storage, 19
- Card feeding procedure, 1442, 30
- Card punching procedure, 1442, 32
- Card punching speed, 1442, 30
- Card reading procedure, 1442, 32
- Card reading speed, 1442, 30
- Carriage control tape, 40
  
- Carriage Home indicator, disk storage, 22
- Carry indicator, 5
- CPU time, disk storage, 20
- Changing disk storage cartridge, 20
- Channel interrupt and indicator, 1132, 40
- Character codes
  - Summary, 55
  - 1134, 35
  - 1055, 35
- Clock timer (T), console display panel, 27
- Condition register, console display panel, 27
- Console, 22
  - Display panel, 26
  - Entry switches, 28
  - Function switches and lights, 28
  - Keyboard, 24
  - Printer, 23
- Console display panel, 26
  - Accumulator, 27
  - Accumulator extension, 27
  - Arithmetic factor, 27
  - Clock timer (T), 27
  - Condition register, 27
  - Control functions, 27
  - CE lights, 27
  - Cycle control counter, 27
  - Instruction address, 26
  - Interrupt levels, 27
  - Machine cycle (I, E), 27
  - Mode switch, 28
  - Operation register, 27
  - Operation TAGS, 27
  - Parity indicator, 27
  - Storage address, 26
  - Storage buffer, 27
  - Wait indicator (W), 27
- Console Entry switches (CES), 28
- Console function lights, 28
- Console function switches, 29
- Console keyboard, 24
  - Alphabetic mode, 25
  - Backspace key, 25
  - Console/Keyboard switch, 25
  - Control instruction, 26
  - Data format, 24
  - DSW, 26
  - EOF key, 25
  - Erase Field key, 25
  - Function keys, 25
  - IOCC, 26
  - Interrupt request, 26
  - Interrupt Request Key, 25
  - Interrupts, 26
  - Keyboard Response interrupt, 26
  - Keyboard Select light, 25
  - Mode key, 25

- Numeric mode, 25
- Operating procedure, 25
- Programming, 26
- Read instruction, 26
- Restore key, 25
- Sense Device instruction, 26
- Console/Keyboard indicator, 25, 26, 29
- Console printer, 23
  - Busy indicator, 24
  - Data coding, 23
  - Data format, 23
  - DSW, 24
  - IOCC, 24
  - Interrupt, 24
  - Not Ready indicator, 24
  - Programming, 24
  - Sense Device instruction, 24
  - Write instruction, 24
- Control function, console display panel, 27
- Control instruction
  - Console keyboard, 25
  - Console printer, 24
  - Disk storage, 16
    - 1134, 36
    - 1132, 39
    - 1442, 33
- Conversion, number systems, 46
  - binary to decimal, 47, 48
  - binary to hexadecimal, 46, 48
  - decimal to binary, 46, 48
  - decimal to hexadecimal, 46, 47, 57
  - hexadecimal to binary, 46, 48
  - hexadecimal to decimal, 46, 48, 57
- Core storage
  - Addressing, 2
  - Capacity, 2
  - Memory cycle (time), 2
  - Reserved locations, 2, 51
- CE lights, console display panel, 27
- Cycle Control counter, console display panel, 27
- Cylinder, disk storage, 19
- Data checking, disk storage, 20
- Data coding
  - Console printer, 23
  - 1442, 30
- Data format
  - Console keyboard, 23
  - Console printer, 23
  - Double precision word, 2, 51
  - Negative binary numbers, 2
  - Positive binary numbers, 2
  - Single precision word, 2, 51
- Decimal number system, 3, 42
- Decimal to binary conversion, fractions, 48
- Decimal to binary conversion, integers, 46
- Decimal to hexadecimal conversion, fractions, 47
- Decimal to hexadecimal conversion, integers, 46, 57
- Device field, IOCC, 14
- Device status word (DSW), 16, 52
- Console keyboard, 25
- Console printer, 24
- Disk storage, 16
  - 1134, 37
  - 1055, 37
  - 1132, 40
  - 1442, 34
  - 1627, 39
- Direct addressing, 6
- Disk assembly, 19
- Disk Busy indicator, disk storage, 22
- Disk Not Ready indicator, disk storage, 22
- File Ready, console function light, 28
- Disk storage, 16
  - Access mechanism, 19
  - Access time, 20
  - Capacity, 19
  - Carriage Home indicator, 22
  - CPU time, 20
  - Changing cartridge, 20
  - Control instruction, 21
  - Cylinder, 19
  - Data Check indicator, 22
  - Data checking, 20
  - DSW, 22
  - Disk assembly, 19
  - Disk Busy indicator, 22
  - Disk Not Ready indicator, 22
  - Error correction routines, 22
  - Functional description, 19
  - Initiate read, 21
  - Initiate write, 21
  - IOCC, 21
  - Interrupt, 22
  - Modulo 4 check, 20
  - Operation Complete indicator, 22
  - Operation Complete interrupt, 22
  - Organization of data, 20
  - Programming, 21
  - Programming considerations, 22
  - Read/Write time, 20
  - Read instruction, 21
  - Read-Check instruction, 21
  - Sector, 19
  - Sector count, 22
  - Sense Device instruction, 22
  - Timing, 20
  - Track, 19
- Displacement bits, instruction, 3
- Display core storage (DISP), mode switch, 28
- Divide (D) instruction, 9
- Division, 5
- Double precision word, data format, 2, 51
- Double precision word, value ranges, 4, 51
- Effective address (EA) generation, 6, 52
- EOF key, console keyboard, 25
- Erase Field key, console keyboard, 25
- Error Check indicator
  - Disk storage, 22
  - 1442, 34

- Error correction routines, disk storage, 22
- Exclusive OR instruction, 10, 52
- Execute I/O (XIO) instruction, 14
- EXT (accumulator extension), 5
- External Clock indicator, console display panel, 27
  
- F-bit indicator, console display panel, 27
- F-bit in instruction, 3, 52
- Feed cycle, Console instruction, 1442, 33
- Fixed-point, two's complement notation, 48
- Fractions, conversion, 47
- Format-bit, see F-bit
- Forms Check, console function light, 28
- Forms Check indicator, 1132, 40
- Function code, IOCC, 14, 51
- Function keys, console keyboard, 25
- Function lights, console, 28
- Function switches, console, 28
- Functional characteristics, 1130 System, 2
- Functional description
  - Console keyboard, 24
  - Console printer, 23
  - Disk storage, 16
  - 1134, 35
  - 1055, 35
  - 1132, 39
  - 1442, 30
  - 1627, 37
  
- Hexadecimal number system, 3, 44
- Hexadecimal to binary conversion, fractions, 48
- Hexadecimal to binary conversion, integers, 46
- Hexadecimal to decimal conversion, fractions, 48
- Hexadecimal to decimal conversion, integers, 46, 57
  
- Improper fractions, conversion, 48
- Index registers, 4
- Index registers in EA generation, 6
- Indicators
  - ACC, 5
  - Console display panel, 26
  - Console printer, 23
  - Disk storage, 22
  - 1134, 37
  - 1055, 37
  - 1132, 41
  - 1442, 34
  - 1627, 39
- IA (indirect addressing), 6
- IA bit in instruction, 4
- Initiate Read, disk storage, 21
- Initiate Write, disk storage, 21
- Input/Output Control Command (IOCC), 14
  - Console keyboard, 26
  - Console printer, 24
  - Disk storage, 21
  - Format of, 14, 51
  - 1134, 36
  - 1055, 36
  - 1132, 40
  - 1442, 33
  - 1627, 38
  
- I/O device codes, 14, 51
- I/O instructions
  - interrupt, 15
  - IOCC, 14
  - Execute I/O (XIO), 14
- Input/Output operations, 13
- Instruction
  - Address, console display panel, 26
  - Address bits, 4
  - Codes and execution times, 8, 52
  - Displacement, 3
  - F-bit, 3, 52
  - Formats, 3
  - IA bit, 4
  - Long format
  - OP code, 3
  - Short format, 3, 52
  - TAG bits, 3, 52
- Instruction Address Register (IAR), 5
  - Console display panel, 26
  - in EA generation, 6
- Integers, conversion, 45
- Interrupt, 15
  - BSI, CPU-generated, 15
  - BSC, 16
  - Console keyboard, 26
  - Console printer, 24
  - DSW, 16, 53
  - Disk storage, 22
  - Identification of, 16
  - Indicator, console display panel, 26
  - Level codes, 15, 51
  - Level Status Word (ILSW), 15
  - Nesting, 16
  - Philosophy, 15
  - Program operation, 15
  - Recognition procedure, 17
  - 1134, 37
  - 1055, 37
  - 1132, 40
  - 1442, 33
  - 1627, 39
- Interrupt Level Status Word (ILSW), 15
- Interrupt request, console keyboard, 26
- Interrupt Request key, console keyboard, 25
- Interrupt run (INT RUN), console Mode switch, 28
  
- Keyboard, also see console keyboard
- Keyboard interrupt procedure, CES, 28
- Keyboard Response interrupt, console keyboard, 26
- Keyboard Select, console function light, 28
- Keyboard Select light, console keyboard, 25
  
- Last Card indicator, 1442, 34
- Last card procedure, 1442, 33
- Level-0 interrupts, 1442, 34
- Level-4 interrupt, 1442, 34
- Load ACC (LD) instruction, 7
- Load and Store instructions, 7
- Load core storage (LOAD), console mode switch, 28
- Load Double (LDD) instruction, 7
- Load Index (LDX) instruction, 7

- Load IAR, console function switch, 29
- Load Status (LDS) instruction, 7
- Logical AND (AND) instruction, 9, 52
- Logical Exclusive OR (EOR) instruction, 10, 52
- Logical OR (OR) instruction, 10, 52
- Long instruction, EA generation, 6
- Long instruction format, 4, 52
  
- Machine cycle (I, E), console display panel, 27
- Machine registers, 5
- Manual entry procedure, CES, 28
- Manual start procedure, console keyboard, 25
- Memory cycle (time), core storage, 2
- Mode key, console keyboard, 25
- Mode switch, console display panel, 27
- Modify Index and Skip (MDX) instruction, 13
- Modifier-bit indicators, console display panel, 27
- Modifier codes, 51
- Modifier, IOCC, 14
- Modulo-4 check, disk storage, 19
- Multiplication, 5
- Multiply (M) instruction, 9
  
- Nesting of interrupts, 16
- No-Op with BSC instruction, 12
- No-Op with MDX instruction, 13
- Not Ready indicator
  - Console printer, 24
  - Disk storage, 22
  - 1134, Reader, 37
  - 1055, Punch, 37
  - 1627, 39
- Not Ready or Busy indicator, 1442, 34
- Number concept, number systems, 42
- Number systems, 42
  - Arithmetic tables in, 42
  - Binary, 43
  - Conversion of, 45
  - Decimal, 3, 42
  - Fixed-point and 2's complement notation, 48
  - Hexadecimal, 3, 45
  - Number concept, 42
  - Quinary, 42
- Numeric mode, console keyboard, 25
- Numeric, console function light, 29
  
- Operating characteristics, 1627, 37
- Operating procedures, console keyboard, 25
- Operating procedures, 1442, 30
- Operation (OP) code, in instruction, 3
- Operation Complete indicator, disk storage, 22
- Operation Complete interrupt, disk storage, 22
- Operation Complete interrupt, 1442, 34
- OP (operation) register, 5
- Operation register, console display panel, 27
- Operation TAGS, console display panel, 27
- Operation
  - 1134, 36
  - 1055, 36
  - 1130 System, 7
  - 1132, 42
  - 1627, 38
  
- Organization, disk storage, 18
- Overflow indicator, 5
  
- Paper tape punch, see 1055
- Paper tape reader, see 1134
- Parity Check, console function light, 28
- Parity indicator (P), console display panel, 27
- Parity Run/Stop, console function switch, 29
- Plotter, see 1627 Plotter
- Plotter Response interrupt, 1627, 39
- Powers of two table, 54
- Print Scan Check indicator, 1132, 40
- Printer, see console printer, 1132 printer
- Program Load, console function switch, 29
- Program load, 1134, 35
- Program load procedure, 1442, 32
- Program operation, interrupt, 15
- Program Run (RUN), console mode switch, 28
- Program Stop, console function switch, 29
- Program Stop interrupt, console, 29
- Programming
  - Console keyboard, 26
  - Console printer, 24
  - Disk storage, 21, 22
  - 1134, 36
  - 1055, 36
  - 1132, 40, 41
  - 1442, 33
  - 1627, 38
- Punch Busy indicator, 1055, 37
- Punch Not Ready indicator, 1055, 37
- Punch Response interrupt, 1055, 37
- Punch Response Interrupt, 1442, 34
  
- Quinary number system, 42
  
- Read-Check instruction, disk storage, 21
- Read Emitter instruction, 1132, 40
- Read instruction
  - Console keyboard, 26
  - Disk storage, 21
  - 1134, 36
  - 1442, 33
- Read instruction procedure, CES, 28
- Read Response interrupt, 1442, 34
- Read/Write time, disk storage, 20
- Reader Busy indicator, 1134, 37
- Reader Not Ready indicator, 1134, 37
- Reader Response interrupt, 1134, 37
- File Ready, console function light, 28
- Reference summary, 51
- Registers, 4
- Request interrupt, keyboard, 26
- Reserved locations, core storage, 2, 51
- Reset, console function switch, 29
- Response interrupt
  - Console Printer Service, 24
  - Keyboard, 26
  - 1134 Reader, 37
  - 1055 Punch, 37
  - 1132 Read Emitter, 40
  - 1132 Skip, 40

- 1132 Space, 40
- 1442 Read, 34
- 1442 Punch, 34
- 1627 Plotter, 39
- Restore key, console keyboard, 25
- Run, console function light, 28
- Rotate Right ACC and EXT (RTE) instruction, 11
  
- Sector count, disk storage, 22
- Sector, disk storage, 19
- Sense Device instruction
  - Console keyboard, 26
  - Console printer, 24
  - Disk storage, 22
  - 1134, 37
  - 1055, 37
  - 1132, 41
  - 1442, 33
  - 1627, 39
- Sense Interrupt, XIO instruction, 15
- Shift instructions, 10
- SLC instruction in interrupt identification, 16
- Shift Left ACC (SLA) instruction, 10
- Shift Left ACC and EXT (SLT) instruction, 10
- Shift Left and Count ACC (SLCA) instruction, 11
- Shift Left and Count ACC and EXT (SLC) instruction, 11
- Shift Right ACC (SRA) instruction, 11
- Shift Right ACC and EXT (SRT) instruction, 11
- Short instruction, EA generation, 6
- Short instruction format, 3, 51
- Single instruction (SI), console mode switch, 28
- Single precision word, data format, 2, 51
- Single step (SS), console mode switch, 27
- Single memory cycle, console mode switch, 27
- Space Carriage, Control instruction, 1132, 41
- Special characters, 1132, 39
- Speed
  - Card punching, 1442, 30
  - Card reading, 1442, 30
  - Paper tape punching, 1055, 35
  - Paper tape reading, 1134, 35
- Stacker Select, Control instruction, 1442, 33
- Start Carriage, Control instruction, 1132, 41
- Start Printer, Control instruction, 1132, 40
- Start Punch, Control instruction, 1442, 33
- Start Read, Control instruction, 1442, 33
- Program Start, console function switch, 29
- Stop Carriage, Control instruction, 1132, 41
- Stop Printer, Control instruction, 1132, 40
- Program Stop, console function switch, 29
- Storage address, console display panel, 26
- SAR (storage address register), 5
- Storage buffer, console display panel, 27
- SBR (storage buffer register), 5
- Store ACC (STO) instruction, 7
- Store Double (STD) instruction, 7
- Store Index (STX) instruction, 7
- Store Status (STS) instruction, 7
- Subtract Double (SD) instruction, 9
- Subtract (S) instruction, 9
- Subtraction, 5
  
- TAG (operation tag register), 5
- TAG-Bit indicators, console display panel, 27
- TAG bits, in instruction, 3, 52
- TAG bits in MDX instruction, 13
- TAG bits in Shift instructions, 10
- TAR (temporary accumulator), 5
- Timing, disk storage, 20
- Track, disk storage, 19
- Two's complement, fixed-point notation, 48
  
- Unconditional branch, with
  - BSI instruction, 12
  - BSC instruction, 12
  - LDX instruction, 7
  - MDX instruction, 13
- Undefined OP codes in instructions, 13
- Value ranges, double precision word, 4, 51
- Value ranges, single precision word, 3, 51
  
- Wait instructions, 13
- Wait indicator (W), console display panel, 27
- Write instruction
  - Console printer, 24
  - 1055, 36
  - 1442, 33
  - 1627, 39
  
- 1134 Paper Tape Reader, 35
  - Character code, 35
  - Control instruction, 36
  - DSW, 37
  - Indicators, 37
  - IOCC, 36
  - Interrupt, 37
  - Operation, 36
  - Program load, 35
  - Read instruction, 36
  - Reader Busy indicator, 37
  - Reader Not Ready indicator, 37
  - Reader Response interrupt, 37
  - Sense Device instruction, 37
  - Speed, paper tape reading, 35
  
- 1055 Paper Tape Punch, 35
  - Character code, 35
  - DSW, 37
  - Indicators, 37
  - IOCC, 36
  - Interrupt, 37
  - Operation, 36
  - Punch Busy indicator, 37
  - Punch Not Ready indicator, 37
  - Punch Response interrupt, 37
  - Sense Device instruction, 37
  - Speed, paper tape punching, 36
  - Write instruction, 36
  
- 1132 Printer, 39
  - Control instruction, 40
  - DSW, 40



- Functional description, 39
- Operation, 40
- Programming, 40
- Programming considerations, 41
- Read Emitter instruction, 40
- Sense Device instruction, 41
- Special characters, 39

1442 Card Read-Punch, 30

- Busy indicator, 34
- Card feeding procedure, 30
- Card punching procedure, 32
- Card reading procedure, 32
- Control instruction, 33
- Data coding, 30
- DSW, 34
- Error Check indicator, 34
- Feed Cycle, Control instruction, 33
- Indicators, 34
- IOCC, 33
- Interrupts, 33
- Last Card indicator, 34
- Last card procedure, 33
- Level-0 interrupts, 34
- Level-4 interrupt, 34
- Not Ready or Busy indicator, 34
- Operating procedures, 30

- Operation Complete interrupt, 34
- Program load procedure, 32
- Programming, 33
- Punch Response interrupt, 34
- Read instruction, 33
- Read Response interrupt, 34
- Sense Device instruction, 33
- Speed, card punching, 30
- Speed, card reading, 30
- Stacker Select, Control instruction, 33
- Start Punch, Control instruction, 33
- Start Read, Control instruction, 33
- Write instruction, 33

1627 Plotter, 37

- Busy indicator, 38
- Control codes, 38
- DSW, 39
- Indicators, 39
- IOCC, 38
- Interrupt, 39
- Not Ready indicator, 39
- Operating characteristics, 37
- Operation, 38
- Plotter Response interrupt, 39
- Programming, 38
- Sense Device instruction, 39
- Write instruction, 39



International Business Machines Corporation  
Data Processing Division  
112 East Post Road, White Plains, New York

## READER'S COMMENT FORM

IBM 1130 Functional Characteristics

A26-5881-1

- Your comments, accompanied by answers to the following questions, help us produce better publications for your use. If your answer to a question is "No" or requires qualification, please explain in the space provided below. All comments will be handled on a non-confidential basis.

- |                                                                      | Yes                                                   | No                       |
|----------------------------------------------------------------------|-------------------------------------------------------|--------------------------|
| • Does this publication meet your needs?                             | <input type="checkbox"/>                              | <input type="checkbox"/> |
| • Did you find the material:                                         |                                                       |                          |
| Easy to read and understand?                                         | <input type="checkbox"/>                              | <input type="checkbox"/> |
| Organized for convenient use?                                        | <input type="checkbox"/>                              | <input type="checkbox"/> |
| Complete?                                                            | <input type="checkbox"/>                              | <input type="checkbox"/> |
| Well illustrated?                                                    | <input type="checkbox"/>                              | <input type="checkbox"/> |
| Written for your technical level?                                    | <input type="checkbox"/>                              | <input type="checkbox"/> |
| • What is your occupation? _____                                     |                                                       |                          |
| • How do you use this publication?                                   |                                                       |                          |
| As an introduction to the subject? <input type="checkbox"/>          | As an instructor in a class? <input type="checkbox"/> |                          |
| For advanced knowledge of the subject? <input type="checkbox"/>      | As a student in a class? <input type="checkbox"/>     |                          |
| For information about operating procedures? <input type="checkbox"/> | As a reference manual? <input type="checkbox"/>       |                          |

Other \_\_\_\_\_

- Please give specific page and line references with your comments when appropriate. If you wish a reply, be sure to include your name and address.

### COMMENTS


- Thank you for your cooperation. No postage necessary if mailed in the U.S.A.

FOLD

FOLD

FIRST CLASS  
PERMIT NO. 2078  
SAN JOSE, CALIF.

**BUSINESS REPLY MAIL**  
NO POSTAGE STAMP NECESSARY IF MAILED IN U. S. A.



POSTAGE WILL BE PAID BY  
IBM CORPORATION  
MONTEREY & COTTLE RDS.  
SAN JOSE, CALIFORNIA  
95114

ATTN: PRODUCT PUBLICATIONS DEPT. 455

FOLD

FOLD

IBM 1130 Printed in U.S.A. A26-5881-1



International Business Machines Corporation  
Data Processing Division  
112 East Post Road, White Plains, N. Y. 10601