# 1615A LOGIC ANALYZER







#### OPERATING AND SERVICE MANUAL

# MODEL 1615A LOGIC ANALYZER

#### **SERIAL NUMBERS**

This manual applies directly to instruments with serial numbers prefixed 1937A.

With changes described in Section VII, this manual also applies to instruments with serial numbers prefixed 1742A through 1922A.

For additional information about serial numbers, see INSTRUMENTS COVERED BY THIS MANUAL in Section I.

© COPYRIGHT HEWLETT-PACKARD COMPANY/COLORADO SPRINGS DIVISION 1979 1900 GARDEN OF THE GODS ROAD, COLORADO SPRINGS, COLORADO, U.S.A.

ALL RIGHTS RESERVED

Manual Part Number 01615-90904 Microfiche Part Number 01615-90804 Model 1615A Table of Contents

### **TABLE OF CONTENTS**

Sect	ion		Page	Sect	ion	F	age
I	GENE	RAL INFORMATION	1-1		3-40	8-bit Asynchronous Timing	
						Diagrams Capture and Display	3-8
	1-1.	Introduction	1-1		3-41.	Asynchronous Triggering	3-8
	1-3.	Specifications	1-1		3-43.	On Not Triggering	3-8
	1-5.	Instruments Covered by this			3-45.	8-bit Trace Delays	3-9
		Manual	1-1		3-46.	Relative Time Measurements	3-9
	1-10.	Description			3-48.	Positive/Negative Time on	
	1-13.	Modes of Operation				Timing Diagram	3-9
	1-15.	24-bit State Mode			3-49.	Trace List/Timing Diagram	
	1-17.	8-bit Timing Mode			J	<del>_</del>	3-10
	1-21.	16-bit and 8-bit Mode			3-50.		3-10
	1-21.	Accessories Supplied			3-55.	Simultaneous Synchronous/	5 10
					J-JJ.		3-16
	1-27.	Recommended Test Equipment	1-2		9 50	· ·	
**	TATOM	ATT AMION	0.1		3-58.		3-16
II	INSTA	ALLATION	. 2-1		3-59.		3-16
					3-61.		3-17
	2-1.	Introduction			3-64.		3-19
	2-3.	Initial Inspection	2-1		3-66.		3-19
	2-5.	Preparation for Use			3 <b>-68</b> .	•	3-19
	2 <b>-</b> 6.	Power Requirements	. 2-1		3-70.	•	3-19
	2-8.	Line Voltage Selection	2-1		3-73.	Data Acquisition Self Test	3-20
	2-10.	Power Cords and Receptacles	2-1		3-79.	DSA Test Loops	3-20
	2-12.	Repacking for Shipment	2-1		3-81.	Data Acquisition DSA	
						Measurements Clock	3-20
III	OPER	ATION	3-1		3-82.	Display DSA Measurements	3-20
	3-1.	Introduction	3-1				
	3-3.	Panel Features	3-1				
	3-5.	Operating Information		IV	PERF	ORMANCE TESTS	4-]
	3-7.	State Analyzer		- '			
	3-9.	Timing Analyzer			4-1.	Introduction	4-]
	3-10.	Synchronous vs Asynchronous	. 01		4-3.	Equipment Required	4-1
	<i>5</i> -10.	Operation	3-1		4-5.	Test Connector	4-]
	0 11				4-7.	Test Record	4-1
	3-11.	Synchronous Analysis					
	3-12.	Asynchronous Analysis			4-9.	Operation Verification	4-]
	3-15.	The Menu Concept			4-11.	Specifications Tests	<b>4</b> -1
	3-17.	Operating Procedures			4-13.	Clock, Qualifier, and Data	
	3-18.	Instrument Connections				Inputs Test	4-2
	3-24.	Instrument Turn On	. 3-3		4-14.	Asynchronous Operation Test	4-5
	3-27.	24-bit Synchronous State			4-15.	Trigger Outputs (Rear Panel)	
		Measurements	. 3-4			Test	4-8
	3-29.	Synchronous State Capture and					
		Display	. 3-4				
	3-30.	Separating Address and Data	. 3-4				
	3-31.	Delay Applications		V	ADJU	JSTMENTS	5-1
	3-33.	Clock Qualifier Applications					
	3-35.	Activity Preceeding a Known			5-1.	Introduction	5-3
	5 50.	Event	. 3-4		5 <sub>-</sub> 3.	Equipment Required	5-3
	3-36.	Application for Trace Trigger	. 0~1		5-5.	Preadjustment Procedures	5-1
	ა-ან.		9 =		5-6.	5-volt Power Supply Adjustments .	5-1
	0.07	Events	. 3-5				5-2
	3-37.	Displaying a Particular Pass	0.5		5-7.	Display Adjustment	
	0.65	Through a Loop	. 3-5		5-9.	Display Adjustment	5-2
	3-38.	8-bit Asynchronous Timing			5-10.	Timing Adjustments	5-3
		Measurements	. 3-8		5-12.	Filter Width Adjustment	D-4

# TABLE OF CONTENTS (Cont'd)

Section		Page	Section			Page	
VI	REPL	ACEABLE PARTS	6-1	8-	46.	16-bit Data-acquisition Section	
						Block Diagram Discussion	8-21
	6-1.	Introduction	6-1	8-	51.	8-bit Data-acquisition Section	
	6-4.	Ordering Information	6-1			Block Diagram Discussion	8-22
	6-7.	Direct Mail Order System	6-1	8-	58.	Display Section Block	
T 7 T T	MANUAL GITANGEG					Diagram Discussion	8-23
VII	MANU	JAL CHANGES	7-1		60. 62.	Alphanumeric/Time Switch Alphanumeric Character	8-23
	7-1.	Introduction	7-1			Generator	8-23
	7-3.	Manual Changes	7-1	8-	64.	Dot and Retrace Counters	8-23
				8-	<b>6</b> 5.	Line Counters	8-23
				8-	66.	Character Counter	8-23
VIII	SERV	ICE	8-1	8-	67.	Address 2:1 Selector	8-23
				8-	<b>6</b> 8.	Display RAM	8-23
	8-1.	Introduction	8-1	8-	69.	Microprocessor Latch	8-23
	8-3.	Troubleshooting with Status		8-	70.	Character Code Latch	8-23
		Codes	8-1	8-	71.	Character Generator ROM	8-23
	8-8.	Troubleshooting with Self Test		8-	72.	Shift Register	8-23
		of Data-Acquisition Hardware	8-2	8-	73.	Blanking and Special Effects	
	8-15.	Troubleshooting with Signature				Gating	8-23
		Analysis	8-4	8-	74.	Timing Diagram Generator	
	8-16.	General Signature Analysis	8-4			Section	8-23
	8-18.	Signature Analysis Test Setups	8-4	8-	75.	First Word Position	
	8-19.	DSA Setup A				Counter	8-23
	8-21.	DSA Setup B	8-4	8-	76.	Memory Address Counter	8-23
	8-23.	DSA Setup C	8-4	8-	77.	8-bit Data Memory	8-23
	8-25.	DSA Setup D		8-	78.	8-bit Glitch Memory	8-24
	8-27.	Troubleshooting an Incoherent		8-	<b>79</b> .	1 of 8 Data and Glitch	
		Display	8-4			Selectors	8-24
	8-29.	Troubleshooting No Display		8-	80.	2-bit Shift Register	8-24
	8-31.	Shock Hazard Modification	8-5	8-	81.	Timing Diagram Display ROM.	8-24
	8-33.	Assembly A8 Interconnections		8-	82.	X1/X10 Selector	8-24
	8-36.	Mnemonics	8-5		83.	Clock and Timing Control	8-24
	8-38.	Discussion of 1615A Basic		8-	84.	Channel Selector RAM	8-24
		Block Diagram	8-19	8-	85.	Expand Indicator Blocks	8-24
	8-40.	Control Section	8-19	8-	86.	Trigger Marker	8-24
	8-41.	Data Acquisition	8-19	8-	87.	Graticule Counter	8-24
	8-42.	Display Section	8-19	8-	88.	Video Gating	8-24
	8-43.	Control Section Block Diagram	8-20	8-	89.	Display Driver	8-24
		LIST C	F ILLU	JSTRATI	ON	S	
Figu	re	Title	Page	Figure		Title	Page
2-1.	Pow	ver Cord Configurations	2-1	3-7.	24.1	bit Format Specification Menu	. 3-6
	20	or cora comigarations	- 1	3-7. 3-8.		bit Trace Specification Menu	
3-1.	One	rating Controls, Indicators,		3-9.		ace List Display	
J 1.		nd Connectors	3-0	3-3. 3-10.		ynchronous Triggering Example	
3-2.		chronous Operation	3-0 3-1	3-10. 3-11.		ltiple Trigger Words	
3-3.		nchronous Operation		3-11. 3-12.		it Trace Delays	
3-4.	Prol	be Cable Installation	3-2	3-12. 3-13.		ative Time Measurements	
3- <del>4</del> . 3-5.		vity Preceding a Known	<b>⊍</b> -0	3-13. 3-14.		arranged Channel Sequence	. 0-3
٠.		vent	3-4	0-14.		Displays	. 3-9
3-6.		ving a Particular Pass	0-4	3-15.	Pos	sitive/Negative Time	. 0-9
٠.		arough a Loop	3-5	0 10.		Displays	3-10
	- 1		5.5		-		0.10

# LIST OF ILLUSTRATIONS (Cont'd)

Figure	Title	Page	Figure	Title	Pag
3-16.	Trace List/Timing Diagram		5-4.	Filter Width Adjustment Test Setup	5-4
	Conversion	3-10	5-5.	Filter Width Adjustment Waveform	5-5
3-17.	Single Glitch Detection and		<b>5-6</b> .	Adjustment Locations, Top View	5-5
0 1 1 1	Display	3-10	5-7.	Adjustment Locations, Display	
3-18.	Multiple Glitch Detection and			Assembly A13	5-5
	Display	3-11	5-8.	Timing Adjustment Locations,	
3-19.	Glitch Detection and Data Transition Display	3-11		Assembly A2	5-5
3-20.	Trigger on Combined Pattern and		6-1.	1615A Front Portion Exploded View	6-0
o <b>2</b> 0.	Glitch	3-12	6-2.	1615A Rear Portion Exploded View	6-0
3-21.	8-bit Format Specification Menu	3-12	6-3.	1615A Frame Exploded View	6-2
3-22.	8-bit Trace Specification Menu	3-13	0-0.	Total Trame Exploded View	0-2
3-22. 3-23.	Timing Diagram Display	3-15			
3-23. 3-24.	16 BIT TRIGGERS 8 BIT Mode		0.1	M 41 Th - 3 A 11 A0	
3-24. 3-25.	16 BIT ARMS 8 BIT Mode	3-16	8-1.	Mother Board Assembly A8	0.0
		3-17	0.0	Interconnections	
3-26.	16-bit & 8-bit Format	0.10	8-2.	1615A Basic Block Diagram	8-19
	Specification Menu	3-18	8-3.	1615A Control Section Block	
3-27.	16-bit & 8-bit Trace			Diagram	8-20
	Specification Menu	3-18	8-4.	16-bit Data-acquisition Block	
				Diagram	8-21
4-1.	50-ohm Test Connector	4-1	8-5.	8-bit Data-acquisition Block	
4-2.	Clock, Qualifier, and Data Inputs			Diagram	8-22
	Test Setup	4-2	8-6.	Display Section Block Diagram	8-25
<b>4-</b> 3.	Clock, Qualifier, and Data Inputs		8-7.	Mother Board Assembly A8,	
	Test Waveform	4-3	· · ·	Parts Identification	8-26
4-4.	Format Specification for Clock,	• •	8-8.	Mother Board (A8) Schematic	8-27
1 1.	Qualifier, and Data Inputs Tests	4-3	8-9.	Low Voltage Power Supply Assembly	0-21
4-5.	Trace Specification for Clock,	4-0	0-9.		0 00
4-0.	Qualifier, and Data Inputs Tests	4-3	0.10	A7, Parts Identification	8-28
1 C		4-5	8-10.	Low Voltage Power Supply (A7)	0.00
<b>4-6</b> .	Minimum Input Voltage Swing	4.4	0.44	Schematic	8-29
4.77	Test Waveforms	4-4	8-11.	Model 1615A Waveforms	8-30
4-7.	Asynchronous Specification	4.5	8-12.	Block Diagram of 1615A Display	
	Test Setup	4-5		Section for Schematic 3	8-31
4-8.	Asynchronous Operation Test		8-13.	Display Driver Assembly A13,	
	Waveform	4-6		Parts Identification	8-32
<b>4-</b> 9.	Asynchronous Tests Format		8-14.	Display Driver (A13) Schematic	8-33
	Specification Menu	4-6	8-15.	Block Diagram, 16-bit Data-acquisition	
4-10.	Asynchronous Tests Trace			Section for Schematic 4A	8-34
	Specification Menu	4-6	8-16.	State Data-acquisition Assembly A1,	
4-11.	External Trigger Test Trace			Parts Identification	8-36
`	Specification Menu	4-7	8-17.	State Data Probe Inputs	
4-12.	Trigger/Trace Point Outputs		0 - 11	(P/O A1) Schematic	8-37
	Test Setup	4-8	8-18.	Block Diagram, 16-bit Data-acquisition	00.
4-13.	Trigger/Trace Point Outputs Format		0 10.	Section for Schematic 4B	8-38
	Specification	4-9	8-19.	Qualifier Multiplexer (P/O A1)	0-00
4-14.	Trigger/Trace Point Outputs		0-13.	Schematic	8-41
1 1 1.	Test Waveform	4-9	8-20.		0-41
	rest wavelorm	1.0	0-20.	Block Diagram, 16-bit Data-acquisition	0.40
	m: : a a a		0.01	Section for Schematic 4C	8-42
5-1.	Timing Generator Clock Strobe	<b>.</b> .	8-21.	State Memory and Address Counter	
	Waveforms	5-3		(P/O A1) Schematic	8-45
5-2.	Format Specification for Filter		8-22.	Probe Threshold/Input Assembly A9,	
	Width Adjustment	5-4		Parts Identification	8-46
5-3.	Trace Specification for Filter		8-23.	Probe Thresholds (A9 and P/O A1)	
	Width Adjustment	5-4		Schematic	8-47

## LIST OF ILLUSTRATIONS (Cont'd)

Figure	Title	Page	Figure	Title	Page
8-24.	Block Diagram, 8-bit Data-acquisition Section for Schematic 5A	8-48	8-44.	Trigger and Delay (P/O A2) Schematic	8-77
8-25.	Block Diagram, 16-bit Data-acquisition Section for Schematic 5A	8-49	8-45.	Block Diagram, 8-bit Data-acquisition Section for Schematic 7C	8-78
8-26.	Timing Data-acquisition Assembly A4, Parts Identification	8-50	8-46.	Trigger and Clock, Microprocessor Interface (P/O A2) Schematic	8-81
8-27.	Timing Data-acquisition (P/O A4) Schematic	8-51	8-47.	Block Diagram, Control Section for Schematic 8A	8-82
8-28.	Block Diagram, 8-bit Data-acquisition Section for Schematic 5B	8-52	8-48.	Microprocessor and ROM Assembly A5, Parts Identification	8-90
8-29.	Glitch Detectors 0 Through 3 and Control (P/O A4) Schematic	8-55	8-49.	Microprocessor and ROM (P/O A5) Schematic	8-91
8-30.	Block Diagram, 8-bit Data-acquisition Section for Schematic 5C	8-56	8-50.	Block Diagram, Display Section for Schematic 8B	8-92
8-31.	Glitch Detectors 4 through 7 (P/O A4) Schematic	8-57	8-51.	Block Diagram, Control Section for Schematic 8B	8-93
8-32.	Block Diagram, 8-bit Data-acquisition Section for Schematic 6A	8-59	8-52.	Keyboard Pulse and Display Information Generators (P/O A5) Schematic	
8-33.	Block Diagram, Display Section for Schematic 6A	8-60	8-53.	Block Diagram, Control Section for Schematic 9	8-100
8-34.	Memory Assembly A3, Parts Identification	8-62	8-54.	Keyboard Assembly A10, Parts Identification	8-100
8-35.	Timing Memory and Address Counters (P/O A3) Schematic	8-63	8-55. 8-56.	Keyboard A10 Schematic	8-100
8-36.	Block Diagram, 8-bit Data-acquisition	8-64			8-103
8-37.	Section for Schematic 6B	8-67	8-57.		8-104
8-38.	Block Diagram, 16-bit Data-acquisition Section for Schematic 7A	8-69	8-58.		8-105
8-39.	Block Diagram, 8-bit Data-acquisition Section for Schematic 7A	8-70	8-59.	Block Diagram, Display Section for Schematic 10B	8-106
8-40.	Block Diagram, Control Section for Schematic 7A	8-71	8-60.	Block Diagram, Control Section for Schematic 10B	8-108
8-41.	Trigger and Clock Assembly A2, Parts Identification		8-61.	Microprocessor RAM and Alphanumeric Generator (P/O A6) Schematic	8-109
8-42. 8-43.	Clocks (P/O A2) Schematic	8-73	8-62.	Block Diagram, Display Section for Schematic 10C	8-110
	Section for Schematic 7B	8-74	8-63.	Timing and Video Logic (P/O A6)	8-113

#### **LIST OF TABLES**

Table	Title	Page	Table	Title	Page
1-1.	Specifications	1-2	6-2.	List of Manufacturer's Codes	6-22
1-2.	Supplemental Characteristics	1-3	7-1.	Manual Changes	7-1
1-3.	Recommended Test Equipment	1-3	8-1.	1615A Schematics	
			8-2.	Self Test of Data-acquisition	
	Performance Test Record	4-11		Hardware	8-2
6-1.	Replaceable Parts	6-3	8-3.	1615A Mnemonics	8-11

Model 1615A General Information

#### **SECTION I**

#### **GENERAL INFORMATION**

#### 1-1. INTRODUCTION.

1-2. This Operating and Service Manual contains information required to install, operate, test, and service the Hewlett-Packard Model 1615A Logic Analyzer.

#### 1-3. SPECIFICATIONS.

1-4. Instrument specifications are listed in table 1-1. These specifications are the performance standards or limits against which the instrument is tested. Table 1-2 lists supplemental characteristics, not specifications but typical characteristics included as additional information for the user.

# 1-5. INSTRUMENTS COVERED BY THIS MANUAL.

- 1-6. Attached to the instrument is a serial number tag. The serial number is in the form: 0000A00000. It is in two parts; the first four digits and the letter are the serial prefix and the last five digits are the suffix. The prefix is the same for all identical instruments. The suffix, however, is assigned sequentially and is different for each instrument. The contents of this manual apply to instruments with the serial number prefix(es) listed under SERIAL NUMBERS on the title page.
- 1-7. An instrument manufactured after the printing of this manual may have a serial number prefix that is not listed on the title page. This unlisted serial number prefix indicates the instrument is different from those described in this manual. The manual for this newer instrument is accompanied by a Manual Changes supplement. This supplement contains "change information" that explains how to adapt the manual to the newer instrument.
- 1-8. In addition to change data, the supplement contains information for correcting errors in the manual. To keep this manual as current and accurate as possible, Hewlett-Packard recommends that you periodically request the latest Manual Changes supplement. The supplement for this manual is identified with the manual print date and part number, both of which appear on the manual title page. Complimentary copies of the supplement are available from Hewlett-Packard.
- 1-9. For information concerning a serial number prefix that is not listed on the title page or in the Manual Change supplement, contact your nearest Hewlett-Packard Office.

#### 1-10. DESCRIPTION.

- 1-11. The Hewlett-Packard Model 1615A Logic Analyzer offers asynchronous timing diagram measurements and synchronous state measurements for use in the design and troubleshooting of digital systems. Powerful triggering capability, six clock qualifiers, sophisticated delay, occurrence counting, and 256 words of memory assure that the desired timing and state information will be captured.
- 1-12. Measurement setups are simplified with a menu system which reduces the number and complexity of front panel keys. With the format specification menu, you select the desired mode of operation: timing, state, or simultaneous dual-mode operation. The corresponding trace specification menus then allow you to enter the desired triggering and data parameters.

#### 1-13. MODES OF OPERATION.

1-14. The 1615A offers three basic operating modes: 24-bit state, 8-bit timing, and simultaneous 16-bit state with 8-bit timing. The purpose and use of each of these three modes is described in the following paragraphs.

#### 1-15. 24-BIT STATE MODE.

1-16. In this mode, 256 words of parallel, synchronous data up to 24 bits wide can be accumulated into memory. The bits can be grouped by keyboard selection, and the display of data from each group can be individually read out in either binary, octal, decimal, or hexidecimal formats. Any pattern of the 24 inputs can be established as the trigger point. Part of the trigger pattern can be "don't cares" to establish a range of triggers.

#### 1-17. 8-BIT TIMING MODE.

- 1-18. In this mode, asynchronous data is clocked into memory. The clock rate for data acquisition can be selected in a 1, 2.5, 5 sequence from 50 ns to 500 ms per clock period. On the timing diagram, the clock period is displayed on screen along with the related horizontal time scale. The time between any two samples in memory is displayed in a direct readout on the CRT.
- 1-19. The eight lines on pod 1 are the only active lines in the eight-bit timing mode. The displayed channels can be ordered in any arrangement by keyboard selection. The memory in this mode is eight bits wide, 256 words deep. Glitches are displayed as bright vertical bars along each separate channel.

General Information Model 1615A

1-20. The trigger point is shown by a set of short, vertical lines from top to bottom on the display. Up to three ORed patterns of the 8 bits (along with don't cares) can be established as the trigger requirement, or the Boolean NOT of a particular pattern can be selected (this allows triggering on a fault in a status word). Since the trigger pattern is truly asynchronous, transient states can provide false triggers. To avoid triggering on a false pattern, the duration of the trigger pattern is selectable between 15 ns and 2000 ns. Glitch occurrences on any input line may be added to the trigger requirements. An external trigger line can also be connected through the clock pod. Either time delay or external clock delay can be added to the trigger specification, if desired.

#### 1-21. 16-BIT AND 8-BIT MODE.

1-22. In this mode, eight bits of asynchronous timing data is captured at the same time that 16 bits of synchronous state data is captured. The logic analyzer can capture timing sequences that occur before or after a particular state, or state sequences occurring before or after a timing event. This measurement allows correlation of activity on control lines, address decoder outputs, and asynchronous I/O structures with specific states in program flow.

1-23. Four instrument triggering arrangements are available in the 16-bit and 8-bit mode of operation: 16 bit arms or triggers 8 bit, and 8 bit arms or triggers 16 bit. If 8 bit triggers 16 bit is selected, the 1615A captures data as soon as the asynchronous event is recognized. This enables observation of state information related to a timing event such as an interrupt or glitch. By selecting 8 bit arms 16 bit, the 1615A will capture data at a specific point in program flow, but only after a particular asynchronous event has occurred, such as a service request.

1-24. The 16 bit arms or triggers 8 bit specification allows the capture and display of timing information related to a particular point in program flow. This can be used to look at the conditions of lines on an input port for a short time prior to reading the port to ensure that data is valid. By using the end-display mode, the timing information can be captured prior to the reading of the port.

#### 1-25. ACCESSORIES SUPPLIED.

1-26. The following accessories are supplied with the 1615A:

Four 8-bit probes (HP Model 10248B) with leads and tips (three for data, one for clock, qualifiers, and external trigger)

One 2.3 m (7.5 ft) power cord (refer to Section II)

One extender board (HP Part No. 01615-66512) installed inside 1615A instrument.

One Operating and Service Manual

#### 1-27. RECOMMENDED TEST EQUIPMENT.

1-28. Equipment required to maintain the Model 1615A is listed in table 1-3. Other equipment may be substituted if it meets or exceeds the critical specifications listed in the table.

Table 1-1. Specifications

#### **CLOCK, QUALIFIER, AND DATA INPUTS**

REPETITION RATE: to 20 MHz.

INPUT RC:  $50 \text{ k}\Omega$  shunted by  $\leq 14 \text{ pF}$  at the probe tip. INPUT THRESHOLD: TTL, fixed at approx 1.5 V; variable  $\pm 10 \text{ Vdc}$ .

**MAXIMUM INPUT:** 15 V to 15 V.

MINIMUM INPUT

**Swing:** 0.6 V.

Clock Pulse Width: 20 ns at threshold level.

**Setup time:** time data must be present prior to clock transition 20 ns.

**Hold Time:** time data must be present after clock transition, zero.

#### **ASYNCHRONOUS OPERATION**

**SAMPLE RATE:** 2 Hz to 20 MHz. **DATA SKEW:** 9 ns maximum.

MINIMUM DETECTABLE GLITCH: 5 ns width and exceeding threshold by 30% of ac swing or 250 mV, whichever is greater.

**GLITCH TRIGGER:** on any selected channel(s), if a glitch is captured, the glitch is AND'd with the asynchronous pattern trigger.

**EXTERNAL TRIGGER PULSE WIDTH:** 5 ns minimum with 30% peak overdrive or 250 mV whichever is greater.

**PATTERN TRIGGER:** any 8-bit pattern. Trigger duration required is selectable 15, 50, 100, 200, 500, 1000, or 2000 ns ±15 ns or 15% whichever is greater.

# TRIGGER OUTPUTS (Rear Panel)

**16/24 BIT TRIGGER OUTPUT** 

**Level:** high,  $\geq 2$  V into  $50\Omega$ ; low,  $\leq 0.4$  V into  $50\Omega$ .

Pulse Duration: approx 25 ns.

Delay from Input Clock: approx 85 ns.

#### **16/24 BIT TRACE POINT OUTPUT**

Level: high,  $\ge 2$  V into  $50\Omega$ ; low,  $\le 0.4$  V into  $50\Omega$ . Pulse Duration: starts at beginning of trace and ends at the trigger point (pattern trigger plus delay).

Delay from Input Clock: approx 85 ns.

#### **8 BIT PATTERN OUTPUT**

**Level:** high,  $\geq 2$  V into  $50\Omega$ ; low,  $\leq 0.4$  V into  $50\Omega$ .

Pulse Duration: pattern duration minus asynchronous trigger duration width.

**Delay from Pattern at Probe:** approx 75 ns plus asynchronous trigger duration width.

#### **GENERAL**

MEMORY DEPTH: 256 data transactions (in timing display mode, 249 samples are displayed).

Table 1-2. Supplemental Characteristics

#### **SELECTABLE DELAYS**

**SYNCHRONOUS TRIGGER DELAY:** to 999 999 clocks. **SYNCHRONOUS TRIGGER OCCURRENCES: to 999** 

ASYNCHRONOUS TIME DELAY: to 1 048 575 times sample period.

#### **POWER**

100, 120, 220, 240 Vac; -10% to +5%; 48 to 66 Hz; 230 VA max.

#### **DIMENSIONS**

see outline drawing.


#### **OPERATING ENVIRONMENT**

TEMPERATURE: 0°C to 55°C.

**HUMIDITY:** up to 95% relative humidity at +40°C.

**ALTITUDE:** to 4600 m (15 000 ft).

**VIBRATION:** vibrated in three planes for 15 min. each with 0.3 mm (0.015 in) excursions, 10 to 55 Hz.



#### **WEIGHT**

**NET:** 19.1 kg (42 lb). **SHIPPING:** 23.6 kg (52 lb).

#### **ACCESSORIES SUPPLIED**

four 8-bit Model 10248B probes with probe leads and tips (three for data and one for clock, qualifiers, and external trigger) one 2.3 m (7.5 ft) power cord, one operating and service manual.




Table 1-3. Recommended Test Equipment

Instrument	Critical Specification	Recommended Model	Use*
Pulse Generators (2)	External trigger dc to 50 MHz, variable >10 ns pulse width	HP 8013B	Р
5-ns Pulse Generator	5-ns pulse width, 30-ns pulse period, TTL levels	HP 8007B	P
Multimeter	±1000 Vdc range, 0.1% accuracy	HP 3465A	P,T
Oscilloscope	275 MHz BW, dual channel	HP 1725A	P,A,T
Logic State Analyzer	Pattern recognition and state display	HP 1611A Option 080	Т
Logic Pulser	Pulse logic circuits	HP 10526T	Т

Table 1-3. Recommended Test Equipment (Cont'd)

Instrument	Critical Specification	Recommended Model	Use*
Logic Probe	Monitor digital IC's	HP 10525T	Т
BNC-to-alligator Clip Adapters (3)		HP Part No. 8120-1292	P
BNC Tee Connectors (2)		HP Part No. 1250-0781	P
Current Tracer		HP 547A	Т
Logic Signature Analyzer	No Substitute	HP 5004A or ET 9254	Т
LCR Meter	Capacitance, 0 to 25 pF	HP 4332A	P

Model 1615A Installation

#### **SECTION II**

#### INSTALLATION

#### 2-1. INTRODUCTION.

2-2. This section contains information and instructions for installing the Model 1615A. Included are initial inspection procedures, power and grounding requirements, and instructions for repacking for shipment.

#### 2-3. INITIAL INSPECTION.

2-4. Inspect the shipping container for damage. If the shipping container or cushioning material is damaged, it should be kept until contents of the shipment have been checked for completeness and the instrument has been checked mechanically and electrically. Procedures for checking electrical performance are given in Section IV. If the contents are incomplete, if there is mechanical damage or defect, or if the instrument does not pass the performance tests, notify the nearest Hewlett-Packard Office. If the shipping container is damaged, or the cushioning material shows signs of stress, notify the carrier as well as the Hewlett-Packard Office. Keep the shipping materials for carrier's inspection. The HP office will arrange for repair or replacement at HP option without waiting for claim settlement.

#### 2-5. PREPARATION FOR USE.

#### 2-6. POWER REQUIREMENTS.

2-7. The 1615A requires a power source of 100, 120, 220, or 240 Vac; -10%, +5%; single-phase; 48 to 66 Hz; 230 VA maximum.

# CAUTION

The instrument may be damaged if the LINE switch pair on the rear panel is not set to match the input voltage in use.

#### 2-8. LINE VOLTAGE SELECTION.

- 2-9. The LINE switch pair on the rear panel selects either 100-, 120-, 220-, or 240-volt operation. To check or change the position of the LINE switch pair, proceed as follows:
  - a. Remove input power cord (if connected).

- b. For 100-volt or 120-volt operation, set the LINE switch pair to 100 V or 120 V respectively. Then install the 4-ampere fuse for F1 (located beside the line power connector).
- c. For 220-volt or 240-volt operation, set the LINE switch pair to 220 V or 240 V as applicable and install a 2-ampere fuse for F1 (located beside the line power connector).
  - d. Reconnect power cord.

#### 2-10. POWER CORDS AND RECEPTACLES.

2-11. Figure 2-1 illustrates the standard configurations used for HP power cords. The HP part number directly above each drawing is the part number for an instrument power cord equipped with a connector of that configuration. If the appropriate power cord is not included with the instrument, notify the nearest HP Sales/Service Office and a replacement cord will be provided.





Figure 2-1. Power Cord Configurations

#### 2-12. REPACKING FOR SHIPMENT.

- 2-13. If the instrument is to be shipped to a Hewlett-Packard Sales/Service Office for service or repair, attach a tag showing owner (with address), complete instrument serial number, and a description of the service required.
- 2-14. Use the original shipping carton and packing material. If the original packing material is not available, the Hewlett-Packard Sales/Service Office will provide information and recommendations on materials to be used.




#### **DISPLAY GROUP**

- **1 FORMAT SPECIFICATION.** Calls up a menu which allows you to select the operating mode, clock slope, logic polarity, and number base parameters. It also permits arranging up to 24 input channels into labelled groups.
- 2 TRACE SPECIFICATION. Calls up a display menu in which you can specify trigger requirements, position of the trigger relative to captured data within the memory, and the clock parameters.
- 3 LIST. Calls up a display window of 15 lines of the data captured in the 256-line memory.
- 4 TIMING DIAG. Calls up a timing diagram of up to eight lines of the 256-bit memories. This mode permits precise time measurements between points on the traces. The trigger point is displayed as a set of short vertical bars. Glitch occurrences are captured in a separate memory and displayed as bright vertical bars on the individual traces. In this mode, X10 magnification can be selected for any segment of a displayed trace to permit improved display resolution. Probe pod 1 supplies the signals for timing diagram display.
- **5 CHAN SEQ.** This key offers the convenience of returning a timing diagram to its most simple form (lines 0 through 7 from top to bottom) after a special sequence of lines has been arranged on the display.


- brings the display to the area of the trigger word. If the trigger word starts the display, it will be the first line of the display. If END was selected, the trigger word will be the last line displayed. In a timing diagram the brightened segment will switch immediately to the trigger word when AT TRIG WORD is pressed. If X10 magnification is being used, the display window will move to the segment which includes the trigger word. If so much trigger delay was selected that the trigger word is not in memory, pressing AT TRIG WORD will bring an error message on screen (WARNING TRIGGER NOT IN MEMORY).
- **ROLL DISPLAY.** In the list mode, this set of keys moves the display window up or down through the 256-bit memory. In the timing diagram mode, this set of keys moves the brightened trace segment left or right across the display (for relative time measurements or selection of an area to be expanded). It also moves the display window in X10 magnification.

#### **ENTRY GROUP**

8 FIELD SELECT. Permits selection of variables in the field contents. This key is used to make selections of variables within inverse fields which contain brackets ([]). It is also used to set the zero reference point for making point-to-point time measurements.



PROBE THRESHOLD LEVEL GROUP



**REAR PANEL FEATURES** 

- **9 X DON'T CARE.** In entry fields, X accepts all allowed digit values (0 through 7 in octal, 0 through F in hex, etc.). In label assignment fields, X disables the channel. An unused channel is not included in any other label reference.
- A-F,., 0-9. Alphanumeric keys for entering information into all entry fields on the display.

#### **EDIT GROUP**

- **11 DEFAULT.** Returns the currently displayed menu to its simplest form.
- **SAMPLE PERIOD.** Selects the repetition rate of the internal clock. The clock rate may be incremented or decremented from 50 ns to 500 ms per clock (in a 1, 2.5, 5 sequence) in any display where the internal clock rate is shown.
- CURSOR. Set of switches used to move the blinking cursor to the desired location within the menu.

#### **EXECUTE GROUP.**

14 TRACE. Initiates a search in logic flow to find and capture data that corresponds to the parameters defined in the specification menus, then displays captured data. Pressing TRACE one time initiates a single trace. Holding the key down places the 1615A in a continuous trace mode, permitting observation of dynamic program flow.


which is in process. In order to stop a continuous trace mode, the STOP must be pressed once to go to the in-process mode, and then a second time to abort the trace.

#### PROBE THRESHOLD LEVEL GROUP.


- TTL/VARIABLE. When this switch is set to TTL, its associated probe pod(s) is biased to operate at TTL (1.4 V) threshold levels. In the VARIABLE position, the probe pod bias is adjusted to the required voltage at the MEASURE test point.
- **17 ADJUST.** Adjustment for setting logic threshold level to the desired amplitude, offering a range from -10 V to +10 V.
- **18 MEASURE.** A test point for measuring probe threshold level voltage during adjustment.
- 19 SELF-TEST CLOCK. A test point for obtaining a clock signal during self-test procedures and trouble-shooting.
- **COMMON.** A grounding point for use when making threshold voltage adjustments and using the SELF-TEST CLOCK.
- 21 LINE. Applies line power to the instrument.
- **ON.** Lights when operating power is applied to the 1615A.

#### REAR PANEL GR

- output provides a trigger pattern patt
- beginning of a trace trace trace to be beginning of a trace trace
- the selected triggering measurement
- 26 LINE SWITCH P arrangement for
- 27 LINE CONNECT power.
- 28 LINE FUSE. Cont



PROBE THRESHOLD LEVEL GROUP



**REAR PANEL FEATURES** 

- 9 X DON'T CARE. In entry fields, X accepts all allowed digit values (0 through 7 in octal, 0 through F in hex, etc.). In label assignment fields, X disables the channel. An unused channel is not included in any other label reference.
- **10** A-F, ., 0-9. Alphanumeric keys for entering information into all entry fields on the display.

#### **EDIT GROUP**

- **11 DEFAULT.** Returns the currently displayed menu to its simplest form.
- **SAMPLE PERIOD.** Selects the repetition rate of the internal clock. The clock rate may be incremented or decremented from 50 ns to 500 ms per clock (in a 1, 2.5, 5 sequence) in any display where the internal clock rate is shown.
- CURSOR. Set of switches used to move the blinking cursor to the desired location within the menu.

#### **EXECUTE GROUP.**

TRACE. Initiates a search in logic flow to find and capture data that corresponds to the parameters defined in the specification menus, then displays captured data. Pressing TRACE one time initiates a single trace. Holding the key down places the 1615A in a continuous trace mode, permitting observation of dynamic program flow.

**STOP.** Stops any trigger search or data acquisition which is in process. In order to stop a continuous trace mode, the STOP must be pressed once to go to the in-process mode, and then a second time to abort the trace.

#### PROBE THRESHOLD LEVEL GROUP.

- TTL/VARIABLE. When this switch is set to TTL, its associated probe pod(s) is biased to operate at TTL (1.4 V) threshold levels. In the VARIABLE position, the probe pod bias is adjusted to the required voltage at the MEASURE test point.
- **17 ADJUST.** Adjustment for setting logic threshold level to the desired amplitude, offering a range from -10 V to +10 V.
- MEASURE. A test point for measuring probe threshold level voltage during adjustment.
- 19 SELF-TEST CLOCK. A test point for obtaining a clock signal during self-test procedures and trouble-shooting.
- **20 COMMON.** A grounding point for use when making threshold voltage adjustments and using the SELF-TEST CLOCK.
- 21 LINE. Applies line power to the instrument.
- ON. Lights when operating power is applied to the

#### REAR PANEL GROUP.

- 23 16/24 BIT TRIG OUT. During state analysis, this output provides a trigger pulse whenever the state trigger pattern plus selected delay is recognized. Trigger pulse generation continues regardless of the condition of the data acquisition circuitry within the 1615A. This trigger pulse can be used to synchronize an oscilloscope for observing a particular point in data flow.
- 24 16/24 BIT TRACE OUT. Provides a high state at the beginning of a trace of synchronous data (when TRACE key is pressed and the machine begins searching for a trigger). This output resets low after recognition of the synchronous trigger pattern plus the delay period or occurrence count. This output can be used to provide a clock-stopper signal during end-trigger measurements.
- 8 BIT PATTERN OUT. Provides a trigger pulse when the selected trigger pattern is recognized during timing measurements.
- 25 LINE SWITCH PAIR. Selects proper input circuit arrangement for input voltage in use.
- **27** LINE CONNECTOR. Connection for operating power.
- 28 LINE FUSE. Contains input operating power fuse.

#### **SECTION III**

#### **OPERATION**

#### 3-1. INTRODUCTION.

3-2. This section provides operating information, explains functions of 1615A controls, connectors, and indicators and describes measurement capabilities of the instrument.

#### 3-3. PANEL FEATURES.

3-4. The 1615A keyboard and panel features are described in figure 3-1. Description numbers match the numbers on the illustration.

#### 3-5. OPERATING INFORMATION.

- 3-6. The 1615A offers two logic analyzers in one: a synchronous state analyzer and an asynchronous timing analyzer. Each analyzer captures data independently from the other analyzer, although triggering of the two analyzers is related.
- **3-7. STATE ANALYZER.** The 1615A can be used for state analysis. It will capture and display up to 256 bytes of an operating program. It can capture bytes up to 24 bits wide (up to 16 bits wide when the timing analyzer is also in use).

- 3-8. In state analysis, the incoming data is synchronized with the incoming clock. Trigger delays are measured in numbers of incoming clocks. The state analyzer does not have the capability to detect glitches.
- 3-9. TIMING ANALYZER. The 1615A can generate a timing diagram of the data obtained on up to eight input lines (one 256-bit trace for each input line). The 1615A generates several internal clocks at different rates for capture of a trace. Additionally, an external clock can be used, if desired. Trigger delays are measured directly in units of time when operating with one of the internal clocks. Delays are measured as a number of clocks when operating with an external clock. The timing analyzer is capable of capturing glitches and displaying them as intensified bars on timing diagrams.

# 3-10. SYNCHRONOUS VS ASYNCHRONOUS OPERATION.

3-11. SYNCHRONOUS ANALYSIS (See figure 3-2). When the 1615A is configured as a synchronous analyzer, it gathers data bytes which are synchronized with a clock. The clock is supplied from an external source. It need not be periodic as long as it is synchronized with the data (D0 and D1) to be analyzed. Trigger recognition occurs when the clock arrives at the same time that the states on the data lines match the trigger pattern specified.




Figure 3-2. Synchronous Operation

Operation Model 1615A

3-12. ASYNCHRONOUS ANALYSIS (See figure 3-3). When the 1615A is configured as an asynchronous analyzer, the clock is not synchronized with the incoming data. The clock is periodic and is used for time measurement. The states on the data lines are captured when each clock occurs until 256 sequential states have been obtained in memory. After the run, a trace is made for each data line showing all 256 states on the CRT as a plot of line state with respect to time.

3-13. In the timing analyzer, trigger recognition is not a clock function. Anytime that the logical set specified as the trigger word appears on the data lines, the 1615A begins a measurement of time duration. The time duration is selected by the operator prior to the run. If the logical set changes before the end of the specified duration, the 1615A will reset immediately and begin a new search for the trigger word. When the logical set remains stable for the selected duration, the 1615A recognizes its trigger.

3-14. In START trace modes, data acquisition is inhibited until after trigger recognition occurs. In modes where trigger recognition ends the trace, data acquisition begins immediately as soon as the run begins, and data acquisition stops when the trigger is recognized.

#### 3-15. THE MENU CONCEPT.

3-16. Usually, instruments capable of complex measurements have equally complex front panels. By contrast, the 1615A is capable of complex measurements but has a simple keyboard. Control complexity is replaced with a set of menus. Each menu displays a set of measurement parameters to be selected by the operator.

By positioning a movable cursor (an alternating display of video and inverse video), the operator selects one of the parameters in the menu. Then he enters the desired conditions, and moves the cursor on to the next parameter. If the cursor is positioned in a field enclosed by brackets (such as MODE, CLOCK SLOPE, LOGIC POLARITY, or BASE), selections are made by pressing the FIELD SELECT key. If the cursor is positioned in a field without brackets, entries are made with the other keys in the ENTRY block on the keyboard.

#### 3-17. OPERATING PROCEDURES.

#### 3-18. INSTRUMENT CONNECTIONS (See figure 3-4).

- 3-19. Connect operating power to the rear-panel connection on the 1615A. Make sure that power-selector switches above the power connector are properly set for the voltage in use.
- 3-20. Connect the probe cables to pod connectors under the keyboard by sliding each connector keeper to the left, pressing the connector into the receptacle, and then sliding the keeper to the right. Make certain that the proper probe cable is connected to each input receptacle.
- 3-21. Connect pod 1 to the signals to be analyzed either by timing diagrams or by digital list. Either synchronous state or asynchronous timing tests may be made by the 1615A through the eight probes in pod 1.
- 3-22. Connect pods 2 and 3 to the signals to be analyzed by digital lists. The 1615A makes synchronous state tests through the eight probes in each of these two pods.




Figure 3-3. Asynchronous Operation




Figure 3-4. Probe Cable Installation

- 3-23. Connect clock probe to the enternal clock signal source, if used. An external clock signal is required for all synchronous measurements. The 1615A has an internal clock which may be used for obtaining timing diagrams. Connect the clock probe as follows:
- a. Connect the CLOCK terminal to the external clock signal.
- b. Connect qualifier lines (QUAL 0 through 5) to the sources of qualifier signals, if used.
- c. Connect EXT TRIG terminal to the source of an external trigger if desired for obtaining timing diagrams.
- d. Connect the inner ground terminal to a source of signal ground.
- e. Connect the outer ground terminal to a source of signal ground, except when clock signals are obtained through the external probe wires. When external wires are used, the outer ground terminal must be left open; this prevents glitch generation in the external wires.
- f. Ground all unused probe cables on all pods. Unused probe inputs may pick up glitches if left ungrounded.
- g. Connect cables to any of the three rear-panel BNC terminals if triggering of external instruments is desired. Refer to the rear-panel group described in figure 3-1 for the signal characteristics of each rear panel BNC.

#### 3-24. INSTRUMENT TURN ON.

3-25. Power is applied to the 1615A by pressing the LINE switch. The ON lamp lights, and the 1615A executes the power-up self test. When self test is complete, the format specification for the 24-bit mode appears on screen. A successful self test is assured by the statement POWER UP COMPLETE in the upper, right-hand corner of the display.

#### NOTE

If the self test fails, the 1615A will display TEST FAILED, STATUS = (3-digit failure code). Refer to Section VIII of this manual for an explanation of the failure codes.

- 3-26. The probe threshold level panel provides separate adjustments for pod 1, pods 2 and 3 combined, and for the clock pod. Adjust the probe threshold voltage as follows:
- a. If the probe pods are connected to TTL circuitry, set the TTL/VARIABLE switches to TTL. This establishes the proper probe threshold voltage (+1.4 V) for measuring signals with TTL levels.
- b. If the probe pods are connected to logic circuitry operating on other than TTL levels, set the TTL/VARIABLE switches to VARIABLE. Connect a voltmeter to the associated MEASURE test point. Then adjust the associated ADJUST control for an indication of the proper threshold voltage for the logic circuitry under analysis. The ADJUST control can select any voltage between —10 V and +10 V.

Operation Model 1615A

#### 3-27. 24-BIT SYNCHRONOUS STATE MEA-SUREMENTS.

3-28. In the 24-bit mode, up to 24 lines of synchronous activity can be monitored. This mode of operation uses the following two menus: 24-bit Format Specification (figure 3-7), and 24-bit Trace Specification (figure 3-8). In the 24-bit Format Specification menu, the operator can choose the format for combining and displaying information. In the 24-bit Trace Specification menu, the operator selects the type of data and area of program execution to be captured. Each menu can be obtained on the 1615A display by pressing the appropriate key in the DISPLAY group on the keyboard.

3-29. SYNCHRONOUS STATE CAPTURE AND DIS-PLAY. Press the TRACE key. The 1615A will capture 256 bytes of synchronous data and display a trace list. Figure 3-9 shows a typical trace list.

3-30. SEPARATING ADDRESS AND DATA. The synchronous state analyzer can be set up to capture and display address and data bus information in separate, related listings. By selecting the 24-bit Format Specification and labeling the probes connected to address bus A and the probes connected to the data bus C, the 1615A will provide a display which includes separate lists for each bus while still relating them on the display according to each clock. By separating the address bus and data bus in different lists, the logic polarity for each bus and the number base used for presentation can be assigned to each of the two buses.

**3-31. DELAY APPLICATIONS.** The state DELAY mode is used to delay data capture a known number of clocks from the trigger. One application is displaying a series of consecutive 256-byte pages of a very long program. This may be accomplished by making several traces of program activity, each trace with an additional 256 bytes of delay.

3-32. The trigger OCCUR delay could be used to obtain any particular pass through a program loop. By select-


ing an address within the loop as the trigger word and then specifying delay by trigger OCCURrences, any desired pass through the loop could be captured and displayed, up to 999 999 occurrences.

3-33. CLOCK QUALIFIER APPLICATIONS. Sometimes it is necessary to capture only that activity in a specific area, such as activity involving a particular ROM in a system. The clock qualifier simplifies this information capture. By connecting one of the clock qualifier lines to the chip-select pin on the ROM, and then setting the clock qualifier on the trace specification to only recognize clocks which occur when the chip-select is in the active state, a listing of activity isolated to those program steps involving the ROM can be obtained.

3-34. Two qualifier words may be used to specify two OR'd conditions for acceptable data, such as capturing only I/O reads or I/O writes when data acquisition is to be limited to I/O activity. Qualifier line 1 could be connected to the read line, and qualifier line 2 connected to the write line. Additionally, qualifier line 3 could be connected to a line which is active only when an I/O operation is in process, such as  $\overline{M}/I/O$ . By selecting the following two qualifier words: XXX1X1 and XXX11X, only reads (line 1) or writes (line 2) will be clocked into the 1615A state memory when an I/O operation (line 3) is being implemented.

#### 3-35. ACTIVITY PRECEEDING A KNOWN EVENT.

Sometimes it is necessary to observe activity leading up to a known event. Figure 3-5 shows a program sequence which contains three possible paths. The 1615A can be used to determine exactly which path was selected during program execution. By setting the 1615A to trigger on the first event following the convergence of the three paths, and selecting the END trace mode, the 1615A will capture and display the activity that led up to the trigger event. By including some delay with the END trigger specification, the trigger event can be positioned within the 1615A memory so that activity before and after the trigger event can be observed on the same display.






Figure 3-5. Activity Preceeding a Known Event

#### 3-36. APPLICATION FOR TRACE TRIGGER EVENTS.

When a specific quantity changes with each pass through a loop, this change can be observed by using TRACE TRIGGER EVENTS plus delay. The trigger word should be a non-changing address in the loop. The delay is used to offset data capture to the changing event to be observed. As the program runs, one event is captured each time that the loop occurs. The 1615A displays the sequential changes in the event being monitored.

3-37. DISPLAYING A PARTICULAR PASS THROUGH A LOOP. Sometimes it is desireable to observe program activity during a particular pass through a program loop (figure 3-6). The 1615A enables the operator to capture and display any desired pass through such a loop. The 1615A can be set to recognize a particular address within the loop as the trigger word. Then by specifying delay as a number of trigger recognitions, the desired pass can be captured and displayed.





Figure 3-6. Viewing a Particular Pass Through a Loop



1. MODE select: Move cursor to this field and press FIELD SELECT key to obtain 24 BIT mode.

2. CLOCK SLOPE select: Move cursor to this field and press FIELD SELECT to use either postive-edge or negative-edge of incoming clock for data acquisition.

3. LABEL SELECT:


Move cursor to this field and type in the desired label for each probe in the three pods. In the above format specification, the 16 lines of pods 2 and 3 were connected to an address bus and the eight lines of pod 1 were connected to a data bus. This labeling groups the address bus lines under A and data bus under C. Up to three separate groups can be obtained by assignment of A, B, and C labels to the probes. Only adjacent probes can be grouped. The 1615A will not accept a split label assignment such as AAABAACCCC, but by rearranging the label, it will accept AAAAABCCCC or BAAAAACCCC. Assign X to any unused probe

to eliminate it from the display and trigger.

4. LOGIC POLARITY select: Move cursor to this field and press FIELD SELECT to assign either positive or negative logic polarity to each set of probe inputs.

5. Number BASE select: Move cursor to this field and press FIELD SELECT to choose the number base for display of information obtained from each set of probe inputs. Either binary, octal, decimal, or hexadecimal number bases can be selected.

Figure 3-7. 24-bit Format Specification Menu



1. TRACE point select:

Move cursor to this field and press FIELD SELECT to place the trigger word at the START or END of the trace. To locate the trigger word within the trace and view activity before and after the trigger, select END TRACE and add some delay as described in steps 3 and 4 below.

2. Trigger Address select:

Move cursor to this field and type in the desired trigger words. In the example above, the 1615A will recognize its trigger when the address bus (group A) reaches 03E4 (HEX), regardless of the state on the data bus (group C).

#### **NOTE**

The dollar sign (\$) may appear in the trigger field. If \$ does appear, make sure that the trigger word can be expressed in the selected number base. For example, 1XX0 can be selected as the trigger word when using the binary number base. If the number base is then changed to HEX, \$ will appear in the new trigger word. This is because 1XX0 can not be expressed as a unique HEX character.

3. DELAY/OCCUR select:

Move cursor to this field and press FIELD SELECT to choose either DELAY or OCCUR. If DELAY is selected, 1615A will count a specified number of clocks after trigger recognition before starting or ending data acquisition. If OCCUR is selected, start or end of data acquisition will be delayed until after a number of trigger occurrences. The number of clocks or trigger occurrences are selected in item 4 below.

4. DELAY/OCCUR parameter:

Move cursor to this field and enter the desired delay (clocks or occurrences). Any delay of clocks or trigger occurrences up to 999 999 can be selected. This parameter is always a decimal number.

5. First CLOCK QUALIFIER word:

Move cursor to this field and enter word: 1 or 0 for each of the six qualifier lines used on the clock probe. A "1" requires a high state to qualify the clock. A "0" requires a low state to qualify the clock. Enter X on any qualifier line that is not used.

6. Second CLOCK QUALIFIER word:


Move cursor to this field and press FIELD SELECT to either turn OFF the second qualifier word or turn it on to OR it with the first qualifier word. If OR is selected, type in the second qualifier word in the same format as was used for the first qualifier word.

7. TRACE data type:

Move cursor to this field and press FIELD SELECT to choose either ALL STATES or TRIGGER EVENTS. If ALL STATES is selected, the 1615A will accept every input received after trigger recognition. If TRIGGER EVENTS is selected, the 1615A will accept only those inputs which are a valid trace specification.

Figure 3-8. 24-bit Trace Specification Menu

Operation Model 1615A



This illustrates a typical trace list display. TRACE-COMPLETE in the upper, right-hand corner indicates that the data-acquisition circuitry is now inactive. The trigger word 03E4 appears in inverse video on line 000 (start trace mode). The data acquired by the probes labeled A and C is displayed in separate columns in hexadecimal number bases. To observe other portions of the 256-byte memory, use the ROLL DISPLAY keys on the keyboard. To observe a particular line of display, move the cursor into the LINE NO. column and type in the line number desired. To return to the portion of memory which contains the trigger word, press the AT TRIG WORD key.

Figure 3-9. Trace List Display

#### 3-38. 8-BIT ASYNCHRONOUS TIMING MEA-SUREMENTS.

3-39. In the 8-bit mode, up to eight lines of asynchronous electrical activity can be monitored through the probes in pod 1. This mode of operation uses the following menus: 8-bit Format Specification (figure 3-21), and 8-bit Trace Specification (figure 3-22). In the 8-bit Format Specification menu, the operator can select the format for display if the optional list is elected. In the 8-bit trace specification menu, the operator selects the area of program execution to be captured using a variety of optional trigger pattern and delay arrangements. Also in this menu, the rate for sampling the eight data lines can be selected either from one of the several internal clock rates, or by supplying a separate external clock through a lead on the clock probe.

**3-40. 8-BIT ASYNCHRONOUS TIMING DIAGRAMS CAPTURE AND DISPLAY.** Press the TRACE key. The 1615A will capture 256 bytes of asynchronous, timerelated activity and display a timing diagram (figure 3-23) which has one horizontal trace for each active channel. Each trace displays the contents of its 256-bit memory.

**3-41. ASYNCHRONOUS TRIGGERING.** In figure 3-10, the 1615A has been set up to trigger when it detects that all of the eight input lines have remained low for at least 15 ns and a glitch is detected on line 5 of pod 1. Triggering will be immediate and the trigger point will begin the 256-byte trace.




Figure 3-10. Asynchronous Triggering Example

3-42. In figure 3-11, three OR'd trigger fields are used. The 1615A will trigger whenever it detects a 15-ns period where all eight lines are low, OR all eight lines are high, OR all lines alternate with the first line high and the last line low.

3-43. ON NOT TRIGGERING. This mode of triggering allows the operator to set up a particular status word and then monitor a system. If the status word ever changes, electrical activity before and/or after the change can be captured and analyzed as a timing diagram.




Figure 3-11. Multiple Trigger Words

3-44. ON NOT triggering can also be used to capture a timing diagram of activity leading up to a system crash that stops the system clock. By selecting ON NOT XXXXXXXX, the END TRACE mode, and external clocking, 1615A will gather a continuous flow of activity, and will never find its 8-bit trigger word. When a crash occurs and the clock stops, the timing diagram of activity leading up to the crash will be presented when the STOP key is pressed.

3-45. 8-BIT TRACE DELAYS. The 8-bit trace may be delayed from its trigger point, either by a period of time or by a number of external clocks. In figure 3-12, external clock delay was selected. After the 1615A recognizes that all states on pod 1 are low for 15 ns, it will begin to count clocks applied to the EXT clock input of the clock probe. When it counts 142 external clocks, it will then gather 256 bytes of data at the rate of the internal clock (50 ns/clock in figure 3-12). The DELAY QUALIFIER field could have been used. The qualifier lines of the clock probe could have been connected to a particular set of lines and entrys made to ensure that only those external clocks which arrived when certain states were true would be recognized as part of the delay specification. For example, data collection could have been delayed until after a specific number of I/O writes had occurred.




Figure 3-12. 8-bit Trace Delays

3-46. RELATIVE TIME MEASUREMENTS. Figure 3-13 demonstrates the process for making relative time measurements on a timing diagram. In section a, the ROLL DISPLAY keys were used to place the leading edge of the expand indicator (brightened trace segment) on the falling edge of a pulse on line 0. Then the FIELD SELECT key was pressed to zero the measurement indicator. In section b, the expand indicator was moved to the falling edge of a pulse on line 1. The measurement indicator shows that there is an elapsed time of 11.8 usec between the two points of interest.




Figure 3-13. Relative Time Measurements

3-47. For ease of making timing measurements, the channels can be rearranged on the display. In figure 3-14, channels 0 and 7 were placed next to each other. To rearrange channels, move the cursor into the channel number column and type in the desired order of channel numbers. To return the channels to the normal sequence of presentation, press the CHAN SEQ key.




Figure 3-14. Rearranged Channel Sequence Displays

3-48. POSITIVE/NEGATIVE TIME ON TIMING DIAGRAM. The 1615A can be set up to capture and display a timing diagram showing activity leading up to the trigger pattern, the trigger point itself, and activity following the trigger pattern. In figure 3-15, the 8-bit mode was set up for the trigger pattern to end the trace. Then delay was added to the trace specification so that an additional portion of activity would be captured following recognition of the trigger pattern.

Operation Model 1615A





Figure 3-15. Positive/Negative Time Displays

# **3-49. TRACE LIST/TIMING DIAGRAM CONVERSION.** The 1615A provides the capability of converting a timing diagram to a trace list and a trace list to a timing diagram. In this way, activity gathered by pod 1 in either mode of operation can be viewed both as a series of sequential states, and as a 256-byte trace. (See figure 3-16.)

**3-50. GLITCHES.** A glitch is defined as two or more transitions occurring between any two consecutive samples. When a glitch is detected by the 1615A, an intensified vertical line is shown on the 1615A display in the time frame where the glitch detection occurred. Figures 3-17 through 3-19 will clarify the 1615A glitch detection and display.

3-51. Figure 3-17 shows detection and display of a single glitch occurring between two consecutive samples. The data level crosses the threshold twice between T1 and T2, and the 1615A displays an intense vertical bar at T2.






Figure 3-16. Trace List/Timing Diagram Conversion

3-52. Figure 3-18 shows detection and display of a glitch occurrence between T1 and T2 (two or more transitions crossed the threshold between T1 and T2). The 1615A can not detect and display more than one glitch between any two consecutive samples. If in doubt, a faster clock rate can be selected to detect glitches.




Figure 3-17. Single Glitch Detection and Display

3-53. Figure 3-19 shows detection and display of a glitch that occurred within the same sample period as a data transition. The glitch is displayed as an intensified data transition.

3-54. Figure 3-20 shows an example which includes glitch detection as part (or all) of the asynchronous trigger specification. In the example, the trigger word is

all 1's on the eight asynchronous data channels plus detection of a glitch on either bit 3 or bit 7. It was not necessary to detect glitches on both bits 3 and 7. The entire glitch trigger field is satisfied whenever a glitch is found in any one of the designated bits. In the illustration, no trigger would have been recognized if only bits 0 through 6 had been designated since the glitch occurred on bit 7.




Figure 3-18. Multiple Glitch Detection and Display




Figure 3-19. Glitch Detection and Data Transition Display




Figure 3-20. Trigger on Combined Pattern and Glitch




Figure 3-21. 8-bit Format Specification Menu

Model 1615A




Figure 3-22. 8-bit Trace Specification Menu

5. Delay Parameter select: Move cursor into this field and type in the desired trigger delay:

either a time period or number of external clocks. Delay up to 1 048 575 sample clocks can be selected. Any time delay may be entered. The 1615A will automatically round off the time delay to a multiple

of the sample period selected in step 3.

6. Trigger Status select: Move cursor into this field and press FIELD SELECT to choose the

desired trigger status. ON sets the 1615A to trigger when it detects the adjacent word. ON NOT sets the 1615A to trigger on anything but the adjacent word. ON EXT sets the 1615A to trigger when the selected transition occurs on the external trigger line of the clock

pod (see step 7).

7. External Trigger SLOPE select: Move cursor into the field and use FIELD SELECT to choose either

positive-edge or negative-edge triggering for the external trigger

line from the clock pod.

8. Trigger Word select: Move cursor into this field and type in the desired trigger word. The

entry must be in the number base specified for the label field. In the example, all probe leads were combined in group E and binary number base was selected so only 1, 0, or X are allowed values for

this entry.

NOTE

The dollar sign (\$) may appear in the trigger field. If \$ does appear, make sure that the trigger word can be expressed in the selected number base. For example, 1XX0 can be selected as the trigger word when using the binary number base. If the number base is then changed to HEX, \$ will appear in the new trigger word. This is because 1XX0 can not be expressed as a unique HEX character.

9. ASYNCH TRIGGER DURATION select Move cursor into this field and press FIELD SELECT to choose

the period of time that the trigger set must remain stable before it is

recognized as a valid 1615A trigger word.

10. GLITCH trigger select: Move cursor into this field and press FIELD SELECT to assign

glitch requirements to the trigger specification, if desired. A peak under a channel number assigns a glitch trigger requirement to that channel. This field is satisfied when any one of the specified

channels detects a glitch.

11. DELAY QUALIFIER select: Move cursor to this field and enter qualifier states desired for the

clock probe. Use 1 (high state qualifies), 0 (low state qualifies), or X (either state qualifies). DELAY QUALIFIER is only available when external clock delay is selected. This field allows the operator to establish a qualification requirement for the clocks that are

counted as part of the delay.

Figure 3-22. 8-bit Trace Specification Menu (Cont'd)




Figure 3-23. Timing Diagram Display

#### 3-55. SIMULTANEOUS SYNCHRONOUS/ ASYNCHRONOUS MEASUREMENTS.

3-56. The 1615A offers a dual mode of operation where the 16 bits gathered by pods 2 and 3 are clocked in for state analysis and the 8 bits gathered in pod 1 are captured asynchronously for timing analysis. This mode is used when the area of concern involves both synchronous and asynchronous activity, such as finding the source of glitches at a particular point in program execution. The dual mode gathers its information via one of four interactive trigger modes (see ARMS/TRIGGERS paragraph).

3-57. In the Format Specification menu (figure 3-26), the operator sets up the individual formats for the 16-bit and 8-bit analyzers. In the Trace Specification menu (figure 3-27), the synchronous and asynchronous trigger and delay specifications are established for each of the two separate functions. Both menus offer nearly the same parameters as are offered for the 24-bit and 8-bit modes, except that only one qualifier field is available for the state analyzer and the Trigger Events mode is not used.

**3-58. ARMS/TRIGGERS.** Two modes of interactive operation (ARMS and TRIGGERS) are available when the 1615A is simultaneously used as a 16-bit synchronous state analyzer and an 8-bit asynchronous timing analyzer. The effects of the two modes are shown in figures 3-24 and 3-25.

3-59. 16 BIT TRIGGERS 8 BIT (figure 3-24). In this mode, the state analyzer receives external clocks while the timing analyzer waits. With each external clock, the 16-bit state analyzer examines the associated data word. When the state analyzer recognizes its trigger word, it starts to retain data bytes in the 16-bit state memory according to the mode of operaton selected. At the same time that the state machine recognizes its trigger, it issues a trigger to start the 8-bit timing analyzer. The timing analyzer then gathers 256 8-bit bytes into its timing memory. Since the two analyzers operate independently, they may gather data at different clock rates, as shown in figure 3-24. This enables an operator to obtain a timing diagram of the activity associated with a very small portion of an operating program.

3-60. By using the TRIGGERS mode of triggering, the following applications are available:

a. Lines can be observed to detect the source of a false interrupt (asynchronous condition) which occurs at a particular point in program execution (synchronous state).

b. The stability of input lines can be verified (asynchronous activity) prior to reading an I/O port (synchronous state).

c. Control line states (asynchronous activity) can be checked during a subroutine call (synchronous state).




Figure 3-24. 16 BIT TRIGGERS 8 BIT Mode

**3-61. 16 BIT ARMS 8 BIT (figure 3-25).** In this mode, each of the two analyzers search for their own unique trigger words. The state analyzer starts searching for its trigger word as soon as the run begins, but the timing analyzer is held in a disarmed mode. When the state analyzer finds its trigger, it arms the timing analyzer, allowing it to start its own trigger word search. When the timing analyzer finds its trigger word, it then acquires its 256 bytes of data. In this mode, both digital and time delay can be obtained in one measurement.

3-62. By using the ARMS mode of operation, the 1615A can be set up to search for a particular pattern on a set of

control lines (asynchronous acitivity) only after a specific point in program execution (synchronous state). One application of this mode would be to monitor a status word for change (asynchronous activity) after completion of a bootstrap (synchronous state).

3-63. The 1615A also offers the 8 BIT TRIGGERS 16 BIT and 8 BIT ARMS 16 BIT modes of triggering. These modes are identical to those described above, except that the 8-bit timing analyzer begins watching the incoming data at the start of the run and the 16-bit state analyzer waits to receive an enable or trigger.





Figure 3-25. 16 BIT ARMS 8 BIT Mode



1. MODE select:

Move cursor into this field and press FIELD SELECT to obtain 16 and 8 BIT MODE.


2. CLOCK SLOPE select:

Move cursor to this field and press FIELD SELECT to use either positive-edge or negative-edge of incoming clock for data acquisition.

The 16-bit format specification menu is shown above the dashed horizontal line on the display. Menu selections are made in the same manner as for the 24-BIT FORMAT SPECIFICATION, except that only the 16 probes of pods 2 and 3 are available for synchronous state measurement.

The 8-bit format specification menu is shown below the dashed horizontal line on the display. Menu selections are made in the same manner as for the 8-BIT FORMAT SPECIFICATION.

Figure 3-26. 16-bit & 8-bit Format Specification Menu



1. Trigger Interaction select:

Move cursor to this field and press FIELD SELECT to choose one of the four trigger interaction modes:

- (1) 16 BIT ARMS 8 BIT
- (2) 16 BIT TRIGGERS 8 BIT
- (3) 8 BIT ARMS 16 BIT
- (4) 8 BIT TRIGGERS 18 BIT

The 16-bit trace specification menu is shown above the dashed horizontal line on the display. Menu selections are made in the same manner as for the 24 BIT TRACE SPECIFICATION, except that only one CLOCK QUALIFIER field is available and the TRIGGER EVENTS mode is eliminated.

The 8-bit trace specification menu is shown below the dashed line on the display. Menu selections are made in the same manner as for the 8-BIT TRACE SPECIFICATION.

Figure 3-27. 16-bit & 8-bit Trace Specification Menu

#### 3-64. STATUS MESSAGES.

3-65. The following messages are displayed on the 1615A screen to provide an indication of 1615A operating status. (Messages may vary with different 1615A options.)

**COMMAND IGNORED** - Displayed when an error exists in the operator's entry.

**DELAY OUT OF RANGE** - Displayed when delay specification exceeds 1615A capabilities.

**ERROR IN RAM** # - Displayed when 1615A detects a write and read-back error during the power-up self test.

**ERROR :N ROM** # - Displayed when 1615A detects a check-sum failure during power-up self test.

**INVALID ENTRY** - Displayed when an entry is made that does not fit the field definition, such as entering an 8 in an octal field.

**NO ASSIGNED LABEL** - Displayed when all probes are labeled X, an invalid condition.

**NO TRIGGER** - Displayed between the time that the 1615A starts looking for its trigger and the time that it finds its trigger.

NO 16 BIT TRIGGER - Displayed between the time that the 1615A starts looking for its 16-bit trigger and the time that it finds its trigger.

**NO 8 BIT TRIGGER** - Displayed between the time that the 1615A starts looking for its 8-bit trigger and the time that it finds its trigger.

**POWER UP COMPLETE** - Displayed after the end of the self test if the self test detected proper operation.

**POWER UP FAILED** - Displayed after the end of the self test if the self test detected improper operation.

**SLOW CLOCK** - Displayed when the repetition rate of the external clock is slow.

**SPLIT LABEL -** Displayed when the letter assignments in the probe label field are not contiguous.

**TEST COMPLETE** - Displayed when the data-acquisition self test is completed and the 1615A is found to be operating properly.

**TEST FAILED, STATUS** – Displayed when an error is detected during the data-acquisition self test. Interpretation of status codes is further explained in Section VIII of this manual.

**TEST IN PROCESS** - Displayed during the time that the 1615A is performing a self test.

**TRIGGER NOT IN MEMORY** - Displayed when the AT TRIG WORD key is pressed and the trigger word is not in memory, due to trigger delays, etc.

**UNALLOWED VALUE** - Displayed only in decimal fields when an out-of-range entry is made.

**USE FIELD SELECT KEY** - Displayed when the operator presses one of the alphanumeric keys in a field that is controlled by the FIELD SELECT key.

>0<256 WDS - Displayed only when operating with a slow external clock capturing state data in the trigger starts trace mode. This message tells how many valid data words have been captured since the start of the trace, and before the trace is complete.

#### 3-66. OPERATOR'S TESTS.

3-67. Several test routines have been built into the 1615A. These routines are available to the instrument operator through front-panel selection. Each test provides a simple method of ensuring reliability in the specific function or functions tested. If a self-test failure occurs, be sure to check all external connections.

#### 3-68. POWER-UP SELF TEST.

3-69. This self test is performed automatically at instrument turn on if no keyboard key is held down. Built-in routines check the instrument program ROMs, display RAM for alphanumeric displays, and the microprocessor RAM. Successful completion of this test is indicated when the CRT displays the 24-bit format specification with POWER UP COMPLETE in the upper, right-hand corner. A failure in this test sets the test in a loop and the CRT indicates the circuitry that failed, such as ERROR IN ROM #3, 4, 5. The 1615A continues to rerun the test and refresh the display. When the malfunction is corrected, the 1615A will proceed through the remainder of the power-up test and finish with POWER UP COMPLETE and the 24-bit format specification.

#### 3-70. KEYBOARD SELF TEST.

3-71. The keyboard self test is initiated when the A key is held down during instrument turn on. In this test, the display shows NEXT KEY #1, LAST KEY #13. To individually check the proper operation of the entire keyboard, the keys must be pressed in sequence from left to right and top to bottom in each functional group. The LAST KEY # will show the number of the last key pressed but the NEXT KEY # will only advance if the next key specified is pressed. To end this test, press the STOP key. Then the display will switch to the 24-bit format specification.

3-72. If a key (other than A through D) is stuck down during power up, the display will show POWER UP FAILED, and LAST KEY # will show the number of the stuck key.

Operation Model 1615A

#### 3-73. DATA ACQUISITION SELF TEST.

3-74. The data acquisition self test is initiated when the B key is held down during instrument turn on. A program of test data is begun which exercises all variables in the data acquisition circuitry. The clock probe must be connected to the SELF-TEST CLOCK and COMMON test points on the front panel to perform this test. At the end of the test, the display shows the 24-bit format specification menu and TEST COMPLETE in the upper, right-hand corner.

3-75. If a failure occurs during the data acquisition test, the display will show TEST FAILED, STATUS = (code number). The code number is always in octal and indicates machine status at the time of the failure. Refer to Section VIII of this manual for a list of failure codes and their interpretations.

3-76. Press FORMAT SPECIFICATION and TRACE SPECIFICATION; the display will show what state of the test was in process when the failure occurred. When the cause of the failure is discovered and corrected, the test that failed can be repeated by pressing the TRACE key. However, the untried remaining tests in the data acquisition self test will not be performed. To perform the entire data acquisition self test, turn off instrument power and turn it back on while holding the B key down.

3-77. Section VIII contains a list of the tests performed during the data acquisition self test. By referring to Section VIII, you can determine which portions of the circuitry were found to be operating properly, which portion of the circuitry failed the test, and which portions of the circuitry were not tested.

3-78. If you do not wish to perform the remainder of the data acquisition self test, press the TRACE SPECIFICATION key and make a change to the displayed trace specification. This removes the internal count-up mode from the input circuitry and reconfigures the 1615A to acquire external data.

#### 3-79. DSA TEST LOOPS.

3-80. While these functions are not truly instrument self tests, they are included here because they are conditions accessible from the front panel. Each test condition configures its related circuitry in a loop for trouble-shooting with DSA measurements. In both of these conditions, the keyboard is disabled. To terminate either of these conditions, instrument power must be turned off.

**3-81. DATA ACQUISITION DSA MEASUREMENTS CLOCK.** This clock is initiated when the C key is held down during instrument turn on. In this condition, TEST IN PROCESS is displayed on screen and a clock is supplied to the SELF-TEST CLOCK terminal for use in troubleshooting the data acquisition circuits.

3-82. DISPLAY DSA MEASUREMENTS. The display DSA measurements mode is initiated when the D key is held down during instrument turn on. The clock probe must be connected to the SELF-TEST CLOCK and COMMON test points on the 1615A front panel. In this mode, the keyboard is disabled and the display shows a timing disgram of the clock with each probe channel running at one-half the rate of the channel above it. In this mode, the microprocessor is halted and the circuitry is configured in a loop which can be used for DSA testing of the display logic circuits.

Model 1615A Performance Tests

#### **SECTION IV**

#### PERFORMANCE TESTS

#### 4-1. INTRODUCTION

4-2. The procedures in this section test the instrument electrical performance using the specifications of table 1-1 as the performance standards. All tests can be performed without access to the interior of the instrument. A simpler operational test is included in Section III under Operator's Tests.

#### 4-3. EQUIPMENT REQUIRED.

4-4. Equipment required for the performance tests is listed in the Recommended Test Equipment table in Section I. Any equipment that satisfies the critical specifications given in the table may be substituted for the recommended model(s).

#### 4-5. TEST CONNECTOR.

4-6. The performance tests and adjustment procedures require connecting pulse generator outputs to probe pod inputs. These tests require either one or two 50-ohm terminations. Figure 4-1 shows how to build a connector that includes a 50-ohm termination for a pulse generator. The Hewlett-Packard part numbers for the parts used in the test connector are listed below. Equivalent parts may be used.

BNC connector	1250-0083
solder lug	0360 - 1632
nut	2950-0001
2 resistors, 1 watt, 100 ohms	0760-0024

#### 4-7. TEST RECORD.

4-8. The results of the performance tests may be tabulated on the Test Record at the end of the procedures. The Test Record lists all the tested specifications and their acceptable limits. The results recorded at incoming inspection can be used for later comparisons during periodic maintenance, troubleshooting, and after repairs or adjustments.




Figure 4-1. 50-ohm Test Connector

#### 4-9. OPERATION VERIFICATION.

4-10. To assure that the 1615A is operating properly without testing all of the specifications listed in table 1-1, perform the Operator's Tests described in Section III of this manual. Make certain that each of the self tests can be accessed via the applicable keyboard keys and that each test reaches its designed conclusion. This verifies proper instrument operation.

#### 4-11. SPECIFICATIONS TESTS.

4-12. The following tests verify the specifications listed in table 1-1. They can be used as an incoming inspection procedure, or for performance testing after instrument repairs or adjustments have been made.

#### **PERFORMANCE TESTS**

#### 4-13. CLOCK, QUALIFIER, AND DATA INPUTS TEST.

#### SPECIFICATION:

REPETITION RATE: to 20 MHz.

MINIMUM INPUT:

Swing 0.6 V.

Clock Pulse Width: 20 ns at threshold level.

Setup Time: time data must be present prior to clock transition, 20 ns.

Hold Time: time data must be present after clock transition, zero.

INPUT THRESHOLD: TTL, fixed at approx. +1.5 V; variable ±10 Vdc.

INPUT RC: 50 k $\Omega$  shunted by  $\leq$ 14 pF at probe tip.

#### **DESCRIPTION:**

This test verifies the specifications of the 10248B input probes when used with the 1615A Logic Analyzer. Each data probe should be tested separately.

#### **EQUIPMENT:**

Pulse Generators (2) Oscilloscope Multimeter LCR Meter

#### PROCEDURE:

a. Connect pulse generators and oscilloscope to 1615A as shown in figure 4-2. Connect all inputs of clock probe and probe pod 1 to their respective signal sources. Connect probe pods 2 and 3 to Model 1615A but do not apply signals to these probe pods.




Figure 4-2. Clock, Qualifier, and Data Inputs Test Setup

#### **PERFORMANCE TESTS**

- b. Set up pulse generators to supply waveforms shown in figure 4-3.
- c. Press FORMAT SPECIFICATION key on 1615A.
- d. Use CURSOR keys to move cursor to each field in menu. Set up menu according to figure 4-4.
- e. Press TRACE SPECIFICATION key.
- f. Use CURSOR keys to move cursor to each field in menu. Set up menu according to figure 4-5.
- g. Set each PROBE THRESHOLD LEVEL switch to TTL.
- h. Press TRACE key. Observe trace list of FF on probe pod 1 and  $\emptyset\emptyset$  on pods 2 and 3.
- i. Remove inputs from probe pod 1 and connect to probe pod 2.
- j. Press TRACE key. Observe trace list of FF on probe pod 2 and  $\emptyset\emptyset$  on pods 1 and 3.




Figure 4-3. Clock, Qualifier, and Data Inputs Test Waveform




Figure 4-4. Format Specification for Clock, Qualifier, and Data Inputs Tests

Figure 4-5. Trace Specification for Clock, Qualifier, and Data Inputs Tests

- k. Remove inputs from probe pod 2 and connect to probe pod 3.
- l. Press TRACE key. Observe trace list of FF on probe pod 3 and  $\emptyset\emptyset$  on pods 1 and 2. This verifies the 1615A specifications as follows:

REPETITION RATE: to 20 MHz.

MINIMUM INPUT

Clock Pulse Width: 20 ns at threshold level.

Setup Time: 20 ns. Hold Time: zero.

- m. Connect multimeter to each MEASURE test point on PROBE THRESHOLD LEVEL panel. Multimeter should indicate approximately +1.5 Vdc (TTL threshold).
- n. Set PROBE THRESHOLD LEVEL switches to VARIABLE and recheck each MEASURE test point with multimeter. Turn each ADJUST control throughout its range and make certain that voltage on associated test point can be varied from  $-10~\rm V$  to  $+10~\rm V$ .
- o. Adjust each ADJUST control to obtain +1.5 Vdc at associated MEASURE test point.
- p. Disconnect inputs from probe pod 3 and reconnect to probe pod 1.
- q. Set up pulse generators to supply waveforms shown in figure 4-6.




Figure 4-6. Minimum Input Voltage Swing Test Waveforms

- r. Repeat steps c through 1, except leave PROBE THRESHOLD LEVEL switches in VARIABLE. This verifies 1615A minimum input swing specification of 0.6 V.
- s. Connect multimeter to each probe input lead (+ side to probe channel, side to probe ground). Multimeter should indicate  $50 \pm 5$  kilohms.
- t. Using LCR meter, measure shunt capacitance between each probe input lead and probe ground. Each input capacitance should be approximately 15 to 25 pF (probe capacitance without external wiring is  $\leq$ 14 pF.)
- u. Reset PROBE THRESHOLD LEVEL switches to TTL.

## 4-14. ASYNCHRONOUS OPERATION TEST.

#### SPECIFICATION:

MINIMUM DETECTABLE GLITCH: 5 ns with 30% peak overdrive or 250 mV, whichever is greater.

GLITCH TRIGGER: on any selected channel(s), if a glitch is captured, the glitch is AND'ed with the asynchronous pattern trigger.

PATTERN TRIGGER: any 8-bit pattern. Variable trigger duration 15, 50, 100, 200, 500, 1000 or 2000 ns  $\pm 15$  ns or 15%, whichever is greater.

EXTERNAL TRIGGER PULSE WIDTH: 5 ns minimum with 30% peak overdrive or 250 mV, whichever is greater.

#### **DESCRIPTION:**

This procedure verifies the glitch detection, glitch triggering, external trigger, and asynchronous pattern triggering operation of the 1615A.

## **EQUIPMENT:**

5-ns Pulse Generator.

Oscilloscope.

50-ohm Termination (see figure 4-1).

#### PROCEDURE:

- a. Connect 1615A to test equipment according to figure 4-7. Use pulse generator with 5-ns pulse output capability.
- b. Connect all probe pods to 1615A, but connect only data lead  $\emptyset$  of pod 1 to pulse generator.
- c. Adjust pulse generator to supply test waveform shown in figure 4-8.
- d. Press FORMAT SPECIFICATION key.




Figure 4-7. Asynchronous Specification Test Setup

- e. Use CURSOR keys to move cursor to each field in menu. Set up menu according to figure 4-9.
- f. Press TRACE SPECIFICATION key.
- g. Use CURSOR keys to move cursor to each field in menu. Set up menu according to figure 4-10.
- h. Press TRACE key. Display will change to TRACE COMPLETE and show timing diagram with intensified vertical lines (glitches) on channel Ø (GLITCH DISPLAY field must be ON). Move cursor to MAGNIFICATION field and press FIELD SELECT to expand display to clearly see glitches.
- i. Disconnect bit Ø and connect bit 1 to pulse generator output.
- j. Press TRACE SPECIFICATION key.
- k. Delete glitch requirement on channel Ø and insert glitch requirement on channel 1.
- l. Press TRACE key. Display will change to TRACE COMPLETE and show timing diagram with intensified vertical lines (glitches) on channel 1 display.




Figure 4-8. Asynchronous Operation Test Waveform




Figure 4-9. Asynchronous Tests Format Specification Menu




Figure 4-10. Asynchronous Tests Trace Specification Menu

- m. Repeat steps i through l to check glitch triggering on channels 2 through 7. This verifies 1615A ability to detect and trigger on a minimum glitch in any selected channel.
- n. Disconnect bit 7 and connect bit 1 to pulse generator output.
- o. Press TRACE SPECIFICATION key.
- p. Move cursor to glitch trigger field and delete glitch requirement (ANY GLITCH ON ANY OF ------).
- q. Move cursor to trigger word field and select XXXXXX1X.
- r. Set output of pulse generator for pulse width less than 500 ns.
- s. Press TRACE key on 1615A. Display should show WARNING NO 8 BIT TRIGGER.
- t. Adjust pulse width from pulse generator for pulse greater than 500 ns. Display of 1615A should show TRACE COMPLETE. This verifies 1615A asynchronous pattern trigger with variable trigger duration.
- u. Press TRACE SPECIFICATION key.
- v. Move cursor to each field in menu. Set up menu according to figure 4-11.




Figure 4-11. External Trigger Test Trace Specification Menu

- w. Press TRACE key. Display will show TRACE IN PROCESS and WARNING NO 8 BIT TRIGGER.
- x. Set pulse generator to supply 5-ns pulse width, 5-volt amplitude, 1-µsec repetition rate.
- y. Connect clock probe EXT TRIG input to pulse generator output. Display of 1615A will show TRACE COM-PLETE. This verifies 1615A acceptance of minimum external trigger on clock probe (at least 30% of the total pulse voltage or 250 mV, whichever is greater, must be above the threshold level for at least 5 ns).

## 4-15. TRIGGER OUTPUTS (REAR PANEL) TEST.

## **SPECIFICATION:**

LEVEL: high,  $\geq +2$  V into  $50\Omega$ .

low,  $\leq +0.4$  V into  $50\Omega$ .

DELAY FROM INPUT CLOCK: approx. 85 ns (16/24 BIT)

DELAY FROM PATTERN RECOGNITION TRIGGER AT PROBE: approx 45 ns plus asynchronous trigger duration width (8 BIT).

#### **DESCRIPTION:**

This test verifies the specified operation of the trigger and trace point outputs on the rear panel of the 1615A.

## **EQUIPMENT:**

Oscilloscope

Pulse Generator

50-ohm Termination (see figure 4-1).

## PROCEDURE:

- a. Connect test equipment to 1615A as shown in figure 4-12.
- b. Press FORMAT SPECIFICATION key on 1615A.




Figure 4-12 Trigger/Trace Point Outputs Test Setup

- c. Use CURSOR keys to move cursor to each field in menu. Set up menu according to figure 4-13.
- d. Press TRACE SPECIFICATION key.
- e. Press DEFAULT key to format displayed menu in its most simple form.
- f. Adjust pulse generator to supply waveform shown in figure 4-14 to 1615A.
- g. Press TRACE key on 1615A. Hold key down to obtain TRACE CONTINUOUS indication on display.
- h. Connect oscilloscope channel B to measure waveform at 16/24 BIT TRIG OUT on rear panel of 1615A. Oscilloscope should show high level of  $\leq +0.4$  V into  $50\Omega$ .
- i. Disconnect oscilloscope channel B from 16/24 BIT TRACE OUT and connect to 16/24 BIT TRACE OUT on 1615A rear panel. Oscilloscope should show high level of  $\geqslant$ +2 V into  $50\Omega$  and low level of  $\leqslant$ +0.4 V into  $50\Omega$ . For more readable display, press TRACE SPECIFICATION key to increase repetition rate.
- j. Press FORMAT SPECIFICATION key on 1615A.




Figure 4-13. Trigger/Trace Point Outputs Format Specification




Figure 4-14. Trigger/Trace Point Outputs Test Waveform

- k. Press FIELD SELECT key to obtain 8 BIT MODE.
- l. Press DEFAULT key to obtain most simple 8 BIT format specification menu.
- m. Press TRACE SPECIFICATION key.
- n. Press DEFAULT key to obtain most simple trace specification menu.
- o. Move cursor into trigger ON field and enter XXXXXX1X.
- p. Hold TRACE key down to obtain TRACE CONTINUOUS operation.
- q. Connect oscilloscope channel B to monitor 8 BIT PATTERN OUT on rear panel of 1615A. Observe high level of  $\geq +2$  V into  $50\Omega$  and low level, of  $\leq +0.4$  V into  $50\Omega$ .

# PERFORMANCE TEST RECORD

HEWLETT-PACKARD	
MODEL 1615A	
LOGIC ANALYZER	Tested by
SERIAL NO.	Date

Paragraph Number	Test	Min	Results Actual	Max
4-13	Clock, Qualifier, and Data Inputs			
	Repetition Rate to 20 MHz	Valid Clock		
	Minimum Input Swing 0.6 V	Valid Clock and Data		
	Clock Pulse Width 20 ns	Valid Clock		
	Setup Time 20 ns	Valid Data		
	Hold Time 0	Valid Data		
	Input Threshold TTL +1.5 V Variable	±10 Vdc		
	Input RC	45 ΚΩ		55 KΩ ≤14 pF
4-14	Asynchronous Operation			
	Minimum Detectable Glitch 5 ns	Glitch Indication		
	Glitch Trigger on any Selected Channel	Valid Trigger		
	Pattern Trigger, any 8-bit Pattern with Variable Duration.	Valid Trigger		
	External Trigger	Valid Trigger		
4-15	Trigger Outputs (Rear Panel)			
	16/24-bit Outputs Trigger High Level Trigger Low Level Trigger Delay approx 85 ns	≥2 V		≤0.4 V
	Trace High Level Trace Low Level Trace Delay approx 85 ns	≥2 V		≤0.4 V
	8-bit Output High Level Low Level Delay 45 ns + Async. Trig. Duration	≥2 V		≤0.4 V

	•	ŧ
		į.
		[
		İ
		<b>†</b>
		1
		1
		<u> </u>
•		1
		i
		í i
		1
	j	1
		<b>{</b>
	ı	ŧ
		i i
	; ;	1
	•	l :
		į
	1 1	j
	î !	I
		:
	i I	į
		i
	1	
,	i	!
·		
	! !	
	1	
	1	
	1	
	!	
	!	
	1	
	; ;	
	i !	

## **SECTION V**

## **ADJUSTMENTS**

## 5-1. INTRODUCTION.

5-2. This section contains a complete adjustment procedure for the 1615A. Perform the adjustment procedure only after instrument repairs. The adjustments can be made separately. These adjustments should not be part of a periodic maintenance program.



Read the Safety Summary at the front of this manual before performing adjustment procedures.

## 5-3. EQUIPMENT REQUIRED.

5-4. A list of recommended test equipment is provided in Section I of this manual.

## 5-5. PREADJUSTMENT PROCEDURES.

- a. Disconnect 1615A power cord.
- b. Remove 1615A top cover.
- c. Remove 1615A left side cover. (See figure 5-6.)

# CAUTION

The adjustments are performed with the top and left side covers removed. Use care to avoid shorting or damaging internal parts of the instrument.

- d. Reconnect 1615A power cord.
- e. Press LINE switch to on position. The ON lamp should light.

## **ADJUSTMENTS**

# 5-6. 5-VOLT POWER SUPPLY ADJUSTMENTS. (See figure 5-6 and schematic 2.)

- a. Connect multimeter to test point +5 (A7TP2) and GND (A7TP4).
- b. Adjust A7R12 for +5.13 volts on multimeter.
- c. Connect multimeter to test point -5 (A7TP3) and GND (A7TP4).
- d. Adjust A7R22 for -5.3 volts on multimeter.

#### **ADJUSTMENTS**

#### 5-7. DISPLAY ALIGNMENT.

- 5-8. Normally it is not necessary to perform this procedure unless the CRT has been replaced.
  - a. Press LINE switch to off position and disconnect power cord.
  - b. Remove screw that secures post-accelerator lead to CRT shield.
  - c. Loosen four screws that hold CRT shield to main deck.
  - d. Remove CRT shield.
  - e. Loosen clamp on yoke L1.
  - f. Reconnect power cord and press LINE switch to on position.
  - g. Rotate yoke L1 so that horizontal lines on display are parallel with top and bottom of display window.
  - h. Press LINE switch to off position and disconnect power cord.
  - i. Tighten clamp on yoke L1.

#### CAUTION

Hand-tighten only. Excessive tightening will damage CRT.

- j. Reinstall CRT shield and post-accelerator lead holder.
- k. Reconnect power cord and press LINE switch to on position.

## 5-9. DISPLAY ADJUSTMENT. (See figure 5-7 and schematic 3.)

- a. Press TIMING DIAG key.
- b. Turn contrast adjustment A13R61 fully clockwise. This control is a service aid only. For normal operation, A13R61 should be fully clockwise.
- c. Slowly adjust intensity control A13R60 clockwise until retrace lines can be seen. Then return A13R60 counter-clockwise until desired brightness is obtained.

# CAUTION

Excessive intensity will burn CRT phosphor, but this will not degrade display performance.

- d. If vertical lines cannot be seen, adjust contrast control A6R21 (figure 5-6) for desired display contrast.
- e. Adjust focus control A13R45 for best overall focus of display.
- f. Set horizontal size A13R6 and vertical size A13R18 fully counterclockwise.
- g. Adjust horizontal position A13R14 and vertical position A13R40 to center display.
- h. Adjust linearity control A13R23 so that characters in top and bottom lines of display are same height.
- i. Adjust horizontal size A13R6 and horizontal position A13R14 for 20 mm (0.8 in.) margin on each side of display.
- j. Adjust vertical size A13R18 and vertical position A13R40 for 5 mm (0.2 in.) margin at top and bottom.
- k. Repeat step h.

## **ADJUSTMENTS**

#### 5-10. TIMING ADJUSTMENTS. (See figures 5-1 and 5-8, and schematic 7A.)

- 5-11. Timing adjustments should only be checked and adjusted after repair of assembly A2 or a data acquisition malfunction.
  - a. Set LINE power switch to off position.
  - b. Remove assembly A2.
  - c. Intall extender board.
  - d. Install A2 on extender board.
  - e. Connect oscilloscope input A to A2TP1 and input B to A2TP2, the 8-bit clock strobe timing test points.
  - f. Connect clock probe input to SELF-TEST CLOCK and connect clock probe ground to COMMON on 1615A front panel.
  - g. Set LINE power switch to on position.
  - h. Press TRACE key. Oscilloscope should show waveforms in figure 5-1.




Figure 5-1. Timing Generator Clock Strobe Waveforms

- i. Adjust A2R10 (E20) for 21 ns between leading edges of A2TP1 and A2TP2 waveforms.
- j. Adjust A2R11 (E49) for 49.5 ns between leading edge of A2TP1 waveform and trailing edge of A2TP2 waveform.
- k. Connect oscilloscope input A to A2TP3 and input B to A2TP4, the 16-bit clock strobe timing test points.
- 1. Adjust A2R12 (A20) for 21 ns between leading edges of A2TP3 and A2TP4 waveforms.
- $m. \quad Adjust\ A2R11\ (A49)\ for\ 49.5\ ns\ between\ leading\ edge\ of\ A2TP3\ waveform\ and\ trailing\ edge\ of\ A2TP4\ waveform.$

# **ADJUSTMENTS**

## 5-12. FILTER WIDTH ADJUSTMENT. (See figures 5-2 through 5-6, and schematic 5A.)

- a. Press FORMAT SPECIFICATION key.
- b. Set up format specification according to figure 5-2.
- c. Press TRACE SPECIFICATION key.
- d. Set up trace specification according to figure 5-3.
- e. Connect instruments according to test setup in figure 5-4.




Figure 5-2. Format Specification for Filter Width Adjustment




Figure 5-3. Trace Specification for Filter Width Adjustment




Figure 5-4. Filter Width Adjustment Test Setup

## Model 1615A

# **ADJUSTMENTS**

- f. Adjust pulse generator to provide waveform with parameters as shown in figure 5-5.
- g. Set filter adjustment A4R20 fully clockwise.
- h. Press and release TRACE key.
- i. Readjust A4R20 counterclockwise until 1615A just triggers on 500-ns pulse.
- j. Repeat steps h and i to obtain the best adjustment of A4R20.





Figure 5-5. Filter Width Adjustment Waveform




A13R60 INTENSITY

> ● -CR8-● -CR6-

— R48 — — C32 — — C29 — — C28 —

NOTE: BASE AND EMIT ON Q1,Q6 AND Q VIEWED FROM T

Figure 5-6. Adjustment Locations, Top View








Figure 5-7. Adjustment Locations, Display Assembly A13

Figure 5-8. Timing Adjustment Locations, Assembly A2

# DETAIL A






MP52

Figure 6-1. 1615A Front Portion Exploded View

Replaceable Parts Model 1615A



MP49 MP48

CAPTIVE

MP47

OARD

Figure 6-2. 1615A Rear Portion Exploded View

Model 1615A Replaceable Parts

## **SECTION VI**

## REPLACEABLE PARTS

## 6-1. INTRODUCTION.

- 6-2. This section contains material lists for ordering replaceable parts. The material lists are divided into levels of assembly with the material list of parts used in the final assembly first followed by material lists for each of the subassemblies.
- 6-3. The information given for each part consists of the following:
  - a. Reference designation(s) assigned to the part(s).
  - b. Hewlett-Packard Part Number.
- c. Total qualtity of the part(s) used in the assembly.
  - d. Description of the part.

## 6-4. ORDERING INFORMATION.

6-5. To order a part listed in the material lists, quote the Hewlett-Packard Part Number, indicate the quantity required, and address the order to the nearest Hewlett-Packard Sales/Service Office.

6-6. To order a part that is not listed in the material lists, include the instrument model number, instrument serial number, a description of the part (including its function), and the number of parts required. Address the order to the nearest Hewlett-Packard office.

#### 6-7. DIRECT MAIL ORDER SYSTEM.

6-8. Within the USA, Hewlett-Packard can supply parts through a direct mail order system. Advantages of using the system are:

Direct ordering and shipment from the HP Parts Center in Mountain View, California.

No maximum or minimum on any mail order (there is a minimum order amount for parts ordered through a local HP office when the orders require billing and invoicing).

Prepaid transportation (there is a small handling charge for each order).

No invoices — to provide these advantages, a check or money order must accompany each order.

6-9. Mail order forms and specific ordering information is available through your local HP office.

Replaceable Parts Model 1615A




Figure 6-3. 1615A Frame Exploded View

Table 6-1. Replaceable Parts

<b>A</b> 1		$\sqcup$	Qty	Description	Code	Mfr Part Number
				CHASSIS PARTS		
45	01615-66501 01615-66502	5 6		BOARD ASSEMBLY, STATE DATA ACQ. BOARD ASSEMBLY, TRIGGER AND CLOCK	58480 58480	01615-66501 01615-66502
A3 A4 A5 A6 A7	01615-66503 01615-66504 01615-66517 01615-66516 01615-66513	7 8 1 2 9		BOARD ASSEMBLY, MEMORY BOARD ASSEMBLY, TIMING DATA ACO, BOARD ASSEMBLY, MICROPROCESSOR AND ROM BOARD ASSEMBLY, DISPLAY PROGRAMMER BOARD ASSEMBLY, POWER SUPPLY	58480 58480 58480 58480 58480	01615-66503 01615-66504 01615-66517 01615-66516 01615-66513
A8 A9 A10 A12 A13	01615-66508 01615-66509 01615-66510 01615-66512 01611-66503	2 3 6 8 3		BOARD ASSEMBLY, MOTHER BOARD ASSEMBLY, PROBE THRESHOLD/INPUT BOARD ASSEMBLY, KEYBOARD BOARD ASSEMBLY, EXTENDER BOARD ASSEMBLY, DISPLAY DRIVER	28480 28480 28480 28480	01615=66508 01615=66509 01615=66510 01615=66512 01611=66503
81	3160-0262	9	1	FAN=TBAX 54=CFM 105=125V 50/60=MZ	0653A	760-125×L-2182-11115
C <sub>1</sub>	0160-4026	8	i	CAPACITOR-FXD .2UF +-20% 250VDC PPR	28480	0160-4026
CR1 CR2	1901-0768 1906-0093	0 4	1 1	DICDE-HV RECT 20KV 600UA 300N8 DICDE-FW BRDG 100V 35A	27777 04713	H617 MDA3501
D81	1990-0524	3	1	LED_VISIBLE LUM_INTE1MCD IF=20MA-MAX	28480	5082-4550
E1	0340-0511	0	4	INSULATOR-XSTR KAPTON USED ON Q1 AND 2, U1 AND 2	28480	0340-0511
E2	01615-01204 0360-0001	9 <b>5</b>	1 1	STRAP-GROUNDING, BETWEEN MP40 AND MP41 CRT CLAMP GROUNDING	28480 28480	01615-01204 0360-0001
F1 F1	2110-0014 2110-0303	3	1 1	FUSE 4A 250V 8L0-BL0 1,25%,25 UL FUSE 2A 250V 8L0-BL0 1,25%,25 UL	75915 28480	313004 2110-0303
H1	0520-0127 0590-0076 1251-0218	6	2 4 8	SCREM-MACH 2-56 .188-IN-LG PAN-HD-POZI NUT-HEX-PLSTC LKG 4-40-THD .143-IN-THK LOCK-8U8MIN D CONN	00000 28480 28480	ORDER BY DESCRIPTION 0590-0076 1251-0218
H3	2190-0011	8	4	(ATTACH HARDWARE FOR J5 THRU J6) WASHER-LK INTL T NO. 10 .195-IN-ID (FOR A8C1, A8C2)	28480	2190=0011
H5 H6	2190-0016 2190-0017	3 4	4 5	WASHER-LK INTL T 3/8 IN .377-IN-ID WASHER-LK HLCL NO. 8 .168-IN-ID	28480 28480	2190=0016 2190=0017
H7 H8 H9	2190-0019 2190-0037 2190-0045	8 8	1 2	WASHER-LK HICL NO. 4 115-IN-ID WASHER-LK INTL T 1/2 IN .512-IN-ID WASHER-LK HLCL NO. 2 .088-IN-ID	28480 28480 28480	2190=0019 2190=0037 2190=0045
H10 H11	2190-0910 2200-0101	6 0	5	WASHER-LK INTL T NO. 4 .12=IN-ID SCREW-MACH 4-40 .188=IN-LG PAN-HD-POZI	28480 00000	2190=0910 ORDER BY DESCRIPTION
H12	2200-0103 2200-0105	2	a 11	(FOR MP82) 8CREW-MACH 4-40 .25-IN-LG PAN-HD-POZI 8CREW-MACH 4-40 .312-IN-LG PAN-HD-POZI	00000	ORDER BY DESCRIPTION ORDER BY DESCRIPTION
H14 H15	2200-0109 2200-0141	8.	12	SCREW-MACH 4-40 .438-IN-LG PAN-HD-POZI SCREW-MACH 4-40 .312-IN-LG PAN-HD-POZI	00000	ORDER BY DESCRIPTION ORDER BY DESCRIPTION
H16 H17	2200-0143 2360-0115	0 4	a	(FOR J5) 8CREW-MACH 4-40 .375-IN-LG PAN-HD-POZI 8CREW-MACH 6-32 .312-IN-LG PAN-HD-POZI	00000	ORDER BY DESCRIPTION ORDER BY DESCRIPTION
H18 H20	2360-0117 2360-0197	6	. 2	SCREW-MACH 6-32 .375-IN-LG PAN-HD-POZI SCREW-MACH 6-32 .375-IN-LG PAN-HD-POZI	00000	ORDER BY DESCRIPTION ORDER BY DESCRIPTION
H21 H22	2360=0203 2420=0001	1 5	4	(TOP OF CRT CURVED SHIELD) SCREW-MACH 6-32 ,625-IN-LG PAN-HD-POZI NUT-HEX-W/LKWR 6-32-THD ,109-IN-THK	00000	ORDER BY DESCRIPTION ORDER BY DESCRIPTION
H23	2510-0043	6	13	SCREW-MACH 8-32 .312-IN-LG PAN-HD-POZI	00000	ORDER BY DESCRIPTION
H24 H25	2510-0111 2510-0137	9	1 4	(HOLO MAIN DECK TO MP63)  SCREW-MACH 8-32 .75-IN-LG PAN-HD-POZI  SCREW-MACH 8-32 .275-IN-LG PAN-HD-POZI  SCREW-MACH 8-32 .25-IN-LG 100 DEG	00000 20000 28480	ORDER BY DESCRIPTION ORDER BY DESCRIPTION 2510-0192
H26 H27	2510=0192 2680=0099	1	4	SCREW-MACH 8-32 .25=1N=LG 100 DEG SCREW-MACH 10-32 .375=IN=LG PAN=HD=POZI	00000	ORDER BY DESCRIPTION
H28 H29	2680=0172 2950=0001	1 8 .	2 4	(FOR 48C1, 48C2)  SCREW-MACH 10-32 .375-IN-LG 100 DEG  NUT-HEX-DBL-CHAM 3/8-32-THD .094-IN-THK  WA8MER-FL MTLC NO 8 .172-IN-ID	28480 00000 28480	2680=0172 ORDER BY DESCRIPTION 3050=0001
H30	3050-0001	2	1	WASHER-FL MTLC NO. 6 .147-IN-ID	28480	3050=0010
H32 H33 H34	3050-0152 3050-0235 3050-0791	3 6	3	WASHER-SHLDR NO, B .172-IN-ID .438-IN-DD WASHER-FL MTLC NO. 4 .117-IN-ID INSULATOR-X8TR NYLON	28480 28480 28480	3050-0152 3050-0235 3050-0791
H35	3050-0931	6	5	WASHER-FL NM 1 1/8 IN 1.125-IN-ID (FOR ABC1, ABC2)	58480	3050-0931
J <sub>1</sub> J2 J3 J4 J5	1250-0083 1250-0083 1250-0083 1250-0083 1251-4470	1 1 1 0		CONNECTOR-RF BNC FEM SGL-HOLE-FR 50-DHM CONNECTOR-RF BNC FEM SGL-HOLE-FR 50-DHM CONNECTOR-RF BNC FEM SGL-HOLE-FR 50-DHM CONNECTOR-RF BNC FEM SGL-HOLE-FR 50-DHM CONNECTOR-AC PWR CEE-22 MALE REC-FLG	28480 28480 28480 28480 28480	1250=0083 1250=0083 1250=0083 1250=0083 1251=#470

Table 6-1. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
L1	01611-61603	4	1	YOKE ASSEMBLY, CRT	28480	01611-61603
MP1 MP2 MP3 MP4 MP5	5041-0735 5041-0665 5041-0661 5041-0955 5041-0954	1 6 2 7 6	1 1 1 1	KEYCAP FORMAT SPECIFICATION KEYCAP TRACE SPECIFICATION KEYCAP LIST KEYCAP TIMING DIAG KEYCAP CHAN SEQ	28480 28480 28480 28480 28480	5041-0735 5041-0665 5041-0661 5041-0953 5041-0954
МР6 МР7 МР8 МР9 МР10	5041-0763 5041-0667 5041-0667 5041-0666 5041-0043	5 8 8 7 4	i 2 1	KEYCAP AT TRIG WORD KEYCAP ROLL DISPLAY ARROW KEYCAP ROLL DISPLAY ARROW KEYCAP FIELD SELECT KEYCAP D	28480 28480 28480 28480	5041=0763 5041=0667 5041=0667 5041=0666 5041=0043
MP11 MP12 MP13 MP14 MP15	5041-0044 5041-0045 5041-0040 5041-0041 5041-0042	5 6 1 2 3	1 1 1 1	KEYCAP E KEYCAP F KEYCAP A KEYCAP B KEYCAP C	28480 28480 28480 28480	5041=0044 5041=0045 5041=0040 5041=0041 5041=0042
MP16 MP17 MP18 MP19 MP20	5041-0956 5041-0682 5041-0683 5041-0684 5041-0820	8 7 8 9 5	1 1 1 1	KEYCAP X DON'T CARE KEYCAP 7 KEYCAP 8 KEYCAP 9 KEYCAP DECIMAL POINT	28480 28480 28480 28480	5041=0956 5041=0682 5041=0683 5041=0684 5041=0820
MP21 MP22 MP23 MP24 MP25	5041-0679 5041-0680 5041-0681 5041-0685 5041-0676	2 5 6 9	1 1 1 1	KEYCAP 4 KEYCAP 5 KEYCAP 6 KEYCAP 7 KEYCAP 1	28480 28480 28480	5041-0679 5041-0680 5041-0681 5041-0685 5041-0676
MP26 MP27 MP28 MP29 MP30	5041-0677 5041-0678 5041-0301 5041-0660 5041-0659	0 1 7 1	1 1 1 1	KEYCAP 2 KEYCAP 3 KEYCAP BLANK KEYCAP DECR KEYCAP INCR	28480 28480 28480	5041=0677 5041=0678 5041=0301 5041=0660 5041=0659
MP31 MP32 MP33 MP34 MP35	5041-0686 5041-0686 5041-0686 5041-0686 5041-0631	1 1 1 1 6	4	KEYCAP CURSOR ARROW KEYCAP CURSOR ARROW KEYCAP CURSOR ARROW KEYCAP CURSOR ARROW KEYCAP TRACE	28480 28480 28480 28480	5041-0686 5041-0686 5041-0686 5041-0686 5041-0681
MP36 MP37 MP38 MP39 MP40	5041-0664 0370-2989 01615-00201 01615-04101 01615-01201	5 3 4 1 6	1 1 1 1	KEYCAP STOP KEYCAP LINE POWER SWITCH PANEL, KEYBOARD COVER, KEYBOARD, BOTTOM BRACKET, PROBE CONNECT	28480 28480 28480 28480	5041-0664 0370-2989 01615-00201 01615-04101 01615-01201
MP41 MP42 MP43 MP44 MP45	\$040-0564 1400-0547 1400-0540 01615-00203 01615-01202	2 1 4 6 7	1 1 1 1	SUPPORT KEYBOARD CL=LED=MTG RETAINER RING=LED CLIP 0.270=IN SERRATED PANEL, INPUT BRACKET, PC BOARD FRONT	28480 28480 28480 28480 28480	\$040=0564 1400=0547 1400=0540 0161\$=00203 0161\$=01202
MP46 MP47 MP48 MP49 MP50	01611-24101 01611-00602 01611-00601 1400-0335 01615-00101	9 5 4 5 3	1 1 1 1 1	SAFETY SMIELD, CRT SMIELD, CRT, FLAT SMIELD, CRT CURVED CABLE TIE 1.75=DIA .188=#D NYL MAIN DECK	28480 28480 28480 28480 28480	01611=24101 01611=00602 01611=00601 1400=0335 01615=00101
MP51 MP52 MP53 MP54 MP55	01615-04103	8 3 3 7	1 1 1 1	BRACKET, LINE SWITCH MOUNTING COUPLER, LINE POWER SWITCH SMAPT, LINE POWER SWITCH COVER, MP-IB CONNECTOR PANEL, REAR	28480 28480 28480 28480 28480	01615-01203 01830-23201 01611-23701 01615-04103 01615-00204
MP56 MP57 MP58 MP59 MP60	3160-0092 01615-21101 5040-7201 5020-8805 5040-7202	3 7 8 8	1 1 4 1 1	FINGER GUARD MEAT SINK POOT(STANDARD) FRAME FRONT TRIM, TOP	28480 28480 28480 28480	3160-0092 01615-21101 5040-7201 5020-8805 5040-7202
MP61 MP62 MP63 MP64 MP65	5001-0440 5060-9846 5020-8836 5060-9883 5060-9803	1 3 5 8 2	2 1 4 1	TRIM, SIDE COVER BOTTOM STRUT CORNER COVER SIDE WITH HANDLE STRAP HANDLE ASSEMBLY	28480 28480 28480 28480 28480	5001=0440 5060=9846 5020=8836 5060=9863 5060=9863
ЧР66 МР67 МР68 ЧР69 МР70	5040-7219 5040-7220 5020-8806 5061-1953 5060-9916	8 1 9 8	1 1 1 1	PRONY REAR FRAME REAR COVER TOP COVER SIDE PERFORATED	26480 26480 26480 28480 28480	5040-7219 5040-7220 5020-8806 5061-1953 5060-9916
MP71 MP72 MP73	1400-0016 0340-0553 1400-0090	0	1 3 1	CLAMP-CABLE TS-DIA S-HD NYL INSULATOR-FLG-BBHG NYLON BLACK (FOR ADJUST POTS ON A9) FUSEHOLDER COMPONENT FOR USE ON (FOR XF1)	28480 28480 28480	1400=0016 0340=0553 1400=0090

Table 6-1. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
MP74	1400-0916 1540-0325	8 9	2	CLAMP-CABLE .255-DIA .5-MD ABB (FOR FAN POWER CABLE) CASE-CRYGPVC 16LG 9.25MD 3DP (FOR ACCESSORIES)	95987 28480	HPC-25 1540+0325
MP77 MP78 MP79 MP80	5040-0588 5951-1125 7120-1254 7120-4184 7120-6264	0 4 1 2 3	1 1 1 2	EXTERNAL, SLIP-ON  LABEL:SERIAL NO.  NAMEPLATE .312-IN-HD .54-IN-LG AL  LABEL-IDENTIFICATION 1-IN-HD 2.5-IN-LG  LABEL (ON TRANSFORMER ON A13)	28480 28480 28480 28480	5040-0588 5951-1125 7120-1254 7120-4184 7120-6284
MP81 MP82	7120-6491	8	1	LABEL, BELOW KEYBOARD  COVER, PROBE CABLE BEHIND MP40, INSIDE 62	28480 28480	7120-6491 01615-04102
01	1854-0768	9	5	TRANSISTOR NPN SI PDB90W FT=3MHZ	04713	MJE1661
81	1854-0768	3	_	TRANSISTOR NPN SI PD#90W FT#3MHZ RESISTOR 1K 1% 125W F TC#0++100	04713	MJE1661 C4-1/8-T0-1001-F
R2 R3 R4	0757-0280 0757-0280 0757-0280 0687-4751	3 2	1	RESISTOR 1K 1X ,125W F TC=0+-100 RESISTOR 1K 1X ,125W F TC=0+-100 RESISTOR 4,7M 10X ,5W CC TC=0+1000	24546 24546 01121	C4=1/8=T0=1001=F C4=1/8=T0=1001=F E84751
81	3101-1720	2	1	SWITCH-PB DPDT 4A 250VAC	28480	3101-1720
T1	9100-4034	1	1	TRANSFORMER-POWER PRI: 100/120/220/240	28480	9100=4034
n5 n1	1826-0221 1826-0147	0	1 1	IC V RGLTR TO=220 IC 7812 V RGLTR TO=220	04713 04713	MC7912CT MC7812CP
V1	5061-1250	9	1	CRT	28480	5061=1250
W1	8120-1521	6	1	CABLE ABBY 19AWG 3-CNDCT JGK-JKT (BEE SECTION 2 FOR OTHER POWER CORDS)	28480	8120-1521
W2 W3 W4 W5	01611-61602 01615-61610 01615-61601 01615-61619	3 7 6 6	1 2 1 1	CABLE, CRT CABLE ASSEMBLY, 5VPS A7 TO Q2 CABLE, CLOCK PROBE CABLE, CLOCK PROBE CABLE ASSEMBLY, PROBE POD 3	28480 26480 28480 28480	01611-61602 01615-61610 01615-61601 01615-61619
W6 W7 W8 W9 W10	01615-61618 01615-61617 01600-61616 01607-61613 01615-61610		1 1 1 1	CABLE ASSEMBLY, PROBE POD 2 CABLE ASSEMBLY, PROBE POD 1 CABLE ASSEMBLY, A7 TO U1 CABLE ASSEMBLY, A7 TO U2 CABLE ASSEMBLY, 5VPS A7 TO Q1	28480 26480 28480 28480 28480	O1615-61618 O1615-61617 O1600-61616 O1607-61613 O1615-61613
W11 W12 W13 W14 W15	01615=61609 01615=61613 8120=2309 01615=61608 01615=61611	4 0 0 3 6	1 1 1 2	CABLE ASSEMBLY, BRIDGE T: TO CR2 AND AS CABLE ASSEMBLY, LINW POWER SWITCH CABLE, INTERCONNECT AS TO AS CABLE ASSEMBLY, GROUND STRAP, LONG	28480 28480 28480 28480 28480	01615-61609 01615-61613 8120-2309 01615-61608 01615-61611
W16 W17	01615-61611 01615-61612	8 9	1	CABLE ASSEMBLY, GROUND STRAP, LONG CABLE ASSEMBLY, GROUND STRAP, SHORT	28480 28480	01615-61611 01615-61612
XF1MP1 XF1MP2	2110=0465 2110=0467	8 0	1 1	FUSEHOLDER CAP EXTR PST; BAYONET; 20A NUT-HEX 1/2-28 THD 0.688 A/F	28480 75915	2110=046 <b>5</b> 903=070
XF1MP3	2110-0470	5	1	FUSEHOLDER BODY EXTR PST; BAYONET; TND	75915	345003=010

 $Table \ 6\text{-}1. \ Replaceable \ Parts \ (Cont'd)$ 

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A1 A1C1 A1C2 A1C3 A1C4 A1C5	01615-66501 0160-2055 0160-2055 0160-2055 0160-2055 0160-3443	5 0000	i 112 14	BOARD ASSEMBLY, STATE DATA ACG.  CAPACITOR-FXD .01UF +80-20X 100VDC CER CAPACITOR-FXD .01UF +80-20X 100VDC CER CAPACITOR-FXD .01UF +80-20X 100VDC CER CAPACITOR-FXD .01UF +80-20X 50VDC CER CAPACITOR-FXD .1UF +80-20X 50VDC CER	58480 58480 58480 58480 58480	01615-66501 0160-2055 0160-2055 0160-2055 0160-2055 0160-3443
A1C6 A1C7 A1C8 A1C9 A1C10	0160-2055 0160-2055 0160-3443 0160-3443 0160-2055	9 1 1 9		CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .1UF +80-20% 50VDC CER CAPACITOR-FXD .1UF +80-20% 50VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER	28480 28480 28480 28480	0160=2055 0160=2055 0160=3443 0160=3443 0160=2055
A1C11 A1C12 A1C13 A1C14 A1C15	0160-2055 0160-0229 0160-0229 0160-3443 0160-2055	9 7 7 1 9	12	CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD 33UF++10% 10VDC TA CAPACITOR-FXD 33UF++10% 10VDC TA CAPACITOR-FXD .1UF +80-20% 50VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER	28480 56289 56289 28480 28480	0160-2055 1500336x901082 1500336x901082 0160-3443 0160-2055
A1C16 A1C17 A1C18 A1C19 A1C20	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055	9999		CAPACITOR-FXD .01UF +80-20X 100VDC CER	28480 28480 28480 28480	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055
A1C21 A1C22 A1C23 A1C24	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055	9999		CAPACITOR-FXD .01UF +80-20% 100VDC CER	28480 28480 28480 28480 28480	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055
A1C26 A1C27 A1C28 A1C29 A1C30	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055	0000		CAPACITOR=FXD .01UF +80-20% 100VDC CER	28480 28480 28480 28480 28480	0160=2055 0160=2055 0160=2055 0160=2055 0160=2055
A1C31 A1C32 A1C33 A1C34 A1C35	0160-2055 0160-2055 0160-2055 0160-3466 0160-3443	99981	1	CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD 100PF +-10% 1KYDC CER CAPACITOR-FXD .1UF +80-20% 50VDC CER	28480 28480 28480 28480	0160-2055 0160-2055 0160-2055 0160-3466 0160-3443
A1C36 A1C37 A1C38 A1C39 A1C40	0160-3443 0160-3470 0160-3470 0160-3470 0160-3470	1 4 4 4 4	4	CAPACITOR-FXD .1UF +80-20% 50VDC CER CAPACITOR-FXD .01UF +80-20% 50VDC CER CAPACITOR-FXD .01UF +80-20% 50VDC CER CAPACITOR-FXD .01UF +80-20% 50VDC CER CAPACITOR-FXD .01UF +80-20% 50VDC CER	28480 28480 28480 28480	0160-3443 0160-3470 0160-3470 0160-3470 0160-3470
A1CR1 A1CR2 A1CR3	1901-0535 1901-0535 1901-0535	9 9	6	DIODE-8CHOTTKY DIODE-8CHOTTKY DIODE-8CHOTTKY	28480 28480 28480	1901-0535 1901-0535 1901-0535
A1P1 A1P2 A1P3	1251-4542 1251-4542 1251-4542	777	3	CONNECTOR 26-PIN M POST TYPE CONNECTOR 26-PIN M POST TYPE CONNECTOR 26-PIN M POST TYPE	28480 28480 28480	1251-4542 1251-4542 1251-4542
A101 A102	1853-0036 1853-0036	5	5	TRANSISTOR PNP SI PDB310MW FTB250MHZ TRANSISTOR PNP SI PDB310MW FTB250MHZ	28480 28480	1853-0036 1853-0036
A:R: A:R: A:R: A:R: A:R: A:R:	0757-0264 0757-0262 0696-3446 0757-0280 0757-0280	75333	30 13 2 78	RESISTOR 150 1% .125W F TC=0+-100 RESISTOR 221 1% .125W F TC=0+-100 RESISTOR 383 1% .125W F TC=0+-100 RESISTOR 1% 1% .125W F TC=0+-100 RESISTOR 1% 1% .125W F TC=0+-100	24546 24546 24546 24546	C4=1/8=T0=1S1=F C4=1/8=T0=221R=F C4=1/8=T0=383R=F C4=1/8=T0=1001=F C4=1/8=T0=1001=F
A1R9. A1R10 A1R11 A1R12 A1R13	0757-0264 0757-0262 0757-0264 0757-0262 0757-0262	7 5 7 5 5		RESISTOR 150 1% .125W F TC=0+-100 RESISTOR 221 1% .125W F TC=0+-100 RESISTOR 150 1% .125W F TC=0+-100 RESISTOR 221 1% .125W F TC=0+-100 RESISTOR 221 1% .125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-151-F C4-1/8-T0-221R-F C4-1/8-T0-151-F C4-1/8-T0-221R-F C4-1/8-T0-221R-F
A1R14 A1R15 A1R16 A1R17 A1R18	0757-0282 0757-0428 0757-0428 0757-0418 0757-0280	51103	<b>2</b>	RESISTOR 221 1% .125W F TC=0+=100 RESISTOR 1.62K 1% .125W F TC=0+=100 RESISTOR 1.62K 1% .125W F TC=0+=100 RESISTOR 619 1% .125W F TC=0+=100 RESISTOR 1K 1% .125W F TC=0+=100	24546 24546 24546 24546	C4-1/8-T0-221R-F C4-1/8-T0-1621-F C4-1/8-T0-1621-F C4-1/8-T0-619R-F C4-1/8-T0-1001-F
A1R19 A1R20 A1R21 A1R22 A1R23	0757-0280 0757-0433 0757-0442 0757-0902 0698-4157	36965	1 13 4 12	RESISTOR 1K 1% ,125W F TC=0+-100 RESISTOR 3,32K 1% ,125W F TC=0+-100 RESISTOR 10K 1% ,125W F TC=0+-100 RESISTOR 120 2% ,125W F TC=0+-100 RESISTOR 10K ,1% ,125W F TC=0+-50	24546 24546 24546 24546	C4=1/8=70=1001=F C4=1/8=70=3321=F C4=1/8=70=1002=F C4=1/8=70=121=G 0698=4157
A1R24 A1R25 A1R26 A1R27 A1R28	0757-0442 0757-0442 0757-0441 0698-5573 0698-4157	9 9 8 1 5	4	RESISTOR 10K 1% .125W F TC=0+=100 RESISTOR 10K 1% .125W F TC=0+=100 RESISTOR 6.25K 1% .125W F TC=0+=100 RESISTOR 50K .5% .125W F TC=0+=100 RESISTOR 10K .1% .125W F TC=0+=50	24546 24546 24546 24546	C4=1/8=T0=1002=F C4=1/8=T0=1002=F C4=1/8=T0=8251=F C4=1/8=T0=8251=F C4=1/8=T0=8002=D 0698=4157

Model 1615A Replaceable Parts

Table 6-1. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A1R29 A1R30 A1R31 A1R32 A1R33	0698-4157 0757-0902 0698-4157 0757-0442 0757-0442	5 6 5 9 9		RESISTOR 10K .1% .125W F TC=0+-50 RESISTOR 120 2% .125W F TC=0+-100 RESISTOR 10K .1% .125W F TC=0+-50 RESISTOR 10K 1% .125W F TC=0+-100 RESISTOR 10K 1% .125W F TC=0+-100	28480 24546 28480 24546 24546	0698-4157 C4-1/8-T0-121-G 0698-4157 C4-1/8-T0-1002-F C4-1/8-T0-1002-F
A1R34 A1R35 A1R36 A1R37 A1R38	0757=0441 0698=5573 0698=4157 0698=4157 0757=0902	8 1 5 5		RESISTOR 8.25K 1% .125W F TC=0+-100 RESISTOR 50K .5% .125W F TC=0+-100 RESISTOR 10K .1% .125W F TC=0+-50 RESISTOR 10K .1% .125W F TC=0+-50 RESISTOR 120 2% .125W F TC=0+-100	24546 24546 26480 28480 24546	C4-1/8-T0-8251-F C4-1/8-T0-5002-D 0698-4157 0698-4157 C4-1/8-T0-121-G
A1R39 A1R40 A1R41 A1R42 A1R43	0698-4157 0757-0442 0757-0442 0757-0441 0698-5573	5 9 8 1		RESISTOR 10K .1% .125% F TC=0+=50 RESISTOR 10K 1% .125% F TC=0+=100 RESISTOR 10K 1% .125% F TC=0+=100 RESISTOR 8.25K 1% .125% F TC=0+=100 RESISTOR 50K .5% .125% F TC=0+=100	28480 24546 24546 24546 24546	0698=4157 C4=1/8=70=1002=F C4=1/8=70=1002=F C4=1/8=70=8251=F C4=1/8=70=5002=D
A1R44 A1R45 A1R46 A1R47 A1R48	0698-4157 0698-4157 0757-0442 0757-0442	5 5 9 9 8		RESISTOR 10K .1% .125W F TC=0+=50 RESISTOR 10K .1% .125W F TC=0+=50 RESISTOR 10K 1% .125W F TC=0+=100 RESISTOR 10K 1% .125W F TC=0+=100 RESISTOR 3.25K 1% .125W F TC=0+=100	24546 24546 24546 28480 28480	0698=4157 0698=4157 C4-1/8-T0=1002=F C4-1/8-T0=1002=F C4-1/8-T0=8251=F
A1R49 A1R50 A1R51 A1R53	0698-5573 0698-4157 0698-4157 0698-4157 0757-0902	15556		RESISTOR 50K .5% .125W F TC=0+=100 RESISTOR 10K .1% .125W F TC=0+=50 RESISTOR 10K .1% .125W F TC=0+=50 RESISTOR 10K .1% .125W F TC=0+=50 RESISTOR 120 2% .125W F TC=0+=100	24546 28480 28480 28480 24546	C4-1/8-T0-5002-D 0698-4157 0698-4157 0698-4157 C4-1/8-T0-121-G
A1R54 A1R55 A1R56 A1R57	0757-0280 0757-0284 0757-0282 0757-0282	3 7 5		RESISTOR 1K 1% 125W F TC=0+=100 RESISTOR 150 1% 125W F TC=0+=100 RESISTOR 221 1% 125W F TC=0+=100 RESISTOR 221 1% 125W F TC=0+=100	24546 24546 24546	C4-1/8-T0=1001=F C4-1/8-T0=151=F C4-1/8-T0=821R=F C4-1/8-T0=221R=F
A1TP1 A1TP2 A1TP3	0360-0535 0360-0535 0360-0535	0	39	TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB	00000	ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION
A1U1 A1U2 A1U3 A1U4 A1U5	1816-1092 1816-1092 1816-1092 1816-1092 1816-1092	4 4 4 4	32	IC MEMORY	28480 28480 28480 28480 28480	1816=1092 1816=1092 1816=1092 1816=1092 1816=1092
A1U6 A1U7 A1U8 A1U9 A1U10	1816=1092 1816=1092 1816=1092 1816=1092 1816=1092	4 4 4 4 4		IC MEMORY	28480 28480 28480 28480 28480	1816=1092 1816=1092 1816=1092 1816=1092 1816=1092
A1U11 A1U12 A1U13 A1U14 A1U15	1816-1092 1816-1092 1816-1092 1816-1092 1816-1092	5 5 4		IC MEMORY IC MEMORY IC MEMORY IC MEMORY IC MEMORY IC MEMORY	28480 28480 28480 28480 28480	1816-1092 1816-1092 1816-1092 1816-1192 1816-1092
A1U16 A1U17 A1U18 A1U19 A1U20	1816=1092 1816=1335 1820=2010 1820=2010 1816=1335	8 7 7 8	11	IC MEMORY IC TTL \$ 256-BIT RAM 11-N8 IC IC IC IC IC TTL \$ 256-BIT RAM 11-NS	28480 04713 28480 26480 04713	1816-1092 MCM10152L 1820-2010 1820-2010 MCM10152L
41U21 41U22 A1U23 A1U24 A1U25	1820=2010 1820=2010 1820=1238 1820=1238 1820=1475	7 7 9 9 6		IC IC IC MUXR/DATA-SEL TTL LS 4-TD-1-LINE DUAL IC MUXR/DATA-SEL TTL LS 4-TD-1-LINE DUAL IC CNTR TTL S SIN SYNCHRO POS-EDGE-TRIG	28480 28480 01295 01295 07263	1820-2010 1820-2010 8774L8253N 8774L8253N 93816DC
A1U26 A1U27 A1U28 A1U29 A1U30	1870=1475 1820=1238 1820=1238 1820=1475 1820=1475	69966		IC CNTR TTL S BIN SYNCHRO POS-EDGE-TRIG IC MUXR/DATA-SEL TTL LS 4-TO-1-LINE DUAL IC MUXR/DATA-SEL TTL LS 4-TO-1-LINE DUAL IC CNTR TTL S BIN SYNCHRO POS-EDGE-TRIG IC CNTR TTL S BIN SYNCHRO POS-EDGE-TRIG	07263 01295 01295 07263 07263	93816DC 8N74L8253N 8N74L8253N 93816DC 93816DC
A1U31 A1U32 A1U33 A1U34 A1U35	1820=1788 1820=1788 1820=1788 1820=1788 1820=1399	4 3		IC CNTR ECL BIN SYNCHRO POS-EDGE-TRIG IC CNTR ECL BIN SYNCHRO POS-EDGE-TRIG IC CNTR ECL BIN SYNCHRO POS-EDGE-TRIG IC CNTP ECL BIN SYNCHRO POS-EDGE-TRIG IC CFF ECL D-TYPE COM CLOCK HEX	07263 07263 07263 07263 04713	F10016DC F10016DC F10016DC F10016DC MC10176P
A1U36 A1U37 A1U38 A1U39 A1U40	1820=1400 1820=0802 1820=1400 1820=0802 1820=1400	7 1 7 1 7		IC GATE ECL AND GUAD 2-INP IC GATE ECL NOR GUAD 2-INP IC GATE ECL NOR GUAD 2-INP IC GATE ECL NOR GUAD 2-INP IC GATE ECL AND GUAD 2-INP	04713 04713 04713 04713 04713	MC10104P MC10102P MC10104P MC10104P MC10104P
A1U41 A1U42 A1U43 A1U44 A1U45	1820=0802 1820=2010 1820=1425 1820=0681 1820=1372	1 7 6 4 2	9	IC GATE ECL NOR QUAD 2-INP IC IC SCHMITT-TRIG TIL LS NAND QUAD 2-INP IC GATE TIL S NAND QUAD 2-INP IC FF TIL S J-K BAR CLEAR DUAL	04713 28480 01295 01295 07263	MC10102P 1820=2010 SN74L8132N SN74800N 748109DC

 $Table\ 6\text{-}1.\ Replaceable\ Parts\ (Cont'd)$ 

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A1U46 A1U47 A1U48 A1U46 A1U50	1820-0809 1820-0809 1820-0809 1820-0809 1820-0809	8 8 8 8	7	IC RCVR ECL LINE RCVR QUAD 2-INP	04713 04713 04713 04713 04713	MC10115P MC10115P MC10115P MC10115P MC10115P MC10115P
41051 41052 41053 41054 41055	1820-0809 1820-1399 1820-1399 1820-1399 1820-1399	8 3 3 3		IC RCVR ECL LINE RCVR QUAD 2-INP IC FF ECL D-TYPE COM CLOCK HEX	04713 04713 04713 04713 04713	MC10115P MC10176P MC10176P MC10176P MC10176P
1 U56 1 U57 1 U58 1 U59 1 U60	1820-1173 1826-0524 1826-0524 1810-0273 1810-0273	1 6 6 9 9	26 5	IC XLTR ECL TTL-TO-ECL QUAD 2-INP IC OP AMP GP QUAD 14-DIP-P IC OP AMP GP QUAD 14-DIP-P NETWORK-RES 10-SIP470.0 OHM X 9 NETWORK-RES 10-SIP470.0 OHM X 9	04713 27014 27014 01121 01121	MC10124L LM324AN LM324AN 2104471 2104471
1061 1062 1063 1064 1065	1610-0273 1610-0273 1610-0273 1610-0273 1610-0273	9 9 9 9		NETWORK-RES 10-81P470.0 OHM X 9	01121 01121 01121 01121 01121	2104471 2104471 2104471 2104471 2104471
1 <sup>U</sup> 66 1 <sup>U</sup> 67	1810-0273 1810-0273	9		NETWORK-RES 10-SIP470,0 DHM X 9 NETWORK-RES 10-SIP470.0 DHM X 9	01121	210A471 210A471
1 XU17 1 XU20	1200-0607 1200-0607	0	19	SOCKET-IC 16-CONT DIP-SLDR SOCKET-IC 16-CONT DIP-SLDR	28480 28480	1200-0607 1200-0607
ė	01615-66502	6	1	BOARD ASSEMBLY, TRIGGER AND CLOCK	28480	01615-66502
12C1 12C2 12C3 12C4 12C5	0180-0229 0180-0229 0160-2055 0160-2200 0160-3446	7 7 9 6 4	4 1	CAPACITOR=FXD 33UF+=10% 10VDC TA CAPACITOR=FXD 33UF+=10% 10VDC TA CAPACITOR=FXD .01UF +80=20% 100VDC CER CAPACITOR=FXD 43PF +=5% 300VDC MICA CAPACITOR=FXD 220PF +=10% 1KVDC CER	56289 56289 28480 28480 28480	1500336x401082 1500336x401082 0160-2055 0160-2200 0160-3446
2C6 2C7 2C8 2C9 2C10	0160-2200 0140-0192 0140-0198 0140-0192 0140-0198	6 9 5 9 5	3 2	CAPACITOR-FXD 43PF +=5% 300VDC MICA CAPACITOR-FXD 6APF +=5% 300VDC MICA CAPACITOR-FXD 200PF +=5% 300VDC MICA CAPACITOR-FXD 68PF +=5% 300VDC MICA CAPACITOR-FXD 200PF +=5% 300VDC MICA	28480 72136 72136 72136 72136	0160-2200 DM15E680J0300WY1CR DM15F201J0300WY1CR DM15E80J0300WY1CR DM15F201J0300WY1CR
12C11 12C12 12C13 12C14 12C15	0160-2055 0160-2055 0160-2055 0160-2200 0160-2198	9 9 6 1	9	CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .83PF +5% 300VDC MICA CAPACITOR-FXD 20PF +5% 300VDC MICA	28480 28480 28480 28480	0160-2055 0160-2055 0160-2055 0160-2220 0160-22198
12014 12017 12018 12019 12020	0140-0192 0160-2055 0160-2055 0160-2198 0160-2055	9 9 1		CAPACITOR=FXD 68PF +=5% 300VDC MICA CAPACITOR=FXD .01UF +80=20% 100VDC CER CAPACITOR=FXD .01UF +80=20% 100VDC CER CAPACITOR=FXD 20PF +=5% 300VDC MICA CAPACITOR=FXD .01UF +80=20% 100VDC CER	72136 28480 28480 28480 28480	DM15E680J0300*V1CR 0160-2053 0160-2055 0160-2198 0160-2055
12025 12024 12034 12031	0160-2055 0160-2055 0160-2055 0160-2055 0160-3447	9995	6	CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD 470FF +-10% 1KVDC CER	26480 26480 26480 26480 26480	0160-2055 0160-2055 0160-2055 0160-2055 0160-3047
2C26 2C27 2C28 2C29 2C30	0160-3447 0160-3447 0160-3447 0160-3447 0160-2204	5 5 5 6 0	4	CAPACITOR-FXD 470PF +=10% 1KVDC CER CAPACITOR-FXD 100PF +=5% 300VDC MICA	28480 28480 28480 28480 28480	0160-3447 0160-3447 0160-3447 0160-3447 0160-3284
\$C31 2C32 2C33 2C34	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055	9 9 9		CAPACITOR=FXD .01UF +80-20X 100VDC CER CAPACITOR=FXD .01UF +80-20X 100VDC CER CAPACITOR=FXD .01UF +80-20X 100VDC CER CAPACITOR=FXD .01UF +80-20X 100VDC CER CAPACITOR=FXD .01UF +80-20X 100VDC CER	28480 28480 28480 28480 28480	0160-2055 0160-2055 0160-2055 0160-2055
2C36 2C37	0160-2055 0160-2055	9		CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER	28480 28480	0160=2055 0160=2055
PCR1 PCR2 PCR3	1901-0535 1901-0535 1901-0535	9 9		DIODE-SCHOTTKY DIODE-SCHOTTKY DIODE-SCHOTTKY	28480 28480 28480	1901-0535 1901-0535 1901-0535
žEi	01615-81301	5	5	JUMPER CLIP, DSA	28480	01615-81301
žJ1 žR1		0	•	CONNECTOR-86L CONT 9KT .016-IN-89C-8Z	28480	1200=0475
5	0757-0429 0757-0280 0757-0280	3 3 3	2	RESISTOR 1K 1% 125N F TC=0+=100 RESISTOR 182K 1% 125N F TC=0+=100 RESISTOR 1K 1% 125N F TC=0+=100 RESISTOR 1K 1% 125N F TC=0+=100 RESISTOR 1.82K 1% 125N F TC=0+=100	24546 24546 24546 24546	C4=1/8=T0=1001=F C4=1/8=T0=1821=F C4=1/8=T0=1001=F C4=1/8=T0=1001=F C4=1/8=T0=1821=F

Model 1615A Replaceable Parts

Table 6-1. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	C	Qty	Description	Mfr Code	Mfr Part Number
A2R6 A2R7 A2R8 A2R8	0757-0410 0757-0410 0757-0410 0757-0410	1 1 1 1	20	RESISTOR 301 1% .125W F TC=0+=100 RESISTOR 301 1% .125W F TC=0+=100 RESISTOR 301 1% .125W F TC=0+=100 RESISTOR 301 1% .125W F TC=0++100	24546 24546 24546 24546	C4-1/8-T0-301R-F C4-1/8-T0-301R-F C4-1/8-T0-301R-F C4-1/8-T0-301R-F
12R10 12R11 12R12 12R13	2100=3351 2100=3351 2100=3351 2100=3351	6 6 6	7	RESISTOR-TRMR 500 10% C SIDE-ADJ 1-TRN  RESISTOR 200 1% 125W F TC=0+=100	28480 28480 28480 28480 24546	2100-3351 2100-3351 2100-3351 2100-3351 C4-1/8-T0-201-F
12814 12815 12816 12817	0757-0407 0757-0407 0757-0407 0757-0407	6 6	11	RESISTOR 200 1% 125W F TC=0+=100  RESISTOR 200 1% 125W F TC=0+=100  RESISTOR 200 1% 125W F TC=0+=100	24546 24546 24546	C4-1/8-T0-201-F C4-1/8-T0-201-F C4-1/8-T0-201-F
2R18 2R19 2R20	0757-0407 0757-0407 0757-0407	6 6		RESISTOR 200 1% ,125% F TC=0+=100 RESISTOR 200 1% ,125% F TC=0+=100 RESISTOR 200 1% ,125% F TC=0+=100	24546 24546 24546	C4-1/8-T0-201-F C4-1/8-T0-201-F C4-1/8-T0-201-F
2R21 2R22 2R23 2R24 2R25	0757-0407 0757-0284 0757-0284 0757-0284 0757-0280	6 7 7 7 3		RESISTOR 200 1% .125W F TC=0+-100 RESISTOR 150 1% .125W F TC=0+-100 RESISTOR 150 1% .125W F TC=0+-100 RESISTOR 150 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100	54246 54246 54246 54246	C4=1/8=T0=201=F C4=1/8=T0=151=F C4=1/8=T0=151=F C4=1/8=T0=151=F C4=1/8=T0=1001=F
2R26 2R27 2R28 2R29 2R30	0757-0410 0757-0410 0757-0280 0757-0280 0757-0419	1 3 3 0	5	RESISTOR 30: 1% .125w F TC=0+=100 RESISTOR 30: 1% .125w F TC=0+=100 RESISTOR 1K 1% .125w F TC=0+=100 RESISTOR 1K 1% .125w F TC=0+=100 RESISTOR 68: 1% .125w F TC=0+=100	24546 24246 24246 24546	C4-1/8-T0-301R-F C4-1/8-T0-301R-F C4-1/8-T0-1001-F C4-1/8-T0-1001-F C4-1/8-T0-681R-F
2R31 2R38 2R35 2R36 2R37	0757-0419 0757-0416 0757-0418 0757-0274 0698-0082	07957	7 1 3	RESISTOR 681 1% .125W F TC=0+-100 RESISTOR 511 1% .125W F TC=0+-100 RESISTOR 619 1% .125W F TC=0+-100 RESISTOR 1,21K 1% .125W F TC=0+-100 RESISTOR 464 1% .125W F TC=0+-100	24546 24246 24246 24246	C4=1/8=T0=681R=F C4=1/8=T0=511R=F C4=1/8=T0=619R=F C4=1/8=T0=1213=F C4=1/8=T0=4640=F
2R38 2R39 2R40 2R41 2R42	0698-0084 0698-3151 0698-0082 0757-0284 0698-0082	9 7 7 7 7	3	RESISTOR 2,15K 1% .125W F TC=0+=100 RESISTOR 2,87K 1% .125W F TC=0+=100 RESISTOR 464 1% .125W F TC=0+=100 RESISTOR 150 1% =125W F TC=0+=100 RESISTOR 464 1% .125W F TC=0+=100	24546 24546 24546 24546	C4-1/8-T0-2151-F C4-1/8-T0-2871-F C4-1/8-T0-4640-F C4-1/8-T0-151-F C4-1/8-T0-4640-F
2843 2844 2845 2846 2847	0757-0280 0757-0414 0757-0421 0757-0280 0757-0394	3 5 4 3 0	3 1	RESISTOR 1K 1% 125W F TC=0+-100 RESISTOR 432 1% 125W F TC=0+-100 RESISTOR 825 1% 125W F TC=0+-100 RESISTOR 1K 1% 125W F TC=0+-100 RESISTOR 51.1 1% 125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-1001=F C4-1/8-T0-432R=F C4-1/8-T0-25R=F C4-1/8-T0-1001=F C4-1/8-T0-51R1=F
2R48 2R49 2R51 2R52 2R53	0757-0346 0757-0407 0757-0418 0757-0280 0757-0280	26933	ű	RESISTOR 10 1% ,125W F TC=0+-100 RESISTOR 200 1% ,125W F TC=0+-100 RESISTOR 619 1% ,125W F TC=0+-100 RESISTOR 1K 1% ,125W F TC=0+-100 RESISTOR 1K 1% ,125W F TC=0+-100	24546 24546 24546 24546	C4-1/8-T0-10R0=F C4-1/8-T0-201=F C4-1/8-T0-619R=F C4-1/8-T0-1001=F C4-1/8-T0-1001=F
12854 12855 12856 12857 12858	0757-0346 0757-0346 0757-0284 0757-0284 0757-0403	2 2 7 7 2	2	RESISTOR 10 1% ,125W F TC=0+=100 RESISTOR 10 1% ,125W F TC=0+=100 RESISTOR 150 1% ,125W F TC=0+=100 RESISTOR 150 1% ,125W F TC=0+=100 RESISTOR 121 1% ,125W F TC=0+=100	24546 24546 24546 24546	C4-1/8-T0-10R0-F C4-1/8-T0-10R0-F C4-1/8-T0-151-F C4-1/8-T0-151-F C4-1/8-T0-121R-F
12859 12860 12861 12862 12863	0757-0403 0757-0284 0757-0280 0757-0280 0757-0280	27333		RESISTOR 121 1X .125W F TC=0+-100 RESISTOR 150 1X .125W F TC=0+-100 RESISTOR 1K 1X .125W F TC=0+-100 RESISTOR 1K 1X .125W F TC=0+-100 RESISTOR 1K 1X .125W F TC=0+-100	24546 24546 24546 24546	C4-1/8-T0-121R-F C4-1/8-T0-151-F C4-1/8-T0-1001-F C4-1/8-T0-1001-F C4-1/8-T0-1001-F
12R64 12R65 12R66 12R67 12R68	0757-0280 0757-0280 0757-0280 0757-0280 0757-0280	3 3 3 3		RESISTOR 1K 1% 125W F TC=0+=100	24546 24546 24546 54546	C4-1/8-T0-1001-F C4-1/8-T0-1001-F C4-1/8-T0-1001-F C4-1/8-T0-1001-F C4-1/8-T0-1001-F
12R69 12R70	0757-0410 0757-0410	1 1		RESISTOR 301 1% .125W F TC#0+=100 RESISTOR 301 1% .125W F TC#0+=100	24546 24546	C4=1/8=T0=301R=F C4=1/8=T0=301R=F
12TP1 12TP2 12TP3	1251-2229 1251-4045 1251-2229 1251-4045 1251-2229 1251-4045	3 5 3 5 3 5	4	CONNECTOR-SGL CONT SKT .033-IN-BSC-SZ SOCKET-GROUND SPRING STEEL, 0.190 IN ID CONNECTOR-SGL CONT SKT .033-IN-BSC-SZ SOCKET-GROUND SPRING STEEL, 0.190 IN ID CONNECTOR-SGL CONT SKT .033-IN-BSC-SZ SOCKET-GROUND SPRING STEEL, 0.190 IN ID	28480 28480 28480 28480 28480 28480	1251-2229 1251-4045 1251-2229 1251-4245 1251-2229 1251-4045
A2TP4 A2TP5 A2TP6	1251-2229 1251-4045 0360-0535 0360-0535	3 5 0 0 0		CONNECTOR-SGL CONT SKT. 0.33-IN-BSC-SZ SOCKET-GROUND SPRING STEEL, 0.190 IN ID TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB	28480 28480 00000 00000	1251-229 1251-4045 ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION
1217 1211 1212 1213 1214 1215	1820-0809 1820-1173 1820-1433 1820-1217 1820-1991	5 1 6 4 1	5	IC ROVE ECL LINE ROVE GUAD 2-INP IC XLTR ECL TIL-TO-ECL QUAD 2-INP IC SHF-ROTE TIL LS R-S SERIAL-IN PRL-OUT IC MUXE/DATA-SEL TIL LS 8-TO-1-LINE IC CUTE TYL LS DECD DUAL 4-SIT	04713 04713 04713 01295 01295	MC10115P MC10124L 8N74L8164N 8N74L8151N 8N74L835N

Table 6-1. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A2U6 A2U7 A2U8 A2U9 A2U10 A2U11	1820-1991 1820-1991 1820-0686 1820-1475 1820-1430 1820-1430	1 1 9 6 3 3	50 S	IC CNTR TTL LS DECD DUAL 4-BIT IC CNTR TTL LS DECD DUAL 4-BIT IC GATE TTL S AND TPL 3-INP IC CNTR TTL S BIN SYNCHRO POS-EDGE-TRIG IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG	01295 01295 01295 07263 01295 01295	SN74L3390N SN74L3390N SN74811N 93S16DC SN74L3161AN SN74L3161AN
A2U12 A2U13 A2U14 A2U15 A2U16	1820-1430 1820-1475 1820-1225 1820-1225 1820-2010	3 6 4 4 7	3	IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG IC CNTR TTL S BIN SYNCHRO POS-EDGE-TRIG IC FF ECL D-M/S DUAL IC FF ECL D-M/S DUAL IC	01295 07263 04713 04713 28480	5N74L3161AN 9351aDC MC10231P MC10231P 1820-2010
A2U17 A2U18 A2U19 A2U20 A2U21	1820-0683 1820-1992 1820-1158 1820-0693 1820-0691	9 5 2 9	1 1 3 7 12	IC INV TTL 3 MEX 1=INP IC CNTR TTL LS DECD 4-BIT IC GATE TTL 3 AND-DR-INV DUAL 2-INP IC FF TTL 3 D-TVPE POS-EDGE-TRIG IC GATE TTL 3 AND-DR-INV	01295 34335 01295 01295 01295	SN74504N AM25L3160PC SN74351N SN74374N SN74364N
A2U24 A2U24 A2U25 A2U26	1820-1433 1820-1433 1820-1433 1820-1730 1820-0817	6666	5 6	IC SHF-RGTR TIL LS R-S SERIAL-IN PRL-OUT IC SHF-RGTR TIL LS R-S SERIAL-IN PRL-OUT IC SHF-RGTR TIL LS R-S SERIAL-IN PRL-OUT IC FF TIL LS D-TYPE POS-EDGE-TRIG COM IC FF ECL D-M/S DUAL	01295 01295 01295 01295 04713	SN74LS164N SN74LS164N SN74LS164N SN74LS273N MC10131P
A2U27 A2U28 A2U29 A2U30 A2U31	1820-2010 1820-1173 1820-0691 1820-0691 1820-0681	7 1 6 6 4		IC  IC XLTR ECL TTL-TO-ECL QUAD 2-INP IC GATE TTL S AND-OR-INV IC GATE TTL S AND-OR-INV IC GATE TTL S NAND QUAD 2-INP	28480 04713 01295 01295 01295	1820-2010 MC10124L 8N74864N 8N74864N 8N74800N
VS036 VS032 VS033 VS033 VS035 VS035	1820-1074 1820-1158 1820-1372 1820-1425 1820-0691	2 2 6	2	IC DRVR TTL NOR QUAD 2-INP IC GATE TTL 3 AND-OR-INV DUAL 2-INP IC FF TTL 3 J-K BAR CLEAR DUAL IC SCHMITT-TRIG TTL LS NAND QUAD 2-INP IC GATE TTL 3 AND-OR-INV	01295 01295 07263 01295 01295	5N74128N 8N74851N 748109DC 8N74L8132N 8N74864N
A2U37 A2U38 A2U39 A2U40 A2U41	1820-1849 1820-0693 1820-1831 1820-1946 1820-1320	4 8 6 6 0	i 1 2 1	IC GATE TIL S OR QUAD 2-INP IC FF TIL S D-TYPE POS-EDGE-TRIG IC GATE ECL OR QUAD 2-INP IC GATE ECL DUAL IC RCVR ECL LINE RCVR TPL 2-INP	01295 01295 04713 04713 04713	8N74832N 8N74874N MC10103L MC10117L MC10216L
A 2U42 A 2U43 A 2U44 A 2U45 A 2U46	1820-0802 1820-1173 1820-0691 1820-0691 1820-0691	1 6 6 6		IC GATE ECL NOR QUAD 2=INP IC XLTP ECL TTL-TO-ECL QUAD 2=INP IC GATE TTL S AND-DR-INV IC GATE TTL S AND-DR-INV IC GATE TTL S AND-DR-INV	04713 04713 01295 01295 01295	MC10102P MC10124L 8N74864N 8N74864N 8N74864N
A 2 U 4 7 A 2 U 4 8 A 2 U 4 9 A 2 U 5 0 A 2 U 5 1	1820-1322 1820-0629 1820-0682 1820-0681 1820-1201	20546	i 2 1 3	IC GATE TIL 8 NOR QUAD 2-INP IC FF TIL 8 J-K NEG-EDGE-TRIG IC GATE TIL 8 NAND QUAD 2-INP IC GATE TIL 8 NAND QUAD 2-INP IC GATE TIL L8 AND QUAD 2-INP	01295 01295 01295 01295 01295	8N74802N SN748112N SN74803N SN74800N SN74L608N
Y 5029 Y 5022 Y 5024 Y 5023 Y 5023	1820-1425 1820-1918 1810-0273 1810-0273 1810-0273	6 2 9 9	4	IC SCHMITT-TRIG TTL LS NAND QUAD 2-INP IC SFR TTL LS LINE DRVR QCTL NETHORK-RES 10-SIP470.0 OHM X 9 NETHORK-RES 10-SIP470.0 OHM X 9 NETHORK-RES 10-SIP470.0 OHM X 9	01295 01295 01121 01121 01121	8N74L8132N 8N74L8241N 2104471 2104471 2104471
AŽVR1	1810-0273	9	,	NETWORK-RES 10-SIP470.0 OHM X 9 Diode-znr 4.22v 5% Do-7 PD=.4w TC=038%	01121 28480	210A471 1902=3070
AŽVRŽ AŽXU14	1902-3070	5	-	DIODE-ZNR 4.22V 5% DO-7 PDB.4W TCB038% BOCKET-IC 16-CONT DIP-SLDR	26460	1902-3070
AZXU15 AZXU26	1200-0607 1200-0607	000	1	SOCKET-IC 16-CONT DIP-SLDR SOCKET-IC 16-CONT DIP-SLDR	28480 28480	1200-0607 1200-0607 1200-0607
İYŚA	0410-1032	1	1	CRYSTAL-GUARTZ 20.00000 MHZ	26480	0410=1032
A3	01615-66503	7	1	BOARD ABBEMBLY, MEMORY	28480	01615-66503
A3C1 A3C2 A3C3 A3C4 A3C5	0160=2200 0160=2198 0160=2198 0180=0229 0160=3802	1 1 7 6	i	CAPACITOR=FXD d3PF +-5% 300VDC MICA CAPACITOR=FXD 20PF +-5% 300VDC MICA CAPACITOR=FXD 20PF +-5% 300VDC MICA CAPACITOR=FXD 33UF+=10% 10VDC TA CAPACITOR=FXD 150PF +=10% 100VDC CER	28480 28480 28480 56289 28880	0160-2200 0160-2198 0160-2198 150D336×901082 0160-3802
A3C6 A3C7 A3C8 A3C9 A3C10	0160=2055 0160=2055 0160=2055 0160=2055 0160=2055	9999		CAPACITOR=FXO .01UF +80-20% 100VDC CER CAPACITOR=FXD .01UF +80-20% 100VDC CER CAPACITOR=FXD .01UF +80-20% 100VDC CER CAPACITOR=FXD .01UF +80-20% 100VDC CER CAPACITOR=FXD .01UF +80-20% 100VDC CER	26480 26480 26480 26480 26480	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055
A3C11 A3C12 A3C13 A3C14 A3C15	0160=2055 0160=2055 0160=2055 0160=2055 0160=2055	9999		CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER	28480 28480 28480 28480 28480	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055

Table 6-1. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A3C16 A3C17 A3C18 A3C19	0160-2055 0160-2055 0160-2055 0160-2055	9 9 9		CAPACITOR-FXD .01UF +80-20X 100VDC CER CAPACITOR-FXD .01UF +80-20X 100VDC CER CAPACITOR-FXD .01UF +80-20X 100VDC CER CAPACITOR-FXD .01UF +80-20X 100VDC CER	28480 28480 28480 28480	0160-2055 0160-2055 0160-2055 0160-2055
43E1 43E2	01615-81301 01615-81301	5		JUMPER CLIP, DSA JUMPER CLIP, DSA	28480 28480	01615-81301 01615-81301
A3J1	1200-0475	0		CONNECTOR+SGL CONT SKT .016-IN-BSC-8Z	28480	1200-0475
A3R1 A3R2 A3R3 A3R4 A3R5	0757-0418 0757-0416 0684-4711 0698-3151 0698-0084	9 7 8 7 9	2	RESISTOR 619 1% .125W F TC=0+=100 RESISTOR 511 1% .125W F TC=0+=100 RESISTOR 470 10% .25W FC TC==400/+600 RESISTOR 2.87K 1% .125W F TC=0+=100 RESISTOR 2.15K 1% .125W F TC=0+=100	24546 24546 01121 24546 24546	C4-1/8-T0-619R-F C4-1/8-T0-511R-F C84711 C4-1/8-T0-2871-F C4-1/8-T0-2151-F
ASR6 ASR7 ASR8 ASR12 ASR13	0698-3151 0698-0084 0698-3446 0757-0280 0684-4711	7 9 3 8		RESISTOR 2,87K 1% ,125W F TC=0+-100 RESISTOR 2,15K 1% ,125W F TC=0+-100 RESISTOR 383 1% ,125W F TC=0+-100 RESISTOR 1K 1% ,125W F TC=0+-100 RESISTOR 470 10% ,25W FC TC=-400/+600	24546 24546 24546 24546 01121	C4-1/8-T0-2871=F C4-1/8-T0-2151=F C4-1/8-T0-383R=F C4-1/8-T0-383R=F C4-1/8-T0-1001=F
A3R14 A3R15 A3R16 A3R17 A3R18	0757-0250 0698-3351 0757-0395 0757-0416 0757-0280	3 5 1 7 3	1 1	RESISTOR 1K 1% 125W F TC=0+-100 RESISTOR 150 5% ,125W CC TC=-\$30/+800 RESISTOR 56.2 1% ,125W F TC=0+-100 RESISTOR 511 1% ,125W F TC=0+-100 RESISTOR 1K 1% ,125W F TC=0+-100	24546 01121 24546 24546 24546	C4-1/8-T0-1001-F 881515 C4-1/8-T0-56R2-F C4-1/8-T0-511R-F C4-1/8-T0-1001-F
A3R19 A3R20 A3R21 A3R22 A3R23	0757-0280 0757-0280 0757-0280 0757-0280 0757-0280	33333		RESISTOR 1K 1% ,125W F TC=0+=100 RESISTOR 1K 1% ,125W F TC=0+=100	24546 24546 24546 24546	C4-1/8-T0-1001=F C4-1/8-T0-1001=F C4-1/8-T0-1001=F C4-1/8-T0-1001=F C4-1/8-T0-1001=F
A3R24 A3R25	0757-0280 0757-0410	3		RESISTOR 1K 1% 125W F TC=0+-100 RESISTOR 301 1% 125W F TC=0+-100	24546 24546	C4-1/8-T0-1001-F C4-1/8-T0-301R-F
ASTP1 ASTP2	0360-0535 0360-0535	0		TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB	00000	ORDER BY DESCRIPTION ORDER BY DESCRIPTION
A3U1 A3U3 A3U4 A3U5	1816-1092 1816-1092 1816-1092 1816-1092 1820-1210	4 4 4 7	4	IC MEMORY IC MEMORY IC MEMORY IC MEMORY IC MEMORY IC GATE TIL LS AND-OR-INV DUAL 2-INP	28480 28480 28480 28480 01295	1516=1092 1516=1092 1816=1092 1816=1092 8N74L851N
A3U6 A3U7 A3U8 A3U9 A3U10	1820-0681 1820-1158 1820-1430 1820-1430 1820-1430	2 3 3		IC GATE TIL S NAND QUAD 2-INP IC GATE TIL S AND-DR-INV DUAL 2-INP IC CNTR TIL LS BIN SYNCHRO POS-EDGE-TRIG IC CNTR TIL LS BIN SYNCHRO POS-EDGE-TRIG IC CNTR TIL LS BIN SYNCHRO POS-EDGE-TRIG	01295 01295 01295 01295 01295	9N74500N 9N74551N 3N74L5161AN 9N74L5161AN 9N74L5161AN
A3U11 A3U12 A3U13 A3U14 A3U15	1820-1430 1820-1430 1816-1092 1816-1092 1816-1092	3 4 4 4		IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG IC MEMORY IC MEMORY IC MEMORY	01295 01295 28480 28480 28480	3N74L3161AN 3N74L3161AN 1816=1092 1816=1092
A3U16 A3U17 A3U18 A3U19 A3U20	1816-1092 1820-1433 1820-0685 1820-1372 1820-1416	4 6 8 2 5	1	IC SHF-RGTR TTL LS R-S SERIAL-IN PRL-OUT IC GATE TTL S NAND TPL 3-INP IC FF TTL S J-K BAR CLEAR DUAL IC SCHMITT-TRIG TTL LS INV HEX 1-INP	28480 01295 01295 07263 01295	1816-1092 SN74L9164N SN74S10N 748109DC SN74L914N
A3U22 A3U23 A3U24 A3U24	1820-1074 1820-1433 1820-0686 1820-1433 1820-1433	1 6 9 6 6		IC DRYR TIL NOR QUAD 2-INP IC SMF-ROTR TIL LS R-S SERIAL-IN PRL-OUT IC GATE TIL S AND TPL 3-INP IC SMF-ROTR TIL LS R-S SERIAL-IN PRL-OUT IC SMF-RGTR TIL LS R-S SERIAL-IN PRL-OUT	01295 01295 01295 01295 01295	SN74128N SN7443164N SN74811N SN74L3164N SN74L3164N
A3U26 A3U27 A3U28 A3U29 A3U30	1816=1092 1816=1092 1816=1092 1816=1092 1820=0691	44446		IC MEMORY IC MEMORY IC MEMORY IC MEMORY IC MEMORY IC GATE TIL S AND-OR-INV	28480 28480 28480 28480 01295	1816=1092 1816=1092 1816=1092 1816=1092 8N74864N
A3U31 A3U32 A3U33 A3U34 A3U35	1820=1475 1820=1475 1820=0681 1820=0693 1820=1201	66486		IC CNTR TIL S BIN SYNCHRO POS-EDGE-TRIG IC CNTR TIL S BIN SYNCHRO POS-EDGE-TRIG IC GATE TIL S NAND GUAD 2-INP IC FF TIL S D-TYPE PDS-EDGE-TRIG IC GATE TIL LS AND GUAD 2-INP	07263 07263 01295 01295 01295	93816DC 93816DC 3N74800N 3N74874N SN74L808N
A3U36 A3U37 A3U38 A3U39 A3U40	1820=0693 1920=1475 1820=1475 1816=1092 1816=1092	86644		IC FF TTL S D-TYPE POS-EDGE-TRIG IC CNTR TTL S BIN SYNCHRO POS-EDGE-TRIG IC CNTR TTL S BIN SYNCHRO POS-EDGE-TRIG IC MEMORY IC MEMORY	01295 07263 07263 28480 28480	8N74874N 93816DC 93816DC 1516-1092 1816-1092
A3U41 A3U42 A3U43 A3U44 A3U45	1816-1092 1816-1092 1820-0691 1820-1435 1820-1435	4 4 6 8 8	2	IC MEMORY IC MEMORY IC GATE TTL S AND-OR-INV IC CATE TTL LS BIN UP/DOWN SYNCHRO IC CATE TTL LS BIN UP/DOWN SYNCHRO	28480 28480 01295 01295 01295	1816-1092 1816-1092 8N74864N 8N74L3669N 8N74L3669N

Table 6-1. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A3U46 A3U47 A3U48 A3U49 A3U50	1820-1425 1820-0691 1820-1238 1820-1238 1820-1238	66999		IC SCHMITT-TRIG TIL LS NAND QUAD 2-INP IC GATE TIL S AND-DR-INV IC MUXR/DATA-SEL TIL LS 4-TO-1-LINE DUAL IC MUXR/DATA-SEL TIL LS 4-TO-1-LINE DUAL IC MUXR/DATA-SEL TIL LS 4-TO-1-LINE DUAL	01295 01295 01295 01295 01295	SN74L8132N SN74864N SN74L8253N SN74L8253N SN74L8253N
43051	1820-1238	9		IC MUXR/DATA-SEL TTL LS 4-TO-1-LINE DUAL	01295	8N74L8253N
<b>A4</b>	01615-66504	в	1	BOARD ASSEMBLY, TIMING DATA ACQ.	28480	01615-66504
A4C3 A4C3 A4C4 A4C5	0160-2198 0140-0206 0140-0208 0160-4625 0160-4623	1 6 8 3	? 1 1	CAPACITOR-FXD 20PF +-5% 300VDC MICA CAPACITOR-FXD 270PF +-5% 500VDC MICA CAPACITOR-FXD 680PF +-5% 300VDC MICA CAPACITOR-FXD 1500PF +-5% 100VDC CER CAPACITOR-FXD 3900PF +-5% 100VDC CER	28480 72136 72136 28480 28480	0160-2198 DM157271J0500WY1CR DM15F681J0300WY1CR 0160-4625 0160-4623
A4C6 A4C7 A4C8 A4C9 A4C10	0160-4624 0160-4696 0140-0190 0140-0190 0160-2055	2 8 7 7 9	i 2	CAPACITOR=FXD 8200PF +=5% 50VDC CER CAPACITOR=FXD .018UF +=5% 50VDC CAPACITOR=FXD 30PF +=5% 300VDC MICA CAPACITOR=FXD 30PF +=5% 300VDC MICA CAPACITOR=FXD .01UF +80=20% 100VDC CER	28480 28480 72136 72136 28480	0160=4624 0160=4696 DM15E390J0300WY1CR DM15E390J0300WY1CR 0160=2055
A4C11 A4C12 A4C13 A4C14 A4C15	0160=2055 0160=2055 0180=0229 0180=0229 0160=2055	9 7 7		CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD 33UF+-10% 10VDC TA CAPACITOR-FXD 33UF+-10% 10VDC TA CAPACITOR-FXD 30UF+-00-20% 100VDC CER	28480 28480 56289 56289 28480	0160=2055 0160=2055 1500336X*0010B2 1500336X*0010B2 0160=2055
A4C16 A4C17 A4C18 A4C19 A4C20	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055	9999		CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER	28480 28480 28480 28480 28480	0160=2055 0160=2055 0160=2055 0160=2055 0160=2055
A4C52 A4C53 A4C53 A4C53	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055	9 9 9 9		CAPACITOR=FXD .01UF +80=20% 100VDC CER CAPACITOR=FXD .01UF +80=20% 100VDC CER CAPACITOR=FXD .01UF +80=20% 100VDC CER CAPACITOR=FXD .01UF +80=20% 100VDC CER CAPACITOR=FXD .01UF +80=20% 100VDC CER	28480 28480 28480 28480 28480	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055
A4C26 A4C27 A4C28 A4C28 A4C30	0140-2055 0140-2055 0140-2055 0140-2055			CAPACITOR=FXD .01UF +80=20% 100VDC CER CAPACITOR=FXD .01UF +80=20% 100VDC CER CAPACITOR=FXD .01UF +80=20% 100VDC CER CAPACITOR=FXD .01UF +80=20% 100VDC CER CAPACITOR=FXD .01UF +80=20% 100VDC CER	28480 28480 28480 28480 28480	0140-2055 0160-2055 0160-2055 0160-2055 0160-2055
44C31 44C32	0160-2055 0160-2055	9	ļ	CAPACITOR=FXD .01UF +80=20% 100VDC CER CAPACITOR=FXD .01UF +80=20% 100VDC CER	28480 28480	0160=2055 0160=2055
A4CRÍ A4CR2 A4CR3 A4CR4 A4CR5	1901-0040 1901-0040 1901-0040 1901-0040 1901-0040	1 1 1 1 1	•	DIODE-SWITCHING 30V 50MA 2NS DO-35 DIODE-SWITCHING 30V 50MA 2NS DO-35 DIODE-SWITCHING 30V 50MA 2NS DO-35 DIODE-SWITCHING 30V 50MA 2NS DO-35 DIODE-SWITCHING 30V 50MA 2NS DO-35	28480 28480 28480 28480 28480	1901-0040 1901-0040 1901-0040 1901-0040 1901-0040
AuJ1	1251+5055	•	1	CONNECTOR 26-PIN M POST TYPE	08261	801-079
AGRI AGRZ AGRZ AGRA AGRA	0757-0282 0757-0282 0683-0475 0757-0399 0757-0399	5 1 5 5	3	RESISTOR 221 1% .125W F TC=0+-100 RESISTOR 221 1% .125W F TC=0+-100 RESISTOR 4,7 5% .25W FC TC=-400/+500 RESISTOR 82.5 1% .125W F TC=0+-100 RESISTOR 82.5 1% .125W F TC=0+-100	24546 24546 01121 24546 24546	C4-1/8-T0-221R-F C4-1/8-T0-221R-F C847G5 C4-1/8-T0-82RS-F C4-1/8-T0-82RS-F
A4R6 A4R7 A4R8 A4R9 A4R10	0757-0282 0757-0280	9 2 5 3 3	1	RESISTOR 619 1% .125W F TC=0+=100 RESISTOR 332 1% .125W F TC=0+=100 RESISTOR 221 1% .125W F TC=0+=100 RESISTOR 1K 1% .125W F TC=0+=100 RESISTOR 1K 1% .125W F TC=0+=100	24546 24546 24546 24546 24546	C4=1/8=70=019R=F C4=1/8=70=332R=F C4=1/8=70=221R=F C4=1/8=70=1001=F C4=1/8=70=1001=F
A4R11 A4R12 A4R13 A4R14 A4R14	0757-0282	1 1 5 7 7		RESISTOR 4.7 5% .25W FC TC==400/+500 RESISTOR 4.7 5% .25W FC TC==400/+500 RESISTOR 221 1% .125W F TC=0+-100 RESISTOR 150 1% .125W F TC=0+-100 RESISTOR 150 1% .125W F TC=0+-100	01121 01121 24546 24546 24546	C847G5 C847G5 C4-1/8-T0-221R-F C4-1/8-T0-151-F C4-1/8-T0-151-F
A4R16 A4R17 A4R16 A4R19 A4R26	0757-0284	7 5 7 7 6		RESISTOR 150 1% ,125W F TC=0+=100 RESISTOR 221 1% ,125W F TC=0+=100 RESISTOR 150 1% ,125W F TC=0+=100 RESISTOR 150 1% ,125W F TC=0+=100 RESISTOR=TRMR 500 10% C SIDE=ADJ 1=TRN	24546 24546 24546 24546 24546	C4=1/8=T0=151=F C4=1/8=T0=221R=F C4=1/8=T0=151=F C4=1/8=T0=151=F 2100=3351
A4R21 A4R22 A4R23 A4R24 A4R24	0757-0284 0757-0284 0757-0284	5 7 7 7 7		RESISTOR 221 1% .125W F TC=0+-100 RESISTOR 150 1% .125W F TC=0+-100 RESISTOR 150 1% .125W F TC=0+-100 RESISTOR 150 1% .125W F TC=0+-100 RESISTOR 150 1% .125W F TC=0+-100	24546 24546 24546 24546	C4=1/8=T0=221R=F C4=1/8=T0=151=F C4=1/8=T0=151=F C4=1/8=T0=151=F C4=1/8=T0=151=F
A4R26 A4R27 A4R28 A4R28 A4R29 A4R30	0757-0284 0757-0284 0757-0284	7 7 7 7 3		RESISTOR 150 1% ,125W F TC=0+=100 RESISTOR 150 1% ,125W F TC=0+=100 RESISTOR 150 1% ,125W F TC=0+=100 RESISTOR 150 1% ,125W F TC=0+=100 RESISTOR 1% 1% ,125W F TC=0+=100	24546 24546 24546 24546	C4-1/8-T0-151-F C4-1/8-T0-151-F C4-1/8-T0-151-F C4-1/8-T0-151-F C4-1/8-T0-1011-F

Table 6-1. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	C	Qty	Description	Mfr Code	Mfr Part Number
A4R31 A4R32	0757-0280 0757-0284	3 7		RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 150 1% .125W F TC=0+-100	24546 24546	C4=1/8=T0=1001=F C4=1/8=T0=151=F
A4U1 A4U2 A4U3 A4U4 A4U5	1920=0810 1916=1335 1916=1335 1820=1482 1820=1225	18854	3 1	IC RCVR ECL LINE RCVR TPL 2=INP IC TTL S 256-BIT RAM 11=NS IC TTL S 256-BIT RAM 11=NS IC GATE ECL NOR DUAL 3=INP IC FF ECL D=M/S DUAL	04713 04713 04713 04713 04713	MC10116P MCM10152L MCM10152L MC102211P MC10231P
A 4 U 6 A 4 U 7 A 4 U 8 A 4 U 9 A 4 U 1 O	1820=1173 1820=0801 1820=0817 1820=0820 1820=0802	1 0 8 3 1	1	IC XLTR ECL TTL-TO-ECL QUAD 2-INP IC GATE ECL OR-WOR QUAD 2-INP IC FF ECL J-BAR K-BAR COM CLOCK DUAL IC FF ECL J-BAR K-BAR COM CLOCK DUAL IC GATE ECL NOR QUAD 2-INP	04713 04713 04713 04713 04713	MC10124L MC10101P MC10131P MC10135L MC10102P
44U11 44U12 44U13 44U14 44U15	1820=0820 1820=1990 1820=0820 1820=0802 1820=0820	3 1 3	4	IC FF ECL J=BAR K=BAR COM CLOCK DUAL IC GATE ECL NOR GUAD 2=INP IC FF ECL J=BAR K=BAR COM CLOCK DUAL IC GATE ECL NOR GUAD 2=INP IC FF ECL J=BAR K=BAR COM CLOCK DUAL	04713 04713 04713 04713 04713	MC10135L MC10100L MC10135L MC10102P MC10135L
A4U16 A4U17 A4U18 A4U19 A4U20	1820=0810 1820=1788 1820=1993 1820=0684 1820=2010	1 4 3 7 7	<b>2</b> 1	IC RCVR ECL LINE RCVR TPL 2=INP IC CNTR ECL BIN SYNCHRO POS=EDGE=TRIG IC MUXR/DATA=SEL ECL QUAD 2=INP IC INV TTL S HEX 1=INP IC	04713 07263 04713 01295 28480	MC10116P F10016DC MC1015BL SN74805N 1820=2010
44U21 44U22 44U23 44U24 44U25	1520=2010 1520=0517 1520=0520 1520=1400 1520=0520	7 8 3 7 3		IC IC FF ECL D=M/S DUAL IC FF ECL J=BAR K=BAR COM CLOCK DUAL IC GATE ECL AND QUAD ≥=INP IC FF ECL J=BAR K=BAR COM CLOCK DUAL	28480 04713 04713 04713 04713	1820-2010 MC10131P MC10135L MC10104P MC10135L
14026 14027 14028 14029 14030	1820-1990 1820-0820 1820-1400 1820-0820 1820-0810	0 3 7 3 1		IC GATE ECL NOR QUAD 2=INP IC FF ECL J-BAR K-BAR COM CLOCK DUAL IC GATE ECL AND QUAD 2=INP IC FF ECL J-BAR K-BAR COM CLOCK DUAL IC RCYR ECL LINE RCYR TPL 2=INP	04713 04713 04713 04713 04713	MC10100L MC10135L MC10104P MC10135L MC10116P
A4U31 A4U32 A4U33 A4U34 A4U35	1820-1788 1820-1993 1820-2010 1820-2010 1820-0817	4 3 7 7 8		IC CNTR ECL BIN SYNCHRO POS-EDGE-TRIG IC MUXR/DATA-SEL ECL QUAD 2-INP IC IC IC IC FF ECL D-M/S DUAL	07263 04713 28480 28480 04713	F10016DC MC10158L 1820=2010 1820=2010 MC10131P
A4U36 A4U37 A4U38 A4U39 A4U40	1820-0820 1820-0802 1820-0820 1820-1990 1820-0820	3 1 3 0 3		IC FF ECL J-BAR K-BAR COM CLOCK DUAL IC GATE ECL NOR GUAD ≥=INP IC FF ECL J-BAR K-BAR COM CLOCK DUAL IC GATE ECL NOR GUAD ≥=INP IC FF ECL J-BAR K-BAR COM CLOCK DUAL	04713 04713 04713 04713 04713	MC10135L MC10102P MC10135L MC10100L MC10135L
A&U45 A4U43 A4U43 A4U45	1820-0802 1820-0820 1820-1946 1820-0817 1820-1173	3 6 8 1		IC GATE ECL NOR GUAD 2=INP IC FF ECL J=BAR K=BAR COM CLOCK DUAL IC GATE ECL DUAL IC FF ECL D=M/S DUAL IC XLTR ECL TTL=TO=ECL GUAD 2=INP	04713 04713 04713 04713 04713	MC10102P MC10135L MC10117L MC10131P MC10124L
A4U46 A4U47 A4U48 A4U49 A4U50	1820-1433 1820-0617 1820-0820 1820-1400 1820-0820	6 8 3 7 3		IC SHF-RGTR TTL LS R-S SERIAL-IN PRL-OUT IC FF ECL D-M/S DUAL IC FF ECL J-BAR K-BAR COM CLOCK DUAL IC GATE ECL AND GUAD 2-INP IC FF ECL J-BAR K-BAR COM CLOCK DUAL	01295 04713 04713 04713 04713	8N74L8164N MC10131P MC10135L MC10104P MC10135L
14051 14052 14053 14055	1820=1990 1820=0820 1820=1400 1820=0820 1810=0273	0 3 7 3 9		IC GATE ECL NOR GUAD 2-INP IC FF ECL J-BAR K-BAR COM CLOCK DUAL IC GATE ECL AND GUAD 2-INP IC FF ECL J-BAR K-BAR COM CLOCK DUAL NETWORK-RES 10-SIP470.0 OHM X 9	04713 04713 04713 04713 01121	MC10100L MC10135L MC10104P MC10135L 2104471
14U56 14U57 14U58 14U59 14U60	1810-0273 1810-0272 1810-0273 1810-0273 1810-0273	9 8 9 9	3	NETWORK=RES 10=SIP470.0 DHM X 9 NETWORK=RES 10=SIP470.0 DHM X 9 NETWORK=RES 10=SIP470.0 DHM X 9 NETWORK=RES 10=SIP470.0 DHM X 9 NETWORK=RES 10=SIP470.0 DHM X 9	01121 01121 01121 01121	210A471 210A331 210A471 210A471 210A471
14461 14462 14463 14464 14465	1810-0273 1810-0273 1810-0273 1810-0272 1810-0272	9 9 8 8		NETWORK-RES 10-81P470.0 DHM X 9 NETWORK-RES 10-81P470.0 DHM X 9 NETWORK-RES 10-81P470.0 DHM X 9 NETWORK-RES 10-81P430.0 DHM X 9 NETWORK-RES 10-81P430.0 DHM X 9	01121 01121 01121 01121 01121	210A471 210A471 210A471 210A331 210A331
14166 14167 14169 14170	1810-0273 1810-0302 1810-0302 1810-0302 1810-0302	9 5 5 5 5	۵	NETWORK-RES 10-SIP470.0 OHM X 9 NETWORK-RES 8-SIP47.0 OHM X 4 NETWORK-RES 8-SIP47.0 OHM X 4 NETWORK-RES 8-SIP47.0 OHM X 4 NETWORK-RES 8-SIP47.0 OHM X 4	01121 01121 01121 01121 01121	210A471 208B470 208B470 208B470 208B470
4071 4072 4073 4074 4075	1610-0302 1810-0302 1810-0273 1810-0273 1810-0273	5 9 9		NETWORK-RES 8-SIP47.0 DHM X 4 NETWORK-RES 8-SIP47.0 DHM X 4 NETWORK-RES 10-SIP470.0 DHM X 9 NETWORK-RES 10-SIP470.0 DHM X 9 NETWORK-RES 10-SIP470.0 DHM X 9	01121 01121 01121 01121 01121	2088470 2088470 2108471 2108471 2108471

Table 6-1. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A4U76	1810-0273	9		NETWORK-RES 10-81P470.0 DHM X 9	01121	2104471
A4XU2 A4XU5 A4XU8 A4XU22 A4XU35	1200-0607 1200-0607 1200-0607 1200-0607 1200-0607	0.000		SOCKET-IC 16-CONT DIP-SLDR SOCKET-IC 16-CONT DIP-SLDR SOCKET-IC 16-CONT DIP-SLDR SOCKET-IC 16-CONT DIP-SLDR SOCKET-IC 16-CONT DIP-SLDR	28480 26480 26480 28480	1200-0607 1200-0607 1200-0607 1200-0607 1200-0607
A4XU44 A4XU47	1200-0607 1200-0607	0		SOCKET-IC 16-CONT DIP-SLDR SOCKET-IC 16-CONT DIP-SLDR	28480 28480	1200=0607 1200=0607
A5	01615-66517	1	1	BOARD ASSEMBLY, MICROPROCESSOR AND ROM	28480	01615-66517
A5C1 A5C5 A5C8 A5C9	0180-0229 0180-0229 0180-0197 0160-2204 0170-0066	7 7 8 0 9	<b>2</b> i	CAPACITOR-FXD 33UF+-10% 10VDC TA CAPACITOR-FXD 33UF+-10% 10VDC TA CAPACITOR-FXD 2,2UF+-10% 20VDC TA CAPACITOR-FXD 100PF +-5% 300VDC MICA CAPACITOR-FXD .027UF +-10% 200VDC PDLYE	56289 56289 56289 28480 28480	1500336x901082 1500336x901082 1500235x9020A2 0160-2204 0170-0066
A5C12 A5C13 A5C14 A5C15 A5C16	0140-0206 0160-2055 0160-2055 0160-2055 0160-2055	40000		CAPACITOR-FXD 270PF +-5% 500VDC MICA CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER	72136 28480 28480 28480 28480	D <sup>M</sup> 15F271J0\$00WV1CR 0160-2055 0160-2055 0160-2055 0160-2055
A5C17 A5C16 A5C21 A5C22	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055	80000		CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER	28480 28480 28480 28480	0160=2055 0160=2055 0160=2055 0160=2055 0160=2055
A5C23 A5C24 A5C25 A5C26 A5C31	0160-2055 0160-2055 0160-2055 0160-2055 0160-2201	9997	1	CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD 51PF +-5% 300VDC MICA	58480 58480 58480 58480 58480	0160=2055 0160=2055 0160=2055 0160=2055 0160=2201
ASCR1 ASCR2	1901-0025 1901-0025	5	2	DIODE-GEN PRP 100V 200MA DD-7 Diode-gen PRP 100V 200MA DD-7	28480 28480	1901-0025 1901-0025
ASE1	01615-81301	5		JUMPER CLIP, DSA	28480	01615-61301
AŠJ: AŠJ2	1251-4524 1200-0475	5	1	CONNECTOR 20-PIN M POST TYPE CONNECTOR-SGL CONT SKT .016-IN-BSC-SZ	28480 28480	1251-4524 1200-0475
A5Q1 A5Q2	1854-0215 1853-0016	1 8	7	TRANSISTOR NPN SI PD=350Mm FT=300MHZ Transistor PNP SI TO=92 PD=300Mm	04713 28480	2N3904 1853-0016
45R1 45R2 45R3 45R4 45R7	0698-3154 0757-0280 0757-0280 0698-3154 0761-0054	0 3 3 0 8	2	RESISTOR 4,22K   X ,125M F TC=0+=100 RESISTOR 1K   X ,125M F TC=0+=100 RESISTOR 1K   X ,125M F TC=0+=100 RESISTOR 4,2K   X ,125M F TC=0+=100 RESISTOR 330 5X   M MO TC=0+=200	24546 24546 24546 24546 28480	C4-1/8-T0-4221=F C4-1/8-T0-1001=F C4-1/8-T0-1001=F C4-1/8-T0-4221=F 0761-0054
A5R8 A5R9 A5R11 A5R12 A5R13	0761-0054 0757-0280 0757-0280 0757-0280 0757-0280	8 3 3 3 3		RESISTOR 330 5% 1W MD TC=0+=200 RESISTOR 1K 1% 125W F TC=0+=100	26480 24546 24546 24546 24546	0761=0054 C4=1/8=T0=1001=F C4=1/8=T0=1001=F C4=1/8=T0=1001=F C4=1/8=T0=1001=F
A5R15 A5R16 A5R17 A5R18 A5R19	0757-0438 0757-0438 0757-0416 0757-0442 0757-0338	3 7 9 2	1	RESISTOR 5.11K ix .125W F TC=0+=100 RESISTOR 5.11K ix .125W F TC=0+=100 RESISTOR 511 ix .125W F TC=0+=100 RESISTOR 10K ix .125W F TC=00+=100 RESISTOR 1K ix .25W F TC=0+=100	24546 24546 24546 24546	C4-1/8-T0-\$111-F C4-1/8-T0-\$111-F C4-1/8-T0-\$118-F C4-1/8-T0-1002-F C5-1/4-T0-1001-F
A5R20 A5R21 A5R23 A5R24 A5R26	0757-0398 0757-0401 0757-0280 0757-0410 0757-0416	0 3 1 7	1	RESISTOR 75 1% .125W F TC=0+-100 RESISTOR 100 1% .125W F TC=0+-100 RESISTOR 11K 1% .125W F TC=0+-100 RESISTOR 301 1% .125W F TC=0+-100 RESISTOR 511 1% .125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-7\$R0=F C4-1/8-T0-101=F C4-1/8-T0-101=F C4-1/8-T0-301R=F C4-1/8-T0-\$11R=F
ASR2† ASR28 ASR29 ASR30 ASR31	0684-1001 0757-0280 0757-0280 0757-0280 0757-0280	3 3 3 3	1	RESISTOR 10 10% _25W FC TC==400/+500 RESISTOR 1K 1% _125W F TC=0+=100 RESISTOR 1K 1% _125W F TC=0+=100 RESISTOR 1K 1% _125W F TC=0+=100 RESISTOR 1K 1% _125W F TC=0+=100	01121 24546 24546 24546 24546	CB1001 C4-1/8-T0-1001=F C4-1/8-T0-1001=F C4-1/8-T0-1001=F C4-1/8-T0-1001=F
ASR32 ASR33 ASR34 ASR35 ASR36	0757-0280 0757-0280 0757-0280 0757-0280 0757-0280	3 3 3 3		RESISTOR 1K 1X 125W F TC=0+=100 RESISTOR 1K 1X 125W F TC=0+=100	24546 24546 24546 24546 24546	C4-1/8-T0-1001=F C4-1/8-T0-1001=F C4-1/8-T0-1001=F C4-1/8-T0-1001=F C4-1/8-T0-1001=F
A5R37 A5R38	0757-0280	3		RESISTOR 1K 1% 125W F TC=0+-100 DELETED	24546	C4-1/8-T0-1001-F
ASTP1 ASTP2 ASTP3 ASTP4 ASTP5	0360-0535 0360-0535 0360-0535 0360-0535 0360-0535	0 0 0 0		TERMINAL TEST POINT PCS TERMINAL TEST POINT PCS TERMINAL TEST POINT PCS TERMINAL TEST POINT PCS TERMINAL TEST POINT PCS	00000 00000 00000 00000	ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION

Table 6-1. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	C	Qty	Description	Mfr Code	Mfr Part Number
ASTP6 ASTP7 ASTP8 ASTP9	0360-0535 0360-0535 0360-0535 0360-0535	0 0 0		TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB	00000 00000 00000 00000	ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION
ASU1 ASU2 ASU3 ASU4 ASU5	1820-1216 1820-1244 1818-0474 1818-0475 1818-0473	3 7 8 9 7	1 1 1 1	IC DCDR TYL LS 3-TO-8-LINE 3-INP IC MUXRJDATA-SEL TYL LS 4-TO-1-LINE DUAL IC NMOS 16384-BIT ROM IC NMOS 16384-BIT ROM IC NMOS 16384-BIT ROM	01295 01295 27014 27014 27014	SN74LS138N SN74LS153N DM2316EN MASKED DM2316EN MASKED DM2316EN MASKED
A5U6 A5U7 A5U8 A5U9 A5U10	1618=0472 1618=0471 1818=0470 1820=1918 1820=1918	65422	1 1 1	IC NMOS 16384-RIT ROM IC NMOS 16384-RIT ROM IC NMOS 16384-RIT ROM IC NMOS 16384-RIT ROM IC BFR TTL LS LINE DRVR OCTL IC BFR TTL LS LINE DRVR OCTL	27014 27014 27014 01295 01295	DM2316EN MASKED DM2316EN MASKED DM2316EN MASKED SN74LS241N SN74LS241N
45U11 45U12 45U13 45U14 45U15	1820-1783 1820-1994 1820-0471 1820-0629 1820-1196	9 4 0 0 8	1 2 1	IC MICPROC NMOS 8-8IT IC DRYR TIL LS LINE DRYR OCTL IC INV TIL HEX 1-INP IC FF TIL S J-K NEG-EDGE-TRIG IC FF TIL LS D-TYPE POS-EDGE-TRIG COM	01295 01295 01295 01295 01295	TM38080AN 8n74L3243N 8n7406N 9n748112N 9n74L3174N
A5U16 A5U17 A5U18 A5U20 A5U21	1820+1207 1820+1197 1820+1425 1820+1730 1820+1730	2006	1 2	IC GATE TIL LS NAND 8-INP IC GATE TIL LS NAND GUAD 2-INP IC SCHMITT-TRIG TIL LS NAND GUAD 2-INP IC FF TIL LS D-TYPE POS-EDGE-TRIG COM IC FF TIL LS D-TYPE POS-EDGE-TRIG COM	01295 01295 01295 01295 01295	SN74L930N SN74L900N SN74L9132N SN74L9273N SN74L5273N
A5U22 A5U23 A5U24 A5U25 A5U26	1820-1641 1820-1918 1820-1994 1820-1201 1820-1425	9950	1	IC DRVR TTL L8 BUS DRVR HEX 1-INP IC BFR TTL LS LINE DRVR OCTL IC DRVR TTL L8 LINE DRVR OCTL IC GATE TTL L8 AND GUAD Z-INP IC SCHMITT-TRIG TTL LS NAND GUAD Z-INP	01295 01295 01295 01295 01295	SN74L8365AN SN74L924IN SN74L924IN SN74L90BN SN74L90BN
A\$U27 A\$U28 A\$U31 A\$U32 A\$U33	1820=1430 1820=1430 1820=1430 1820=1430 1820=1430	3 3 3 3		IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG	01295 01295 01295 01295 01295	8N74L8161AN 9N74L8161AN 8N74L8161AN 8N74L8161AN 8N74L8161AN
A5U34 A5U35 A5U36 A5U37 A5U38	1820=1430 1820=1425 1820=1730 1820=1425 1820=1429	3 6 6 6 0	2	IC CNTR TIL LS BIN SYNCHRO POS-EDGE-TRIG IC SCHMITT-TRIG TIL LS NAND QUAD 2-INP IC FF TYL LS D-TYPE POS-EDGE-TRIG COM IC SCHMITT-TRIG TIL LS NAND QUAD 2-INP IC CNTR TIL LS DECD SYNCHRO	01295 01295 01295 01295 01295	SN74LS161AN SN74LS132N SN74LS273N SN74LS132N SN74LS132N
72045 72041 72040	1820-0691 1820-1204 1820-1210 1810-0049	6 9 7 7	2	IC GATE TIL S AND-OR-INV IC GATE TIL LS NAND DUAL 4-INP IC GATE TIL LS AND-OR-INV DUAL 2-INP NETWORK-RES 12-81P6,8K DMM x 10	01295 01295 01295 28480	8N74864N 8N74L820N 8N74L851N 1810=0049
A\$XU3 A\$XU4 A\$XU5 A\$XU6 A\$XU7	1200-0541 1200-0541 1200-0541 1200-0541 1200-0541	1 1 1 1	6	SOCKET-IC 24-CONT DIP DIP-SLOR SOCKET-IC 24-CONT DIP DIP-SLOR SOCKET-IC 24-CONT DIP DIP-SLOR SOCKET-IC 24-CONT DIP DIP-SLOR SOCKET-IC 24-CONT DIP DIP-SLOR	26480 26480 28480 28480	1200=0541 1200=0541 1200=0541 1200=0541 1200=0541
A\$XU8 A\$XU11 A\$XU12 A\$XU24	1200-0541 1200-0654 1200-0638 1200-0638	1 7 7 7	1 3	SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 40-CONT DIP DIP-SLDR SOCKET-IC 14-CONT DIP-SLDR SOCKET-IC 14-CONT DIP-SLDR	59490 59490 59490 59490	1200-0541 1200-0654 1200-0638 1200-0638
A6	01615-66516	5	1	BOARD ASSEMBLY, DISPLAY PROGRAMMER	28460	01615-66516
A6C1 A6C2 A6C3 A6C4 A6C5	0180-0197 0180-0229 0160-3447 0160-2205 0160-2205	8 7 5 1	4	CAPACITOR=FXD 2.2UF+=10X 20VDC TA CAPACITOR=FXD 33UF+=10X 10VDC TA CAPACITOR=FXD 470PF +=10X 1KVDC EER CAPACITOR=FXD 120PF +=5X 300VDC MICA CAPACITOR=FXD 120PF +=5X 300VDC MICA	56289 56289 26480 26480 26460	1500225X9020A2 1500336X9010B2 0160-3447 0160-2205 0160-2205
A6C6 A6C7 A6C8 A6C9 A6C10	0160-2205 0160-2205 0160-039 0160-2055 0160-2055	1 1 4 9		CAPACITOR-FXD 120PF +-5% 300VDC MICA CAPACITOR-FXD 120PF +-5% 300VDC MICA CAPACITOR-FXD 430PF +-5% 300VDC MICA CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER	28480 28480 28480 28480	0160-2205 0160-2205 0160-2205 0160-2055 0160-2055
A6C11 A6C12 A6C13 A6C14 A6C15	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055	9 9 9		CAPACITOR-FXD .01UF +80-20X 100VDC CER CAPACITOR-FXD .01UF +80-20X 100VDC CER CAPACITOR-FXD .01UF +80-20X 100VDC CER CAPACITOR-FXD .01UF +80-20X 100VDC CER CAPACITOR-FXD .01UF +80-20X 100VDC CER	28480 28480 28480 28480 28480	0140-2055 0160-2055 0160-2055 0160-2055 0160-2055
A6C16 A6C17 A6C18 A6C19 A6C20	0160-2055 0160-2055 0160-2055 0160-2055	9 9 9 9		CAPACITOR-FXD .01UF +80-20X 100VDC CER CAPACITOR-FXD .01UF +80-20X 100VDC CER CAPACITOR-FXD .01UF +80-20X 100VDC CER CAPACITOR-FXD .01UF +80-20X 100VDC CER CAPACITOR-FXD .01UF +80-20X 100VDC CER	28480 28480 28480 28480	0160-2055 0160-2055 0160-2055 0160-2055 0160-2055

Table 6-1. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
49C53 49C55 49C51	0160-2209 0180-0229 0160-2204	5 7 0	1	CAPACITOR=FXD 360PF +=5X 300VDC MICA CAPACITOR=FXD 33UF+=10X 10VDC TA CAPACITOR=FXD 100PF +=5X 300VDC MICA	28480 56289 28480	0160-2209 1500336×901082 0160-2204
A6R1 A6R2 A6R3 A6R4 A6R5	0757-0346 0757-0401 0757-0410 0757-0280 0757-0408	0 1 3 7	1	RESISTOR 10 1% .125W F TC=0+-100 RESISTOR 100 1% .125W F TC=0+-100 RESISTOR 301 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 243 1% .125W F TC=0+-100	24546 24546 24546 24546	C4-1/8-T0-10R0-F C4-1/8-T0-101-F C4-1/8-T0-301R-F C4-1/8-T0-1001-F C4-1/8-T0-243R-F
Abrb Abr7 Abr8 Abr9 Abr10	0757-0283 0757-0283 0757-0283 0757-0283 0757-0280	6 6 6 5 3	9	RESISTOR 2K 1% ,125W F TC=0+-100 RESISTOR 2K 1% .125W F TC=0+-100 RESISTOR 2K 1% ,125W F TC=0+-100 RESISTOR 2K 1% ,125W F TC=0+-100 RESISTOR 1K 1% ,125W F TC=0+-100	24546 24546 24546 24546	C4-1/8-T0-2001-F C4-1/8-T0-2001-F C4-1/8-T0-2001-F C4-1/8-T0-2001-F C4-1/8-T0-2001-F
A6R11 A6R12 A6R13 A6R14 A6R15	0757-0280 0757-0280 0757-0280 0757-0410 0757-0410	3 3 1		RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 301 1% .125W F TC=0+-100 RESISTOR 301 1% .125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-70-1001-F C4-1/8-T0-1001-F C4-1/8-T0-1001-F C4-1/8-T0-301R-F C4-1/8-T0-301R-F
A6R16 A6R17 A6R18 A6R19 A6R20	0757-0410 0757-0410 0757-0410 0757-0401 0757-0263	1 1 0 6		RESISTOR 301 1% .125W F TC=0+=100 RESISTOR 301 1% .125W F TC=0+=100 RESISTOR 301 1% .125W F TC=0+=100 RESISTOR 100 1% .125W F TC=0+=100 RESISTOR 2K 1% _125W F TC=0+=100	24546 24546 24546 24546 24546	C4-1/8-T0-301R-F C4-1/8-T0-301R-F C4-1/8-T0-301R-F C4-1/8-T0-101-F C4-1/8-T0-2001-F
A6R21 A6R22 A6R23 A6R24	2100-3351 0757-0418 0757-0280 0757-0280	6 9 3 3		RESISTOR-TRMR 500 10% C SIDE-4DJ 1-TRN RESISTOR 619 1% _125W F TC=0+-100 RESISTOR 1K 1% _125W F TC=0+-100 RESISTOR 1K 1% _125W F TC=0+-100	28480 24546 24546 24546	2100-3351 C4-1/8-70-619R-F C4-1/8-70-1001-F C4-1/8-70-1001-F
A6R25 A6R26 A6R27 A6R28 A6R29	0757-0410 0757-0410 0757-0410 0757-0280 0757-0280	1 1 3 3 3		RESISTOR 301 1% .125W F TC=0+=100 RESISTOR 301 1% .125W F TC=0+=100 RESISTOR 301 1% .125W F TC=0+=100 RESISTOR 1K 1% .125W F TC=0+=100 RESISTOR 1K 1% .125W F TC=0+=100	24546 24546 24546 24546	C4-1/8-T0-301R-F C4-1/8-T0-301R-F C4-1/8-T0-301R-F C4-1/8-T0-1001-F C4-1/8-T0-1001-F
A6R30 A6R31 A6R32 A6R33 A6R34	0757-0280 0757-0410 0757-0280 0757-0407 0757-0280	3 1 3 6 3		RESISTOR 1K 1X ,125W F TC=0+-100 RESISTOR 301 1X ,125W F TC=0+-100 RESISTOR 1K 1X ,125W F TC=0+-100 RESISTOR 200 1X ,125W F TC=0+-100 RESISTOR 1K 1X ,125W F TC=0+-100	24546 24546 24546 24546	C4-1/8-T0-1001-F C4-1/8-T0-301R-F C4-1/8-T0-1001-F C4-1/8-T0-201-F C4-1/8-T0-1001-F
46R35 46R36	0757-0416 0757-0280	7 3		RESISTOR 511 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100	24546 24546	C4-1/8-TO-511R-F C4-1/8-TO-1001-F
A6TP1 A6TP2 A6TP3 A6TPa	0360-0535 0360-0535 0360-0535 0360-0535	0 0 0		TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB	00000 00000 00000 00000	ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION
A6U1 A6U2 A6U3 A6U4 A6U5	1818-0237 1820-1042 1820-0691 1820-1194 1820-1194	1 5 6 6	1 1 3	IC PMOS 2.5K ROM CHAR GEN 450-NS 3-S IC SHF-RGTR TTL R-S PRL-IN SERIAL-OUT IC GATE TTL S AND-OR-INV IC CHTR TTL LS BIN UP/DOWN SYNCHRO IC CHTR TTL LS BIN UP/DOWN SYNCHRO	14936 01295 01295 01295 01295	R0=3-2513 8N74165N 8N7436aN 8N74L8193N 8N74L8193N
A6U6 A6U7 A6U8 A6U9 A6U10	1820-1194 1820-1425 1820-1112 1820-1430 1820-1430	6 6 8 3 3 3	3	IC CNTR TTL LS BIN UP/DOWN SYNCHRO IC SCHMITT-TRIG TTL LS NAND QUAD 2-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG	01295 01295 01295 01295 01295	8N74L8193N 8N74L8132N 8N74L874N 8N74L9161AN 8N74L8161AN
A6U13 A6U13 A6U14 A6U15	1820-1430 1820-1210 1820-0481 1820-1989 1820-1470	3 7 4 7	1 4	IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG IC GATE TTL LS AND-OR-INV DUAL 2-INP IC GATE TTL S NAND QUAD 2-INP IC CNTR TTL LS BIN DUAL 4-BIT IC MUXR/DATA-SEL TTL LS 2-TO-1-LINE QUAD	01295 01295 01295 07263 01295	3N74L8161AN 8N74L851N 8N744800N 74L9393PC 3N74L8157N
A6U16 A6U17 A6U18 A6U19 A6U20	1920-1470 1820-1470 1820-1687 1816-0913 1820-1217	1 0 6 4	1 1	IC MUXR/DATA-SEL TTL LS 2-TO-1-LINE GUAD IC MUXR/DATA-SEL TTL LS 2-TO-1-LINE GUAD IC GATE TTL S AND TPL 3-INP IT THE SHAPE TO THE SHAPE IT THE SHAPE TO THE SHAPE TELL SHAPE THE SHAPE TELL SHAPE TTL LS S-TO-1-LINE	01295 01295 01295 34335 01295	8N74L8157N 8N74L8157N 8N74815N AM31L01PC 8N74L8151N
A6U21 A6U22 A6U23 A6U24 A6U25	1820-1298 1816-1149 1820-1430 1820-1204 1820-1202	1 2 3 9 7	1 1	IC MUXR/DATA-SEL TTL L8 8-T0-1-LINE IC TTL 8 1K ROM 65-N8 3-8 IC CNTR TTL L8 81N 8YNCHRO POS-EDGE-TRIG IC GATE TTL L8 NAND DUAL 4-INP IC GATE TTL L8 NAND TPL 3-INP	01295 01295 01295 01295 01295	8N74L8251N 8N748287N PROGRAMMED 8N74L8161AN 8N74L820N 8N74L810N
A6U26 A6U27 A6U28 A6U28 A6U30	1820=1730 1820=1192 1818=0348 1818=0348 1818=0348	6 4 5 5 5	5	IC FF TTL L8 D-TYPE POS-EDGE-TRIG COM IC RGTR TTL D-TYPE 4-BIT IC NMOS 1K RAM STAT 3-8 IC NMOS 1K RAM STAT 3-8 IC NMOS 1K RAM STAT 3-8	01295 01295 07263 07263 07263	8N74L8273N 5N74173N 2102LMPC 2102LMPC 2102LMPC
					design members of the state of	

Model 1615A Replaceable Parts

Table 6-1. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A6U31 A6U32 A6U33 A6U34 A6U35	1818-0348 1820-1112 1820-1470 1816-1148 1820-1203	5 8 1 1 8	1	IC NMOS 1K RAM STAT 3-S IC FF TTL LS D-TYPE POS-EDGE-TRIG IC MUXR/DATA-SEL TTL LS 2-TO-1-LINE QUAD IC TTL S 1K ROM 65-NS 3-S IC GATE TTL LS AND TPL 3-INP	07263 01295 01295 01295 01295	2102LHPC Sn74LS174n Sn74LS157n Sn74S287n Programmed Sn74LS11n
A6⊔36 A6∪37 A6∪38 A6∪39 A6∪40	1816-1150 1820-1430 1820-1112 1820-1197 1820-0693	53898	1	IC TTL S 1K ROM 65-NS 3-S IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG IC FF TTL LS D-TYPE POS-EDGE-TRIG IC GATE TTL LS NAND GUAD 2-INP IC FF TTL S D-TYPE POS-EDGE-TRIG	01295 01295 01295 01295 01295	SN74S287N PROGRAMMED SN74LS161AN SN74LS74N SN74LS0ON SN74874N
A6U43 A6U43 A6U44 A6U44	1820=1192 1818=0348 1818=0348 1818=0348 1818=0348	45555		IC RGTR TTL D-TYPE 4-BIT IC NMOS 1K RAM STAT 3-S IC NMOS 1K RAM STAT 3-S IC NMOS 1K RAM STAT 3-S IC NMOS 1K RAM STAT 3-S IC NMOS 1K RAM STAT 3-S	01295 07263 07263 07263 07263	SN74173N 2102LHPC 2102LHPC 2102LHPC 2102LHPC
&6U46 &6U47 &6U48 &6U49 &6U50	1820-0693 1820-1202 1820-1210 1820-1199 1816-1151	8 7 7 1 6	1	IC FF TTL S D-TYPE POS-EDGE-TRIG IC GATE TTL LS NAND TPL 3-INP IC GATE TTL LS AND-OR-INV DUAL 2-INP IC INV TTL LS HEX 1-INP IC TTL S 1K ROM 65-NS 3-S	01295 01295 01295 01295 01295	SN74874N SN74L310N SN74L351N SN74L304N SN748287N PROGRAMMED
A6U51 A6U52 A6U53	1820-1430 1820-0693 1820-1429	3 8 0		IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG IC FF TTL S D-TYPE POS-EDGE-TRIG IC CNTR TTL LS DECD SYNCHRO	01295 01295 01295	SN74L8161AN SN74874N SN74L8160AN
A6XU15 A6XU22 A6XU34 A6XU34	1200-0607 1200-0607 1200-0607 1200-0607 1200-0607	00000		SOCKET-IC 16-CONT DIP-SLDR SOCKET-IC 16-CONT DIP-SLDR SOCKET-IC 16-CONT DIP-SLDR SOCKET-IC 16-CONT DIP-SLDR SOCKET-IC 16-CONT DIP-SLDR	28480 28480 28480 28480 28480	1200-0607 1200-0607 1200-0607 1200-0607 1200-0607
A6XU50 A6XU51 A6XU52	1200-0607 1200-0607 1200-0638	0 7		SOCKET-IC 16-CONT DIP-SLDR SOCKET-IC 16-CONT DIP-SLDR SOCKET-IC 14-CONT DIP-SLDR	25450 25450 28450	1200-0607 1200-0607 1200-0638
A7	01615-66513	9	i	BOARD ASSEMBLY, POWER SUPPLY	28480	01615-66513
A7C1 A7C2 A7C3 A7C4 A7C5	0180-0230 0180-0230 0180-0230 0180-0230 0180-0116	0 0 0 1	8	CAPACITOR-FXD 1UF+-20X 50VDC TA CAPACITOR-FXD 1UF+-20X 50VDC TA CAPACITOR-FXD 1UF+-20X 50VDC TA CAPACITOR-FXD 1UF+-20X 50VDC TA CAPACITOR-FXD 50VDC TA CAPACITOR-FXD 6.8UF+-10X 35VDC TA	56289 56289 56289 56289 56289	1501105X0050A2 1500105X0050A2 1500105X0050A2 1500105X0050A2 1500065X9035B2
A7C6 A7C7 A7C8 A7C9 A7C10	0160-2055 0160-3443 0160-2197 0180-2750 0160-0161	9 1 0 3 4	î 2 3	CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .1UF +80-20% 50VDC CER CAPACITOR-FXD 10PF +=5% 300VDC MICA CAPACITOR-FXD 3300UF+100-10% 6.3VDC AL CAPACITOR-FXD .01UF +=10% 200VDC PDLYE	28480 28480 28480 56289 28480	0160-2055 0160-3443 0160-2197 672033846R3JE2C 0160-0161
A7C11 A7C12 A7C13 A7C14 A7C15	0160=2055 0160=3508 0160=3443 0160=2055 0160=3443	9 9 1 9 1	7	CAPACITOR-FXD .01UF +80-20X 100VDC CER CAPACITOR-FXD 1UF +80-20X 50VDC CER CAPACITOR-FXD 1UF +80-20X 50VDC CER CAPACITOR-FXD 01UF +80-20X 100VDC CER CAPACITOR-FXD 1UF +80-20X 50VDC CER	28480 28480 28480 28480	0160-2055 0160-3508 0160-3443 0160-2055 0160-3443
A7C16 A7C17 A7C18 A7C19 A7C20	0180=0116 0160=0161 0180=2750 0160=3508 0160=2055	1 4 3 9 9		CAPACITOR-FXD 6.8UF+-10% 35VDC TA CAPACITOR-FXD .01UF +-10% 200VDC PDLYE CAPACITOR-FXD 3300UF+100-10% 6.3VDC AL CAPACITOR-FXD 1UF +80-20% 50VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER	56289 28480 56289 28480 28480	1500685X903582 0160-0161 6720338M6R3JE2C 0160-3508 0160-2055
A7C21 A7C22	0160-3508 0160-3508	9		CAPACITOR-FXD 1UF +80-20% 50VDC CER CAPACITOR-FXD 1UF +80-20% 50VDC CER	28480 28480	0160=3508 0160=3508
ATCR1 ATCR2 ATCR3 ATCR4 ATCR5	1901-0662 1901-0662 1901-0662 1901-0511 1884-0266	3 3 1 5	6 1 1	DIODE-PWR RECT 100V 6A DIODE-PWR RECT 100V 6A DIODE-PWR RECT 100V 6A DIODE-PWR RECT 100V 6A DIODE-PWR RECT 1N3889R 50V 12A 200N8 THYRISTOR-SCR 2N6400 T0-220AB VRRM=50	04713 04713 04713 04713 01928	MR751 MR751 MR751 1 N3689R 2 N6400
A7CR6 A7CR7 A7CR8 A7CR9 A7CR10	1901=0662 1901=0662 1901=0791 1901=0040 1884=0276	3 9 1 7	1 1	DIODE-PWR PECT 100V 6A DIODE-PWR RECT 100V 6A DIODE-PWR RECT 1N3889 50V 12A 200NS DO-4 DIODE-SWITCHING 30V 50MA 2NS DO-35 THYBISTOR-TRIAC TO-220AB	04713 04713 55967 28480 28480	MR751 MR751 1N3889 1901-0040 1884-0276
A7CR11	1901-0662	3		DIODE-PWR RECT 100V 6A	04713	MR751
A7081	2140-0493	5	i	LAMP-INCAND 55 7VDC 41MA G-4 1/2-BULB	08806	55
A7E1 A7F1 A7F2 A7F3	0360-1788 2110-0002 2110-0002 2110-0528 2110-0528	7 8 8 4 4	2	CONNECTOR-SGL CONT PIN .045-IN-BSC-SZ SG RESISTOR-VAR CONTROL WW 50 10% LIN RESISTOR-VAR CONTROL WW 50 10% LIN FUSE 10A 125V FAST-BLO 1.25X.25 UL FUSE 10A 125V FAST-BLO 1.25X.25 UL FUSE 10A 125V FAST-BLO 1.25X.25 UL	28480 28480 28480 75915 75915	0360-1788 2100-0002 2100-0002 312010 312010

Table 6-1. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A7H1 A7H2 A7H3	2360=0195 2420=0001 2740=0003	0 5 5	5 9 2	SCREW-MACH 6-32 .312-IV-LG PAN-MOPOZI NUT-WI-P1-P10-95-6 RWAJ\W-X3H-TUN NUT-WI-Z31- DMT-SZ-01 RWAJ\W-X3H-WI-Z5-01	00000 00000 00000	ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION
47L1 47L2	9140-0242	9	5	COIL 100UH 10% .937DX1.625LG-NOM COIL 100UH 10% .937DX1.625LG-NOM	28480 28480	9140-024 <b>2</b> 9140-024 <b>2</b>
A7MP1 A7MP2	0380=0327 1205=0310 1400=0493	9 0	2 5 2	SPACER-RND .125-IN-LG .09-IN-ID HEAT SINK SGL TO-3-CS CABLE TIE .062-1.25-DIA .14-WD NYL	28480 28480 28480	0389-0327 1205-0310 1400-0493
A7G1 A7G2 A7G3 A7G4	1853-0084 1854-0215 1854-0300 1853-0036	0 1 5	1	TRANSISTOR PNP 2N4918 SI PD=30M FT=3MHZ TRANSISTOR NPN SI PD=35n4m FT=300MHZ TRANSISTOR NPN SI PD=25W FT=4MHZ TRANSISTOR PNP SI PD=3104M FT=250MHZ	04713 04713 28480 28480	244918 243904 1854=0300 1853=0036
ATR1 ATR2 ATR3 ATR4 ATR5	0757-0479 0684-6811 0757-0473 0683-1505 0687-2201	2 3 6 0 3	1 1 1 2	RESISTOR 392K 1% 125W F TC=0+=100  RESISTOR 680 10% 25W FC TC==400/+600  RESISTOR 22K 1% 125W F TC=0++100  PESISTOR 15 5% 25W FC TC==400/+500  RESISTOR 22 10% 5W CC TC=0+412	19701 01121 24546 01121 01121	MF4C1/8=T0=3923=F C86911 C4=1/8=T0=2213=F C81505 E82201
A7R6 A7R7 A7R8 A7R9 A7R10	0757-0442 0757-0414 0757-0290 0683-2225 0683-1205	9 5 5 7	1 1 2	RESISTOR 10K 1% ,125W F TC=0+-100 RESISTOR 432 1% ,125W F TC=0+-100 RESISTOR 6,19K 1% ,125W F TC=0+-100 PESISTOR 2,2K 5% ,25W FC TC=-400/+700 PESISTOR 12 %% ,25W FC TC=-400/+500	24546 24546 19701 01121 01121	C4-1/8-T0-1002-F C4-1/8-T0-432k-F MF4C1/8-T0-6191-F C82225 C81205
A7R11 A7R12 A7R13 A7R14 A7R15	0757-0278 2100-3352 0811-1758 0811-1758 0811-1758	9 7 8 8 8	5 1 8	PESISTOR 1.78K 1% .125W F TCE0+-100 PESISTOR-TRMR 1K 10% C SIDE-ADJ 1-TRN RESISTOR .24 5% 2W PW TCE0+-800 PESISTOR .24 5% 2W PW TCE0+-800 PESISTOR .24 5% 2W PW TCE0+-800	24546 28480 75042 75042 75042	C4-1/8-T0-1781-F 2100-3352 BWH2-24/100-J BWH2-24/100-J BWH2-24/100-J
A7R16 A7R17 A7R18 A7R19 A7R20	0683-0275 0683-0685 0757-0200 0683-0275 0684-5601	9 5 7 9 7	4 1 1	RESISTOR 2.7 5% .25% FC TC=-400/+500 RESISTOR 6.8 5% .25% FC TC=-400/+500 RESISTOR 5.62K 1% .125% F TCm0+-100 RESISTOR 2.7 5% .25% FC TC=-400/+500 RESISTOR 56 10% .25% FC TC=-400/+500	01121 01121 24546 01121 01121	CA27G5 CA6AG5 C4-1/A-T0-5621-F CA27G5 CA5601
A7R21 A7R22 A7R23 A7R24 A7R25	0683-3025 2100-3351 0698-0085 0683-5125 0687-2201	3 6 0 8 3	1 1 1	RESISTOR 3K 5% _25W FC TC==400/+700 RESISTOR=TRMR 500 10% C SIDE=4DJ 1=TRN RESISTOR 2.61K 1% _125W F TC=0+=100 RESISTOR 5.1K 5% _25W FC TC==400/+700 RESISTOR 22 10% .5W CC TC=0+412	01121 28480 24546 01121 01121	C83025 2100-3351 C4-1/8-70-2611-F C85125 E82201
A7R26 A7R27 A7R28 A7R28 A7R29 A7R30	0698-3150 0683-1015 0683-0275 0683-1205 0684-3921	67970	1 1	RESISTOR 2.37K 1% .125M F TC#0+-100 RESISTOR 100 5% .25M FC TC#=400/+500 RESISTOR 2.7 5% .25M FC TC#=400/+500 RESISTOR 12 5% .25M FC TC#=400/+500 RESISTOR 3.9K 10% .25M FC TC#=400/+700	24546 01121 01121 01121 01121	C4-1/A-T0-2371-F CA;015 CB27G5 CB;205 CB3921
A7R31 A7R32 A7R33 A7R34 A7R35	0684-6811 0757-0414 0811-1758 0811-1758 0811-1758	3 5 8 8 8		RESISTOR 680 10% _25W FC TC==400/+600 RESISTOR 432 1% _125W F TC=0+=100 RESISTOR _24 5% 2N PW TC=0+=800 RESISTOR _24 5% 2N PW TC=0+=800 RESISTOR _24 5% 2W PW TC=0+=800	01121 24546 75042 75042 75042	C86811 C4-1/8-T0-432R-F 8mH2-24/100-J BmH2-24/100-J BmH2-24/100-J
A7R36 A7R37 A7R38 A7R39 A7R40	0757=0442 0757=0438 0683=0275 0684=5601 0811=1758	9 3 9 7 8		RESISTOR 10K 1% 125W F TC=0+=100 RESISTOR 5,11K 1% 125W F TC=0+=100 RESISTOR 2-7 5% 125W FC TC=-400/+500 RESISTOR 56 10% 25W FC TC=-400/+500 RESISTOR 24 5% 2W PW TC=0+=800	24546 24546 01121 01121 75042	C4=1/8=T0=1002=F C4=1/8=T0=5111=F C827G5 C85601 BnM2=24/100=J
A7R41	0811-1758	8		RESISTOR .24 5% 2W PW TC#0++800	75042	BMH2-24/100-J
A7TP1 A7TP2 A7TP3 A7TP4 A7TP5	0360=0535 0360=0535 0360=0535 0360=0535 0360=0535	0 0 0 0		TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB	00000 00000 00000 00000	ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION
A7TP6	0360-0535	٥		TERMINAL TEST POINT PCB	00000	ORDER BY DESCRIPTION
A7U1 A7U2	1820-0439 1826-0004	7	1 1	IC V RGLTR 14-DIP-P IC 304 V RGLTR T0-100	07263 07263	723PC UA304HC
A7VR1 A7VR2	1902-3104 1902-3104	6	2	DIODE-ZNR 5.62V 5% DD-7 PD=.4W TC=+.016% DIODE-ZNR 5.62V 5% DD-7 PD=.4W TC=+.016%	28480 28480	1902-3104 1902-3104
A7XD81	1450=0584	1	1	LAMP SOCKET MINTR-BAY-SKT	95263	7-35×P11
ATXF1 ATXF2 ATXF3 ATXF4	2620-0115 2620-0115 2620-0115 2620-0115	0 0 0	8	FUSEHOLDER-CLIP TYPE.25D-FUSE FUSEHOLDER-CLIP TYPE.25D-FUSE FUSEHOLDER-CLIP TYPE.25D-FUSE FUSEHOLDER-CLIP TYPE.25D-FUSE	28480 28480 28480 28480	000000 0000000 0000000 00000000
l	01615-66508	2	1	BOARD ASSEMBLY, MOTHER	28480	01615=66508

Table 6-1. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
ABC1 ABC2	0180-2770 0180-2770	7	2	CAPACITOR-FXD .018F+75=10% 30VDC AL CAPACITOR-FXD .018F+75=10% 30VDC AL	28480 28480	0180-2770 0180-2770
A8E1 A8E2 A8E3 A8E4	0360-1653 0360-1653 0360-1653 0360-1653	5 5 5 5	·	CONNECTOR-SGL CONT PIN .045-IN-BSC-82 SG CONNECTOR-SGL CONT PIN .045-IN-BSC-82 SG CONNECTOR-SGL CONT PIN .045-IN-BSC-82 SG CONNECTOR-SGL CONT PIN .045-IN-BSC-82 SG	58480 58480 58480 58480	0360=1653 0360=1653 0360=1653 0360=1653
16A 16A 26A 18A	1251-3195 1251-3276 1251-3195	2 4	2 1	CONNECTOR 4=PIN M POST TYPE Connector 6=PIN M POST TYPE Connector 4=PIN M POST TYPE	28480 28480 28480	1251=3195 1251=3276 1251=3195
ASMP1	0380-0059	5	2	spacer-ryt-on .25-IN-LG .152-IN-ID	00000	ORDER BY DESCRIPTION
A8R1 A8R2 A8R3 A8R4	0684-3921 0684-3921 0698-3180 0757-0416	0 0 2 7	í	REBISTOR 3.9K 10% .25W FC TC==400/+700 RESISTOR 3.9K 10% .25W FC TC==400/+700 RESISTOR 68 2% 7W MO TC=0+=200 RESISTOR 511 % .125W F TC=0+=100	01121 01121 28480 24546	CB3921 CB3921 0698-3180 C4-1/8-T0-511R-F
A6XA1 A6XA2 A6XA3 A8XA4 A6XA5	1251-4587 1251-4587 1251-4587 1251-4587 1251-4587	0000	7	COMMECTOR-PC EDGE 50-CONT/ROW 2-ROWS COMMECTOR-PC EDGE 50-CONT/ROW 2-ROWS COMMECTOR-PC EDGE 50-CONT/ROW 2-ROWS COMMECTOR-PC EDGE 50-CONT/ROW 2-ROWS COMMECTOR-PC EDGE 50-CONT/ROW 2-ROWS	28480 28480 28480 28480 28480	1251-4567 1251-4587 1251-4587 1251-4587 1251-4587
A8XA6 A8XA7 A8XA9 A8XA13	1251-4587 1251-4587 1251-4547 1251-1886	6 0 0	1 1	CONNECTOR-PC EDGE 50-CONT/ROW 2-ROWS CONNECTOR-PC EDGE 50-CONT/ROW 2-ROWS CONNECTOR 20-PTN M POST TYPE CONNECTOR-PC EDGE 15-CONT/ROW 2-ROWS	28480 28480 28480 28480	1251=4587 1251=4587 1251=4547 1251=1886
A9	01615-66509	3	1	BOARD ASSEMBLY, PROBE THRESHOLD/INPUT	28480	01615-66509
A9C1 A9C2 A9C3 A9C4 A9C5	0160-3443 0160-3443 0160-3443 0160-3443	1 1 1 1		CAPACITOR-FXD .1UF +80-20% 50VDC CER CAPACITOR-FXD .1UF +80-20% 50VDC CER CAPACITOR-FXD .1UF +80-20% 50VDC CER CAPACITOR-FXD .1UF +80-20% 50VDC CER CAPACITOR-FXD .1UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-3443 0160-3443 0160-3443 0160-3443
A9CR1 A9CR2	1901-0040	1 1		DIODE-SWITCHING 30V 50MA 2NS DO-35 DIODE-SWITCHING 30V 50MA 2NS DO-35	28480 28480	1901=0040 1901=0040
A9L1	9140-0158	6	1	COIL-MLD 1UH 10% Q=32 .095DX.25LG=NOM	28480	9140-0158
49R1 49R2 49R3 49R4 49R5	0757-0278 0757-0419 2100-3588 0757-0278 0757-0419	9 0 1 9 0	3	RESISTOR 1,78K 1% ,125W F TC=0+=100 RESISTOR 681 1% ,125W F TC=0+=100 RESISTOR=TRMP 10K 20% CCP TOP=ADJ 1=TRN PESISTOR 1,78K 1% ,125W F TC=0+=100 RESISTOR 681 1% ,125W F TC=0+=100	24546 24546 28480 24546 24546	C4=1/8=T0=1781=F C4=1/8=T0=681R=F 2100=3588 C4=1/8=T0=1781=F C4=1/8=T0=681R=F
A9R6 A9R7 A9R8 A9R9 A9R10	2100-3588 0757-0278 0757-0419 2100-3588 0757-0278	1 9 0 1 9		RESISTOR-TPMR 10K 20% CCP TOP-ADJ 1-TRN RESISTOR 1,78K 1% ,125M F TC=0+-100 RESISTOR 681 1% ,125M F TC=0+-100 RESISTOR-TRMP JOK 20% CCP TOP-ADJ 1-TRN RESISTOR 1,78K 1% ,125M F TC=0+-100	28480 24546 24546 28480 24546	2100-3588 C4-1/8-T0-1781-F C4-1/8-T0-881R-F 2100-3588 C4-1/8-T0-1781-F
A9R11 A9R12 A9R13	0757-0401 0684-0271 0684-0271	0 7 7	2	RESISTOR 100 1% .125W F TC=0+-100 RESISTOR 2.7 10% .25W FC TC=-400/+500 RESISTOR 2.7 10% .25W FC TC=-400/+500	24546 01121 01121	C4-1/8-T0-101-F C827G1 C827G1
A981 A982 A983	3101-2118 3101-2118 3101-2118	4 4 4	3	SWITCH-TGL SUBMIN SPOT 5A 120VAC SWITCH-TGL SUBMIN SPOT 5A 120VAC SWITCH-TGL SUBMIN SPOT 5A 120VAC	28480 28480 28480	3101=2118 3101=2118 3101=2118
A 9 W 1	01615-61607	5	1	CABLE ASSEMBLY, INTERCONNECT FOR AG	28480	01615-61607
A10	01615-66510	6	1	BOARD ASSEMBLY, KEYBOARD	28480	01615-66510
A10C1 A10C3 A10C4 A10C5 A10C6	0180-0229 0160-3622 8012-0410 8015-0410 8015-0410	7 8 1 1	3	CAPACITOR-FXD 33UF+-10X 10VDC TA CAPACITOR-FXD .1UF +80-20X 100VDC CER CAPACITOR-FXD 20PF +-5X 300VDC MICA CAPACITOR-FXD 20PF +-5X 300VDC MICA CAPACITOR-FXD 20PF +-5X 300VDC MICA	56289 26480 28480 28480	1500336×901082 2130754100R104Z 0160-2198 0160-2198 0160-2198
A10C7 A10C8 A10C9 A10C10 A10C11	0160-2198 0160-2055 0160-2055 0160-3622 0160-3622	19988		CAPACITOR-FXD 20PF +-5% 300VDC MICA CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .1UF +80-20% 100VDC CER CAPACITOR-FXD .1UF +80-20% 100VDC CER	59924 59924 59480 59480 59480	0160=2198 0160=2055 0160=2055 213075V100R104Z 2130Y5V100R104Z
A10E1	0360=1788	7		CONNECTOR-SGL CONT PIN ,045-1N-85C-82 90	28480	0360-1788
A10MP1 A10MP3	2360-0115 0380-0585 01615-04701	2 7	36 3 1	SCREM-MACH 5-32 ,312-IN-LG PAN-HD-POZI STANDOFF-RVT-ON ,531-IN-LG 6-32THD SUPPORT, KEYSWITCH, SHEET MEYAL PLATE	00000 00000 28480	ORDER BY DESCRIPTION ORDER BY DESCRIPTION 01615-04701
A10R1 A10R2 A10R3 A10R4 A10R5	0757-0400 0757-0284 0757-0280 0757-0284 0684-1031	9 7 3 7 9	2	RESISTOR 90.9 1% ,125W F TC=0+=100 RESISTOR 150 1% ,125W F TC=0+=100 RESISTOR 1% 1% ,125W F TC=0+=100 RESISTOR 150 1% ,125W F TC=0+=100 RESISTOR 10K 10% ,25W FC TC=-400/+700	24546 24546 24546 01121	C4-1/8-T0-90R9-F C4-1/8-T0-151-F C4-1/8-T0-101-F C4-1/8-T0-151-F C81031

Table 6-1. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A10R6 A10R7 A10R8 A10R9 A10R10	0757-0439 0757-0273 0757-0280 0757-0280 0757-0284	4 4 3 3 7	1	RESISTOR 6.81K 1X .125W F TC=0+-100 RESISTOR 3.01K 1X .125W F TC=0+-100 RESISTOR 1K 1X .125W F TC=0+-100 RESISTOR 1K 1X .125W F TC=0+-100 RESISTOR 1S0 1X .125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-6811-F C4-1/8-T0-3011-F C4-1/8-T0-1001-F C4-1/8-T0-1001-F C4-1/8-T0-151-F
A10R11 A10R12 A10R13	0757-0280 0757-0284 0757-0400	3 7 9		RESISTOR 1K 1% 125W F TC=0+=100 RESISTOR 150 1% 125W F TC=0+=100 RESISTOR 90.9 1% 125W F TC=0+=100	24546 24546 24546	C4-1/8-T0-1001=F C4-1/8-T0-151=F C4-1/8-T0-90R9=F
A1031- A10836	3101-2137	7	43	SWITCH-PB SPST-NO MOM	28480	3101-2137
A10U1 A10U2 A10U3	1820-0491 1820-1440 1821-0002	4 5 5	1 1 1	IC DCDR TTL BCD=TO=DEC 4=TO=10=LINE IC LCH TTL L3 QUAD TRANSISTOR ARRAY	01295 01295 01928	8N74145N 8N74L5279N CA3045
A10W1	01615-61606	1	1	CABLE ASSEMBLY, KEYBOARD	28480	01615-61606
/15	01615-66512	8	1	BOARD ASSEMBLY, EXTENDER	28480	01615-66512
N13	01611-66503	3	5	BOARD ASSEMBLY, DISPLAY DRIVER	28480	01611-66503
A13C1 A13C2 A13C3 A13C4 A13C4	0160-0161 0140-0199 0180-0097 0180-0106 0180-0097	4 6 7 9 7	1 6 3	CAPACITOR=FXD .01UF +=10% 200VDC PDLYE CAPACITOR=FXD 240PF +=5% 300VDC MICA CAPACITOR=FXD 47UF+=10% 35VDC TA CAPACITOR=FXD 60UF+=20% 6VDC TA CAPACITOR=FXD 47UF+=10% 35VDC TA	28480 72136 56289 56289 56289	0160=0161 DM15F241J0300WV1CR 150D476x903582 150D476x903682 150D476x903582
413C6 A13C7 A13C8 A13C9 A13C10	0160-4455 0160-3127 0160-3830 0180-0230 0180-0230	7 8 0 0 0	1 2 1	CAPACITOR-FXD 10UF +-10% 50VDC MET-POLYC CAPACITOR-FXD .022UF +-5% 400VDC POLYE CAPACITOR-FXD 5UF +-10% 50VDC MET-POLYC CAPACITOR-FXD 1UF+-20% 50VDC TA CAPACITOR-FXD 1UF+-20% 50VDC TA	28480 84411 28480 56289 56269	0160-4455 663UW22354W2 0160-3850 1500105X0050A2 1500105X0050A2
A13C11 A13C12 A13C13 A13C14 A13C15	0180-0230 0160-3508 0180-1701 0160-3762 0160-3762	0 9 2 7 7	1 2	CAPACITOR-FXD 11JF+=20X 50VDC TA CAPACITOR-FXD 1UF +80=20% 50VDC CER CAPACITOR-FXD 6.8UF+=20X 6VDC TA CAPACITOR-FXD 6.8UF+=5X 50VDC MET-POLYC CAPACITOR-FXD .68UF +=5% 50VDC MET-POLYC	56289 28480 56289 28480 28480	150D105X0050A2 0160-3508 1500685X0006A2 0160-3762 0160-3762
A13C16 A13C17 A13C18 A13C19 A13C20	0180-0097 0180-1819 0180-0097 0160-3127 0180-2667	7 3 7 8 1	1	CAPACITOR-FXD 47UF+-10X 35VDC TA CAPACITOR-FXD 100UF+75-10X 50VDC AL CAPACITOR-FXD 47UF+-10X 35VDC TA CAPACITOR-FXD 0.02UF +-5X 400VDC POLYE CAPACITOR-FXD 150UF+-10X 20VDC TA	56289 56289 56289 84411 56289	1500476×903582 300107G0500H2 1500476×903582 6630H2254H2 1500157×902082
A13C21 A13C22 A13C23 A13C24 A13C25	0180-0230 0160-2055 0160-3508 0180-0106 0180-0097	0 9 9 7		CAPACITOR-FXD 1UF+-20x 50VDC TA CAPACITOR-FXD _01UF +80-20x 100VDC CER CAPACITOR-FXD 1UF +80-20x 50VDC CER CAPACITOR-FXD 60UF+-20x 6VDC TA CAPACITOR-FXD 47UF+-10x 35VDC TA	56289 28480 28480 56289 56289	1507105X0050A2 0160=2055 0160=3508 1500606X000682 1500476X903582
A13C26 A13C27 A13C28 A13C29 A13C30	0180-0097 0160-4449 0160-3665 0160-3665	7 9 9 9	1	CAPACITOR-FXD 07UF+-10X 35VDC TA CAPACITOR-FXD 8200PF +-10X 400VDC POLYE CAPACITOR-FXD 01UF +80-20X 500VDC CER CAPACITOR-FXD 01UF +80-20X 500VDC CER CAPACITOR-FXD 01UF +80-20X 500VDC CER	56289 28480 28480 28480 28480	1500476x903582 0160-4449 0160-3665 0160-3665 0160-3665
413631 413632 413633 413634 413635	0160-3665 0160-3665 0160-3665 0160-2204 0180-0106	9 9 0 9		CAPACITOR-FXD .01UF +80-20X 500VDC CER CAPACITOR-FXD .01UF +80-20X 500VDC CER CAPACITOR-FXD .01UF +80-20X 500VDC CER CAPACITOR-FXD 100PF +-5X 300VDC MICA CAPACITOR-FXD 60UF+-20X 6VDC TA	28480 28480 28480 28480 56289	0160=3665 0160=3665 0160=3665 0160=2204 1500606X0006B2
A13C36 A13C37	0180-0098 0160-3508	8 9	1	CAPACITOR-FXD 100UF+-20% 20VDC TA CAPACITOR-FXD 1UF +80-20% 50VDC CER	56289 28480	150 <sup>D</sup> 107x002082 0160=3508
413CR1 413CR2 413CR3 413CR4 413CR5	1901-0767 1901-0040 1901-0029 1901-0767 1901-0029	9 1 6 9 6	3 5	DIDDE-PWR RECT 400V 6A DIDDE-SWITCHING 30V 50MA 2NS DO-35 DIDDE-PWR RECT 600V 750MA DO-29 DIDDE-PWR RECT 400V 6A DIDDE-PWR RECT 600V 750MA DO-29	04713 28480 28480 04713 28480	7 754 1901-0040 1901-0029 7 754 1901-0029
A13CR6 A13CR7 A13CR8 A13CR9	1901-0029 1901-0767 1901-0029 1901-0029	6 6 6		DIODE-PWR RECT 600V 750MA DO-29 DIODE-PWR RECT 400V 6A DIODE-PWR RECT 600V 750MA DO-29 DIODE-PWR RECT 600V 750MA DO-29	28480 04713 28480 28480	1901-0029 7 754 1901-0029 1901-0029
A13H1 A13H2 A13H3 A13H4 A13H4	2360=0201 2420=0003 2260=0001 2190=0019	9 7 5 5 6	6 6 6	SCREW-MACH 6-32 .S-IN-LG PAN-MD-POZI NUT-MEX-DBL-CHAM 6-32-THD .094-IN-THK NUT-MEX-DBL-CHAM 4-40-THD .094-IN-THK WASHER-LK HLCL NO, 6 .141-IN-ID WASHER-LK HLCL NO. 4 .115-IN-ID	00000 00000 28480 28480 28480	ORDER BY DESCRIPTION ORDER BY DESCRIPTION 2260-00018 2190-0019
A 1 3 H 6 A 1 3 H 7	3050-0016 3050-0235	8	6	WASHER-FL MTLC NO. 6 .147-IN-ID WASHER-FL MTLC NO. 4 .117-IN-ID	28480 28480	3050-0016 3050-0235

Table 6-1. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A13L1 A13L2 A13L3 A13L4 A13L5	9100-3930 9100-3877 9100-3931 01611-86001 9140-0111	4 8 5 8 1	1 1 1 1	COIL 2.5MH 10% '625DX1.437LG=NOM COIL=MLD 290MH RFF=1KHZ COIL 700UH 10% '6DX1.437LG=NOM INDUCTOR, FXD 0.6 UH COIL=MLD 3.3UH 10% G=33 .155DX.375LG=NOM	28480 28480 28480 28480 28480	9100-3930 9100-3877 9100-3951 01611-86001 9140-0111
A13MP1 A13MP2 A13MP3	1205-0310 0380-0384 1400-0249	0	3 2	MEAT SINK SGL TO-3-CS STANDOFF-RVT-ON 1.25-IN-LG 6-32THD CABLE TIE .062625-DIA .091-WD NYL	28480 28480 28480	1205-0310 0380-0384 1400-0249
A1301 A1302 A1303 A1304 A1305	1854-0751 1854-0558 1853-0334 1854-0215 1854-0330	0 5 1 1	3 1 1	TRANSISTOR NPN 2N5840 SI TO-3 PD=100W TRANSISTOR NPN SI DARL PD=70W FT=1MHZ TRANSISTOR PNP SI DARL PD=70W FT=1MHZ TRANSISTOR NPN SI PD=350MW FT=300MHZ TRANSISTOR NPN SI PD=21W FT=10MHZ	07263 28480 04713 04713 28480	2N5840 1854-0558 MJE1090 2N3904 1854-0330
A13G6 A13G7 A13G8 A13G9 A13G10	1854-0751 1854-0215 1853-0036 1854-0751 1854-0215	0 1 2 0 1		TRANSISTOR NPN 2N5640 SI TO-3 PD=100W TRANSISTOR NPN SI PD=350MW FT=300MMZ TRANSISTOR PNP SI PD=310MW FT=250MMZ TPANSISTOR NPN 2N5640 SI TO-3 PD=100W TRANSISTOR NPN SI PD=350MW FT=300MMZ	07263 04713 28480 07263 04713	2N5840 2N3904 1853-0036 2N5840 2N3904
A13011 A13012 A13013	1854-0215 1854-0215 1853-0036	1 2		TRANSISTOR NPN SI PD=350MW FT=300MHZ Transistor npn si pD=350mw FT=300MmZ Transistor pnp si pD=310MW FT=250MHZ	04713 04713 28480	2N3904 2N3904 1853-0036
A13R1 A13R2 A13R3 A13R4 A13R5	0757-0812 0757-0442 0811-1678 0698-3605 0757-0401	7 9 1 6	1 2 1	RESISTOR 432 1% .5W F TC=0+-100 RESISTOR 10K 1% .125W F TC=0+-100 RESISTOR 10 5% 2W PM TC=0+-400 RESISTOR 15 5% 2% M TC=0+-200 RESISTOR 100 1% .125W F TC=0+-100	28480 24546 75042 27167 24546	0757-0812 C4-1/8-T0-1002-F BWH2-10R-J FP42-2-T00-15R0-J C4-1/8-T0-101-F
A13R6 A13R7 A13R8 A13R9 A13R10	2100-3576 0757-0280 0757-0457 0757-0457 0757-0457	7 3 6 6 6	1 9	RESISTOR-VAR CONTROL CC 50 10% LIN RESISTOR 1K 1% ,125W F TC=0+=100 RESISTOR 47,5K 1% ,125W F TC=0+=100 RESISTOR 47,5K 1% ,125W F TC=0+=100 RESISTOR 47,5K 1% ,125W F TC=0+=100	01121 24546 24546 24546 24546	73M4G0248500U C4-1/8-T0-1001-F C4-1/8-T0-4752-F C4-1/8-T0-4752-F C4-1/8-T0-4752-F
A13R11 A13R12 A13R13 A13R14 A13R15	0757-0457 0757-0263 0757-0263 2100-3252 0757-0283	00000	4	RESISTOR 47,5K 1% ,125W F TC=0+=100 RESISTOR 2K 1% ,125W F TC=0+=100 PESISTOR 2K 1% ,125W F TC=0+=100 RESISTOR=TRMP 5K 10% C TOP=ADJ 1=TRN RESISTOR 2K 1% ,125W F TC=0+=100	24546 28480 24546 54546 54546	C4-1/8-T0-4752-F C4-1/8-T0-2001-F C4-1/8-T0-2001-F 2100-3252 C4-1/8-T0-2001-F
A13R14 A13R17 A13R18 A13R19 A13R20	0757-0437 0757-0488 2100-3213 0757-0470 0757-0394	23930	3 1	RESISTOR 4.75K 1% .125W F TC#0+=100 RESISTOR 900K 1% .125W F TC#0+=100 RESISTOR=TRMR 200K 10% C TOP=ADJ 1=TRN RESISTOR 162K 1% .125W F TC#0+=100 RESISTOR 51.1 1% .125W F TC#0+=100	24546 28480 24546 24546	C4-1/8-T0-4751-F 0757-0488 2100-3213 C4-1/8-T0-1623-F C4-1/8-T0-51R1-F
A13R21 A13R22 A13R23 A13R24 A13R25	0757-0437 0757-0470 2100-3252 0698-5437 0698-5437	NF 666	2	RESISTOR 4,75K 1% .125W F TC=0+-100 RESISTOR 162K 1% .125W F TC=0+-100 RESISTOR-TRWR 5K 10% C TOP-ADJ 1-TRN RESISTOR 12K .1% .125W F TC=0+-50 RESISTOR 12K .1% .125W F TC=0+-50	58480 58480 58480 54246 54246	C4-1/8-T0-4751-F C4-1/8-T0-1623-F 2100-3252 0698-5437 0698-5437
A13R26 A13R27 A13R28 A13R29 A13R30	0698-5420 0698-5420 0757-0407 0757-0437 0757-0283	7 7 6 2 6	5	RESISTOR 3,874k .1% .125w F TC#0+=50 RESISTOR 3,874k .1% .125w F TC#0+=50 RESISTOR 200 1% .125w F TC#0+=100 RESISTOR 4,75k 1% .125w F TC#0+=100 RESISTOR 2K 1% .125w F TC#0+=100	54546 54246 58480 58480	0698-5420 0698-5420 C4-1/8-T0-201-F C4-1/8-T0-4751-F C4-1/8-T0-2001-F
A13R31 A13R32 A13R33 A13R34 A13R35	0757-0401 0811-1671 0757-0804 0757-0401 0757-0457	0 4 7 0 6	1 1	RESISTOR 100 1% .125W F TC=0+-100 RESISTOR 2.7 5% 2W PW TC=0+-400 RESISTOR 200 1% .5W F TC=0+-100 RESISTOR 100 1% .125W F TC=0+-100 RESISTOR 47.5K 1% .125W F TC=0+-100	24546 75042 28480 24546 24546	C4-1/8-T0-101-F BmH2-2R7-J 0757-0804 C4-1/8-T0-101-F C4-1/8-T0-4752-F
A13R36 A13R37 A13R38 A13R39 A13R40	0757-0457 0757-0457 0757-0457 0757-0280 2100-3252	66636		RESISTOR 47,5K 1% 125W F TC=0+=100 RESISTOR 47,5K 1% 125W F TC=0+=100 RESISTOR 47,5K 1% 125W F TC=0+=100 RESISTOR 1K 1% 1,125W F TC=0+=100 RESISTOR 1K 1% 1,125W F TC=0+=100 RESISTOR=TRWR 5K 10% C TOP=ADJ 1=TRN	24546 24546 24546 24546	C4-1/8-T0-4752-F C4-1/8-T0-4752-F C4-1/8-T0-4752-F C4-1/8-T0-1001-F 2100-3252
A13R41 A13R42 A13R43 A13R44 A13R45	0757-0250 0757-0250 0311-1678 0684-1041 2100-0569	3 1 1 2	<b>2</b> 1	RESISTOR 1K 1X .125W F TC=0+-100  RESISTOR 1K 1X .125W F TC=0+-100  RESISTOR 10 5% 2W PW TC=0+-400  RESISTOR 100K 10% .25W FC TC==400/+800  RESISTOR=TRMR 1M 20% C TOP=40J 1=TRN	24546 24546 75042 01121 28480	C4-1/8-T0-1001-F C4-1/8-T0-1001-F BwH2-10R-J CB1041 2100-0569
A13R46 A13R47 A13R48 A13R49 A13R50	0684=1041 0757=0488 0757=0488 0757=0457 0757=0401	1 3 6 0		RESISTOR 100K 10% .25W FC TC=-400/+800 RESISTOR 909K 1% .125W F TC=0+=100 RESISTOR 909K 1% .125W F TC=0+=100 RESISTOR 47.5K 1% .125W F TC=0+=100 RESISTOR 100 1% .125W F TC=0+=100	01121 28480 28480 24546 24546	CB1041 0757-0488 0757-0488 C4-1/8-70-4752-F C4-1/8-70-101-F
A13R51 A13R52 A13R53 A13R54 A13R55	0757-0159 0757-0394 0757-0394 0698-0090 0757-0412	5 0 7 3	2 1 1	RESISTOR 1K 1% .5W F TC=0+=100 RESISTOR 51.1 1% .125W F TC=0+=100 RESISTOR 51.1 1% .125W F TC=0+=100 RESISTOR 464 1% .5W F TC=0+=100 RESISTOR 365 1% .125W F TC=0+=100	28480 24546 24546 28480 24546	0757-0159 C4-1/8-T0-51R1-F C4-1/8-T0-51R1-F 0698-0090 C4-1/8-T0-365R-F

Table 6-1. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
413R56 A13R57 A13R58 A13R59 A13R60	0757-0264 0757-0469 0757-0453 0757-0401 2100-3214	70200	1 1	RESISTOR 150 1% ,125W F TC=0+=100 RESISTOR 150K 1% ,125W F TC=0+=100 RESISTOR 30,1K 1% ,125W F TC=0+=100 RESISTOR 100 1% ,125W F TC=0+=100 RESISTOR-TRMR 100K 10% C TOP-ADJ 1=TRN	24546 24546 24546 24546 26480	C4-1/8-T0-151-F C4-1/8-T0-1503-F C4-1/8-T0-3012-F C4-1/8-T0-101-F 2100-3214
A13R61 A13R62	2100+3252 0757-0159	6		RESISTOR-TRMR 5K 10% C TOP-ADJ 1-TRN RESISTOR 1K 1% .5W F TC=0+-100	28480 28480	2100=3252 0757=0159
A13T1 A13T2	5061-1228 9100-3927	1 9	1	TRANSFORMER FLYBACK	28480 28480	5061-1228 9100-3927
A13TP1 A13TP2 A13TP3 A13TP4 A13TP5	0360~0535 0360~0535 0360~0535 0360~0535	00000		TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB	00000 00000 00000 00000	ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION
A13TP6 A13TP7 A13TP8 A13TP9 A13TP10	0360+0535 0360+0535 0360+0535 0360+0535 0360+0535	00000		TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB	00000 00000 00000 00000	CROER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION
A13TP11 413TP12	0360-0535 0360-0535	00		TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB	00000	ORDER BY DESCRIPTION ORDER BY DESCRIPTION
A13U1 A13U2 A13U3 A13U4 A13U5	1826-0254 1826-0254 1826-0254 1826-0254 1826-0254	9993	4	IC OP AMP GP 8-DIP-P IC OP AMP GP 8-DIP-P IC OP AMP GP 8-DIP-P IC OP AMP GP 8-DIP-P IC OP AMP GP 8-DIP-P IC MY TTL LS MONOSTBL RETRIG	04713 04713 04713 04713 01295	MC17413CP1 MC17413CP1 MC17413CP1 MC17413CP1 SN74LS122N
A13U6	1820-1796	4	1	IC DRVR TTL DUAL 2-INP	27014	D\$3611N
A13VR1 A13VR2	1902-0041 1902-0593	1	1 1	DIDDE-ZNR 5.11V 5% DD-7 PD=,4W TC=-,009% DIDDE-ZNR 43.2V 10% DD-15 PD=1W TC=+,08%	28480 28480	1902-0041 1902-0593

Table 6-2. List of Manufacturers' Codes

Mfr No.	Manufacturer Name	Address	Zip Code
00000	ANY SATISFACTORY SUPPLIER		
01121	ALLEN-BRADLEY CO	MILWAUKEE WI	53204
01295	TEXAS INSTR INC SEMICOND CMPNT DIV	DALLAS TX	75222
01928	RCA CORP SOLID STATE DIV	SOMERVILLE NJ	08876
04713	MOTOROLA SEMICONDUCTOR PRODUCTS	PHOENIX AZ	85062
0653A	ETRI INC	BURR RIDGE IL	60521
07263	FAIRCHILD SEMICONDUCTOR DIV	MOUNTAIN VIEW CA	94042
08261	SPECTRA-STRIP CORP	GARDEN GROVE CA	92642
08806	GE CO MINIATURE LAMP PROD DEPT	CLEVELAND OH	44112
14936	GENERAL INSTR CORP SEMIDON PROD GP	HICKSVILLE NY	11802
19701	MEPCO/ELECTRA CORP	MINERAL HELLS TX	76067
24546	CORNING GLASS WORKS (BRADFORD)	BRADFORD PA	16701
26650	VARADYNE INC	SANTA MONICA CA	90404
27014	NATIONAL SEMICONDUCTOR CORP	SANTA CLARA CA	95051
27167	CORNING GLASS WORKS (WILMINGTON)	WILMINGTON NO	28401
27777	VARO SEMICONDUCTOR INC	GARLAND TX	75040
28480	HEWLETT-PACKARD CO CORPORATE HO	PALO ALTO CA	94304
34335	ADVANCED MICRO DEVICES INC	SUNNYVALE CA	94086
55967	FMC SEMICONDUCTOR PRODUCTS OPER	BROOMFIELD CO	80020
56289	SPRAGUE ELECTRIC CO	NORTH ADAMS MA	01247
72136	ELECTRO MOTIVE CORP SUB IEC	WILLIMANTIC CT	06226
75042	TRW INC PHILADELPHIA DIV	PHILADELPHIA PA	19108
75915	LITTELFUSE INC	DES PLAINES IL	60016
84411	TRW CAPACITOR DIV	OGALLALA NE	69153
95263	LEECRAFT MFG CO INC	LI CITY NY	11101
95987	WECKESSER CO INC	CHICAGO IL	60641

Model 1615A Manual Changes

## **SECTION VII**

#### **MANUAL CHANGES**

## 7-1. INTRODUCTION.

7-2. This section contains information required to backdate or update this manual for a specific instrument.

#### 7-3. MANUAL CHANGES.

7-4. This manual applies directly to the instrument having the serial prefix shown on the manual title page. If the serial prefix of your instrument is not the same as the one on the title page, find your serial prefix in table 7-1 and make the changes to the manual that are listed for that serial prefix. When making changes listed in table 7-1, make the change with the highest number first. Example: if backdating changes 1, 2, and 3 are required for your serial prefix, do change 3 first, then change 2, and finally change 1.

7-5. If the serial prefix of your instrument is not listed either on the title page or in table 7-1, refer to an enclosed MANUAL CHANGES sheet for updating information. Also, if a MANUAL CHANGES sheet is supplied, make all indicated ERRATA corrections.

Table 7-1. Manual Changes

Serial Prefix	Make Changes
1742A	5 thru 1
1825A	5 thru 2
1849A	5 thru 3
1905 <b>A</b>	4,5
1922A	5

#### **CHANGE 1**

Table 6-2,

A7: Change HP and Mfr Part Nos. to 01615-66507. Delete: A7C22.

A7CR5: Change to HP Part No. 1884-0082, THYR SCR 2N4441.

A7CR10: Change to HP Part No. 1884-0217, THY-RISTOR-TRIAC.

Delete: A7R40 and A7R41.

A7VR1: Change to HP Part No. 1902-0041, DZ 5.11 V 5%, 400 MW.

Schematic 2,

Delete: A7C22, A7R40, and A7R41.

A7CR5: Change HP Part No. to 1884-0082 and Mfr Part No. to 2N4441.

A7CR10: Change HP Part No. to 1884-0217 and Mfr Part No. to MAC-10-2.

A7VR1: Change HP Part No. to 1902-0041, Mfr Part No. to SZ10939-98, and value to 5.11 V.

#### **CHANGE 2**

Table 6-2,

A5: Change HP and Mfr Part Nos. to 01615-66505.
A5U2: Change to ROM 6 — Not part of standard instrument.

Add: A5XU2. Same as A5XU8.

Schematic 8A,

Delete: A5U2.

Add: A5U2, ROM 6, in parallel with ROM 0 through ROM 5.

A5U1 pin 9: Connect to ROM 6 pin 20.

LRAMA: Show supplied by pin 7 of A5U1.

U25C pin 10: Disconnect from A5U2 pin 7 and connect to LRAMA.

#### **CHANGE 3**

Table 6-2,

Delete: J4.

MP55: Change HP and Mfr Part Nos. to 01615-00202. Delete: A7DS1, A7E1, A7MP1, and A7XDS1.

Schematic 2,

Delete: +5-volt circuit from A7 to J4.

#### **CHANGE 4**

Table 6-2.

A6: Change HP and Mfr Part Nos. to 01615-66506. A6C8: Change to HP Part No. 0140-0199, CAPACITOR-FXD, MICA, 240 pF, 5%, 300V, Mfr Code 28480, Mfr. Part No. 0140-0199.

Delete A6XU51.

Schematic 10A,

A6R2/A6C3 Junction: Add TO U14 PIN 1.

U51 Pin 11: Add TO U14 PIN 1. A6C8: Change value to 240 pF.

Schematic 10B,

U14A pin 1: Show signal from A6R2/A6C3 junction.

### **CHANGE 5**

Table 6-2,

A5: Change HP and Mfr Part Nos. to 01615-66515. Add A5R38, HP Part No. 0757-0280, RESISTOR 1K 1% .125W F TC=0±100, Mfr Code 24546, Mfr Part No. C4-1/8-TO-1001-F.

Schematic 8B,

U18C: Disconnect pin 9 and reconnect it to +5V through new resistor A5R38, 1000 ohms.

## **SECTION VIII**

#### **SERVICE**

## 8-1. INTRODUCTION.


8-2. This section contains schematics, component location drawings, and troubleshooting information for making repairs to the 1615A. The component location drawings are placed just ahead of the schematic(s) which show most of the parts on the assembly. Table 8-1 lists the drawings contained in this Section.

Table 8-1. 1615A Schematics


Circuitry	Schematic No.
Assembly A1 Data Probe Inputs Qualifier Multiplexer Memory Address MIC and MAC	4A 4B 4C
Assembly A9 Probe Thresholds	4D
Assembly A2 Clocks Trigger and Delay Trigger and Clock	7A 7B 7C
Assembly A3 16-bit Memory Glitch Trigger	6A 6B
Assembly A4 Data Acquisition P/O Glitch Detectors P/O Glitch Detectors	5A 5B 5C
Assembly A5 Microprocessor and ROM Trigger Line/Keyboard Pulse/Expand Indicator/Display Control/Memory Dump	8A 8B
Assembly A6 Video Timing Logic Microprocessor RAM and Alphanumeric Generator Timing and Video Logic	10A 10B
Assembly A7 Power Supply	2
Assembly A8 Mother Board	1
Assembly A13 Display Driver	3
Assembly A10 Keyboard	9

## 8-3. TROUBLESHOOTING WITH STATUS CODES.

- 8-4. If a malfunction is detected during certain instrument self tests, the 1615A will halt the test and display a status code on screen. The status code indicates machine status at the time that the malfunction was detected. Proper interpretation of the status code offers a clue to the nature of the malfunction.
- 8-5. A typical display of a status code is TEST FAILED, STATUS = 271. The status code is an octal number. It contains the status of seven different 1615A functions. Each function is assigned a different binary weight. A binary 1 indicates that the associated status is true; binary 0 indicates that the status is false. The following instrument status statements are included in the status code:



8-6. The following description shows interpretation of the status code for TEST FAILED, STATUS = 271.



8-7. Status code 271 indicates the following:
The 8-bit memory is not valid.
The 16-bit memory is valid.
The external clock is running.
8-bit trigger has not been found.
16-bit trigger has been found.
8-bit run has not been completed.
16-bit run has been completed.

Service Model 1615A

## 8-8. TROUBLESHOOTING WITH SELF TEST OF DATA-ACQUISITION HARDWARE.

- 8-9. During the self test of the data-acquisition hardware, the microprocessor sets up 21 traces, each with a different format and trace specification. For each trace, the 1615A makes a run and then the microprocessor reads the status code and first line on screen. This information is compared with the status code and first line that should be obtained in each test. If an error is detected in either the status code or first word, the microprocessor stops the self test immediately and displays the status code on screen. The CRT also displays the data obtained during the run if the trace was completed.
- 8-10. All of the data-acquisition circuitry is checked by the data-acquisition hardware self test, except for the following:
  - a. Data probes.
  - b. Clock qualifiers.
  - c. Internal clock.
  - d. Asynchronous trigger duration.
  - e. Glitch detection and triggering.
  - f. Time delay.
  - g. External trigger.
- 8-11. Table 8-2 lists the 21 traces which make up the data-acquisition hardware self test. The traces are performed in the order shown in the table. If the 1615A fails self test, compare the TRACE SPECIFICATION and FORMAT SPECIFICATION contained within the 1615A with table 8-2 to determine which one of the 21 traces failed. All preceding traces will have passed, and the 1615A will not have checked any of the traces that followed.

#### NOTE

The following conditions are true in all of the traces:

QUALIFIERS	XXXXXX
8-BIT CLOCK	<b>EXTERNAL</b>
8-BIT TRIGGER DURATION	100 NS
GLITCH TRIGGER	none

- 8-12. In the data-acquisition hardware self test, the input counter/latches (A1U31 through A1U34, A4U17, and A4U31) are configured as counters. The self-test clock from the front panel is supplied to the counter/latches which count from 00 to FF (hex) continuously. All six counter/latches are synchronized and all are reset at the same time so that they always have the same count.
- 8-13. If the self test fails, the counter/latches will remain in the counter mode until a change is made to either the FORMAT SPECIFICATION or the TRACE SPECIFICATION.
- 8-14. To perform the self test of the data-acquisition hardware, proceed as follows:

- a. Connect the clock input lead from the clock pod to the SELF TEST CLOCK terminal on the 1615A front panel.
- b. Hold the B key down on the keyboard and switch LINE power off and on.
  - c. Release the B key.
  - d. If this self test fails:
- (1). Look at FORMAT SPECIFICATION and TRACE SPECIFICATION to determine which trace failed.
- (2). Determine why trace failed by looking at the normal first line and status listed in table 8-2 and comparing with display on 1615A.

Table 8-2. Self Test of Data-acquisition Hardware

Trace	Trace Specification/ Format Specification Setup	Normal Test Results
1	MODE 24 BIT START TRACE trigger XXXXXX DELAY 000000 TRACE ALL STATES	FIRST LINE: 000 0B0B0B STATUS = 363
2	MODE 24 BIT START TRACE trigger XXX\$X\$ DELAY 000000 TRACE ALL STATES	The trigger specified never occurs. This test makes sure there is no trigger recognition. Because the input counter/latches are synchronized, no data is captured and displayed.  STATUS = 374
3	MODE 24 BIT START TRACE trigger X\$XXX\$ DELAY 000000 TRACE ALL STATES	SAME AS TRACE 2
4	MODE 24 BIT START TRACE trigger X\$X\$XX DELAY 000000 TRACE ALL STATES	SAME AS TRACE 2
5	MODE 24 BIT START TRACE trigger 555555 DELAY 000000 TRACE ALL STATES	FIRST LINE: 000 555555 STATUS = 363
6	MODE 24 BIT START TRACE trigger AAAAAA DELAY 000000 TRACE ALL STATES	FIRST LINE: 000 AAAAAA STATUS = 363

 ${\it Table~8-2.~Self~Test~of~Data-acquisition~Hardware~(Cont'd)}$ 

Trace	Trace Specification/ Format Specification Setup	Normal Test Results
7	MODE 24 BIT START TRACE trigger AAAAAA DELAY 1048575 TRACE ALL STATES	This trace checks that the $16/24$ -bit delay counters continue delay for a full $1048575$ clocks. The $\mu$ P stops the run before $1048575$ clocks to find no trigger accepted and no run complete. The $1615A$ should display no data. STATUS = $374$
8	MODE 24 BIT START TRACE trigger AAAAAA DELAY 000255 TRACE ALL STATES	FIRST LINE: 000 A9A9A9 STATUS = 363
9	MODE 24 BIT END TRACE trigger AAAAA DELAY 000255 TRACE ALL STATES	FIRST LINE: 132 2E2E2E STATUS = 363
10	MODE 24 BIT START TRACE trigger X5X5X5 DELAY 000000 TRACE TRIGGER EVENTS	FIRST LINE: 132 555555 STATUS = 363
11	MODE 24 BIT START TRACE trigger X0X0X0 DELAY 000005 TRACE TRIGGER EVENTS	FIRST LINE: 132 555555 STATUS = 363
12	MODE 8 BIT START TRACE trigger 54 DELAY 000000	FIRST LINE: 000 55
13	MODE 8 BIT START TRACE trigger AA DELAY 000000	FIRST LINE: 000 AB STATUS = 363
14	MODE 8 BIT START TRACE trigger AA DELAY 1048575	SAME AS TRACE 7, EXCEPT FOR 8-BIT DELAY COUNTERS.
15	MODE 8 BIT trigger AA DELAY 000255	FIRST LINE: 000 AA STATUS = 363

Trace	Trace Specification/ Format Specification Setup	Normal Test Results
16	MODE 8 BIT END TRACE trigger AA DELAY 000255	FIRST LINE: 000 AB
17	MODE 16 & 8 BIT 8 TRIGGERS 16 16-BIT: START TRACE 8-BIT: START TRACE trigger AA DELAY 000255	FIRST 16-BIT LINE: 000 AAAA FIRST 8-BIT LINE: 000 AA STATUS = 363
18	MODE 16 & 8 BIT 8 ARMS 16 16-BIT: START TRACE trigger XXXX DELAY 000000 8 BIT: START TRACE trigger AA DELAY 000000	FIRST 16-BIT LINE: 000 ACAC  FIRST 8-BIT LINE: 000 AB  STATUS = 363
19	MODE 16 & 8 BIT 16 ARMS 8 16-BIT: START TRACE trigger AAAA DELAY 000000 8 BIT: START TRACE trigger XX DELAY 000000	FIRST 16-BIT LINE: 000 AAAA  FIRST 8-BIT LINE: 000 AB  STATUS = 363
20	MODE 16 & 8 BIT 16 TRIGGERS 8 16-BIT: START TRACE trigger AAAA DELAY 000000 8 BIT: START TRACE trigger XX DELAY 000000	FIRST 16-BIT LINE: 000 AAAA  FIRST 8-BIT LINE: 000 AA  STATUS = 363
21	MODE 16 & 8 BIT 8 ARMS 16 16-BIT: START TRACE trigger X5X5 OCCUR 000011 8 BIT: START TRACE trigger AA DELAY 000000	FIRST 16-BIT LINE: 000 5555 FIRST 8-BIT LINE: 000 AB STATUS = 363

## 8-15. TROUBLESHOOTING WITH SIGNATURE ANALYSIS.

- 8-16. GENERAL SIGNATURE ANALYSIS. Logic circuitry normally executes nonsequential program instructions. This places changing data patterns throughout the logic circuitry. The signature analysis test technique forces the microprocessor to continuously execute a limited test routine. This places repetative data patterns throughout the logic circuitry.
- 8-17. A signature analyzer is used to probe data points within the logic circuit. The signature analyzer displays a 4-digit alphanumeric code (signature) which characterizes the activity measured during the test period. This manual lists the signatures taken from a properly operating 1615A. If the listed signatures are the same as those obtained by your signature analyzer, the related logic circuit is operating properly. If other signatures are obtained, use normal troubleshooting techniques to locate the source of the malfunction.
- 8-18. SIGNATURE ANALYSIS TEST SETUPS. There are four separate test setups for troubleshooting the 1615A using signature analysis: DSA Setups A through D. Each test setup checks a different activity in the digital circuitry. The red letters printed on the schematics indicate the DSA setups to use when checking signatures on the associated IC pins. If A5U1 pin 5 has a D printed in red on the schematic, use DSA Setup D when checking the signature on that IC pin. Each of the four DSA setups are described in the following paragraphs.
- 8-19. DSA SETUP A. This setup is used to collect signatures from each of the eight lines in the data bus over that portion of the microprocessor address range where ROM 0 through ROM 5 are active.
- 8-20. The bidirectional data buffers (A5U12 and A5U24) are removed from A5 to isolate the microprocessor from the data bus. The DSA jumper on A5 is placed in the SA position during this test setup to apply the MOV A TO A instruction to the microprocessor. This causes the microprocessor to continuously perform a read and then increment its address. The signature analyzer is connected so that it turns on when ROM 0 is enabled and turns off when ROM 5 is disabled.
- 8-21. DSA SETUP B. This setup consists of seven separate DSA test setups: (B0 through B6). Each separate DSA setup is used to collect the signatures on the data bus that are supplied by only one of the five ROM's. DSA setup B0 takes the signatures from ROM 0, B1 takes signatures from ROM 1, etc.
- 8-22. The equipment setup for each of these tests is the same as for DSA Setup A, except that the signature analyzer start and stop lines are connected to the chip-

select pin of the ROM to be analyzed: chip select of ROM 0 in DSA Setup B0, etc.

- **8-23. DSA SETUP C.** This setup is used to collect signatures from each of the sixteen lines in the address bus over the entire microprocessor address range. This setup is also used to obtain signatures from the address decoding circuits that are enabled during microprocessor read cycles.
- 8-24. The equipment setup for these tests is the same as for DSA Setup A, except that the signature analyzer start and stop lines are connected to address bit 15 from the microprocessor. The signature analyzer starts when bit 15 goes high, and then stops when bit 15 goes high again. This establishes a measurement window that contains the entire microprocessor address range.
- **8-25. DSA SETUP D.** This setup is used to collect signatures from each of the sixteen lines in the address bus over the entire microprocessor address range. This setup is also used to obtain signatures from the address decoding circuits that are enabled during microprocessor write cycles.
- 8-26. The bidirectional data buffers (A5U12 and A5U24) are removed from A5 to isolate the microprocessor from the data bus. For this test, the DSA jumper on A5 is left in the NM (normal) position. This applies the RESTART 7 instruction to the microprocessor, causing it to perform a write function and then decrement its address. The signature analyzer is clocked by the microprocessor write-not  $(\overline{WR})$  line. The start and stop lines of the signature analyzer are connected to address bit 15 from the microprocessor. The signature analyzer is set to start when bit 15 goes high and stop when bit 15 goes high again. This allows the signature analyzer to capture a measurement window that contains the entire address range.

## 8-27. TROUBLESHOOTING AN INCO-HERENT DISPLAY.

- 8-28. If the 1615A has an operating display, but the displayed information is random clutter, the cause of the 1615A malfunction can be detected by using the signature analysis procedures described for schematics 8A and 8B (the microprocessor assembly). To troubleshoot an incoherent display, proceed as follows:
  - a. Check the specified VH.
    - (1). If the VH is correct, proceed to step b.
- (2). If the VH is not correct, check the power supplies, microprocessor clocks, and reset line. Make sure that the signature analyzer is connected and adjusted as specified in the procedure to be run. If all of these checks are correct, replace microprocessor A5U11.

- b. Perform signature analysis procedures as described in DSA Setup A.
- (1). If normal indications are obtained, check the buffers that were removed from A5. Then check RAM chips A6U15 through A6U17 and the control signals according to DSA Setup D. If all of the above are normal, check the other display driver IC's on A6.
- (2). If abnormal indications are obtained, check DSA Setup C for A5U1 as described in step c.
- c. Perform signature analysis procedures on A5U1 as described in DSA Setup C.
- (1). If abnormal indications are obtained, replace A5U1 and recheck.
- (2). If normal indications are obtained, check address buffers A5U10 and A5U23, and the address pins on microprocessor A5U11. If this does not locate the problem, then perform DSA Setup B to check the address lines on each ROM on A5. ROM 0 contains the self test that detects errors in the other ROM's. Check ROM 0 (DSA Setup B0) first. Before checking ROM 0, remove the other ROM's from A5 to avoid obtaining bad signatures due to interaction with an adjacent ROM.

#### 8-29. TROUBLESHOOTING NO DISPLAY.

- 8-30. Use the following procedure to troubleshoot a 1615A which has no display:
  - a. Remove top and left side covers.
  - b. Apply power to 1615A and turn on LINE switch.
- c. Check all power supply voltages to A13 (see schematic 3 and component locator on back of schematic 2).
- d. Check high voltage circuit on A13. Horizontal deflection circuit and video amplifier require voltages from high voltage circuit.
- e. Verify horizontal sync (HHSY), vertical sync (HVSY), and video (VIDEO) signals from A6 (schematics 10A through 10C).
- f. Ground test point A13TP5. Observe fully unblanked horizontal and vertical raster (white screen) on 1615A CRT. If not, check waveform on A13TP4 to verify video amplifier operation.
- g. Jumper A13TP5 to +5 volts. Display should be fully blanked. If not, check A13TP4 to verify video amplifier operation.
- h. Check for deflection currents (spikes) at A13TP8 and A13TP9. A malfunctioning positioning circuit can place the display off screen. The deflection circuits can

be isolated from the positioning circuits by removing A13R4 or A13R33; this will produce a slightly offset display.

- i. If A13U6, A13Q1, or A13Q9 fail, check A13C2, A13C7, and A13C27. An open circuit or decrease in capacitance may permit a destructive increase in peak voltage across A13U6 or A13Q9.
- j. Correction magnets on deflection coils are permanently attached and are not adjustable. Inspect them for damage if display distortion is observed.

## 8-31. SHOCK HAZARD MODIFICATION.

8-32. Instruments with serial numbers 1825A00626 and below may have a shock hazard on the line voltage terminals of the rear-panel power socket when the power cord is disconnected. A bleeder resistor installed across these terminals will eliminate the shock hazard. Remove the two screws holding the power socket to the rear panel and pull out the socket as far as possible. Solder a 4.7-megohm resistor (1/2-watt, carbon composition, HP Part No. 0687-4751) across the line voltage terminals. Then reinstall the socket.

# 8-33. ASSEMBLY A8 INTERCONNECTIONS. (See figure 8-1.)

- 8-34. Figure 8-1 shows signal paths on Mother Board A8 which interconnect assemblies A1 through A6. The PINS column lists each pin on connectors XA1 through XA6. The signal mnemonic is shown on each active trace. These mnemonics are the same as the mnemonics used on the schematics. The board assembly which is the source of each signal is identified by the letter S. The designation NC identifies pins which are not connected to the installed board assembly. Unless otherwise specified, all signals are TTL levels.
- 8-35. The following paragraph is an example showing the use of figure 8-1. Pin 7 of assemblies A1 and A2 are interconnected. The signal comes from A1, is the positive external trigger, and is an ECL signal. Pin 7 of assemblies A3 and A4 are connected together. A4 supplies the signal. It is sampled data bit 1 in the 8-bit instrument, a TTL signal.

#### 8-36. MNEMONICS. (Refer to table 8-3.)

8-37. Signals in the 1615A have been assigned mnemonics that describe their active state and function. The first letter of each mnemonic indicates the active state of the signal. The remaining letters indicate signal function. When H is the first letter, it indicates that the function is active in the high state; L indicates that the function is active in the low state. For edge-controlled devices, P indicates that the function is active on the positive-going transition; N indicates that the function is active on the negative-going transition. Definitions of the mnemonics along with the numbers of the schematics where each signal originates are listed in alphanumeric order in table 8-3.

		ASSEME	BLIES ON MOT	THER BO	ARD A8	
PINS	A1	A2	A3	A4	<b>A</b> 5	A6
1	O -5.2V	0	NC	0	0	0
2	O —5.2V	0	NC	0	0	0
3	O GND	O (ECL)	NC	0	NC	NC
4	O GND	O (ECL)	NC	0	NC	NC
5	O GND	NC (ECL)	NC	0	NC	NC
6	O +5V	NC	NC	0	NC	NC
7	S PETRG	O(ECL)	O H8SD1	S	S PDCLK	0
8	S NETRG	O(ECL)	O H8SD0	S	S NDCLK	0
9	S NECLK	O(ECL)	O H8SD3	S	O GND	NC
10	S PECLK	O(ECL)	O H8SD2	S	O GND	0
11	O N16SCLK (	ECL) S	O H8SD5	S	S PCLK6	0
12	O P16SCLK (	ECL) S	O H8SD4	S	NC	NC
13	O H16TRGL	S(ECL)	O H8SD7	S	NC	NC
14	O L16TRGL	S'(ECL)	O H8SD6	S	S NCHCLK	0
15	O GND	0	O GND	0	O GND	NC
16	S-H16QLY	0	O GND	0	O GND	NC
17	S: H8QLY	0	O H8SG1	S	О ННВ2	S
18	O GND	0	O H8SG0	S	O LHB2	S
19	O GND	0	O H8SG3	S	O LHB3	S
20	O L16MWRT	S	O H8SG2	S	S	0

 ${\it Figure~8-1.~Mother~Board~Assembly~A8~Interconnections}$ 

		AS	SEMBLIE	S ON MOTH	IER BOAI	RD A8	
PINS	<b>A</b> 1	A2		A3	<b>A</b> 4	A5	A6
21	O P	16CCLK S		O H8SG5	S	S HTIME	0
22	O GI	ND NC		O H8SG4	S	NC	NC
23	S H1	16RCP O		O H8SG7	S	NC	NC
24	NC GI	ND O		O H8SG6	S	S PCLK1	<sup>9)</sup> O
25	NC GI	ND O		O GND	0	O GŅD	NC
26	S H	16VME O		O GND	0	O GND	NC
27	O H1	16START S		O LMACLD	NC	S	NC
28	NC GI	ND O		S PFILTERC	LK)	O LALPH	S
29	NC	NC		NC	NC	S LRAMA	0
30	NC	S	LGLITCH SET	NC (ECL)	0	S HREAD	0
31	NC	S	HGLITCH RESET	NC(ECL)	NC	S HWR	0
32	NC	S		NC L GLITCH	(ECL)	S HRAMW	0
33	NC	S	N8SCLK	NC (ECL)	0	O GND	NC
34	NC	S	P8SCLK	NC (ECL)	0	O GND	NC
35	NC	0	GND	NC (ECL)	0	S HTLIN	0
36	NC	S	L8TRGL	NC (ECL)	0	S HEXPI	0
37	NC L8	BATG O	(ECL)	NC	S	NC	NC
38	NC H	8ATG O	(ECL)	NC	S	NC	NC
39	ОН	D0ECL NC	(ECL)	NC	S	S HX1	0
40	NC GN	ND O	(ECL)	NC	0	NC	NC

Figure 8-1. Mother Board Assembly A8 Interconnections (Cont'd)

	ASSEMBLIES ON MOTHER BOARD A8					
PINS	A1	A2	A3	A4	A5	<b>A</b> 6
41	O LDACQ (ECL)	NC	NC	S	S HUPC	0
42	O LMRST	S	0	0	NC	NC
43	S L16/24ST	GO (ECL	) NC	S	NC	NC
44	s VTH ADJ POD 1	NC	NC	0	S HSTD	0
45	VTH RETUR S POD 1	RN NC	NC	0	NC VIDEO	S
46	O L24BST	NC	NC	S	NC	NC
47	O L16TRC	S	0	NC	S HEXC	0
48	NC H16TFP	S	0	NC	NC HVSY	S
49	NC H16TDLY	S	0	NC	S LX1	0
50	NC	O L16A	тв S	S LD	т О	0
51	NC H8ECLK	S	0	NC	S HSTATE	NC
52	NC	O H8VM	1E S	NC	S LGL	0
53	NC	O H8TF	P S	NC	NC	NC
54	NC	О Н8ТД	Y S	S HM	2 0	NC
55	NC	O L8TR	C S	NC	O LALPH2	S
56	NC H8START	S	0	NC	NC HHSY	S
57	NC	O GND	0	NC	NC	NC
58	NC P8TCLK	S	0	S HM	1 0	NC
59	NC	NC	NC	NC	s (SEE PIN 2 PCLK1	<sup>(4)</sup> NC
60	O HW15	0	0	NC	S	0

Figure 8-1. Mother Board Assembly A8 Interconnections (Cont'd)




Figure 8-1. Mother Board Assembly A8 Interconnections (Cont'd)

ASSEMBLIES ON MOTHER BOARD A8						
PINS	A1	A2	<b>A3</b>	A4	<b>A</b> 5	<b>A</b> 6
81	O HR14	0	0	NG	S	NC
82	O HAB4	NC	NC	NC	S	0
83	NC	O HAB3	NC	NC	S	0
84	NC HAB2	NC	0	NC	S	0
85	O HAB1	0	0	NC	S	0
86	NC	NC	NC	NC	NC	NC
87	O HDB7	0	0	NC	0	0
88	О НАВО	NC	0	NC	S	0
89	O HDB5	0	0	NC	0	0
90	O HDB6	0	0	NC	0	0
91 [	O HDB3	0	0	NC	0	0
92	O HDB4	0	0	NC	0	0
93 [	O HDB1	0	0	NC	0	0
94 [	O HDB2	0	0	NC	0	0
95	NC 16/	S <u>/24BTGOU</u> T	NC	NC	NC V	IDEO O
96	O HDB0	0	0	0	0	0
97	O GND	0	0	0	0	0
98	O GND	0	0	0	0	0
99	O +5V	0	0	0	0	0
100   [	O +5V	0	0	0	0	0

Figure 8-1. Mother Board Assembly A8 Interconnections (Cont'd)

Table 8-3. 1615A Mnemonics

Mnemonic	Description	Signal Number	Origin
H16AR8	High 16-bit Arms 8-bit.  Signal is true when using 16-bit arms 8-bit mode of triggering.	NA	Schematic 6B, A3U22 pin 6
H16DLY0	High 16-bit Delay = 0. Signal is true when 16-bit or 24-bit delay is 0.	NA	Schematic 7B, A2U22 pin 4
H16QLY	High 16-bit Clock Qualified. Signal is true when the qualification is met for the 16-bit menu selection. ORed with 8-bit qualifier during 24-bit mode of operation.	16)	Schematic 4B, A1P4 pin 16
H16RCP	High 16-bit Run Complete. Signal is true when 16-bit memory is full in modes where selected trigger starts data acquisition.	27)	Schematic 4C, A1P4 pin 23
H16START	High 16-bit Start Trigger. Signal is true when trigger delay starts data acquisition in 16-bit and 24-bit synchronous modes.	19	Schematic 7C, A2P1 pin 27
H16STE	High 16-bit Store Trigger Events.  During trace events mode in 16-bit machine, signal true only when trigger is recognized. In all other modes, signal is always true.	22	Schematic 7B, A2P1 pin 63
H16TDLY	High 16-bit Trigger Delay.  Signal is true after the end of the trigger plus selected delay period in 16-bit or 24-bit synchronous modes.	54)	Schematic 7B, A2P1 pin 49
Н16ТГР	High 16-bit Trigger Flip-Flop. Signal is true after 16-bit or 24-bit trigger is recognized.	53	Schematic 7B, A2P1 pin 48
H16TR8	High 16-bit Triggers 8-bit. Signal is true when using the 16-bit triggers 8-bit mode, or 24-bit mode.	NA	Schematic 6B, A3U22 pin 3
H16TRGL (ECL)	High 16-bit Trigger Load, ECL. Enables 16-bit trigger memory to accept new data when true. Differential signal with L16TRGL(ECL).	7	Schematic 7A, A2P1 pin 13
H16VME	High 16-bit Valid Memory. Signal prevents trigger recognition until a full data memory is captured in end-trigger modes. True after 255 data words are captured.	28	Schematic 4C, A1P4 pin 26
H8ARM16	High 8-bit Arms 16-bit. Signal is true when using 8-bit arms 16-bit mode of operation.	NA	Schematic 7B, U2U22 pin 6
H8ATG (ECL)	High 8-bit Asynchronous Trigger, ECL. Signal true when asynchronous trigger specification is met. Differential with L8ATG(ECL).	34)	Schematic 5A, A4P1 pin 38
H8ATGT	High 8-bit Asynchronous Trigger, TTL. Signal from 8-bit trigger circuitry.	51)	Schematic 7C, A2P1 pin 75

Table 8-3. 1615A Mnemonics (Cont'd)

Mnemonic	Description	Signal Number	Origin
H8DLEXCK	High 8-bit Delay by External Clock.  Signal is true when 8-bit machine is selected to delay by a number of external clocks, and false when 8-bit machine is using time delay.	0	Schematic 7C, A2U25 pin 6
H8DLY0	High 8-bit Delay = 0. Signal is true when 8-bit delay is 0.	NA	Schematic 6B, A3U22 pin 4
H8ECLK	High 8-bit External Clock.  Signal is true when operating the 8-bit machine from an external clock.	46)	Schematic 7A, A2P1 pin 51
H8QLY	High 8-bit Clock Qualified. Signal is true when the qualification is met for the 8-bit menu selection. ORed with 16-bit qualifier during 24-bit mode of operation.	17	Schematic 4B, A1P4 pin 17
H8RCP	High 8-bit Run Complete. Signal is true when 8-bit memory is full in modes where selected trigger starts data acquisition.	48)	Schematic 6A, A3P1 pin 74
H8SD0 — H8SD7	High 8-bit Sampled Data.  Eight-bit bus of sampled information to the 8-bit data memory.	30	Schematic 5A, A4P1 pins 7-14
H8SD0*— H8SD7*	High 8-bit memory of Sampled Data. Eight lines carrying sampled data from 8-bit memory.	44)	Schematic 6A, A3P2 pins 11-18
H8SG0 — H8SG7	High 8-bit Sampled Glitch.  Eight-bit bus of glitch information to the 8-bit glitch memory.	39	Schematic 5B, A4P1 pins 17-24
H8SG0*— H8SG7*	High 8-bit memory of Sampled Glitch.  Eight lines carrying glitch information from 8-bit memory.	45)	Schematic 6A, A3P2 pins 3-10
H8START	High 8-bit Start Trigger. Signal is true when trigger delay starts data acquisition in 8-bit machine.	47)	Schematic 7C, A2P1 pin 56
H8STE	High 8-bit Store Trigger Events.  During trace events mode in 8-bit machine, signal true only when trigger is recognized. In all other modes, signal is always true.	41)	Schematic 7B, A2P1 pin 64
H8TDY	High 8-bit Trigger Delay.  Signal is true after the selected trigger plus delay specification is met in the 8-bit machine.	(55)	Schematic 6B, A3P1 pin 54
H8TFP	High 8-bit Trigger Flip-Flop. Signal is true after 8-bit trigger is recognized.	58)	Schematic 6B, A2P1 pin 53
H8TRG16	High 8-bit Triggers 16-bit. Signal is true when using 8-bit triggers 16-bit mode.	NA	Schematic 7B, A2U22 pin 3

Table 8-3. 1615A Mnemonics (Cont'd)

		Signal	
Mnemonic	Description	Number	Origin
H8VME	High 8-bit Valid Memory. Signal prevents trigger recognition until a full memory is captured in end-trigger modes. True after 255 data words are captured.	49	Schematic 6A, A3P1 pin 52
HAB0 — HAB13	High Address Bus from microprocessor.  Address lines from 8080A microprocessor on A5 board.	25)	Schematic 8A, A5P1 pins 72-80, 82-85, 88
HD0ECL	High Data bit 0, ECL.  Carries data for loading first 8 bits of 16-bit trigger memory.	5	Schematic 4A, A4P1 pin 39
HDB0 — HDB7	High Data Bus from microprocessor.  Data to and from 8080A microprocessor A5U11.	26)	Schematic 8A, A5P1 pins 87, 89-94, 96
HDLOC	High Delay by Trigger Occurrences.  Signal is true when using delay by trigger occurrence mode.	NA	Schematic 7B, A2U22 pin 5
HDSP0	High Begin Display at Word 0. Signal is true when in timing diagram mode and data word 0 is to be displayed.	NA	Schematic 8B, A5U36 pin 19
нехс	High Extra Cursor — not used. Always low.	NA	Schematic 10C, A5P1 pin 47
НЕХРІ	High Expand Indicator. Signal is high during display of the brightened (expandable area) segment of a timing diagram.	78)	Schematic 8B, A5P1 pin 36
HEXTR	High External Trigger. Signal is true when using external trigger for 8-bit machine.		Schematic 7A, A2U3 pin 5
HGLITCHRESET (ECL)	High Glitch Reset, ECL. Not used in 1615A.	NA	Schematic 7A, A2P1 pin 31
HGTRGENA	High Glitch Trigger Enable.  True during glitch trigger modes. Extends duration of asynchronous trigger to ensure proper glitch detection.	33	Schematic 6B, A3P1 pin 63
ННВ2	High Horizontal Blanking 2. Signal is true during horizontal retrace.	74	Schematic 10A, A6P1 pin 17
HHSY	High Horizontal Sync. 20 kHz sync signal used to sync horizontal amplifier and low voltage power supply. Positive edge starts horizontal retrace.	1	Schematic 10Å, A6P1 pin 56
HKDN	High Key Down.  Signal is true when $\mu$ P recognizes that a key is pressed.	73	Schematic 8B, A5U35 pin 8

Table 8-3. 1615A Mnemonics (Cont'd)

Mnemonic	Description	Signal Number	Origin
HLDTG	High Load Trigger. Signal is true when loading trigger memories prior to a run.	52)	Schematic 7A, A2P1 pin 66
<b>HM</b> 1	High Magnify No. 1. Always low. Part of preloaded count for expanded segment of timing diagram.	NA	Schematic 8B, A4P1 pin 58
H <b>M</b> 2	High Magnify No. 2.  Always low. Part of preloaded count for expanded segment of timing diagram.	NA	Schematic 8B, A4P1 pin 54
HPOS EDGE EXT TRG	High Positive Edge External Trigger. Signal is true when positive edge of external trigger is selected to turn on the 8-bit machine. Signal is false when negative edge selected.	NA	Schematic 7C, A2U25 pin 19
HR14	High Read 14.  True when microprocessor commands a read other than ROM or RAM. Used in reads of 16-bit memory, 8-bit memory, or instrument status from assembly A2.	24	Schematic 8A, A5P1 pin 81
HRAMW	High RAM Write. Timing signal used when writing to display RAM. ANDed with HWR and LRAMA.	65)	Schematic 8A, A5P1 pin 32
HREAD	High Read. This signal is true when microprocessor is reading.	68	Schematic 8A, A5P1 pin 30
HRST	High Reset 900 nsec. Pulse initializes the glitch detectors, and the 16-bit and 8-bit trigger and delay circuitry. The negative transition starts the run.	37)	Schematic 7C, A2P1 pin 76
HSTATE	High State display. Not used.	NA	Schematic 8B, A5P1 pin 51
HSTD	High Start Timing Diagram. Signal is true when 1615A is displaying timing diagram information.	80	Schematic 8B, A5P1 pin 44
HTIME	High display Timing diagram. Signal is true when display of timing-diagram information is selected.	83	Schematic 8B, A5P1 pin 21
HTLIN	High Trigger Line. Signal is high only when displaying the location of the trigger word in timing diagram.	77	Schematic 8B, A5P1 pin 35
HTRACE	High Trace. Signal is true during a data acquisition cycle. Used by $\mu P$ to stop run when STOP key is pressed or after run is complete.	R	Schematic 7C, A2U25 pin 15

Table 8-3. 1615A Mnemonics (Cont'd)

		Signal	
Mnemonic	Description	Number	Origin
HTRACEE	High Trace Events.  Signal is true when using the trace trigger events capability of the 24-bit state mode.	BB	Schematic 7C, A2U25 pin 5
HUPC	High microprocessor Cycle.	64)	Schematic 8A, A5P1 pin 41
HVSY	High Vertical Sync. Signal used to sync vertical amplifier in display driver. Positive transition initiates vertical retrace.	2	Schematic 10C, A6P1 pin 48
HW15	High Write 15. Signal is true when microprocessor A5U11 is outputting information on data bus to locations other than ROM or RAM.	10)	Schematic 8A, A5P1 pin 60
HWR	High Write. Signal is true when microprocessor is writing.	69	Schematic 8A, A5P1 pin 31
HX1	High magnify display X1. Signal is true during unexpanded displays of timing diagrams. Low when expanding by X10.	81)	Schematic 8B, A5P1 pin 39
HX10	High Magnify Display X10. Signal is true during expanded displays of timing diagrams and false during unexpanded displays.	82)	Schematic 8B, A5P1 pin 49
KSTB	Keyboard Strobe.  Current pulse that strobes selected column of keys on keyboard.	73)	Schematic 8B, A5Q2 Col.
L16/24STG (ECL)	Low 16/24-bit Synchronous Trigger, ECL.  True when selected synchronous trigger is recognized.	9	Schematic 4A/5A, A1P4/A4P1 pin 43
L16AT8	Low 16-bit Arms or Triggers 8-bit. Signal is true when either 16ARMS8 or 16TRG8 mode of triggering is selected.	(57)	Schematic 6B, A3P1 pin 50
L16MWRT	Low 16-bit Memory Write. Signal is true when data-acquisition circuitry is writing data into 16-bit memory.	18)	Schematic 7A, A2P1 pin 20
L16TRC	Low 16-bit Trace Point. Signal is true after trigger plus delay specification is met in 16-bit machine.	23	Schematic 7B, A2P1 pin 47
L16TRGL (ECL)	Low 16-bit Trigger Load, ECL. Enables the 16-bit trigger memory to accept new data when true. Differential signal with H16TRGL(ECL).	6	Schematic 7A, A2P1 pin 14
L24BST	Low 24-Bit State. Signal is true when 24-bit mode of data acquisition is selected. Configures 1615A for 24-bit synchronous operation.	(15)	Schematic 5A, A4P1 pin 46
L8ATG (ECL)	Low 8-bit Asynchronous Trigger, ECL. Signal true when asynchronous trigger specification is met. Differential with H8ATG(ECL).	35)	Schematic 5A, A4P1 pin 37

Table 8-3. 1615A Mnemonics (Cont'd)

Mnemonic	Description	Signal Number	Origin
L8MWRT	Low 8-bit Memory Write.  Signal is true when data-acquisition circuitry is writing data into 8-bit memory.	40)	Schematic 7A, A2P1 pin 72
L8TRC	Low 8-bit Trace Point. Signal is true after trigger plus delay specification is met in 8-bit machine.	56	Schematic 7C, A2P1 pin 55
L8TRGL (ECL)	Low 8-bit Trigger Load, ECL. Enables both 8-bit trigger memories to accept new data when true.	29	Schematic 7A, A2P1 pin 36
LALPH	Low Alphanumeric display. Signal is true during displays of alphanumeric characters on 1615A CRT.	72)	Schematic 10A, A6P1 pin 28
LALPH 2	Low Alphanumeric display 2. Signal is true during display of alphanumeric characters on 1615A CRT.	76	Schematic 10A, A6P1 pin 55
LDACQ (ECL) Also TTL on 5A	Low Data Acquisition, ECL. Parallel-enables all input data latches. True during data-acquisition modes. False during trigger memory load plus self-test.	8	Schematic 5A, A4P1 pin 41
LTD	Low Dual Threshold. Not used in 1615A. Normally high.	NA	Schematic 8B, A4P1 pin 50
LGL	Low Glitch. Signal is true when display of glitches is selected for timing diagrams, and high when glitch display is turned off.	84)	Schematic 8B, A5P1 pin 52
LGLITCHRESET (ECL)	Low Glitch Reset, ECL.  Positive edge resets glitch detection flip-flop at the start of each clock cycle.	38)	Schematic 7A, A2P1 pin 32
LGLITCHSET (ECL)	Low Glitch Set, ECL. Preloads glitch detectors according to the logic levels at the start of each clock cycle.	36)	Schematic 7A, A2P1 pin 30
LGLS	Low Glitch Set. Signal is true every tenth clock during expanded displays. It prevents multiple displays of a single glitch during expanded displays.	79	Schematic 8B, A5P1 pin 20
LHB2	Low Horizontal Blanking 2. Signal is true to blank display during horizontal retrace period.	71)	Schematic 10A, A6P1 pin 18
LHB3	Low Horizontal Blanking 3. Signal is true during horizontal blanking to extend display blanking until arrival of next display clock.	75)	Schematic 10A, A6P1 pin 19
LKR	Low Key Reset. Signal is true when $\mu P$ is not reading keyboard. When true, this resets keyboard latches.	73)	Schematic 8B A5U35 pin 3

Table 8-3. 1615A Mnemonics (Cont'd)

		Signal	
Mnemonic	Description	Signal Number	Origin
LMACLD	Low Memory Address Counter Load. Parallel-enables MAC in 8-bit memory.	42	Schematic 7B, A5P1 pin 27
LMRST	Low Master Reset.  True before a data-acquisition run to reset memory index and address counters and input latches in 8-bit and 16-bit machines.	(21)	Schematic 7C, A2P1 pin 42
LPCKS	Low Positive Clock Slope.  True when positive edge of external clock is selected to obtain data. False when negative edge is selected.	K/	Schematic 7C, A2U25 pin 16
LRAMA	Low RAM Address. Signal is true when microprocessor is addressing locations in the display RAM.	70	Schematic 8A, A5P1 pin 29
LRST	Low Reset. 900-ns true pulse that resets 16-bit trigger circuitry prior to a data-acquisition run. Positive transition starts the run.	NA	Schematic 7C, U50 pin 3
N16SCLK	Negative-edge 16-bit Sample Clock. Not used in 1615A.	NA	Schematic 7A, A2P1 pin 11
N20MHZ	Negative-edge 20-MHz clock.  Clock source for microprocessor board. Available whenever 1615A has operating power applied.	59	Schematic 7A, A2P1 pin 68
N8SCLK	Negative-edge 8-bit Sample Clock. Not used in 1615A.	NA	Schematic 7A, A2P1 pin 33
NCHCLK	Negative-edge Character Clock. Clock for character counters used during alphanumeric displays.	63	Schematic 8A, A5P1 pin 14
NDCLK	Negative-edge Display Clock.  Clocks for the character generator during alphanumeric displays and the graticule generator during timing diagram displays.	61)	Schematic 8A, A5P1 pin 8
NECLK (ECL)	Negative-edge External Clock, ECL. External clock signal from clock probe for use in some data-acquisition modes. Differential of PECLK.	12	Schematic 4B, A1P4 pin 9
NETRG (ECL)	Negative-edge External Trigger, ECL.  Negative edge of signal used to trigger data acquisition in 8-bit circuitry in external trigger modes. Supplied from clock probe. Differential of PETRG.	14)	Schematic 4B, A1P4 pin 8
NMDCLK	Negative-edge Memory Dump Clock. Signal available only when dumping 8-bit memory to generate timing diagrams.	60	Schematic 8B, A5P1 pin 69

Table 8-3. 1615A Mnemonics (Cont'd)

Mnemonic	Description	Signal Number	Origin
P16CCLK	Positive-edge 16-bit Counter Clock. Clock that increments index and address counters in the 16-bit memory.	20	Schematic 7A, A2P1 pin 21
P16SCLK (ECL)	Positive-edge 16-bit Sample Clock, ECL. Signal clocks 16-bit input latches during data acquisition. Also derived from μP when loading trigger memories.	4	Schematic 7A, A2P1 pin 12
P8CCLK	Positive-edge 8-bit Counter Clock. Clock that increments index and address counters in the 8-bit memory.	43)	Schematic 7A, A2P1 pin 71
P8SCLK (ECL)	Positive-edge 8-bit Sample Clock, ECL. Clock for 8-bit machine that controls operation within glitch detector circuits.	32)	Schematic 7A, A4P1 pin 34
P8TCLK	Positive-edge 8-bit Trigger Clock. Clock for trigger plus delay counter in 8-bit machine.	50	Schematic 7A, A2P1 pin 58
PCLK1	Phase 1 Clock. Signal that clocks character lines in alphanumeric displays.	66	Schematic 8A, A5P1 pin 24
PCLK6	Phase 6 Clock. Signal that clocks the alphanumeric/time selector in the display assembly A6.	67)	Schematic 8A, A5P1 pin 11
PDCLK	Positive-edge Display Clock. Clock for retrace counter, dot counter, line counter, and the alphanumeric/time display selector.	62	Schematic 8A, A5P1 pin 7
PECLK (ECL)	Positive-edge External Clock, ECL.  External clock signal from clock probe for use in some data-acquisition modes. Differential of NECLK.	(1)	Schematic 4B, A1P4 pin 10
PETRG (ECL)	Positive-edge External Trigger, ECL.  Positive edge of signal used to trigger data-acquisition in 8-bit circuitry in external trigger modes.  Supplied from clock probe. Differential of NETRG.	(13)	Schematic 4B, A1P4 pin 7
VIDEO	Video. Z-axis unblanking signal to display driver. Least positive voltage turns on CRT.	3	Schematic 10C, A6P1 pin 45

# 8-38. DISCUSSION OF 1615A BASIC BLOCK DIAGRAM. (See figure 8-2.)

8-39. The 1615A is a microprocessor-controlled, ROM-based instrument consisting of a control section, display section, and a data-acquisition section. All sections share a common data bus, address bus, and control lines.

8-40. CONTROL SECTION. The control section of the 1615A consists of the keyboard, microprocessor, RAM, and ROM. Operator entries into the 1615A are made via the keyboard. The microprocessor controls all I/O, RAM, and ROM read/write activity as well as address bus and data bus usage. The 1615A capabilities, operating sequences, and self tests are all contained in ROM.

8-41. DATA ACQUISITION. The data-acquisition function of the 1615A consists of a 16-bit data-acquisition function and an 8-bit data-acquisition function. Each function has its own probes and I/O control. The 16-bit data-acquisition function gathers synchronous state data on up to 16 probe input lines. The 8-bit data-acquisition function has all of the

capabilities of the 16-bit data acquisition function, except that it obtains information on 8 input lines. The 8-bit data-acquisition function also has the capability of gathering asynchronous activity on its 8 probe lines, and of detecting glitches occurring on any of those same 8 lines.

#### NOTE

The 24-bit mode is obtained by operating both the 16-bit and 8-bit machines together. Triggering is done in the 16-bit triggers 8-bit mode.

8-42. DISPLAY SECTION. The display section consists of RAM, I/O, alphanumeric display logic, timing diagram display logic, and the CRT. The RAM is loaded with the information obtained by the data-acquisition circuitry. The alphanumeric display logic reads 15 lines of RAM and formats the information into the electrical activity required for each alphanumeric character. The timing diagram display logic reads the entire RAM and presents a trace of electrical activity with respect to time. The electrical activity from one of the two display sections is converted to analog drive signals and supplied to the three axes of the CRT.




Figure 8-2. Model 1615A Basic Block Diagram

# 8-43. CONTROL SECTION BLOCK DIA-GRAM. (See figure 8-3.)

8-44. The microprocessor controls all read/write and I/O activity on the address bus and data bus. The power on reset block holds the microprocessor in the reset state until its circuits can all be initialized after 1615A power

up. The 20-MHz oscillator and divider supplies the proper clocks for microprocessor operation.

8-45. The program ROM's contain all of the 1615A test and operating routines. The RAM's provide active memory for the microprocessor and display functions. The keyboard provides operator interface to the 1615A instrument.




Figure 8-3. 1615A Control Section Block Diagram

Model 1615A

# 8-46. 16-BIT DATA-ACQUISITION SECTION BLOCK DIAGRAM DISCUSSION. (See figure 8-4.)


8-47. The 16-bit data-acquisition function collects state data that is synchronized with a clock. The state inputs are obtained through probe pods 2 and 3 and supplied to input latches. The clock is obtained by the clock probe and supplied to the clock slope selector. This block generates a pulse each time that it recognizes the occurrence of the selected edge on the clock line. The pulse latches the states of the lines from probe pods 2 and 3, and is also supplied to the 16-bit strobe generator and the clock qualifier latch. If all of the qualifier conditions are satisfied, H16QLY is delivered to the 16bit clock multiplexer. At the same time, the 16-bit strobe generator delivers its strobe to the 16-bit clock multiplexer. If the qualifier conditions are satisfied, the strobe will be generated from the 16-bit clock multiplexer. If qualifier conditions are not satisfied, no strobe will be generated.

8-48. When the states on the 16 lines of the data probes are latched, they are supplied to both the 16-bit high-speed memory and to the trigger memory. If the states match the trigger conditions within the trigger memory, L16/24STG will be generated. This signal is supplied to the store trigger events circuit and to the trigger and delay block. These two blocks modify the trigger according to the mode of operation selected. In store

trigger events mode, the store trigger events circuit only allows the states from the 16-bit counter/latches to be recorded in the high speed memory if they are a valid trigger word. In other modes of mixed triggering and delay, L16/24STG is supplied to the trace point latch only when all requirements of trigger interaction and delay are satisfied.

8-49. The trace point latch generates L16TRC when all trigger and delay requirements are met. When L16TRC is generated, the 16-bit memory index counter and the clock multiplexer are enabled. The clock multiplexer begins passing clocks from the strobe generator, and the memory index counter begins counting the clocks. These clocks also advance the memory address counter which sequentially addresses locations in the 16-bit high speed memory. When the memory index counter completes its count (a count equal to the number of memory locations available), the memory index counter triggers the runcomplete condition which stops the clocks through the clock multiplexer. At this same time, the memory index counter supplies the address of the first word in memory to the read multiplexer.

8-50. The read multiplexer allows the microprocessor to address locations in memory and obtain memory contents for presenting a display on the CRT. The status buffer provides seven bits of status information to the data bus during and after completion run for data acquisition.



r events circuit only unter/latches to be vif they are a valid exed triggering and the trace point latch ger interaction and

es L16TRC when all met. When L16TRC lex counter and the e clock multiplexer e generator, and the ng the clocks. These dress counter which he 16-bit high speed ounter completes its of memory locations for triggers the runclocks through the e, the memory index arst word in memory

the microprocessor nd obtain memory the CRT. The status information to the etion run for data




Figure 8-4.
16-bit Data-acquisition Block Diagram
8 21

# 8-51. 8-BIT DATA-ACQUISITION SECTION BLOCK DIAGRAM DISCUSSION. (See figure 8-5.)

8-52. The eight lines from pod 1 are supplied directly to the 8-bit counter/latch, the asynchronous trigger memory, and to the glitch detector. The 8-bit counter/latch operates the same as the counter/latch in the 16-bit circuitry, and is used only when the 8-bit and 16-bit machines are combined to capture 24-bit synchronous data. The asynchronous trigger memory generates its recognition state whenever it recognizes its trigger word on the eight lines from pod 1. The asynchronous trigger duration selector measures the time period of the recognition state from the asynchronous trigger memory. If the recognition state lasts for the entire time duration that the operator specified in the menu, the asynchronous trigger duration selector releases trigger recognition to the 1615A.

8-53. The glitch detector also receives the eight data lines from pod 1. If a glitch is detected on any line, a true state is supplied to the glitch memory and to the glitch trigger selector. If detection of a glitch was required as part of the trigger specification, then the glitch trigger selector supplies an enable at its output. If no glitch was specified as part of the trigger, then the glitch trigger selector always supplies the enable output.

8-54. The 8-bit trigger and delay circuits issue a trigger pulse according to the mode of trigger interaction selected in the 8-bit menu. H8VME is an enable level


that is always present, except during modes where the trigger recognition ends the trace. In those modes, H8VME is only present after the 8-bit memory has accepted at least 256 valid inputs after the start of the run.

8-55. The 8-bit trace point latch enables the memory index counter to count qualified clocks so that the proper number of input bytes can be acquired into memory. When the memory index counter has counted the required number of input bytes (256 bytes in modes where the trigger starts the trace), it signals the 8-bit run complete latch which issues H8RCP to stop the run.


8-56. The clock for acquiring data into the 8-bit machine comes either from the external clock input (when the 8-bit machine is combined with the 16-bit machine) or from an internal clock generator. The internal clock generator provides several different clock rates to the 8-bit data-acquisition circuitry. The clock is delivered to the 8-bit clock multiplexer. When all qualification conditions are satisfied, the clock is coupled through the multiplexer to the 8-bit memory address counter, memory index counter, and to both the data and glitch memories. The memory address counter addresses sequential locations in memory for both the state and glitch information to be captured. The output from the 8-bit clock multiplexer also strobes the information into the memories.

8-57. The read multiplexer and status buffer provide the same operation for the 8-bit machine as is described for the 16-bit machine.

Service



8-22



the run.

Figure 8-5. 8-bit Data-acquisition Block Diagram

# 8-58. DISPLAY SECTION BLOCK DIAGRAM DISCUSSION. (See figure 8-6.)

8-59. The display section consists of the alphanumeric character generator, the timing diagram generator, the display driver, and the alphanumeric/timing switch. The alphanumeric character generator reads portions of memory and presents the alpha and numeric characters on screen. The timing diagram generator reads the entire 8-bit memory and presents traces on screen that represent logical activity throughout the entire trace. The display driver accepts the formatted logic from the alphanumeric character generator and the timing diagram generator and drives the 1615A CRT.

#### 8-60. ALPHANUMERIC/TIME SWITCH.

8-61. This block is controlled by menu selection and either activates the timing diagram generator or the alphanumeric character generator, depending upon the operating mode and position of the display on the CRT. The alphanumeric character generator is always active when presenting the heading on the CRT, regardless of whether the body of the display will be presented by the timing diagram generator or the alphanumeric character generator.

# 8-62. ALPHANUMERIC CHARACTER GENERATOR.

- 8-63. The alphanumeric character generator provides all of the video logic required to present all of the alphabetic and numeric characters on the CRT. Each character is made in a matrix of eight raster lines in height and five increments in width.
- **8-64. DOT AND RETRACE COUNTERS.** These counters generate all of the horizontal steps across the CRT. The dot counter counts up for each progressive step across the CRT. The retrace counter counts back down to zero to accomplish CRT retrace.
- **8-65.** LINE COUNTERS. These counters keep track of the vertical position on the CRT, and supply the format for each line. Some lines can be used for alphanumerics, some can also be used for timing diagrams, and some lines are always blanked.
- **8-66.** CHARACTER COUNTER. The CRT is divided into 800 character spaces during alphanumeric displays (40 character spaces across each line by 20 lines). The character counter keeps track of which character space is being addressed on the CRT.
- **8-67. ADDRESS 2:1 SELECTOR.** The address 2:1 selector obtains two addresses: one is the address of the character space being enhanced on the CRT, and the other is the microprocessor address bus. It supplies one of these two addresses to the display RAM.

**8-68. DISPLAY RAM.** Before a new display is placed on the CRT, the address 2:1 selector supplies the microprocessor address bus to the display RAM. At each microprocessor address, the data bus loads the appropriate character to be displayed on the CRT. During a display presentation, the address 2:1 selector supplies the address from the character selector to the display RAM. The addressed character stored in the RAM is displayed on the CRT.

- **8-69. MICROPROCESSOR LATCH.** The microprocessor latch accepts the output from the display RAM. It supplies an output whenever the microprocessor reads information from the RAM.
- **8-70. CHARACTER CODE LATCH.** This latch supplies the code for the character to be displayed on the CRT, along with codes for the character format, such as blinking and inverse video data.
- **8-71. CHARACTER GENERATOR ROM.** This ROM translates the character code along with the format information from the line counters into the logic byte required to blank and unblank a particular raster scan in the 6X8 character matrix.
- **8-72. SHIFT REGISTER.** The character generator ROM dumps the logic byte for the selected raster line into this shift register. The shift register supplies the logic byte bit-by-bit to the blinking and special effects gating.
- 8-73. BLANKING AND SPECIAL EFFECTS GATING. This circuit combines the raster line byte with logic for normal video, inverse video, blinking video, and blanking, as required for the display type selected in the menu. The output is supplied to the video gating where it is presented to the display driver for presentation on the CRT.

## 8-74. TIMING DIAGRAM GENERATOR SECTION.

- 8-75. FIRST WORD POSITION COUNTER. This counter always obtains the address of the first word in memory to be displayed on the timing diagram. This ensures that the portion of memory actually displayed on the timing diagram will be the proper segment for the operating mode selected (first 240 words in START TRACE mode, and last 240 words in END TRACE mode).
- **8-76. MEMORY ADDRESS COUNTER.** This counter generates sequential addresses for the data memory and the glitch memory.
- **8-77. 8-BIT DATA MEMORY.** This memory contains all of the data obtained from pod 1 during a trace. It supplies the binary data for all eight channels, byte-by-byte, to the 1 of 8 data selector.

Service Model 1615A


- 8-78. 8-BIT GLITCH MEMORY. This memory contains all of the glitch information obtained in a trace for all eight timing diagram channels. It supplies the glitch information for all eight channels to the 1 of 8 glitch selector.
- 8-79. 1 OF 8 DATA AND GLITCH SELECTORS. This circuit chooses one of the eight data channels, along with the corresponding glitch channel, for display on the CRT. The selector is incremented from one channel to the next when the CRT display is incremented from one timing diagram slot to the next.
- **8-80. 2-BIT SHIFT REGISTER.** This register holds both the bit that is to be displayed on the present point on the CRT, and the bit that was displayed on the last point on the CRT. This 2-bit information is used to determine whether or not the present bit is different from the last bit so that a transition can be included on the screen, if applicable.
- **8-81.** TIMING DIAGRAM DISPLAY ROM. This ROM formats the display of data and glitch information for the timing diagram. In this ROM, data transitions, data locations, and glitch brighteners are computed. The outputs from this ROM provide all of the logic levels required for high and low displays, transitions, and glitch brighteners for both X1 and X10 display magnification.
- **8-82.** X1/X10 SELECTOR. This unit selects either the X1 magnification signals or the X10 magnification signals for application to the video gating output.
- 8-83. CLOCK AND TIMING CONTROL. This circuit generates the operating rate within the circuitry that produces the timing diagram.
- **8-84.** CHANNEL SELECTOR RAM. This RAM supplies an output that defines the location being addressed on the CRT. This information is used by the 1 of 8 data and glitch selectors to choose the channel it will supply to the

display ROM. The channel select RAM also provides LO CHANNEL OFF to blank the display when the timing diagram slot on the CRT is turned off by operator selection.

- 8-85. EXPAND INDICATOR BLOCKS. The three blocks that make up this channel begin counting at the location where the expand indicator should begin, or where the trace should begin in X10 expanded display modes. This function counts a number of horizontal display increments across the CRT (that number equal to the width of the area displayed during X10 displays). HEXPI is true during this count.
- **8-86.** TRIGGER MARKER. This function counts the number of horizontal locations on the CRT between the first sample and the sample which contains the trigger word. When this point is reached, the trigger marker function generates HTLIN which causes video gating to issue a trigger tic mark.
- **8-87. GRATICULE COUNTER.** This counter provides a logic output that produces low level brightening at each horizontal location where a graticule line should be written on the CRT.
- **8-88. VIDEO GATING.** This block produces an output which is the composite of the alpha, video, data, glitch, expand indicator, trigger tic marker, and graticule line enhancement. The level differs depending upon the signal mix at each sampled point across the CRT face.

#### 8-89. DISPLAY DRIVER.

8-90. This section of the display circuitry drives the CRT. When alphanumeric characters are being presented, the horizontal and vertical sweep generators are controlled by the alphanumeric character generator. These two functions run at their own designed rates during timing diagram presentations. The Z-axis amplifier produces the unblanking levels required for all displays.



Model 1615A




Figure 8-7. Mother Board Assembly A8, Parts Identification




Figure 8-8.
Mother Board (A8) Schematic
8.27

Service Model 1615 A




Figure 8-9. Low Voltage Power Supply Assembly A7, Parts Identification




Figure 8-10.

Low Voltage Power Supply (A7) Schematic

#### **SERVICE SHEET 3**

#### PRINCIPLES OF OPERATION

Display driver A13 generates signals to drive the display. The display is a magnetically-deflected, raster-scanned CRT. Display format is 20 lines of 40 characters each; each line consists of 9 horizontal scans of the CRT. Three signals from the A6 assembly, HVSY, HHSY, and VIDEO control the horizontal deflection, vertical deflection, and video amplifier circuits.

Horizontal Sync. HHSY (horizontal sync) controls the horizontal deflection circuit and the high-voltage supply. The HHSY signal is applied to U5 where, under normal operation, it is inverted, and used to drive U6. If the HHSY signal has an incorrect repetition rate or pulse width, U5 prevents the outputs of U6 from being on continuously, which would result in damage to U6. U6 provides a current pulse to the primary of T1. The secondary of T1 drives the horizontal deflection and high voltage circuits.

**High-voltage Supply.** The HV supply provides dc voltages for the CRT, bias voltage for the horizontal deflection circuit, and +35 volts for the video amplifier.

When Q9 is on, the current through L3 and the primary of T2 increases. When Q9 is turned off, energy stored in L3 and the primary of T2 rapidly charges C27. The result of the rapid charging is a large positive voltage across L3. This voltage is rectified by CR5 to provide the CRT accelerator grid bias. The positive voltage is also coupled to the secondaries of T2 where it is rectified.

Horizontal Deflection Circuit. The secondary of T1 also controls the horizontal deflection circuit. Just before Q1 is turned off, current is flowing in the deflection coil and the beam is at the right side of the CRT. When Q1 is turned off, the deflection coil current changes direction as C7 charges rapidly. After all the energy is transferred to C7, it then discharges through the coil, causing another change in direction of coil current. The rapid charge and discharge of C7 causes a rapid retrace of the beam. At the end of retrace, the voltage across the coil attempts to go negative and charge C7 again. When voltage across the coil reaches a few volts positive, CR1 turns on and becomes the current path for the coil. This

voltage clamping by CR1 causes a constant rate of change in coil current. This accounts for the first half of horizontal scan. CR1 is turned on at a positive voltage, rather than zero, to compensate for resistive elements in the coil current path. This keeps the rate of current change from being greater at the beginning of the sweep than at the center or right side of the sweep.

When the beam reaches center screen, the deflection coil current is zero. At this time, Q1 is turned on and the current flow changes direction. This deflects the CRT beam toward the right side of the screen until Q1 turns off. When Q1 turns off, retrace begins.

Compensation for the deflection rate at the sides of the CRT is accomplished using C8. During the first half of the sweep the charge on C8 increases slightly. At center screen, when Q1 is turned on, C8 is slowly discharged, until the beam reaches the end of the sweep. This reduces voltage across the deflection coil at the beginning and end of the sweep, reducing the rate of current change in the coil.

Size of the horizontal scan is controlled by R6. R6 controls the voltage available to the deflection circuit by decreasing the coil current rate of change. Since the period of the sync signal does not vary, the scan will be shorter if the deflection rate is decreased.

Horizontal position is accomplished by injecting a constant current into the deflection coil. R14 determines the current. U1 compares voltage drops across C12 and R4, and drives Q2 and Q3 until the voltage drops are equal. This establishes a constant current through R4.

Vertical Deflection Circuit. This circuit generates the vertical sweep and controls height, linearity, and position of the sweep. Vertical sync (HVSY) from A6 controls a ramp generator, which in turn controls current through the deflection coil. When HVSY goes high, Q4 is turned on; this discharges C14 and C15 through R20. HVSY remains high for 0.5 millisecond (until capacitor charge returns to a few millivolts). When HVSY goes low, Q4 is turned off and C14 and C15 charge at a rate determined by R18 and R19. R18 controls amplitude of the vertical sweep. Since the period of HYSY is constant, R18 can be used to control the distance the beam is deflected within that period.

The voltage ramp developed at the junction of R20 and C14 is applied to U4. Part of the output of U4 is fed back to C14 and C15 to correct the voltage input of U4 which compensates the ramp generator. R23 controls the amount of feedback, which in turn controls the shape of the sweep generated. The ramp at the output of U4 drives current amplifier U3/Q5/Q6 which maintains a current through the emitter of Q6 that is proportional to the ramp voltage. U3 compares the ramp voltage to voltage across R32. U3 drives Q5 until the inputs to U3 are equal.

At the beginning of the sweep a very small current is flowing through Q6 and a large current is flowing from the +5-volt supply through deflection coil L1. This corresponds with the beam being at the top of the display. As the Q6 current increases, more current from the +5-volt supply flows through Q6 and less through the deflection coil. Coil current decreases and Q6 current increases until the beam reaches center screen. At that time, coil current has reached zero and begins to flow in the opposite direction as Q6 current starts to draw current from the coil and the +5-volt supply. When the beam reaches the bottom of the screen, coil current is about the same as it was at the top of the screen but is flowing in the opposite direction.

At the end of the sweep, Q6 is turned off abruptly, and the current through R32 is reduced to zero. This sudden change in coil current results in a positive voltage pulse at the collector of Q6. This charges C19, using energy stored in the deflection coil. This causes the beam to return to center screen as C19 reaches its peak voltage. C19 then discharges through R62 and the deflection coil. Discharge current and the current through L2 change the coil current direction and return the beam to the top of the CRT. At this time, Q6 starts conducting again and the sweep starts over.

Compensation for deflection rate at the top and bottom of the CRT is accomplished by C20 in a manner similar to that used in the horizontal deflection circuit. Position control is maintained by injecting a constant current into the deflection circuit through R33.


**Video.** This circuit amplifies the video signal to drive the CRT cathode. Gain control R61 is provided for contrast adjustment of the display.













int rate of irst half of we voltage, elements in of current f the sweep

lection coil nd the cur-CRT beam turns off.

ides of the irst half of . At center ischarged, p. This rebeginning of current

R6. R6 concircuit by Since the can will be

sing a conrmines the 12 and R4, are equal. R4.

des the verd position controls a at through is turned 20. HVSY tor charge low, Q4 is etermined at vertical R18 can be ted within

The voltage ramp developed at the junction of R20 and C14 is applied to U4. Part of the output of U4 is fed back to C14 and C15 to correct the voltage input of U4 which compensates the ramp generator. R23 controls the amount of feedback, which in turn controls the shape of the sweep generated. The ramp at the output of U4 drives current amplifier U3/Q5/Q6 which maintains a current through the emitter of Q6 that is proportional to the ramp voltage. U3 compares the ramp voltage to voltage across R32. U3 drives Q5 until the inputs to U3 are equal.

At the beginning of the sweep a very small current is flowing through Q6 and a large current is flowing from the +5-volt supply through deflection coil L1. This corresponds with the beam being at the top of the display. As the Q6 current increases, more current from the +5-volt supply flows through Q6 and less through the deflection coil. Coil current decreases and Q6 current increases until the beam reaches center screen. At that time, coil current has reached zero and begins to flow in the opposite direction as Q6 current starts to draw current from the coil and the +5-volt supply. When the beam reaches the bottom of the screen, coil current is about the same as it was at the top of the screen but is flowing in the opposite direction.

At the end of the sweep, Q6 is turned off abruptly, and the current through R32 is reduced to zero. This sudden change in coil current results in a positive voltage pulse at the collector of Q6. This charges C19, using energy stored in the deflection coil. This causes the beam to return to center screen as C19 reaches its peak voltage. C19 then discharges through R62 and the deflection coil. Discharge current and the current through L2 change the coil current direction and return the beam to the top of the CRT. At this time, Q6 starts conducting again and the sweep starts over.

Compensation for deflection rate at the top and bottom of the CRT is accomplished by C20 in a manner similar to that used in the horizontal deflection circuit. Position control is maintained by injecting a constant current into the deflection circuit through R33.

**Video.** This circuit amplifies the video signal to drive the CRT cathode. Gain control R61 is provided for contrast adjustment of the display.

Service Model 1615A





Figure 8-11. Model 1615A Display Waveforms

8-30



Block Diagram of 1615A Display Section for Schematic 3
8-31





Figure 8-13. Display Driver Assembly A13, Parts Identification


Model 1615A

# **SERVICE SHEET 2**

# PRINCIPLES OF OPERATION

- $\pm$ **12-volt Power Supplies.** The +12-volt and -12-volt power supplies are regulated to within 5% by U1 and U2.
- +5-volt Power Supply. The +5-volt supply is a switching regulator with current limiting and over-voltage protection. Pass transistor Q2 in the switching regulator is either saturated or cut off. Therefore, very little power is dissipated in Q2.
- Switching Regulator Operation. The 20-kHz sync signal (HHSY) from clock board A2 is converted to a sawtooth wave by A7C13 and A7R21. The reference voltage from pin 6 of U1 is divided by R11, R12, and R18, and added to the sawtooth wave on pin 5 of U1. The error amplifier in A7U1 compares this voltage with the power supply output on pin 4 of U1. That portion of the voltage on pin 5 that exceeds the output voltage on pin 4 turns on the error amplifier. The error amplifier uses a sample of output current from A7R17 to drive a transistor pair which turns on and off current source A7Q1. This controls pass transistor Q2. A7L1, A7CR4, and A7C9 form an averaging network. When Q2 is off, the energy stored in A7L1 draws current from A7C7 and A7C22 provide noise filtering.
- +5-volt Supply Protection. If excessive current is drawn from the +5-volt supply, a voltage developed across A7R13 through A7R15 and A7R40 turns on A7Q2. This shunts U1, holding Q2 off until the current has decreased. If excessive voltage develops at the supply output, exceeding the breakdown voltage of A7VR1, A7CR5 will be triggered. A7CR5 shorts the rectifier voltage to ground, opening A7F3.
- **-5-volt Power Supply.** The operation of this supply is very similar to the operation of the +5-volt supply. The voltage developed across A7R26 establishes the value of the reference current through A7R22 and A7R23.








Figure 8-14.
Display Driver (A13) Schematic
8-33

# **SERVICE SHEET 4A**

#### PRINCIPLES OF OPERATION


The data from the 16 channels of pods 2 and 3 is received by buffers U46A and U49D. These are differential-in/ECL-out line receivers. The line receiver signals are applied to binary counters U31 through U34. The binary counters operate both as latches and as counters. They operate as counters when the software loads the trigger requirements into the trigger memories and during self-test. At all other times, they operate as latches.

Loading of Trigger Memories. When any change is made to a menu, the 1615A software reloads all menucontrolled portions of the instrument prior to the run. The trigger memories are reloaded even if the menu change did not affect trigger requirements. At the start of a run, LMRST (Low Master Reset) switches low. This is inverted through U56A to reset U31 through U34 to binary 0. When LMRST switches high again, the binary

counters begin counting P16SCLK(ECL) clocks. The count is applied to the address inputs of the trigger memories. The data to be loaded at each trigger memory address is supplied to pin 13 on U17 and U20. U51C provides the read/write logic for U17 and U20. When the output from U51C is low, the trigger memories load the information on pin 13 data inputs. This information comes from the microprocessor and conforms to the menu selections. The output from U51D is always high except when loading the trigger memories.

Data-acquisition Trace. When a trace starts, LDACQ (Low Data Acquisition) switches low, parallel-enabling U31 through U34 to operate them as latches. They latch data from the line receivers with each P16SCLK(ECL) clock. The latch outputs are supplied both to the trigger memories and to the ECL-to-TTL translators. The trigger memories output an ECL low whenever all memories simultaneously recognize a qualified trigger word on their address inputs. The translators supply their information to the 16-bit data memories shown on service sheet 4C.

Service



8-34 (8-35 blank)

elocks. The igger memory U51C pro. When the es load the aformation rms to the lways high

s, LDACQ el-enabling They latch CLK(ECL) the trigger ators. The enever all lied trigger ors supply s shown on




Figure 8-15. Block Diagram, 16-bit Data-acquisition Section for Schematic 4A




Figure 8-16. State Data-acquisition Assembly A1, Parts Identification




Figure 8-17.
State Data Probe Inputs (P/O A1) Schematic




Figure 8-18. Block Diagram, 16-bit Data-acquisition Section for Schematic 4B

# SERVICE SHEET 4B PRINCIPLES OF OPERATION

The qualifier multiplexer consists of two six-bit qualifier words. One of the qualifier words is used for 16-bit qualification, and the other is used for 8-bit qualification. Both words are ORed together for 24-bit qualification. The qualifier words are delivered to logic for ORing or isolation, depending on the trigger mode selected.

There are six qualifier channels in the clock probe. Each qualifier channel is delivered to one bit on both qualifier words. All bits in both words are identical. Only one bit is shown in the simplified qualifier logic diagram.

Qualifier Bit Loading. Prior to data acquisition, HW15 and HAB0 enable clocking of the qualifier flip-flops. HDB2 clocks the 16-bit qualifier word. HDB3 clocks the 8-bit qualifier word. The qualifier words are derived from HDB1. The qualifier states establish one of three conditions for qualification: (1) a specific word must occur to obtain qualification, (2) any word will qualify, and (3) no word will qualify.


Qualification Logic. The signal in each qualifier channel is connected through a line receiver and latched with the 16-bit synchronous clock. The latch output is applied to an AND gate and a NOR gate. The AND gate is qualified with any input of 0. The NOR gate is qualified with any input of 1. To select logic 0 to qualify the bit, the microprocessor loads FF1 and FF2 with 1. The NOR

gate is satisfied, but the AND gate will only qualify if 0 is latched in from the line receiver. Qualification occurs when all gates supply low outputs. If one gate supplies a high output, it overrides the low from the other gate and prevents qualification (wired OR).

Output Logic (Not 24-bit Mode). L24BST (Low 24-bit State) is high. This saturates Q2 and turns off Q1, isolating the 16-bit and 8-bit qualifier outputs from one another. When qualification occurs in the 16-bit machine, the low across CR1 is applied to U42A and U42D. Two parallel translators are required to drive the load on H16QLY (High 16-bit Qualify). The other inputs of U42A and U42D are connected to ECL threshold. CR3 provides noise margin in the threshold circuit.

Output Logic (24-bit Mode). In the 24-bit mode, L24BST is low, turning off Q2 and saturating Q1. Now CR1 and CR2 OR both qualifiers together. A low state from either qualifier will generate both H16QLY and H8QLY. Both outputs are identical in 24-bit mode (both high or both low). The only time that these signals can be different is in the 16-bit plus 8-bit mode when the 8-bit machine is operating with an external clock or is delaying by an external clock.

When the 8-bit machine is operating with the internal clock and time delay, the 8-bit qualifier is loaded with the DON'T CARE pattern. If only one qualifier word is used in 24-bit mode, the other is loaded with the NEVER pattern.



#### SIGNATURE ANALYSIS FOR SCHEMATIC 4B.

The signatures on this schematic are obtained by using DSA Setups A and D. The red letters on the schematic

signify the DSA setup to use when observing the signature on the adjacent IC pin. Setups and signatures are listed below. For further information, refer to TROUBLE-SHOOTING WITH SIGNATURE ANALYSIS at the beginning of this Section.

#### DSA SETUP A.

- 1. Remove assembly A1 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A1, and install A1 on the extender.
- 3. Remove microprocessor board A5 from the 1615A mainframe and proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Find DSA jumper beside microprocessor. Remove DSA jumper from NM (normal) terminals and reinstall it in the SA terminals.
- c. Connect signature analyzer start line to A5U1 pin 15.
- d. Connect signature analyzer stop line to A5U1 pin 10.
- e. Connect signature analyzer clock line to A5TP8 (use pin 17 of A5U11 if A5 is part number 01615-66505). This is the DBIN line from the microprocessor.
  - 4. Reinstall A5 in 1615A mainframe.
  - 5. Set up signature analyzer as follows:

START	l
STOP	J
CLOCK	٦

#### Signatures for DSA Setup A (Schematic 4B)

Pin	Signature
VH A1U1-16	C690
A1U43-5	FHPA
A1U43-10	AHA3
A1U43-12	08F5
A1U56-7	57CA

#### DSA SETUP D.

- 1. Remove assembly A1 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A1 and install A1 on the extender.
- 3. Remove microprocessor board A5 from the 1615A mainframe and proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Connect signature analyzer start line to A5TP9 (use pin 36 of A5U11 if A5 part number is 01615-66505). This is address bit A15.
- c. Connect signature analyzer stop line to same point as start line, step b above.
- d. Connect signature analyzer clock line to pin 18 of A5U11. This is the microprocessor  $\overline{WR}$  line.
- 4. Reinstall A5 in 1615A mainframe.

#### NOTE


DSA jumper on A5 remains in NM (normal) position in this test setup.

5. Set up signature analyzer as follows:

START	٦
STOP	
CLOCK	

#### Signatures for DSA Setup D (Schematic 4B)

Pin	Signature
VH A1U1-16	0001
A1U43-4	0000 (blinking)






Figure 8-19.
Qualifier Multiplexer (P/O A1) Schematic

# **SERVICE SHEET 4C**

# **PRINCIPLES OF OPERATION**

16-bit Memory. U1 through U16 comprise the 16-bit memory. Each chip is a 256X1 binary memory. The 16 chips of memory are addressed by memory address counter U29 and U30. Data which enters the 16 channels shown on schematic 4A is supplied to the 16 channels of memory. After a short delay which allows data to stabilize, L16MWRT (Low 16-bit Memory Write) from A2 enables all memory chips simultaneously for about 30 nanoseconds. They accept the 16 channels of data. At the end of L16MWRT, the memories are returned to the read state and the memory address counters are advanced to the next sequential address by P16CCLK (16-bit Counter Clock).

Output Selector. U23, U24, U27, and U28 comprise an output selector. The selector allows the microprocessor to obtain the state of the memory address counter or the memory index counter, or to obtain the digital information for bits 1 through 8 or for bits 9 through 16 from memory. One of these four selections is made by decoding HAB0 and HAB1 from the microprocessor address bus. U43A decodes HR14 and HAB4 to either place the selected output on the data bus or set the selector chips in the high impedance state when their information is not desired.


Memory Address Counter. The memory address counter is a count-up counter. It counts from 0 to 255, continuously. Its count addresses specific locations within the 16 memory chips.


Memory Index Counter. The purpose of the memory index counter is to stop data acquisition when the 16-bit memory is full of valid data and to indicate the portion of memory that is valid when only a partial run has taken place. The memory index counter is only used in modes where the trigger starts data acquisition. In modes where the trigger ends data acquisition, trigger recognition stops the run and the memory index counter is not needed.


# DATA-ACQUISITION RUN WITH TRIGGER STARTS TRACE. (See waveform diagram.)

Before the Run Starts. When the TRACE key is pressed, the microprocessor sets LMRST (Low Master Reset) low for approximately 300 microseconds. During this period, the memory address counter and memory index counter are parallel loaded to binary 1, and clocks are prevented from reaching the two counters. Low states are forced on H16RCP (High 16-bit Run Complete) and H16VME (High 16-bit Valid Memory) to remove the valid-memory and run-complete indications.

Memory Address Counter Begins. When LMRST switches high, it releases the counters and the flip-flops







04H

01H

Figure 8-20. Block Diagram, 16-bit Data-acquisition Section for Schematic 4C

and allows the P16CCLK clocks to enter. U45A is immediately set through U44C, providing a high H16VME, but H16RCP remains low. H16STE (High 16-bit Store Trigger Events) is always high, except during trace events mode. In trace events mode, H16STE is only high during clock periods which include a recognized trigger. Although the memory address counter begins counting P16CCLK clocks, the memory index counter is held off by a high L16TRC (Low 16-bit Trace Point), L16MWRT clocks arrive at the same time that P16CCLK clocks arrive. L16MWRT clocks enter the 16-bit data word into memory. Then the memory address counter is incremented to the next sequential address, and the next 16bit data word is entered into memory. This continues with each arrival of the P16CCLK and L16MWRT clocks.

Memory Index Counter Begins. When the trace point is recognized (trigger plus delay specification met in the 16-bit machine), L16TRC switches low. The output of U44B switches high, enabling the memory index counter. The memory index counter begins counting P16CCLK clocks. There is a delay between P16CCLK and L16TRC to ensure that the memory index counter does not count the period which included L16TRC. The trigger word enters the memory location corresponding to count 0 in the memory index counter.

**Data-acquisition Halts.** The memory index counter advances to binary 255 and generates terminal count. The terminal count is NANDed with H16STE. When both signals are high, signifying a full memory of valid data, the  $\overline{K}$  input of U45B goes low. U45B generates H16RCP (High 16-bit Run Complete) when the next P16CCLK arrives. H16RCP is supplied to the clock assembly A2 where it halts P16CCLK and L16MWRT.

Microprocessor-controlled Display. Since the memory index counter began its count at binary 1 and issued terminal count at 255, the memory address counter will stop at the address which contains the trace point (the trigger word if the menu selection was 0 delay). Now the microprocessor can provide a display referenced to the location of the trigger word. The trigger word is assigned line number 000 on the display, with all subsequent words assigned higher line numbers. To display other locations in memory, the microprocessor supplies clocks to the memory address counter. The microprocessor supplies one clock for each higher address line desired. and 255 clocks (the reciprocal of 1) for each lower address line desired. If the operator selects line 127 in memory, the microprocessor will supply 127 clocks to the memory address counter to increment to the desired memory address. Then if the operator elects to see line 126, the microprocessor will supply 255 clocks to increment the memory from line 127 to line 126.

The microprocessor reads bits 0 through 7 and then bits 8 through 15 at each memory location in order to present the display.

Data-acquisition Run with Trigger Ends Trace. This mode of operation is nearly the same as the START trace mode. The major difference rests in the fact that the memory index counter is not used in this mode, and H16VME is used. In the START trace mode, the memory index counter signals the end of data acquisition. In the END trace mode, recognition of the trace point (L16TRC) ends data acquisition. H16VME must be high before the 1615A can recognize L16TRC.

Data-acquisition Phase. In the END trace mode, H16START is low. When the TRACE key is pressed, the memory address counter begins at count 1 and starts advancing with P16CCLK clocks. H16VME is low because U45A is reset at the beginning of data acquisition. The low H16VME is interpreted as memory incomplete. It prevents the 1615A from recognizing its trace point. When the memory address counter reaches terminal count, the J input of U45A receives a high state. With arrival of the next P16CCLK, H16MVE is clocked high. It remains high for the rest of the run, indicating that the memory has been filled with valid data. Now the 16-bit machine is free to recognize trace point. When trace point is recognized, the 1615A cuts off P16CCLK and L16MWRT clocks, stopping data acquisition.

Display Phase. Since the memory address counter began its count at binary 1, there is one doubtful location in memory: binary 0. In END trace modes, after trace point has been recognized, the microprocessor reads the address of the memory address counter. If the address is not 0, then the microprocessor determines that all memory locations contain valid data. If the address is 0, then data in location 0 may not be valid. In this case, the software prevents display of the data contained in location 0.

Partial Runs. Partial runs can occur if the system clock is lost or the operator presses the STOP key before the trace point has been recognized in the END trace mode. When a partial run occurs in the END trace mode, the microprocessor will read H16VME to determine if 255 valid words have been captured in memory. If H16VME is low, the microprocessor will read the address from the memory address counter to determine how many lines in memory were captured before the STOP key was pressed. Then the software will allow only that number of lines to be displayed, and will blank all of the other memory locations.

If H16VME is high, then at least 255 valid words have been captured in memory. In this case, the microprocessor will check the address to see if it is location 0. It not location 0, then all 256 memory locations contain valid data. If the address is location 0, then only 255 locations will be displayed and location 0 will be blanked.

When a partial run occurs in START trace mode, the microprocessor will read the address of the memory index counter. By reading the memory index counter, the microprocessor determines how much of the memory contains valid data, and permits display of only that portion of memory.

Slow Clock Runs. The microprocessor also reads the memory index counter when a run is in process and a very slow clock is in use. In this case, the display informs the operator of how many valid words have been captured into memory as the run progresses.

### SIGNATURE ANALYSIS FOR SCHEMATIC 4C.

The signatures on this schematic are obtained by using DSA Setups A and C. The red letters on the schematic signify the DSA setup to use when observing the signature on the adjacent IC pin. Setups and signatures are listed below. For further information, refer to TROUBLE-SHOOTING WITH SIGNATURE ANALYSIS at the beginning of this Section.

#### DSA SETUP A.

- 1. Remove assembly A1 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A1, and install A1 on the extender.
- 3. Remove microprocessor board A5 from the 1615A mainframe and proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Find DSA jumper beside microprocessor. Remove DSA jumper from NM (normal) terminals and reinstall it in the SA terminals.
- c. Connect signature analyzer start line to A5U1 pin 15.
- d. Connect signature analyzer stop line to A5U1 pin 10.
- e. Connect signature analyzer clock line to A5TP8 (use pin 17 of A5U11 if A5 is part number 01615-66505). This is the DBIN line from the microprocessor.
  - 4. Reinstall A5 in 1615A mainframe.
  - 5. Set up signature analyzer as follows:

START	l
STOP	Ţ
CLOCK	٦

### Signatures for DSA Setup A (Schematic 4C)

Pin	Signature	Pin	Signature
VH A1U23-7	FHPA	A1U27-7	C43H
A1U23-9	57CA	A1U27-9	C6P3
A1U24-7	08F5	A1U28-7	FA2P
A1U24-9	AHA3	A1U28-9	427H


#### DSA SETUP C.

- 1. Remove assembly A1 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A1 and install A1 on the extender.
- 3. Remove microprocessor board A5 from the 1615A mainframe and proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Find DSA jumper beside microprocessor. Remove DSA jumper from NM (normal) terminals and reinstall it in the SA terminals.
- c. Connect signature analyzer start line to A5TP9 (use pin 36 of A5U11 if A5 part number is 01615-66505). This is address bit A15.
- d. Connect signature analyzer stop line to same point as start line, step b above.
- e. Connect signature analyzer clock line to A5TP8 (use pin 17 of A5U11 if A5 part number is 01615-66505). This is the DBIN line from the microprocessor.
  - 4. Reinstall A5 in 1615A mainframe.
- 5. Set up signature analyzer as follows:

START	 													L
STOP														
CLOCK														-

### Signatures for DSA Setup C (Schematic 4C)

Pin	Signature	Pin	Signature
VH A1U1-16	0001	A1U27-2	5555
A1U23-1	95F3	A1U27-14	UUUU
A1U23-2	5555	A1U27-15	95F3
A1U23-14	UUUU	A1U28-1	95F3
A1U23-15	95F3	A1U28-2	5555
A1U24-1	95F3	A1U28-14	UUUU
A1U24-2	5555	A1U28-15	95F3
A1U24-14	UUUU	A1U43-1	3827
A1U24-15	95F3	A1U43-2	5H21
A1U27-1	95F3	A1U43-3	95F3






Figure 8-21.
State Memory and Address Counter (P/O A1) Schematic
8-45

# **SERVICE SHEET 4D**

#### PRINCIPLES OF OPERATION

There are four independent threshold drivers in the 1615A, one for each probe pod. This prevents threshold errors due to ground differences between pods. There are only three threshold voltage selectors in the 1615A: one for the clock probe, one for the 8-bit data pod, and one for the combined 16-bit data pods. Isolation is sufficient between the threshold drivers so that a failure occurring

in one threshold driver may not affect the operation of any other threshold driver.

The four threshold drivers are identical. Only one will be discussed. U58C and U58D form an amplifier stage with a gain of -0.2 (divide by 5). R38 isolates U58D from the capacity of the probe cable, and provides for matching the offset currents of the comparators inside the probe pod. C9 provides low frequency rolloff in the threshold amplifier. C40 protects U58 against high frequency transients.




Figure 8-22. Probe Threshold/Input Assembly A9, Parts Identification

8-46




Figure 8-23.
Probe Thresholds (A9 and P/O A1) Schematic
8-47




Figure 8-24. Block Diagram, 8-bit Data-acquisition Section for Schematic 5A




Figure 8-25.

Block Diagram, 16-bit Data-acquisition Section for Schematic 5A

#### **SERVICE SHEET 5A**

#### PRINCIPLES OF OPERATION

Trigger Memory Programming. There are two trigger memories on assembly A4: U2 and U3. Both trigger memories are loaded with the same trigger data, but only one memory is used during any trace. U2 is used during 24-bit synchronous traces, and U3 is used during 8-bit asynchronous traces.

When loading the trigger data into the trigger memories. the parallel-enable inputs of input latches U31 and U17 are high. This forces the input latches to operate as hexadecimal count-up counters. Their reset inputs are set high during the 300-usec LMRST period, and then low again so that their count begins at binary 0. Their count addresses both memories: U2 directly, and U3 through U18 and U32. The data for each memory address (valid or invalid trigger state) is supplied from the microprocessor on data bus line HDB0.

At the end of the trigger-programming period, LDACQ (ECL) (Low Data Acquire, ECL) from U45A switches low, forcing U31 and U17 to operate as latches for data from the line receivers. The latches supply their outputs to the synchronous trigger memory and to translators U33 and U20 which drive the 8-bit sampled-data memory. The low also switches U18 and U32 to select the outputs from the line receivers and deliver these to the asynchronous trigger memory.

Synchronous Trigger Operation. The synchronous trigger memory (U2) is used during 24-bit synchronous operations. The software configures the machine to be in the 16-bit triggers 8-bit mode. L24BST(ECL) (Low 24-bit State, ECL) is low. It forces U45D low to enable U2. The output of U2 is wire ORed with the output from the 16-bit synchronous trigger memories on assembly A1. When the 24-bit trigger word is recognized, all outputs from the 16-bit trigger memories and the 8-bit synchronous trigger memory go low, providing L24BST(ECL). This provides for selecting trigger qualification on data sets up to 24 bits wide. In this mode, P8SCLK is the externally supplied synchronous trigger.

Asynchronous Trigger Operation. U3 is an ECL memory device. In the high output state, U3 can absorb high current, but in the low output state, U3 absorbs very little current. The input data through U18 and U32 is applied to the address inputs of U3. When these data comprise a valid trigger word, the output of U3 ramps down toward -5.2 V. When it crosses a preset threshold level, U1C generates a positive transition to initiate the 8-bit asynchronous trigger. If the trigger pattern occurs, but

does not remain long enough for the U3 ramp to cross threshold, the high output from U3 will immediately reset the RC circuit to the high state.

The rate at which the low output state of U3 can change toward -5.2 V is dependent upon the trigger duration selected in the menu by the operator. With the fastest trigger duration selected, R6, adjustment R20, and C1 provide the shortest ramp-down period. Longer trigger durations are selected by providing a low output on one of the inverters in U19 via U46. This connects additional capacitance into the RC network. Each capacitor is dedicated to one of the trigger-duration selections.

**Trigger Generator.** The asynchronous trigger generator consists of both sections of U43 and U44, LRST (Low Reset) switches low during microprocessor reset period to each trace. This ensures that the output of U43A is high and U43B is low. This sets U44B, providing the nottriggered output condition when the trace starts.


In 8-bit asynchronous triggering with no glitch trigger, U44B is used as an asynchronous latch. At the end of the reset period, LRST returns high again and remains high for the entire run. This enables one OR input to the AND functions of U43A and U43B. When U1C recognizes its trigger state for the selected duration, its positive transition satisfies the other OR inputs. Now U43A switches low and U43B switches high, resetting U44B to generate the 8-bit asynchronous trigger state. When the trigger state on U1C disappears, U43B switches low and U43A sets U44B again, ending the 8-bit asynchronous trigger

When glitch detection is included in the 8-bit asynchronous trace, U44A is added to the trigger circuitry and U43A is eliminated. The purpose of this change is to stretch the 8-bit asynchronous trigger state to ensure that glitches will be captured regardless of whether they occur within or outside of the normal sample period.

HGTRGENA (High Glitch Trigger Enable) is high in this mode. U6D uses this high state to satisfy one OR input of U43A. With LRST high, U43A will remain low. This releases the set input of U44B and the reset input of U44A. Now U44A remains in the set state and U44B in the reset state after the end of trigger recognition from U1C.

The D input of U44A is low after the end of the recognized trigger state from U1C. P8SCLK(ECL) (Positive 8-bit Sampled clock, ECL) clocks this low into U44A, resetting the Q output high. LGLITCHRESET(ECL) occurs after P8SCLK(ECL). It clocks the high on Q into U44B, ending the 8-bit asynchronous trigger condition.

Service



K-4

M-3

R20

C-2

D-6

8-50

U31

C-3 D-3

U16

B-6

np to cross nmediately

an change r duration the fastest 20, and C1 ger trigger put on one additional tor is dedis.

generator RST (Low eset period of U43A is ng the notarts.

ch trigger, e end of the nains high o the AND ognizes its live transi-A switches o generate the trigger and U43A ous trigger


asynchrocuitry and ange is to to ensure ether they e period.

is high in fy one OR main low. set input of d U44B in ition from

the recog-) (Positive ato U44A, SET(ECL) a on  $\overline{Q}$  into condition.



Figure 8-26. Timing Data-acquisition Assembly A4, Parts Identification






Figure 8-27.
Timing Data-acquisition (P/O A4) Schematic
8 51




Figure 8-28. Block Diagram, 8-bit Data-acquisition Section for Schematic 5B


# SERVICE SHEE

# PRINCIPLES OF O

A glitch is defined a directions within of logic level at the be plied as a reference level of the channel then a transition fre sample period will

This discussion is and accompanying channels in probe particle and accompanying channels in probe particle and accompanying channels in probe particle and accompanying the probability of the particle and accompanying the probability of the p

At T0, HRST (Higresets all four glit start. At T1, P8SC arrives. With each c states, switching U7B/D. These OR circuits when both describe the case w (U5B-Q is low and



ock Diagram, 8-bit Data-acquisition Section for Schematic 5B

#### **SERVICE SHEET 5B**

#### **PRINCIPLES OF OPERATION**

A glitch is defined as logic transitions occurring in both directions within one sample period. A sample of the logic level at the beginning of the sample period is supplied as a reference to each glitch detector. If the logic level of the channel is 0 at the start of the sample period, then a transition from logic 1 to logic 0 during that same sample period will indicate that a glitch has occurred.

This discussion is directed to the simplified schematic and accompanying set of waveforms. Each of the eight channels in probe pod 1 has a separate glitch detector. All eight glitch detectors are identical. Each glitch detector consists of two identical detector halves. The two detector halves operate on alternate sample periods. One detector half is active during the first sample period. Then in the next sample period, it is read and cleared while the other detector half is active.


At T0, HRST (High Reset) from the microprocessor resets all four glitch-detection flip-flops prior to run start. At T1, P8SCLK(ECL) (8-bit Sample Clock, ECL) arrives. With each cycle of P8SCLK(ECL), U5B changes states, switching enable levels between U7A/C and U7B/D. These OR/NOR gates enable their associated circuits when both inputs are low. This discussion will describe the case where the enable is applied to U7A/C (U5B-Q is low and  $\overline{Q}$  is high).


Since LGLITCHSET(ECL) is high at T1, no enable occurs in U7A/C, but enable levels are applied to the J inputs of glitch-detection flip-flops U36A and U48A. Any time that the line receiver detects a logic transition during the sample period, the associated glitch-detection flip-flop will clock its J input. A positive-going transition clocks one flip-flop and a negative-going transition is inverted to clock the other flip-flop.


At T2, LGLITCHSET(ECL) switches low. This switches U7A/C to activate both initial-condition gates U37A and U49A. Depending upon the logic state of the initial condition, one of these two gates will set its associated flip-flop. The set flip-flop corresponds to a logic transition away from initial condition. The set flip-flop places logic 0 on the associated input of U39A.

At T3, the initial-condition gates are disabled for the remainder of the sample period. Now the remaining JK flip-flop waits for its transition (transition to initial condition) to clock its logic 0 to U39A.

At T4, the outputs of U5B switch, removing the enable levels from the J inputs of U36A and U48A, and applying enable levels to the J inputs of the glitch-detection flip-flops in the other half of the circuit. Also, U5B applies logic 0 to the third input of U39A. If a glitch was detected during the sample period, both  $\overline{Q}$  outputs from the flip-flops will be low. The third low now sets U39A high. This sets U47A high, providing the glitch-detected level through translator U43A to the glitch memory.










Figure 8-29.
Glitch Detectors 0 through 3 and Control (P/O A4) Schematic
8-55

Service




Figure 8-30. Block Diagram, 8-bit Data-acquisition Section for Schematic 5C




Figure 8-31.
Glitch Detectors 4 through 7 (P/O A4) Schematic
8-57

# **SERVICE SHEET 6A**

### PRINCIPLES OF OPERATION

Service sheet 4C contains a detailed explanation of the memories, output selectors, and counters used in the 16-bit synchronous data portion of the 1615A. Most of the explanation applies directly to the circuits shown on service sheet 6A for the 8-bit machine. Read the principles of operation given on service sheet 4C. The following paragraphs will discuss the differences between that circuitry and the circuitry used in the 8-bit machine.

Memory Index Counter. The purpose of the memory index counter is to end data capture when a full memory of valid data is obtained. There are three different modes of operation which use the memory index counter: START display with internal clock, START display with external clock, and END display with internal clock. (In the END display mode with external clock, the run stops when the trigger is recognized so the memory index counter is not used.)

Timing diagrams display 249 bits of memory along each trace on the CRT. Since the memory contains 256 locations, but displays only 249, 7 bits of captured data are blanked during display of a timing diagram. In order to position the trigger word within the 249 displayed bits, the memory index counter is preloaded to a different count for each of the three modes. The particular value of preload in each mode is governed by the logic levels of H8START (High 8-bit Start Display) and H8ECLK (High 8-bit External Clock). The preload occurs when LMRST (Low Master Reset) switches low before each new run.

START Display/External Clock. In this mode, the memory index counter is preloaded to binary 1 (pin 3 of U37 high and all other U37 and U38 inputs low). With this preload, the trigger word will be stored in memory location 0. The first 249 bits of captured data are displayed in this mode.

START Display/Internal Clock. In this mode, the memory index counter is preloaded to binary 16. This places the trigger word in memory location 15. The first seven locations in memory are masked by the channel number. Then the next 249 memory locations are presented on the display. In this mode, 240 bits of data acquisition will be captured before the counter signals run complete. There will be 15 words in memory preceding the trigger word; thus 8 bits of pretrigger information will be displayed.

END Display/Internal Clock. In this mode, the memory index counter is preloaded to binary 241. This ensures that 15 additional words of data will be captured in memory after trigger recognition; thus 8 bits of post-trigger information will be displayed.

The memory index counter will count to 255 and generate terminal count. The high terminal count is ANDed with H8STE (High 8-bit Store Trigger Events) in U23C, placing a high on the Dinput of U36B. H8STE is always high, except during receipt of a word other than the trigger word when in the trace events mode. The next clock (clock 256) will set U36B, providing H8RCP which stops the flow of clocks to the 8-bit memory.

**Up/Down Counters U44 and U45.** In the unmagnified mode of operation, these counters are used to remember the address of data 0 (the first word captured in memory during a trace). The memory address counter always stops at the address of data 0 when a trace is complete. At the end of each trace, the microprocessor parallelenables U44 and U45 to assume this address.

In the unmagnified mode of operation, the first seven bits of display are used to present the channel number. The next 249 words of memory (beginning with data bit 8) are displayed as the timing diagram. At the end of each sweep, LMACLD (Low Memory Address Counter Load) switches low. This parallel-enables U31 and U32 to the address from the up/down counter before beginning the next sweep.

In START display with external clock, the trigger word is located in data 0. Normally this portion of the data memory is used to show the channel number. To obtain a display which shows data 0 as the first word in the timing diagram, the up/down counter is counted down seven addresses by the software when this mode is selected. Now it assumes the address of data bit 249. When the display begins, the memory address counter is parallel-enabled to address 249. The alphanumeric channel number is presented during the first seven bits of display, and timing diagram begins with the eighth bit to be counted, data 0.

Memory Index Counter and Associated Logic. To understand the function of the memory index counter and the associated logic used in the 8-bit circuitry, each of the four 8-bit modes of operation must be described.

Start Display with Internal Clock. In this mode, the trigger point is the eighth dot into the display. H8START is high on pin 4 of U5A. Each 14th count of the memory address counter is decoded by U18C which places a low on pin 5 of U5A. This places a high state on the J input of U19B. The 15th clock in the trace generates H8VME from U19B.

H8VME enables the trigger circuitry. After trigger requirements are met, the next occurrence of P8CCLK will clock the memory index counter. The memory index counter advances to count 255 and enables U36B. The next P8CCLK will generate H8RCP which stops clocks during data acquisition, leaving the memory address counter at the address of data 0. Since the trigger is

Service Model 1615A


located at state 15, it will appear as the eighth bit on the timing diagram display.

Start Display with External Clock. H8VME is valid from the moment this mode is selected. H8START places a high on pin 11 of U5B. H8ECLK places a high on pin 10. This forces U5B low, setting U19B to generate H8VME. In this mode, the memory index counter is parallel-enabled to binary 1 at the start of the trace. This places the trigger word in data 0 of the memory index counter. Since H8RCP is generated at count 255 of the memory index counter plus one clock for U36B, the memory address counter is stopped at data 0, the trigger word.

End Display with Internal Clock. In this mode, H8VME is generated at count 255 of the memory address counter plus one clock for U19B. H8START is low, placing a high state on pin 3 of U5A. Terminal count in the memory address counter is inverted by U21D to place a low on pin 2 of U5A. This places a high state on the J

input of U19B. The next clock to U19B generates H8VME, enabling the trigger circuitry. When trace point is recognized, pin 6 of U36 (schematic 6B) goes high, permitting the memory index counter to respond to incoming clocks. The memory index counter is parallelenabled to count 241 at the beginning of a trace. This places the trace point at data 240 of the memory index counter. H8RCP is generated at count 255 plus one clock for U36B. This permits the 1615A to end the trace. Since the trace point is located in data 240, the trigger point is nine clocks in from the end of the timing diagram on the display.

End Display with External Clock. In this mode, the memory index counter is not used. U46A decodes this mode and sets U36B high to provide H8RCP immediately. H8START is low, placing a high state on pin 3 of U5A. Pin 2 switches low at terminal count from the memory address counter. This places a high state on the J input of U19B. The next clock generates H8VME. This releases the data-acquisition circuitry to search for the trigger that will end data-acquisition.



 $\begin{tabular}{ll} Figure~8-32.\\ Block~Diagram,~8-bit~Data-acquisition~Section~for~Schematic~6A\\ 8-59 \end{tabular}$ 




Figure 8-33, Block Diagram, Display Section for Schematic 6A

## SIGNATURE ANALYSIS FOR SCHEMATIC 6A.

The signatures on this schematic are obtained by using DSA Setups A, C, and D. The red letters on the schematic signify the DSA setup to use when observing the signature on the adjacent IC pin. Setups and signatures are listed below. For further information, refer to TROUBLE-SHOOTING WITH SIGNATURE ANALYSIS at the beginning of this Section.

### DSA SETUP A.

- 1. Remove assembly A3 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A3, and install A3 on the extender.
- 3. Remove microprocessor board A5 from the 1615A mainframe and proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Find DSA jumper beside microprocessor. Remove DSA jumper from NM (normal) terminals and reinstall it in the SA terminals.
- c. Connect signature analyzer start line to A5U1 pin 15.
- d. Connect signature analyzer stop line to A5U1 pin 10.
- e. Connect signature analyzer clock line to A5TP8 (use pin 17 of A5U11 if A5 is part number 01615-66505). This is the DBIN line from the microprocessor.
- 4. Reinstall A5 in 1615A mainframe.
- 5. Set up signature analyzer as follows:

START	L
STOP	_
CLOCK	1

## Signatures for DSA Setup A (Schematic 6A)

Pin	Signature	Pin	Signature
VH A3U1-16 A3U20-5 A3U20-6 A3U44-1 A3U44-9 A3U45-1 A3U45-9 A3U48-7	C690 FHPA 7C7A 57CA 7C7A 57CA 7C7A FA2P	A3U48-9 A3U49-7 A3U49-9 A3U50-7 A3U50-9 A3U51-7 A3U51-9	427H C43H C6P3 08F5 AHA3 FHPA 57CA

### DSA SETUP C.

- 1. Remove assembly A3 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A3 and install A3 on the extender.
- 3. Remove microprocessor board A5 from the 1615A mainframe and proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Find DSA jumper beside microprocessor. Remove DSA jumper from NM (normal) terminals and reinstall it in the SA terminals.
- c. Connect signature analyzer start line to A5TP9 (use pin 36 of A5U11 if A5 part number is 01615-66505). This is address bit A15.
- d. Connect signature analyzer stop line to same point as start line, step c above.
- e. Connect signature analyzer clock line to A5TP8 (use pin 17 of A5U11 if A5 part number is 01615-66505). This is the DBIN line from the microprocessor.
- 4. Reinstall A5 in 1615A mainframe.
- 5. Set up signature analyzer as follows:

START	
STOP	
CLOCK	1

# Signatures for DSA Setup C (Schematic 6A)

Pin	Signature	Pin	Signature
VH A3U1-16	0001	A3U49-14	UUUU
A3U35-9	0AFA	A3U49-15	59UA
A3U46-11	59UA	A3U50-1	59UA
A3U46-12	3827	A3U50-2	5555
A3U46-13	0AFA	A3U50-14	UUUU
A3U48-1	59UA	A3U50-15	59UA
A3U48-2	5555	A3U51-1	59UA
A3U48-14	UUUU	A3U51-2	5555
A3U48-15	59UA	A3U51-14	UUUU
A3U49-1	59UA	A3U51-15	59UA
A3U49-2	5555		

Service

### DSA SETUP D.

- 1. Remove assembly A3 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A3 and install A3 on the extender.
- 3. Remove microprocessor board A5 from the 1615A mainframe and proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Connect signature analyzer start line to A5TP9 (use pin 36 of A5U11 if A5 part number is 01615-66505). This is address bit A15.
- c. Connect signature analyzer stop line to same point as start line, step b above.
- d. Connect signature analyzer clock line to pin 18 of A5U11. This is the microprocessor  $\overline{WR}$  line.

4. Reinstall A5 in 1615A mainframe.

#### NOTE

DSA jumper on A5 remains in NM (normal) position for this test setup.

5. Set up signature analyzer as follows:

START	ſ
STOP	ſ
CLOCK	Γ

Signatures for DSA Setup D (Schematic 6A)

Pin	Signature	Pin	Signature
VH A3U1-16 A3U35-8 A3U35-9 A3U35-10	0001 H59F 0AFC 755P	A3U44-2 A3U45-2 A3U46-13	H59F H59F 0AFC





Figure 8-34, Memory Assembly A3, Parts Identification






Figure 8-35.
Timing Memory and Address Counters (P/O A3) Schematic

### **SERVICE SHEET 6B**

### PRINCIPLES OF OPERATION

Trigger Mode and Delay. Prior to run start, the microprocessor clocks logic levels from  $\overline{\text{HDB0}}$  into U22, U24, and U25. These logic levels select the delay count and mode of triggering for the 8-bit machine, according to the menu selections made by the 1615A operator. The delay count is parallel-enabled into the 8-bit delay counter (U8 through U12) before trigger recognition. When trigger recognition occurs H8TFP switches high from U19A, releasing the delay counter to respond to P8TCLK (Positive 8-bit Trigger Clock).

Glitch Trigger. When a glitch requirement is selected as part of the trigger specification, pin 5 of U22 is set high. U17 is loaded with high logic levels to activate each channel that will be monitored for a glitch. Each high level activates one AND gate in U43 or U30. The channels which are not selected receive low levels from U17. If a glitch in channel 0 is selected as part of the trigger specification, U17 places a high state on pin 10 of U43 and low states on all other pins of U43 and U30. When a glitch is detected in channel 0, H8SG0 will switch high, completing the AND requirement for U43. This forces U43 low which produces a high state from U18B. This activates one side of U6D to accept H8ATGT (8-bit Asynchronous Trigger).

The menu shows the glitch requirement as an OR field. One channel in U43 or U30 is enabled for each glitch trigger specified. Any glitch detected in any one of the enabled channels will satisfy the requirements of U18D. When no glitch is required as part of the trigger specification, U22 sets pin 3 of U18D low, enabling U6D.

Asynchronous Trigger. H8ATGT occurs during the time that the 8-bit trigger is recognized. U21B and U21C supply the 8-bit trigger to a connector on the 1615A rear panel for triggering an oscilloscope. When loading trigger information into the trigger memories, HLDTG prevents U21C from generating triggers to the rearpanel connector.

When H8ATGT occurs, U6D switches low, depending upon glitch requirements. This low sets RS latch U6A and U6B. With the RS latch set, the next clock will generate H8TFP (High 8-bit Trigger Flip-flop) from the Q output of U19A. H8TFP is supplied to U47, pin 5. If no trigger delay was selected, U47 will generate L8TRC (Low 8-bit Trace Point).


If a delay was specified, pin 6 of U47 will control generation of L8TRC. U23A decodes states 14 and 15 from U8. This is ANDed with H8TFP and terminal count from delay counter U12. U23B generates a high state one clock period before the end of the delay period selected in the menu. This high state is placed on the D inputs of U34A and U34B. U34A activates U47 to generate L8TRC, and U34B initiates the reset function.

U33 inverts L8TRC and applies a high state to pin 3 of U47. Pin 2 of U47 is always high, except during HRST (High Reset) before each trace. This latching circuit ensures that once L8TRC switches low, it will remain low for the entire trace. U36A synchronizes the internal clock with the external clock to control count-enable in the memory index counter.

Reset Logic. U34B supplies a high state to U7B when the trigger plus delay specification is met. The other input to the AND function in U7B is H8TFP. When U7B switches low, it clears U34B and initiates a high reset pulse from U6C to clear U7A and U7B. This resets RS latch U6A and U6B and trigger flip-flop U19A.

24-bit Mode. In 24-bit synchronous operation, the 1615A captures synchronous data words up to 24 bits wide. To do this, the 1615A triggers in the 16-bit triggers 8-bit mode. H16TRG8 is high on pins 1 and 13 of U47. When both the 8-bit and 16-bit trigger memories meet their specified trigger words, assembly A2 supplies H16TFP. H16TDLY is ANDed with the first two signals at the end of the selected delay period. This generates L8TRC from U47. Since L8TRC is coincident with L16TRC in this mode, both machines acquire data at the same point.

Service



8.64

lepending atch U6A will generthe Q outn 5. If no te L8TRC

ol generaof from U8. ount from state one selected in inputs of generate

to pin 3 of ng HRST ng circuit ill remain e internal enable in

3 when the er input to Then U7B high reset resets RS 9A.

the 1615A is wide. To gers 8-bit J47. When meet their is H16TFP. Is at the end TRC from RC in this me point.




Figure 8-36. Block Diagram, 8-bit Data-acquisition Section for Schematic 6B

## SIGNATURE ANALYSIS FOR SCHEMATIC 6B.

The signatures on this schematic are obtained by using DSA Setups A and D. The red letters on the schematic

signify the DSA setup to use when observing the signature on the adjacent IC pin. Setups and signatures are listed below. For further information, refer to TROUBLE-SHOOTING WITH SIGNATURE ANALYSIS at the beginning of this Section.

### DSA SETUP A.

- 1. Remove assembly A3 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A3, and install A3 on the extender.
- 3. Remove microprocessor board A5 from the 1615A mainframe and proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Find DSA jumper beside microprocessor. Remove DSA jumper from NM (normal) terminals and reinstall it in the SA terminals.
- c. Connect signature analyzer start line to A5U1 pin 15.
- d. Connect signature analyzer stop line to A5U1 pin 10.
- e. Connect signature analyzer clock line to A5TP8 (use pin 17 of A5U11 if A5 is part number 01615-66505). This is the DBIN line from the microprocessor.
  - 4. Reinstall A5 in the 1615A mainframe.
  - 5. Set up signature analyzer as follows:

START	L
STOP	
CLOCK	

# Signatures for DSA Setup A (Schematic 6B)

Pin	Signature
VH A3U1-16	C690
A3U17-2	7C7A
A3U22-2	7C7A
A3U35-1	08F5
A3U35-13	C43H
A3U46-5	C6P3

### DSA SETUP D.

- 1. Remove assembly A3 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A3 and install A3 on the extender.
- 3. Remove microprocessor board A5 from the 1615A mainframe and proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Connect signature analyzer start line to A5TP9 (use pin 36 of A5U11 if A5 part number is 01615-66505). This is address bit A15.
- c. Connect signature analyzer stop line to same point as start line, step b above.
- d. Connect signature analyzer clock line to pin 18 of A5U11. This is the microprocessor  $\overline{WR}$  line.
  - 4. Reinstall A5 in 1615A mainframe.

#### NOTE


DSA jumper on A5 remains in NM (normal) position in this test setup.

5. Set up signature analyzer as follows:

START	」
STOP	. 」
CLOCK	Г

Signatures for DSA Setup D (Schematic 6B)

Pin	Signature
VH A3U1-16	0001
A3U35-4	755P
A3U35-5	CCCA
A3U35-6	CPC5






Figure 8-37. Timing Trigger (P/O A3) Schematic 8-67

### **SERVICE SHEET 7A**

#### PRINCIPLES OF OPERATION

Internal Clock Generation. Y1 and associated circuitry comprise a 20-MHz oscillator which originates all internal clocks in the 1615A. U18 and U19A comprise a divide by 2, 5, and 10 network which obtains the frequencies for development of all internal clocks. Prior to each trace, the microprocessor supplies U3 with an 8-bit binary word on HDB0. These eight bits select a specific trigger mode and internal trigger frequency according to the operators menu selections. When pin 13 of U3 is high, U19A divides the 20-MHz oscillator output by 2, supplying the clock through U17D and U37D. This signal also parallel enables U18 after every pulse to reset the counter.

When pin 12 of U3 is high (and pin 13 low), U19A divides the 20-MHz signal by 5, parallel enabling U18 after every fifth clock.

Divide-by-10 is obtained by placing lows on pins 12 and 13 of U3. This disables U19A. The terminal count from U18 is the clock signal.

Asynchronous ripple counters U5, U6, and U7 are six divide-by-10 stages. Multiplexer U4 selects one of the clock frequencies from the ripple counters according to a three-bit code from U3. This is the asynchronous internal clock supplied through U28D and U41D.

External Clock. The PECLK and NECLK (Positive and Negative External Clocks) from the clock pod enter A2 as a differential signal. They are buffered and/or inverted through U41B and supplied to U40A and U40B. U2A controls U39A and U39B which select either the positive or negative edge of the external clock for strobe generation.

Microprocessor Clock. Prior to the start of a trace, the microprocessor generates a series of clocks to load the trigger memories in the 16-bit and 8-bit data-acquisition circuits. During this time, the microprocessor cuts off the internal and external clocks by setting HLDTG (High Load Triggers) high and H8ECLK (High 8-bit External Clocks) low from pins 3 and 4 of U3. The high HLDTG through U37C disables U4. HLDTG also forces pin 14 of U2C high to disable U40B. The low H8ECLK is inverted by U2B to disable U40A.

The microprocessor clocks are decoded by U51A through U51C. U43C and U43D supply the trigger-load clocks to the trigger memories in the 16-bit and 8-bit data-acquisition circuits. R58, R59, C27, and C28 protect against static discharge and provide proper signal levels for the TTL-to-ECL translators. U42A and U39C are enabled by inverting HLDTG through U2C. These gates supply the clocks that increment the counters in the data-acquisition circuitry to address the trigger memo-

ries. When the trigger memories have been fully loaded, HLDTG is set low. This stops the microprocessor clocks and enables the internal and external clock circuitry (U4, U40A, and U40B) for data acquisition.

Prerun Reset Period. After the microprocessor loads the trigger memories to the requirements of the menu, HRST (High Reset) switches high for 900 ns. During the HRST period, all glitch capture circuitry is initialized, and U2C places a 900-ns high on the D inputs of U15A and U15B to prevent generation of strobe pulses. When HRST switches low again, the D inputs of U15A and U15B are enabled and the 16-bit and 8-bit strobes begin.

**Strobe Generation.** The wire-ORed clock for the 8-bit machine (from U40A or U41D) clocks in the low D input of U15A. This resets the Q output, starting a negative-going charge on C7. The rate at which C7 charges toward -5.2 V is controlled by R10 and R6.

When the voltage on C7 is sufficiently negative, U1C provides a positive step output. This clocks U14B and sets U15A, returning the Q output high. This positive step is also gated through U39D and U42D to initialize the glitch-detection circuitry on assembly A4. R10 is adjusted to delay generation of the positive step from U1C by exactly 21 ns after receipt of the clock on U15A. This 21-ns delay is sufficient to allow all circuitry within the 1615A to be ready for the arrival of the 8-bit strobe.


U14B and U1A, along with R11, R7, and C8 form the same type of circuit just described. R54 is added to aid recovery time. The 8-bit strobe is taken from the  $\overline{Q}$  output of U14B. R11 is adjusted for a  $\overline{Q}$  pulse period ending 49.5 ns after arrival of the 8-bit clock at U15A. This is the 8-bit clock strobe applied to clock gates U44 and U45, and delay gate U46.

When HRST is low (after the prerun reset period), the D input of U15B is low. U15B is clocked by P16SCLK(ECL). This resets U15B, driving the Q output low (inactive). Now pin 13 of U1D receives a negative-going charge from R12, R9, and C9. Pin 12 of U1D receives one-half of VBB(ECL). R12 is adjusted to obtain a 21-ns delay before this negative-going level crosses the threshold in U1D. Then U1D switches high, clocking U14A and setting U15B to initial conditions so that it will respond to the next P16SCLK(ECL).

U14A receives a low on the D input (except during the trigger load period before each run). U14A provides a high Q output each time it receives a positive edge from U1D. This high activates U27B which starts the 16-bit strobe. The feedback loop from U1B to U14A is delayed by R8, R13, and C10. R13 is adjusted for a 49.5-ns strobe period. Then U14A is set and its Q output returns low.


Test points TP2 and TP4 are used for measuring pulse delay and pulse period when making strobe adjustments.


Clock Gate Control. When HRST (High Reset) switches low, it clocks run/halt flip-flop U48A. With pin 5 of U48A switched high and pin 6 low, the output gates are enabled to supply clocks to the memories, memory address and index counters, and the trigger and delay circuits for 8-bit and 16-bit data acquisition. At the end of a trace for data acquisition, U37C clears U48A. This stops the data acquisition clocks and enables gates in U30 and U45 so that the microprocessor can supply clocks to read the memories when presenting a display.



Run Status Gates

Memory Write Clocks. See simplified diagram. U44 supplies memory-write clocks to the 8-bit memory. It operates only during a trace which includes 8-bit data acquisition. The end-trace AND function is enabled during end-display modes. It supplies clocks from the moment that the trace begins (HRUN switches high) and stops when the specified trigger plus delay is recognized (L8TRC switches low). The other AND function is enabled during start-display modes. It supplies clocks from the beginning of the run (HRUN switches high) and continues until the 8-bit memory is filled with valid data (8RUNSTAT switches low). U29 performs the same function for the 16-bit data acquisition.





Memory Write Clock Generator

### Service

**Memory Address and** clocks to increment (MAC) and memory gates are used for e display, memory re and memory read for ing a trace for data start-trace AND fur two functions recei that were supplied write clock generat gates to hold off da requirements are m a data-acquisition r is cleared, disabling functions.

	L8TRC
	HRUN
	HBOLY
	8-BIT STROBE
	HDB7
	HABI & HWI5
_	8-BIT STROBE
_	HBQLY
	8RUN STATUS
	LRUN
	NMDCLK
_	



MIC and

To read the 8-bit m gram, the microp NMDCLK clocks to clocks increment t circuitry
all intermprise a
efrequenor to each
an 8-bit
a specific
according
3 of U3 is
put by 2,
This sig-

Adivides J18 after

e to reset

ns 12 and ount from

77 are six ne of the rding to a ous inter-

entive and enter A2 d and/or and U40B. Either the for strobe

trace, the load the equisition r cuts off HLDTG ligh 8-bit The high lso forces BECLK is

by U51A gger-load and 8-bit 28 protect ignal lev-U39C are lese gates ars in the er memories. When the trigger memories have been fully loaded, HLDTG is set low. This stops the microprocessor clocks and enables the internal and external clock circuitry (U4, U40A, and U40B) for data acquisition.

Prerun Reset Period. After the microprocessor loads the trigger memories to the requirements of the menu, HRST (High Reset) switches high for 900 ns. During the HRST period, all glitch capture circuitry is initialized, and U2C places a 900-ns high on the D inputs of U15A and U15B to prevent generation of strobe pulses. When HRST switches low again, the D inputs of U15A and U15B are enabled and the 16-bit and 8-bit strobes begin.

Strobe Generation. The wire-ORed clock for the 8-bit machine (from U40A or U41D) clocks in the low D input of U15A. This resets the Q output, starting a negative-going charge on C7. The rate at which C7 charges toward -5.2 V is controlled by R10 and R6.

When the voltage on C7 is sufficiently negative, U1C provides a positive step output. This clocks U14B and sets U15A, returning the Q output high. This positive step is also gated through U39D and U42D to initialize the glitch-detection circuitry on assembly A4. R10 is adjusted to delay generation of the positive step from U1C by exactly 21 ns after receipt of the clock on U15A. This 21-ns delay is sufficient to allow all circuitry within the 1615A to be ready for the arrival of the 8-bit strobe.


U14B and U1A, along with R11, R7, and C8 form the same type of circuit just described. R54 is added to aid recovery time. The 8-bit strobe is taken from the  $\overline{Q}$  output of U14B. R11 is adjusted for a  $\overline{Q}$  pulse period ending 49.5 ns after arrival of the 8-bit clock at U15A. This is the 8-bit clock strobe applied to clock gates U44 and U45, and delay gate U46.

When HRST is low (after the prerun reset period), the D input of U15B is low. U15B is clocked by P16SCLK(ECL). This resets U15B, driving the Q output low (inactive). Now pin 13 of U1D receives a negative-going charge from R12, R9, and C9. Pin 12 of U1D receives one-half of VBB(ECL). R12 is adjusted to obtain a 21-ns delay before this negative-going level crosses the threshold in U1D. Then U1D switches high, clocking U14A and setting U15B to initial conditions so that it will respond to the next P16SCLK(ECL).

U14A receives a low on the D input (except during the trigger load period before each run). U14A provides a high Q output each time it receives a positive edge from U1D. This high activates U27B which starts the 16-bit strobe. The feedback loop from U1B to U14A is delayed by R8, R13, and C10. R13 is adjusted for a 49.5-ns strobe period. Then U14A is set and its Q output returns low.


Test points TP2 and TP4 are used for measuring pulse delay and pulse period when making strobe adjustments.


Clock Gate Control. When HRST (High Reset) switches low, it clocks run/halt flip-flop U48A. With pin 5 of U48A switched high and pin 6 low, the output gates are enabled to supply clocks to the memories, memory address and index counters, and the trigger and delay circuits for 8-bit and 16-bit data acquisition. At the end of a trace for data acquisition, U37C clears U48A. This stops the data acquisition clocks and enables gates in U30 and U45 so that the microprocessor can supply clocks to read the memories when presenting a display.



Run Status Gates

Memory Write Clocks. See simplified diagram. U44 supplies memory-write clocks to the 8-bit memory. It operates only during a trace which includes 8-bit data acquisition. The end-trace AND function is enabled during end-display modes. It supplies clocks from the moment that the trace begins (HRUN switches high) and stops when the specified trigger plus delay is recognized (L8TRC switches low). The other AND function is enabled during start-display modes. It supplies clocks from the beginning of the run (HRUN switches high) and continues until the 8-bit memory is filled with valid data (8RUNSTAT switches low). U29 performs the same function for the 16-bit data acquisition.







Memory Write Clock Generator

Service Model 1615A

Memory Address and Index Counter Clocks. U45 supplies clocks to increment the 8-bit memory address counter (MAC) and memory index counter (MIC). Separate AND gates are used for each of four modes: start display, end display, memory read for alphanumeric presentation, and memory read for timing diagram presentation. During a trace for data acquisition, either the end-trace or start-trace AND function will generate the clocks. These two functions receive basically the same input signals that were supplied to their counterparts in the memorywrite clock generator. H8QLY is added to these AND gates to hold off data acquisition until clock qualifier requirements are met, if selected in the 8-bit menu. After a data-acquisition run is complete, the run/halt flip-flop is cleared, disabling the start-trace and end-trace AND functions.





MIC and MAC Clock Generator


To read the 8-bit memory for presenting a timing diagram, the microprocessor supplies a number of NMDCLK clocks to one AND function in U45. These clocks increment the 8-bit memory address counter.

Since no memory-write clocks occur at this time, data in the 8-bit memory is unaffected. The microprocessor uses a different AND function in U45 to supply clocks when presenting alphanumeric displays. HAB1 is ANDed with HW15 to enable this AND function, and the clocks are supplied via data bus line HDB7.

U30 provides the same functions for the 16-bit memory address and index counters. The gate used for timing diagram clocks in U45 is disabled in U30.

Trigger Plus Delay Clock Generators. U46 supplies clocks to the 8-bit trigger and delay circuitry. These clocks are used to latch in trigger recognition and to increment the 8-bit delay counters when trigger plus delay is selected. One AND function in U46 is enabled when counting internal clocks to obtain a time delay. Another AND function in U46 is used when counting delay by a number of external clocks. A third AND function is used to ensure that U46 is disabled except during data-acquisition runs.

The clocks used in the 16-bit circuitry to latch in trigger recognition and to increment the 16-bit delay counters are supplied by U31A and U31B.



Trigger Plus Delay Clocks




Figure 8-38.

Block Diagram, 16-bit Data-acquisition Section for Schematic 7A




Figure 8-39. Block Diagram, 8-bit Data-acquisition Section for Schematic 7A




Figure 8-40. Block Diagram, Control Section for Schematic 7A

IC'S on Schematic 7A

Ref Des	HP Part No.	Mfr Part No.
U1	1820-0809	MC10115P
U2	1820-1173	MC10124L
U3	1820-1433	SN74LS164N
U4	1820-1217	SN74LS151N
U5,6,7	1820-1991	SN74LS390N
U14,15	1820-1225	MC10231P
U17	1820-0683	SN74S04N
U18	1820-1992	AM25LS160PC
U19	1820-1158	SN74S51N
P/O U25	1820-1730	SN74LS273N
U27	1820-2010	1820-2010
U28,43	1820-1173	MC10124L
U29,30,44-46	1820-0691	SN74S64N
U31	1820-0681	SN74S00N
U37	1820-1449	SN74S32N
U39	1820-1831	MC10103L
U40	1820-1946	MC10117L
U41	1820-1320	MC10216L
U42	1820-0802	MC10102P
U47	1820-1322	SN74S02N
U48	1820-0629	SN74S112N
U51	1820-1201	SN74LS08N
U52	1820-1425	SN74LS132N

Parts on Schematic 7A

A2	<b>A</b> 1	<b>A</b> 4	A8	Chassis
C4-13,27,28,30	R57	R21	XA1 XA2	P/O J8 P/O W4
R1-23,25,30,31,	P/O P3,		11112	1,0 111
42,46-48,54,	P/O P4			
55,58,59,61,65				
69,70				
TP2,4,7				
U1-7,14,15,17-19,				
P/O U25,27-31,37,				
39-48,51,52				
54-57				
Y1				

# SIGNATURE ANALYSIS FOR SCHEMATIC 7A.

The signatures on this schematic are obtained by using DSA Setups A and D. The red letters on the schematic

signify the DSA setup to use when observing the signature on the adjacent IC pin. Setups and signatures are listed below. For further information, refer to TROUBLE-SHOOTING WITH SIGNATURE ANALYSIS at the beginning of this Section.

### DSA SETUP A.

- 1. Remove assembly A2 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A2, and install A2 on the extender.
- 3. Remove microprocessor board A5 from the 1615A mainframe and proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Find DSA jumper beside microprocessor. Remove DSA jumper from NM (normal) terminals and reinstall it in the SA terminals.
- c. Connect signature analyzer start line to A5U1 pin 15.
- d. Connect signature analyzer stop line to A5U1 pin 10.
- e. Connect signature analyzer clock line to A5TP8 (use pin 17 of A5U11 if A5 is part number 01615-66505). This is the DBIN line from the microprocessor.
- 4. Reinstall A5 in 1615A mainframe.
- 5. Set up signature analyzer as follows:

START	l
STOP	
CLOCK	l

# Signatures for DSA Setup A (Schematic 7A)

Pin	Signature
VH A2U3-14	C690
A2U3-2	FHPA
A2U30-10	FA2P
A2U45-10	427H
A2U51-5	FA2P
A2U51-10	427H

# DSA SETUP D.

- 1. Remove assembly A2 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A2 and install A2 on the extender.
- 3. Remove microprocessor board A5 from the 1615A mainframe and proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Connect signature analyzer start line to A5TP9 (use pin 36 of A5U11 if A5 part number is 01615-66505). This is address bit A15.
- c. Connect signature analyzer stop line to same point as start line, step b above.
- d. Connect signature analyzer clock line to pin 18 of A5U11. This is the microprocessor  $\overline{WR}$  line.
- 4. Reinstall A5 in 1615A mainframe.

# NOTE

DSA jumper on A5 remains in NM (normal) position in this test setup.

5. Set up signature analyzer as follows:

START	 」
STOP	 

Signatures for DSA Setup D (Schematic 7A)

Pin	Signature	
VH A2U3-14	0001	
A2U30-9	9118	
A2U51-1	755P	
A2U51-2	UPFF	
A2U51-3	U982	
A2U51-4	U982	
A2U51-9	U982	





Figure 8-41. Trigger and Clock Assembly A2, Parts Identification






Figure 8-42. Clocks (P/O A2) Schematic 8-73

### **SERVICE SHEET 7B**

### PRINCIPLES OF OPERATION

This portion of the circuitry generates the trigger that establishes trace point for a run of data acquisition in the state mode. When 16 bits of state information are to be captured, only the trigger memory on assembly A1 is monitored. When the 24-bit state mode is selected, the 16-bit trigger memory is ANDed with the 8-bit trigger memory on assembly A4. This ensures that all 24 bits in the trigger word will be true before generating L16/24STG(ECL) (Low 16/24-bit State Trigger, ECL).

When a specified state trigger is recognized, the trigger memories supply L16/24STG(ECL), activating U16A through U16D. When U16B activates, it places high states on the D input of U20A and the J input of U34A.

Trigger Occurrence Memory. The function of U34A is to remember that a trigger has been recognized at least one time during a trace. The high state from U16B is clocked into U34A, setting the Q output high. It remains high for the rest of the trace, performing many enable functions.

Trigger Delay Equal to 0. If the operator has chosen delay equal to 0, the microprocessor loads a high state on pin 4 of U22. This forces pin 8 of U21 low. When the selected trigger memories are valid, U50C switches low. This forces U47C high, releasing the clear input of U34B. The J input of U34B is always high, except when delaying by trigger occurrences. Therefore, the next qualified clock will issue H16TDLY (High 16-bit Time Delay) from U34B.

Pin 6 of U36 is always high, except in the 8-bit triggers 16-bit mode. When trigger recognition is clocked into U34A, the high Q output is applied to pin 5 of U36, completing the AND function, and generating L16TRC (Low 16-bit Trace Point).

Delay Register. Before beginning a data-acquisition run, the microprocessor loads the delay register with the trigger and delay selections made in the 16-bit or 24-bit state menu. U23, U24, and pins 10 through 13 of U22 contain a 24-bit number which represents terminal count minus delay in the delay counter. This is loaded into the delay counter during LRST, a 900-ns reset period from the microprocessor. LRST switches U31C output high, switching U19B low, clearing U20A and U34A.

The low state from U34A is applied to the parallelenable inputs of U9 through U13, forcing them to load the delay state from the delay register during the rising edge of the first clock. After the trace begins and trigger recognition occurs, U34A switches its output high, releasing the parallel-enable inputs of the delay counter. Delay Control. A high Q output from U20A enables the delay counter to count the delay period. The Q output of U20A is always high due to a low on pin 4, except when delay by trigger occurrences is selected. In this mode, U20A only enables the delay counter during clock periods which include a recognized trigger.

Delay Gate U21 and Associated Circuitry. The delay gate activates trigger, reset, and enable circuitry when it provides a low output. This low output is generated in one of three different ways, depending on the mode of trigger delay: during the entire run when delay = 0 is selected; after recognition of a related number of internal clocks when delay by time is selected; and after recognition of a number of trigger occurrences when delay by occurrences is selected. The logic for each of the three delay conditions is explained in the following paragraphs.

When delay equal to 0 is selected, pin 4 of U22 is high. This enables one AND function of U21, forcing its output low for the entire run.

When delay not equal to 0 is selected, several outputs from the delay counter are applied to U21. U13 contains the four most significant bits in the delay counter. When these four bits are 1111 (terminal count), U13 supplies enable voltages to the two AND functions dedicated to time and occurrence delays.


U8B also supplies enable voltages to the same two AND functions. U8B delivers a high output on counts 14 and 15 in U9 (the least significant bit counter).

If trigger-occurrence delay is selected, then the top AND function in U21 is used. In this mode, the final enable is supplied by U8A. It decodes all odd numbered states from U9 and forces U21 low when U9 reaches count 15 and the output of U20A is high (next trigger recognition).

Delay Gate and Trace Point Circuitry. In delay by trigger occurrences, the output of U21 switches low at the end of the delay period established in the menu. In delay by clocks, the output of U21 switches low one clock before the end of the delay period established in the menu. In delay equal to 0, U21 output is low from the start of the trace due to a high state on pin 4 of U22.

The low output from U21 performs the following three functions: (1) it releases U47D (this removes the clear from U20B, enabling the reset function); (2) it releases U47C (this allows generation of a trigger through U34B as long as 8-bit and 16-bit valid memory conditions are correct); and (3) it forces U49A and U49B high (this provides H16STE and H8STE to enable the 8-bit and 16-bit memory counters for data acquisition.

Service



nables the a cutput of cept when this mode, ring clock

delay gate y when it nerated in the mode of telay = 0 is the refiniterand after the mode of the following

22 is high. ng its out-


al outputs 3 contains nter. When 3 supplies edicated to

e two AND nts 14 and

e top AND d enable is ered states es count 15 er recogni-

by trigger the end of delay by ock before e menu. In start of the

wing three is the clear it releases ugh U34B ditions are high (this bit and 16-



U34B sets when the trigger plus delay specification is met. This high output is supplied to A3 where it triggers the 8-bit machine in the 16-bit triggers 8-bit mode. It also enables one AND function in U36. When U20B sets, its Q output initiates the reset cycle through U33B.

**Trigger Gate.** U36 generates L16TRC (Low 16-bit Trace Point). This enables the 16-bit memory index counter to limit the contents of the state memory during START display modes. In END display modes, L16TRC stops the run. It also activates the 16-bit ARMS 8-bit AOI on A3. U36 generates L16TRC in the following three conditions:

- 1. When 16-bit trigger plus 16-bit delay specification is met in the state circuitry.
- 2. During 8 ARMS 16, after arming of the 8-bit is complete and the 16-bit trigger arrives.
- 3. When in 8 TRIG 16 mode and all 8-bit trigger requirements are met.

The low L16TRC is inverted through U31D and applied to pin 9 of U36. Pin 10 of U36 is high, except during microprocessor reset, so U36 maintains L16TRC until after the trace is complete. Pin 9 of U32C is set low at the beginning of a trace by the run/halt flip-flop. When U36 generates L16TRC, the high transition from U31D switches U32C low, providing the transition to the 16/24-bit TRACE OUT connector on the rear panel.

Reset Period and Oscilloscope Trigger Generation. U20B initiates the reset period. Its Q output switches high at the same instant that U34B generates H16TDLY. The high from U20B is applied to pin 10 of U33B. Pin 9 of U33B is high after trigger recognition in U34A so U33B switches low. Part of this low state initiates the oscilloscope trigger in U32A. Pin 3 of U32A is always low except when the microprocessor is loading the trigger memories. The low transition from U33B forces U32A to generate a positive-going trigger to the 16/24 BIT TRIG OUT connector on the rear panel. This is used for synchronizing an oscilloscope to observe electrical occurrences coincident with the 1615A trace point. U32A generates a new trigger every time the 1615A recognizes its trigger plus delay, even though U36 only initiates data acquisition the first time that the trace point is recognized.

The low reset transition from U33B is also coupled through C14 to switch U31C high. The high output from U31C forces U19B to clear U20A and U34A, parallel-enabling the delay counter to terminal count minus delay. U31C also clears U20B through U47D, preparing the circuitry to generate the next oscilloscope trigger when the next trace point occurs.

Valid Memory Recognition. Trigger plus delay flip-flop U34B is normally held in the cleared state either by a high from U21 (before the end of the selected delay), or

by a high from U50C (when it detects that either the 16bit or 8-bit data memories are not valid).

In all trigger modes except 16-bit arms/trigger 8-bit, U49C holds U48B in the preset state. This allows H16VME to control the holdoff of U34B through U50C and U47C. In START display modes, H16VME is high from the beginning of the run so U34B is released to the control of delay gate U21.

In END display modes, U34B is held in the cleared state by U50C until after a full 256 bytes of valid data has been captured in the 16-bit memory. To do this, H16 VME remains low until the 16-bit memory has advanced a full 256 counts. Then H16VME switches high, releasing U34B to the control of U21.

During 16-bit arms or triggers 8-bit modes, L16AT8 forces U49C high. This removes the preset state from U48B, preventing recognition of H16VME in U50C. H8VME will switch high only when the 8-bit memory is valid. This will be clocked into U48B. Then U50C will be able to recognize H16VME. This ensures that the 8-bit asynchronous memory and the 16-bit synchronous memory will both be valid before recognition of trace point. The 1615A can not display partial timing diagrams; without this additional holdoff, the 1615A would show a full timing diagram with no distinction between that portion of the diagram which contains valid data and that portion which would not contain valid data.

8 Arms 16 Logic. This circuit holds off 16-bit trigger recognition until after the 8-bit trace point has occurred. Prior to a run in this mode of triggering, the microprocessor sets pin 6 of U22 high. The LRST (Low Reset) period at the beginning of each run presets the Q output of U38A high. U19B ANDs these two high states and clears U20A and U34A, preventing trigger recognition and delay counting.

U33A is activated by the high state from pin 6 of U22 and the positive edge of the strobe generator pulse. It provides clock pulses to U38A. When the trace point is recognized in the 8-bit instrument, L8TRC switches low. This low is clocked into U38A, forcing the output of U19B high. This releases U20A and U34A to recognize the 16-bit trigger and start the delay counter. The  $\overline{Q}$  of U38A enables the AND portion of U36 which responds to 8-bit triggers 16-bit mode with internal clock.

8 Triggers 16 Logic. This circuit allows the 8-bit trace point signal (L8TRC) to initiate the 16-bit trace point from U36 (L16TRC). Prior to a run in this mode of triggering, the microprocessor sets pin 3 of U22 high. U19B holds off trigger recognition and delay counting just as in 8 ARMS 16 mode.

U33A is activated by the high state from pin 3 of U22 and the negative edge of the strobe generator pulse. It supplies clocks to U38A. When L8TRC switches low (8-bit trace point occurs), U38A changes states. U36 ANDs

the high Q from U38A with the high state from pin 3 of U22 and generates L16TRC.

The bottom AND gate in U36 is enabled when the 8-bit triggers 16-bit mode is selected during use of an external clock. It ANDs the high 8 triggers 16 from pin 3 of U22 with the 8-bit trigger recognition and time delay from assembly A3.

Delay by Trigger Occurrences. In this mode, the microprocessor sets pin 5 of U22 high prior to run start. This removes the preset from U20A. The Q output of U20A is only clocked high after each trigger recognition, and clocked low again during periods of nontrigger recognition. This allows the delay generator to count only those clocks that occur immediately after each trigger recognition.

Pin 11 of U17E also receives the high from pin 5 of U22. This forces pin 10 low, cutting off VR1. Now U16D places a high state on the inputs of U34B and U20B only during those clock periods which include a recognized trigger. This prevents generation of L16TRC during other clock periods.

24-bit Trace Events with Delay = 0 Logic. The microprocessor sets pin 4 of U22 high before starting a run in this mode. This enables U16A and U16C by connecting them to  $V_{BB}$  through U35C. In this condition, U16A and U16C provide high outputs only when a trigger is recognized. Their high states are connected through hotcarrier diodes to the count-enable-parallel inputs for the memory index and memory address counters in the 8-bit and 16-bit instruments.

In trace trigger events with delay not equal to 0, pin 4 of U22 is low. This sets U35C to provide a steady high output, forcing the outputs of U16A and U16C high, regardless of trigger recognition. In this mode, H16STE and H8STE are supplied through U49A and U49B, as controlled by delay gate U21. This circuit holds off counting in the memory address and index counters until the end of the delay period.

In all other modes of operation, U49A and U49B provide steady high states to continuously enable the counters.

### SIGNATURE ANALYSIS FOR SCHEMATIC 7B.

The signatures on this schematic are obtained by using DSA Setup A. The red letters on the schematic signify the DSA setup to use when observing the signature on the adjacent IC pin. The setup and signatures are listed below. For further information, refer to TROUBLE-SHOOTING WITH SIGNATURE ANALYSIS at the beginning of this Section.

### DSA SETUP A.


- 1. Remove assembly A2 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A2, and install A2 on the extender.
- 3. Remove microprocessor board A5 from the 1615A mainframe and proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Find DSA jumper beside microprocessor. Remove DSA jumper from NM (normal) terminals and reinstall it in the SA terminals.

- c. Connect signature analyzer start line to A5U1 pin 15.
- d. Connect signature analyzer stop line to A5U1 pin 10.
- e. Connect signature analyzer clock line to A5TP8 (use pin 17 of A5U11 if A5 is part number 01615-66505). This is the DBIN line from the microprocessor.
  - 4. Reinstall A5 in 1615A mainframe.
  - 5. Set up signature analyzer as follows:

START	l
STOP	Ţ
CLOCK	l

Signatures for DSA Setup A (Schematic 7B)

Pin	Signature
VH A2U3-14	C690
A2U22-2	FHPA






Figure 8-44.
Trigger and Delay (P/O A2) Schematic

## **SERVICE SHEET 7C**


# **PRINCIPLES OF OPERATION**

U53 is enabled when the microprocessor reads the status of circuits within the 1615A. U25A is used by the microprocessor to latch the trigger and clock specifications for each data-acquisition run.

External Trigger. The external trigger signal from the clock probe is connected through assembly A1 to U41A on assembly A2. U41A supplies the trigger waveform and its complement. The state on pin 19 of U25 determines which slope of the waveform will trigger the 1615A. When pin 19 of U25 is high, U42A is enabled through U43B; this selects the positive edge trigger. When PETRG (ECL) switches high (negative edge

switches low), U42B clocks U26A. This sets the  $\overline{\mathbb{Q}}$  of U26A high. With arrival of the next P8SCLK(ECL) (positive-edge 8-bit sampling clock, ECL), U26B will provide the 8-bit asynchronous trigger condition. At this point, the Q output of U26B sets U26A, returning it to the pretrigger condition. U28A prevents operation of U26B, except when the external trigger is selected.

Slow-clock Detector. When U38B is clocked, its output switches high. When the microprocessor reads status through U53, the high HDB4 is interpreted as a normal condition. After reading the high, the microprocessor clears U38B through HDB5 on U52C. A predetermined time elapses before the microprocessor again reads the output of U38B. If a clock has occurred during that period, HDB4 will again be high. If no clock has occurred, HDB4 will be low and the microprocessor will place the SLOW CLOCK notation on the 1615A CRT.



8.78

s the  $\overline{\mathbb{Q}}$  of CLK(ECL)
U26B will dition. At eturning it peration of elected.

its output ads status a normal oprocessor etermined a reads the uring that clock has cessor will 15A CRT.




Figure 8-45. Block Diagram, 8-bit Data-acquisition Section for Schematic 7C

# SIGNATURE ANALYSIS FOR SCHEMATIC 7C.

The signatures on this schematic are obtained by using DSA Setups A, C, and D. The red letters on the schematic signify the DSA setup to use when observing the signature on the adjacent IC pin. Setups and signatures are listed below. For further information, refer to TROUBLE-SHOOTING WITH SIGNATURE ANALYSIS at the beginning of this Section.

#### DSA SETUP A.

- 1. Remove assembly A2 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A2, and install A2 on the extender.
- 3. Remove microprocessor board A5 from the 1615A mainframe and proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Find DSA jumper beside microprocessor. Remove DSA jumper from NM (normal) terminals and reinstall it in the SA terminals.
- c. Connect signature analyzer start line to A5U1 pin 15.

- d. Connect signature analyzer stop line to A5U1 pin 10.
- e. Connect signature analyzer clock line to A5TP8 (use pin 17 of A5U11 if A5 is part number 01615-66505). This is the DBIN line from the microprocessor.
  - 4. Reinstall A5 in 1615A mainframe.
  - 5. Set up signature analyzer as follows:

START		 												 	 			-	L
STOP		 											 	 				١	Ī
CLOCK																		٦	

Signatures for DSA Setup A (Schematic 7C)

Pin	Signature	Pin	Signature
VH A2U3-14 A2U25-3 A2U25-4 A2U25-7 A2U25-8 A2U25-13 A2U25-14 A2U25-17 A2U25-18 A2U50-2 A2U52-5	C690 FHPA 57CA 08F5 AHA3 C43H C6P3 FA2P 427H C43H	A2U52-9 A2U52-13 A2U53-3 A2U53-5 A2U53-7 A2U53-9 A2U53-12 A2U53-14 A2U53-16 A2U53-18	C6P3 AHA3 427H FA2P C6P3 C43H AHA3 08F5 57CA FHPA

### DSA SETUP C.

- 1. Remove assembly A2 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A2, and install A2 on the extender.
- 3. Remove microprocessor board A5 from the 1615A mainframe and proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Find DSA jumper beside microprocessor. Remove DSA jumper from NM (normal) terminals and reinstall it in the SA terminals.
- c. Connect signature analyzer start line to A5TP9 (use pin 36 of A5U11 if A5 part number is 01615-66505). This is address bit A15.
- d. Connect signature analyzer stop line to same point as start line, step c above.
- e. Connect signature analyzer clock line to A5TP8 (use pin 17 of A5U11 if A5 part number is 01615-66505). This is the DBIN line from the microprocessor.
  - 4. Reinstall A5 in 1615A mainframe.
  - 5. Set up signature analyzer as follows:

START	J
STOP	_[
CIOCK	٦

# Signatures for DSA Setup C (Schematic 7C)

Pin	Signature	Pin	Signature
VH A2U3-14 A2U35-1 A2U35-2 A2U35-3 A2U35-4	0001 UPFH 3827 4978 4978	A2U35-5 A2U35-6 A2U53-1 A2U53-19	4978 4979 4978 4979

#### DSA SETUP D.

- 1. Remove assembly A2 and the extender board from the 1615A mainframe.
- Install the extender board in the connector for A2, and install A2 on the extender.
- 3. Remove microprocessor board A5 from the 1615A mainframe and proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Connect signature analyzer start line to A5TP9 (use pin 36 of A5U11 if A5 part number is 01615-66505). This is address bit A15.
- c. Connect signature analyzer stop line to same point as start line, step b above.
- d. Connect signature analyzer clock line to pin 18 of A5U11. This is the microprocessor  $\overline{WR}$  line.
  - 4. Reinstall A5 in 1615A mainframe.

### NOTE

DSA jumper on A5 remains in NM (normal) position in this test setup.

5. Set up signature analyzer as follows:

START	١
STOP	Ĺ
CLOCK	ſ

Signatures for DSA Setup D (Schematic 7C)

Pin	Signature	Pin	Signature
VH A2U3-14	0001	A2U52-2	7F7H
A2U50-1	9118	A2U52-3	0P51
A2U51-11	9118	A2U52-4	9118
A2U51-12	5554	A2U52-10	9118
A2U51-13	755P	A2U52-12	9118
A2U52-1	755P		




Figure 8-46.
Trigger and Clock, Microprocessor Interface (P/O A2) Schematic

# **SERVICE SHEET 8A**

### PRINCIPLES OF OPERATION

Timing Generation. The 20-MHz system clock is applied to a divide-by-three network consisting of U14A and U14B. This network generates asymetrical clocks called PDCLK and NDCLK (Positive and Negative Display Clocks). PDCLK is high for 50 ns and low for 100 ns. NDCLK is the inverse of PDCLK.

U15 is wired as a 6-bit shift register, clocked by PDCLK. U16 ANDs the outputs of the first five states of U15 and provides a low to the first stage of the shift register when all of the ANDed outputs are high. Therefore only one bit in the six-bit register is low at any one time. This network divides the clock rate of PDCLK by six.

U26B and RS latches U17A through U17D provide the system timing signals required by the microprocessor and the display processor. U13F and U13C provide the 2-phase nonoverlapping clock for the microprocessor  $(\Phi 1$  and  $\Phi 2)$ .


Microprocessor. The 8080A Microprocessor U11 is an N-channel MOS device with a 16-line address bus and an 8-line data bus. It monitors all keyboard switches available to the operator and configures the 1615A circuits according to the selected operating modes and

measurements. It also controls all data acquisition and data manipulation in the 1615A. In addition, it provides diagnostic routines for self-test and it generates error and status messages.

Data Bus. The data bus is the only bidirectional bus in the 1615A. During microprocessor read operations, DBIN (U11, pin 17) enables the incoming set of buffers in U12 and U24. This routes all information on the data bus to the microprocessor. During microprocessor write operations, DBIN enables the outgoing set of buffers in U12 and U24. This transfers the data from the microprocessor to the data bus. U25A keeps the buffers in the write mode except when the microprocessor orders a read.

Address Bus. Buffers U10 and U23 increase the drive capability of the microprocessor. The microprocessor address bus selects locations in ROM and RAM, and controls most hardware in the instrument. The first 16K addresses are used for ROM and RAM. The top 1K addresses of this 16K are used for RAM. Addresses above 16K are dedicated to I/O to control the operation of the 1615A.

Microprocessor Read/Write Logic. Information from ROM is available on the data bus when the first 12K of address space is accessed (HAB13 and HAB15 low),



Service Model 1615A

HREAD is high, and pins 7 and 9 of U1 are high. U2 enables U25C and HREAD drives U26C low. U9 buffers the selected ROM output. LRAMA (Low RAM Address) enables reading and writing in RAM. HAB14 and HAB15 are used as a linear select to the I/O locations. That is HAB14 is ANDed with HREAD, and HAB15 is ANDed with HWR. Therefore all I/O read instructions use HR14, and all I/O write instructions use HW15, with lower addresses selecting particular locations for each read or write.

Microprocessor Power-up Circuit. C2, R1 through R3, and U26A form the power-up circuit that resets the microprocessor to its start-up routine at instrument turn-on. The voltage across R3 holds the RESET input of the microprocessor high for a time interval determined by RC network C2, R1, and R4. The microprocessor program counter is cleared during this time. When C2 charges sufficiently, U26 sets the microprocessor RESET input low. This releases the microprocessor to start at location 0 in memory.




Figure 8-47. Block Diagram, Control Section for Schematic 8A.

### SIGNATURE ANALYSIS FOR SCHEMATIC 8A.

The signatures on this schematic are obtained by using DSA Setups A through D. The red letters on the schematic signify the DSA setup to use when observing the signature on the adjacent IC pin. Setups and signatures are listed below. For further information, refer to TROUBLESHOOTING WITH SIGNATURE ANALYSIS at the beginning of this Section.

### **DSA SETUP A.**

- 1. Remove assembly A5 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A5 and install A5 on the extender. Proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Find DSA jumper beside microprocessor. Remove DSA jumper from NM (normal) terminals and reinstall it in the SA terminals.
- c. Connect signature analyzer start line to A5U1 pin 15.
- d. Connect signature analyzer stop line to A5U1 pin 10.
- e. Connect signature analyzer clock line to A5TP8 (use pin 17 of A5U11 if A5 part number is 01615-66505). This is the DBIN line from the microprocessor.
  - 3. Set up signature analyzer as follows:

START 1	_
STOP	-
CLOCK	

Signatures for DSA Setup A (Schematic 8A)

Pin	Signature
VH A5U1-16	C690
A5U2-5*	C690 (blinking)
A5U2-7*	C690 (blinking)
A5U2-9*	C690 (blinking)
A5U2-10*	0548
A5U2-14*	C690 (blinking)
A5U8-9	FHPA
A5U8-10	57CA
A5U8-11	08 <b>F</b> 5
A5U8-13	AHA3
A5U8-14	C43H
A5U8-15	C6P3
A5U8-16	FA2P
A5U8-17	427H
A5U9-1	0000 (blinking)
A5U9-2	FHPA
A5U9-3	427H
A5U9-4	57CA
A5U9-5	FA2P
A5U9-6	08F5
A5U9-7	C6P3
A5U9-8	AHA3
A5U9-9	C43H
A5U9-11	C43H
A5U9-12	AHA3
A5U9-13	C6P3
A5U9-14	08F5
A5U9-15	FA2P
A5U9-16	57CA
A5U9-17	427H
A5U9-18	FHPA
A5U9-19	C690 (blinking)

<sup>\*</sup>Signatures not for A5 HP Part No. 01615-66505. If checking A5 HP Part No. 01615-66505, A5U2 will have same signatures as A5U8.

# DSA SETUP B (B0 THROUGH B6).

- 1. Remove assembly A5 and the extender board from the 1615A mainframe. Install the extender board in the connector for A5 and install A5 on the extender board. Set up A5 as follows:
  - a. Remove A5U12 and A5U24.
- b. Find DSA jumper beside microprocessor. Remove DSA jumper from NM (normal) terminals and reinstall jumper in SA terminals.
- c. Connect signature analyzer clock line to A5TP8 (use pin 17 of A5U11 if A5 is part number 01615-66505). This is the DBIN line from the microprocessor.
  - 2. Set up signature analyzer as follows:

START	 	 l
STOP	 	 ſ
CLOCK	 	 ٦

- 3. Check part number of A5. If A5 is not 01615-66505, check signatures on A5U2 before checking signatures on any ROM. Proceed as follows:
- a. Connect signature analyzer start and stop lines to A5U8 pin 20 (chip select of ROM 0).
- b. Measure signatures on A5U2 according to table for DSA Setup A5U2.

DSA Setup A5 U2 (for A5 not HP Part No. 01615-66505)

Pin	Signature
A5U2-5	7A70 (blinking)
A5U2-7	7A70 (blinking)
A5U2-9	7A70 (blinking)
A5U2-10	8P54
A5U2-14	7A70 (blinking)

- 4. To perform signature analysis of ROM 0, proceed as follows:
- a. Connect signature analyzer start and stop lines to A5U8 pin 20 (chip select of ROM 0).
- b. Measure signatures of ROM 0 according to the table for DSA Setup B0.

Signatures for DSA Setup B0 (Schematic 8A)

Pin	Signature
VH A5U1-16	7 <b>A</b> 70
A5U8-9	9UAF
A5U8-10	UAH0
<b>A</b> 5U8-11	PF1P
A5U8-13	32F7
A5U8-14	HU39
A5U8-15	U0 <b>A</b> 6
A5U8-16	0AA $9$
A5U8-17	60H2
A5U9-1	0000 (blinking)
A5U9-2	9UAF
A5U9-3	60H2
A5U9-4	UAH0
A5U9-5	0 <b>AA</b> 9
A5U9-6	PF1P
A5U9-7	U0 <b>A</b> 6
A5U9-8	32 <b>F</b> 7
A5U9-9	HU39
A5U9-11	HU39
A5U9-12	32F7
A5U9-13	U0A6
A5U9-14	PF1P
A5U9-15	0 <b>AA</b> 9
A5U9-16	UAH0
A5U9-17	60H2
A5U9-18	9UAF
A5U9-19	7A70 (blinking)

- 5. To perform signature analysis of ROM 1, proceed as follows:
- a. Connect signature analyzer start and stop lines to A5U7 pin 20 (chip select of ROM 1).
- b. Measure signatures of ROM 1 according to the table for DSA Setup B1.

Signatures for DSA Setup B1 (Schematic 8A)

Pin	Signature	
VH A5U1-16	7A70	
A5U7-9	U6H4	
A5U7-10	$20\mathrm{CU}$	
A5U7-11	72U2	
A5U7-13	2563	
A5U7-14	HF06	
A5U7-15	AFPH	
A5U7-16	9753	
A5U7-17	F97P	
A5U9-1	0000 (blinking)	
A5U9-2	U6U4	
A5U9-3	F97P	
A5U9-4	20CU	
A5U9-5	9753	
A5U9-6	72U2	
A5U9-7	AFPH	
A5U9-8	2563	
A5U9-9	HF06	
A5U9-11	HF06	
A5U9-12	2563	
A5U9-13	AFPH	
A5U9-14	72U2	
A5U9-15	9753	
A5U9-16	20CU	
A5U9-17	F97P	
A5U9-18	U6H4	
A5U9-19	7A70 (blinking)	
i		

- 6. To perform signature analysis of ROM 2, proceed as follows:
- a. Connect signature analyzer start and stop lines to A5U6 pin 20 (chip select of ROM 2).
- b. Measure signatures of ROM 2 according to the table for DSA Setup B2.

Signatures for DSA Setup B2 (Schematic 8A)

Pin	Signature
VH A5U1-16	7A70
A5U6-9	29UF
A5U6-10	0758
A5U6-11	F434
A5U6-13	U59 <b>A</b>
A5U6-14	U55C
A5U6-15	774F
A5U6-16	CUC6
A5U6-17	FFUH
A5U9-1	0000 (blinking)
A5U9-2	29UF
A5U9-3	FFUH
A5U9-4	0758
A5U9-5	CUC6
A5U9-6	F434
A5U9-7	774F
A5U9-8	U59 <b>A</b>
A5U9-9	U55C
A5U9-11	U55C
A5U9-12	U59A
A5U9-13	774F
A5U9-14	F434
A5U9-15	CUC6
A5U9-16	0758
A5U9-17	FFUH
A5U9-18	29UF
A5U9-19	7A70 (blinking)

- 7. To perform signature analysis of ROM 3, proceed as follows:
- a. Connect signature analyzer start and stop lines to A5U5 pin 20 (chip select of ROM 3).
- b. Measure signatures of ROM 3 according to the table for DSA Setup B3.

Signatures for DSA Setup B3 (Schematic 8A)

Pin	Signature
VH A5U1-16	7A70
A5U5-9	81CC
A5U5-10	UH2P
A5U5-11	CU43
A5U5-13	59P8
A5U5-14	9912
A5U5-15	6U16
A5U5-16	A732
A5U5-17	HCP8
A5U9-1	0000 (blinking)
A5U9-2	81CC
A5U9-3	HCP8
A5U9-4	UH2P
A5U9-5	A732
A5U9-6	CU43
A5U9-7	6U16
A5U9-8	59P8
A5U9-9	9912
A5U9-11	9912
A5U9-12	59P8
A5U9-13	6U16
A5U9-14	CU43
A5U9-15	A732
A5U9-16	UH2P
A5U9-17	HCP8
A5U9-18	81CC
A5U9-19	7A70 (blinking)

- 8. To perform signature analysis of ROM 4, proceed as follows:
- a. Connect signature analyzer start and stop lines to A5U4 pin 20 (chip select of ROM 4).
- b. Measure signatures of ROM 4 according to the table for DSA Setup B4.

Signatures for DSA Setup B4 (Schematic 8A)

Pin	Signature
VH A5U1-16	7A70
A5U4-9	2135
A5U4-10	0572
A5U4-11	8FPP
A5U4-13	7HU0
A5U4-14	0HF4
<b>A</b> 5U4-15	8957
A5U4-16	A8F5
A5U4-17	4P43
A5U9-1	0000 (blinking)
A5U9-2	2135
A5U9-3	4P43
A5U9-4	0572
A5U9-5	A5F5
A5U9-6	85PP
A5U9-7	8957
A5U9-8	7HU0
A5U9-9	0HF4
A5U9-11	0HF4
A5U9-12	7HU0
A5U9-13	8957
A5U9-14	85PP
<b>A</b> 5U9-15	A5F5
A5U9-16	0572
A5U9-17	4P43
<b>A</b> 5U9-18	2135
A5U9-19	7A70 (blinking)

- 9. To perform signature analysis of ROM 5, proceed as follows:
- a. Connect signature analyzer start and stop lines to A5U3 pin 20 (chip select of ROM 5).
- b. Measure signatures of ROM 5 according to the table for DSA Setup B5.

Signatures for DSA Setup B5 (Schematic 8A)

Pin	Signature
VH A5U1-16	7 <b>A</b> 70
A5U3-9	UPUH
A5U3-10	C92C
A5U3-11	5087
A5U3-13	PC9P
A5U3-14	7PH2
A5U3-15	610A
A5U3-16	A740
A5U3-17	F4FH
A5U9-1	0000 (blinking)
A5U9-2	UPUH
A5U9-3	F4FH
A5U9-4	C92C
A5U9-5	<b>A</b> 740
A5U9-6	5087
A5U9-7	610 <b>A</b>
A5U9-8	PC9P
A5U9-9	7PH2
A5U9-11	7PH2
A5U9-12	PC9P
A5U9-13	610A
A5U9-14	5087
A5U9-15	A740
A5U9-16	C92C
A5U9-17	F4FH
A5U9-18	UPUH
A5U9-19	7A70 (blinking)

- 10. To perform signature analysis of ROM 6, proceed as follows:
- a. Connect signature analyzer start and stop lines to A5U2 pin 20 (chip select of ROM 6).
- b. Measure signatures of ROM 6 according to the table for DSA Setup B6.

Signatures for DSA Setup B6 (A5 Part No. 01615-66505 only)

Pin	Signature
VH A5U1-16	7A70
A5U2-9	0486
A5U2-10	4525
A5U2-11	F125
A5U2-13	6431
A5U2-14	1250
A5U2-15	$040\mathbf{F}$
A5U2-16	FA71
A5U2-17	FP53
A5U9-1	0000 (blinking)
A5U9-2	0486
A5U9-3	FP53
A5U9-4	4525
A5U9-5	FA71
A5U9-6	F125
A5U9-7	040F
A5U9-8	6431
A5U9-9	1250
A5U9-11	1250
A5U9-12	6431
A5U9-13	040F
A5U9-14	F125
A5U9-15	FA71
A5U9-16	4525
A5U9-17	FP53
A5U9-18	0486
A5U9-19	7A70 (blinking)

### DSA SETUP C.

- 1. Remove assembly A5 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A5 and install A5 on the extender. Proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Find DSA jumper beside microprocessor. Remove DSA jumper from NM (normal) terminals and reinstall jumper in the SA terminals.
- c. Connect signature analyzer start line to A5TP9 (use pin 36 of A5U11 if A5 is part number 01615-66505). This is the address bit A15.
- d. Connect signature analyzer stop line to same point as start line, step c above.
- e. Connect signature analyzer clock line to A5TP8 (use pin 17 of A5U11 if A5 is part number 01615-66505). This is the DBIN line from the microprocessor.
  - 2. Set up signature analyzer as follows:

START	 L
STOP	 ſ
CLOCK	

# Signatures for DSA Setup C (Schematic 8A)

		Signature if A	15 is Part No.:
	Pin	not 01615-66505	01615-66505
	VH A5U1-16	0001	0001
	A5U1-1	1293	1293
	A5U1-2	HAP7	HAP7
	A5U1-3	3C96	3C96
	A5U1-4	755P	755P
	A5U1-5	3827	3827
	A5U1-6	0001	0001
	A5U1-7	1920	1920
	A5U1-9	C34C	C34C
	A5U1-10	597C	597C
	A5U1-11	UA87	UA87
	A5U1-12	4154	4154
	A5U1-13	960F	960F
	A5U1-14	84 <b>AF</b>	84AF
	A5U1-15	3PCF	3PCF
	A5U2-5	C34C	
	A5U2-7	AA6A	
	A5U2-9	2AU9	- <b>-</b>
	A5U2-10	HPP0	——
	A5U2-14	1920	<del></del>
	A5U8-1	52F8	52F8
	A5U8-2	UPFH	UPFH
	A5U8-3	0AFA	0 <b>AFA</b>
	A5U8-4	5H21	5H21
1			

Signatures for DSA Setup C (Schematic 8A) (Cont'd)

	Signature if A	A5 is Part No.:							
Pin	not 01615-66505	01615-66505							
A5U8-5	7F7F	7F7F							
A5U8-6	CCCC	CCCC							
A5U8-7	5555	5555							
A5U8-8	UUUU	UUUU							
A5U8-9	FA44	FA44							
A5U8-10	1825	1825							
<b>A</b> 5U8-11	31 <b>A</b> 0	31 <b>A</b> 0							
A5U8-13	0209	0209							
A5U8-14	8200	8200							
<b>A</b> 5U8-15	H1A1	H1A1							
A5U8-16	0U96	0U96							
A5U8-17	P16U	P16U							
A5U8-19	HPP0	HPP0							
A5U8-20	3PCF	3PCE							
A5U8-22	2H70	2H70							
A5U8-23	HC89	HC89							
A5U2-20		C34C							
A5U3-20	597C	597C							
A5U4-20	UA87	UA87							
A5U5-20	4154	4154							
A5U6-20	960F	960F							
A5U7-20	84AF	84AF							
A5U9-1	FPC5	7HUU							
A5U9-2	FA44	FA44							
A5U9-4	1825	1825							
A5U9-6 A5U9-8	31 <b>A</b> 0	31 <b>A</b> 0							
A5U9-8 A5U9-11	0209 8200	0209 8200							
A5U9-13	H1A1	H1A1							
A5U9-15	0U96	0U96							
A5U9-17	P16U	P16U							
A5U9-19	FPC4	7HUP							
A5U10-2	HPP0	HPP0							
A5U10-3	3827	3827							
A5U10-4	1293	1293							
A5U10-5	HAP7	HAP7							
A5U10-6	3C96	3C96							
A5U10-7	755P	755P							
A5U10-8	2H70	2H70							
A5U10-9	HC89	HC89							
A5U10-11	HC89	HC89							
A5U10-12	2H70	2 <b>H7</b> 0							
A5U10-13	755P	755P							
A5U10-14	3C96	3C96							
A5U10-15	HAP7	HAP7							
A5U10-16	1293	1293							
A5U10-17	3827	3827							
A5U10-18	HPP0	HPP0							
A5U10-19	0001	0001							
A5U11-1	HPP0	HPP0							
A5U11-12	0000 0001 (blinking)	0000 0001 (blimbin a)							
A5U11-17 A5U11-20	0001 (blinking) 0001	0001 (blinking) 0001							
A5U11-23	0001	0001							
A5U11-25	UUUU	UUUU							
A5U11-26	5555	5555							
		3000							

Signatures for DSA Setup C (Schematic 8A) (Cont'd)

	Signature if A5 is Part No.:						
Pin	not 01615-66505	01615-66505					
A5U11-27	CCCC	CCCC					
A5U11-29	7F7F	7F7F					
A5U11-30	5H21	5H21					
<b>A</b> 5U11-31	0AFA	0AFA					
<b>A</b> 5U11-32	UPFH	UPFH					
<b>A</b> 5U11-33	52F8	52F8					
<b>A</b> 5U11-34	HC89	HC89					
<b>A</b> 5U11-35		2H70					
A5U11-36		755P					
<b>A</b> 5U11-37	HAP7	HAP7					
<b>A</b> 5U11-38	3C96	3C96					
<b>A</b> 5U11-39	3827	3827					
<b>A</b> 5U11-40	1293	1293					
A5U12-1	0001 (blinking)	0001 (blinking)					
<b>A</b> 5U12-13	0001 (blinking)	0001 (blinking)					
<b>A</b> 5U13-1	755P	755P					
A5U13-2	64HU	64HU					
<b>A</b> 5U13-3	FPC5	7HUU					
A5U13-4	FPC4	7HUP					
<b>A</b> 5U13-10	64HU	64HU					
<b>A</b> 5U13-11	3827	3827					
A5U23-2	UUUU	UUUU					
A5U23-3	52F8	52F8					
A5U23-4	5555	5555					
<b>A</b> 5U23-5	UPFH	UPFH					
A5U23-6	CCCC	CCCC					
<b>A</b> 5U23-7	0AFA	0AFA					
A5U23-8	7F7F	7F7F					
A5U23-9	5 <b>H</b> 21	5H21					

	Signature if A5 is Part No.:								
Pin	not 01615-66505	01615-66505							
A5U23-11	5H21	5H21							
A5U23-12	7F7F	7F7F							
A5U23-13	0AFA	0AFA							
A5U23-14	CCCC	CCCC							
A5U23-15	UPFH	UPFH							
A5U23-16	5555	5555							
A5U23-17	52F8	52F8							
A5U23-18	UUUU	UUUU							
A5U23-19	0001	0001							
A5U24-1	0001 (blinking)	0001 (blinking)							
A5U24-13	0001 (blinking)	0001 (blinking)							
A5U25-1	0001	0001							
A5U25-2	0001 (blinking)	0001 (blinking)							
A5U25-3	0001 (blinking)	0001 (blinking)							
A5U25-4	0000	0000							
A5U25-5	755P	755P							
A5U25-6	0000	0000							
A5U25-8	FPC4	7HUP							
A5U25-9	64HU	64HU							
A5U25-10	AA6A	1920							
A5U25-11	3827	3827							
A5U25-12	3827	3827							
A5U25-13	0001 (blinking)	0001 (blinking)							
A5U26-1	0001	0001							
A5U26-2	0001	0001							
A5U26-3	0000	0000							
A5U26-8	FPC5	7HUU							
A5U26-9	FPC4	7HUP							
A5U26-10	0001 (blinking)	0001 (blinking)							

Model 1615A Service

# DSA SETUP D.

# Signatures for DSA Setup D (Schematic 8A) (Cont'd)

- 1. Remove assembly A5 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A5 and install A5 on the extender. Proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Connect signature analyzer start line to A5TP9 (use pin 36 of A5U11 if A5 part number is 01615-66505). This is address bit A15.
- c. Connect signature analyzer stop line to same point as start line, step b above.
- d. Connect signature analyzer clock line to pin 18 of A5U11. This is the microprocessor  $\overline{WR}$  line.

# NOTE

DSA jumper on A5 remains in NM (normal) position in this DSA setup.

3. Set up signature analyzer as follows:

START	 	 						 							
STOP	 	 						 							
CLOCK															Γ

Signatures for DSA Setup D (Schematic 8A)

Pin	Signature
VH A5U1-16	0001
A5U1-1	1292
A5U1-2	HAP6
A5U1-3	3C97
A5U1-4	755P
A5U1-5	3826
A5U1-6	0001
A5U1-7	71H4
A5U1-9	H6F4
A5U1-10	7807
A5U1-11	2FF3
A5U1-12	PF2P
A5U1-13	8F14
A5U1-14	U81U
A5U1-15	7 <b>A</b> 71
A5U2-5*	H6F4
A5U2-7*	A711
A5U2-9*	U121
A5U2-10*	HPP1
A5U2-14*	71H4
A5U10-2	HPP1
A5U10-3	3826
A5U10-4	1292
<b>A</b> 5U10-5	HAP6
A5U10-6	3C97
A5U10-7	755P

<sup>\*</sup>Do not measure on A5 Part No. 01615-66505.

Pin	Signature
A5U10-8	2H71
<b>A</b> 5U10-9	HC88
<b>A</b> 5U10-11	HC88
A5U10-12	2H71
<b>A</b> 5U10-13	755P
A5U10-14	3C97
A5U10-15	HAP6
A5U10-16	1292
A5U10-17	3826
A5U10-18	HPP1
A5U10-19	0001
A5U11-1	HPP1
A5U11-12	0000
A5U11-12	0000 (blinking)
A5U11-20	0000 (billikilig)
A5U11-23	0001
A5U11-25	UUUP
A5U11-26	5554
A5U11-27	CCCA
A5U11-29	7F7H
A5U11-30	
	5H20
A5U11-31	0AFC
A5U11-32	UPFF
A5U11-33	52FP
A5U11-34	HC88
A5U11-35	2H71
A5U11-36	755P
A5U11-37	HAP6
A5U11-38	3C97
A5U11-39	3826
A5U11-40	1292
A5U13-8	0001 (blinking)
A5U13-9	0000 (blinking)
A5U23-2	UUUP
A5U23-3	52F9
A5U23-4	5554
A5U23-5	UPFF
A5U23-6	CCCA
A5U23-7	0AFC
A5U23-8	7F7H
A5U23-9	5H20
A5U23-11	5H20
A5U23-12	7F7H
A5U23-13	0AFC
A5U23-14	CCCA
A5U23-15	UPFF
A5U23-16	5554
A5U23-17	52 <b>F</b> 9
A5U23-18	UUUP
A5U23-19	0001
A5U25-4	0001 (blinking)
A5U25-5	755P
A5U25-6	755P
A5U26-1	0001
A5U26-2	0001
A5U26-3	0000

8-89

Service

Vadal 16154





Figure 8-48. Microprocessor and ROM Assembly A5, Parts Identification






Figure 8-49.
Microprocessor and ROM (P/O A5) Schematic

### **SERVICE SHEET 8B**

# PRINCIPLES OF OPERATION

Keyboard Pulse and Control. In the quiescent state, Q1 and Q2 are cut off. U35A is low. U22 is nonconducting. To read the keyboard, the microprocessor forces pin 6 of U35B low. This activates Q1 and Q2 to generate a 90-milliampere pulse on the collector of Q2 which is applied to the keyboard. R17 and C8 control the turn-on of Q2. The low from U35B also activates U22 to place the four lines of data from the keyboard on the data bus.

The keys on the keyboard are divided into a matrix of ten columns of switches with four switches in each column. HAB0 through HAB3 are BCD coded to select one of the ten columns on the keyboard. The 90-milliampere pulse is connected through the four switches in the selected column. Each of the four switches drives a separate output line (HROW0 through HROW3). With no key down, little coupling occurs between the pulse and the output lines. If a key is down, the associated output line (HROW0 through HROW3) receives the current pulse. The microprocessor reads the output lines through U22. The exact key down is detected by decoding HAB0 through HAB3 and HROW0 through HROW3.

When the microprocessor reads a key down, it sets HKYI) (High Key Down) high through U40A, U41B, and RS latch U35C and U35D. This changes the threshold, increasing the readability of the down key. HKYD is held high until the microprocessor reads all keys up. They it resets HKYD low again and searches for a new key down.

Trigger Line. U33 and U34 are used during timing diagram presentation. They made up the counter that generates the tic marks showing the location of the trigger word. U21 receives a count signifying the location of TC-COUNT, the trigger word in memory. This count is parallel loaded into U33 and U34 while the 1615A is presenting the channel number. The counter begins its count when display of the timing waveform starts. When the location of the trigger word is reached (terminal count), U34 generates HTLIN (a 150-ns pulse) which paints the trigger tic mark.

Expand Indicator. The expand indicator intensifies a 24-dot segment of a timing diagram during unexpanded displays. The 24-dot segment is the area that will be displayed on screen during expanded (X10) displays. U20 is loaded with a binary count signifying the location of the first dot in the expanded segment. The count in U20 is parallel loaded into U31 and U32 when the 1615A displays the channel number in a timing diagram.

U28 and U27 are normally in the terminal count state. Their high output is inverted through U18C to produce a low HEXPI (High Expand Indicator).

When the 1615A begins displaying the timing waveform, U31 and U32 count the display locations. When U32 reaches terminal count, U28 and U27 are parallel loaded to terminal count minus 24. They count 24 clocks and return to terminal count. During this 24-clock period, HEXPI is high, brightening the 24-dot segment on screen.

Memory Dump and Control. Gate U39 supplies clocks to the 8-bit memory when the 1615A is displaying a timing diagram. The top AND gate in U39 is only active during retrace in magnified displays. During X10 retrace, PDCLK clocks U39 while LMACLD (Low Memory Address Counter Load) parallel loads the address of the starting point of display. After retrace, HHB2 switches low, disabling the gate.


The next AND gate in U39 receives LSTD (Low Start Display) from the microprocessor. LSTD is low only when presenting a timing diagram. At all other times, LSTD is high, preventing clock generation.

The third AND portion of U39 generates clocks to read the data in memory during X1 display magnification.

The fourth AND portion of U39 generates memory-read clocks in X10 display. One of its inputs is decade counter U38 which permits only one out of every ten PDCLK clocks to reach the 8-bit memory address counters. This provides the divide-by-ten function for magnification.

U40B operates only during X10 display magnification. It generates LGLS (Low Glitch Set) one time for every ten PDCLK clocks. LGLS enables glitch display. U40B prevents displaying the same glitch more than one time on an expanded timing diagram.

Display Control. U36 interfaces several channels from the microprocessor that are used in establishing the display mode. U41A, along with U37C and U37D supply LMACLD (Low Memory Address Counter Load). It parallel loads the 8-bit memory address counter with the location of the first data bit to be displayed when showing a timing diagram. LMACLD is generated in timing diagram modes at the beginning of each raster line when 1615A presents a channel number. HSTI) and LHB3 are used to disable LMACLD during a memory write or after horizontal retrace blanking.



Service Model 1615A




Figure 8-50. Block Diagram, Display Section for Schematic 8B




Figure 8-51. Block Diagram, Control Section for Schematic 8B

## SIGNATURE ANALYSIS FOR SCHEMATIC 8B.

The signatures on this schematic are obtained by using DSA Setups A through D. The red letters on the sche-

matic signify the DSA setup to use when observing the signature on the adjacent IC pin. Setups and signatures are listed below. For further information, refer to TROUBLESHOOTING WITH SIGNATURE ANALYSIS at the beginning of this Section.

#### DSA SETUP A.

- 1. Remove assembly A5 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A5 and install A5 on the extender board. Proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Find DSA jumper beside microprocessor. Remove DSA jumper from NM (normal) terminals and reinstall it in the SA terminals.
- c. Connect signature analyzer start line to A5U1 pin 15.
- d. Connect signature analyzer stop line to A5U1 pin 10.
- e. Connect signature analyzer clock line to A5TP8 (use pin 17 of A5U11 if A5 is part number 01615-66505). This is the DBIN line from the microprocessor.
  - 3. Set up signature analyzer as follows:

START	٦
STOP	
CLOCK	Ē

# Signatures for DSA Setup A (Schematic 8B)

Pin	Signature	Pin	Signature
VH A5U1-16	C690	A5U21-18	FHPA
A5U20-3	427H	A5U22-3	FHPA
A5U20-4	FA2P	A5U22-5	57CA
A5U20-7	C6P3	A5U22-7	08F5
A5U20-8	C6P3	A5U22-9	AHA3
A5U20-13	AHA3	A5U36-3	FHPA
A5U20-14	08F5	A5U36-4	57CA
A5U20-17	57CA	A5U36-7	08 <b>F</b> 5
A5U20-18	FHPA	A5U36-8	AHA3
A5U21-3	427H	A5U36-13	C43H
A5U21-4	FA2P	A5U36-14	C6P3
A5U21-7	C693	A5U36-17	FA2P
A5U21-8	C43H	A5U36-18	427H
A5U21-13	AHA3	A5U40-2	C6P3
A5U21-14	08 <b>F</b> 5	A5U41-13	C43H
A5U21-17	57CA		

### DSA SETUP B (B0 THROUGH B6).

- 1. Remove assembly A5 and the extender board from the 1615A mainframe. Install the extender board in the connector for A5 and install A5 on the extender board. Set up A5 as follows:
  - a. Remove A5U12 and A5U24.
- b. Find DSA jumper beside microprocessor. Remove DSA jumper from NM (normal) terminals and reinstall jumper in SA terminals.
- c. Connect signature analyzer clock line to A5TP8 (use pin 17 of A5U11 if A5 is part number 01615-66505). This is the DBIN line from the microprocessor.
  - 2. Set up signature analyzer as follows:

START	l
STOP	
CLOCK	1

- 3. To perform signature analysis of ROM 0 effects on components shown on schematic 8B, proceed as follows:
- a. Connect signature analyzer start and stop lines to A5U8 pin 20 (chip select of ROM 0).
- b. Measure signatures of ROM 0 according to the table for DSA Setup B0.

# Signatures for DSA Setup B0 (Schematic 8B)

Pin	Signature	Pin	Signature
VH A5U1-16	7 <b>A</b> 70	A5U21-18	9UAF
A5U20-3	60H2	A5U22-3	9UAF
A5U20-4	0 <b>AA</b> 9	A5U22-5	UAH0
A5U20-7	U0A6	A5U22-7	PF1P
A5U20-8	HU39	A5U22-9	32F7
A5U20-13	32F7	A5U36-3	9UAF
A5U20-14	PF1P	A5U36-4	UAH0
A5U20-17	UAH0	A5U36-7	PF1P
A5U20-18	9UAF	A5U36-8	32 <b>F</b> 7
A5U21-3	60H2	A5U36-13	HU39
A5U21-4	0 <b>AA</b> 9	A5U36-14	U0A6
A5U21-7	U0A6	A5U36-17	0 <b>AA</b> 9
A5U21-8	HU39	A5U36-18	60H2
A5U21-13	32F7	A5U40-2	U0A6
A5U21-14	PF1P	<b>A</b> 5U41-13	HU39
A5U21-17	UAH0		_

Model 1615A Service

- 4. To perform signature analysis of ROM 1 effects on components shown on schematic 8B, proceed as follows:
- a. Connect signature analyzer start and stop lines to A5U7 pin 20 (chip select of ROM 1).
- b. Measure signatures of ROM 1 according to the table for DSA Setup B1.

Signatures for DSA Setup B1 (Schematic 8B)

Pin	Signature	Pin	Signature
VH A5U1-16	7 <b>A</b> 70	A5U21-18	U6H4
A5U20-3	F97P	A5U22-3	U6H4
A5U20-4	9753	A5U22-5	20CU
A5U20-7	AFPH	A5U22-7	72U2
A5U20-8	HF06	A5U22-9	2563
A5U20-13	2563	A5U36-3	U6H4
A5U20-14	72U2	A5U36-4	20CU
A5U20-17	20CU	A5U36-7	72U2
A5U20-18	U6H4	A5U36-8	2563
A5U21-3	F97P	A5U36-13	HF06
A5U21-4	9753	A5U36-14	AFPH
A5U21-7	AFPH	A5U36-17	9753
A5U21-8	HF06	A5U36-18	F97P
A5U21-13	2563	A5U40-2	AFPH
A5U21-14	72U2	A5U41-13	HF06
A5U21-17	20CU		

- 5. To perform signature analysis of ROM 2 effects on components shown on schematic 8B, proceed as follows:
- a. Connect signature analyzer start and stop lines to A5U6 pin 20 (chip select of ROM 2).
- b. Measure signatures of ROM 2 according to the table for DSA Setup B2.

Signatures for DSA Setup B2 (Schematic 8B)

Signatures for BSII Setup B2 (Settentatio 62)										
Pin	Signature	Pin	Signature							
VH A5U1-16	7 <b>A</b> 70	A5U21-18	29UF							
A5U20-3	FFUH	A5U22-3	29UF							
A5U20-4	CUC6	A5U22-5	0758							
A5U20-7	774F	A5U22-7	F434							
A5U20-8	U55C	A5U22-9	U59A							
A5U20-13	U59A	A5U36-3	29UF							
A5U20-14	F434	A5U36-4	0758							
A5U20-17	0758	A5U36-7	F434							
A5U20-18	29UF	A5U36-8	U59A							
A5U21-3	FFUH	A5U36-13	U55C							
A5U21-4	CUC6	A5U36-14	774F							
A5U21-7	774F	A5U36-17	CUC6							
A5U21-8	U55C	A5U36-18	FFUH							
A5U21-13	U59A	A5U40-2	774F							
A5U21-14	F434	A5U41-13	U55C							
A5U21-17	0758									

- 6. To perform signature analysis of ROM 3 effects on components shown on schematic 8B, proceed as follows:
- a. Connect signature analyzer start and stop lines to A5U5 pin 20 (chip select of ROM 3).
- b. Measure signatures of ROM 3 according to the table for DSA Setup B3.

Signatures for DSA Setup B3 (Schematic 8B)

Pin	Signature	Pin	Signature
VH A5U1-16	7 <b>A</b> 70	<b>A</b> 5U21-18	81CC
A5U20-3	HCP8	A5U22-3	81CC
A5U20-4	A732	A5U22-5	UH2P
A5U20-7	6U16	A5U22-7	CU43
A5U20-8	9912	A5U22-9	59P8
A5U20-13	59P8	A5U36-3	81CC
A5U20-14	CU43	A5U36-4	UH2P
A5U20-17	UH2P	A5U36-7	CU43
A5U20-18	81CC	A5U36-8	59P8
A5U21-3	HCP8	A5U36-13	9912
A5U21-4	A732	A5U36-14	6U16
A5U21-7	6U16	A5U36-17	A732
A5U21-8	9912	A5U36-18	HCP8
A5U21-13	59P8	A5U40-2	6U16
A5U21-14	CU43	<b>A</b> 5U41-13	9912
A5U21-17	UF2P		

- 7. To perform signature analysis of ROM 4 effects on components shown on schematic 8B, proceed as follows:
- a. Connect signature analyzer start and stop lines to A5U4 pin 20 (chip select of ROM 4).
- b. Measure signatures of ROM 4 according to the table for DSA Setup B4.

Signatures for DSA Setup B4 (Schematic 8B)

Signatures for DSI Scrap D1 (Screenatic OD)									
Pin	Signature	Pin	Signature						
VH A5U1-16	7 <b>A</b> 70	<b>A</b> 5U21-18	2135						
A5U20-3	4P43	A5U22-3	2135						
A5U20-4	A5F5	A5U22-5	0572						
A5U20-7	8957	A5U22-7	8FPP						
A5U20-8	0HF4	A5U22-9	7HU0						
A5U20-13	7HU0	A5U36-3	2135						
A5U20-14	8FPP	A5U36-4	0572						
A5U20-17	0572	A5U36-7	8FPP						
A5U20-18	2135	A5U36-8	7HU0						
A5U21-3	4P43	A5U36-13	0HF4						
A5U21-4	<b>A</b> 5 <b>F</b> 5	A5U36-14	8957						
A5U21-7	8957	A5U36-17	85 <b>F</b> 5						
A5U21-8	0HF4	A5U36-18	4P43						
A5U21-13	7HU0	A5U40-2	8957						
A5U21-14	8FPP	<b>A</b> 5U41-13	0HF4						
A5U21-17	0572								

- $8. \ \ \,$  To perform signature analysis of ROM 5 effects on components shown on schematic 8B, proceed as follows:
- a. Connect signature analyzer start and stop lines to A5U3 pin 20 (chip select of ROM 5).
- b. Measure signatures of ROM 5 according to the table for DSA Setup B5.
  - Signatures for DSA Setup B5 (Schematic 8B)

Pin	Signature	Pin	Signature
VH A5U1-16 A5U20-3 A5U20-4 A5U20-7 A5U20-8 A5U20-13 A5U20-14 A5U20-17 A5U20-18 A5U21-3 A5U21-4 A5U21-7 A5U21-8 A5U21-13 A5U21-13	7A70 F4FH A740 610A 7PH2 PC9P 5087 C92C UPUH F4FH A740 610A 7PH2 PC9P 5087	A5U21-18 A5U22-3 A5U22-5 A5U22-7 A5U22-9 A5U36-3 A5U36-4 A5U36-7 A5U36-13 A5U36-14 A5U36-17 A5U36-17 A5U36-18 A5U40-2 A5U41-13	UPUH UPUH C92C 5087 PC9P UPUH C92C 5087 PC9P 7PH2 610A A740 F4FH 610A 7PH2
A5U21-17	C92C	123 0 11 10	

- 9. To perform signature analysis of ROM 6 effects on components shown on schematic 8B, proceed as follows:
- a. Connect signature analyzer start and stop lines to A5U2 pin 20 (chip select of ROM 6).
- b. Measure signatures of ROM 6 according to the table for DSA Setup B6.

Signatures for DSA Setup B6 (Schematic 8B)

Pin	Signature	Pin	Signature
VH A5U1-16	7 <b>A</b> 70	A5U21-18	0486
A5U20-3	FP53	A5U22-3	0486
A5U20-4	FA71	A5U22-5	4525
A5U20-7	040F	A5U22-7	F125
A5U20-8	1250	A5U22-9	6431
A5U20-13	6431	A5U36-3	0486
A5U20-14	F125	A5U36-4	4525
A5U20-17	4525	A5U36-7	F125
A5U20-18	0486	A5U36-8	6431
A5U21-3	FP53	A5U36-13	1250
A5U21-4	FA71	A5U36-14	040F
A5U21-7	040F	A5U36-17	FA71
A5U21-8	1250	A5U36-18	FP53
A5U21-13	6431	A5U40-2	040F
A5U21-14	F125	A5U41-13	1250
A5U21-17	4525		

#### DSA SETUP C.

- 1. Remove assembly A5 and the extender board from the 1615A mainframe.
- Install the extender board in the connector for A5 and install A5 on the extender board. Proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Find DSA jumper beside microprocessor. Remove DSA jumper from NM (normal) terminals and reinstall it in the SA terminals.
- c. Connect signature analyzer start line to A5TP9 (use pin 36 of A5U11 if A5 part number is 01615-66505). This is the address bit A15.
- d. Connect signature analyzer stop line to same point as start line, step c above.
- e. Connect signature analyzer clock line to A5TP8 (use pin 17 of A5U11 if A5 part number is 01615-66505). This is the DBIN line from the microprocessor.
  - 3. Set up signature analyzer as follows:

START	Ţ
STOP	
CLOCK	

## Signatures for DSA Setup C (Schematic 8B)

Pin	Signature	Pin	Signature
VH A5U1-16 A5U35-1 A5U35-2 A5U35-3	0001 0001 HP5A HP5C	A5U35-4 A5U35-5 A5U35-6	HC89 3827 HP5A

### DSA SETUP D.

- 1. Remove assembly A5 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A5 and install A5 on the extender board. Proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Connect signature analyzer start line to A5TP9 (use pin 36 of A5U11 if A5 part number is 01615-66505). This is address bit A15.
- c. Connect signature analyzer stop line to same point as start line, step b above.
- d. Connect signature analyzer clock line to pin 18 of A5U11. This is the microprocessor  $\overline{WR}$  line.

#### NOTE


DSA jumper on A5 remains in NM (normal) position in this DSA setup.

3. Set up signature analyzer as follows:

START	 	 	 	 	 			 
STOP	 	 	 	 	 			 ſ
CLOCK								

Signatures for DSA Setup D (Schematic 8B)

Pin	Signature	Pin	Signature
VH A5U16-1 A5U18-1 A5U18-2 A5U18-3 A5U18-4 A5U18-5 A5U18-6 A5U20-11 A5U21-11	0001 1292 755P PP0H 755P HPP1 7639 7639 PP0H	A5U37-1 A5U37-2 A5U37-3 A5U37-4 A5U37-5 A5U37-6 A5U40-1 A5U40-4 A5U41-1	755P 2H71 0U55 755P HAP6 0421 755P UUUP UUUP
A5U36-11	0421	A5U41-12	755P






Figure 8-52. Keyboard Pulse and Display Information Generators (P/O A5) Schematic

# **SERVICE SHEET 9**

#### PRINCIPLES OF OPERATION

Key Switches. The key switches are wired in a matrix of ten columns by four rows. Each switch has two 1-turn coils wrapped around a core. When a key is relaxed (not pressed), a magnet within the switch is positioned so that its field saturates the core. The saturated core permits very little coupling between coils. When the key is pressed, the magnet is moved out of the core, allowing the core and windings to act as a transformer.

**Key Sensing.** A 4-bit byte from the microprocessor (HAB0 through HAB3) is decoded by BCD-to-decimal decoder U1. This grounds one column of switches, allowing the other nine columns to float. HKBR is a 90-milliampere pulse from the keyboard control on assembly A5. It is applied to the switch column that is grounded through U1. Then the 4-bit byte is incremented and U1 grounds the next column in sequence.

If a key is down in the column grounded by U1, flux is coupled from the primary to the secondary windings in the key switch. This activates the associated output integrator (U3B through U3E), causing it to produce a negative-going output pulse.

A low output from any integrator sets the associated RS latch high. When the microprocessor detects a high from any latch (key down), it determines the key position by decoding the row indicated and the internal column count (4-bit byte). LKR (Low Key Reset) is a clock that continuously resets the RS latches.

When the microprocessor detects a key down, it sets HKYD (High Key Down) high. This offsets the bias point of integrators U3B through U3E. The result of the bias shift is a translation downward of the quiescent output level of U3B through U3E. Now less total flux is required to maintain the negative-going integrator output pulse. The additional hysterisis introduced by HKYD prevents multiple readings of key switch entries. When all keys are read in the up position for one scan, HKYD is returned low.




Figure 8-53. Block Diagram, Control Section for Schematic 9

(9) E1 <sub>1</sub> -R13-C10 -C11 - R1-S9A **S10 S11 S12** S2A S2B S1A S1B -C9-U1 S9B **S13 S14 S15 S4** S5 S6 S3 **S17 S18** S19 **S16** S20 S21 **S22 S23** S7B S8A S7A S8B **S25 S26 S27 S24** 

8-100


Service

U1, flux is indings in ted output produce a

ets a high e key posie internal Reset) is a s.

wn, it sets is the bias esult of the quiescent otal flux is grator outoduced by chentries.








Figure 8-55. Keyboard A10 Schematic 8-101

#### **SERVICE SHEET 10A**

#### **PRINCIPLES OF OPERATION**

Dot and Retrace Counters. The 8-bit dot counters (U9 and U23) generate all of the horizontal dot locations across the face of the CRT (dot 0 on the left and dot 255 on the right). At the end of a line (dot 255), the terminal count from U23 increments the line counter (U37 and U51) and parallel enables the retrace counter (U11 and U10).

The retrace counter leaves its normal terminal-count state, assumes count 1100 0000, and starts counting PDCLK (Positive D Clock) clocks. This is the CRT retrace period. During the retrace period, the dot counter is disabled by a low from the retrace counter, and parallel loaded to 0000 0000. At the end of the retrace period, the retrace counter latches at terminal count, the dot counter begins counting out the next line, and the cycle repeats.

Vertical Presentation Control. The vertical area of the screen is divided into 255 horizontal raster lines. The line counter (U37 and U51), in conjunction with the vertical format ROM's (U50, U36, and U22), format the entire display. The 8-bit output from the line counters is decoded for each horizontal raster line in the vertical format ROMs. Each line must be treated as a special case: some lines are used for blanking, some for alphanumerics, some for either alphanumerics or timing diagrams, etc. The ROM stores the format for each line and configures this information into twelve lines of binary data for the raster line being presented.

Alphanumeric Displays. In alphanumeric presentations, each character is six dots wide by nine raster lines high. The sixth dot and the last two raster lines in each character are blanked to provide spacing between characters and lines.

The CRT face is divided into 800 character spaces, 40 character spaces along each line by 20 character lines. The first line at the top of the CRT contains characters 0 through 39, the next line contains characters 40 through 79, etc.

The character counters consist of U4 through U6. These count the 800 alphanumeric character spaces on the CRT face. During each horizontal sweep, they count up 40 characters. During eight out of every nine retrace periods, they count back down 40 characters. During every ninth retrace period, the count-down input is disabled so that the following character count will begin on the next line of 40 character spaces.

The character counters generate a 10-bit byte that addresses the display RAM. The same line of memory is addressed for each of the nine raster sweeps. Then the next line of memory is addressed for nine sweeps, etc. The vertical format ROMs select which raster line of the

character will be represented during each of the nine sweeps.

NAND gate U25B supplies the count-up clock to the character counters. When LHB1 and LHB2 (Low Horizontal Blanking 1 and 2) are high, U25B connects NCHCLK (Negative-edge Character Clock) to the count-up inputs. During retrace, gates U12A and U12B supply the clocks for the count-down inputs.

Three binary outputs from the retrace counters are supplied to U12A. They are decoded to obtain exactly 39 clocks from U12A during retrace. These 39 clocks, plus the terminal count pulse from the dot counters, are supplied through U12B to drive the count-down input of the character counters. These 40 pulses return the character counters to the beginning of the line.

A high from VF2 (pin 10 of U50) is clocked through U38A to enable U12B during raster lines one through eight of each character. On the ninth raster line of each character, VF2 switches low and prevents transfer of the down-count clocks from U12A through U12B.

Alphanumeric Display/Timing Diagram Selector. The alphanumeric/time switch consists of U39C, U52A, and U46A. These switch logic levels which enable the alphanumeric circuitry and the timing diagram circuitry. The alphanumeric circuitry generates the heading, channel numbers, and data lists. The timing diagram circuitry generates the traces used during timing diagram presentations.

The HALPH, LALPH, and LALPH2, (High and Low Alphanumeric) signals will always be true, except in the CRT spaces where timing diagrams are permitted. In these spaces, VF0 (pin 12 of U50) is high. When timing diagrams have been selected, HTIME (High Timing Diagram) is high. When both of these signals are high, U39C provides a low state to the D input of U52A. This low switches the outputs of U52A and U46A to enable the timing diagram circuitry and disable the alphanumeric circuitry. When alphanumeric presentations are selected, HTIME is low. When in areas of the CRT display reserved for alphanumeric presentations (such as the heading), VF0 is low. Either low will force the alphanumeric/time switch to enable the alphanumeric circuitry and disable the timing-diagram circuitry.

Horizontal Blanking. The horizontal blanking logic consists of U24 and U25. At the beginning of a trace, the terminal count of the retrace counters is high, and LHB1, LHB2, and LHB3 (Low Horizontal Blanking 1, 2, and 3) are all high. These three blanking signals are combined on U24 to generate a signal called HHB (High Horizontal Blanking) which is low. Any one of the LHB1, 2, or 3 inputs can go low to generate HHB which blanks the CRT.

Service Model 1615A

The blanking for the alphanumeric part of the diagram occurs after dot 240. This point is detected by U24A which sets LHB1 low. At count 255, the dot counters parallel enable the retrace counters and the terminal count of U10 is low, generating LHB2. LHB2 remains low for the horizontal retrace period. LHB2 maintains the HHB high to continue blanking, stops HHSY (High Horizontal Sync), and disables U25B to prevent NCHCLK (Negative Character Clock) from clocking the count-up input of the character counters.


One PCLK6 clock later, LHB3 goes low. This sets the alphanumeric/time switch to alphanumeric and continues the blanking of HHB from U24B.

When the retrace counters reach terminal count, even though the dot counters are no longer parallel enabled, they can not function due to LHB3 which remains low until the next PCLK6 clock is received from the microprocessor. This additional clock period after retrace permits all functions to be synchronized with the microprocessor clock. When PCLK6 arrives, LHB3 goes

low, HHB goes low, and the dot counters begin a new cycle.

Horizontal Sync/Power Supply Sync. U25C, along with U39B and U39D, generate HHSY (High Horizontal Sync) which is used on assembly A13 to control the horizontal deflection circuit, and as a 20-kHz sync signal in the power supply.

Graticule Generator. The graticule generator consists of U52B and U53. It is a divide-by-20 counter that operates only during timing diagram generation. During alphanumeric presentations, U52B is cleared by a low LALPH which prevents operation. The graticule generator HGRAT (High Graticule) pulse occurs once every 20 dots during a timing diagram. U58B divides the NDCLK by 2 and decade counter U53 makes ten counts to terminal count. At the beginning of each line, U53 is parallel enabled and loaded with a binary 9. On the first clock after enable (High or LALPH), it generates the first HGRAT pulse. Then it generates a new HGRAT pulse every 20 clocks thereafter.



LHB1 - blanks after dot 240 to eliminate alphanumerics.

**LHB2** - blanks during horizontal retrace. Stops HHSY. Prevents count-up in character counters.

**LHB3** - sets alphanumeric/time switch to alphanumeric, and extends blanking period.

HHB - Composite of LHB1, LHB2, and LHB3.

**HHSY** - switches every half-sweep-cycle to control horizontal deflection in A13.

**HHB2** - activates a gate on the microprocessor board that is used only during retrace in X10 magnification modes.

8-102






Figure 8-56.

Block Diagram, Display Section for Schematic 10A
8-103



REF	GRID	RE F	GRID	REF	GRID	REF	GRID	REF	GRID	REF	GRID	RE F	GRID	REF	GRID
DESIG	LOC	DESIG	LOC	DESIG	LOC	DESIG	LOC	DESIG	LOC	DESIG	LOC	DESIG	LOC	DESIG	LOC
C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15	C-4 C-6 D-4 I-2 I-2 J-2 L-5 C-2 D-6 E-5 K-5 D-4	C16 C17 C18 C19 C20 C21 C22 C23 P1 P2 R1 R2 R3 R4 R5	G-3 M-4 D-2 G-2 M-2 J-3 B-2 M-4 F-1 J-6 B-6 D-5 G-6 G-6	R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 R20	J-5 J-5 J-5 K-5 I-4 J-4 J-3 I-3 J-3 L-4 C-2 I-2	R21 R22 R23 R24 R25 R26 R27 R28 R29 R30 R31 R32 R33 R34 R35	H-6 M-5 I-6 N-5 D-4 H-4 K-4 B-4 H-4 J-4 S-2 G-2 M-3 C-1	R36 TP1 TP2 TP3 TP4 U1 U2 U3 U4 U5 U6 U7 U8	L-4 G-6 L-6 M-6 B-5 C-6 E-6 G-6 H-6 L-6	U11 U12 U13 U14 U15 U16 U17 U18 U19 U20 U21 U22 U23 U24 U25	M-6 M-6 C-4 D-4 E-4 F-4 H-4 H-4 J-4 L-4 L-4	U26 U27 U28 U29 U30 U31 U32 U33 U34 U35 U36 U37 U39	B-3 C-3 D-3 E-3 F-3 G-3 H-3 I-3 J-3 K-3 L-3	U40 U41 U42 U43 U44 U45 U46 U47 U48 U49 U50 U51 U52	B-2 C-2 D-2 F-2 G-2 H-2 H-2 J-2 K-2 L-2 M-2

Figure 8-57. Display Programmer Assembly A6, Parts Identification






Figure 8-58.
Video Timing Logic (P/O A6) Schematic

### **SERVICE SHEET 10B**

#### PRINCIPLES OF OPERATION.

Data Selectors and RAM. Data selectors U15 through U17 connect ten lines of address from either the microprocessor or character counters to the RAM (U28 through U31 and U42 through U45). When HUPC (High Microprocessor Control) is high, the microprocessor addresses the RAM; when low, the character counters address the RAM.

Alphanumeric Latch. Alphanumeric latch U26 receives the RAM outputs. The first six bits are the ASCII code for the alphanumeric character to be presented. The last two bits control the display format, selecting normal video, inverse video, and blinking video.

Character ROM/Shift Register. The ASCII character code in U26 is supplied to U1. Vertical format bits VF9 through VF11 are decoded to select the particular raster line (0 through 6) of the character to be displayed. U1 parallel loads the proper binary information into U2 for the raster line to be presented. The U2 inputs that are tied low are used for blanking between characters. The raster-line data from U1 is parallel loaded into U2 when the shift/load input of U2 is low. This occurs when NDCLK is high and PDCLK1 is low (time between characters).


Alphanumeric Output Multiplexer. U3 consists of four AND gates NORed together. With all AND outputs low, the NOR output is high. This brightens the CRT at the corresponding point. When any AND gate in U3 is high, pin 8 of U3 is low, blanking the corresponding point on the CRT.

The top AND gate of U3 accepts the inputs for normal video. The next AND gate provides blanking when required by HHB (High Horizontal Blanking). The third AND gate accepts the inputs for inverse video. The bottom AND gate receives VF1 from the vertical format ROM. This gate controls raster line blanking. HALPH (High Alphanumeric) enables U3 during alphanumeric displays and forces the output of U3 high during timing diagram displays.

RAM Output Latches. Latches U27 and U41 are D latches with three-state outputs. Since G1 and G2 are low, the latches are always enabled. The 8-bit data from RAM are latched on every positive clock. Normally the latch outputs are in the high-impedance state. To place the latched information on the data bus, the microprocessor sets HREAD (High Read) high and LRAMA (Low RAM Address) low. This forces output control pins 1 and 2 both low on U27 and U41.

RAM Write Logic. When LRAMA is low, HWR (High Write) is high, and HRAMW (High RAM Write) is high, U47C enables the RAM WRITE terminals. This enters the data from the data bus into the RAM at the locations addressed by U15 through U17.

Service



8-106

Service

Model 1615A




Figure 8-59. Block Diagram, Display Section for Schematic 10B

# SIGNATURE ANALYSIS FOR SCHEMATIC 10B.

The signatures on this schematic are obtained by using DSA Setups A, C, and D. The red letters on the schematic signify the DSA setup to use when observing the signature on the adjacent IC pin. Setups and signatures are listed below. For further information, refer to TROUBLE-SHOOTING WITH SIGNATURE ANALYSIS at the beginning of this Section.

### DSA SETUP A.

- 1. Remove assembly A6 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A6, and install A6 on the extender.
- 3. Remove microprocessor board A5 from the 1615A mainframe and proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Find DSA jumper beside microprocessor. Remove DSA jumper from NM (normal) terminals and reinstall it in the SA terminals.
- c. Connect signature analyzer start line to A5U1 pin 15.
- d. Connect signature analyzer stop line to A5U1 pin 10.
- e. Connect signature analyzer clock line to A5TP8 (use pin 17 of A5U11 if A5 is part number 01615-66505). This is the DBIN line from the microprocessor.
  - 4. Reinstall A5 in 1615A mainframe.
  - 5. Set up signature analyzer as follows:

START	Ĺ
STOP	Ĺ
CLOCK	l

# Signatures for DSA Setup A (Schematic 10B)

Pin	Signature	Pin	Signature
VH A6U1-24 A6U27-3 A6U27-4 A6U27-5 A6U27-6 A6U28-11 A6U29-11 A6U30-11 A6U31-11	C690 C43H C6P3 FA2P 427H 427H FA2P C6P3 C43H	A6U41-3 A6U41-4 A6U41-5 A6U41-6 A6U42-11 A6U43-11 A6U44-11 A6U45-11	FHPA 57CA 08F5 AHA3 AHA3 08F5 57CA FHPA

#### DSA SETUP C.

- 1. Remove assembly A6 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A6, and install A6 on the extender.
- 3. Remove microprocessor board A5 from the 1615A mainframe and proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Find DSA jumper beside microprocessor. Remove DSA jumper from NM (normal) terminals and reinstall it in the SA terminals.
- c. Connect signature analyzer start line to A5TP9 (use pin 36 of A5U11 if A5 part number is 01615-66505). This is address bit A15.
- d. Connect signature analyzer stop line to same point as start line, step c above.
- e. Connect signature analyzer clock line to A5TP8 (use pin 17 of A5U11 if A5 part number is 01615-66505). This is the DBIN line from the microprocessor.
  - 4. Reinstall A5 in 1615A mainframe.
  - 5. Set up signature analyzer as follows:

START	 	 	 	 					7
STOP	 	 	 						Ţ
CLOCK	 	 	 	 					l

Signatures for DSA Setup C (Schematic 10B)

Pin	Signature
VH A6U1-24	0001
A6U15-10	UUUU
A6U15-13	5555
A6U16-3	CCCC
A6U16-6	7F7F
A6U16-10	5H21
A6U16-13	0AFA
A6U17-3	UPFH
A6U17-6	52F8
A6U17-10	HC89
A6U17-13	2H70
A6U27-1	2AU9
A6U27-1	1920*
A6U27-1	P43A**
A6U27-2	0000 (blinking)
A6U41-1	2AU9
A6U41-1	1920*
A6U41-1	P43A**
A6U41-2	0000 (blinking)
A6U47-11	2AU8
A6U47-11	1921*
A6U47-11	P43C*
A6U49-10	0000 (blinking)
A6U49-11	0001 (blinking)

\*When A5 is 01615-66505 and HP-IB option not installed.

\*\*When A5 is 01615-66505 and HP-IB option is installed.

### DSA SETUP D.

- 1. Remove assembly A6 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A6, and install A6 on the extender.
- 3. Remove microprocessor board A5 from the 1615A mainframe and proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Connect signature analyzer start line to A5TP9 (use pin 36 of A5U11 if A5 part number is 01615-66505). This is address bit A15.
- c. Connect signature analyzer stop line to same point as start line, step b above.
- d. Connect signature analyzer clock line to pin 18 of A5U11. This is the microprocessor  $\overline{WR}$  line.

4.	Reinstall	A5	in	1615A	mainframe

#### NOTE

DSA jumper on A5 remains in NM (normal) position in this test setup.

5. Set up signature analyzer as follows:

START	$\int$
STOP	Ī
CLOCK	ī

Signatures for DSA Setup D (Schematic 10B)

Pin	Signature
VH A6U1-24	0001
A6U47-10	0001 (blinking)




Figure 8-60. Block Diagram, Control Section for Schematic 10B

Model 1615A

Service




Figure 8-61.

Microprocessor RAM and Alphanumeric Generator (P/O A6) Schematic
8-109




Figure 8-62. Block Diagram, Display Section for Schematic 10C

Model 1615A Service

### **SERVICE SHEET 10C**

#### PRINCIPLES OF OPERATION

Data Multiplexer. Multiplexer U20 receives the data from the 8-bit data memory on A3. U21 receives the eight lines of glitch information from the glitch memory. U20 is always active because its strobe (pin 7) is low. U21 is active only when LGL (Low Glitch) is low, glitch presentations are selected for the timing diagram.

The timing diagram is normally presented with channel 0 in the first CRT location. The other channels are presented in sequence, with channel 7 in the last CRT location. The sequence of presentation is controlled by U19 and U33. It can be rearranged by the 1615A operator through menu selection. For example, the operator may elect to display channel 4 in the first location, channel 6 in the second location, and blank the third location. These menu selections are entered into memory and loaded into U19 and U33 by the microprocessor.

Before each run, RAM U19 is loaded with the numbered channel to be presented at each of the eight timing diagram locations. VF3 through VF5 from the vertical format ROM indicate the timing diagram location being addressed on the CRT. RAM U19 obtains the present location from U33 and selects the channel number to be presented according to the program from the microprocessor. The first three bits from U19 select one of the eight data and glitch channels in U20 and U21. The fourth bit from U19 blanks the timing diagram in channels that were turned off. An X is displayed in the channel number column beside each blanked timing diagram location.

HSTD (High Start Timing Diagram) controls selection in U33. When HSTD is low, data bus inputs address locations in RAM U19 that contain the channel numbers. When HSTD is high, VF3 through VF5 select a data and glitch channel for the timing diagram.

Data and Glitch Latches. The information from the data and glitch channel selected in U20 and U21 is latched into U8B and U32A by the PDCLK (Positive D Clock). The outputs from U8B and U32A are applied to display ROM U34 where they are interpreted as instantaneous data and glitch. U8A and U32B latch this information on the next PDCLK. They supply their outputs to U34 where they are interpreted as the previous two bits.

Display ROM. The display ROM uses the present data and last data information to detect changes in levels (transitions). Vertical format bits VF6 through VF8 are decoded in U34 to identify each raster line in the timing diagram location being displayed. ROM U34 uses the above information to format the timing diagram. All points where the data are high have brightened dots on the top raster line. All points where the data are low

have brightened dots on the bottom raster line. All points which include transitions (changes from low to high or high to low) have brightened dots on each raster line. The last two raster lines in each timing diagram location are reserved for blanking between channels.

Any time that U47B receives a low input, it deselects display ROM U34. The low input may come from several sources, depending upon the mode of operation. During alphanumeric displays, LALPH (Low Alphanumeric Display) is low. The fourth bit from U19 is supplied to U47B to blank particular timing diagram locations. HSTD is low when the channel number is being written. This clears U46B which places a low on U47B.

Outputs D1 (data) and D2 (glitch) from ROM U34 carry the information for the unexpanded (X1) display mode. D3 and D4 are the outputs for the expanded (X10) display mode. U48B gates the data information and U48A gates the glitch information from U34. Only one AND gate in U48A and U48B is enabled at one time. HX1 (High X1) and LX1 (Low X1) from the microprocessor make the selection according to display magnification selections made by the 1615A operator. When alphanumeric displays are being generated, U48B is disabled by a low LALPH. In this case, U48B provides a high output, enabling U7C to be controlled by HALPHVIDEO (High Alphanumeric Video) from the alphanumeric generator.

Output Gating. U18A, U18B, and U18C control display brightness for each data and glitch bit and graticule line presented on the CRT. The three U18 gates are open-collector AND gates. When any U18 gate receives a low input, it draws current across its associated resistor, lowering the voltage in the video output. This brightens the corresponding point on the CRT. The different resistor values in the gates of U18 are chosen to provide different levels of brightness for data bits, graticule line bits, and glitch bits.

U18B gates alphanumeric and timing-diagram data. It also gates the information for the trigger line tics when HTLIN (High Trigger Line) goes high during a timing diagram.

U18C gates the graticule lines on timing diagrams. U49C blanks graticule dots that occur within the time segment where a data dot is presented. This prevents excessive brightening of a single dot.

U18A gates glitch information and the expand indicator. It prevents double brightening when a glitch occurs within the brightened expand indicator. U47A NORs the expand indicator with the data line to restrict the expand indicator to that part of the trace which also includes data.

Contrast R21 is adjusted for the best contrast between data, graticule, and glitch information.

The HVSY (High Vertical Sync) pulse is generated on assembly A6. It is supplied to display driver A13 where it initiates vertical sweep.

### SIGNATURE ANALYSIS FOR SCHEMATIC 10C.

The signatures on this schematic are obtained by using DSA Setups A and D. The red letters on the schematic.

signify the DSA setup to use when observing the signature on the adjacent IC pin. Setups and signatures are listed below. For further information, refer to TROUBLE-SHOOTING WITH SIGNATURE ANALYSIS at the beginning of this Section.

#### DSA SETUP A.

- 1. Remove assembly A6 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A6, and install A6 on the extender.
- 3. Remove microprocessor board A5 from the 1615A mainframe and proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Find DSA jumper beside microprocessor. Remove DSA jumper from NM (normal) terminals and reinstall it in the SA terminals.
- c. Connect signature analyzer start line to A5U1 pin 15.
- d. Connect signature analyzer stop line to A5U1 pin 10.
- e. Connect signature analyzer clock line to A5TP8 (use pin 17 of A5U11 if A5 is part number 01615-66505). This is the DBIN line from the microprocessor.
  - 4. Reinstall A5 in 1615A mainframe.
  - 5. Set up signature analyzer as follows:

START	l
STOP	Ţ
CLOCK	l

Signatures for DSA Setup A (Schematic 10C)

Pin	Signature	Pin	Signature
VH A6U1-24	C690	VH A6U19-12	AHA3
A6U19-4	FHPA	A6U33-2	C43H
A6U19-6	57CA	A6U33-5	C6P3
A6U19-10	08F5	A6U33-11	FA2P

#### DSA SETUP D.

- 1. Remove assembly A6 and the extender board from the 1615A mainframe.
- 2. Install the extender board in the connector for A6, and install A6 on the extender.
- 3. Remove microprocessor board A5 from the 1615A mainframe and proceed as follows:
  - a. Remove A5U12 and A5U24.
- b. Connect signature analyzer start line to A5TP9 (use pin 36 of A5U11 if A5 part number is 01615-66505). This is address bit A15.
- c. Connect signature analyzer stop line to same point as start line, step b above.
- d. Connect signature analyzer clock line to pin 18 of A5U11. This is the microprocessor  $\overline{WR}$  line.
  - 4. Reinstall A5 in 1615A mainframe.

#### NOTE

DSA jumper on A5 remains in NM (normal) position in this test setup.

5. Set up signature analyzer as follows:

START	٦
STOP	ſ
CLOCK	ſ

Signatures for DSA Setup D (Schematic 10C)

Pin	Signature
VH A6U1-24	0001
A6U7-1	755P




Figure 8-63.
Timing and Video Logic (P/O A6) Schematic
8 113

