

UPDATING SUPPLEMENT FOR INSTALLATION MANUAL

11 SEPT. 1970

MANUAL IDENTIFICATION

Manual Serial No. Prefix:

NA

Manual Printed:

Jan. 1970

Manual Part Number:

02770-90046

SUPPLEMENT DESCRIPTION

The purpose of this supplement is to adapt the manual to instruments containing production improvements made subsequent to the printing of the manual and to correct manual errors. Enter the new information (or the Change Number, if more convenient) into the appropriate places in the manual, identified at left.

INSTRUMENT CHANGES

Serial No. Prefix	Change
ALL	ALL

ASSEMBLY CHANGES

_	Ref Des	Description	HP Part No.	Rev	Changes
ſ					

Change 1 dated 11 September 1970.





US-1



11000 Wolfe Road, Cupertino, California 95014, Tel. (408) 257-7000, TX 910-338-0221

CHANGE

DESCRIPTION

Change all HP 2770A and 2771A Disc Memory references to include the HP 2766A Magnetic Disc Memory, except as follows:

a. Page 2-1, paragraph 2-2. Change the last sentence to read:

This information should be used in conjunction with the inspection and handling information in section 2 of the appropriate Disc Memory Operating and Service Manual, part number 02770-9001 (2770A/2771A) or 02766-90003 (2766A).

b. Page 2-1, paragraph 2-10. Change the second sentence to read:

Refer to section 2 (paragraph 2.2.2 for 2770A/2771A, paragraph 2.3 for 2766A) of the Disc Memory Operating and Service Manual for an itemized inspection procedure.

c. Page 2-3, paragraph 2-13, step "I". Change the first sentence to read:

Connect the interconnecting cables as explained in section 2 (paragraph 2.5 for 2770A/2771A, paragraph 2.4 for 2766A) of the Disc Memory Operating and Service Manual.





UPDATING SUPPLEMENT FOR INSTALLATION MANUAL

11 SEPT. 1970

MANUAL IDENTIFICATION

NA

Change

Manual Printed:

Jan. 1970

Manual Part Number:

Serial No. Prefix

Manual Serial No. Prefix:

02770-90046

SUPPLEMENT DESCRIPTION

The purpose of this supplement is to adapt the manual to instruments containing production improvements made subsequent to the printing of the manual and to correct manual errors. Enter the new information (or the Change Number, if more convenient) into the appropriate places in the

manual, identified at left.

INSTRUMENT CHANGES

ALL	ALL

ASSEMBLY CHANGES

Ref Des	Description	HP Part No.	Rev	Changes

Change 1 dated 11 September 1970.

US-1



CHANGE

DESCRIPTION

1 Change all HP 2770A and 2771A Disc Memory references to include the HP 2766A Magnetic Disc Memory, except as follows:

a. Page 2-1, paragraph 2-2. Change the last sentence to read:

This information should be used in conjunction with the inspection and handling information in section 2 of the appropriate Disc Memory Operating and Service Manual, part number 02770-9001 (2770A/2771A) or 02766-90003 (2766A).

b. Page 2-1, paragraph 2-10. Change the second sentence to read:

Refer to section 2 (paragraph 2.2.2 for 2770A/2771A, paragraph 2.3 for 2766A) of the Disc Memory Operating and Service Manual for an itemized inspection procedure.

c. Page 2-3, paragraph 2-13, step "I". Change the first sentence to read:

Connect the interconnecting cables as explained in section 2 (paragraph 2.5 for 2770A/2771A, paragraph 2.4 for 2766A) of the Disc Memory Operating and Service Manual.



BOB BOND - 40 CUPERTINO DIV

MANUAL SUPPLEMENT DEC 1969

MANUAL IDENTIFICATION		SUPPLEMENT DESCRIPTION
Manual 2770A 2770A-01 2770A-02 2770A-03	Part No. 02770-9001 02770-90043 02770-90044 02770-90045	The purpose of this supplement is to correct manual errors (Errata) and to adapt the manual to instruments containing production improvements made subsequent to the printing of the manual. Enter the new information (or the Change Number, if more convenient) into the appropriate places in the manual, identified at left.
2771A 2771A-01 2771A-02 2771A-03	02771-9001 02771-90002 02771-90003 02771-90004	

CHANGE

DESCRIPTION

1 2770A/-01/-02/-03 units:

On drawing 13770/13870, change item 14 part no. to 13989 for units with serial number of 17 or higher.

2 2771A/-01/-02/-03 units:

On drawing 13770/13870, change item 14 part no. to 13989 for units with serial number of 27 or higher.

- 3 All units:
 - a. On drawing 13775, Page 15, Remove -12V dc monitor callout from pin 18; insert callout in pin 33 column. Change +5V dc monitor callout from pin 30 to pin 31. Change +18V dc monitor callout from pin 25 to pin 24. Pin 12 "To" column: change A6-8 to A6-15.
 - b. On drawing 13779, Page 3, move F & H register waveforms to show transitions on leading edge of C2.
 - c. On drawing 13779, Page 4, remove word 'trailing' and insert word 'leading' in Note 2 (Documentation change only.)
 - d. On drawing 11601, add a line from base of Q12 terminating in a pin block labeled 16. (Documentation change only.)



11000 Wolfe Road, Cupertino, California 95014, Area Code 408 257-7000, TWX 910-338-0221

Europe: 1217 Meyrin-Geneva, Switzerland • Cable "HEWPACKSA" Tel. (022) 41.54.00

- e. On drawing 11819, change 'R' callout to ' \overline{R} '. Change \overline{R} callout to R. (Documentation change only.)
- f. On drawing 13774, change Write Amp P/L from 11601 to 11306, schematic to 11326, Pictorial to 11336. Field units to be retrofitted.
- 4 Options 02 and 03 (50 Hz operation):

Add pin 24 under polarization column for Decode Matrix board. Add note to indicate use of Clock Generator board no. 11874. (Documentation change only.)

5 2770A, 2770A-01, 2771A, and 2771A-01 (60 Hz operation):

Add pin 24 under polarization column for Decode Matrix board. Add note to indicate use of Clock Generator board no. 11791. (Documentation change only.)

- On drawing 11807, delete R11, R13, R14, R17, C4, C6, and C9.
- 7 On drawing 11726/11727, delete R11, R13, R14, R17, C4, C6, and C9. Add a jumper wire in place of C9.
- 8 On drawings 11811 and 11812/11813, delete R23, R25, R26, R30, C12, C14, and C17.



FOR OPERATING AND SERVICE MANUAL

27 APR 1970

MANUAL IDENTIFICATION

SUPPLEMENT DESCRIPTION

Manual Serial No. Prefix: N/A Manual Printed: SEPT 1969

The purpose of this supplement is to adapt the manual to instruments containing production improvements made subsequent to the printing of the manual and to correct manual errors. Enter the new information (or the Change Number, if more convenient) into the appropriate places in the

Manual Part Number:

manual, identified at left.

02770-9001 (2770A/-01, 2771A/-01)

02770-90043 (2770A-02/-03, 2771A-02/-03)

INSTRUMENT CHANGES

ASSEMBLY CHANGES

Serial No. Prefix	Change		Ref Des	Description	HP Part No.	Rev	Changes
	·						
	·						
		1	,				·
]					

Changes 1 through 8 dated December, 1969. Change 9 dated April 27, 1970.

> BOB BOND CUPERTINO DIV

> > US-1



11000 Wolfe Road, Cupertino, California 95014, Tel. (408) 257-7000, TWX 910-338-0221

1 2770A/-01/-02/-03 units:

On drawing 13770/13870, change item 14 part no. to 13989 for units with serial number of 17 or higher.

2 2771A/-01/-02/-03 units:

On drawing 13770/13870, change item 14 part no. to 13989 for units with serial number of 27 or higher.

3 All units:

- a. On drawing 13775, Page 15, Remove -12V dc monitor callout from pin 18; insert callout in pin 33 column. Change +5V dc monitor callout from pin 30 to pin 31. Change +18V dc monitor callout from pin 25 to pin 24. Pin 12 "To" column: change A6-8 to A6-15.
- b. On drawing 13779, Page 3, move F & H register waveforms to show transitions on leading edge of C2.
- c. On drawing 13779, Page 4, remove word "trailing" and insert word "leading" in Note 2 (Documentation change only.)
- d. On drawing 11601, add a line from base of Q12 terminating in a pin block labeled 16. (Documentation change only.)
- e. On drawing 11819, change \overline{R} . Change \overline{R} callout to R. (Documentation change only.)
- f. On drawing 13774, change Write Amp P/L from 11601 to 11306, schematic to 11326, Pictorial to 11336. Field units to be retrofitted.
- 4 Options 02 and 03 (50 Hz operation):

Add pin 24 under polarization column for Decode Matrix board. Add note to indicate use of Clock Generator board no. 11874. (Documentation change only.)

5 2770A, 2770A-01, 2771A, and 2771A-01 (60 Hz operation):

Add pin 24 under polarization column for Decode Matrix board. Add note to indicate use of Clock Generator board no. 11791. (Documentation change only.)

6 On drawing 11807, delete R11, R13, R14, R17, C4, C6, and C9.

CHANGE	DESCRIPTION
7	On drawing 11726/11727, delete R11, R13, R14, R17, C4, C6, and C9. Add a jumper wire in place of C9.
8	On drawings 11811 and 11812/11813, delete R23, R25, R26, R30, C12, C14, and C17.
9	Incorporate attached pages into manual; all pages replace manual pages bearing the same page number or drawing number except as noted on the drawings. Note that in several cases two drawings with the same number are provided; this is to provide coverage of more than one version of a particular model. Model effectivity has been indicated, in each of these cases, by listing the appropriate serial numbers on the drawings.



TABLE OF CONTENTS

Section			Page
1	GENE	CRAL DESCRIPTION	1-1
	1.1	Introduction	1-1
	1.2	Description	1-1
		1.2.1 Memory Unit	1-1
		1.2.2 Disc Memory Assembly	1-1
		1.2.3 Disc Housing	1-1
		1.2.4 Rotating Assembly	1-6
		1.2.5 AC Drive Motor	1-6
		1.2.6 Discs	1-6
		1.2.7 Recording Heads	1-7
		1.2.8 Data Headplate Assembly	1-7
		1.2.9 Timing Head Assembly	1-7
		1.2.10 Baseplate Assembly	1-9
		1.2.11 Front Panel Assembly	1-9
		1.2.12 Electronics Assembly	1-9
	1.3	Specifications	1-11
2	IÑSTA	ALLATION AND OPERATION	2-1
	2.1	Introduction	2-1
	2.2	Receiving Data	2-1
		2.2.1 Handling and Unpacking the Equipment	2-1
		2.2.2 Inspection	2-1
	2.3	Equipment Dimensions	2-2
	2.4	Installation	2-2
		2.4.1 Tools Required	2-2
		2.4.2 Installation Procedures	2-3
	2.5	Cable Interconnections	2-3
	2.6	Operation	2-7
		2.6.1 Controls and Indicators	2-7
	2.7	Energizing the Unit	2-8
3	PRINC	CIPLES OF OPERATION	3-1
	3.1	Introduction	3-1
	3.2	Electromechanical Description	3-1
		3.2.1 Environmental Gas System	3-1
		3.2.2 Head Actuation Pressure System	3-4
		3.2.3 Electrical Control System	3-6


D D



TABLE OF CONTENTS (Cont)

Section			Page
3	3.3	System Electronics Description	3-11
(Cont)		3.3.1 Phase Modulation Recording	3-11
		3.3.2 Clock and Timing Signals	3-12
		3.3.3 Write Logic	3-14
		3.3.4 Write Amplifier Operation	3-16
		3.3.5 Addressing and Headplate Organization	3-22
		3.3.6 Read Logic	3-31
		3.3.7 Strobe Selection	3-37
		3.3.8 Combination of Data A + Data B	3-37
	3.4	System/Controller Interface	3-40
		3.4.1 Functional Block Diagram	3-40
		3.4.2 Principles of Operation	3-43
4	CIRC	UIT BOARD SPECIFICATIONS	4-1
	4.1	Introduction	4-1
		Write Amplifier 11306	4-2
		Delay Circuit 11640	4-6
		Decode Driver 11661	4-8
		Clock Generator and Speed Detector 11791/11874	4-10
		Read Amplifier 11803	4-13
		Linear Data Preamplifier 11807	4-15
		Linear Timing Preamplifier 11811	4-16
		Line Terminator 11815	4-17
		"X" Amplifier 11818	4-19
5	MAIN	TENANCE	5-1
	c 1	Tudana danadana	– 1
	5. 1	Introduction	5-1
	5.2	Preventive Maintenance	5-1
		5.2.1 Helium Bottle Replacement	5-1
	~ 0	5.2.2 System Purging	5-2
	5.3	Corrective Maintenance	5-3
	5 4	5.3.1 Pressure Switch Assembly Adjustments	5-3
	5.4	Troubleshooting	5-6
		5.4.1 Leak Detection	5-6
		5.4.2 Troubleshooting the Environmental Gas	
		Supply System	5-6
		5.4.3 Troubleshooting the Head Actuation	
		Pressure System	5-6





LIST OF ILLUSTRATIONS

Figure		Page
1-1	Major Components, Magnetic Memory System	1-2
1-2	Major Components Located Under Baseplate Assembly	1-4
1-3	Typical Rotating Assembly	1-5
1-4	Data Headplate Assembly	1-8
1-5	Timing Head Assembly	1-8
1-6	Baseplate Assembly	1-10
2-1	Interconnecting Cable Diagram	2-4
2-2	Front Panel	2-8
3-1	System Block Diagram	3-2
3-2	Environmental Gas Supply Diagram	3-3
3-3	Head Actuation Pressure System	3-5
3-4	Schematic-Synchronous Switch	3-7
3-5	System Control Wiring	3-8
3-6	Phase Modulation Recording Method	3-12
3-7	Clock Generation Timing	3-13
3-8	Clock Generation Circuits A and B	3-13
3-9	Separation of NRZ Data from Controller into Two Data Lines	3-15
3-10	Timing for Data Separation	3-16
3-11	Write Enable/Disable Gates	3-17
3-12	Write Head Current Drivers	3-19
3-13	Write Amplifier Push-Pull Operation	3-20
3-14	Write Current Waveforms	3-21
3-15	16 R/W Heads with Common X Amp (1/4 Headplate)	3-23
3-16	Block Diagram of Typical Headplate	3-24
3-17	Headplate Organization	3-25
3-18	Address Decoding	3-26
3-19	Headplate Versus Address Location Diagram	3-32
3-20	Read/Write/Select Block Diagram	3-33
3-21	Read/Write/Select Schematic	3-35
3-22	Not Used	3-36
3-23	Strobe Select Circuitry	3-38
3-24	Functional Block Diagram	3-41

The electronics assembly provides the interface between the disc device and the controller. The electronics assembly accepts integrated circuit logic levels for control, write data, and address selection. Outputs consist of read data and timing signals at logic levels.

1.3 SPECIFICATIONS

Specifications for the memory unit are contained in Table 1-1.



TABLE 1-1. SPECIFICATIONS

FUNCTIONAL REQUIREMENTS

The memory system will perform the following basic operations:

- Decode track address to select proper head(s).
- Receive and transmit data in NRZ bit serial format at a nominal rate of 3 MHz.
- Store data on the medium via the selected head(s).
- Provide clock and origin signals to controller.
- Provide sector timing signals to allow sector addressing.
- Display memory system status f. information.

PERFORMANCE REQUIREMENTS

Capacity

Addressable track capacity:

97,920 Data Bits

Addressable track organization:

90 Sectors: 64 words/sector; 17 bits/word

Total capacity:

Model 7301 - 6,406,144 Data Bits Model 7302 - 12,812,288 Data Bits

Heads

Data storage:

Model 7301 - 256 plus 4 spares Model 7302 - 512 plus 4 spares

Clock:

1 plus 1 spare

Timing:

1 plus 1 spare

TABLE 1-1. SPECIFICATIONS (Cont)

FUNCTIONAL REQUIREMENTS (Cont)

Processing Speeds:

Rotational speed:

3450 RPM nominal

Data transfer rate

from disc:

1.5 MHz nominal (2 track parallel)

Data transfer rate

to controller:

3.0 MHz nominal

(serial)

Average access time:

17.4 msec

Head select time:

20 µsec

Write to read

stabilization time:

20 µsec

Date Error Rates

(recoverable):

1 in 10¹⁰ bits

Noise immunity:

The disc memory shall be capable of operation in the presence of noise pulses of ±5 volts peak amplitude not exceeding ±100 ma peak current applied between the AC and DC common busses. Under this stress the disc memory should exhibit a mean error-free transfer of 1.0×10^8 bits. This level shall not affect writing in any way.

POWER REQUIREMENTS

AC Power

Voltage:

115 volts ±10%

Phase:

Single - 3 wire

Frequency:

 $60~\mathrm{Hz}~\pm3\%$



TABLE 1-1. SPECIFICATIONS (Cont)

POWER REQUIREMENTS

(Cont)

AC Power (Cont)

Run current:

Model 7301 - 0.5a

Model 7302 - 0.6a

Start current:

Model 7301 - 1.8a Model 7302 - 2.0a

DC Power

<u>Voltage</u>	Max. Current	Regulation
+18 +5%	2a	1%
+18 +5% -12 +5%	1a	1%
+ 5 + 5%	2a	1%

Grounding

The AC and DC common busses

shall be isolated.

Power Failure

No recorded data shall be affected by loss in any sequence, of AC or DC power in other than the write mode. In the write mode, only the track being written may be affected.

ENVIRONMENTAL REQUIREMENTS

Temperature

Operating:

0° to +50°C

Non-operating:

-40°C to +75°C

Altitude

Operating:

15,000 ft. (16.8 in. Hg.)

Non-operating:

25,000 ft. (10.8 in.Hg.)

TABLE 1-1. SPECIFICATIONS (Cont)

INTERFACE REQUIREMENTS (Cont)

Circuits:

All output signal lines from the memory system are driven by TTL gates capable of sinking 16 milliamps to ground in the output low state. Outputs are on twistedpair lines with the return wire grounded near the driver. For reliable transmission, the return line must be tied to logic ground at the receiver. The signal line should be terminated with approximately 130 ohms to 2.5 volts. It is recommended that each output signal from the disc unit be received by using one edge of clock as a strobe for clocking into the receiving flip-flop so that noise on the line other than at strobe time be eliminated.

All memory input lines will be received with TTL logic devices and will be terminated with approximately 130 ohms to +2.5 volts.

Logic levels:

With lines properly terminated all interface signals shall have the following characteristics (signals are the logical inverse):

Logic "one" or TRUE:

+5.1 volts maximum

+2.4 volts minimum

Logic "zero" or FALSE:

+0.4 volts maximum

0.0 volts minimum

MAGNETIC MEMORY SYSTEM

Page 1-20

Section 1

D D



TABLE 1-1. SPECIFICATIONS (Cont)

INTERFACE REQUIREMENTS (Cont)

Interface signal connectors:


All interface signal lines between the controller and the memory system are connected via one Winchester type MRAC-50-S (50 pin) connector. A mating connector is also provided.

AC Power:

The AC power required by the disc motor is supplied via a Bendix PTO 2A-12-3P connector. A mating connector is also provided.

DC Power:

The DC power required by the disc electronics is supplied via a Bendix PTO 2A-14-12P connector. A mating connector is also provided.



Drum speed relay K1 is controlled by the speed detector which, in turn, responds to pulses from the disc speed magnetic sensor. As the drive motor causes the disc speed to increase, the rate of the magnetic sensor pulses to the speed detector increases proportionately, and when the disc speed reaches 3300 rpm, the speed detector energizes relay K1. The disc speed relay remains energized as long as the disc speed is maintained above 3100 rpm. When relay K1 energizes, the DRUM SPEED LOW lamp I2 goes off and the AC power at relay K1 contacts is switched to relay K3.

The energized capacitor cutout/pressure system relay K3 removes AC power from the motor-start capacitor C1, permitting the motor to operate on the AC power applied from the normally-closed contacts of thermal overload relay K2 to the main power winding. The MOTOR POWER ON lamp I2 remains on. The energized contacts of relay K3 route the AC power to the synchronous switch to control the pump motor P1 and dump valve V1 operation.

On receipt of AC power at pins L1 and L2, the synchronous switch SS-1 section starts pump P1, and the SS-2 section energizes the dump valve V1 solenoid. The synchronous switch SS-1 and SS-2 sections contain SCR switch circuits used for eliminating voltage transients inherent in any circuits that require switching combined with inductive loads. The AC output of SS-1 to pump P1 is controlled by the "A" pressure-actuated S1, and the SS-2 AC output to the dump valve is controlled by the "H" pressure-actuated switch S2, as explained in the following paragraphs. Initially, the synchronous switch applies AC power to pump P1 and parallel PRESSURE LOW lamp I3. Pump P1 starts supplying pressure to the head actuating system and lamp I3 lights and remains on. At the same time, energized dump valve V1 closes and allows the head pneumatic system pressure to build up to operating level. The dump valve, closed when energized, opens to allow a controlled discharge of pressure whenever system shutdown occurs or AC power is inadvertently removed.

When the pump brings the actuating system up to the required average pressure of 1-5/8 psi, the "A" pressure-actuated switch S1 opens, causing the synchronous switch to interrupt AC power to pump P1. The pump then stops and PRESSURE LOW lamp I3 goes off.

If the system pressure exceeds 1-3/4 psi at any time, the "H" pressure-actuated switch S2 opens, causing the synchronous switch to remove power from dump valve V1. The deenergized dump valve releases the gas until pressure returns to normal.

D D



If the pressure drops below 1-5/8 psi, the pump will be turned on by action of the "A" switch S1 and pressure will be restored. When this occurs, the PRESSURE LOW lamp will come on for a few seconds, but the operation of the unit will not be interrupted.

When the head actuation pressure is above 1.5 psi, indicating the heads are actuated properly, the "L" (low) pressure-actuated switch S3 closes to provide a status signal from pin J3-E to pin J3-H. When switch S3 is closed to the normal state, the signal indicates to the control logic that the drum is at operating speed, the head pressure system is activated, and the system is ready for operation. If the "L" switch is opened by a reduction in pressure below 1.5 psi, an abnormal state status indication is switched to pin J3-H and sent to the controller.

The drive motor is protected from thermal overload by parallel thermostats T1 and T2. If the shroud temperature reaches 150°F or if the motor housing temperature reaches 270°F, the respective thermostat, T1 or T2 closes, applying AC power from P4-A through the completed thermostat switch patch to thermal overload relay K2 and the DRUM TEMP HIGH lamp I4. Relay K2 energizes and lamp I4 remains on as long as the overload condition exists. When relay K2 is energized, AC power is removed from the driv. motor, the synchronous switch, the dump valve, and the pump. Opening of the AC power circuit deenergizes the solenoid dump valve, causing the head actuation pressure to reduce to zero, and automatically retracting the read and write heads. Drum speed relay K1 is deenergized when the disc speed slows below 3100 rpm, because of the deenergized drive motor. When relay K1 deenergizes, the SPEED LOW lamp I2 goes on again.

When the actuated thermostat, T1 or T2, cools, its contacts will automatically reopen, removing the AC power applied from the thermostats to thermal overload relay K2. However, relay K2 remains energized because of the holding AC voltage applied from the normally-open contacts of K2 through MOTOR RESET switch S4. To restart operation, MOTOR RESET switch S4 must be pressed to remove the holding voltage from relay K2, permitting the relay to become deenergized and the DRUM TEMP HIGH lamp to go off. The AC voltage will then be reapplied to the drive motor, dump valve, and pump.

signals into NRZ signals is accomplished by a read flip-flop which is clocked with a clock pulse derived from the clock track.

3.3.2.1 READ/WRITE CLOCK GENERATION. From the clock read amplifier, the clock is coupled to the input of two identical clock generator circuits which shape the symmetrical clock into pulses of predetermined width. The clock generator one-shot multivibrator will trigger on either the positive or negative-going edge of the clock depending on which input is used. (See Figure 3-7.)




Figure 3-7. Clock Generation Timing

Clock generator circuit A, Figure 3-8, is wired to trigger on the positive-going edge of the clock. Thus two clocks, designated C_1 and C_2 , are formed which are respectively 180° out of phase.




Figure 3-8. Clock Generator Circuits A and B





The outputs of the clock generators are inverted, ORed and gated by a read/write clock allow signal in a 3-input NAND gate. Clock generators C_1 and C_2 thus form the 3 MHz R/W clock of 50,650 bits/disc revolution.

3.3.2.2 ORIGIN PULSE (TOP) AND SECTOR CLOCKS (SC) GENERATION. The origin pulse and sector clocks are recorded on the same timing track and share a common timing preamplifier. The timing is written in a logical code of "1's" and "0's" and is decoded into NRZ timing with a decode flipflop located in the electronic card rack. The NRZ multiplexed timing signal is then separated in an origin pulse and sector clocks by shift registers and logic gating circuits.

The TOP pulse is six-clock periods wide, with respect to the read/write clock, and is logically true every other disc revolution.

There are 45 sectors per disc revolution, plus one guard band. Each sector is 1124 clock (3 MHz) bits in length. There are two sector clocks per sector, each sector clock being logically true for one-clock period. The first sector clock (SCa) is logically true 68 bits before the second sector clock (SCb), except for sector one. SCa is true 62 bits prior to SCb for sector one. The guard band is 70-clock periods in duration and follows the leading edge of the index pulse (an internal memory signal) every disc revolution.

Digital Development Corporation Drawing Number 13779, which is included in Section 6, shows the above timing relationship in detail.

3.3.3 WRITE LOGIC

Data to be written into the disc memory is presented to the disc file as a 3 MHz NRZ signal. The disc system is designed to write this data at a 1.5 MHz rate. It is therefore necessary to divide the incoming data into two parts. Data is gated with the read/write clock allow (RWA) and sent to two flip-flops as shown in Figure 3-9. One flip-flop is clocked with $\overline{C_1}$ and the other is clocked with $\overline{C_2}$. One flip-flop output will consist of the odd-numbered bits, the other output will consist of the even-numbered bits. Data is to be clocked into the write amplifiers at clock C_1 time, Figure 3-10,

D D

С

so it is necessary to resync the odd-numbered bits again with another sample flip-flop. This circuit is clocked with clock $\overline{C2}$. The timing relationships are shown in greater detail on Digital Development Corporation Drawing Number 13779, provided in Section 6.




Figure 3-9. Separation of NRZ Data from Controller into Two Data Lines







Figure 3-10. Timing For Data Separation

3. 3. 4 WRITE AMPLIFIER OPERATION The function of the write amplifier is to convert the NRZ data into phase modulated data, and to control a pair of write current drivers. Conversion of NRZ data into phase modulated data is accomplished by a special flip-flop located on the write amplifier card. Data and data are applied to the write flip-flop through dc control gates which resynchronize data and data with clock C1. The output of these gates are conducted to the bases of the write flip-flop switching transistors. If data and clock C1 are TRUE, the write flip-flop will set. If data and clock C1 are TRUE, the write flip-flop will be reset. In addition to the dc control gate outputs which set or reset the write flipflop, another gate is added. This gate is common to both bases of the write flip-flop switching transistors. Clock C2 is connected to this gate. Remember that clock C2 is 180° displaced from clock C1. Consider now that the flip-flop is setting and resetting depending on the condition of (data and C1) and (data and C1). The flip-flop will be set or reset with the positive-going edge of C1. If $\overline{C2}$ is input to the bases of the write flip-flop switching transistors, then at each C2 time the flip-flop will toggle to the opposite state.

The phase modulated data and data are coupled to a pair of write enable gates, G_1 and G_2 , Figure 3-11, which allow passage only if the write enable signal is present. This signal must be high (true) to enable the write amplifier. If the write enable signal is low, then write enable gates G_1 and G_2 will be inhibited.

Ū






Figure 3-11. Write Enable/Disable Gates

Current drivers D1 and D2, Figure 3-12, are NPN transistors with emitters at ground potential and collectors connected to current-determining resistors R1 and R2. The R1 and R2 values are set to allow 125-ma of write current to flow through each half of write transformer T1. Because phase modulated data and data are 180° out of phase with each other only one current driver is "on" at any one time. Collector potential Vcc is supplied to the center tap of transformer T1 via disabling gate G3. Disabling gate, G3 is a PNP transistor switch with emitter connected to +V and collector connected directly to the center tap of transformer T1. The base of this transistor must be grounded to enable this switch. If the input to this switch goes to +18V at anytime, write current will cease to flow.

Write amplifiers A and B deliver write current to all read/write heads in the memory system. Only one head can be written into at one time by each write amplifier. Current distribution is accomplished by forming a matrix of 'X' and 'Y' lines. This matrix will be discussed in detail in another section. For now, consider that the memory consists of one read/write head. The 'X' lines will be connected through the 'X' amplifier; the 'Y' line will be returned to ground through one 'Y' amplifier.

The write amplifier, Figure 3-13, has been enabled and is delivering phase modulated current to the write transformer in push-pull fashion. Diodes D1 and D2 are turned off until the "X" amplifier receives an enable signal at the bases of Q1 and Q2. Current will not flow until Q3, in the "Y" amplifier, is turned on to supply a ground return at the center-tapped read/write head. The "X" amplifier and "Y" amplifier are enabled at the same time by the decoding of the track address lines.

At the write transformer, consider point "A" positive with respect to point "B". Current will flow through D1 and D3, the emitter collector junction of biased-on transistor Q3, through D5 and D7, through the left half of the read/write head, completing its path through transistor Q3 to ground. A similar current path through the right half of the head is used for the opposite polarity signal out of the write amplifier. Waveforms of normal and abnormal write current are provided in Figure 3-14.









MAGNETIC MEMORY SYSTEM

Section 3

Figure 3-12. Write Head Current Drivers

Page 3-20

Section 3






Figure 3-13. Write Amplifier Push-Pull Operation





D D



3.3.5 ADDRESSING
AND HEADPLATE ORGANIZATION

There are up to four rotating discs located within the disc housing. Each of the flat sides on the discs is used for data storage. Each flat side has a capacity of 64 recording tracks, and is serviced by one headplate assembly containing the 64 read/write heads. This section describes the electrical organization of the headplates and their associated addressing circuitry.

3.3.5.1 HEADPLATE AND MATRIX ORGANIZATION. Electrically, the 64 read/write heads of each headplate, Figure 3-15 and 3-16, are separated into 4 'X" lines, each containing 16 read/write heads. Each 'X" line is serviced by one 'X" amplifier. Each of the 16 read/write heads is a center-tapped coil. The center tap of each head in the 'X" line is made common with one head in each of the remaining three 'X" lines. A functional schematic diagram of the headplate organization, Digital Development Corporation Drawing Number 14011, is provided as Figure 3-17.

Matched pairs of isolation diodes are in series with each of the read/write heads. These diodes reduce noise as well as prevent cross-coupling into an unselected head. All electrical connection and input points are made on a terminal board mounted on the bac. of each headplate. This terminal board also contains the isolation diodes. Total matrix size of each headplate is 4 "X" and 16 "Y" lines. (See Figure 3-17.) As there is a total of 8 headplates, the second 4 headplates use the same 16 'X" amplifiers that service the first 4 headplates. Separation is accomplished with 16 different "Y" lines. Total matrix size is 16 "X" lines (selected two at a time) and 32 'Y" lines. The 'X" amplifiers are located on the back of the lower 4 headplates with jumper wires routed to the upper 4 headplates. The 32 'Y" lines are routed through a connector on the baseplate from the outputs of 32 "Y" amplifiers located on the "Y" decode matrix board. The "X" select lines to the 'X" amplifiers are routed through a connector on the baseplate from the 16 decode drivers outputs. Track selection is accomplished by enabling a particular "X" amplifier and "Y" amplifier.

3.2.5.2 ADDRESSING. As previously discussed, data from the controller is divided into two sections, A and B. This data is transmitted to separate write amplifiers and written simultaneously on different recording tracks. Because one addressable track, with respect to the controller, is two disc revolutions in duration, it is necessary to switch to two new tracks at the end of the first revolution of the disc. Switching is accomplished within the disc system by switching track address flip-flop TA at index time. Therefore, the address sent by the controller remain the same during both revolutions of the disc.

Page 3-23 Section 3






Figure 3-15, 16 R/W Heads with Common X Amp (1/4 Headplate)




Figure 3-16. Block Diagram of Typical Headplate

TABLE 3-2. "Y" LINE ADDRESS LOCATION

Headplate

Location	"Y" Line	O-4-1 A dd
(disc surface)	Input	Octal Address
L1, U1, L2, U2	A1	$0N0 * \overline{TA}$ $0N0 TA$
	A2	UNU IA
L1, U1, L2, U2	A3	$\overline{\text{ON1}}$
	A4	0N1 TA
L1, U1, L2, U2	A5	$0N2$ \overline{TA}
	A 6	0N2 TA
L1, U1, L2, U2	A7	$\overline{ ext{TA}}$
,,	A 8	0N3 TA
L1, U1, L2, U2	A 9	$0N4 \overline{TA}$
	A10	0N4 TA
		02.2
L1, U1, L2, U2	A11	$0N5 \overline{TA}$
	A12	0N5 TA
L1, U1, L2, U2	A13	$\overline{\text{N6}}$
	A14	0N6 TA
L1, U1, L2, U2	A15	$0N7 \overline{TA}$
	A16	0N7 TA
L3, U3, L4, U4	A1	$1N0 \overline{TA}$
	A 2	1N0 TA
L3, U3, L4, U4	A3	$1N1 \overline{TA}$
	A4	1N1 TA
L3, U3, L4. U4	A 5	1N2 TA
	A 6	$_{ m 1N2}$ TA
		·
L3, U3, L4, U4	A7	$1N3 \qquad \overline{TA}$
	A8	1N3 TA





TABLE 3-2. "Y" LINE ADDRESS LOCATION (Cont)

Headplate

Location (disc surface)	"Y" Line Input	Octal Address
L3, U3, L4, U4	A9 A10	$1N4$ \overline{TA} $1N4$ TA
L3, U3, L4, U4	A11 A12	$1N5$ \overline{TA} $1N5$ TA
L3, U3, L4, U4	A13 A14	1N6 TA 1N6 TA
L3, U3, L4, U4	A15 A16	1N7 TA 1N7 TA




Figure 3-20 Read/Write/Select Block Diagram

Section 3

D D



diodes in series with each read/write head. The function of the "Y" amplifiers in the read mode is to provide a return path for the bias current. Head selection in the read mode is the same as in the write mode.

3.3.6.1 READING WITH A TYPICAL READ/WRITE HEAD. (Refer to Figure 3-21.) Assume that "X" amplifier X₀ and "Y" amplifier Y₀ are selected. DC current flows from V through resistor R1, diode D13, the emitter-collector of transistor Q2, diodes D2 and D4, half of the read/write head, and through Q1 to ground. DC current also flows from V through resistor R2, diode D11, transistor Q1, diodes D1 and D3, half of the read/write head, and through Q1 to ground.

Read buss diodes D12 and D14 are forward biased by current flowing from V through resistors R2 and R1, transistors Q1 and Q2, read buss diodes D12 and D14, and through Q2 and Q1 to -4V DC. The low-level AC readback signals are coupled to the input of the data preamplifiers. The linear data preamplifier outputs are coupled to the read amplifiers where they are further amplified into logic levels. The read amplifiers are saturable comparators that provide a positive voltage or ground level output, depending on the relative polarity of the input signal. DC feedback is used to ensure signal symmetry.

The readback signals are then decoded into NRZ data with D flip-flops that are gated with the data strobe clock. (See Figure 3-23.) The data strobe clock is delayed so that it will examine the second half of each bit. The flip-flop will set if the data is high at strobe time and reset if the data is low at strobe time.




Figure 3-21. Read/Write/Select Schematic

D

С

MAGNETIC MEMORY SYSTEM

Page 3-39 Section 3

D C

C

clock $\overline{C2}$ and $\overline{C1}$ respectively. The outputs of the data latches become true with their respective clocks and the two outputs are combined through an OR gate. The OR gate output is inverted and processed to the controller. The OR gate in inhibited from operation during the write mode by an inhibit signal.



3.4 SYSTEM / CONTROLLER INTERFACE


3.4.1 FUNCTIONAL BLOCK DIAGRAM

A functional block diagram of the system is provided in Figure 3-24, consisting of two sheets. Data control logic is shown on sheet 1. Address decoding logic is shown on sheet 2. Sheet 1 of the drawing depicts elements of the eight circuit cards (A1, A10, A11, A13, A15, A16, A17, A18). Card A1 contains the four read amplifiers; one each for clock, timing code, channel A data, and channel B data. Card A10 has the write amplifiers (for both data channels A and B), and also several inverters. Card A11 is the delay line card. Card A13 is the terminator card that has line termination resistors and voltage monitoring diodes. The function of card A15 is to generate the three clocks (C1, C2, and ST) and to supply a current sink for the disc-speed relay.

Card A16 is the Interface No. 1 card. As shown on the block diagram, the lower portion of card A16 has flip-flop shift registers and gates used for generating the sector and index timing signals from the coded information recorded on the timing track. The upper portion contains channel A and B read flip-flops and the gates required to serialize the two data streams of 1.5 MHz data into a single 3 MHz stream.

Card A17 is the Interface No. 2 card. The upper portion generates the signals (TOP and TA) required to simulate an 1800-rpm disc speed and also generates the delayed ready signal (RY). The three flip-flops shown in the center of the A17 logic, separate alternate data bits in the 3 MHz data write into two parallel 1.5 MHz data streams. The read inhibit logic and the logic that causes the flow of read/write clocks to begin at the correct times is below these flip-flops. At the very bottom, there is the write enable logic that causes writing to continue for a short time after the write command is removed. Card A18 contains the circuitry necessary for selecting the correct data strobe for each of the two data channels.

Sheet 2 of the functional block diagram shows the "Y" and "X" decode logic that generates the "X" and "Y" select signals that control the matrix of read/write heads. The inputs consist of the address lines (T0 through T6) from the controller and a signal (TA) generated in the memory that selects different halves of the memory during alternate disc revolutions.




1. Pin numbers on I.C.'s within dashed areas refer to integrated circuit pins. All other terminal numbers are circuit card pin numbers.

FIGURE 3-24. FUNCTIONAL BLOCK DIAGRAM (SHEET 1 OF 2)



DWG. NO. 13777/13882



4.1 INTRODUCTION



SECTION 4

CIRCUIT BOARD SPECIFICATIONS

Descriptions and specifications of the individual circuit boards installed in the Magnetic Memory System are included in this section as an aid to maintenance. The functional description of the circuit boards containing the integrated circuit logic modules (DIP) is contained in Section 3, Paragraph 3.4. The circuit board descriptions are arranged in numerical order. The respective schematics, assembly drawings, and parts lists for the circuit boards are provided in Section 5. The following list of circuit boards and respective part numbers is provided for reference purposes:

PART NUMBER	CIRCUIT BOARD
11306	Write Amplifier
11640	Delay Circuit
11661	Decode Driver
11791/11874	Clock Generator and Speed Detector
11803	Read Amplifier
11807	Linear Data Preamplifier
11811	Linear Timing Preamplifier
11815	Line Terminator
11818	'X' Amplifier



WRITE AMPLIFIER 11306

SPECIFICATIONS

This module contains two write amplifiers, one buffer amplifier. and three inverter circuits. The write amplifier consists of three separate circuit functions: (1) Set/reset diode-gated flip-flop designed to form phase-modulated write data from NRZ computer data, its complement, and a two-phase clock; (2) a push-pull current switch, controlled by the flip-flop and used to drive write currents through magnetic read/write heads; (3) a high-current transistor switch designed to remove the source voltage from the write driver to inhibit writing when commanded. The buffer amplifier may be used to drive the disable input in the highcurrent transistor switch or for other functions that require a non-inverting amplifier. If write protect switches are used as part of the design and a protected track is selected, the write voltage is removed from the write driver. The three inverter circuits have no special function and are used wherever inverter or buffer amplifiers are required.

WRITE AMPLIFIER SECTION:

Maximum Operating Frequency: 2.0 MHz

Input Signals:

Data:

TRUE = +3V min.

FALSE = +1V max.

Input current = -10ma @ 0V

Open circuit voltage = +3V nom.

C1 Input:

TRUE = +3V min.

FALSE = +1V max.

Input current = -10ma @ 0V, for each of two inputs required

Open circuit voltage = +3V nom.

C2' Toggle Input:

Triggers on falling edge of pulse

Minimum Pulse Width = 50 ns

Minimum Amplitude = 6V

Enable Input:

TRUE = +6V min.

FALSE = +1V max.

Open circuit voltage: 7V nom. Input current: -14ma @ 0V



WRITE AMPLIFIER 11306 (Cont)

SPECIFICATIONS (Cont)

Disable Input:

TRUE = +18V or open

FALSE = +1V max.

Input current = -10ma @ 0V

Output Signals:

Push-pull

Output to head = 150ma max.

Rise/Fall Time:

100 ns min., into $10 \mu H$ nominal

head load

Propagation Delay:

75 ns max.

INVERTER SECTION:

Input Signals:

TRUE = +3V min.

FALSE = +1V max.

Output Signals:

TRUE = $7.5V \pm 0.5V @ 8ma$

FALSE = 0.5V max. @ -65ma

Input Current:

-10ma @ 0V

Rise/Fall Time:

15 ns typical

Propagation Delay:

25 ns nominal

BUFFER SECTION:

Input Signals:

TRUE = +3V min.

FALSE = +1V max.

Output Signals:

OFF = +18V, no load

ON = +1V @ 100ma

Input Current:

-10ma @ 0V

Rise/Fall Time:

25 ns typical, dependent on load

Propagation Delay:

50 ns



С

WRITE AMPLIFIER
11306 (Cont)

SPECIFICATIONS (Cont)

MODULE POWER REQUIREMENTS: +18V @ 500ma -12V @ 25ma


CONNECTIONS:


Circuit Ref.	Circu	iit Pin Num	bers
Point	<u>A</u>	<u>B</u>	<u>C</u>
1	4	29	_
2	, 3	30	-
3	10	35	_
4	23	49	-
5 .	13	39	_
6	12	38	-
7	15	41	_
8	14	40	_
9	11	36	_
10	5	31	45
11	9	34	42
12	19		_
13	16		-
14	17		_

D D

С

WRITE AMPLIFIER
11306 (Cont)





NOTE: Ref. 13 (pin 16) provides access directly to base of second inverter for special control applications.

WRITE AMPLIFIER FUNCTIONAL SCHEMATIC



Section 4

С

DELAY CIRCUIT 11640

SPECIFICATIONS

This module contains one delay line driver circuit, one delay line, eight tap amplifier circuits, and one inverter circuit. The delay circuit is used to derive the read strobe clock from one phase of the two-phase write clock. The delay line has a total delay of 250 ns and is tapped every 12.5 ns. Each tap amplifier may be connected to any tap of the delay line. The inverter has no special function and is used wherever an inverter or buffer is required.

DELAY LINE DRIVER CIRCUIT:

Maximum Operating Frequency: 5 MHz

Input Signals:

TRUE = +3V min.

FALSE = +1V max.

Input Current:

-8ma max. @ 0V

Minimum Pulse Width:

50 ns

Output Drive Capacity:

Delay line with tap amplifiers

TAP AMPLIFIER:

Maximum Operating Frequency:

5 MHz

Input Signals:

Delay line tap output

Output Signals:

 $4.3V \pm 0.5V @ 8ma$

+0.5V max. @ -65ma

Rise/Fall Time:

15 ns max.

Driver/Amplifier Propagation Delay: Delay line setting

+50 ns nominal

INVERTER CIRCUIT:

Input Signals:

TRUE = +3V min. FALSE = +1V max.

Output Signals:

4.3V ±0.5V @ 8ma

+0.5V max. @ -65ma

Section 5



SECTION 5 MAINTENANCE

This section includes preventive maintenance instructions, corrective maintenance, troubleshooting, and component replacement procedures.

CAUTION

DO NOT run the disc system with the cover removed. Serious damage may result by allowing unit to operate in a contaminated environment.

Preventive maintenance for the Magnetic Memory System consists of checking the environmental gas system pressure gauges at regular intervals and replacing the sustaining helium gas bottle as required.

Under ordinary conditions, the helium bottle which supplies the sealed enclosure should last approximately six months. The helium bottle should be replaced before reaching a level of 300 psi, while a small amount of pressure remains in the system. New bottle pressure is approximately 2100 to 2200 psi. Use highest-grade, oil-free helium with a purity of at least 99.995% (Liquid Carbonic Specification L-114 Atomic Grade. or equivalent). It is not necessary to purge the system when replacing the helium bottle unless the cover has been opened. To replace the helium bottle while system is in operation, proceed as follows:

CAUTION

In the following steps, take care not to disturb the setting of the two stage regulator (Figure 3-2) except as indicated.

- Shut off main valve on helium bottle (turn fully 1. clockwise).
- Disconnect either end of tube between low pressure gauge and enclosure inlet fitting (Figure 3-2).
- Unfasten encircling clamp that supports helium bottle and pull bottle away from unit.
- Disconnect depleted bottle from regulator and connect full bottle.
 - Clamp helium bottle into place and reconnect tube.
- Open main valve on helium bottle (turn fully counterclockwise).

5.1 INTRODUCTION

5.2 PREVENTIVE MAINTENANCE

5. 2. 1 **HELIUM** BOTTLE REPLACE-MENT

CAUTION

Do not attempt to set regulator while system is hot. Thermal expansions will cause an improper setting which may result in damage to the unit.

- 7. Monitor high pressure gauge (Figure 3-2) for 10 minutes. If pressure is dropping, omit steps 8 and 9 and go to step 10.
- 8. If high pressure is stable, write down reading of low pressure gauge, then manually actuate pressure relief valve located on baseplate until low pressure gauge indicates 0.
- 9. Release pressure relief valve and monitor low pressure gauge for 10 minutes. If pressure does not return to reading in step 8, readjust regulator (step 10).
- 10. If helium flow is correct, omit steps 10 through 15 and go to step 16. If helium flow is too fast (high pressure dropping) or too slow (internal pressure cannot be recovered within 10 minutes), shut off regulator by loosening locknut and turning T-handle two or more full turns counterclockwise. Manually actuate pressure relief valve until low pressure gauge indicates 0.
- 11. Remove power from unit and allow to cool down for at least three hours.
- 12. When the unit is at room temperature, slowly turn T-handle valve on regulator clockwise until pressure gauge needle just moves off 0 psi pin stop. This prevents excessive pressure from entering the cover.
- 13. Adjust regulator slowly until gauge indicates between 1/4 and 1/2 psi. If gauge indicates more than 1/2 psi, reverse T-handle slightly and discharge some of the gas within the cover by manually actuating pressure relief valve. Repeat the adjust-discharge sequence until gauge indicates between 1/4 and 1/2 psi.
 - 14. Tighten locknut of T-handle valve.
- 15. Monitor low pressure gauge for ten minutes and verify that pressure remains less than 1/2 psi. If necessary, loosen locknut and repeat steps 12 through 14 until pressure remains less than 1/2 psi.
- 16. Monitor the high pressure gauge each week and maintain a log of helium usage.

The sealed enclosure must be purged each time the cover is opened. Purging is accomplished by allowing gas to flow through the system until contaminated helium is expelled from under the cover. A K-size cylinder of gas can be used for this purpose, but a small container (type B medical cylinder) may be more convenient. It is recommended that an extra regulator be used for

purging to eliminate resetting the system regulator. To purge the sealed enclosure, proceed as follows:

CAUTION

The unit must be shut off and allowed to cool down at least three hours prior to purging.

- 1. When the unit is at room temperature, replace cover and install the 12 cap screws. Torque each cap screw in 5-inchpound steps until all screws are at 18-inch-pounds. This torquing procedure is necessary to obtain a proper seal.
- 2. Install purging bottle per helium bottle replacement procedure.

CAUTION

Do not exceed 3 psi when purging, or damage to the unit may result.

- 3. Open valve of purging bottle and adjust regulator to approximately 2-1/2 psi. The relief valve in baseplate assembly will open at 2 psi. If a type B medical cylinder is used for purging, it will be necessary to use entire contents for purging. If a K-size bottle of helium is used, a reduction of 200 psi in the bottle will indicate that a sufficient purge has been completed.
- 4. After purging, shut off regulator by loosening locknut and turning T-handle two full turns counterclockwise. Replace purging bottle with sustaining bottle per helium bottle replacement procedure.

The pressure switch assembly contains an expanding bellows that comes in contact with three microswitches. Two of these switches exercise control over the actuation pressure. The "L" switch provides an indication that actuation pressure is less than 1.5 psi, indicating the system is in a "ready" condition. The "A" switch stops pump action when pressure reaches 1-5/8 psi, and the "H" switch opens the dump valve when pressure exceeds 1-3/4 psi. These pressure switch settings can be adjusted manually as follows:

- 5.3.1.1 INITIAL SETUP ADJUSTMENTS.
 - 1. Shut off power and remove cover.

5.3 CORRECTIVE MAINTENANCE

5.3.1 PRESSURE SWITCH ASSEMBLY ADJUSTMENTS



- 2. Wrap 1-1/2 turns of teflon plumbers tape (one-mil thick) around threads of 0-3 psi Marshaltown pressure gauge and install pressure gauge in manifold block.
 - 3. Open valve on manifold block.
- 4. Carefully disconnect pressure line from manifold block to the manifold, taking care not to stress or bend manifold inlet. Place teflon plumbers tape over exposed end of manifold inlet to prevent particules from entering pressure system.
- 5. Install stop plug over dump valve outlet. (Make sure the stop plug is removed from the dump valve after adjustments are complete.)
- 6. Assemble a helium bottle, regulator, and an extended purging line with appropriate swagelok fittings that will mate with regulator and swagelok fittings on manifold block.
- 7. Connect purging line to the open outlet on manifold block.
- 8. Rotate T-handle on regulator counterclockwise at least two full turns. The regulator must be off to ensure that a sudden rush of gas will not rupture diaphragm on pressure switch assembly.

5.3.1.2 LOW PRESSURE SWITCH SETTING

- 1. Disconnect connector P12 on baseplate.
- 2. Connect an ohmmeter between pins A and B of JT2.

CAUTION

Do not exceed 2 psi at any time during the switch setting procedure.

- 3. Rotate regulator slowly clockwise until a pressure of 1-1/2 psi is indicated on the Marshaltown 0-3 psi gauge installed on the manifold block.
- 4. Note that contact closure between pins A and B, as obser on ohmmeter, occurs at 1-1/2 psi. If it does not, adjust slotted s (identified "L") on pressure switch assembly to obtain proper contact closure. Clockwise rotation will cause switch to close at a lower pressure. Counterclockwise rotation will cause the switch to close at a higher pressure.

6.1 INTRODUCTION

С

SECTION 6

ENGINEERING DRAWINGS AND PARTS LISTS

This section provides applicable engineering drawings and parts lists for reference during routine maintenance operations or troubleshooting of the Model 7301 (Part No. 13870) or Model 7302 (Part No. 13770) Magnetic Memory System.

Representative engineering drawings for the Magnetic Memory System are provided in this section. Appropriate notes have been added to the drawings to define any differences between Part No. 13770 and Part No. 13870 systems. Drawing or part numbers which are unique to a particular system are listed in Table 6-1.


TABLE 6-1. DIFFERENCE DATA

Drawing Title	Applicable D	rawing No. Part No. 13870
Memory System Installation Assembly	13770	13870
Functional Block Diagram	13777	13882
Relay Mounting Board Assembly	13833	13884

6.2 INDEX

The following reference drawings and parts lists are provided in this section in the order listed.

Drawing No.	Title
13834	Drum Wiring and X-Y Harness List (9 sheets)
13775	Card Rack Wire List (27 sheets)
13770/13870	Memory System Installation Assembly (3 sheets)
13777/13882	Functional Block Diagram (2 sheets)
13779	Timing Diagram (4 sheets)
13774	Card Location Diagram
14011	Headplate Organization
13833/13884	Relay Mounting Board Assembly (2 sheets)
11795	Parts List, Interface No. 1
11796/11797	Interface No. 1, Pictorial/Schematic
11799	Parts List, Interface No. 2
11800/11801	Interface No. 2, Pictorial/Schematic
11791	Parts List, Clock Generator (60 Hz)
11874	Parts List, Clock Generator (50 Hz)
11792/11793	Clock Generator, Pictorial/Schematic
11803	Parts List, Read Amplifier
11804/11805	Read Amplifier, Pictorial/Schematic
11306	Parts List, Write Amplifier (2 sheets)
11326/11336	Write Amplifier, Pictorial/Schematic
11661	Parts List, Decode Driver (2 sheets)
11662/11663	Decode Driver, Pictorial/Schematic



NOTES:

- 1) * See MDL for Capacitor Values,
- 2) Use 16 Ga. white Teflon, Stranded wire.
- 3) ** Omit this Capacitor on 1 & 2 Disc Units.

		CONNECTION OF MOTOR CAPACITORS
DICITAL TODAY DEVELOPED TO THE TOTAL OF THE	DRUM WIRING	13834
TOORFOLLATION (C)		Page 9

Rev H H G D	Page 21 22 23 24 25 26 27	Rev B B D F
	21 22 23 24 25 26	B B D F
	22 23 24 25 26	8 8 D F
	24 25 26	B B D F
D E	24 25 26	BDL
D E	25 26	B D F
D E	26	Đ
D E	27	F
E		
\mathcal{B}		
\mathcal{G}		
\mathcal{B}		1-
H		
G		
9		
B		
	H GGCEF	H J G S E

Rev.	ALTERATION	Ву	Date
A	Revisions made to Page 1, 7, 8, 13, 15, 17, 18 and 24.	Einle	11/9/60
В	Updated logic changes and corrected errors	TVI	11/9/60 11/9/68 12/9/68
С	Page 27, Pin DD added connection from J2-H, AC Failur Warning	e DVA	12/2/6
	Per ECR #766	Earl	1/4/69
D	Deleted wire P8-N to A5-24	Earle	
	PER ECR 740	DVA	1/16/69
E	Pin 23 Function should be T6 input is (T6)' (page 8) PER ECR #800	(A)	1/21/69
F	Chg'd. sheets 15, 18, 20 & 27 per ECR 819 Jeckson 2.49	Eade	215/69
·	Each 10/2/07 RACK WIRE LIST COM		
AFFECTED	1	13775	TH TH

REV	ALTERATION	BY	DATE
G	Changed sheets 3, 17 and 18 per ECR 1409 $PC \frac{5}{3}/9$	OVA	3/3/69
Н	Changed sheets 3, 17 and 18 per ECR 1409 PC 3/9 Page 15 changed function column on lines 18, 30, 25 and 12 Per ECR 1311 Pc 5.27-69 Incorporated ECN 719	Ede	6/2/69 6/3/69
		·	
CHECKED		TAL DELOPM	
APPROVE	SHT NO DWG N	<u> </u>	TO N

NOTES:

- 1. See DDC 13775 Sheet 1, pages 24 through 27, for Connector Wiring.
- 2. Socket to socket wiring to be No. 24 ga. Kynar solid wire.
- 3. Install DDC #12888-13 Power Bus between Pins 24 and 28 of Connectors Al thru Al3.
- 4. Install DDC #14023-4 Power Bus on Pin 26 of Connectors A15 thru A18.

DIGITAL DE COMENT	TITLE	вит но 1	рwe но. 13775	# H
CORPORATION	RACK WIRING		Page 2	//

Terminal	From	m	To	Function
1			DC	Common
2 3 4 5 6 7 8 9				
3			D - 3	Data "A" Input
4	P8-H (B)	}	Read	Data "A" Input
	P8-J (S)	*	Ch.i.	1.5
7	Po-J (5)	 	Shie	Ιά
8	P8-G (W)	J	Read	Data "A" Input
9				20,00
10		in the state of th		
11				
13	- Carrey - 			
13			D 3	Doto IIDII Tomot
15	P8-L (B)	}	Keao	Data "B" Input
16	P8-M (S)	\ *	Shiel	.1
17	PO-IVI (S)		Sinter	
17 18 19	P8-K (W)	7	Read	Data "B" Input
19		· · · · · · · · · · · · · · · · · · ·		
20 21				
$\frac{21}{22}$				11511 O .
22	A16-40 A16-42			"B" Output "A" Output
23 24 ** S1		***	+18 °	VDC
24 ** S1	eeve		710	V D C
25 26	A13-32		+5 V	DC
27				
28 ** S	leeve		-12	
29 30			Cloc	k Data Output
30	A15-8	***		k Data Output
31	A16-30	***	Timi	ng Data Output
32 33				
34			Timi	ing Read Input
35	P8-D (W)			
36	P8-F (S)	> *	Shie	14
37				
38 39 40	P8-E (B))	Tim	ing Read Input
39				
40				
42				
43				
44	P8-A (W)	_	Cloc	k Read Input
45	ru-a (u)			
46	P8-C (S)	*	Shie	ld
47				
48	P8-B (B)	J	Cloc	k Read Input
<u>49</u> 50				
51			D.C.	Common
<u> </u>				
	lded twisted p			outside pin area
		RE PIN TO BUS	BAR	Location: Al
WIT	H SHRINK TU	BING		Card Type:
*** B &	W Twisted P	air, Black to D	C Common	Read Ampl.
DIGITAL	D D	TITLE		SHT NO DWG NO. REV
DEVELO	PMENT	WIRE LIST -	CARD RACK	1 13775
CORPOR				
	e e e e			Page 3

Terminal	From	То	Function
1			
2 3			
4			
_5			
<u>6</u> 7			
8			
<u>8</u> 9			
10			
11			
13			
14			
15 16		· 	
17			
18			
19			
20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35			
22			
23			
24			
25			
27			
28			
29			100
31			
32			
33			
34		,	
36			
37 38 39 40 41			
39			
41			
42			
43			
43 44 45 46			
46			
47			
48			
49			
50 51			
			Location: A12
			Card Type:
DID	TITLE		No card required
DIGITAL DE DE DE VELOPMENT	₽	T - CARD RACK	1 13775

Page 14


Term	inal F	rom To		Function	
1 •			DC	Common	
2					
3					
4					
5	J10-M	(* A18-39	Data	Write	
6					
7	J10-K			Change	
8	J10-U		6 Read		
9	J10-S	* A17-4	8 Write		
10					
11	A17-1			ddress	
12	J10-a	* A6-15	T0 A	ddress	
13					
14	7				
15					
16	•12				
17	J10-c	* A6-30		ddress	
18	10			/DC Monitor	
19	J10-e			ddress	
20	J10-h	•		ddress	
21	J10-k	* A9-15	14 A	ddress	
22	H			and a state of the	
	1				
24	A11-2	4 A15-24	4 +18 7	/DC	
24 25 26 27 28 29 30	<u> </u>				
26					
27	1119	A10-1			
28	117		-12V		
29	1111				
	1191				
31 32 33		41.37	+5V	oc Monitor	
34	1117	A1-26	+5 V		
34	 	A10-19	-12	YDC Monitor	
35	 				
36	 				
37					
38					
39					
40	A17-4	0	Mem	ory Ready Terminator	
41	11 1	:2	141611	ory Ready 1 criminator	
42					
43	J10-n	* A9-30	T5 A	ddress	
44	J10-r			ddress	
45					
46					
47	†	de la companya de la			
48	A15=2	<u> </u>			
49	P3-E		+5v !	Source for Ready	
50					
51			DCO	Common	
	st Montage 1 and 1	24 - Di1 t- DC0			
	* I wisted pair	24 ga. Black to DC0			
				Location: A13	
				Card Type: Line	
				Terminator	
DIGI	TAL DE	TITLE		SHT NO DWS NO	-
DEV	ELOPMENT	WIRE LIST - CA	RD RACK	1 13775	IH
COR	PORATION			Page	<u> </u>
				Page 15	


Terminal	From	То	Function
<u>1</u> 2			
3			
4			
6			
7			
8			
9			
10	· · · · · · · · · · · · · · · · · · ·	,	
11			
12 13			
14			
15			
16			
17			
18			
19			
20			
21			
22 .			
23			
24			
25 26	· · · · · · · · · · · · · · · · · · ·		
27			
28			
29			
30			
31			
32			-
33			
34			
35			
36 37			
37			
30 30			
37 38 39 40 41			
41			
42			
43			
44 45			
45			3 X X X X X X X X X X X X X X X X X X X
46			
47			
48			
49			
50 51		the control of the control of	
31 as a second			
			T4: A 1.4
			Location: A14
			Card Type:
DIGITAL DE	2 TITLE		No card required

Terminal	From	m	То		Function
1					Common
2	A 16-24		A11-14	Early	Strobe
4				·	
5					
6	A17-3			Ready	y
7					
8 9	A1-30	*	i en	Clock	
10	J10-F1	7 ×		(Read	ly)'
11					
	······································				endigen er i Sagre de geringen er er en gegen er ag en en de gegen det en de en en de en særen i genere år en e
12					
14					
15	· · · · · · · · · · · · · · · · · · ·	·		/G011	
16				(C2)	(not used)
17 18	A16-46			Cl	
19	1110-10				
19 20					
21				Disc	Sp. Ready Test Point
22 23				- 	C 1 D 1
23	A13-24		P3-G (B) }	$\frac{D1sc}{+18V}$	Speed Ready
24 25 26 Insul 27 28 29 30	AIJ-2-	:	P3-F (W)	+10 V	
26 Insul	ate with sle	eve	A13-48	+5 VI	DC .
27					
28					
29					
30					
31 32 33 •	A16-8			(Read	Inhibit)'
33	A17-39			Read	Inhibit
34					
35	P3-C *			Disc	Speed Mark
36	J10-C:	*	A10-31	C2	
37	A16-33	·	A10-45	(C2)' (C1)'	
39	A16-34		A10-45	$\frac{(C2)^{r}}{(C2)^{r}}$	
40			.,,		
37 38 39 40 41					
42					
43					
44					
46					
47	<u> </u>				
48		e e e e e e e e e e e e e e e e e e e			
49					
50		in the second			The second of th
51				рсс	Common
	ed pair 24 g				Location: A15
			ere specified		Card Type:
					Clock Generator
DIGITAL	212	TITLE		with the state of	SHT NO DWS NO. REV
DEVELOPA	IC MENT	WIRE LIS	ST - CARD R	ACK	1 13775 G
CORPORA					
					Page 17


1	Termina	al Fro	m To)	Function
10	1			DC	Common
10	2	J10-W	*	(Sec	tor Clock)'
10	3			/6	
10	4	A17-37		(Sect	or Clock)'
10	<u> </u>	A 15 00		Shift	Reg. "G"
10	-6	A17-20	 	Shift	Reg. "F"
10	-			Shift	Reg. "E"
10			A15.	-32 (Rea	d Inhibit)'
1		A10 A5		717.	
12		A10-45		Wind	low
13		417 10		O1 . c.	
14	1 12	A17-19		Shitt	Register "H"
15					
16					
17					
18	17				
19 20 21 22 A18-47 (Window) (
20 21 22	1 19				
22	20				
22	21				
Alf-15	22	A18-47		/Win	dow)
A15-2 Early Strobe 25 26 A18-26 +5 VDC 27 28 29 30 A1-31 * Thming Read Amp Output (Read/Write Clock)' 31 J10-Y * (Read/Write Clock)' 32 A17-17 R W A 33 A17-12 A15-38 (C1)' 34 A17-10 A15-39 (C2)' 35 36 37 38 Early Strobe 40 A18-15 A1-22 * Data "B" 41 A18-8 Strobe "B" 42 A18-25 A1-23 * Data "A" 43 A18-7 Strobe "A" 43 A18-7 Strobe "A" 45 46 A17-16 A15-18 C1 47 48 A18-19 Data Read 49 50 51 D C Common * Twisted Pair 24 ga B & W Blk Wire to DC0. Route outside pin area	23	A17-15			
25 26 27 28 29 30 Al-31 * Thming Read Amp Output (Read/Write Clock)' 31 J10-Y * (Read/Write Clock)' 32 Al7-17 R W A 33 Al7-12 Al5-38 (C1)' 34 Al7-10 Al5-39 (C2)' 35 36 37 38 Early Strobe 39 40 Al8-15 Al-22 * Data "B" 41 Al8-8 Strobe "B" 42 Al8-25 Al-23 * Data "A" 43 44 Al8-7 Strobe "B" 45 46 Al7-16 Al5-18 Cl 47 48 Al8-10 A			A15-		
27 28 29 30	25				Annual de la companya del companya del companya de la companya de
27 28 29 30	26		A18-	26 +5 V	DC
Al	27			. 	
Al-31 * Timing Read Amp Output	28		······································		
31	29				
31	30		A1-3	31 * Time	ing Road Ame Outure
32 A17-17 R W A 33 A17-12 A15-38 (C1)' 34 A17-10 A15-39 (C2)' 35 36 37 38 Early Strobe 39 40 A18-15 A1-22* Dita "B" 41 A18-8 Strobe "B" 42 A18-25 A1-23* Data "A" 43 44 AIR-7 Strobe "A" 45 46 A17-16 A15-18 C1 47 48 A18-42 Data Read 49 50 51 D C Common * Twisted Pair 24 ga B & W Blk Wire to DC0. Route outside pin area Location: A16 Card Type: Interface #1		J10-Y *		(Rea	d/Write Clock)
A17-12	32			R W	A
Tarly Strobe Stro	3 3	A17-12	A15-		
Strobe S		A17-10	A15-	-39 (C2)'	
Strobe S					
Tarly Strobe 39 40 A18-15 A1-22* Dita B 41 A18-8 Strobe B 42 A18-25 A1-23* Data A 43 44 AI8-7 Strobe A17-16 A15-18 C1 47 48 A18-42 Data Read 49 50 51 D C Common * Twisted Pair 24 ga B & W Blk Wire to DC0. Route outside pin area Location: A16 Card Type: Interface #1					
39 40 A18-15 A1-22* D#ta "B" 41 A18-8 Strobe "B" 42 A18-25 A1-23* Data "A" 43 44 A18-7 Strobe "A" 45 46 A17-16 A15-18 C1 47 48 A18-42 Data Read 49 50 51 D C Common * Twisted Pair 24 ga B & W Blk Wire to DC0. Route outside pin area Card Type: Interface #1					
40 A18-15 A1-22* Dita "B" 41 A18-8 Strobe "B" 42 A18-25 A1-23* Data "A" 43 Strobe "A" 45 Strobe "A" 46 A17-16 A15-18 C1 47 A18-42 Data Read 49 DC Common * Twisted Pair 24 ga B & W Blk Wire to DC0. Route outside pin area Location: A16 Card Type: Interface #1	38			<u> Farl</u>	y Strobe
A18-8 Strobe "B"					
A18-25 A1-23 * Data "A"			A1-2		
43 44 AIR-7 Strobe "A" 45 46 A17-16 A15-18 C1 47 48 A18-42 Data Read 49 50 51 D C Common * Twisted Pair 24 ga B & W Blk Wire to DC0. Route outside pin area Location: A16 Card Type: Interface #1					
AIR-7 Strobe "A"		A18-25	A1-2	3* Data	" <u>A</u> "
45 46 A17-16 A15-18 C1 47 48 A18-42 Data Read 49 50 51 D C Common * Twisted Pair 24 ga B & W Blk Wire to DC0. Route outside pin area Location: A16 Card Type: Interface #1		A TO 7		<u> </u>	
46 A17-16 A15-18 C1 47 48 A18-42 Data Read 49 50 51 D C Common * Twisted Pair 24 ga B & W Blk Wire to DC0. Route outside pin area Card Type: Interface #1		AL6-/		Strol	DE IIAII
47 48 A18-42 Data Read 49 50 51 D C Common * Twisted Pair 24 ga B & W Blk Wire to DCO. Route outside pin area Location: A16 Card Type: Interface #1		A 1-7 1/	ATE	10 01	
48 A18-42 Data Read 49 50 51 D C Common * Twisted Pair 24 ga B & W Blk Wire to DC0. Route outside pin area Location: A16 Card Type: Interface #1		A1/-10	A15-	· 19 CI	
49 50 51 * Twisted Pair 24 ga B & W Blk Wire to DC0. Route outside pin area Location: A16 Card Type: Interface #1	1		A 10	42: Data	Dand
50 51 D C Common * Twisted Pair 24 ga B & W Blk Wire to DCO. Route outside pin area Location: A16 Card Type: Interface #1	1		A18-	ra Data	Nead
* Twisted Pair 24 ga B & W Blk Wire to DC0. Route outside pin area D C Common Location: A16 Card Type: Interface #1			7,		
* Twisted Pair 24 ga B & W Blk Wire to DC0. Route outside pin area Location: A16 Card Type: Interface #1				ח כ י	Common
Blk Wire to DC0. Route outside pin area Location: A16 Card Type: Interface #1					<u> </u>
Route outside pin area Card Type: Interface #1	* Tv	wisted Pair 24 ga	B & W		
Route outside pin area Card Type: Interface #1	I				Location: A14
Interface #1	;		2702		
	1	Route outside bin	arca		
TO LOCATE A LAME TO THE TANK T		BI B	7171 9		
Transport to the state of the s	DIGIT	AL C			() "-"
DEVELOPMENT WIRE LIST - CARD RACK 1 13775	DEVE	LOPMENT	WIRE LIST -	CARD RACK	13775
	CORP	ORATION			
Page 18	L				1 28c 18

Terminal	From	То	Function	
1			D C Common	
2 3		A15 (D - 1	
4		A15-6	Ready	
5		A10-23	(Data Write)' A	
6		A10-4	Data Write A	
7 8		A10-49	(Data Write)' B	
9		A10-29	Data Write B	
10		A16-34	(C2)'	
11	A18-41		Gated Data Write	
12		A16-33	(C1)' Track Address	
14	J10-E *	A13-11	(Origin Pulse)'	
15		A16-23	(Index)'	
16	J10-A *	A17-16	Ċ1	
17 18 ()	A18-40	A16-32	Read/Write Clock Allow	
19		A16-12	Shift Reg. "H"	
20		A16-6	Shift Rec. "F"	
21				
22 23	J10-H *		(Read Inhibit)'	
24				
25				
26	P3-K Blu 16 ga.		+5 VDC	
27				
28 29		A10-5	Waida Tarah I	
30		A10-5	Write Enable	
31				
32				
33 (3)				
35				
36	A13-8		(Read)'	
37 🚳		A16-4	(Sector Clock)'	
38		A 1 5 2 2		
40		A15-33	Read Inhibit	
38 39 40 41				
42				
43				
44 45				
46	A13-7		(Head Change)'	
47			mean onanger	
48	A13-9		(Write)'	
49	P3-H **	A13-40	Memory Ready	
50 51			D C Common	
D C Common				
* B & W Twisted Pair, Black to DCO				
** 24 Ca White				
24 G	2 17 III.LC		Card Type:	
	<u> </u>		Interface #2	
DIGITAL	D D TITLE	r i iem	SHT.NO DWS. NO. REV	
DEVELOP		LIST - CARD	RACK 1 13775 \mathcal{E}	
CORPORA	1 1 O N		Page 19	







DWG. NO. 13770/13870





1. Pin numbers on I.C.'s within dashed areas refer to integrated circuit pins. All other terminal numbers are circuit card pin numbers.

FIGURE 3-24. FUNCTIONAL BLOCK DIAGRAM (SHEET 1 OF 2)









A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1
(not used)	(not used)	(not used)	I.C. Mounting Board 11844	Interface #2 11799	Interface #1 11795	Clock Generator	(not used)	Line Terminator 11815	(not used)	Delay Circuit 11640	Write Amplifier 11306	Decode Driver 11661	(Not Used)	(Not Used)	Decode Driver 11661	Decode Driver A 11661	(not used)	(not used)	(not used)	Read Ampl. 11803

REV	ALTERATION	BY	DATE	
R	5LOT 7 & 8 WAS 'X'	10/K/6	E.B.	MILLA
	AMPLIFIER 11303	Starke	10/4/68	iols
В	ADDED 11844 I.C.MTG	Endo	12/47/6	
	BOARD SLOT AIB	14.7	1/1	120
C	ADDED FLAG NOTE !	Este	Trile	-8
	PER ECR 773	DVX	1/22/6	
D	Added polarization to Decode 5.23 Driver board per ECR 1310	加	6/2/69 6/3/69	
E	Added Note 2 Per ECR 1196		6/16/6	
F	CHANGED WRITE AMP TO 11306 PER EUR 1276 7-8-9	SI	7/9/69	

NOTE - CARD INSERTION SIDE SHOWN


CIRCUIT CARD	POLARIZATION				
Read Amplifier	Pin 20				
Interface Board #2	Pin 40				
Interface Board #1	Pin 42				
Cleck Generator	Pin 32				
Line Terminator	Pin 30				
Delay Circuit	Pin 12				
Decode Matrix	Pin 24				
Write Amplifier	Pin 22				
X Amplifier	Pin 16				
Decode Driver	Pin 14				

NOTES:

Not Used on units of 256 track or smaller capacity.

Use 11791 Clock Generator for 60 Hz operation.
Use 11874 Clock Generator for 50 Hz operation.

. *					
Eade	10/3/68	LE		GITAL DE	
E. H. B.	10-4-68	CARD LOCATIONS	1	EVELOPMEN ORPORATIO	
E. H. B -	10-4-68		1,57	DWG NO	
Whinish	V MZYK &		1	13774	



ITEM	DESCRIPTIO	ON .		MANUFACTURER		PART NUME: R	The second of th
M1,3,4,6,7,9	· · · · · · · · · · · · · · · · · · ·			Fairchild		UlA960159X	; 6
M2	Integrated Circuit Quad-T	wo Input Gate		DDC			
		ارد از در درد درد درد درد درد درد درد درد درد		or Signetics		N7400A }	1
M5,8	Integrated Circuit, Dual-F	our Input Buffe	er (Signetics	National State Contract of Laboratory Special Special Contract Con	N7440A 7	
				or T.I.		SN7440N}	2
	Transistor S201						
Q1 Q2	Transistor S201 Transistor 2N356	The state of the s	Marian e differentiatus anum antino describino e sarra se e e e e e e e e e e e e e e e e e e	DDC		S201	1
Q2 Q3		/ 43				2N3565	11
Q3	Transistor S204 or 2N3	041		DDC		S204}	ļ1
D2,3,5	Diode S101			l DDG		2N3641 \(\int \)	
	The state of the s			DDC		S101	3
D4	Zener Diode 3.6v. 1/2 wa	att				IN5227	11
C1, 15	Capacitor 390 pf + 5%			Elmenco	DM-10-391	J	2
C2	-	50v.	-	Paktron		20-50-K	1
C3		50v.		Paktron		033-50-J	1
C4,5	Capacitor $1\mu f + 10\% 3$				CS13BF105		2
C6-10, 14	,	, 100v.			CK06EX103		6
						and the second s	
C11-13	Capacitor 22µf+ 5%	ada sa atau da mana sa masa sa atau sa sa atau sa atau	The same of the sa	Elmenco	DM-10-220	J	3
R10	Resistor 24K + 5% 1	/4 watt			RC07GF24	3J	1
R1-3, 5, 6, 14	Resistor $510 \Omega + 5\% 1/$	4 watt	an a line describer any units and a "mail ages described in the	and the second s	RC07GF51	LJ	66
R8	Resistor $* + 5\% 1/4$	vatt		RC07GF	RC07GF *	J	11_
R9	Resistor 866K + 1%	l/4 watt		and the second s	RN60D8663	F	11
R11	Resistor 39K + 5%1				RC07GF39	3J	1
R12	Resistor 22 M + 5% 1	/4 watt	S. S. San Carlos San		RC07GF22	6 J	1
_R13	Resistor 330 Ω + 5% 1		a sa desperante a company		RC07GF33	IJ	1
_R15	Resistor 750.Ω + 5% 1				RC20GF75	IJ	1,
R16	Resistor 5.1K + 5%		<u> </u>	the same of the sa		2J	1
R17, 18	Resitor $10 \times \pm 5\% 1/$	4 watt	en ele en en en en en	And the second s	RC07GF113		2
	Connector 51 Pin	ment manufacture for our or of the amount of the paper time.		Elco	00-7022-05	61-000-001	1
	* Value to be selected duri	ng test.		Model 7302,			
			DATE	Model 7301,	Serial No. 3		
VOLTAGES	COTAIL CONTINUE	Eade	12/30/68	IIILE		DIGITAL	; t
Pin 26 + 5v.	CIRCUIT CARD 11794	EHB	12/30/68			DEVELOP CORPORA	
I III 20 1 3v.	SCHEMATIC 11792	PPROVED	12/30/68_	CLOCK GE	NERATOR	SHT. NO DPANISO NO	
	11702	PEROVED	12/30/08_	60 C		1 11791	purein \$ 100
	PICTORIAL 11173					1 11/71	1.7

ITEM		DESCRIPTION	MANUFACTURER	PART NUMBER	QUANTITY
M1, 3, 4, 6, 7, 9	Integrated Circuit	, Monostable Multivibrator	Fairchild	U1A960159X	6
M2	Integrated Circuit	, Quad-Two Input Nand Gate		S150)	
			or Signetics	N7400A	1
M5, 8	Integrated Circuit	, Dual-Four Input Buffer	Signetics	N7440A)	
			or T.I.	SN7440N	2
Q1	Transistor	S201	DDC	S201	1
Q2	Transistor	S204 or 2N3641	DDC	S204)	1
				or 2N3641)	
D2, 3, 5		S101	DDC	S101	3
D4.8	Zener Diode	$3.6v. \pm 5\% 1/2 $ watt		1N5227A	2
D6.7	Diode	S121	DDC	S121	2
D9	Zener Diode	5. lv. ±5% 1/2 watt		1N5231A	1 1
Cl	Capacitor	390 pf ± 5%	Elmenco	DM-10-391J	1
C2.3	Capacitor	$.68 \mu f \pm 5\%, 100 v.$	Elpac	Z1R684J	2
			or IMB	XP2B684J	
C4.5	Capacitor	$1 \mu f \pm 10\%$, 35v.		CS13BF105K	2
C6-10, 14, 15,	Capacitor	$.01 \mu f \pm 10\%$, 100v.		CK06BX103K	7
C11-13	Capacitor	22 pf ± 5%	Elmenco	DM-10-220J	3
			Model 7202 G	erial No. 21 and above	+
				erial No. 39 and above	+
VOLTAGES	DETAIL DRAWINGS		ATE TITLE	DIGITAL	
Pin 26 + 5v.	CIRCUIT CARD 11794	CHECKED	CLOCK GEN	VERATOR DEVELOR	
	SCHEMATIC 11792	E. H. B 6-2	4-69 60 Hz Speed		
	PICTORIAL 11793	APPROVED	(160 ns cl		

ITEM	DESCRIPTIO	ON	MANUFACTURER	PART NUMBER	QUANTITY
R10	Resistor 33.2K ±	1%, 1/8 watt	RN55D	3322F	1
R1-3, 5, 14	Resistor 510 ohms	\pm 5%, $1/4$ watt	RC07G	F511J	5
R8	Resistor *** ±5%, 1/4	watt	RC07G	F***J	1
R8 trim	Resistor **± 5%, 1/4		RC07G	[**J	1
R11	Resistor 39K ± 5%	1/4 watt	RC07G	F393J	1
R12	Resistor 510 K ± 5	% 1/4 watt	RC07G	F514J	1
R13		$s \pm 5\%$ 1/4 watt	RC07G	F331J	1
R15		$\pm 5\%$, $1/2$ watt	RC20G	F 751 J	1
R 16		%, 1/4 watt	RC07G	F512J	1
R17, 18		. 1/4 watt	RC07G	F113J	2
R19,6		\pm 5%. $1/4$ watt	RC07G	F751J	22
R20, 21, 22, 23		\pm 5%, $1/2$ watt	RC20G		4
R24	Resistor 22 ohms	± 5%, 1/2 watt	RC20G	F220J	1
					-
				:	
					ļ
	5. 5.				
	Connector 51 Pin		Elco 00-7022	2-051-000-001	1
				A-22-1-2-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1	
			Model 7302, Serial No. 2	21 and above	
			Model 7301, Serial No. 3		
			Middel 1001, Bellul 110. C		1
					1.
	* Value may be changed if	necessary to achieve or	nner test regults		
	** Value to be selected dur		De l'ost roduits.		
	*** Value to be selected dur				
	P	RAWN	TITLE	DIGITAL	DID C
VOLTAGES	DETAIL DRAWINGS	HECKED	CLOCK GENERATOR	· _	MENT
Pin 26 ± 5v	CIRCUIT CARD 11794	CERASOLI 4.28.9	and	CORPORA	
	SCHEMATIC 11792	E.H.B. 6-2469	60 Hz Speed Detector	SHT NO DRAWING NO.	
	PICTORIAL 11793	PPROVED	(160 ns clock)	2/2 1179	1 I
				<u> </u>	

_


ITEM	DESCRIPT	ION	MANUFACTURER	PA	RT NUMBER	QUANTITY
M1, 3, 4, 6, 7, 9	Integrated Circuit, Monos	table Multivibrator	Fairchild	U1A960159X		6
<u>M2</u>	Integrated Circuit, Quad-	Two Input Nand Gate	DDC or Signetics	S150 N7400A		1
M5, 8	Integrated Circuit, Dual-F	Four Input Buffer	Signetics or T.I.	N7440A) SN7440N)		2
Ql	Transistor S201		DDC	S201		1
Q2	Transistor S204 or	2N3641	DDC	S204 r 2N3641		1
D2, 3, 5	Diode S101		DDC	S101		3
D4,8 -D6,7 D9	Diode S121	5% 1/2 watt	DDC	1N5227A S121 1N5231A		2 2 1
Cl	Capacitor 390 pf ±	5%	Elmenco	DM-10-391J		1
C2, 3	Capacitor , 68 μf ±	5%, 100v.	Elpac or IMB	Z1R684J XP2 B684J		2
C4, 5 C6-10, 14, 15		10%, 100v.		CS13BF105K CK06BX103K		7
C11-13	Capacitor 22 pf ± 5	5 % 	Elmenco	DM-10-220J		3
				Serial No. 28 an Serial No. 79 an		
VOLTAGES	DETAIL DRAWINGS	CHECKED 4.28	CLOCK GEN	TERATOR D	GITAL	M'E N T
Pin 26 + 5v.	SCHEMATIC 11792	APPROVED E. H. B. 6-24		Detector	D. DRAWING NO.	T I O N
	PICTORIAL 11793	APPROVED	160 ns clock)	1/2		74 D


ITEM	DESCRIPTION		MANUFACTURER	PART NUMBER	QUANTITY
R10	Resistor 39.2K ± 1%, 1	/8 watt	RN55D3	922F	1
R1-3,5,14	Resistor 510 ohms ± 5%		RC07GI		5
R8	Resistor ***±5%, 1/4 watt		RC07GF		1
R8 trim	Resistor **± 5%, 1/4 wat	t e	RC07GI	`**J	1
R11	Resistor 39K ± 5% 1/4	watt	RC07GI		ī
R12	Resistor 510K ± 5% 1/4	watt	RC07GI	-514J	1
R13	Resistor 330 ohms $\pm 5\%$	1/4 watt	RC07GI		1
R 15	Resistor 750 ohms ± 5%		RC20GF	-	1
R 16	Resistor 5. $1K \pm 5\%$, $1/$	4 watt	RC07GI		ı
R17, 18	Resistor $11K \pm 5\%$, $1/4$	watt	RC07GF		2
R19,6	Resistor 750 ohms ± 5%	6. 1/4 watt	RC07GF		S
R20, 21, 22, 23	Resistor 27 ohms ± 5%,	1/2 watt	RC20GF	270 J	4
R24	Resistor 22 ohms ± 5%	1/2 watt	RC20GF	7220J	11
	Connector 51 Pin		Elco 00-7022	-051-000-001	1
			Model 7302, Serial No.	28 and above	
			Model 7302, Serial No.		
			Woder 1001, Berrar 110.	io and above	<u> </u>
					†
	* Value may be changed if nece	seary to achieve no	ther test regults		
	** Value to be selected during to		DOL LOGI TOBUILD.		
	*** Value to be selected during to				
voltages Pin 26 + 5v	DETAIL DRAWINGS CHECKED CHECKED APPROVED	ASOU 4.28.9 4.8. 6-24.69	CLOCK GENERATOR and 50 Hz Speed Detector	DIGITAL DEVELOP CORPORA	MENT
	PICTORIAL 11793		(160 ns clock)	2/2 DRAWING NO.	4 D

ITEM	DESCRIPTION	MANUFACTURER	PART NUMBER	GUANTITY
M1,3,4,6,7,9	Integrated Circuit, Monostable Multivibrator	Fairchild	U1A969159X	6
M2	Integrated Circuit Quad-Two Input Gate	ODDC	S150 7	1
		or Signetics	N7400A }	1
M5,8	Integrated Circuit, Dual-Four Input Buffer	(Signetics	N7440A 7	
		or T.I.	SN7440N}	2
er en				-
Q1	Transistor S201	DDC	S201	11
Q2	Transistor 2N356		2N3565	11
Q3	Transistor S204 or 2N3641	_DDC	S204 ·)	1
- White is the substitute about the substitute and the substitute and the substitute and the substitute about the substitute and the substitute about the substitute and the substitute about the subs			or 2N3641	
D2,3,5	Diode S101	DDC	S101	3
D4	Zener Diode 3.6v. 1/2 watt		IN5227	<u> </u>
C1, 15	Capacitor 390 pf + 5%	Elmenco	DM-10-3911	2
C2	Capacitor $12\mu f + 10\%$ 50v.	Paktron	MPC600-120-50-K	1
C3	Capacitor $.033\mu f \pm 5\% 50v$.	Paktron	PCR700- 033-50-I	11
C4,5	Capacitor luf + 10% 35v.	l	S13BF105K	2
C6-10, 14	Capacitor .01, £ + 10%, 100v.		CK06EX103K	6
C11-13	Capacitor 22Nf+ 5%	Elmenco	DM-10-220J	3
R10	Resistor 24K + 5% 1/4 watt	Limenco	RC07GF243J	1
R1-3, 5, 6, 14	Resistor 510 \Omega + 5\% 1/4 watt		RC07GF511J	6
R8	Resistor * + 5% 1/4 watt	RC07GF	RC07GF * J	1
R9	Resistor * ± 5% 1/4 watt		RC07GF*J	1
_R11	Resistor 39 K + 5% 1/4 watt		RC07GF393J	1
R12	Resistor 22 M + 5% 1/4 watt		RC07GF226J	1
R13	Resistor $330\Omega + 5\% 1/4$ watt		RC07GF33lJ	1_1
R15	Resistor 750Ω+ 5% 1/2 watt		RC20GF75IJ	<u> </u>
R16	Resistor 5.1K + 5% 1/4 watt		RC07GF512J	
R17, 18	Resitor $11 \times + 5\%$ 1/4 watt		RC07GF113J	2
	Connector 51 Pin	Elco	00-7022-051-000-001	1_1
	* Value to be selected during test. R8 must be b	etween 5.1K & 3	39K.	<u> </u>
		etween 820K and		
VOLTAGES	DETAIL DRAWINGS CERASOLI 4-7-65	TITLE	DIGITAL	민은
	CMECKER	CLOCK GE	NERATOR DEVELOP	1~
Pin 26 + 5v.	CIRCUIT CARD 11794 E.A.B. 4-9-69	•		TION
e e e e e e e e e e e e e e e e e e e	OCHEMATIC 11792 [1] Schmidt 4/9/69	50 Hz Speed	1 Detector SHT NO DRAWING NO.	
	PICTORIAL 11793		1 11874	
		adal 1/202 Sama	No. 27 and below	FORM OO


Model 7302, Serial No. 27 and below Model 7301, Serial No. 78 and below


FORM 006





ITEM	DESCRIPTION	MANUFACTURER	FART NUMBER	QUARTITE
R1-5,16-20,25,26	Resistor 390 Ohms ± 5% 1/4 W		RC07GF391J	26
	Resistor 5.1K Ohms ± 5% 1/4 W		RC07GF512J	8
R8	Resistor 510 Ohms ± 5% 1/4 W	A SU COMMENT AND A SUMMER OF THE SECOND COST OF THE	RC07GF511J	1
R9, 27	Resistor 2.4K Ohms ± 5% 1/4 W	A STATE OF THE PARTY OF THE PAR	RC07GF242J	4
R10,11	Resistor 4.7KOhms ± 5% 1/4 W	The same and the s	RC07GF472J	2
R12	Resistor 1.2K Ohms ± 5% 1/4 W		RC07GF122J	1
R13	Resistor 1.0K Ohms ± 5% 1/4 W		RC07GF102J	1
R14	Resistor 180 Ohms ± 5% 1/4 W		RC07GF181J	1
R15	Resistor 330 Ohms ± 5% 1/4 W		RC07GF331J	1
R23, 24	Resistor 100 Ohms ± 5% 1/2 W		RC20GF101J	2
T1,2	Transformer	Technitrol	1ZKHA	4
D1-11	Diode S101	DDC	S101	15
D12	Zener Diode 12 volt ± 5% 1 W	Motorola	1 N4742A	1
D13	Zener Diode 6 volt ± 5% 1/2 W	Motorola	1N5 233 B	1
Q1,2	Transistor S201	DDC	S201	2
Z1,2	Integrated Circuit, Hex Inverter	Signetics	N8H90A \	2
		or Fairchild	U6A901659X	
A1, 2	Integrated Circuit, Diff. Comparator	Motorola	MC1710C	4
		or Fairchild	U5B771039X }	
C1,2,6,7	Capacitor .0027 uf ± 5%	Paktron	PCR-330-0027-50-J	8
C3, 4, 5, 8, 9	Capacitor .047 uf -20, +80% 16V	Sprague	HY 435	9
C10, 13, 16	Capacitor 1 uf ± 10% 35V		CS13BF105K	3
C11, 12, 14, 15, 17	,18 Capacitor .01 uf -20,+80% 100V	Erie	805-000-X5V0 103Z	6
C19, 20	Capacitor 390pf ±5%	Elmenco	DM10-391J	2
	Washer, Teflon (.10 o.d. x.046 i.d. x.015 thk.)		Qty: As	required
	Connector 51 pin	Elco	00-7022-051-000-001	1
		and the state of t		
			Property and the second section of the section of the second section of the sect	
VOLTAGES	DETAIL DE ANIMOS EHB 10-22-68	TITLE	DIGITAL	C C C C C C C C C C
+18 V, Pin 24	CIRCUIT CAND 11806 CHECKED Eade 10/12/68		DEVELOP	
+ 5 V, Pin 26	APPROVED	1		
-12 V, Pin 28	SCHEMATIC 11804 E 10-23-68	READ AMPLIFI	1 1	
	PICTORIAL 11805 10/23/68		1 1180)3 C






HEM	DES	CRIPTION	MANUFAC TURER	PART NUMBER	QUANTIT
C8, 10		20% 35 V		CS13AF010M	2
C2, 3	Capacitor 51 pf ±	5% 500 V	Elmenco	DM-10-510J	4
C1, 4	Capacitor 150 pf ±	5% 500 V	Elmenco	DM-10-151J	4
C5, 6		5% 500 V	Elmenco	DM-10-391J	4
c9, 11	Capacitor .01 μf +	80%-20% 100 V	Erie	805X5V103Z	2
C7	Capacitor . 1 µf +80	-20% 12V	Erie	5655-000 YSFO 104M	1
D1-4, 6-13,15	. 18.				
25-37,	Diode S101		DDC	S101	63
D23, 24	Diode 1N483			1N483	4
D5, 14	Diode, Zener 1N4370	A-		1N4370A	4
D41	Diode, Zener 1N3016			1N3016A	1.
D39	Diode		Hughes	HMN9502	1
D19-22	Diode S121		DDC	S121	4
	Connector 51 Pin		Elco	00-7022-051-000-001	1
Q1, 2, 3, 10, 12 14 Q4, 11	Transistor 2N708 Transistor 2N3250			2N708 2N3250	13
Q6-9	Transistor 2N2537			2N2537	8
Q5	Transistor 2N3135			2N3135	2
	Transimount		Circuit Structure	es Lab #88000	12
	11 times mount				
VOLTAGES.	LFIA. DRAWINGS	H.L.W. 9-9	DATE FILE		0 <u>10</u>
-	GETAL DRAWINGS	H. L. W. 9-9	0-64	DEVELOP	MENT
+18 V D.C.		H. L. W. 9-9 E. I. M. 9-2		DEVELOP	MENT


ITEM		DESC	RIPTION			MANUFACTURER	PART NUMBER	QUANTITY
R16, 26	Resistor	430 ohm	±5%	1/2 wa	tt		RC20GF431J	4
R4, 7, 14, 28, 31				:				
35	Resistor	1300 ohm	±5%	1/2 wa	tt		RC20GF132J	12
R3, 10	Resistor	1500 ohm	±5%	1/2 wa			RC20GF152J	4
R1. 13. 34	Resistor	1800 ohm	±5%	1/2 wa	tt		RC20GF182J	5
R5, 8, 12, 15, 36	Resistor	2K	±5%	1/2 wa			RC20GF202J	9
R29. 32	Resistor	2200 ohm	±5%	1/2 wa	tt		RC20GF222J	4
R17, 27	Resistor	3300 ohm		1/2 wa			RC20GF332J	4
R30, 33	Resistor	4700 ohm	±5%	1/2 wa	tt		RC20GF472J	4
R2, 11	Resistor	5100 ohm		1/2 wa			RC20GF512J	4
R6. 9	Resistor	24K	±5%	1/2 wa			RC20GF243J	4
R18, 20, 22, 24	Resistor	250 ohm			either/	Sprague	240E2515	8
					/or		TYPE 2X	
R21, 23	Resistor	3K	±5%	1/2 was	t		RC20GF302J	4
R19, 25	Resistor	5.1 ohm	± 5%	1/2 wat	t		RC20GF5R1J	4
Tl	Transforme					Technitrol	1ZPHA	2
	Washer, Te	eflon (. 10 O.	$D. \times .04$	6 I.D. x.	015 thk)			166
								1
				· · · · · · · · · · · · · · · · · · ·				
			DRAWN		DATE	TITLE		DID
VOLTAGES	DETAIL	DRAWINGS		1. L. W.	9-9-64		DIGITAL	DID C
+18 V D.C.	CIRCUIT CARD #	11316	CHECKED	E. I. M.	9-21-64	WRITE AMPLIFIER	DEVELOP	
J		11326	APPROVED				CORPORA	TION
			APPROVED	R.R.C.	9-21-64		SHT. NO. DRAWING NO.	F
-12 V D.C.	PICTORIAL #	11336	AFFROVED				2	*11306
						*DEDI ACEC DUC NO		FORM ()


ITEM	DESCRIPTION		MANUFACTURER	PART NUMBER	QUARTETY
C1, C3	Capacitor, Tantalum	l ufd 35 V		CS13BF010M	2
C2,4,5,6,7,8	Capacitor, Disc Ceramic	.01 ufd	ERIE	805X5V103Z	6
Rl	Resistor	82 ohms, 5W ±3%	DALE	Type GL-6	1
R2	Resistor	1.2K		RC20GF122J	16
I.C.1, I.C.3 &					
I. C. 5-8	Integrated Circuit - Quad 2		DDC	S152	6
I. C. 2, I. C. 4	Integrated Circuit - Quad 2	input Nand Gate	DDC	S170	2
Dl	Diode, Zener	5.1V, 1 W, ±5%	Motorola	IN4733A	1
Q1	Transistor			2N3641	16
	Connector	51 Pin	Elco	00-7022-051-000-001	1
	Washer, Teflon . 10 O.D. x	.046 I.D. x.015 thk			16
	Transimount		Ckt. Structure	es Lab. 88000	16
VOLTAGES	DETAIL CHANGE 03	Eade 3/20/68	TITLE	DIGITAL DEVELOP	<u>D!o</u>
+18V	CIRCUIT CARD 11660	Earle 3/20/68 C. H. EUTLER 3-20-68		CORPORA	
		5, H. EUILER 3-20-68	DECODE D	1 11661	



FEV.	prscate non	er der er e	MANUFACTURER	PART NUMBER	QUANTITY
R1, 11	Resistor, 2.4 K ohm, ±5%, 1/2 w	att		RC20GF242J	2
R2, 12	Resistor, 5.1 K ohm, ±5%, 1/2 w	att	And Antiques and the Committee of the Co	RC20GF512J	2
R3, 10, 13	Resistor, 1.3 K ohm, ±5%, 1/2 w	att		RC20GF132J	10
R4	Resistor, 1.8 K ohm, ±5%, 1/2 w	att		RC20GF182J	1
R5, 6	Resistor, 100 ohm, ±5%, 1/2 wat	t	The state of the s	RC20GF101J	2
R7	Resistor, 240 ohm, ±5%, 1/2 wat		C TO CONTRACT OF THE PARTY OF T	RC20GF241J	1
R8	Resistor, 1 K ohm, ±5%, 1/2 wat	t		RC20GF102J	8
R9	Resistor, 4.3 K ohm, ±5%, 1/2 w	att		RC20GF432J	8
R14	Resistor, 750 ohm, ±5%, 1/2 wat	t	A CONTROL OF THE CONTROL OF THE PROPERTY OF THE CONTROL OF THE CON	RC20GF751J	1
D6	Diode	THE PROPERTY OF THE PROPERTY O	DDC	S121	1
D1-5, 8-14	Diode	An extra property of the control of	DDC	S101 or IN914	19
D7	Diode, Zener, 4.3 volt ±5%	THE THE PARTY OF T		IN4731A	1
D15	Diode, Zener, 3.6 volt ±5%			IN4729A	1
Q1, 2, 5, 6,	Transistor		DDC	S201 or 2N4275	11
Q3, 4	Transistor			2N3250	99
C1-3	Capacitor, 1 mfd, ±20%, 35 volt		CS13AF010M	3	
DLl	Delay Line, 250 ohm, 12.5 n sec	PCA	DL250L-,25T-2750	1	
	Connector, 51 Pin	Elco	00-7022-051-000-001	1	
	Washer, Teflon (.10 O.D. x .046]			60	
					erananinga er enin efter et efter et en en
	- 				
	DRAWN C	J.C. 7-21-67	TIFLE	DIGIZAL	olo Tia
VOLTAGES	The control of the c	<u> </u>	DEVELOR		
+18 VDC	GIPCUIT CAPO 11550 E. H.	B. 17-21-67	DELAY CIR	CUIT CORPORA	TICS
-12 VDC	SCHEMATIC 11645	12 7-24-12		SOT, RE CARL C DO	
	PICTORIAL 11650		n consideration	1 11640	
the new measurement of the scheduling of the section for	garante antico e con anterior da casa e de productiva y a reconstruir e e e e entre de casa e de la construir	eranomical ambient consideration. The separate consideration in consideration in an angle of some of	A construction measure in the property construction, in a construction of the const	Page I of	maken in the second

ITEM		DESCRIPTION	MANUFACTURER	PART NUMBER	QUANTITY
R1, R3, R7	Resistor	2K 1/2 W 5%		RC20GF202J	3
R2	Resistor	4.7K 1/2 W 5%		RC20GF472J	1
R4, R5	Resistor	220 Ohms 7 W	Sprague	244E 2215	2
R6	Resistor	5K 5 W	Sprague	243E5025	1
R8	Resistor	600 Ohms 7 W	Sprague	244E 6015	1
Dl Thru Dl2	Diode	600v PIV 1A		IN4385	12
D13	Diode	4-layer, 8-12v		S120	1
Q3	Silicon Controlle	ed Rectifier		S205	1
Q1, Q2	Silicon Controlle	ed Rectifier		S208	2
	Transistor Pad		Milton Ross	10197	3
	Terminal		Cambion	1245-2	9
VOLTAGES	DETAIL DRAWINGS	Eade 3/28/6		DIGITAL IS DEVELOR	IC.
	CIRCUIT CARD 11696	Ende 3/28/6	SWITCH	DEVELOP CORPORA	TION
	PICTORIAL 11698	E. H. BUTLES 3-29-6	8	SHT. NO. DRAWING NO.	






I. ALL DIODES CATHODE TO BOARD.

NOTES ---

			and the first town and the second			L
	Eade	3-8-68	CVACUDANCUE	OWNER	DIGITAL DE	
	tel many		SYNCHRONOUS	5WIICH	DEVELOPMENT	
l	4 11 11				CORPORATION	
1	A STATE OF THE STA	-25-66	PICTORIAL / SCHE	MATIC	SHT NO CHO NO	1
					<i>I</i> 11697/11698	

ITEM	DESCRIP		MANUFACTURER	PART NUNGER	QUANTILY
R1, R2	Resistor 1.5K ±5%	1/2 watt		RC20GF152J	2
R3-R10	Resistor 1K ±5%	1/2 watt		RC20GF102J	8
Cl	Capacitor .01uf +80	0%-20% 100V	Erie	805-000-X5V0 103Z	1
C1-D26	Diode		DDC	S121 Matched	26
Q1-Q8	Transistor		Fairchild	EN3502	8
	Terminal		Lerco	#5020B	6
					-
	411				
			Model 7302, Ser Model 7301, Ser	rial No. 39 and below rial No. 66 and below	
VOLTAGES	DETAIL DRAWINGS CIPCUIT CARD 11821	CHECKED E. H. 12. 10-25-68	"X" AMPLIFIE	DIGITAL DEVELOPI	
	PICTORIAL 11820	APPROVED Schmid & 10/25/68		SHT. NO. DRAWING NO.	A



ITEM	DES	CRIPTION	MANUFACTURER	PART NUMBER	QUANTITY
R1, R2	Resistor 1.5K ±5%	1/2 watt		RC20GF152J	2
R3-R10	Resistor 1K ±5%	1/2 watt		RC20GF102J	8
R11-R18	Resistor 1.5K±5%	1/8 watt	RCO5GF15	27	8
Cl	Capacitor .0luf	+80%-20% 100 V	Erie	805-000-X5V0 103Z	1
C1-D26	Diode		DDC	S121 Matched	26
Q1-Q8	Transistor		Fairchild	EN3502	8
	Terminal		Lerco	#5020B	6
	Terminal		Cambion	#2089-2	12
			Model 7302, Ser	ial No. 40 and above	
			Model 7301, Ser	ial No. 67 and above	
VOLTAGES	DETAIL DRAWINGS	E. H B /0-25	TE TITLE	DIGITAL Develope	DID C
	CIRCUIT CARD 11821	E.H. 13. 10-25.	'X" AMPLIFIE	R CORPORA	
	SCHEMATIC 11819	APPROXIG /schinist /9/2	5/68	SHT. NO. DRAWING NO.	
	PICTORIAL 11820	APPROVED		1 11818	D

