

OPERATING AND SERVICE MANUAL

2770A 2771A 2770A-01 2771A-01 DISC MEMORY

FOREWORD

This manual provides operating and maintenance instructions for the magnetic Memory System Model 7301 (Part No. 13870) and Model 7302 (Part No. 13770), manufactured by Digital Development Corporation, San Diego, California. Hewlett-Packard assigned model numbers and options are as follows, and this manual provides information on all versions:

Model/Option	Storage Capability and Input Freq.	
2770A	3 Megabits, 60 Hz (expandable to 6 megabits)	
2770A-01	6 Megabits, 60 Hz (non-expandable)	
2771A	6 Megabits, 60 Hz (expandable to 12 megabits)	
2771A-01	12 Megabits, 60 Hz (non-expandable)	

The Disc Memories described in this manual are manufactured for general data storage and are designed to interface with the Hewlett-Packard 2115 and 2116 Computers. The Disc Memories are modular, high-capacity, rapid access digital data memory systems containing the necessary electronics for address decoding, generation of timing and control signals, and recording and recovering data. They employ a proven non-contact head-per-track design for fast access and continued reliable operation.

When requesting further information or assistance in the effective utilization of the Disc Memory, please refer to specific model, part, and serial number of individual units.

This manual was printed by permission of the Digital Development Corporation.





TABLE OF CONTENTS

Section			Page
1	GENE	ERAL DESCRIPTION	1-1
	1.1	Introduction	1-1
	1.2	Description	1-1
		1.2.1 Memory Unit	1-1
		1.2.2 Disc Memory Assembly	1-1
		1.2.3 Disc Housing	1-1
		1.2.4 Rotating Assembly	1-6
		1.2.5 AC Drive Motor	1-6
		1.2.6 Discs	1-6
		1.2.7 Recording Heads	1-7
		1.2.8 Data Headplate Assembly	1-7
		1.2.9 Timing Head Assembly	1-7
		1.2.10 Baseplate Assembly	1-9
		1.2.11 Front Panel Assembly	1-9
		1.2.12 Electronics Assembly	1-9
	1.3	Specifications	1-11
2	IÑSTA	ALLATION AND OPERATION	2-1
	2.1	Introduction	2-1
	2.2	Receiving Data	2-1
		2.2.1 Handling and Unpacking the Equipment	2-1
		2.2.2 Inspection	2-1
	2.3	Equipment Dimensions	2-2
	2.4	Installation	2-2
		2.4.1 Tools Required	2-2
		2.4.2 Installation Procedures	2-3
	2.5	Cable Interconnections	2-3
	2.6	Operation	2-7
		2.6.1 Controls and Indicators	2-7
	2.7	Energizing the Unit	2-8
3	PRIN	CIPLES OF OPERATION	3-1
	3.1	Introduction	3-1
	3.2	Electromechanical Description	3-1
		3.2.1 Environmental Gas System	3-1
		3.2.2 Head Actuation Pressure System	3-4
		3.2.3 Electrical Control System	3-6



TABLE OF CONTENTS (Cont)


Section			Page
3	3.3	System Electronics Description	3-11
(Cont)		3.3.1 Phase Modulation Recording	3-11
		3.3.2 Clock and Timing Signals	3-12
		3.3.3 Write Logic	3-14
		3.3.4 Write Amplifier Operation	3-16
		3.3.5 Addressing and Headplate Organization	3-22
		3.3.6 Read Logic	3-31
		3.3.7 Strobe Selection	3-37
		3.3.8 Combination of Data A + Data B	3-37
	3.4	System/Controller Interface	3-40
		3.4.1 Functional Block Diagram	3-40
		3.4.2 Principles of Operation	3-43
4	CIRC	UIT BOARD SPECIFICATIONS	4-1
	4 1	Tutura durati an	4 1
	4.1	Introduction	4-1
		Write Amplifier 11306	4-2
		Delay Circuit 11640	4-6
		Decode Driver 11661	4-8
		Clock Generator and Speed Detector 11791/11874	4-10
		Read Amplifier 11803	4-13 4-15
		Linear Data Preamplifier 11807	4-15 4-16
		Line Terminator 11815	4-16
		"X" Amplifier 11818	4-19
5	MAIN	TENANCE	5-1
	5.1	Introduction	5-1
	5.2	Preventive Maintenance	5-1
		5.2.1 Helium Bottle Replacement	5-1
		5.2.2 System Purging	5-2
	5.3	Corrective Maintenance	5-3
		5.3.1 Pressure Switch Assembly Adjustments	5-3
	5.4	Troubleshooting	5-6
		5.4.1 Leak Detection	5-6
		5.4.2 Troubleshooting the Environmental Gas	
		Supply System	5-6
		5.4.3 Troubleshooting the Head Actuation	
		Pressure System	5-6





TABLE OF CONTENTS (Cont)

Section				Page
5		5.4.4	Troubleshooting the Electronic System	5-8
(Cont)	5.5	Replace	ement Procedures	5-17
		5.5.1	Cover Removal	5-17
		5.5.2	Data Headplate Assembly Replacement	5-17
		5.5.3	Headplate Diodes	5-17
		5.5.4	Dump Valve Replacement	5-17
		5.5.5	Pressure Relief Valve Replacement	5-18
		5.5.6	Head Actuation Pressure Pump Replacement	5-18
		5.5.7	Pump Capacitor Replacement	5-19
		5.5.8	Pressure Pump Check Valve Replacement	5-19
		5.5.9	Timing Head Assembly Replacement	5-19
		5.5.10	Swagelok Fitting Installation	5-19
6	ENGI	NEERING	DRAWINGS AND PARTS LISTS	6-1
	6.1	Introduc	ction,	6-1
	6.2			6-2





Page iv

LIST OF TABLES

<u>Table</u>		Page
1-1	Specifications	1-12
2-1	Equipment Dimensions and Weights	2-2
2-2	List of Tools and Accessories Required for Installation	2-2
2-3	Cable Functions	2-5
2-4	Cable Connector Part Numbers	2-6
3-l	"X" Line Address Location	3-27
3-2	"Y" Line Address Location	3-29
5-l	Electronics System Troubleshooting Procedure	5-10
6-l	Difference Data	6-1





LIST OF ILLUSTRATIONS

Figure		Page
1-1	Major Components, Magnetic Memory System	1-2
1-2	Major Components Located Under Baseplate Assembly	1-4
1-3	Typical Rotating Assembly	1-5
1-4	Data Headplate Assembly	1-8
1-5	Timing Head Assembly	1-8
1-6	Baseplate Assembly	1-10
2-1	Interconnecting Cable Diagram	2-4
2-2	Front Panel	2-8
3-1	System Block Diagram	3-2
3-2	Environmental Gas Supply Diagram	3-3
3-3	Head Actuation Pressure System	3-5
3-4	Schematic-Synchronous Switch	3-7
3-5	System Control Wiring	3-8
3-6	Phase Modulation Recording Method	3-12
3-7	Clock Generation Timing	3-13
3-8	Clock Generation Circuits A and B	3-13
3-9	Separation of NRZ Data from Controller into Two Data Lines	3-15
3-10	Timing for Data Separation	3-16
3-11	Write Enable/Disable Gates	3-17
3-12	Write Head Current Drivers	3-19
3-13	Write Amplifier Push-Pull Operation	3-20
3-14	Write Current Waveforms	3-21
3-15	16 R/W Heads with Common X Amp (1/4 Headplate)	3-23
3-16	Block Diagram of Typical Headplate	3-24
3-17	Headplate Organization	3-25
3-18	Address Decoding	3-26
3-19	Headplate Versus Address Location Diagram	3-32
3-20	Read/Write/Select Block Diagram	3-33
3-21	Read/Write/Select Schematic	3-35
3-22	Not Used	3-36
3-23	Strobe Select Circuitry	3-38
3-24	Functional Block Diagram	3-41
_		

Section 1

D D



SECTION 1 GENERAL DESCRIPTION

This manual contains operating and maintenance instructions for Magnetic Memory System Model 7301 and Model 7302 manufactured by the Digital Development Corporation. The Magnetic Memory System is a modular, high-capacity, rapid access, digital data memory system designed for use in random-access computer applications.

The Model 7301 and 7302 include all-silicon electronic circuitry for reading, writing, track selection, and generation of timing signals. All input and output signals interface with the intended computer system at integrated circuit logic levels.

The Magnetic Memory System provides unique non-contact head-per-track design for fast access and reliability. The combination read/write heads are organized in groups of 64 with each group servicing one disc surface. The heads never touch the recording surface and are basically insensitive to shock and vibration. No head adjustments or calibration of the pneumatically actuated heads are required.

The headplates are completely interchangeable. Modular system design of multiple discs and heads regulates the initial capacity of the system and provides the expansion capability required for computer usage.

1.2 DESCRIPTION

1.1 INTRODUCTION

1.2.1 MEMORY UNIT

The memory unit, Figure 1-1 and 1-2, consists of a disc memory assembly, baseplate assembly, electronics assembly, and front panel assembly. The memory unit is shock-mounted within a sealed helium filled cover sustained by an integral gas supply cylinder. This hermetically-sealed cover provides a controlled environment to protect the memory unit from moisture or any contaminating elements which might alter the performance or reliability of the equipment. The helium environment also increases the reliability and operating life of the bearing lubricant by eliminating oxidation.

$1.2.2 \; \frac{\rm DISC\, MEMORY}{\rm ASSEMBLY}$

The disc memory assembly is a rotating hub, driven by a direct-coupled ac motor, with up to four magnetic discs precisely mounted on the rotating hub as shown in Figure 1-3. Each head-plate is precisely aligned to the disc surface by factory set eccentrics mounted on the disc housing. This design combines the high-storage capacity of magnetic discs with the speed and reliability of a drum memory.

1.2.3 DISC HOUSING

The rotating assembly, including hub, discs, bearings and bearing housings, and ac motor are enclosed in a machined-aluminum disc housing. The disc housing is mounted on four shock-mounted posts on the baseplate assembly. The bottom section of the disc housing

MAGNETIC MEMORY SYSTEM

Page 1-2 Section 1

BEARING CAP AND COVER MAGNETIC DRUM SPEED PICK-UP HEAD DRUM HOUSING OVER TEMPERATURE THERMOSTAT HEADPLATE HEADPLATE DIODE BOARD PRESSURE SWITCH SHOCK MOUNT INDICATOR PANEL CIRCUIT CARDS SYNCHRONOUS SWITCH SHIPPING BRACKETS FRONT VIEW (Remove for Installation)

D D

Figure 1-1. Major Components, Magnetic Memory System (Sheet 1 of 2)

Section 1









Figure 1-1. Major Components, Magnetic Memory System (Sheet 2 of 2)



Page 1-5 Section 1




Figure 1-3. Typical Rotating Assembly

contains the motor stator winding and also serves as a mount for the lower bearing housing. The top end plate, with upper bearing housing, fits on top of the disc housing. Headplate openings are spaced at intervals around the housing for mounting data and timing head assemblies. Two eccentric locating pins, which align the data headplate with the disc surface, are installed in the housing at each headplate opening. Each data headplate assembly is pressure-actuated through a chamber drilled in the drum housing.

No field adjustments are required for recording heads. If adjustments are attempted, serious damage may result to the equipment.



system is not to be confused with the head actuation pressure system. The environmental gas supply is received from a sustaining gas supply bottle external to the sealed cover and provides the controlled helium atmosphere for the unit.

The helium gas inlet fitting from the environmental gas supply is located on the base of the drum housing. This gas supply

The hub of the rotating assembly is a machined-aluminum drum approximately 8-1/2 inches in diameter as shown in Figure 1-3. The periphery of the hub is precision-machined so the magnetic discs, with an inside diameter of approximately 8-1/2 inches, may be fastened to the machined surfaces on the hub. Stainlesssteel spindle shafts extending from the hub form the supporting and driving member of the rotating assembly. The induction motor rotor is mounted to the bottom shaft which rotates on a precision ball bearing. The ball bearing is mounted in a housing at the bottom of the disc housing. The top shaft of the rotating

assembly extends approximately one inch above the top end plate and rotates on a pair of precision ball bearings mounted in a

housing in the top end plate.

The ac drive motor is a specially designed, integral inductiontype motor that operates from a 115 VAC, single-phase, 50/-60 Hz power source. Running power consumption is from 60 to 75 volt-amperes, depending on the number of heads mounted in the unit. The rated power factor is 0.8. The speed of rotation is a nominal 3450 rpm, with 4% slip maximum. An over-temperature thermostat is contained within the stator winding of the motor.

Four magnetic disc rings are mounted to the disc hub. The aluminum discs, approximately 12 inches in diameter, are coated with a nickel-cobalt plating of controlled thickness, uniformity and magnetic properties. Both flat surfaces of the disc are used for recording data. Sixty-four data tracks may be recorded on each side of a disc for a total of 128 tracks per disc. Each track is approximately 0.010-inch wide and tracks are spaced on 0.018 centers. The shortest, or inner, track has a circumference of approximately 30 inches. Timing heads operate on the periphery of one of the discs used for recording timing tracks.

1.2.4 ROTATING

1.2.5 AC DRIVE MOTOR

1.2.6 DISCS

$1.2.7 \frac{\text{RECORDING}}{\text{HEADS}}$

1.2.8 DATA HEAD-PLATE ASSEMBLY The recording heads are hydrodynamic, gas-bearing type, flying heads. The recording heads are pneumatically actuated into recording position when the disc has reached operating speed. In recording position, the heads fly at a nominal spacing of 100 microinches from the recording surface. In nonoperating position, the heads rest approximately 0.003 inches from the recording surface. The heads never touch the recording surface at any time. There is one recording head pole piece and winding for each track on the disc. Recording heads are assembled in groups of four heads, termed a headblock. Each block of four heads forms its own individual flying unit.

Data heads are organized into groups of 64 heads per data headplate assembly, Figure 1-4. The data headplate assembly contains 16 individual headblocks of 4 heads per block. Each data headplate assembly services one complete disc surface. Head-selection diodes are mounted within the data head assembly on a circuit board which also connects the heads to the head harness wiring by means of individual taper pin connectors.

There are two similar data headplate assemblies. Data headplate 13145-1 services the upper surface of a disc and data headplate assembly 13145-2 services the lower disc surface. The machined mating surface of the headplate assembly engages the two eccentric locating pins on the outer diameter of the drum housing. These locating pins accurately position the data head assembly relative to the disc. Data head assemblies are interchangeable without adjustments.

No field adjustments are required for the magnetic heads. If adjustments are attempted, serious damage may result to the equipment.

$1.2.9 \frac{\text{TIMING HEAD}}{\text{ASSEMBLY}}$

Timing signals are recorded with a timing head assembly, Figure 1-5. The timing head assembly is used for both the master set of timing signals and the spare set of timing signals. Each timing head assembly has one flying headblock containing four heads for recording on four timing tracks. The tubular timing head assembly is mounted on the drum housing by a timing head mount that controls the spacing and attitude of the timing headblock. Timing head assemblies are not adjustable and cannot be changed in the field. The assembly receives its head actuation pressure from a small inlet tube connected to the head actuation pressure manifold.






Figure 1-4. Data Headplate Assembly




Figure 1-5. Timing Head Assembly



Each timing head contains an individual harness wired directly to the timing preamplifier inputs located on the top end plate of the drum housing. Each timing preamplifier controls two timing heads, the master and spare, which are switch-selected from the relay mounting board.

1.2.10 BASEPLATE ASSEMBLY

The baseplate assembly, Figure 1-6, is the main structural member on which all major assemblies of the magnetic memory system are mounted. The baseplate is slide mounted for ease of installation in a standard 19-inch equipment rack. All pneumatic and electrical connections to the disc assembly are made through hermetically-sealed connectors and helium-gas fittings in the baseplate. A neoprene gasket, inserted in a groove in the upper surface of the baseplate, provides a hermetic seal between the baseplate and the cover. The cover is bolted to the baseplate. The components of the head actuation pressure system and pressure system plumbing are mounted on the top of the baseplate. Two electronic synchronous switch assemblies, which actuate the pressure pump and the dump valve from the 115 VAC power line, are also mounted on the top of the baseplate. These switch assemblies eliminate the generation of electrical noise transients when the pump or dump valve is switched on or off.

The helium supply system, including the sustaining helium supply bottle, regulator, bottle pressure gauge, and sealed-enclosure pressure gauge, is mounted on the under side of the baseplate. The pressure relief valve in the baseplate controls the pressure within the sealed cover by actuating if pressure rises above approximately two psi. The motor start/run capacitors, relay board assembly, input-output electrical connectors, front panel assembly, and electronics assembly are also mounted beneath the baseplate.


The front panel assembly contains lamps which indicate the status of the pressure and temperature within the memory system. The front panel contains the following controls and indicators: Motor Reset Switch; Motor Power on Indicator; Drum Speed Low Indicator; Drum Temperature High Indicator; and Head Actuation Pressure Low Indicator.

The electronics assembly comprises a circuit card rack, connectors, circuit cards, and wiring. Silicon solid-state circuit components are used exclusively. The electronics assembly functionally provides the read/write operation, track selection and generates required timing signals. A standard 51-pin Elco connector, with

wire-wrap terminals, is used for interconnecting circuit cards.

1.2.11 FRONT PANEL ASSEMBLY

1.2.12 ELECTRONICS ASSEMBLY



Section 1



The electronics assembly provides the interface between the disc device and the controller. The electronics assembly accepts integrated circuit logic levels for control, write data, and address selection. Outputs consist of read data and timing signals at logic levels.

1.3 SPECIFICATIONS

Specifications for the memory unit are contained in Table 1-1.

Section 1





TABLE 1-1. SPECIFICATIONS

FUNCTIONAL REQUIREMENTS

The memory system will perform the following basic operations:

- Decode track address to select proper head(s).
- Receive and transmit data in NRZ bit serial format at a nominal rate of 3 MHz.
- Store data on the medium via the selected head(s).
- Provide clock and origin sigd. nals to controller.
- Provide sector timing signals to allow sector addressing.
- f. Display memory system status information.

PERFORMANCE REQUIREMENTS

Capacity

Addressable track capacity:

97,920 Data Bits

Addressable track organization:

90 Sectors: 64 words/sector; 17 bits/word

Total capacity:

Model 7301 - 6,406,144 Data Bits Model 7302 - 12,812,288 Data Bits

Heads

Data storage:

Model 7301 - 256 plus 4 spares Model 7302 - 512 plus 4 spares

Clock:

1 plus 1 spare

Timing:

1 plus 1 spare

FUNCTIONAL REQUIREMENTS (Cont)

Processing Speeds:

Rotational speed:

3450 RPM nominal

Data transfer rate

from disc:

1.5 MHz nominal (2 track parallel)

Data transfer rate

to controller:

3.0 MHz nominal

(serial)

Average access time:

17.4 msec

Head select time:

20 μsec

Write to read stabilization time:

 $20 \mu sec$

Date Error Rates (recoverable):

1 in 10¹⁰ bits

Noise immunity:

The disc memory shall be capable of operation in the presence of noise pulses of ± 5 volts peak amplitude not exceeding ± 100 ma peak current applied between the AC and DC common busses. Under this stress the disc memory should exhibit a mean error-free transfer of 1.0×10^8 bits. This level shall not affect writing in any way.

POWER REQUIREMENTS

AC Power

Voltage:

115 volts ±10%

Phase:

Single - 3 wire

Frequency:

 $60~\mathrm{Hz}~\pm3\%$

D D



TABLE 1-1. SPECIFICATIONS (Cont)

POWER REQUIREMENTS (Cont)

AC Power (Cont)

Run current:

Model 7301 - 0.5a

Model 7302 - 0.6a

Start current:

Model 7301 - 1.8a

Model 7302 - 2.0a

DC Power

Voltage	Max	x. Cu	rrent	Regulation
+18 +5%		2a	erie Sanajanje.	1%
+18 +5% $-12 +5%$		1a		1%
+ 5 + 5%		2a		1%

Grounding

The AC and DC common busses

shall be isolated.

Power Failure

No recorded data shall be affected by loss in any sequence, of AC or DC power in other than the write mode. In the write mode, only the track being written may be affected.

ENVIRONMENTAL REQUIREMENTS

Temperature

Operating:

0° to +50°C

Non-operating:

-40°C to +75°C

Altitude

Operating:

15,000 ft. (16.8 in.Hg.)

Non-operating:

25,000 ft. (10.8 in.Hg.)

TABLE 1-1. SPECIFICATIONS (Cont)

ENVIRONMENTAL REQUIREMENTS (Cont)

Humidity

Relative humidity 50-95%

(+25°C to +40°C)

Vibration (operating):

10-55 Hz at 0.010" peak to peak

excursion (1.6g max.)

Shock (non-operating):

Level 30g; duration 11 msec; shape 1/2 sinewave (design goal)

Atmosphere:

Normal computer room or

office environment

INTERFACE REQUIREMENTS

Input signals:

Signals into the memory system from the controller are described in the following list. All signals that are in their TRUE or enable condition when at ground are marked*. Complementary signals

are not required.

Address lines:

Binary-coded address lines are required for the number of heads in each system. If a system is ordered with less than a full complement of heads, the heads that are supplied will be addressed sequentially starting from zero. Six address lines are required for the 6×10^6 bit system and seven address lines are required for the

 12×10^6 bit system.

Write *:

This signal from the controller goes TRUE with the leading edge of the second sector clock of a sector in which data is to be written. It remains TRUE until the 1088th R/W clock of the sector is received by the controller. The signal is

FALSE between sectors and through

track origin time.





TABLE 1-1. SPECIFICATIONS (Cont)

INTERFACE REQUIREMENTS (Cont)

Read *:

This signal from the controller goes TRUE with the leading edge of the second sector clock of a sector from which data is to be read. It remains TRUE until the 1088th R/W clock of the sector has been received by the controller. The signal is FALSE between sectors and through track origin time.

Data write:

Write data is transferred to the memory serially in NRZ format at R/W clock time when the write command is TRUE. Nominal transfer rate is 3 MHz.

Head change *:

This signal is supplied to the memory within 100 nsec of a change in the address lines. This signal sets the read inhibit signal TRUE to prevent the controller from reading erroneous data. The signal must be TRUE for two bit times (666 nsec) only to limit the disabling of the read function to one sector time.

Output signals:

Signals out of the memory system are described in the following list: Signals are in their TRUE or logic "one" state when positive unless marked*, in which case, that signal is at ground when TRUE. All signals other than the Read/Write clock transmitted to and from the memory system are NRZ (Non-Return-to-Zero). Each bit retains its "one" to "zero" character throughout the length of the bit rather than being transmitted as a narrow pulse.

INTERFACE REQUIREMENTS (Cont)

Read/Write clock *:

This is the main clock used to define bit boundaries in the memory system. It is also used in transmitting data to and from the memory and the controller. It consists of one pulse per bit with a nominal width of 160 nanoseconds. This clock is present on the output to the controller only when data is being transmitted to or from the memory system.

Track origin *:

The origin pulse is used to mark the beginning of a controller track address. It is generated in the disc unit and transmitted to the controller every second disc revolution. The width of the origin pulse is 6 clock periods or approximately 2 µsec.

Sector clock *:

Two sector clocks are recorded on the timing track at the beginning of each sector. The second follows the first by 64 bits or approximately 21 µsec and each is one bit time or approximately 333 nsec wide.

Read inhibit *:

The Read Inhibit line is TRUE following the activation of a write command or a change in address... It will remain TRUE until one sector clock has been transmitted. It is to be used in the controller to prevent a read command being given during the time required for the read amplifier to recover from transients caused by writing or switching tracks.

D D



TABLE 1-1. SPECIFICATIONS (Cont)

INTERFACE REQUIREMENTS (Cont)

Data read:

Read data is transferred serially from the memory in NRZ format at R/W clock time when the read command is TRUE. Nominal transfer rate is 3 MHz.

Disc ready *:

The disc ready signal becomes a logical "one" when the memory unit has reached operating speed and the head-actuation pressure has reached its operating level. The memory is then ready to read or write data. During operation, the disc ready signal will become FALSE under the following conditions:

- a. Voluntary removal of power or accidental loss of power.
- b. Unsafe operating temperature inside sealed enclosure.
 Under this condition, power to the motor will automatically be removed and the memory unit will stop.
- c. Head-actuation pressure below the value for reliable recording.

NOTE

In the absence of DC power, this signal shall be effectively an open circuit.



TABLE 1-1. SPECIFICATIONS (Cont)

INTERFACE REQUIREMENTS (Cont)

Circuits:

All output signal lines from the memory system are driven by TTL gates capable of sinking 16 milliamps to ground in the output low state. Outputs are on twistedpair lines with the return wire grounded near the driver. For reliable transmission, the return line must be tied to logic ground at the receiver. The signal line should be terminated with approximately 130 ohms to 2.5 volts. It is recommended that each output signal from the disc unit be received by using one edge of clock as a strobe for clocking into the receiving flip-flop so that noise on the line other than at strobe time be eliminated.

All memory input lines will be received with TTL logic devices and will be terminated with approximately 130 ohms to +2.5 volts.

Logic levels:

With lines properly terminated all interface signals shall have the following characteristics (signals are the logical inverse):

Logic "one" or TRUE:

+5.1 volts maximum +2.4 volts minimum

Logic "zero" or FALSE:

+0.4 volts maximum 0.0 volts minimum

MAGNETIC MEMORY SYSTEM

Page 1-20

Section 1

С

TABLE 1-1. SPECIFICATIONS (Cont)

INTERFACE REQUIREMENTS (Cont)

Interface signal connectors:

All interface signal lines between the controller and the memory system are connected via one Winchester type MRAC-50-S (50 pin) connector.

A mating connector is also

provided.

AC Power:

The AC power required by the disc motor is supplied via a Bendix PTO 2A-12-3P connector. A mating connector is also

provided.

DC Power:

The DC power required by the disc electronics is supplied via a Bendix PTO 2A-14-12P connector. A mating connector is also provided.

Page 2-1

Section 2

D D



SECTION 2 INSTALLATION AND OPERATION

2.1 INTRODUCTION

This section provides installation information consisting of receiving data, equipment dimensions, cabling data, installing, and operating procedures.

2.2 RECEIVING DATA

2.2.1 HANDLING AND UNPACK-ING THE EQUIPMENT

A powered fork lift of 300 pounds capacity is recommended for handling the memory unit.

DO NOT drop the memory unit while handling it. Serious damage could result from dropping the unit. If the unit is dropped, DO NOT apply power. Notify the Factory immediately to prevent voiding the warranty.

2.2.2 INSPECTION

- 2.2.2.1 VISUAL CHECKS. The following checks should be made and the Factory notified immediately if the unit shows any evidence of damage:
 - a. Check for dents or abrasions on cover.
 - b. Check control panel for broken indicators or damaged switch.
 - c. Check rear connector bracket for damaged connectors.
 - d. Check underside of baseplate for dented relays and broken cables.
 - e. Check electronic card rack for loose, missing or damaged circuit cards. Check that cards are properly installed.
 - f. Check part number of Clock Generator and Speed Detector card in electronic card rack. Part number 11874 is used only in installations having a 50 Hz primary input line frequency. Part number 11791 is used only in installations having a 60 Hz primary input line frequency. Ensure proper card is installed for the intended installation.
- 2.2.2. ENVIRONMENTAL GAS SYSTEM CHECKS. Perform the following visual examination of the environmental gas supply system:
 - a. Check that the helium gas supply bottle is securely clamped in place.
 - b. Ensure that the helium gas supply bottle valve is open (completely counterclockwise).





- Check that the 0-4000 psi gauge indicates greater than **c**. 1000 psi. If not, excessive leakage has occured. Replace or recharge the bottle before pressure is allowed to drop below 300 psi. (Refer to Section 5.)
- Check that the 0-3 psi gauge indicates 1/4 to 3/8 psi. d. If it does not, adjust the regulator according to procedures outlined in Section 5.

The equipment dimensions and weights are contained in Table 2-1.

TABLE 2-1. EQUIPMENT DIMENSIONS AND WEIGHTS

Physical Description	<u>Model 7301</u>	<u>Model 7302</u>
Equipment Dimensions		
Depth:	20.0 in.	20.0 in.
Width: Slides (max.) Baseplate	17.625 in. 17.550 in.	17.625 in. 17.550 in.
Height:	17.75 in.	19.25 in.
Equipment Weight	140 lbs.	160 lbs.

2.4 INSTALLATION

2.3 EQUIPMENT

DIMENSIONS

AND WEIGHTS

2.4.1 TOOLS REQUIRED A recommended list of tools and equipment required to install the memory unit is contained in Table 2-2.

TABLE 2-2. LIST OF TOOLS AND ACCESSORIES REQUIRED FOR INSTALLATION

Quantity	Tool	Description
1 1	Power Fork Lift Winch with "A" Frame Open end wrench	300-pound capacity 300-pound capacity Adjustable
1 set	Allen wrenches Open end wrench	1/2-inch
1	Open end wrench Open end wrench	9/16-inch 5/8-inch
$1 \\ 4$	Open end wrench Eyebolts	3/4-inch 10-24
1	VOM	10,000 ohm/volt (or better)
1	Oscilloscope	2-channel

Section 2



C

2.4.2 <u>INSTALLA-</u> <u>TION</u> PROCEDURES To install the memory unit, proceed as follows:

1. Remove the four 10-24 bolts in each of the four corners on top of the baseplate. Replace them with forged or welded 10-24 eyebolts.

NOTE

Because of the equipment's weight and awkwardness in handling, the use of eyebolts will facilitate handling of the unit with a winch and "A" frame hoist.

2. Attach the removeable outside section of the slides to the cabinet. Remove the shipping brackets and install the unit so the two sections of the slides on the memory unit and on the cabinet mate properly.

CAUTION

DO NOT EXTEND the baseplate to the end of its slides before the cabinet is securely installed. The weight of the extended memory unit could cause the cabinet to tip over.

3. Install interconnecting cabling. Check all interconnections before applying power.

Figure 2-1 is a cable diagram illustrating how the interconnecting cables should be connected to place the equipment into operation. All interconnections should be checked before applying power. Table 2-3 lists the function of all cables. Table 2-4 lists all connectors and their part numbers.

CAUTION

Before applying power to the equipment, check for correct voltages at the pins of the input connectors to prevent possible damage to the electrical and electronic systems.

2.5 CABLE INTERCONNECTIONS




Figure 2-1. Interconnecting Cable Diagram







TABLE 2-3. CABLE FUNCTIONS

Cable	Function	From	To
P1-J1	Motor & Pressure Control Signals	Ind. Panel	Relay Board
P2A-J2A	DC Power Input & Disc Ready Contac s	Pwr/Sig Source	Conn. Mtg. Brkt.
P2-J2	DC Power Input & Disc Ready Contacts	Conn. Mtg. Brkt.	Relay Board
P3-J3	Drum Speed Signals	Card Rack	Relay Board
P4A-J4A	AC Power Input	Pwr/Sig Source	Conn. Mtg. Brkt.
P4-J4	AC Power Input	Conn. Mtg. Brkt.	Relay Board
P5-J5	Motor & Dump Valve Power	Relay Board	Baseplates
P6-J6	X & Y Lines-Under Pressure Contacts	Card Rack	Baseplates
P8-J8	Timing Signals	Card Rack	Baseplates
P10-J10	Disc Input Signals	Card Rack	System Interface
P12-J12	Drum Speed Pickup Signals	Relay Board	Baseplate







TABLE 2-4. CABLE CONNECTOR PART NUMBERS

Connector	Type	Part Number
P 1	Bendix Connector Plug	PTO6A-12-10P (SR)
P2	Bendix	PTQ6A-14-12S (SR)
P3	Bendix	PTO6A-14-12P (SR)
P4	Bendix	PTO6A-12-3S (SR)
P5	Bendix	PTO6A-18-11S (SR)
P 6	Bendix	PTO6A-22-55S (SR)
P8	Bendix	PTO6A-16-26S (SR)
P10	Winchester	MRAC 50 PJTDH9
P12	Bendix	PTO6A-12-10S (SR)
J1	Bendix	PTO6A-12-10S
$\mathbf{J}2$	Bendix	PTO2A-14-12P
$\mathbf{J}3$	Bendix	PTO2A-14-12S
$\mathbf{J4}$	Bendix	PTO2A-12-3P
J 5	Bendix Receptacle	PTO7H-18-11P (101)
J 6	Bendix Receptacle	PTO7H-22-55P (101)
J 8	Bendix Receptacle	PTO7H-16-26P (101)
J10	Winchester	MRAC 50-SJ6
	(Contacts PJTDH9)	(Contacts 100-1022P)





2.6 OPERATION

 $\begin{array}{c}
2.6.1 & \underline{\text{CONTROLS}} \\
\underline{\text{AND}} \\
\hline{\text{INDICATORS}}
\end{array}$

The disc file is completely interlocked and fail-safe. The functional operation of the unit can be monitored by observing the front panel indications.

The front panel, Figure 2-2, contains four indicator lamps and a motor reset switch.

- 2.6.1.1 MOTOR POWER ON INDICATOR. The MOTOR POWER ON indicator lamp lights when primary AC power is applied to the unit.
- 2.6.1.2 DRUM SPEED LOW INDICATOR. When power is applied, the DRUM SPEED LOW indicator lamp glows until the unit reaches a speed of 3300 rpm nominal (2750 rpm @ 50 Hz). The DRUM SPEED LOW indicator will remain unlighted during operation unless the speed of the unit drops below 3100 rpm nominal (2580 rpm @ 50 Hz). When the disc drops below its normal safe operating speed, the head actuation pressure drops to zero and the data and timing heads retract.
- ACTUATION PRESSURE LOW INDICATOR. The 2, 6, 1, 3 ACTUATION PRESSURE LOW indicator lamp lights when the head actuation pressure is below the nominal level of 1.5 psi and indicates that the pressure pump is operating. The ACTUATION PRESSURE LOW indicator does NOT indicate a loss of helium in the environmental control system. After the disc attains operating speed, the pressure pump operates for approximately two to four seconds and the ACTUATION PRESSURE LOW lamp lights. When pressure has built up to the operating level of 1.5 psi, the ACTUATION PRESSURE LOW indicator extinguishes. Normally, the pump will cycle two or three times after initial start, during which time the indicator lamp will illuminate. During these periods the pump will operate for approximately one second. After the initial starting phase, the pump should cycle for about one second at a minimum of 10minute intervals. During the short period while the pump is cycling, the ACTUATION PRESSURE LOW indicator will flash.
- 2.6.1.4 DRUM TEMPERATURE HIGH INDICATOR. The DRUM TEMP HIGH indicator lamp lights when the temperature of either the drum housing rises above a safe limit of 150°F or the motor winding rises above 270°F. Whenever either the drum housing thermostat or the motor thermal switch is thus activated, an overload relay actuates and removes AC power from the motor winding.







Figure 2-2. Front Panel

MOTOR RESET SWITCH. If the temperature inside 2.6.1.5 the sealed cover rises to an unsafe condition, one of the two thermostats activates and causes AC power to the motor to be removed. After the unit has cooled to a safe operation temperature, the MOTOR RESET switch must be actuated before power can be applied to the motor.

2.7 ENERGIZING THE UNIT

The magnetic memory system is energized when AC power is applied. Operation can be monitored by observing the indicators on the front panel. DC power can be applied in any sequence. The system is interlocked to inhibit writing when any of the DC voltages are too low. There are no provisions for an overvoltage condition. The DRUM SPEED LOW indicator will not extinguish unless DC power has been supplied to the disc memory unit. The drum speed detector circuit requires DC power to operate the drum speed relay. Prolonged operation of four-disc units on only AC power should be avoided to prevent overheating the motor. D D

С

SECTION 3 PRINCIPLES OF OPERATION

This section is divided into an electromechanical description and a system electronics description of the Magnetic Memory System. An overall functional block diagram of the Magnetic Memory System is provided in Figure 3-1.

The following paragraphs provide a functional description of the environmental gas system, the head actuation system, and the electrical control system.

The environmental gas system, Figure 3-2, is a helium gas supply that provides the unit with the clean, controlled, environment required for reliable operation of the flying heads. This inert environment also inhibits oxidation of the bearing lubricant, and considerably extends the bearing life. In addition, less heat is generated from windage friction because of the low density of helium.

The environmental gas system consists of a sustaining helium supply bottle, a two-stage regulator with inlet and outlet gauges, an inlet fitting and a pressure relief valve. The helium supply bottle is a standard type-B medical cylinder with a CGA cutoff valve which, when full, contains approximately six cubic feet of gas. This is a sufficient supply to fill the volume of space under the cover a minimum of six times.


The helium gas inlet fitting from the environmental gas supply is located on the base of the drum housing. This gas supply system is not to be confused with the head actuation pressure system, which is a completely self-contained system within the sealed cover. The environmental gas supply is received from the gas supply bottle, external to the sealed cover, and provides the controlled atmosphere for the unit. Helium gas enters the base of the drum housing and bleeds out of the housing into the remainder of the sealed chamber surrounding the memory device, maintaining a positive pressure of approximately 1/4 to 2 psi within the sealed enclosure.


An Airco Regulator (Stock No. 806-8418) is used to reduce the bottle pressure in two stages. The first stage reduces the pressure from 2000 psi to approximately 300 psi. The second stage reduces it to approximately 25 psi. The regulator has a 0-4000 psi gauge that monitors bottle pressure, a 0-3 psi gauge that monitors output pressure, and a T-handle with a locking nut used for adjusting regulator output pressure. The pressurized gas is fed to the baseplate through a cutoff valve, a length of plastic tubing, and fittings on both sides of the baseplate.

3.1 INTRODUCTION

3.2 ELECTROMECHANICAL DESCRIPTION

3.2.1 ENVIRON-MENTAL GAS SYSTEM








Figure 3-2. Environmental Gas Supply System

C

It is then fed into the drum housing through another length of plastic tubing and distributed throughout the drum housing and hub assembly. From there, as previously explained, the helium gas passes around the headplates and timing capsules to fill the space inside the cover at a pressure of approximately 1/4 psi at room ambient temperature.

 $\begin{array}{c} 3.2.2 & \underline{\text{HEAD}} \\ & \underline{\text{ACTUATION}} \\ & \underline{\text{PRESSURE}} \\ & \underline{\text{SYSTEM}} \end{array}$

Operating completely closed loop within the environmental atmosphere is the head actuation pressure system, Figure 3-3. The sole function of this system is to supply pressure to diaphragm assemblies, located behind each timing and data recording head, to actuate the heads to flying distance of the recording surface. At this position, the recording heads "fly" on the gas bearing generated by the rotating discs. The head actuation pressure system can be divided into an upper and lower section. The upper section distributes the pressure to the heads via a distribution manifold, while the lower section develops and controls the pressure. The lower section contains the pressure pump, check valve, accumulator, dump valve, pressure switch, and synchronous switch.

The head actuation, pressure-distribution manifold is made of copper tubing and mounted under the drum housing. Outlet tubes from the manifold mate with inlet holes in the drum housing to distribute the actuation pressure to the data head-plates. Four other outlet tubes are used to directly pressurize the timing head assemblies. Two of these tubes are connected to the two timing head assemblies by a section of plastic tubing. The remaining two, intended for spare timing heads not installed, are sealed off with a swagelok fitting or with sealed plastic tubing. The distribution manifold inlet tube is connected with a detachable fitting to the lower pneumatic actuation system on the baseplate assembly.

- 3.2.2.1 PRESSURE PUMP. The pressure pump is a diaphragm type pump with a maximum rated operating pressure of 5 psi. The diaphragm is driven by an AC solenoid operating from 115 VAC, single phase, 50/60 Hz source. The rated life of the pump is five years under continuous operation. This rating is conservative, as the pump operates at only 1-5/8 psi with a duty cycle of 1 to 2 seconds approximately every 20 minutes.
- 3.2.2.2 CHECK VALVE. The check valve, located between the pressure pump and accumulator, is a unidirectional valve that permits gas flow only from the pump to the accumulator. A pressure differential of 3/4 psi across the valve is required to operate the valve properly and prevent backflow from the accumulator to the pump. A small orifice is provided on the inlet side of the check valve to vent the pressure trapped in the line between the pump and the valve and prevent backflow.





Figure 3-3. Head Actuation Pressure System

MAGNETIC MEMORY SYSTEM

Page 3-5
Section 3



- 3.2.2.4 DUMP VALVE. Operating from 115 VAC, $50/60~\mathrm{Hz}$ power, this solenoid-operated valve consumes approximately 7 watts. It remains closed during normal operation, but opens in the event of AC power failure or system shutdown and allows a controlled discharge of the pressure system.
- 3.2.2.5 PRESSURE SWITCH ASSEMBLY. The pressure switch assembly controls the pressure within the actuation system. An expanding bellows comes in contact with three microswitch contacts. The three microswitches are set as follows: The "L" (or low) switch controls a logic level signal to the controller when the actuation pressure is at 1.5 psi. The "A" (or actuate) switch shuts off the pressure pump when a pressure of 1-5/8 psi is attained. The "H" (or high) switch deenergizes the dump valve to release the pressure if 1-3/4 psi is reached.
- 3.2.2.6 SYNCHRONOUS SWITCH. The synchronous switch circuit shown in Figure 3-4, eliminates large switching transients caused by a sudden application or removal of power from inductive loads on the AC line. Two circuits are used, one in series with the pressure pump and the other in series with the dump valve. Basically, they are full wave bridge rectifiers using an SCR as a switching element. The gating circuit of the SCR is controlled so that voltage will only be applied to the pump when the instantaneous line voltage is less than 20 volts, thus preventing high voltage turn-on transients. When the pump is commanded to turn off, current flow continues until it falls below the holding current of the SCR. Energy stored in the inductor is then at a minimum level and turn-off transients are avoided.

 $3.2.3 \; \frac{\text{ELECTRICAL}}{\text{CONTROL}}$

The electrical control system, Figure 3-5, is energized when 115 VAC, 50/60 Hz, is applied to connector pins J4-A and J4-C. The AC power is conducted thru an isolation transformer, the normally closed contacts of deenergized relays K2 and K3, motor-start capacitor C1, and then to the main power and auxiliary-start windings of the drive motor. The drive motor is energized and the parallel MOTOR POWER ON lamp I1 is illuminated as long as AC power is made available. The power to the drive motor and the lamp I1 is interrupted whenever thermal overload relay K2 becomes energized, as described in subsequent paragraphs. Initially, AC power from J4-A and J4-C is also conducted to the normally-closed contacts of relay K1, controlling power to the DRUM SPEED LOW lamp I2. The lamp I2 goes on and remains on as long as drum speed relay K1 remains deenergized.

Figure 3-4. Schematic-Synchronous Switch






FIGURE 3-5. SYSTEM CONTROL WIRING
Model 7302, Serial No. 13 and below
Model 7301, Serial No. 9 and below





Section 9



Drum speed relay K1 is controlled by the speed detector which, in turn, responds to pulses from the disc speed magnetic sensor. As the drive motor causes the disc speed to increase, the rate of the magnetic sensor pulses to the speed detector increases proportionately, and when the disc speed reaches 3300 rpm, the speed detector energizes relay K1. The disc speed relay remains energized as long as the disc speed is maintained above 3100 rpm. When relay K1 energizes, the DRUM SPEED LOW lamp I2 goes off and the AC power at relay K1 contacts is switched to relay K3.

The energized capacitor cutout/pressure system relay K3 removes AC power from the motor-start capacitor C1, permitting the motor to operate on the AC power applied from the normally-closed contacts of thermal overload relay K2 to the main power winding. The MOTOR POWER ON lamp I2 remains on. The energized contacts of relay K3 route the AC power to the synchronous switch to control the pump motor P1 and dump valve V1 operation.

On receipt of AC power at pins L1 and L2, the synchronous switch SS-1 section starts pump P1, and the SS-2 section energizes the dump valve V1 solenoid. The synchronous switch SS-1 and SS-2 sections contain SCR switch circuits used for eliminating voltage transients inherent in any circuits that require switching combined with inductive loads. The AC output of SS-1 to pump P1 is controlled by the "A" pressure-actuated S1, and the SS-2 AC output to the dump valve is controlled by the "H" pressure-actuated switch S2, as explained in the following paragraphs. Initially, the synchronous switch applies AC power to pump P1 and parallel PRESSURE LOW lamp I3. Pump P1 starts supplying pressure to the head actuating system and lamp I3 lights and remains on. At the same time, energized dump valve V1 closes and allows the head pneumatic system pressure to build up to operating level. The dump valve, closed when energized, opens to allow a controlled discharge of pressure whenever system shutdown occurs or AC power is inadvertently removed.

When the pump brings the actuating system up to the required average pressure of 1-5/8 psi, the "A" pressure-actuated switch S1 opens, causing the synchronous switch to interrupt AC power to pump P1. The pump then stops and PRESSURE LOW lamp I3 goes off.

If the system pressure exceeds 1-3/4 psi at any time, the "H" pressure-actuated switch S2 opens, causing the synchronous switch to remove power from dump valve V1. The deenergized dump valve releases the gas until pressure returns to normal.

Page 3-10

Section 3

C

If the pressure drops below 1-5/8 psi, the pump will be turned on by action of the "A" switch S1 and pressure will be restored. When this occurs, the PRESSURE LOW lamp will come on for a few seconds, but the operation of the unit will not be interrupted.

When the head actuation pressure is above 1.5 psi, indicating the heads are actuated properly, the "L" (low) pressure-actuated switch S3 closes to provide a status signal from pin J3-E to pin J3-H. When switch S3 is closed to the normal state, the signal indicates to the control logic that the drum is at operating speed, the head pressure system is activated, and the system is ready for operation. If the "L" switch is opened by a reduction in pressure below 1.5 psi, an abnormal state status indication is switched to pin J3-H and sent to the controller.

The drive motor is protected from thermal overload by parallel thermostats T1 and T2. If the shroud temperature reaches 150°F or if the motor housing temperature reaches 270°F, the respective thermostat, T1 or T2 closes, applying AC power from P4-A through the completed thermostat switch patch to thermal overload relay K2 and the DRUM TEMP HIGH lamp I4. Relay K2 energizes and lamp I4 remains on as long as the overload condition exists. When relay K2 is energized, AC power is removed from the drive motor, the synchronous switch, the dump valve, and the pump. Opening of the AC power circuit deenergizes the solenoid dump valve, causing the head actuation pressure to reduce to zero, and automatically retracting the read and write heads. Drum speed relay K1 is deenergized when the disc speed slows below 3100 rpm, because of the deenergized drive motor. When relay K1 deenergizes, the SPEED LOW lamp I2 goes on again.

When the actuated thermostat, T1 or T2, cools, its contacts will automatically reopen, removing the AC power applied from the thermostats to thermal overload relay K2. However, relay K2 remains energized because of the holding AC voltage applied from the normally-open contacts of K2 through MOTOR RESET switch S4. To restart operation, MOTOR RESET switch S4 must be pressed to remove the holding voltage from relay K2, permitting the relay to become deenergized and the DRUM TEMP HIGH lamp to go off. The AC voltage will then be reapplied to the drive motor, dump valve, and pump.



3.3 SYSTEM ELECTRONICS DESCRIPTION

The memory system electronics contains the components and circuits necessary for address decoding, the generation of timing and control signals, and the recording and recovering of data. The logical organization of the electronics is dictated by the interface requirements of the Hewlett Packard 2115A/2116A Digital Computer. These requirements specify a memory organization of 90 data sectors per address. Each sector contains 1088 data bits and must have the capability of being written in or read from, singly or in sequence, at a nominal data rate of 3 MHz. Furthermore, the access time to any sector must be no greater than 35 msec.

To satisfy these requirements, the Digital Development Corporation Magnetic Memory System is organized such that each address sent by the controller actually addresses 4 data tracks. Since the memory discs rotate at a nominal 3450 rpm (17.4 msec/revolution), two tracks are accessed in parallel during one revolution and two different parallel tracks are accessed during the second revolution. Thus, to one address the controller can send 97,920 (90 times 1088) data bits at a rate of 3 MHz within a 35-ms period. However, the interface logic separates this 3 MHz data stream into two 1.5-MHz parallel data streams (channels A and B) and writes 24, 480 data bits on each of two tracks during the first of two 17.4 ms disc revolutions. During the second revolution, two other tracks automatically receive 24.480 data bits each. Thus within 35 ms, the disc can store 97,920 (3 MHz) data bits, at one address (controller sent), but four physical tracks are actually used.

In the Magnetic Memory System, phase modulation is used to record the data and the timing signals. Phase modulation, Figure 3-6, is defined as having one phase of the write current for "1"s and the opposite phase for "0"s. Consequently, the use of phase modulation recording always

requires a write current change to occur at the center of

the bit time.

3.3.1 PHASE
MODULATION
RECORDING






Figure 3-6. Phase Modulation Recording Method

If the current is going positive at center bit time, then a "1" is being recorded; if the current is going negative at center bit time, then a "0" is being recorded. Details of the phase modulation recording process will be discussed in the section which describes writing.

The Read/Write clock signal is derived from a clock track recorded on the periphery of one disc. This signal is effectively a phase modulated signal of 25, 325 "1"s, each of which defines one bit time or clock period for all operations. A spare clock track is recorded in phase with the master and may be used to recover data recorded with the master clock. A switch on the relay mounting board allows selection of either clock track.

The timing signals, Track Origin (TOP) and Sector Clock $(\overline{SC}_a, \overline{SC}_b)$, are derived from a timing track and also recorded on the periphery of a disc. The data on the timing track is a particular sequence of phase modulated "1"s and "0"s which are logically decoded to provide the two timing signals. A spare timing track is provided and selected with the same switch which selects the spare clock track.

The low level (10 - 20 mv) clock and timing readback signals are amplified by linear preamplifiers which have a voltage gain of approximately 50. The clock and timing preamplifiers are located on the top endplate of the disc housing assembly, placing them in close proximity to the read heads, thus maintaining noise pick-up at a minimum. The amplified linear signals are routed through the baseplate to the input of read amplifiers located in the electronic card rack. The read amplifiers transform the amplified signals into logiclevel outputs. Conversion of the phase-modulated timing

3.3.2 CLOCK AND TIMING **SIGNALS**

signals into NRZ signals is accomplished by a read flip-flop which is clocked with a clock pulse derived from the clock track.

READ/WRITE CLOCK GENERATION. From the 3.3.2.1 clock read amplifier, the clock is coupled to the input of two identical clock generator circuits which shape the symmetrical clock into pulses of predetermined width. The clock generator one-shot multivibrator will trigger on either the positive or negative-going edge of the clock depending on which input is used. (See Figure 3-7.)




Figure 3-7. Clock Generation Timing

Clock generator circuit A, Figure 3-8, is wired to trigger on the positive-going edge of the clock. Thus two clocks, designated C₁ and C₂, are formed which are respectively 180° out of phase.




Figure 3-8. Clock Generator Circuits A and B

Section 3

D D

The outputs of the clock generators are inverted, ORed and gated by a read/write clock allow signal in a 3-input NAND gate. Clock generators C_1 and C_2 thus form the 3 MHz R/W clock of 50,650 bits/disc revolution.

3.3.2.2 ORIGIN PULSE (TOP) AND SECTOR CLOCKS (SC) GENERATION. The origin pulse and sector clocks are recorded on the same timing track and share a common timing preamplifier. The timing is written in a logical code of "1's" and "0's" and is decoded into NRZ timing with a decode flipflop located in the electronic card rack. The NRZ multiplexed timing signal is then separated in an origin pulse and sector clocks by shift registers and logic gating circuits.

The TOP pulse is six-clock periods wide, with respect to the read/write clock, and is logically true every other disc revolution.

There are 45 sectors per disc revolution, plus one guard band. Each sector is 1124 clock (3 MHz) bits in length. There are two sector clocks per sector, each sector clock being logically true for one-clock period. The first sector clock (SCa) is logically true 68 bits before the second sector clock (SCb), except for sector one. SCa is true 62 bits prior to SCb for sector one. The guard band is 70-clock periods in duration and follows the leading edge of the index pulse (an internal memory signal) every disc revolution.

Digital Development Corporation Drawing Number 13779, which is included in Section 6, shows the above timing relationship in detail.

Data to be written into the disc memory is presented to the disc file as a 3 MHz NRZ signal. The disc system is designed to write this data at a 1.5 MHz rate. It is therefore necessary to divide the incoming data into two parts. Data is gated with the read/write clock allow (RWA) and sent to two flip-flops as shown in Figure 3-9. One flip-flop is clocked with $\overline{C_1}$ and the other is clocked with $\overline{C_2}$. One flip-flop output will consist of the odd-numbered bits, the other output will consist of the even-numbered bits. Data is to be clocked into the write amplifiers at clock C_1 time, Figure 3-10,

 $3.3.3 \frac{\text{WRITE}}{\text{LOGIC}}$

C

so it is necessary to resync the odd-numbered bits again with another sample flip-flop. This circuit is clocked with clock $\overline{C2}$. The timing relationships are shown in greater detail on Digital Development Corporation Drawing Number 13779, provided in Section 6.




Figure 3-9. Separation of NRZ Data from Controller into Two Data Lines








Figure 3-10. Timing For Data Separation

$\begin{array}{c} 3.3.4 & \underline{\text{WRITE}} \\ \underline{\text{AMPLIFIER}} \\ \hline \text{OPERATION} \end{array}$

The function of the write amplifier is to convert the NRZ data into phase modulated data, and to control a pair of write current drivers. Conversion of NRZ data into phase modulated data is accomplished by a special flip-flop located on the write amplifier card. Data and data are applied to the write flip-flop through dc control gates which resynchronize data and data with clock C1. The output of these gates are conducted to the bases of the write flip-flop switching transistors. If data and clock C1 are TRUE, the write flip-flop will set. If data and clock C1 are TRUE, the write flip-flop will be reset. In addition to the dc control gate outputs which set or reset the write flipflop, another gate is added. This gate is common to both bases of the write flip-flop switching transistors. Clock C2 is connected to this gate. Remember that clock C2 is 180° displaced from clock C1. Consider now that the flip-flop is setting and resetting depending on the condition of (data and C1) and (data and C1). The flip-flop will be set or reset with the positive-going edge of C1. If C2 is input to the bases of the write flip-flop switching transistors, then at each C2 time the flip-flop will toggle to the opposite state.

The phase modulated data and data are coupled to a pair of write enable gates, G_1 and G_2 , Figure 3-11, which allow passage only if the write enable signal is present. This signal must be high (true) to enable the write amplifier. If the write enable signal is low, then write enable gates G_1 and G_2 will be inhibited.








Figure 3-11. Write Enable/Disable Gates

Current drivers D1 and D2, Figure 3-12, are NPN transistors with emitters at ground potential and collectors connected to current-determining resistors R1 and R2. The R1 and R2 values are set to allow 125-ma of write current to flow through each half of write transformer T1. Because phase modulated data and data are 180° out of phase with each other only one current driver is "on" at any one time. Collector potential Vcc is supplied to the center tap of transformer T1 via disabling gate G3. Disabling gate, G3 is a PNP transistor switch with emitter connected to +V and collector connected directly to the center tap of transformer T1. The base of this transistor must be grounded to enable this switch. If the input to this switch goes to +18V at anytime, write current will cease to flow.

Write amplifiers A and B deliver write current to all read/write heads in the memory system. Only one head can be written into at one time by each write amplifier. Current distribution is accomplished by forming a matrix of "X" and "Y" lines. This matrix will be discussed in detail in another section. For now, consider that the memory consists of one read/write head. The "X" lines will be connected through the "X" amplifier; the "Y" line will be returned to ground through one "Y" amplifier.

The write amplifier, Figure 3-13, has been enabled and is delivering phase modulated current to the write transformer in push-pull fashion. Diodes D1 and D2 are turned off until the 'X" amplifier receives an enable signal at the bases of Q1 and Q2. Current will not flow until Q3, in the 'Y" amplifier, is turned on to supply a ground return at the center-tapped read/write head. The 'X" amplifier and 'Y" amplifier are enabled at the same time by the decoding of the track address lines.

At the write transformer, consider point "A" positive with respect to point "B". Current will flow through D1 and D3, the emitter collector junction of biased-on transistor Q3, through D5 and D7, through the left half of the read/write head, completing its path through transistor Q3 to ground. A similar current path through the right half of the head is used for the opposite polarity signal out of the write amplifier. Waveforms of normal and abnormal write current are provided in Figure 3-14.












Section 3



WRITE CURRENT OUT

Figure 3-12. Write Head Current Drivers

Page 3-20

Section 3





Figure 3-13. Write Amplifier Push-Pull Operation





NORMAL WRITE CURRENT




Figure 3-14. Write Current Waveforms



3.3.5 ADDRESSING
AND HEADPLATE ORGANIZATION

There are up to four rotating discs located within the disc housing. Each of the flat sides on the discs is used for data storage. Each flat side has a capacity of 64 recording tracks, and is serviced by one headplate assembly containing the 64 read/write heads. This section describes the electrical organization of the headplates and their associated addressing circuitry.

3.3.5.1 HEADPLATE AND MATRIX ORGANIZATION. Electrically, the 64 read/write heads of each headplate, Figure 3-15 and 3-16, are separated into 4 'X" lines, each containing 16 read/write heads. Each 'X" line is serviced by one 'X" amplifier. Each of the 16 read/write heads is a center-tapped coil. The center tap of each head in the 'X" line is made common with one head in each of the remaining three 'X" lines. A functional schematic diagram of the headplate organization, Digital Development Corporation Drawing Number 14011, is provided as Figure 3-17.

Matched pairs of isolation diodes are in series with each of the read/write heads. These diodes reduce noise as well as prevent cross-coupling into an unselected head. All electrical connection and input points are made on a terminal board mounted on the bac. of each headplate. This terminal board also contains the isolation diodes. Total matrix size of each headplate is 4 "X" and 16 "Y" lines. (See Figure 3-17.) As there is a total of 8 headplates, the second 4 headplates use the same 16 'X" amplifiers that service the first 4 headplates. Separation is accomplished with 16 different "Y" lines. Total matrix size is 16 "X" lines (selected two at a time) and 32 'Y" lines. The 'X" amplifiers are located on the back of the lower 4 headplates with jumper wires routed to the upper 4 headplates. The 32 'Y" lines are routed through a connector on the baseplate from the outputs of 32 "Y" amplifiers located on the "Y" decode matrix board. The "X" select lines to the 'X" amplifiers are routed through a connector on the baseplate from the 16 decode drivers outputs. Track selection is accomplished by enabling a particular "X" amplifier and "Y" amplifier.

3.2.5.2 ADDRESSING. As previously discussed, data from the controller is divided into two sections, A and B. This data is transmitted to separate write amplifiers and written simultaneously on different recording tracks. Because one addressable track, with respect to the controller, is two disc revolutions in duration, it is necessary to switch to two new tracks at the end of the first revolution of the disc. Switching is accomplished within the disc system by switching track address flip-flop TA at index time. Therefore, the address sent by the controller remain the same during both revolutions of the disc.







Figure 3-15. 16 R/W Heads with Common X Amp (1/4 Headplate)

Figure 3-16. Block Diagram of Typical Headplate



3.3.5.3 ADDRESS DECODING. Track selection, Figure 3-18, is accomplished by selecting a particular "X" amplifier and a particular "Y" amplifier. The "X" amplifiers receive their selection command from an "X" decode driver. The "Y" amplifier receives its enabling command from one of two "Y" decode drivers. Table 3-1 lists the relationship between the octal address, the "X" line, and the headplate. Recall that it is a "Y" line that changes with T_A ; the "X" line does not change with T_A . Table 3-2 lists the relationship between the octal address, the "Y" line, and the headplate.




Figure 3-18. Address Decoding

Each "Y" decode driver accepts a four-bit binary code, and, depending upon the code composition, selects a particular "Y" amplifier that, in turn, supplies a ground return to the center taps of all read/write heads sharing that particular "Y" line.

The "X" decode driver accepts a three-bit binary code and, depending upon the composition of the code, selects two "X" amplifiers (A and B) that, in turn, supplies a current path to the selected "X" lines. The current in the selected "X" line flows through the read/write head that has its center tap grounded.







<u>H</u>	eadplate				Headplate		
Location (disc surface)	'X''Line Input	Octal Addre		ation c surface)	'X' Line Input	Octal Addr	ess_
L1	B7 B8	00 - 07	A	L3	B7 B8	100 - 107	A
	B5 B6	10 - 17	A		B5 B6	110 - 117	A
	B3 B4	20 - 27	A		B3 B4	120 - 127	A
	B1 B2	30 - 37	A		B1 B2	130 - 137	A
U1	B7 B8	0 - 07	В	U3	B7 B8	100 - 107	В
	B5 B6	10 - 17	В		B5 B6	110 - 117	В
	B3 B4	20 - 27	В		B3 B4	120 - 127	В
	B1 B2	30 - 37	В		B1 B2	130 - 137	В
$\mathbf{L2}$	B7 B8	40 - 47	A	L 4	B7 B8	140 - 147	Α
	B5 B6	50 - 57	A		B5 B6	150 - 157	A
	B3 B4	60 - 67	Α		B3 B4	160 - 167	Α
	B1 B2	70 - 77	A		B1 B2	170 - 177	A



TABLE 3-1. "X" LINE ADDRESS LOCATION (Cont)

Headplate				Headplate	
Location (disc surface)	'X'' Line Input	Octal Address	Location (disc surface)	'X'' Line Input	Octal Address
U2	B7 B8	40 - 47 B	U4	B7 B8	140 - 147 B
	B5 B6	50 - 57 B		B5 B6	150 - 157 B
	B3 B4	60 -67 B		B3 B4	160 - 167 B
	B1 B2	70 - 77 B		B1 B2	170 - 177 B



TABLE 3-2. "Y" LINE ADDRESS LOCATION

Headplate

Location	''Y'' Line	
(disc surface)	Input	Octal Address
I 1 II I 1 I 1 I 1 I 1 I 1 I 1 I 1 I 1	A1 °	0N0 * TA
L1, U1, L2, U2		0N0 TA
	A 2	UNU TA
L1, U1, L2, U2	A3	$\overline{\text{ON1}}$
	A4	0N1 TA
L1, U1, L2, U2	A5	$0N2$ \overline{TA}
11, 01, 12, 02		0N2 TA
	A 6	0112 111
L1, U1, L2, U2	A7	$\overline{\text{TA}}$
	A 8	0N3 TA
T. 111 T. 110	4.0	
L1, U1, L2, U2	A9	0N4 TA
	A10	0N4 TA
L1, U1, L2, U2	A11	$0N5$ \overline{TA}
,,,	A12	0N5 TA
	111-	
L1, U1, L2, U2	A13	0N6 TA
	A14	0N6 TA
L1, U1, L2, U2	A15	$\overline{\text{ON7}}$ $\overline{\text{TA}}$
11, 01, 112, 02		0N7 TA
	A16	011/1
L3, U3, L4, U4	A1	$1N0 \overline{TA}$
	$\mathbf{A2}$	1N0 TA
L3, U3, L4, U4	$\mathbf{A3}$	$1N1 \overline{TA}$
	A4	1N1 TA
L3, U3, L4. U4	A 5	$1N2 \qquad \overline{TA}$
10, 00, 114. 04		
	A6	1N2 TA
L3, U3, L4, U4	A7	$1N3$ \overline{TA}
	A8	1N3 TA





TABLE 3-2. "Y" LINE ADDRESS LOCATION (Cont)

Headplate

Location (disc surface)	"Y" Line Input	Octal Addres	ss
L3, U3, L4, U4	A9 A10		'A 'A
L3, U3, L4, U4	A11 A12	1110	Ά Ά
L3, U3, L4, U4	A13 A14		Ά Ά
L3, U3, L4, U4	A15 A16		A'A

3.3.5.4 "Y" DECODE DRIVERS. The controller supplies four address lines, T0, T1, T2, and T6, to the identical "Y" decode drivers. T6 selects one of the two groups of "Y" decode drivers and the memory system supplies the fourth address line TA. TA is an internal timing signal that becomes true for each alternate revolution of the disc. By using T6 in this manner, the lower half of the memory cannot be inadvertantly addressed in systems with only half capacity.

3.3.5.5 'X' DECODE DRIVER.. The controller supplies address lines T3, T4, and T5 to the 'X' decode driver. Depending on the binary code, two output lines, A and B, will be enabled.

The 'X" decode driver is wired to select two 'X" lines simultaneously. However, the 'X" decode driver is interchangeable with the "Y" decode drivers, the difference in wiring accomplished external to the cards. The 16 outputs of the "X" decode driver are routed to the inputs of the 16 "X" amplifiers mounted on the back of the first 4 headplates in the memory system. (See Figure 3-19.) Output of "X" and "Y" decode drivers are at ground when selected.

3.3.6 READ LOGIC

In the read mode, the read/write heads become the source of signal generation. The low-level readback signals (10-20 mv peak) are amplified into logic levels, detected (converted into NRZ data), recombined (A and B), and processed to the controller on demand. As mentioned, there are two data preamplifiers located on the top end plate of the motor housing assembly. (See Figure 3-20.) One preamplifier amplifies A data, the other B data. The preamplifiers receive DC power from the electronic card rack. Outputs from the data and timing preamplifiers are processed to the electronic card rack through a connector. The data preamplifiers receive their inputs directly from the read/write heads through read diodes located on the "X" amplifiers. (Recall that the "X" amplifiers are located on the back of the four lower headplates.)

The function of the 'X" amplifiers in the read mode is to provide a forward biasing current to the read diodes and the isolation





Figure 3-19. Headplate Versus Address Location Diagram



Read/Write/Select Block Diagram



diodes in series with each read/write head. The function of the "Y" amplifiers in the read mode is to provide a return path for the bias current. Head selection in the read mode is the same as in the write mode.

3.3.6.1 READING WITH A TYPICAL READ/WRITE HEAD. (Refer to Figure 3-21.) Assume that "X" amplifier X_0 and "Y" amplifier Y_0 are selected. DC current flows from V through resistor R1, diode D13, the emitter-collector of transistor Q2, diodes D2 and D4, half of the read/write head, and through Q1 to ground. DC current also flows from V through resistor R2, diode D11, transistor Q1, diodes D1 and D3, half of the read/write head, and through Q1 to ground.

Read buss diodes D12 and D14 are forward biased by current flowing from V through resistors R2 and R1, transistors Q1 and Q2, read buss diodes D12 and D14, and through Q2 and Q1 to -4V DC. The low-level AC readback signals are coupled to the input of the data preamplifiers. The linear data preamplifier outputs are coupled to the read amplifiers where they are further amplified into logic levels. The read amplifiers are saturable comparators that provide a positive voltage or ground level output, depending on the relative polarity of the input signal. DC feedback is used to ensure signal symmetry.

The readback signals are then decoded into NRZ data with D flip-flops that are gated with the data strobe clock. (See Figure 3-23.) The data strobe clock is delayed so that it will examine the second half of each bit. The flip-flop will set if the data is high at strobe time and reset if the data is low at strobe time.




Figure 3-21. Read/Write/Select Schematic

Section 3



3.3.7 <u>STROBE</u> SELECTION

Because of variations in head inductance and disc plating characteristics, data to be recovered does not always occur at the same time with respect to a fixed clock. Some data will be earlier, some later. The electronic system looks at the data for one bit time at the beginning of each sector. If the data is early then an early strobe will be selected and processed to the data decode flip-flop. If the data is late, then a late strobe will be processed to the data decode flip-flop.

The sample window, Figure 3-23, becomes true for one bit time at the beginning of each sector. Sample gates A and B become true and allow the sample clock to be applied to their respective sample flip-flops. Data from each data read amplifier is applied to the input of the sample flip-flops where it will be compared to the sample clock. If data and sample clock are both true, then the sample flip-flops will set. If the data and the sample clock are not true, then the sample flip-flop will be reset. Each sample flip-flop operates independent of the other. The data at sample window time is always a logical "1" and is written that way by the memory system. If the sample flip-flop sets, then an early strobe is processed to the data decode flip-flop to strobe the data during that particular sector. If the sample flip-flop is reset, then late strobe is processed to the data decode flip-flop for that sector. The sample clocks, early and late strobe, are derived from an adjustable delay line. Input to the delay line is clock C2. (Recall that data is written at clock C1 time. Clock C2 occurs at center bit time and must be delayed to strobe the second half of the data bit.) The delay line is capable of 250 nanosecond delay in 12.5 nanosecond steps. Delay settings are determined by the manufacturer during test operations.

3.3.8 COMBINA-TION OF DATA A + DATA B When data is sent from the controller it is sent at a 3.0 MHz rate. The data is divided into two data streams, A and B, and is written into different tracks. Before data can be sent back to the controller, it must be reassembled into 3.0 MHz data. Data from decode flip-flop A is resynced to clock C1 by a NAND gate and processed through a data latch-circuit. Data from decode flip-flop B is resynced to clock (ST)by a NAND gate and processed through a data latch circuit. Data latch A and data latch B are reset by

Section 3






Figure 3-23. Strobe Select Circuitry

MAGNETIC MEMORY SYSTEM

Page 3-39 Section 3

D D

C

clock $\overline{C2}$ and $\overline{C1}$ respectively. The outputs of the data latches become true with their respective clocks and the two outputs are combined through an OR gate. The OR gate output is inverted and processed to the controller. The OR gate in inhibited from operation during the write mode by an inhibit signal.



3.4 SYSTEM / CONTROLLER INTERFACE


3.4.1 FUNCTIONAL BLOCK DIAGRAM

A functional block diagram of the system is provided in Figure 3-24, consisting of two sheets. Data control logic is shown on sheet 1. Address decoding logic is shown on sheet 2. Sheet 1 of the drawing depicts elements of the eight circuit cards (A1, A10, A11, A13, A15, A16, A17, A18). Card A1 contains the four read amplifiers; one each for clock, timing code, channel A data, and channel B data. Card A10 has the write amplifiers (for both data channels A and B), and also several inverters. Card A11 is the delay line card. Card A13 is the terminator card that has line termination resistors and voltage monitoring diodes. The function of card A15 is to generate the three clocks (C1, C2, and ST) and to supply a current sink for the disc-speed relay.

Card A16 is the Interface No. 1 card. As shown on the block diagram, the lower portion of card A16 has flip-flop shift registers and gates used for generating the sector and index timing signals from the coded information recorded on the timing track. The upper portion contains channel A and B read flipflops and the gates required to serialize the two data streams of 1.5 MHz data into a single 3 MHz stream.

Card A17 is the Interface No. 2 card. The upper portion generates the signals (TOP and TA) required to simulate an 1800-rpm disc speed and also generates the delayed ready signal (RY). The three flip-flops shown in the center of the A17 logic, separate alternate data bits in the 3 MHz data write into two parallel 1.5 MHz data streams. The read inhibit logic and the logic that causes the flow of read/write clocks to begin at the correct times is below these flip-flops. At the very bottom, there is the write enable logic that causes writing to continue for a short time after the write command is removed. Card A18 contains the circuitry necessary for selecting the correct data strobe for each of the two data channels.


Sheet 2 of the functional block diagram shows the "Y" and "X" decode logic that generates the "X" and "Y" select signals that control the matrix of read/write heads. The inputs consist of the address lines (T0 through T6) from the controller and a signal (TA) generated in the memory that selects different halves of the memory during alternate disc revolutions.




l. Pin numbers on I.C.'s within dashed areas refer to integrated circuit pins. All other terminal numbers are circuit card pin numbers.

FIGURE 3-24. FUNCTIONAL BLOCK DIAGRAM (SHEET 1 OF 2)

	000 37 hay	DIAG	TIONAL BLOCK RAM	DEVELOPMENT CORPORATION
--	------------	------	---------------------	-------------------------





D D



C

3.4.2 PRINCIPLES OF OPERATION

The disc speed signal on pin P3-C is a twice per revolution (17 ms) signal. The disc speed detector contains three one-shot multivibrators and uses the disc speed signal to determine when the disc reaches approximately 3300 rpm. When the disc has reached this rotational speed, the speed detector draws current through the disc speed relay coil. Closure of the disc speed relay causes removal of the starting capacitor from the drive motor circuitry, and energizes the pneumatic pump which supplies the pressure for head actuation.

When the heads actuate, the memory ready signal on pin P3-H goes high and the interface logic is activated. As soon as the heads have actuated, the preamplifiers will cease oscillation and a 1.5 MHz square-wave clock will appear at pin 30 of Card A1. There will be 25,325 clocks per disc revolution. The positive and negative transitions of the clock alternately fire two 170-ns one-shot multivibrators that provide the two timing signals C1 and C2. A third one-shot multivibrator operates in parallel with the C2 one-shot multivibrator and provides the 80-ns ST (strobe) timing signal.

The track index (IX) and the sector clock (SC) are timing signals that define the beginning of each revolution and each sector respectively. They are generated from a coded pattern recorded on the timing track. The timing code (TC) is present at pin 31 of Card A1 and is strobed into and shifted through the register stages A, B, C, and D with ST. Six "1"s in the timing code define the revolution index or origin point; two "1"s occur at each sector clock time. A single "1" is used to begin the flow of clocks to the controller during writing and reading and to generate the strobe select window.

As the six bits shift through the register, the outputs A, B, C, and D are combined to form the index (IX) signal that is three bits (1.5 MHz) in length and occurs once per revolution (17 ms). As the two-bit code passes through the shift register, the condition BCD is detected, generating the first sector clock (SC_a) signal that is one-half bit (1.5 MHz) in length. Two of these sector clocks occur for each sector of data and are spaced 32 bits (1.5 MHz) apart. The second sector clock (SCb) of each pair defines the beginning of each sector. As the single-bit pattern passes through the shift register, the condition \overline{BCD} is detected and is used as a "window" in the strobe selection circuitry and is also to initiate the secondary shift register EFGH. The shift register output F is used to begin the gating of read write clocks to the computer during a write operation. The shift register output H is used to begin the gating of read write clocks to the computer during a read operation.

The disc controller requires a track origin pulse (\overline{TOP}) once every other disc revolution (34 ms); it is generated by gating through every other IX. Before reading or writing can commence, the controller must receive a ready status from pin J10-FF. This occurs after a memory ready (P3-H) goes high and is delayed at least two revolutions time by being clocked by TOP through two D-type flip-flops. The sending circuit for the ready signal is an open-collector transistor that allows the controller to pull the ready line high to the not-ready condition, when DC power is lost in the memory system. The signal TA, which appears at pin 13 of Card 17, is used in the "Y" decode to select different halves of the memory during alternate disc revolutions. The source of TA is the flip-flop that is used for generating TOP by gating through alternate index signals. Signal TA is high during the revolution following TOP and low during the revolution preceding TOP.

The Read Inhibit (\overline{RI}) signal at J10-H goes low whenever a head change signal or write command is detected. It will remain low beyond one sector clock B following the removal of both the head change and write command signals. Read inhibit (\overline{RI}) is generated by two cross-coupled gate latches. The first latch is set and \overline{RI} goes to ground when either head change or write command occurs. After both head change and write command have been removed, their absence and timing signal F cause the second latch to set. As soon as the second latch reaches the set state, the first resets, causing \overline{RI} to go high (FALSE).

The following is a description of the write/read command operation in the disc memory. Digital Development Corporation Drawing Number 13779 is provided in Section 6 and consists of a timing diagram for the memory and interface signals. Sheet 4 of that drawing shows the events that occur during the beginning and the ending of a command; sheet 3 shows the events occuring during the data transfer portion of the sector. The write command (W) at J10-S comes true (0 volts) at the leading edge of the second of the sector clock pair (SCb). The occurance of W immediately sets the write enable latch, thereby permitting writing to begin because of the falling of the enable signal at pin 29 of Card A17. At this time, data from the controller is not being written; instead, five "1"s are written. These are to be used as a preamble during reading.

Four bit times (1.5 MHz) after the appearance of the write command, F gate causes the setting of a latch that allows the read write allow (RWA) at A17-17 to come true. RWA gates 3 MHz clocks to the controller, which in turn, begins the sending of

MAGNETIC MEMORY SYSTEM

Page 3-45 Section 3



data to the memory. Data from the controller (data write) at J10-M is inverted at A18-41. This same inverter causes the writing of preamble "1"s when the RWA signal is low. The inverted data (3 MHz) is converted to two parallel streams of 1.5 MHz data by three D-type flip-flops at pins 10, 11 and 12 of Card A17.

The controller bits being conducted to the channel A data stream are subjected to a one-bit delay in order that the data bits on both channels can be written and read simultaneously. When the controller detects the 1088th negative shift in the read write clock it removes the write command. This causes RWA to fall and prevents clocks from being sent to the controller. Also, because A18-40 is now at ground, all "1"s are now written in the memory. Writing continues until the next sector clock (SCb - the second of the pair) is detected. The enable latch is reset causing A17-29 to go high. It should be noted that the first sector clock (SCa) of a pair occurs during that portion of a sector in which data is written, but that particular sector clock will not reset the enable latch even though it switches one of the gates in the latch. The other gate in the enable latch is kept from switching by the presence of the write command. Thus, the writing of "1"s begins at sector clock B. The writing of data occurs shortly thereafter and continues beyond the distant but approaching sector clock A, then, the writing of "1"s resumes and continues until sector clock B.

The read command can become active only at sector clock B time. Coincidence of the read command and H gate sets a latch that causes RWA to come true which, in turn, allows read write clocks to be sent to the controller. Parallel channel data from the two read amplifiers is present at pins 40 and 42 of Card A16. The two parallel data streams are strobed into D-type flip-flops and alternately gated out of these flip-flops into two latches; the outputs of which form the data read (3 MHz) interface signal. The OR gate that combines the two data streams is disabled when the read inhibit signal is active (0 volts). The data read at interface output J-10-P is re-inverted at A18-44 to compensate for the inversion at the interface input (A18-41). Thus, if the controller sends "1"s to the memory to be written, "0"s are written, but "1"s are ultimately returned to the controller during a subsequent read command.

The data read signal will have gating spikes between the data bits because of the way the outputs of the latches are used to form the data read signal. The channel A data enters its read latch at C1 leading edge and the latch is reset at C2 leading edge. The channel

B data enters its latch with the leading edge of ST (which is coincident with the leading edge of C2), and the latch is reset with C1 leading edge. The output of these two read latches are "ORed" to form the data read. ST, instead of C2, is used to gate the channel B data into its read latch because the data in the channel B read flip-flop may change during the last part of C2 (depending upon the timing of STB), and ST is shorter than C2. Therefore, the setting of the read latch will be complete before the read flip-flop changes.

Variation in the physical parameters of heads and discs causes the read signals from different tracks (heads) to be delayed by slightly different amounts relative to the clock. Strobe selection is a means whereby the better of two timing signals is selected to clock (strobe) the amplified signal from the read/write heads into the read flip-flop. Although each channel has separate strobe selection logic, only channel A will be described, since channels A and B are similar.

A preamble of several "1"s is recorded immediately preceding each sector of data. During a read operation, a middle bit of the preamble is sampled by a timing pulse that is known to be coincident with signals from "early" heads. If the sample "catches" the selected preamble bit, it sets a flip-flop that continuously selects early strobes during the subsequent reading of sector data. If the sample fails to "catch" the selected preamble bit, the flip-flop is reset and a late strobe is selected. The five signals used in strobe selection are: Read Data - from the read amplifier; Window - which defines the time period of a middle preamble bit; Sample - an "early" pulse that is gated through by the window to sample the preamble and set the selection flip-flop; Early Strobe (EST) - a pulse that has an action edge slightly later than that of sample (the leading edge of sample is used, but the trailing edge of the selected strobe is the action edge); Late Strobe (LST) - a pulse that is significantly later (50 to 150 ns) than EST.

The window (BCD) is present at pin 22 of Card A16. It is at ground long enough to gate one sample A through the NOR gate at A18-28. The leading edge of the gated sample will set the D-type flip-flop at A18-M2, if the preamble "1" on the data line is present at A18-25. This will select EST at A18-2 and A18-13. If the "1" is late and misses being sampled, the flip-flop will reset and LST will be selected at A18-5 and A18-6. The selected strobe is present at A18-7 and is used (trailing edge) at A16-44 to clock the data into the read flip-flop at A16-M3. Since the selection flipflop can be set or reset only once per sector (at window time), the strobe selected will continue to be used throughout the full sector of data.

purposes:



SECTION 4 CIRCUIT BOARD SPECIFICATIONS

Descriptions and specifications of the individual circuit boards installed in the Magnetic Memory System are included in this section as an aid to maintenance. The functional description of the circuit boards containing the integrated circuit logic modules (DIP) is contained in Section 3, Paragraph 3.4. The circuit board descriptions are arranged in numerical order. The respective schematics, assembly drawings, and parts lists for the circuit boards are provided in Section 5. The following list of circuit boards and respective part numbers is provided for reference

PART NUMBER	CIRCUIT BOARD	
11306	Write Amplifier	
11640	Delay Circuit	
11661	Decode Driver	
11791/11874	Clock Generator and Speed Detector	
11803	Read Amplifier	
11807	Linear Data Preamplifier	
11811	Linear Timing Preamplifier	
11815	Line Terminator	
11818	'X'' Amplifier	

4.1 INTRODUCTION



WRITE AMPLIFIER 11306

SPECIFICATIONS

This module contains two write amplifiers, one buffer amplifier. and three inverter circuits. The write amplifier consists of three separate circuit functions: (1) Set/reset diode-gated flip-flop designed to form phase-modulated write data from NRZ computer data, its complement, and a two-phase clock; (2) a push-pull current switch, controlled by the flip-flop and used to drive write currents through magnetic read/write heads; (3) a high-current transistor switch designed to remove the source voltage from the write driver to inhibit writing when commanded. The buffer amplifier may be used to drive the disable input in the highcurrent transistor switch or for other functions that require a non-inverting amplifier. If write protect switches are used as part of the design and a protected track is selected, the write voltage is removed from the write driver. The three inverter circuits have no special function and are used wherever inverter

WRITE AMPLIFIER SECTION:

or buffer amplifiers are required.

Maximum Operating Frequency: 2.0 MHz

Input Signals:

Data:

TRUE = +3V min.

FALSE = +1V max.

Input current = -10ma @ 0V

Open circuit voltage = +3V nom.

C1 Input:

TRUE = +3V min.

FALSE = +1V max.

Input current = -10ma @ 0V, for each of two inputs required

Open circuit voltage = +3V nom.

C2' Toggle Input:

Triggers on falling edge of pulse

Minimum Pulse Width = 50 ns

Minimum Amplitude = 6V

Enable Input:

TRUE = +6V min.

FALSE = +1V max.

Open circuit voltage: 7V nom. Input current: -14ma @ 0V

D D



WRITE AMPLIFIER
11306 (Cont)

SPECIFICATIONS (Cont)

Disable Input:

TRUE = $\pm 18V$ or open

FALSE = +1V max.

Input current = -10ma @ 0V

Output Signals:

Push-pull

Output to head = 150ma max.

Rise/Fall Time:

100 ns min., into $10 \,\mu\text{H}$ nominal

head load

Propagation Delay:

75 ns max.

INVERTER SECTION:

Input Signals:

TRUE = +3V min.

FALSE = +1V max.

Output Signals:

TRUE = $7.5V \pm 0.5V \otimes 8ma$

FALSE = 0.5V max. @ -65ma

Input Current:

-10ma @ 0V

Rise/Fall Time:

15 ns typical

Propagation Delay:

25 ns nominal

BUFFER SECTION:

Input Signals:

TRUE = +3V min.

FALSE = +1V max.

Output Signals:

OFF = +18V, no load

ON = +1V @ 100ma

Input Current:

-10ma @ 0V

Rise/Fall Time:

25 ns typical, dependent on load

Propagation Delay:

50 ns

С

WRITE AMPLIFIER 11306 (Cont)


SPECIFICATIONS (Cont)


MODULE POWER REQUIREMENTS: +18V @ 500ma -12V @ 25ma

CONNECTIONS:

Circuit Ref.		Circuit Pin Numbers			
Point		A	B	<u>C</u>	
1		4	29	_	
2	•	3	30	_	
3		10	35		
4		23	49	-	
5		13	39	_	
6		12	38	_	
7		15	41	· -	
8		14	40	_	
9		11	36	_	
10		5	31	45	
11		9	34	42	
12		19		_	
13		16		_	
14		17		٠	

WRITE AMPLIFIER
11306 (Cont)





NOTE: Ref. 13 (pin 16) provides access directly to base of second inverter for special control applications.

WRITE AMPLIFIER FUNCTIONAL SCHEMATIC

Section 4



DELAY CIRCUIT 11640

SPECIFICATIONS

This module contains one delay line driver circuit, one delay line, eight tap amplifier circuits, and one inverter circuit. The delay circuit is used to derive the read strobe clock from one phase of the two-phase write clock. The delay line has a total delay of 250 ns and is tapped every 12.5 ns. Each tap amplifier may be connected to any tap of the delay line. The inverter has no special function and is used wherever an inverter or buffer is required.

DELAY LINE DRIVER CIRCUIT:

Maximum Operating Frequency:

Input Signals: TRUE = +3V min.

FALSE = +1V max.

Input Current: -8ma max. @ 0V

Minimum Pulse Width: 50 ns

Delay line with tap amplifiers Output Drive Capacity:

TAP AMPLIFIER:

Maximum Operating Frequency: 5 MHz

Input Signals: Delay line tap output

Output Signals: $4.3V \pm 0.5V @ 8ma$

+0.5V max. @ -65ma

Rise/Fall Time: 15 ns max.

Driver/Amplifier Propagation Delay: Delay line setting +50 ns nominal

INVERTER CIRCUIT:

TRUE = +3V min. Input Signals:

FALSE = +1V max.

Output Signals: 4.3V ±0.5V @ 8ma

+0.5V max. @ -65ma





Page 4-7 Section 4

C

DELAY CIRCUIT 11640 (Cont)

SPECIFICATIONS (Cont)

Input Current:

-8ma max. @ 0V

Rise/Fall Time:

15 ns typical


Propagation Delay:


25 ns

MODULE POWER REQUIREMENTS:


+18V @ 120ma

-12V @ 12ma









INVERTER





$\frac{\text{DECODE DRIVER}}{11661}$

SPECIFICATIONS

This circuit consists of a binary to decimal decoder with a transistor driver at each of the sixteen outputs. The transistor output is designed to drive the center-tap "Y" line of a head matrix. The inputs accept a 4-bit "word" from which the 16 outputs are decoded so that one is selected at a time. Additional input signals, usually higher-order bits in a computer "word", are used to select one of several cards. In this module, some of the necessary connections are left to connector wiring to permit variations for different applications.

DECODE DRIVER:

Input Signals: TRUE (or "1" voltage): 2.5V min.,

5V max.

FALSE (or "0" voltage): 0V min.,

0.5V max.

Input loading depends on connection of input gates. If necessary, input gates can be wired to present a maximum of 2 TTL gate loads per input signal for matrix sizes up to 64 by 64 heads (eight modules).

Output Signals:

Selected: +1V max. @ 250ma max.

Non-selected: +18V

Power Supply:

+18V, pin 24


Logic ground: Pins 1 and 51, 7, 19,

33, and 45





DECODE DRIVER 11661 (Cont)



NOTE: Dotted lines show typical connector wiring. Expander or card select terms E and F must be grounded if not used.

D [



NAND gates.

CLOCK GENERATOR
AND SPEED
DETECTOR
11791 AND 11874

The following general description and specifications apply to both Clock Generator and Speed Detector Part Numbers 11791 and 11874. Characteristics of the two modules are identical, except the Part Number 11791 is designed for use in installations having a 60 Hz primary input line frequency and the Part Number 11874 is designed for use with a 50 Hz primary input line frequency. Either module contains three clock shaping circuits, a discspeed detecting circuit, transistor inverter, and two 2-input

CLOCK GENERATOR. The clock generator section includes three integrated circuit one-shot multivibrators. Two of these are set for the correct pulse width for system clocks C1 and C2. Clock C1 is generated by one edge of the square wave disc clock; C2 by the other edge 180° out of phase with C1. The third one-shot produces a pulse coincident with C2 but not necessarily of the same width. This pulse is normally used to drive the delay circuit on another card for optimum strobing of data read from the disc. Buffer-drivers are used for the output of C1, C1, C2 and C2 to provide adequate drive for distributing these clocks throughout a system.

DISC SPEED DETECTOR. The circuit compares the pulse spacing from a magnetic pickup with a reference interval from a one-shot multivibrator. Another one-shot multivibrator is used to eliminate extra trigger pulses due to a ringing effect of the pickup. A third one-shot multivibrator provides consistent output conditions. The first one-shot multivibrator sets on an input signal. When it resets, it triggers the second one-shot multivibrator. If the disc is at operating speed, the second oneshot multivibrator will still be in a set condition when the next input pulse occurs. The pulse is then gated to trigger the third one-shot multivibrator. Each of the one-shot multivibrators is retriggerable at any time, whether or not it is reset. When the disc is at speed, each input pulse will retrigger the third oneshot multivibrator. Since it has a period longer than the time between input pulses, the third one-shot multivibrator stays in a set conditions as long as the pulses are gated to it, or as long as the disc is at speed. A transistor relay driver stage is at the output of the detector.

AUXILIARY CIRCUITS. Two TTL 2-input NAND gates are available on the card for general use as required. In addition, a discrete component inverter is provided for a special application requiring an open-collector output.



CLOCK GENERATOR AND SPEED DETECTOR 11791 AND 11874 (Cont) **SPECIFICATIONS**

CLOCK GENERATOR:

"0" level = 0.8V max. @ -6.4ma Input (square wave clock):

"1" level = 2.0V min. @ 0.25ma

Driver Outputs: "0" level = 0.4V max. @ 48ma max.

"1" level = 2.4V min., no load

"0" level = 0.45V max. @ 8ma max. Non-driver Outputs:

"1" level = 2.4V min., no load

SPEED DETECTOR:

Input Impedance: 1000 ohms, approximate

Signal Required: 10V p-p, or -5V peak

Load: 12V, 2500 ohm relay Output:

> DSR at speed: 6V nominal DSR below speed: 18V

Test point at speed: 0.5V max. Test point below speed: 18V

Power Supply Inputs: +5V, pin 26

+18V, pin 24

Logic ground, pins 1 and 51

AUXILIARY INVERTER:

"0" level: 0.8V max. @ 10ma Input Voltage:

"1" level: 2V min.

"0" level: 0.4V max. @ 20ma Output:

"1" level: Open collector, 12V

max. pull-up voltage

AUXILIARY GATES:

"0" level: 0.8V max. @ 1.6ma Input Voltage:

"1" level: 2V min.

"0" level: 0.4V max. @ 16ma Output:


"1" level: 2.4V min., no load

Section 4


D D




CLOCK GENERATOR
AND SPEED
DETECTOR
11791 AND 11874
(Cont)



CLOCK GENERATOR



DISC SPEED DETECTOR



AUXILIARY CIRCUITS

READ AMPLIFIER 11803

SPECIFICATIONS

The read amplifier transforms a linear signal into a switched logic level signal. The module contains a clock amplifier, timing amplifier, and two data amplifiers.

DATA AMPLIFIER

The circuit consists of a differential comparator followed by three inverters in series. Filtered feedback from the first and second inverters to the non-inverting and inverting inputs, respectively, compensates for variations in comparator characteristics to maintain symmetry of the output waveform. Output from the circuit is through the third inverter which acts as a buffer to prevent load variations from affecting the feedback signal.

TIMING AMPLIFIER

This amplifier is identical to the data amplifier, except that a high frequency roll-off capacitor is added across the input to the comparator to provide additional noise immunity.

CLOCK AMPLIFIER

The comparator in this circuit is followed by a transistor differential switch, with feedback from each side to the appropriate comparator input. Each of the complementary outputs is available through a buffer inverter.

INPUT SIGNAL REQUIREMENTS (ALL THREE TYPES):

Differential Signal:

200mv p-p min. 2.0V p-p max.

Frequency Range:

1 MHz to 2 MHz, phase-modulated

OUTPUT CHARACTERISTICS (TTL INVERTER):

"0" level: 0 to +0.5V @ 16ma maximum

"1" level: +2.4V minimum


POWER REQUIREMENTS:

+18V, pin 24, 70ma nominal

+5V, pin 26, 200ma nominal

-12V, pin 28, 70ma nominal

READ AMPLIFIER 11803 (Cont)



LINEAR DATA
PREAMPLIFIER
11807

SPECIFICATIONS

The circuit is mounted on a small circuit board which is secured by bolts to the top of the disc housing. The data headplates are mounted on the sides of the same disc housing.

The circuit is a two-stage differential amplifier with feedback designed to achieve a flat response from 1 to 3 MHz. Each stage consists of a high-frequency, integrated circuit amplifier. A transformer input maintains high common mode rejection when coupled to a data head matrix. The output is transformer isolated to avoid circulating ground currents. It is designed for driving a 120-ohm line terminated at the receiving end.

POWER SUPPLY:

Pin 2: +18V, 50ma Pin 5: -12V, 100ma

Logic Ground: Pins 1 and 6

INPUT SIGNAL:

5 mv p-p min. 25 mv p-p max., without distortion

COMMON MODE REJECTION:


80 db min. (10,000:1)

VOLTAGE GAIN:

50V nominal

OUTPUT IMPEDANCE:

100 ohms nominal
Output may be short-circuited without damage to the amplifier



LINEAR DATA PREAMPLIFIER

D D



C

LINEAR TIMING
PREAMPLIFIER
11811

SPECIFICATIONS

The circuit is mounted on a small circuit board which is secured by bolts to the top of the disc housing near the timing read heads.

The circuit consists of a two stage differential amplifier preceded by a low level diode input selecting switch for gating in the signal from either of two heads. Two select lines determine which of the heads is read at a given time.

The amplifier output has a transformer for coupling to a shielded pair line. When driving a line terminated in 120 ohms, the amplifier has a nominal voltage gain of 50.

POWER SUPPLY:

Pin 2: +18V, 50ma Pin 9: -12V, 100ma Logic Ground: At either pin 11, 12, 13, or 14

INPUT SIGNAL:

5 mv p-p min. 25 mv p-p max., without distortion

COMMON MODE REJECTION:

80 db min. (10,000:1)


VOLTAGE GAIN:

50V nominal

OUTPUT IMPEDANCE:

100 ohms nominal

Output may be short-circuited without damage to the amplifier.



C

LINE TERMINATOR 11815

The line terminator card contains appropriate resistors for terminating twisted pair transmission lines to minimize reflections. In addition, the card has voltage monitoring circuits which provide a change in output if the voltage falls below normal on the +18 volt, +5 volt, or -12 volt power supply buss. The line terminator section has 13 termination resistors with one end connected to +2.3 volts. The +2.3 volts is derived from Zener diodes on the card and resistors which are connected to the 5-volt power supply. Other resistors provide a logic voltage source and terminator for a ready signal which comes from a switch contact.

SPECIFICATIONS

POWER CONNECTIONS:

+18 volts: pin 24

+5 volts: pins 32, 46, 48

D.C.O.: pins 1, 51, 3, 4, 15, 16, 25, 39

-12 volts: pins 23, 30, 34, 38

+2.3 volts:pins 2, 6, 10, 50 (connected together); pins 14,

18, 42, 45 (connected together)

VOLTAGE MONITOR:

-12 volts: pins 35 and 36

CIRCUIT PIN NUMBERS:


n = 5, 7, 8, 9, 11, 12, 13, 17, 19, 20, 21, 43, and 44

Section 4

D [





LINE TERMINATOR 11815 (Cont) С



READY SIGNAL SOURCE AND TERMINATOR

LINE TERMINATOR





TYPICAL LINE TERMINATOR APPLICATION

"X" AMPLIFIER MODULE 11818

SPECIFICATIONS

The module is a small, 1 by 5 inch, circuit board, with discrete components and solder type connection points. It is designed for mounting directly to the back of a data headplate. Each module contains four dual-gate, high-current, transistor circuits. Each dual gate is used for channeling write current and read bias currents to one "X" line pair serving the heads in one row of a matrix. A common input pair from the write amplifier supplies write current to any one of the four gates that is enabled. In the absence of write current, a pair of resistors in the module supplies read bias current to any one of the gates that is enabled. Each of the gate pairs is controlled by an enable line, normally driven by one output of a decode driver circuit.

MAX. OUTPUT FREQUENCY: 2 MHz

CONTROL INPUT SIGNAL REQUIRED:

ON: +2V max. -40ma max.

OFF: +18V or open

WRITE CURRENT:

150ma maximum


SWITCHING TIME:

1 ms nominal

MODULE POWER REQUIREMENTS:

+18V @ 20ma, Pin B

Logic ground: Pin A



SECTION 5 MAINTENANCE

This section includes preventive maintenance instructions. corrective maintenance, troubleshooting, and component replacement procedures.

CAUTION

DO NOT run the disc system with the cover removed. Serious damage may result by allowing unit to operate in a contaminated environment.

Preventive maintenance for the Magnetic Memory System consists of checking the environmental gas system pressure gauges at regular intervals and replacing the sustaining helium gas bottle as required.

Under ordinary conditions, the helium bottle which supplies the sealed enclosure should last approximately six months. The helium bottle should be replaced before reaching a level of 300 psi, while a small amount of pressure remains in the system. New bottle pressure is approximately 2100 to 2200 psi. Use highest-grade, oil-free helium with a purity of at least 99.995% (Liquid Carbonic Specification L-114 Atomic Grade, or equivalent). It is not necessary to purge the system when replacing the helium bottle unless the cover has been opened. To replace the helium bottle while system is in operation, proceed as follows:

CAUTION

In the following steps, take care not to disturb the setting of the two stage regulator (Figure 3-2) except as indicated.

- Shut off main valve on helium bottle (turn fully 1. clockwise).
- Disconnect either end of tube between low pressure gauge and enclosure inlet fitting (Figure 3-2).
- Unfasten encircling clamp that supports helium bottle and pull bottle away from unit.
- Disconnect depleted bottle from regulator and connect full bottle.
 - Clamp helium bottle into place and reconnect tube.
- Open main valve on helium bottle (turn fully counterclockwise).

5.1 INTRODUCTION

5.2 PREVENTIVE MAINTENANCE

5. 2. 1 HELIUM BOTTLE REPLACE-

CAUTION

Do not attempt to set regulator while system is hot. Thermal expansions will cause an improper setting which may result in damage to the unit.

- 7. Monitor high pressure gauge (Figure 3-2) for 10 minutes. If pressure is dropping, omit steps 8 and 9 and go to step 10.
- 8. If high pressure is stable, write down reading of low pressure gauge, then manually actuate pressure relief valve located on baseplate until low pressure gauge indicates 0.
- 9. Release pressure relief valve and monitor low pressure gauge for 10 minutes. If pressure does not return to reading in step 8, readjust regulator (step 10).
- 10. If helium flow is correct, omit steps 10 through 15 and go to step 16. If helium flow is too fast (high pressure dropping) or too slow (internal pressure cannot be recovered within 10 minutes), shut off regulator by loosening locknut and turning T-handle two or more full turns counterclockwise. Manually actuate pressure relief valve until low pressure gauge indicates 0.
- 11. Remove power from unit and allow to cool down for at least three hours.
- 12. When the unit is at room temperature, slowly turn T-handle valve on regulator clockwise until pressure gauge needle just moves off 0 psi pin stop. This prevents excessive pressure from entering the cover.
- 13. Adjust regulator slowly until gauge indicates between 1/4 and 1/2 psi. If gauge indicates more than 1/2 psi, reverse T-handle slightly and discharge some of the gas within the cover by manually actuating pressure relief valve. Repeat the adjust-discharge sequence until gauge indicates between 1/4 and 1/2 psi.
 - 14. Tighten locknut of T-handle valve.
- 15. Monitor low pressure gauge for ten minutes and verify that pressure remains less than 1/2 psi. If necessary, loosen locknut and repeat steps 12 through 14 until pressure remains less than 1/2 psi.
- 16. Monitor the high pressure gauge each week and maintain a log of helium usage.

The sealed enclosure must be purged each time the cover is opened. Purging is accomplished by allowing gas to flow through the system until contaminated helium is expelled from under the cover. A K-size cylinder of gas can be used for this purpose, but a small container (type B medical cylinder) may be more convenient. It is recommended that an extra regulator be used for

5. 2. 2 SYSTEM PURGING

C

purging to eliminate resetting the system regulator. To purge the sealed enclosure, proceed as follows:

CAUTION

The unit must be shut off and allowed to cool down at least three hours prior to purging.

- 1. When the unit is at room temperature, replace cover and install the 12 cap screws. Torque each cap screw in 5-inchpound steps until all screws are at 18-inch-pounds. This torquing procedure is necessary to obtain a proper seal.
- 2. Install purging bottle per helium bottle replacement procedure.

CAUTION

Do not exceed 3 psi when purging, or damage to the unit may result.

- 3. Open valve of purging bottle and adjust regulator to approximately 2-1/2 psi. The relief valve in baseplate assembly will open at 2 psi. If a type B medical cylinder is used for purging, it will be necessary to use entire contents for purging. If a K-size bottle of helium is used, a reduction of 200 psi in the bottle will indicate that a sufficient purge has been completed.
- 4. After purging, shut off regulator by loosening locknut and turning T-handle two full turns counterclockwise. Replace purging bottle with sustaining bottle per helium bottle replacement procedure.

The pressure switch assembly contains an expanding bellows that comes in contact with three microswitches. Two of these switches exercise control over the actuation pressure. The "L" switch provides an indication that actuation pressure is less than 1.5 psi, indicating the system is in a "ready" condition. The "A" switch stops pump action when pressure reaches 1-5/8 psi, and the "H" switch opens the dump valve when pressure exceeds 1-3/4 psi. These pressure switch settings can be adjusted manually as follows:

- 5.3.1.1 INITIAL SETUP ADJUSTMENTS.
 - 1. Shut off power and remove cover.

5.3 CORRECTIVE MAINTENANCE

5.3.1 PRESSURE SWITCH ASSEMBLY ADJUSTMENTS



- 2. Wrap 1-1/2 turns of teflon plumbers tape (one-mil thick) around threads of 0-3 psi Marshaltown pressure gauge and install pressure gauge in manifold block.
 - 3. Open valve on manifold block.
- 4. Carefully disconnect pressure line from manifold block to the manifold, taking care not to stress or bend manifold inlet. Place teflon plumbers tape over exposed end of manifold inlet to prevent particules from entering pressure system.
- 5. Install stop plug over dump valve outlet. (Make sure the stop plug is removed from the dump valve after adjustments are complete.)
- 6. Assemble a helium bottle, regulator, and an extended purging line with appropriate swagelok fittings that will mate with regulator and swagelok fittings on manifold block.
- 7. Connect purging line to the open outlet on manifold block.
- 8. Rotate T-handle on regulator counterclockwise at least two full turns. The regulator must be off to ensure that a sudden rush of gas will not rupture diaphragm on pressure switch assembly.

5. 3. 1. 2 LOW PRESSURE SWITCH SETTING

- 1. Disconnect connector P12 on baseplate.
- 2. Connect an ohmmeter between pins A and B of JT2.

CAUTION

Do not exceed 2 psi at any time during the switch setting procedure.

- 3. Rotate regulator slowly clockwise until a pressure of 1-1/2 psi is indicated on the Marshaltown 0-3 psi gauge installed on the manifold block.
- 4. Note that contact closure between pins A and B, as obseron ohmmeter, occurs at 1-1/2 psi. If it does not, adjust slotted s (identified "L") on pressure switch assembly to obtain proper contact closure. Clockwise rotation will cause switch to close at a lower pressure. Counterclockwise rotation will cause the switch to close at a higher pressure.



5.3.1.3 AVERAGE PRESSURE SWITCH SETTING

- 1. Disassemble synchronous switch assembly and place an ohmmeter between terminals marked A-1 and B-1.
- 2. Increase pressure from regulator to 1-5/8 psi; contact opening should occur at 1-5/8 psi pressure. The switch may close at approximately 1-1/2 psi and cause a short to exist between terminals A-1 and B-1. Adjust slotted screw marked "A" clockwise or counterclockwise until a switch setting with closure at 1-5/8 psi is obtained.

5.3.1.4 HIGH PRESSURE SWITCH SETTING

- 1. Place ohmmeter between terminals A-2 and B-2 on the synchronous switch circuit board.
 - 2. Increase pressure from regulator to 1-3/4 psi.
- 3. At pressures less than 1-3/4 psi, a short should exist between A-2 and B-2. At 1-3/4 psi, an open condition should exist between A-2 and B-2 of the switch. Adjust slotted screw marked "H" clockwise or counterclockwise until the switch opens at 1-3/4 psi with increasing pressure.

5.3.1.5 FINAL CHECKS AND PROCEDURES

- 1. Shut off regulator and release pressure from pressure system by removing stop plug from the dump valve.
- 2. Reinstall stop plug and slowly increase pressure from 0 to 1-3/4 psi. The microswitches will audibly open and close at the proper settings indicated on the Marshaltown pressure gauge.
 - 3. Readjust switches if necessary.
- 4. Shut off regulator and release pressure from system by removing stop plug from dump valve.
- 5. Close valve located on manifold block and remove gauge from manifold block. Remove all pieces of teflon tape from the threads of the manifold block.
- 6. Reconnect all pressure lines taking care to seat them properly. Do not bend or apply stress to the manifold inlet. Use a back-up wrench whenever reconnecting at this location.
 - 7. Replace cover and purge system as previously described.



5.4 TROUBLESHOOTING

- 5.4.1 LEAK DETECTION
- 5.4.2 TROUBLE-SHOOTING THE ENVIRON-MENTAL GAS SUPPLY SYSTEM

5.4.3 TROUBLE-SHOOTING THE HEAD ACTUATION PRESSURE SYSTEM

A Bacharach Model SA63 Electronic Gas Leak Detector, or equivalent, is recommended for leak detection in the head actuation pressure system or environmental gas supply system.

A leak in this system is evidenced by the sustaining gas bottle being depleted at an excessive rate. The sustaining gas bottle will last a minimum of 6 months under normal usage. To troubleshoot the system, proceed as follows:

- Check the regulator output pressure by observing the 0 to 3 psi gauge. If the pressure is less than 2.0 psi, the relief valve may be leaking. If the leak detector confirms this, shut down system, and allow system temperature to stabilize to room temperature (3 hours). Manually release pressure from cover and reset regulator to 1/4 psi flow. If the pressure is less than 2.0 psi, remove power and proceed to next step (allow system to stabilize to room temperature).
- Using the leak detector, check the baseplate inlet fitting. The fitting may not be tightened sufficiently, or the epoxy seal between the fitting and the baseplate may be damaged; the seal may be damaged when the inlet fitting is tightened improperly. To avoid an inlet fitting leak, wrap one turn of teflon plumbers tape (one-mil thick) around the male end of the inlet fitting. Screw in the mating fitting until finger tight, then tighten with a wrench, taking care not to break the epoxy seal between the fitting and the baseplate.
- 3. Check for leaks around the cover using the leak detector. If any leakage is observed, remove the cover and wipe the seal and mating surfaces carefully. Reinstall cover as previously described.

The presence of a leak in the head actuation pressure system is evidenced by excessive cycling of the pressure pump. Normally, the pump operates for a few seconds at not less than 10 minute intervals and has no effect on the environmental system or bottle depletion. Frequent cycling of the pump may indicate a leak in the system. Determine if the leak is in the lower pressure system (components mounted on the baseplate) or in the upper system (components mounted on or in the drum housing). Once the system area is isolated, locate and repair the actual leak as follows:

LOWER PRESSURE SYSTEM LEAK ISOLATION. To isolate a leak in the lower pressure system, remove the cover and apply electrical power only to the lower pressure system so tests can be performed without the motor running. Perform step-bystep isolation procedure as follows:



- 1. Disconnect pressure outlet line from upper system manifold at manifold block. Close the opening in the manifold block with a dead-end cap. Connect a pressure gauge to manifold block and open valve.
- 2. Connect a two-lead power jumper cable with spade lugs to terminals 1 and 3 of terminal board TS2.
- 3. Connect power jumper cable to a source of 115 VAC 50/60 Hz power. The pump will start and cycle 2 or 3 times.
- 4. If leak is in lower system, the pump will continue to cycle with same frequency as it did before cover was removed. If leak is not in lower system, the pump will not run more than a few seconds during the normal 10-minute intervals. If the leak does not appear to be in lower system, remove jumper cable, reinstall pressure outlet line to upper system, and proceed to upper pressure system leak isolation. If leak is in lower system, proceed to step 5.
- 5. Hold finger over dump valve port. If leak is at dump valve port, pump will stop when system operating pressure is attained. Replace dump valve if it is leaking. Retest.
- 6. To test check valve located between pump and accumulator, pressurize system and disconnect fitting at pump side of check valve. A drop in pressure may indicate a faulty check valve. Replace if necessary and retest.
- 7. If system appears to be leak-free and pump cannot provide sufficient pressure for operation, replace pump.
- 8. After leak has been detected and corrected, reconnect upper pressure system tubing. Ensure that pressure accumulated during test is dumped from system and any electrical test connections are removed. Replace cover and purge system.
- 5.4.3.2 UPPER PRESSURE SYSTEM LEAK DETECTION. If a pressure leak cannot be traced to the lower system, pressurize the upper system as follows:
- 1. Disconnect pressure line from the manifold block to the manifold and insert a piece of tubing with a T-connection on the exposed end of the copper manifold. On one T-end, attach a Marshaltown 0-3 psi pressure gauge. On the other T-end, connect a purging line to a regulator and helium bottle. It is recommended that a shut-off valve be installed between the regulator and the T-junction to prevent a loss of pressure through the regulator.

CAUTION

DO NOT allow more than 1 psi in the upper pressure system.

- Pressurize upper pressure system to 1 psi, shut off regulator, and close shut-off valve. The upper pressure system is now pressurized.
- Insert and tighten nylon screws clockwise into back of valve receptacles to prevent pressure from entering the headplate assembly; this permits a check of diaphram leakage. Monitor pressure gauge to see if it is holding pressure. If pressure leak has stopped, the leak is in one of the headplate assemblies. Do not attempt replacement. Only a Factoryauthorized service man can replace a headplate assembly.
- If the system is still leaking, use leak detector to probe the following areas:
 - Timing capsules and associated tubing. If the plastic tubing is cracked, replace the tubing and epoxy the connection. If the leak is in the diaphram of the timing capsule, do not attempt removal. Contact the Factory as soon as possible.
 - Manifold connections. Epoxy the suspected location if a leak is detected.
 - Headplate area. c.
 - Unused headplate and timing locations.
- Remove all nylon screws from valve receptacle and reassemble pressure system. Remove glass cover on the top end plate and slowly rotate disc assembly to ensure disc moves freely without binding or scraping. Reinstall glass cover on top end plate
- 6. Install cover and purge system. Refer to purging instructions.

Troubleshooting the electronics system is accomplished by isolating any malfunction to one or more of the following functional areas: Timing, addressing, writing, or reading. Before troubleshooting the electronics system, verify appropriate dc power levels are present and status indicator lamps on the front panel are operating. All timing signals require the disc to be at proper speed and actuation pressure to be at the proper level for system operation and troubleshooting. The TOP, sector clock,

5.4.4 TROUBLE-SHOOTING THE ELECTRONIC SYSTEM


MAGNETIC MEMORY SYSTEM

Page 5-9
Section 5

D D



and read/write clock must be furnished to the controller before it can function properly. The two timing clocks, TOP and sector clock, are originally multiplexed onto one timing track and share a common timing preamplifier. They are separated in the electronic card rack by logic circuits and the master clock. The read/write clock is derived from clocks C1 + Cw, which are derived from the master clock. The read/write clock is processed to the controller if the RWA (Read/Write Allow) signal is present. Table 5-1 lists the troubleshooting procedures for the electronics system.



Timing <u>Malfunction</u>	Troubleshooting Procedure		
NO TOP OR SECTOR CLOCK	1. Check timing read amplifier output. If no output is present, switch to spare timing set. If there is still no input to the read amplifier, remove the cover and check the timing preamplifiers for the following:		
	a. dc power connections from electronic card rack.		
	b. faulty solder connections.		
	CAUTION		
	Under no circumstance check continuity of the timing heads with an ohmmeter. DC current can erase timing recordings. If soldering an improper timing head connection, remove 115 VAC plug on soldering iron from the power outlet prior to soldering.		
	c. output continuity to electronic card rack.		
	2. If the timing read amplifier output is normal, check the output of the clock read amplifier following the procedure in step 1.		
	3. If timing and clock read amplifier outputs are normal, check the following circuits for correct function as indicated by the Functional Block Diagram provided in Section 6:		
	a. Interface Board No. 1, card location A16:		
	(1) Decode flip-flop and shift registers M1 and M4		
	(2) NAND gates M7, M8, and M11		
	b. Clock Generator, card location A15:		
	(1) Clock generators M3, M6, and M9		
	(2) NAND gates M5 and M8		





TABLE 5-1. ELECTRONICS SYSTEM TROUBLESHOOTING PROCEDURE (Cont)

Timing					
Malfunction	Troubleshooting Procedure				
NO TOP OR SECTOR CLOCK	c. Interface Board No. 2, card location A17:				
(Cont)	(1) NAND gates M8 and M10				
	(2) Flip-flop M5				
NO READ/	1. Check the following circuits:				
WRITE CLOCK	a. Clock Generator, card location A15:				
	(1) Clock generators M6 and M9				
	(2) NAND gate M8				
	b. Interface Board No. 1, card location A16:				
	(1) NAND gate M10				
	(2) Check the Read Write Allow (RWA) signal. It must be positive to allow gate M10. If this signal is not present, check the following:				
	(a) Read or write command from the controller				
	(b) The following gates on Interface Board No. 2, card location A17: NAND gates M3, M6, M7, M9, M4, M10				
ADDRESSING	To process information to or from a particular read/write head in the matrix of all the read/write heads, it is necessary to select its unique 'X" or 'Y" address. Addressing difficulties usually are easily detected by running a diagnostic test on all tracks. If parity errors encountered show a common "Y" line or "X" line, the problem may exist in the addressing section (including the wiring to the read/write heads). If random, unrelated tracks indicate parity errors, it is safe to assume that "X" selection is being correctly accomplished. However, shorts can occur in the heads themselves, causing a multitude of parity errors that show little relationship to each other. Before troubleshooting, ensure that all address commands to the decode drivers are present.				





Timing <u>Malfunction</u>	Troubleshooting Procedure					
ADDRESSING (Cont)						
Parity errors on tracks sharing a common "Y" line	 Check the following: a. "Y" decode driver input to "Y" amplifier b. "Y" amplifier driving the particular "Y" line in question c. open wire from "Y" amplifier to headplate 					
	d. "Y" line short to ground e. "Y" line to "Y" line short					
Parity errors on successive tracks sharing a common 'X'' amplifier	 Check the following: decode driver output to 'X" amplifiers "X" amplifier operation "Y" line to "Y" line short open wire from "X" amplifier to headplate open isolation diodes in headplate (matched pair must be replaced even if only one is bad) 					
WRITING	Observation of write current is a valuable tool in determining whether the write section is functioning correctly.					
Write current malfunction	 Examine the write current for the following characteristics: a. Amplitude: Should be 125 ±10 ma through each half of the write/read head b. Symmetry: Relationship in time between the first half and the second half of one bit should equal bit time ±3% 					







Timing <u>Malfunction</u>	Troubleshooting Procedure				
Write current malfunction (Cont)	c. Shape: The waveform should start with an expotential rise which is the charging of the distributed capacitance encountered between the write buss and ground. After the distributed capacitance is charged, the current dips toward zero and then starts a second exponential rise which is the charging of the inductance. The current increases exponentially until it reaches a magnitude of 125 ±10 ma, remains at this level for a short period, and then decreases to zero. Current then passes through zero in the opposite direction and charges the distributed capacitance on the opposite write buss. After the distributed capacitance is charged, the current dips toward zero, starts rising exponentially to 125 ±10 ma, remains for a short period, then decreases to zero.				
Current observation	1. Modify an extender board to observe current as follows:a. Remove wires from the following pins:				
	(1) pins 11 and 15 ("A" write amp) (2) pins 36 and 41 ("B" write amp)				
	b. Add an extended length of wires so that current probe can encircle either pair, pins 11 and 15 or pins 36 and 41.				
	c. Install write amplifier card in extender board socket and energize system.				
	d. Place controller in WRITE mode and select desired track, using a pattern of all "zeros" or "ones". Sync oscilloscope on origin pulse. Check write current for proper characteristics.				
No write	1. Check the following pins on card A10:				
current	a. pin 3 should have clock C1				
	b. pin 10 should have clock $\overline{C2}$				
	c. pin 30 should have clock C1				



Timing Malfunction	Troubleshooting Procedure		
No write	d. pin 35 should have clock $\overline{C2}$		
current (Cont)	e. pin 13 should be positive		
	f. pin 39 should be positive		
	g. pin 12 should be ground		
	h. pin 38 should be ground		
	Ensure that "X" and "Y" amplifiers are functioning properly.		
Write current not symmetrical	Check that relationship of C1 to $\overline{\text{C2}}$ at write amplifier (pins 3 and 10) is $180^{\circ} \pm 3\%$		
No write current	Check "Y" amplifier in question for operation		
on tracks rising from same "Y" line	Check continuity of wiring from "Y" amplifier to headplate.		
No write current	Check "X" amplifier for operation		
on tracks sharing a common 'X'' amplifier	Check for open isolation diodes in headplate		
	Check wiring to headplate.		
Reduced write	Check for "Y" line to "Y" line shorts		
current on tracks indica- ting a pattern of "Y" lines	Check for two "Y" amplifiers being selected at the same time.		
(0,2,20,22,40 42, etc.)			
Reduced write	Check positive voltage		
current on all tracks	Check current determining resistors in write amplifier		
	Check current drivers in write amplifier.		



Timing <u>Malfunction</u>	Troubleshooting Procedure		
ADDRESSING (Cont)			
Incorrect data	1. Check data inputs to write amplifier		
pattern	2. Check write flip-flop operation (should change state at every C2 time and change phase with respect to NRZ data).		
READING	Data recovered from the read/write heads is low level and must be amplified into logic levels before being decoded into NRZ data. Before checking read data, ascertain that the write current is sufficient.		
No data	1. Check the following:		
output	a. Write current		
	b. Addressing		
	c. Output of data preamplifiers (linear)		
	d. Output of read amplifiers (logic level)		
	e. Input to decode flip-flops (A16, M3):		
	(1) phase modulated data		
	(2) strobe (C2 delayed)		
	f. Output of decode flip-flops		
	g. Output of data latches (A16, M9)		
	h. Output of data NAND gate (A16, M10)		
	(1) insure that \overline{RI} (read inhibit) is not positive during reading		
	i. Output of NAND gate (A18, M4)		

Page 5-16 Section 5





Timing <u>Malfunction</u>	Troubleshooting Procedure
READING (Cont)	
No data output from tracks sharing a common ''X'' amplifier	1. Check for open read diodes on selected "X" amplifier
Intermittant bits being picked up or dropped	1. Check relationship of inputs to data decode flip-flops (A16, M3). The data strobe should be well away from changes in each bit and not during data changes.



5.5 REPLACEMENT PROCEDURES

5.5.1 <u>COVER</u> <u>REMOVAL</u>

5.5.2 DATA HEAD-PLATE ASSEMBLY REPLACE-MENT

- 5.5.3 <u>HEADPLATE</u> DIODES
- 5.5.4 DUMP VALVE REPLACE-MENT

To remove cover, proceed as follows:

- 1. Allow system to cool 3 hours prior to cover removal. Thermal shock may cause damage to the rotating assembly.
- 2. Loosen 12 socket-head cap screws in succession until screws are free of restraint from expanding cover seal, then remove screws.
- 3. Before removing cover, ensure cover is free and will not pull the baseplate seal out of its recess.
- 4. Slowly lift up cover; do not tilt cover, as timing capsules and harnesses may be damaged.
- 5. When reinstalling cover, align arrow on cover with the matching arrow on the baseplate assembly. The cover must be reinstalled in the same manner as it was removed. Ensure the cover seal is free of obstructions (wire, solder splashes, etc.), as a helium leak may result if a proper seal is not obtained between the cover and baseplate seal.

Replacement of the data headplate assembly may be performed only by a Factory-authorized field representative.

CAUTION

No adjustments can be performed on the data headplate assembly. DO NOT attempt to adjust or replace this assembly or serious damage to the equipment will result.

Replacement of a defective headplate diode on the diode board may be performed only by a Factory-authorized field representative.

The dump valve may be replaced as follows:

- 1. Disconnect pump from accumulator.
- 2. Disconnect pressure line between accumulator and manifold block at manifold end.







- Disconnect pressure line between accumulator and dump valve at accumulator junction.
 - Remove two screws holding accumulator to baseplate.
 - 5. Remove accumulator.
- 6. Remove wires to dump valve from terminal strip TS2, terminals 3 and 4.
 - Remove two holding screws to dump valve.
 - 8. Replace dump valve.

CAUTION

Do not move T-fitting that is epoxied to the accumulator.

When reconnecting pressure lines, tighten lines finger tight plus 1/4 turn. Take care in connecting pump to the accumulator to prevent damage to the tubing. Tighten tubing finger tight plus 1/8 of a turn.

The pressure relief valve located in the baseplate is removed through the lower surface of the baseplate using a socket wrench and extender. When installing new valve, wrap two turns of teflon plumbers tape (one-mil thick) around threads to ensure a proper seal. Tighten securely during installation.

To replace pressure pump, proceed as follows:

- Remove two screws attaching pump to the baseplate.
- The unit has a check valve following the pump. Disconnect tubing from check valve. DO NOT break the epoxy seal around accumulator inlet fitting. Remove the spring installed in the pump outlet line.
- 3. Disconnect two white pump electrical leads at terminal board TS2, terminals 1 and 2.
 - Remove the pump. 4.
 - 5. Install replacement in reverse sequence of this procedure.

- 5.5.5 PRESSURE RELIEF VALVE REPLACE-MENT
- 5.5.6 HEAD ACTUATION PRESSURE PUMP REPLACE-MENT





- 5.5.7 PUMP CAPACITOR REPLACE-MENT

5.5.8 PRESSURE PUMPCHECK VALVE REPLACE-MENT

- 5.5.9 TIMING HEAD ASSEMBLY REPLACE-MENT
- 5.5.10 SWAGELOK FITTING INSTALLATION

The pump capacitor forms a series-resonant circuit with the pump solenoid coil and is used to improve the pump's efficiency at elevated temperatures. To remove the pump capacitor, proceed as follows:

- 1. Remove two retaining screws.
- Remove insulating tubing from capacitor terminals and unsolder wires.
 - Install and solder new capacitor in place.

The two-piece check valve located between the pump and accumulator with an epoxy compound. To replace the check valve, proceed as follows:

- Disconnect fitting from inlet side of check valve.
- Remove valve seat section of check valve only, by unfastening it at pump outlet.
- 3. Inspect valve body before replacing valve and seat. There is a 0.011-inch hole in shank following the threads on inlet side adjacent to pump. This hole maintains the required pressure differential between accumulator and pump for the valve to seat properly.
- Replace and seat valve, then tighten securely to accumulator.
 - Fasten pump output fitting to inlet side of check valve.

Replacement of the timing head assembly is not a field service procedure. If the assembly is faulty, the complete system must be returned to the Factory for repair.

The swagelok fittings are used throughout the system to maintain leak-free seals. To install the swagelok fittings, proceed as follows:

- 1. Insert tubing into fitting. Ensure the tubing rests firmly on shoulder of fitting, and that nut is finger tight.
- 2. Hold fitting body with a backup wrench and carefully tighten nut 1-1/4 turns. The fitting is now secure.

6.1 INTRODUCTION

Section 6



SECTION 6 ENGINEERING DRAWINGS AND PARTS LISTS

This section provides applicable engineering drawings and parts lists for reference during routine maintenance operations or troubleshooting of the Model 7301 (Part No. 13870) or Model 7302 (Part No. 13770) Magnetic Memory System.

Representative engineering drawings for the Magnetic Memory System are provided in this section. Appropriate notes have been added to the drawings to define any differences between Part No. 13770 and Part No. 13870 systems. Drawing or part numbers which are unique to a particular system are listed in Table 6-1.

TABLE 6-1. DIFFERENCE DATA

Drawing Title	Applicable D Part No. 13770	rawing No. Part No. 13870
Memory System Installation Assembly	13770	13870
Functional Block Diagram	13777	13882
Relay Mounting Board Assembly	13833	13884

6.2 INDEX

The following reference drawings and parts lists are provided in this section in the order listed.

Drawing No.	<u>Title</u>
13834	Drum Wiring and X-Y Harness List (9 sheets)
13775	Card Rack Wire List (27 sheets)
13770/13870	Memory System Installation Assembly (3 sheets)
13777/13882	Functional Block Diagram (2 sheets)
13779	Timing Diagram (4 sheets)
13774	Card Location Diagram
14011	Headplate Organization
13833/13884	Relay Mounting Board Assembly (2 sheets)
11795	Parts List, Interface No. 1
11796/11797	Interface No. 1, Pictorial/Schematic
11799	Parts List, Interface No. 2
11800/11801	Interface No. 2, Pictorial/Schematic
11791	Parts List, Clock Generator (60 Hz)
11874	Parts List, Clock Generator (50 Hz)
11792/11793	Clock Generator, Pictorial/Schematic
11803	Parts List, Read Amplifier
11804/11805	Read Amplifier, Pictorial/Schematic
11306	Parts List, Write Amplifier (2 sheets)
11326/11336	Write Amplifier, Pictorial/Schematic
11661	Parts List, Decode Driver (2 sheets)
11662/11663	Decode Driver, Pictorial/Schematic

Drawing No. (Co	nt) Title (Cont)
11640	Parts List, Delay Circuit
11645	Schematic, Delay Circuit
11650	Pictorial, Delay Circuit
11815	Parts List, Line Terminator
11816/11817	Line Terminator, Pictorial/Schematic
11680	Parts List, Head Substitution Terminal Board
11674/11679	Head Substitution Terminal Board, Pictorial/
11695	Parts List, Synchronous Switch
11697/11698	Synchronous Switch, Pictorial/Schematic
11811	Parts List, Linear Timing Preamplifier (2 sheets)
11812/11813	Linear Timing Preamplifier, Pictorial/Schematic
11807	Parts List, Linear Preamplifier (2 sheets)
11726/11727	Linear Preamplifier, Pictorial/Schematic
11818	Parts List, 'X" Amplifier
11819/11820	"X" Amplifier, Pictorial/Schematic

Terminal	From	То	Function
1	T1-(R)	T1-Shield	Logic Ground
2	J8-R	PA2-2	+18 volts DC
3	T1-(W)		Preamp Input A
4	T1-(B)		Preamp Input A
5	J12-G	PA2-5	Head Select Input A
6	J12-F	PA2-6	Head Select Input B
7	T3-(W)		Preamp Input B
8	T3-(B)		Preamp Input B
9	J8-S	PA2-9	12 volts DC
10	T3-(R)	T3-Shield	Logic Ground
11			Logic Ground
12			Logic Ground
13			Logic Ground
14			Logic Ground
15		J8-A (W)	Clock Output
16		J8=C (S) **	Shield Termination
17		J8-B (B)	Return for Clock Output

NOTE: For balance of drum wiring, refer to drawing 14011.

**Shielded pair

		Preamp #1	
DIGITAL POP DEVELOPMENT	DRUM WIRE	13834	C
CORPORATION		Page 1	

Terminal	From	То	Function
	T2 (R)	T2 (Shield)	Logic Ground
2 3	PAI-2	PA3-2	+18 volts DC
3	T2 (W)		Preamp Input A
4	T2 (B)		Preamp Input A
5	PA1-5		Head Select Input A
6	PA1-6		Head Select Input B
7	T4-(W)		Preamp Input B
8	T4-(B)		Preamp Input B
9.	PA1-9	PA3-5	12 Volts D. C.
10	T4-(R)	T4-Shield	Logic Ground
11			Logic Ground
12			Logic Ground
13			Logic Ground
14			Logic Ground
15		J8-D (W)	Timing Output
16		J8-F (S) **	Shield Termination
17		J8-E (B)	Return for Timing Output

** Shielded Pair

	Preamp #2	
DIGITAL DO DRUM WIRE LIST	1 13834 C	
CORPORATION	Page 2	

Terminal	From	То	Function
1		XAL1-A**	Logic Ground
2	Preamp 2-2	PA4-2	+18 volts DC
3		XAL1-2(W)	Read Bus (A)
4		XAL1-1(B) **	* Read Bus (A)
5	P.A. 2-9	PA4-5	-12 volts DC
6		XAL2-A**	Logic Ground
7		J8-G(w)	Data Preamp Out
8		J8=J(S) *	Shield Termination
9		J8-H(b)	Return for Data (A)

*Twisted Pair, Shielded **22 ga Blk. ***Blk. & wht. twisted pair

			Preamp #3	
DIGITAL IC DEVELOPMENT	DRUM WIRE LIST	ant Mo	13834	lä
CORPORATION			Pn γe 3	

Terminal	From	То	Function
1 2	Preamp 3-2	XAU1-A **	Logic Ground +18 volts DC
3 4		XAU1-2(W) XAU1-1(B) ***	Read Bus (B)
5	Preamp 3-5	XAU2-A ** J8-K (w)]	-12 volts DC Logic Ground Data (B) Preamp Out
7 8 9		J8-K (W) J8-M (S) J8-L (b)	Shield Termination Return for Data (B)

*Twisted Pair, Shielded **22 ga. Blk. ***Blk. & wht. twisted pair

마시 보고 있는 것이 되었다. 그는 사람들은 사람들은 사람들은 사람들은 사람들은 사람들은 사람들은 사람들은	Preamp #4		
DIGITAL SID DEVELOPMENT DRUM WIRE LIST	ант но 1	13834	c
CORPORATION	Page 4		•

NOTE:

Make the following connections as required for the head plates that are installed. Daisy-chain by the shortest route.

REFERENCE ONLY

Wiring is included in "X" amp and pre-amp wiring.

Preamp - Data (A)	Read Bus Connections
PA 3-3 PA 3-4	XAL1-2 XAL2-2 (W) *

Preamp - Data (B)


PA4-3 - - - - - - - - - XAU1-2 - - - - XAU2-2 (W)
PA4-4 - - - - - - - - - XAU1-1 - - - - XAU2-1 (B)


* Blk and Wht. Twisted Pair

	From	То	Function
A B C D E F G H J K L	Preamp 1-15(W) Preamp 1-17(B) * Preamp 1-16(S) Preamp 2-15(W) Preamp 2-17(B) * Preamp 2-16(S) Preamp 3-7 (W) Preamp 3-9 (B) * Preamp 3-8 (S) Preamp 4-7 (W) Preamp 4-9 (B) * Preamp 4-8 (S)	(Shield-black wire) (Shield-black wire) (Shield-black wire) (Shield-balck wire)	Clock Preamp Out Return for Clock Shield Termination Timing Preamp Out Return for Timing Shield Termination Data (A) Preamp Out Return for Data (A) Shield Termination Data (B) Preamp Out Return for Data (B) Shield termination
N P R S T U V W X Y Z a b c	Preamp 1-2 Preamp 1-9 Logic Ground (B)	**Group 1 **Group 2	+18 volts DC -12 volts DC

^{*}Twisted Pair, shielded


^{**22} ga black stranded wire. Crimp and solder each group into a ring terminal and tie to ground lug on motor housing. Route below all other disc wiring. Wire length to be 10-1;2 inches.





NOTE-USE OUTERMOST TERMINAL OF CAPACITOR AS SOLDERING POINT FOR PUMP LEAD.

	CONNECTOR J5	1935) 1801/1884
DIGITAL STE DEVELOPMENT DRUM WIRING	1 13834	
CCRPCRATION	Page 8	



NOTES:

- 1) * See MDL for Capacitor Values,
- 2) Use 16 Ga. white Teflon, Stranded wire.
- 3) ** Omit this Capacitor on 1 & 2 Disc Units.

CONNECTION OF MOTOR CAPACITORS

DEVILOPMENT DRUM WIRING

DRUM WIRING

Page 9

Page	Rev	Page	Rev
l.	H	21	
2	H	22	
3	9	23	
4		24	B
5	1	25	B
6		26	D
7	D	27	F
-8	D E		
9			
10			
11	\mathcal{B}	i e	
12	\mathcal{G}		
13	\mathcal{B}		
14			
15	H		
16			
17	G		
18	6		
19	B		
20	F		

		100	
Rev.	ALTERATION	Ву	Date
A	Revisions made to Page 1, 7, 8, 13, 15, 17, 18 and 24.	Eurle	11/9/60
В	Updated logic changes and corrected errors	TVA	11/9/66 11/9/68
С	Page 27, Pin DD added connection from J2-H, AC Failure Warning	DVA	12/016
	Per ECR #766	Earl	1/4/69
D	Deleted wire P8-N to A5-24	Earle	1/15/09
	PER ECR 740	DVA	1/16/69
E	Pin 23 Function should be T6 input is (T6)' (page 8) PER ECR #800	(A)	1/21/69
F	Chg'd. sheets 15, 18, 20 & 27 per ECR 819 Jeckes 2-4 9	Eade	215/69
50000 E	ade vipigion	7 4	Plo IC
	RACK WIRE LIST Comme	7) # 4	0 0
APPRIVED	1 1	3775	H

REV	ALTERATION	BY	DATE
G	Changed sheets 3, 17 and 18 per ECR 1409 $PC \frac{5}{3}/9$	OVA	5/3/69
н	Changed sheets 3, 17 and 18 per ECR 1409 PC \(\frac{5}{3} \gamma \gamma \) Page 15 changed function column on lines 18, 30, 25 and 12 Per ECR 1311 PC 5.29-69 Incorporated ECN 719	Eade	6/2/69 6/3/69
CHECKED	REVISION SHEET DIGI	TAL DELOPM	D C F N T
APPROVE	RACK WIRE LIST COR	PORAT	10 N
APPROVE	D SHT NO DWG A	3775	Form No. 026

NOTES:

- 1. See DDC 13775 Sheet 1, pages 24 through 27, for Connector Wiring.
- 2. Socket to socket wiring to be No. 24 ga. Kynar solid wire.
- 3. Install DDC #12888-13 Power Bus between Pins 24 and 28 of Connectors Al thru Al3.
- 4. Install DDC #14023-4 Power Bus on Pin 26 of Connectors A15 thru A18.

DIGITAL DE	TITLE	SHT NO DWS. NO.	REV
DEVELOPMENT	RACK WIRING	1 13775	4
CORPORATION		Page 2	

Terminal	Fro	n	То		Function
1				DC	Common
2 3 4 5 6 7 8			•		7.2
3	******			Pood	Data "A" Input
	P8-H (B)	}		Reau	Data A input
6	P8-J (S)	*	V 1 * * * * * * * * * * * * * * * * * *	Shie	A
7	F0=N (0)	1		Silve	9
8	P8-G (W)	,	Region Control	Read	Data "A" Input
9					
10 11					a la
11					
12		· · · · · · · · · · · · · · · · · · ·		1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	
14	D0 I (D)			Pand	Data "B" Input
15	P8-L (B)	1		Neau	Data B Input
16	P8-M (S)	<u> </u>		Shiel	A
17 18 19	A Maria Maria			Dillei	
18	P8-K (W)	7		Read	Data "B" Input
19					
20					
20 21 22 23	A 1.6 .40			Doto	"B" Output
23	A16-40 A16-42				"A" Output
24 *** 6	Sleeve	***		+18	
25	HEEVE				
24 ** 5 25 26 27	A13-32			+5 V	DC
27					
28 ** ; 29 30	Sleeve			-12	VDC
29				Cloc	k Data Output
30	A15-8 A16-30	***		Cloc	k Data Output ng Data Output
31	A10-30	***	· · · · · · · · · · · · · · · · · · ·	1 111111	ng Data Output
32 33 34	· · · · · · · · · · · · · · · · · · ·				
34	P8-D (W)	7		Timi	ng Read Input
35	FO-U-R				
36	P8-F (S)	> *		Shie	ld
37					
38 39 40 41	P8-E (B)	<u> </u>		Timi	ng Read Input
39					
41					
42					
42 43					
44	P8-A (W)	7		Cloc	k Read Input
45					
46	P8-C (S)	> *		Shie	ld
47				Clos	k Read Input
49	P8-B (B)	<u> </u>		Cloc	k Kead Input
50					
51				DC	Common
		. 24	إد		outside pin area
	elded twisted p			Noute	outside più area
	SULATE ENTIF TH SHRINK TU		BUS DAK		Location: Al
					Card Type:
*** B	& W Twisted P	air, Black	to DC Commo	n	Read Ampl.
DIGITAL	् <u>ह</u>	TITLE			SHT NO DWS NO. REV
	PMENT	WIRE L	IST - CARD R	ACK	1 13775
CORPO	ATION				Page 3
b					1 age 5

Terminal	From	То	Function
1			
2			
3	atau kan menduan kenangan kan kan dan menduan kenangan dan pengangan pelangah dan pengah dan dan kenangan da J		
4		eren kiran menen beran beran kentan beran be	
5			
6	-	**************************************	
7			
8			
9	والمعاول والمناورة المتعاول المتعاولة المتعاولة والمتعاولة والمتعاولة والمتعاولة والمتعاولة والمتعاولة والمتعاولة		
10			
11			
12			
13			
14			
15			
16			
17	mana and a standing a managament and a standing a standing and a standing and a standing and a standing and a The standing and a standing a standing and a standing a standing and a standing a standing and a standing and a standing a standing and a standing a standing and a standing a standing a standing and a standing a standing a standing a standing a standing and a standing a	ta yan distanza an aya ka saka saka saka saka saka saka sa	
18			
19			
20		<u> </u>	
21			
22			
23			
24			
25			
26			
27			
28	en e		
29			
30		de la francia de constato e propor de la composição de processor de la composição de la composição de la compo	
31			
32 33			
33			
34			
35			
36			
37			
38			
38 39	erando esta esta en esta esta esta esta esta esta esta esta	tick is dien de eensteer die de eerste de eerste en die eerste en de eerste en die de eerste eerste en die eer	
40			
41		and the state of t	
42	and the second of the second o		
	and the contract of the second		
43			
44		·	
45			
46			
47	en e		
48		en e	
49	ing the historic proceeding and the desire to this confidence of the contract of the first state of		
50			
51			
J 1			
			Location: A2
			Card Type:
n l'a			No Card Required
DIGITAL DI	TITLE		SHT.NO DWS. NO.
		LIST - CARD RA	CK 1 13775

Terminal	From	To	Function
1			
2			
3 4 5 6 7			
4			
5			
6			
7			
8			
8			
10			
11			
12			
12 13			
14	90.		
15			
16			
17			
18			
14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45			
20	· ·		
21			
22			
23	and the sales of the state of the sales are a second to the sales are sales and the sales are sales are sales		
24			
25			
26			
27			
28			
29			
30			
31			
32			
33			
34			
35			
36			
37			
38			
39			
40	originative extension and the second extension of the		
41			
42			
43			
44			
45			
46			
41			
48			
49			
50			
50 51			
<i></i>			
			Location: A3
			Card Type:
			No Card Required
DIGITAL P	TITLE		SHT.NO DWS. NO. RE
DEVELOPM	ENT WIRE	LIST -	1 13775
CORPORAT			
CORPORAT			Page 5

1 11	Strain Mar	omi (1	Ö	Function
1 1	A COMPANY OF THE CONTROL OF THE PROPERTY OF THE CONTROL OF THE CON	 To the one of the desirence of the control of the con	, or requirements in our cars, successforcements their incomplicate section the determinant of the	and makes acception with an increase season has been account more account to the companies of the contract of
,		AND THE CONTRACTOR OF A SECURE AND ADMINISTRATION OF A SECURE ASSESSMENT OF A SECURE ASSESSMENT OF A SECURE ASSESSMENT ASSESSMENT OF A SECURE ASSESSMENT A	The second of the second open and the second open and the second open of the second open open open open open open open open	and the state of t
		The state of the s	etigiche ann der Fry William d'Amerikan gerett dephréphane. Bissephieuse, instigentense personal	
.1		Meri montri Prima sunt de Medella de de esta montre de Parle docembro de en el 1986 de esta el 1986 de esta el	trans ar en trom to our remontre e en mantenar e emperar habitata, emperar establismo en	
		haddenstelle con sen suffice – de services sons de researche se de novembre une , la çue , y acusais co	ettingeleg til i tilder i i med til haddet i var dendet har av flav det et i gan vigte gete det steknikk senskelen	radio de la company de la comp
-	and the second s	njekara Navarra i regjelo isaliga jugar direge 1 alugi ili. 1912 ili 1916	alger gift kantingen i sprekke til 1944 skilliggen hat i 1941 spr. Han hør i 1951 i 1944 gift gift gift kan sæ	эттэ байна эттэ төв — «байнай булга бүлүүлүү хүүлүү жүнүү жүнүү жүнүү жүү үүрүү жүрүү түрүү жүнүү жүү бүлүү бүрүү жүү бүйүү бүйүү жүү бүйүү жүү бүйүү бүү б
1 -	u para garantenen i a manta, ma minata di esperante suo sellato, setti manta acceptata di esperantenen e in sen I	atro come processo de propriesa manda envirante en en en compaña en la reconstrución de la compaña d	na riana ngana ngan a ngan sa na ngang dininah ning na ngan Mindria na naga pina g alang dananagg ang	ette en er det entregenig filt entregenis (view aproblement e promitie) i mellen miljemmingspeline
	and the second of the second o	rayanga ina ninadan ng patron dan mai suraundan in ninadira dan dahadahan ing masumigangaha an ini masa	decided (1925), y - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	an ny mpiningaha - mahandhana an
1 7	 In adjustic to the final particular on the final control of particular and the stage on the complex particular and the control of particular an	entre e región e de contrata de contrata en especia de la compresenta de la compresenta de la compresenta de c	particular for a control of the cont	orto, spilongaphat arbunilitra i notar mas - toda se sa sa i toda se
liö	interes injuri, militar ya (kiri ya kiri ini) iyaka dan ya kiriya kiri dan kasari wa kiriani ya (kiri ya kiriya da ƙasari ya kiriya kir	enter mentelle lever i de lever i se eller i se engal engalette engalete se anno a se es es es es es es es est	Problem (Burn Construction of the Apple of the September (September 1997)	To the control of the
1 71	The second of th	arme e con l' recollement de les les est lesse la decouples alles accountes e la confessionage a le le aggi _e la decouples	e allemante de la company	- Britage dag uppropriet in Legislators, or not represent to the conference of the c
1 32	Company of Control of	oznick statem i 1997. je z 19. – i zamri naprimatnija obstaga naprografiji i ki najdijod obi nagadnojac	en allemen te Presi (mil 1 - european), men amalin etarrar (a) - era mustambara nganagan	to a version minimum rigin have about anomal or favorable in the distribution of the d
1 73	The state of the s	والرواقية والمستودور والمستحد المارات المارات المستحدة والمستحد والمستحد المستحد المستحد المستحد والمستحد	Transfer (American som sig er samming Star til samminger – d (American September), americans	
1.7	SELECTION OF CONTRACT	ombre operant var i telepe proposacie. I konsister – 1 i telepe proposacio nalizatione de l' este e conservate e e	en endekende un ege enkalik en er en ene mike egkere i herd singer i mende endiglighete skindelighete med E	
- 15	r and, the state graph region () and it is easy different to the contrate of the state of the s	and an experience of the second secon	- College and College and Advances are on a substantial are now up upon the college part of the decide dispute	arte effectivas, colonias, con insperior activismos proportions and attribute any contribute and attributed and
1	i de la companya del la companya de la companya del la companya de	kort gelatet immege, mit millegement mit den meer om velger i meteer av de meelde. Amgeste tijd at 1937 meeste	alaudi dalibasi. Prasadasi sud suo risorya erias suoroko adassamin hartuu 1924 ya magaja a gallanagiligadi adab	engalautur na kuu inna dista kapita nimba sagin a mja sagin dispersippia niggila dista kabinda disampiyada da sananga karibada ka
	r a Million (1 annig 1919 de la contaction Manifest Manifest and House, Landbook (1919 de la contaction (1919 de l	n. A verste kritik delse som dette mådste spåksjeten de ambituger i dekseld des de stre sambjenhete etter. De	e e nye tiliphina ay igy - end siddin ayay . Aftir yaran aliy ayyan endeze - yire, ze enhan endezin ey ahaza	erkumpu, ministra udan Moressenin kun kaskin kuan katka ministra kanda hadin salatik salatik dalah dalah kanda Kanda kanda ka
738	e antieste nemi marter (p. 141) e ministrator pr. 1. cerpan marchete. Lander (p. 141) en el 1711	e i destruir describe describe el <u>monte sono distribution de standardiscolo</u> di communicación que distribution de	or make the notes contribute the officer than the contribute of th	, na jangannan apaga mah apagan anan katan katan datah minin kerapatan dan di Magadan datan bibasaran menangka
	er i meng stamme tali in in ning i mengangkangkan selam panda sahan apagan apat panahas adam pana	nd has soon nodern. He span week amaak landigh ab per serimaan aaban upung a apanasik samba a	ek repairtos unti over vessettisettes inquel lipiatogi knyt mejit i vestestrossystesten (et uti misteri s kius	ry derror - anter-september de planting op applicate de order de planting op applicate from the order of
1 20		Charleston I - 16 With System of Languister Street Management Confession (Confession Act Confession		atom to their ments of the control and a mental state of the control at the control of the contr
77	er terretaris de restriction (de la completación de la completa de completa de la completa de la completa de l	gar yan rasilindiga edinga di kinadiyarahda denga rahdarin indiga radiklanggaran danada etirmalahda kina indiga	an ann agus an tha an an an agus agus an an agus an an agus an an agus an an agus agus agus agus agus agus an	d to the constraint of the time, to the contract of the constraint
22	ATTENDED TO THE STORE OF THE SECTION OF THE STORE OF THE SECTION O	garine in infatt i i nei antiquin gga galabattan madinatal gala i nei ne innique a guar antiqui i qui ce i nei	er e <mark>ntretet spirten entreten entreten e</mark> n en ommen entreten entreten om om en ommen entreten på en om en en en e En	
23	*	ereter na 1900 en e n 1997 man (en al 1900 man 1900) i m an e n man (en 1901 en 1	etti talkaisia kan kan kan asat ona etti titti maritatika in 2 % on talka aritatika et etti titaa et etti tita T	a disperiente na cite ca protecim o continua de manacionem desperante del protection de la conferencia de la continua del continua de la continua de la continua del continua de la continua del la continua del la continua de la continua del la continua de la continua de la continua del la continua del la c
2.4	n nemental de la compresenta de constituire de la compresenta de la compresenta de la compresenta de la compre La compresenta de la	entri unive lla la resista della seperatoria di più ri distribuzzano della 11 discusso i disper	enter galle kan kan ind ense i suga i seber 1. properti seber 1. folyer i palent perseput sebes properties i ste	
2.5		na mistra ngayong sak uyan Nami sr sak ampanan ayyan bisi bisi isiyayi ya k i mad ^a ma saka	en (Management Agenterior) en en 15 des 1944, en 1945 y Management (1111, 1111, 1111, 1111, 1111, 1111, 1111,	
7.5	orman pela sette remine utlandade sen sen i uni sertimen den de pelantimental dependentito i del artikula set seden uz.	andersonne and 1955 i 1999 i province of the contract of the c	arian <mark>tearrass</mark> io servicini, retireti atrian teaprita inerira di eriapa, se teap rit a indiatra retraver i e e	
.27		and the state of t	e nterfelologische r unger verweite. In ned wer deut Engelie in ist des gegennens en deut die des jouwegen in des	The second secon
25 27 29	entropies in the mentropies approximate manufacture and the proximation is a continue of the second	committee to the committee of the commit	en e	Che report de l'unit i l'un reseau satte tre l'el transser soine ant se un ser ut alles assistants à menural autre des la des des l'elles autre
29	monoting allementages, on gather on major that the major algebras () is set to be a set of the set	nordaniero (n. 1904). Prede mod matematik się się się się się nordalnie no deu miestro (no d. 1900). Sekonio i Do daniero (n. 1904).	e ntropiatika tari energita in a pir etargi ete erre idak et al erredake elkari (karene esila, este essa kelek ar E	om interes i paring akay (). Entry dam (), kryn v v. v. r. () of righter religions an interest the religions of paring by the
30 31 32 33 34 33	Committee of the commit	de Balliper in New Wilde de Nichte von 1940 in der der oarde van de 1941 - en ieuwe in deue in de Wilde in de D De stande von de de Nicht von 1940 in de de de de de de 1941 - en ieuwe in de	oddigdd da u (n. 19. 19. 19. 19. 19. 19. 19. 19. 19. 19	n en
37	rite produce typinhight george common de cycle difficultier incomprise after the first or incompress the incompress to determ	n er de 1. '' i Francière i et e redit e edde desembleer fa venden e egen deben i van groupeleen. Van sin en	understaden versieren aus einem (v. 1. index in 1870 auf untersteren vollanderstaden ein 1840 ers beschiert ab	y y promoter (- m many promoter and a selection of the promoter of the selection of the
32	ingstermann general se programme gelektigterennen i montenbergen proces (m. 1900) et en men men men en en en e	aki ku katurin mara 1995 - dan kembalan kan kembanan Maran Kanan dan Arte (1996 - meremban Marangaha).	e. Andrews professionary and committee and the second of t	meneral meneral selection of the Company of the register of the company of the co
33		ander softer als files ingel and deposit in a combination of the combi	Control of the Contro	
34				
35				
35		an 1990 - An Andrew March (1991) - March I agus partiga partiga partiga an la companya partiga partiga partiga		
37		and the state of t		
1 8.9		regionale and in the manage of the contract of the party of the party of the party for the contract of the con	Transport to the contract of t	
130 30	entermination of the committee of the co	en y K. 100 al B andigar en i let ul a ind is ago an <mark>alenina.</mark> In disenteja rengamanteko virak minto y in kaon sant	h salagaganaan no sion mentoritapianaganan saja (hamayan) . Fi - Fi - James marangan sajan h	
3.0	Talahan ada at at a cara a	t make tip or a problem agriculars or one in the conjugate participant and according to agric	majoralizaci es, suesticipatuis charaginga sa secess e para e s <mark>atemate april</mark> iterati escrib anno circos e cancos com	
T	entre de la caracteristica de la companion de	g w soo naganyaang na ng agtas nel na yay saaannan nelet ya ngana nggannangaaya	and the proposed and the contract of the contr	
+4	entre entre resonant i de la colonia y resonante esta de la colonia de l	·	от в при	
43	Mildelfier materials () () () () () () () () () (ing Makambakas (1804) - Ingeles Gara Kushi kata k <mark>ata kelikan kelikan kelikan</mark> katalan kelikan kelikan kelikan kelika	geregistening from de different all the section of the contract of the contrac	r naghkinga - jangan nagangan kataga yang at nagang sagangan saganggangana na na sa sa nagangganganganganganga
34	наменя «Монтення» (VIII), больке приня наменя монтення полочения получения монтення меня в запада	er til er. – er er er skiller skriver græge er r <mark>æken ættig, sænæten</mark> es ogsåtten skille	and the latter of the latter o	assa erroria ar sear regime and angang calass assay rasta diadhiga diadhas e se se se se se sa sa sa sa sa sa
45		en de la companya del companya de la companya del companya de la companya del la companya de la		alatak fasa kuntunga utanggahangan pajan nggalanggahangan kangganggangganggan at fasi kuntungganggangganggangg
40		Control Section (Section Company of the Control Contro	and the second s	na ni salawananana salawa ni alawa katalana a katalana a katalana a katalana katalana katalana katalana katala
74.7 74.8	т. На тиропультический у епістория по етто продорого у урганизацій по на отностью таком по то отностью по отностью	- 110 mg, and on the design of the second of the control of the co	and the state of t	
7.0 10	r gannamistikullustisansimmassa tahniksi oraasikullusussa asi oherbisansisina osatiaansan osatisassa oh olivo	en i Sur i sans des tampartum tillerit antitue report utt i primer mentions annothere an internationalist		Wadaushillin dikumuning um tundan i i sara tun unungga anan tarahan 1 asta satu kina kinamangdapabilikan kalum
	and the state of t	Color of the Color of the State		
50 51		et 1774 kall (1874) – uss all addilla littlegeskesjärtlike sij aantisteris vandigendikkens jakkeen	alicentration develops are more very against the constant of the administration	
27		er han sterne stett vik i his his harden er syns hade met dette glanne dette gene ste hyperte med en de sette		
				Location: A4
				Card Type:
		6. Action to the second		No Card Required
Di	CITAL SID	TITLE		HT NO DWG NO. nev
	TVELOPMENT	WIRE LIST -		1 13775
	NOITAROTHO		j. 1	
				Page 6

Terminal	From	То	Function
1 •			D C Common
2	A13-44		T6 Address Input
3 •	A6-23		T6 Address
4			/E/M A 11
5 •		P6-k *	(T6)' Address Output Y21 Output
6 7		Po-K *	121 Output
8		P6-c *	Y29 Output
9		P6-g *	Y25 Output
10	A6-10		(TA)' Address Input
11		P6-q *	Y17 Output
12 •			
14			
15			
16		P6-m *	Y20 Output
17	A6-17		(T0)' Address Input
18		P6-d *	Y28 Output
19		P6-h *	V24 Output
20 21		P6-n * P6-r *	Y24 Output Y16 Output
22		10-1	110 Output
23 •			
24		P8-R *	+18 VDC
25			
26 27 ●			
	P8-S *		-12 VDC
28 29 ●	10-0 T		(T2)'
30	A6-30		Tl Address Input
31			(T1)'
32 33 •		P6-i *	Y23 Output
33		P6-a *	Y31 Output
35		P6-e *	Y27 Output
36		P6-n *	Y19 Output
37			
38 ●			(T2)'
39			(T2)'
40	A6-40		T2 Address Input (T1)'
41 • 42			(11)
43			
44		P6-j *	Y22 Output
4 5 •			
46		P6-b *	Y30 Output
47		P6-f *	Y26 Output
48 49		P6-p *	Y18 Output
50		gaze, i digi seriki di kacamatan di kacamatan di kacamatan di kacamatan di kacamatan di kacamatan di kacamatan Kacamatan di kacamatan di kacama	
51			D C Common
* 24 (Ga White Stranded	Wire	Location: A5
			Card Type:
			Decode Drive
DIGITAL	C TITLE		SHT.NO DWG. NO.
		DITTO CARDI	
D E V E L O P I	그는 그리다 하는 회에 있는 사람들이 되는 것이다. 그는 그리를 받는 것은 사람들이 하는 것이 하다.	E LIST - CARD	RACK 1 13775

Terminal	From	То	Function
1 • 2			D C Common
3	A13-11		TA Address Input
4			
5 • 6		P6-CC *	Y5 Output
7			
9		P6-u *	Y13 Output
7 10		P6-y * A5-10	Y9 Output (TA)'
į į		P6-GG *	Yl Output
3			
4 •			(T0)'
5	A13-12		TO Address Input
6		P6-DD *	Y4 Output
7 ♦ 8		A5-17	(T0)'
9	,	P6-v *	Y12 Output
0		P6-z *	Y8 output
1 2		P6-HH *	Y0 Output
3 •		A5-3	T6 Address Input
4			+18 VDC
5			
6 7 •			
8			-12 VDC
9 0			(T2)'
	A13-17	A5-30	Tl Address Input
1 • 2		P6-AA *	(T1)' Y7 Output
3		1 0-2121 +	17 Cutput
4		P6-s *	Y15 Output
5 1		P6-w * P6-EE *	Y11 Output
7		PO-EE *	Y3 Output
8 9			(T2)'
9	× 13 10	<u> </u>	(T2) ¹
0	A13-19	A5-40	T2 Address Input (T1)'
2			
3		to rates	
5		P6-BB *	Y6 Output
6		P6-t *	Y14 Output
		P6-x *	Y10 Output
8		P6-FF *	Y2 Output
9	500 Serves	S TOWN THE DESIGNATION OF THE STATE OF THE S	
0			D C Common
		C.C.V.MC255T-Y-075	2 0 Common
*	24 Ga White Stra	nded Wire	Location: A6
			Card Type:
IGITAL D	D TITLE		Decode Driver

Page 8

CORPORATION

"Templish"	From	TO	Function
The first control of the control of		erin samahalananin aminde <u>ee eele ee ee aminde markanin oo ee </u>	
- <u></u>		e en Perro a anti-successor que e contra trans a súa astras transcripção de principal de contra appareir	
-1		e de la companya del companya de la companya de la companya del companya de la companya del la companya del la companya de la	
4			
6 7	makur usakan hara 4 van -a silah dalah marakan jada baran antian nasa makin dilibah basangan sara masa.	yanana mauni e esa aki-riki ia kiri gibar esa apanaminyi tikaminen mekanahanaka yayahin adalah mauni	
2			
7 8 9		ann marain musangan ang marain sa dan dan marain sa dan marain sa dan marain sa dan sa dan sa dan sa dan sa da Marain marain musangan sa dan marain sa dan dan marain sa dan marain dan marain sa dan sa dan sa dan sa dan sa	
1 <u>0</u>	n i i nem nom samba sahajuh, undirajigahan bagnan pinyahnahanik dan ajang maranca majara adab aya a	etana manandra sasa e enuntsi ndibesi ndi esele miganasan nastan ngadaping ap in ngapinga apanaliya an	and the state of t
12 13		gar figure en ademagne e ou en brigger e ann laste oute a garten, etcore e parquinade, que hagilitade e quantizade ademagne en agreca.	
15			
16	al andrews		1
17			
19	antiger dissantings to the financial state and angle of the position of the second second second second second		
20			
2)			
23			
24			
2.5 			1
27			
2.8			
29		hade septimine to according to the adequate the control of the design distributed and the design displaying the	
15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36			
32	entre de la companya de la companya La companya de la companya del companya de la companya del companya de la companya del la companya de la companya del la companya de la companya del la companya d		
33	httaggassandburragage – Annhagrassy idagraria. Har dysylladdina'i 1715- / y hadr e'i dysylladgari Yelle assilland	kun usanna, turungan musahdis asian makahas asian asia	
33 35	ernen in territoria appear des responsabilità della completa della della consistenzia della consistenzia della	- Britiston - veg bis and de som en en en spång skill de en en på på de skille skille skille en de skille skil -	
- Mark Color (*) Color Mark (*) Mark (*	epite karjutan jang internet arab arjutah menangkan disertahan di pendapakan mendebahan pantungkan dipantuk di - Terukan pantungkan dipantukan menangkan terukan pendapakan dibantuk di pendapakan dipantuk di pendapakan dipantuk di		
37 38 39 40 41 42 43 45 45 46 47			
= 28 33	dere Monto er varraggar harrage a roz edundose, son de angel heradaur hage saga gariffinan de cartaganding daman	nngg againgustrassgan somengra singgen rangastitin rangastapagan danggangga agaings singgangga againtis	
40	nere in megatistis seutropoporen hal estatura i variate, in over e-missoorin sent nettern sempert di philippin The sempert in missoorin son angole estatura in over the handware sempert in out of the		
	· 中国中国中国中国中国中国中国中国中国中国中国中国中国中国中国中国中国中国中国		
43	e annual francisco de la final de la composição de la composição de la composição de la composição de la final	ng et den fallet herrete manner manner fille tillere i som men det de trom avlate. Fillet gjende tiller fillet fillet fra dette	
		g virtus en menten mente per i kungang dalag pilat oksi uppersor tid dag tripangka dalah dalah pilat persona d Na terminan tripangka per ik sa vara tahun sekken persona terminan tida dalah persona terminan dalah dalah persona terminan dalah sekera	
45			
4. 1	de salandar almagor articolari proprios a unacerporte del appropriador referendadas natificandades como de deposit		
12 B			
49 50	a and the contract of the cont		
50			andream de servicio anno esta esta esta esta esta esta esta esta
			Location. A7
			Location: A7 Card Type:
			No Card Required
DIGITAL 2	C YITLE		AHT HO DWG NO: REV
DEVELOPM	ENT WIRE I	LIST - CARD RAC	K 1 13775
CORPORAT	ION		Page 9

Terminal	Fre	om	T	'o	Fun	ction	
1				<u> </u>			
2							
2, 3							
4							
Residence - The control of the contr							
6							
7							
8	### PER						
9							······································
10							
11							
12			******				
13							
14							
15							***************************************
16							~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
17	·						
18							
19							
21							
22							-
23							
24							
20 21 22 23 24 25 26 27 28 29							
26							
27							
28							
29							
30							
31 32 33							
32							
33				- APPART G-1-12			
34							
35			-				
36							
37							
38							
39	······································						
37 38 39 40 41 42 43	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		·				
41							
42	····						
43	····						
44 45							
46							
47							
49							
50							
51							
J.			*****				
						ocation: A8	
					Ca	ird Type:	
					N	o card required	
DIGITAL DE	-	TITLE			SHT.NO	DWS. NO.	REV
DEVELOPMEN	T	WIRE LIS	ST -	CARD RACK	1	13775	
CORPORATIO					-	<u> </u>	
		I			I	Page 10	

Terminal	From	То		Function
1 o 2 o			D C	Common
3	A13-20		Т3	Input
4 O				
6		P6-U *	X5A	Output
7 0				
9		P6-K * P6-P *		Output
10 6		<u> </u>	Innu	Output it (T3)'
11		P6-Y *	XIA	Output
12 6 13 6				
14 6				
	13-21			nput
16		P6-V *	<u> X4A</u>	Output
18		P6-L *	Inpu	t (T4)¹
9 🙆		<u>го-ш *</u>		Output
20		P6-R *	X0B	Output
21 22		P6-Z *	XOA	Output
23 6				
	P6-C *	P6-F *	+18	VDC
25				
26				
27 6 28 1			12	VDC
27 6 28 29 6 30 A			= 1.4.	
	13-43		Inpu	t T5
31 9 32		D/ C +	770 1	
33		P6-S *	X/A	Output
34		P6-H *	X7B	Output
35		P6-M *	X3B	Output
36 37		P6-W * .	X3A	Output
88 0				
39 6				
11 6			and the second s	
13				
4		P6-T *	X6A	Output
5				
16 17		P6-J * P6-N *		Output
8		P6-X *		Output Output
19			AGA	A Company of the Comp
0				
51			DC	Common
* 24 Ga W	hite Stranded	Wire		Location: A9
				Card Type:
				Decode Driver
DIGITAL DE	VITLE			SHT.NO DWS. NO.
DEVELOPMEN		LIST - CARD	RACK	1 13775
CORPORATIO				

Ter	min	al	Fro	m	То		Function	
1						DС	Common	
$\frac{2}{3}$		5				<u>~1</u>		
3 4		1	A17-6		\$	C1	Data Input	
5			A17-29			(Wr	ite Enable)' Input	
6								
7								
8	0				· · · · · · · · · · · · · · · · · · ·	7.W i	te Enable	
10	1	0				(C2		
11		Ť			P6-A * (W1)		te Ampl "A" Output	
12	0						te Inhibit	
13 4						······································		
$\frac{14}{15}$	HH	-	<u> </u>		P6-B * (B1)	Wri	te Ampl "A" Output	
16 17					A13-27	+V]	Monitor	
17			P3-A *	(W 3)			te Inhibit	
18	\Box	$\vdash \vdash$			A13-33	77.1	Manife and	
19	-1				A13-33	- V I	Monitor	
20								
22								
23			A17-5				(Data)' Input	
24	HH		P3-J(R	ed 16 ga.)		+18	VDC	
25 26	HH	\dashv						
27	HH							
28				/ht. 16 ga.)		-12	VDC	
29 30			A17-8			"B"	Data Input	
30	119	7	A15-36			Cl		
31 32	H		A13-30			C2		
33								
34		Q				(C2)		
35 36	H	Ø			P6-D * (W2)	(C2)	te Ampl "B" Output	
37	\vdash				F0-D * (WZ)	W F1	te Ampi "B" Output	
38 39	a		P3-B *	(B3)		Writ	te Inhibit	
39 (3							
40	7				D/ E * / D2\	717	A 1 UPU O 4	
42	6	_			P6-E * (B2)	Wrii Cl	te Ampl "B" Output	
43								
44								
45			A15-38			(CI)		
46	-							
48	-							
49		·	A17-7			"B"	(Data)' Input	
50			A Company of the Comp					
51	<u> </u>		P3-M(E	lk 16 ga.)		DC	Common	
	*	Tw	isted pair #24	ga. B & W				
			r by Number				Logotion. Ale	
							Location: A10	
			e Parisa Nama				Card Type: Write Ampl.	
DIG		A 1	D D	TITLE			SHT.NO DWS. NO.	PEV
			C PMENT	WIRE LIS	ST - CARD RAC	CK	1 13775	B
Co	RP	0 R	ATION					
							Page 12	

Term (x,y) is the first (x,y) in (x,y)	rom Vanction
	D C Common
NOTE	Tap Amplifier Input
4 10 24	Camaria IIAII
4 A18-34 A18-29	Sample "A"
6 NOTE	1
_7NOTE	
8 A18-13	Early Strobe "A"
9 A18-6	Late Strobe "A"
10	
12 NOTE	Tap Amplifier Input
14 A15-2	Early Strobe
16 216.2	
17	Delay Line Tap No. 14
18	Delay Line Tap No. 13
19	Delay Line Tap No. 12
20	Delay Line Tap No. 11
2.1	Delay Line Tap No. 10
22	Delay Line Tap No. 15
23	Delay Line Tap No. 16
<u>24</u> <u>25</u>	+18 VDC
25	
2.7	Delay Line Tap No. 17
.2.8	-12 VDC
29	Delay Line Tap No. 18
30	Delay Line Tap No. 19
31	Delay Line Tap No. 20
32	Delay Line Tap No. 7
33 34	Delay Line Tap No. 8
35	Delay Line Tap No. 9
36	Delay Line Tap No. 6
37	Delay Line Tap No. 5
3 S	Delay Line Tap No. 4 Delay Line Tap No. 3
38 39	Delay Line Tap No. 2
40	Delay Line Tap No. 1
41	
43	
45	
46 NOTE	Tap Amplifier Input
A18-12	Early Strobe "B"
48 A18-10	Late Strobe "B"
50 NOTE	Tap Amplifier Input
51	D C Common
NOTE. Tap position	n to be determined during test for
	rformance. Do not wire before Location: All
test.	
	Card Type:
D.C. 7.6. 210	Delay Circuit
DEVELOPMENT	WIRE LIST - CARD RACK 1 13775
COMPORATION	Page 13

FORM NO . ..

Terminal	From	То	Function
3			
4			
5			
6			
7			
8			
9			
10			
11			
12 13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			
26 27			
28			
29			
29 30		*	
31			
32			
33			
34			
35			
36			
37 38 39			
38			
40			
4 1			
42			
43			
44			
44 45			
46			
<u>4</u> 7			
48			
49			
50			
5 l 1			
			<u> </u>
			Location: A12
			Card Type:
			No card requi
DIGITAL PID		LIST - CARD RAG	SHT.NO DWG. NO.

Terminal	From	То		Function
1 •			DCC	ommon
2				
3				
4				
5	J10-M *	A18-39	Data V	Write
6				
7	J10-K *	A17-46	heaH	Change
7 8 9	J10-U *	A17-36	Read	
9	J10-S *	A17-48	Write	
10				
11	A17-13	A6-3	TAA	ldress
	J10-a *	A6-15		dress
12 13	910-4	110-13	10 210	di C55
14				
15				
16	J10-c *	A6-30	ምነ አጋ	dana
17	JIO-C &	A0-30		dress DC Monitor
18	T1 0 &	A.7 A.8		
19	J10-e *	A6-40		dress
20	J10-h *	A9-3		dress
21	J10-k *	A9-15	T4 Ad	dress
22				
23				
24	A11-24	A15-24	+18 V	DC
25		/		
24 25 • 26				
27 28 29 30		A10-16	+ V M	on
28			-12V	
29				
30				
31			+5VD	< Monitor
32		A1-26	+5 VD	C
33		A10-19		IDC Monitor
34		· · · · · · · · · · · · · · · · · · ·		
35 ●				
36				
37				
38				
39				
40	A17-49		Memo	ory Ready Terminator
41	A11-47		Menne	ory Ready reminator
42				
43	J10-n *	A9-30	T5 Ad	dress
44	J10-r *	A5-2	T6 Ad	
44 45	JIU-L *	A3-4	10 40	UI CSS
46				
40 47				
48	A15=26			
49	P3_E		+5v S	ource for Ready
50				
51			DCC	ommon
* Тчи	isted pair 24 o	ga. Black to DC0		
· 1 W	part br	San Diagram to Doo		
				Location: A13
				Card Type: Line
	olo i.	TITLE		Terminator
DIGITAL	ाट ।			BHT NO DWS NO. REV
DEVELOP		WIRE LIST - CARI	RACK	1 13775
CORPOR	ATION			
				Page 15

Terminal	From	То	Function
1			
2 3 4 5			
3	·		
5			
6			
6 7			
8			
9			
10	· · · · · · · · · · · · · · · · · · ·	, , , , , , , , , , , , , , , , , , ,	
12			
13			
14			
15			
16			
17			
18 19			
20			
21 22		······································	
22	·		
23			
23 24 25 26			
25			
2.7			
27 28 29 30			
29	·		
30			
31			
32 33			
34			
35			
35 36			
37 38 39 40 41			
38			
<u>39</u>			
41			
42			
43			
44			
45			
46			
48			
49			
50			
50 51			
			Location: A14
			Card Type:
			No card required
DIGITAL P	TITLE	Trom CARD DAGE	SHT.NO DWS. NO. REV
DEVELOPM	ENT WIRE	LIST - CARD RACK	1 13775
CORPORAT	1 O N		Page 16

Terminal	From	То	Function
1			D C Common
2 A	16-24	A11-14	Early Strobe
3			
4			
5			
	17 - 3		Ready
7			
	1-30 *		Clock
9 J1	10-FF *		(Ready)'
10			
11			
12		· · · · · · · · · · · · · · · · · · ·	
14			
15			
16			(C2)' (not used)
17			(C2) (not used)
	16-46		Cl
19 A.	10-10		
20	· · · · · · · · · · · · · · · · · · ·		
21			Disc Sp. Ready Test Point
22			2150 55: 11000, 1000 1
21 22 23	*	P3-G (B))	Disc Speed Ready
24 A	13-24	P3-F (W)	+18V
25			
26 Insulate wit	th sleeve	A13-48	+5 VDC
27			
24 A 25 26 Insulate wit 27 28 29 30			
29			
30			
31			
32 A	16-8		(Read Inhibit)'
33 • A.	17-39		Read Inhibit
34			
	3-C *		Disc Speed Mark
	0-C *	A10-31	C2
37			(C2) ¹
	16-33	A10-45	(C1)'
	16-34		(C2) ¹
40			
41 42			
43			
45			
46			
47			
48			
49			
50			
51			D C Common
	24 ga. B & W		Location: A15
	o DC0 except w	here specified	
			Card Type: Clock Generator
DIGITAL PIE	TITLE		
DIGITAL TO		IST - CARD R.	
DEVELOPMENT	WIKE	TOI - CAKD K	ACK 1 13775 G
CORPORATION			Page 17

Terminal	Fro	m To)	Function	
1			DC	Common	
2 3 4	J10-W	*	(Sec	tor Clock)'	
3			/ 0		
-4	A17-37		(Sec	tor Clock)'	······
->	A 17 20		Shift	Reg. "G"	
7	A17-20		Shiff	Reg. "F"	
8		A15-	- 32 / Pag	t Reg. "E"	
5 6 7 8 9			JE INES	id Immibit/	
10	A18-45		Wine	low	
11					
12	A17-19		Shift	Register "H"	
13					
14					
15					
16 17					
18					
19					
20					
21					
22	A18-47		/Win	dow)	
23	A17-15		(Ind		
24		A15-		y Strobe	
25 26					
26		A18-	26 +5 V	DC	
27					
28					
29					
30	710	A1-3	11 * Tim	ing Read Amp Output d/Write Clock)'	
31	J10-Y *		(Rea	d/Write Clock)'	
32 33	A17-17 A17-12	AlE	R W		
34	A17-12	A15- A15-			
35	AIIJIU	A13.	(02)		
36					
37					
38			Earl	y Strobe	
39					
40	A18-15	A1-2		IIBII	
41	<u> </u>			be "B"	
42	A18-25	A1-2	3* Date	IIAII	
43	AI8-7		· · ·		
45	ALG-/		Strol	De !!A!!	
46	A17-16	A15-	18 C1	·	
47	2221-10	A13-			
48		A18-	42 Data	Read	
49	· · · · · · · · · · · · · · · · · · ·				
50					
51			DC	Common	
ste Transis	ned Dain 24 ma	13 0 337			
	sted Pair 24 ga	D & W			
	Wire to DC0.			Location: A16	
Ro	ute outside pin	area		Card Type:	
				Interface #1	
DIGITA	_ <u> c</u>	TITLE		SHT NO DWS NO.	REV
DEVELO		WIRE LIST -	CARD RACK	1 1 13775	5
CORPO	RATION	·			1,77
				Page 18	
	-			7	

Terminal	Fro	m	То	Function
1				D C Common
2				
<u>3</u> 4		A	15-6	Ready
5		A	10-23	(Data Write)' A
6			10-4	Data Write A
7			10-49	(Data Write)' B
8		A	10-29	Data Write B
9				
10	A18-41	A	16-34	(C2)'
	A10-41	Α	16-33	Gated Data Write (C1)'
12 13			13-11	Track Address
14	J10-E			(Origin Pulse)'
15			16-23	(Index)
16 17	J10-A		17-16	<u>C1</u>
18 6	A18-40	A	16-32	Read/Write Clock Allow
19		Λ	16-12	Shift Rea util
20 (16-6	Shift Reg. "H" Shift Rec. "F"
21 22	<u> </u>	А	U-U	
22	J10-H	*		(Read Inhibit)'
23				
24				
25	D2 11 D1			5.110.0
27	P3-K B	u 16 ga.		+5 VDC
25 26 27 28 29				
29		A	10-5	Write Enable
30				
31				
32				
33 (3)				
35				
36	A13-8			(Read)'
37 🕙		A	16-4	(Sector Clock)'
38				
39		Α	15-33	Read Inhibit
40				
41				
13				
44				
38 39 40 41 42 43 44 45				
46	A13-7			(Head Change)!
47				
48	A13-9			(Write)'
49	P3-H *	*	3-40	Memory Ready
50 51				
<i>3</i> I				D C Common
		air, Black to	DCO	Location: A17
** 24 Ga	White			Card Type:
				Interface #2
DIGITAL	0 0	TITLE		SHT.NO DWS. NO. REV
DEVELOP	lc	WIRE LIST	- CARD P	
CORPORA			CARD R	
				Page 19

Terminal	From	То	Function
			DCO
2 0			
3 4			
5 Q			
6	A11-9		Late Strobe "A"
7	A16-44		(Strobe A)
8	A16-41		(Strobe B)!
9 0			
10	A11-48		Late Strobe "B"
11 0			
12 13	A11-47		Early Strobe "B"
14	A11-8		Early Strobe "A"
15	A16-40		Data "B"
	Ø A10-40		Data B
17	1 6		
18			
19			
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36			
21 6			
22	- 		
23 0	-		
25			To a HAH
26	A16-42 O A16-26		Data "A" +5v DC
27 0	A10-20		
28 6			
29	All-5		Sample "B"
30			
31	<u> </u>		
32 0			(Window)
33 6	A 11 . 4		C 1 - 11 A 11
$\frac{34}{35}$	A11-4		Sample "A"
36 p			
37			
38			(Window)'
39	A13-5		
40	A17-17		Read/Write Clock Allow
41	A17-11		Gated Data Write
38 39 40 41 42 43 44 45	A16-48		
44	J10-P		
45	A16-10		Window
46 6	A10-10		Window
47	- A16-22		(Window)'
48			
49			
50 51			
51			DCO
			110
			Location: A18
			Card Type: IC. MTG. Bo
	DID TITLE		SHT.NO DWS. NO.
	Te	LIST - CARD F	
DEVELOPA		DISI - CARD F	RACK 1 13775 F
CORPORA	IION		Page 20

Terminal	From	To	Function
2 . 3			
4			
- 5 - 6			
7			
9	al in the Salitan Allingur (Allino manner and material and many prosells from Assalada and more and m		
10			
12			
12 13 14 15	ikan mendelapan mendelapan mendelapan kepitan mendelapan pendelapan kepitan pendelapan pendelapan pendelapan p Pendelapan mendelapan pendelapan pendelapan pendelapan pendelapan pendelapan pendelapan pendelapan pendelapan	adir di Aponto i Prima di Aponto di Prima di Prima di Prima di Aponto di Aponto di Aponto di Aponto di Aponto d Aponto di Prima di Prima di Prima di Prima di Prima di Aponto di Aponto di Aponto di Aponto di Aponto di Aponto	
15			
17	allan eller la articulation co rrent en	mak mikali semena akamunai arus uma agui uma mi umuna aku ua umanya da utar (dalum	
18			
20		e all de l'indication again. The l'indication is a visit and the all described in the contract of the contract	
21			
- <u>22</u> - 23	mar en internació del del combinación de internación de internació		
24	artikultusti hiitoitoistaa tinataa hartuuraykkaapaasa eroo apainaanataan oo waraynaa aasaa aa'a'	in the species in a material control of the control of the species	
2.5			
2.7	ua nama tantanan Janutas mara mara mara mara kana mana mana da mara mana da mara mara mara mara mara mara mara 	antana umumana da est est assa sa <mark>ntana del parte del proposito del prop</mark>	
2.8	gertramentation aus 1800 - 17 saide automorphism van gegen zijn van voorbestellen en die gegen gegen. Die gegen van de gegen de ge		
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36	kanturinus saatiintiist kastuungaa tuuda tadan kadinuus, saatakaalinga saatakadanus tiibi kadanasi	t or northlyer in a setting of the designation of the sequence of the setting of the second of	
31		recens or a sure a sure or a superior design of the constitution of the constitution of the constitution of the	
32	kullah i dia dia menerikan perina dia kenangan dia	e allegen en e	
34	and an indigenees the second that the contact and the second seco	an artikulasikan karaka ka	
35		render valentet de 1951 ist er 1951 ist en 1950 ist en 1950 ist en 1950 ist en 1951 ist en 1951 ist en 1951 is De render in 1951 ist en 1	
20 39			
37 35 39 40	austrian austrian an Thomas Airline ann an Airline		
39			
41			
4.2	er vertre sign en de general en	ett att på det state state state state state for det state state state state och det state state state state s State state st	
43		ingger garganiyasinan gilagatining galgagarig galagagating galagagan interver. "Yaray" (e de 1 yan garan sanantal	
45			
46			
48			
49		inipenganahan aran sa seriapen angkanahan kenjangan angkanahan angkanahan anggan pagban kenahan selember Selember dipensipen dari kenjangkan anggan anggan penganahan selember selember selember dipensiben selember se	
50 51			
			Location: A19
			Card Type: No card required
DIGITAL DIO	TITLE		SHT NO DWG NO.
DEVELOPMEN		LIST - CARD RACE	K 1 13775
CORPORATIO	N		Page 21

Terroinai.	E'z c	07.1	To	Func	tion	
)						
2	· · · · · · · · · · · · · · · · · · ·					
3				-		
d E						
<u> </u>		n der eine der der der eine geleichen der eine geleichte geleichen der eine eine geleichen geleichen gegen der				
7		efficie unter requer tra configuración de la configuración de la filología de la colonidad de	der von digenger uppfare bis dreite gestlige dem verkt versamhelige von der midgeliggen die geliche die die de			
()						
9						
1 ()	an alleger i man talles miller talles in sain sain	reas-spir Obserbaum deligi Sapande sallisticken ten salah kausana gendipakan salam salam dari Makana.	in waster and the resident ration of a standard states, amongs to the apparatus and particular was started or a			
10		aning a salam kangan menggapat men menggapat menggapat di aning menggapat menggapat menggapat menggapat mengga	Phillips of the own, residently, and the engine high readings to the end of t			
15						
14	ally to the special party and the second party and the special party and the second party and the special party and the second party an					
15						
16						
18						
18 19						
20 21			and and design and an			
21						
22 23						
7.4				· · · · · · · · · · · · · · · · · · ·		ــــــــــــــــــــــــــــــــــــ
25						} ^-
26						
2.7						j. 9
24 25 26 27 28 29						
30				······································		
31						
32 33 34						
33						
35						
36						

37 38 39 40 41 42 43 44 45 40 47						
39			nasunalityahigan yuu annoonin tahusan oo kalibahin kalibahin kalibahin kalibahin kalibahin kalibahin kalibahin			
40						
42	r man and the Grant or an area of the second					
4.3						
44						
45						
40						
** 13						
19						
7) 50 51						
51						
		e				
				Loc	cation: A20	
			•		rd Type:	
				No	card required	
DIGITAL DE		TITLE			DWG NO.	PEV
D E.V E L O P M 3	ENT	WIRE LIST	D RACK	1	13775	1
CORPORAT	10 N				Page 22	4


Terminal	From	TO	Function
3	and here and a name of the		
4			
<u></u>			
<u>6</u> 7	The first of the state of the s		
9	A langungan magadim diberke salah dinian merumbunka kanyan kanyan membuna mada meruma sunta salam m		
9	in the state of th	in the second second Second second s	
10	in a standard of the standard	an view view anggesta demonstration and the second second and a system and question and second secon	
12 13			
14			
16			
17	interesti de cita de constitución de la constitución de consti		
18			
14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35		alle and the state of the state	
21	Pidin Militation talkin Material Andrews (Militation (Militation) (Mil	atran rutan din diddin artish di tayran sakinda miyadda, dibiranda it a sax sandaraan artisha a sayada sakida	
22			
23			
24			
26			
27			A STATE OF THE STA
28			
30	etti oleksiinen etti oleksiinen en on	and the state of t	
31		alitarios de la companya de la comp	
32.			
33	Missaalaratin an nakalara tarubbanyai ya taruta 1990 ashingata iyakilikula shakili waxan kakara 1890	adagan kang dinagan menganggan menggupi menganggan kanganggan kenangan mengan mengan mengan mengan mengan menga	
35			and the second s
36		And the state of t	
37			
38 30			
40		rigin, samaanian ay faatin adhaba, ah saastala taga dagaan aan — oo saas oo moo saasiiga ay tandaa saa	
41		<u></u>	
42			
37 38 39 40 41 42 43 43 45 46	errorringsterrende errorringsteller errorrende persekter er den er sich verhalbe erten de de		
45			
45			
47			
$\frac{2}{49}$			
49 50			
51			
			Location: A21
			Card Type:
			No card required
DIGITAL P			SHT NO DWG NO RE
DEVELOPM	ENT WIRE	LIST - CARD RACI	K 1 13775
CORPORAT	ION		Page 23


Terminal	From	To	Funct	ion	Carrier to all the access
A	A10-17 (W)	\	Write Disab	le from K3 Relay	
В	A10-38 (B)	} *			
С	A15-35 (W)	Speed Det.	Input	
D	A15-35 (W A15-DC0 (B))			
E	A13-49 (Wh	i. 24 Ga)	5 VDC Sor	urce for Ready	
F	A15-24 (W) }*	+18 VDC fro	om Speed Det.	
G	A15-23 (B)		Speed Detec	tor Output	
Ħ		. 24 Ga)		ady	
J		d 16 ga)	+18 VDC Inp	out	
K	A17-26(Blu	16 ga.)	+5 VDC Inpu	ıt	
M	A10-28 (Wht	. 16 ga.)	-12 VDC Inp	out	
N	A10-51 (Bla	ck 16 ga)	DC Common		
3	a angles and the section is a second of the section	er in tentri i ring me kapagan i apining adahan kabagai salah ina.	and the second control of the second control	and a contract of the contract	
	AND DESCRIPTION OF THE RESERVE OF THE PROPERTY	mentan erak di dida di dikan di dilangga di	ente de participa de la compansa de	e and the last of	-
	namen namen amakan mengan kemban kemban salah salah S	to the second of the second to the second second to the second se	e e como e e como en esta en esta en esta en		
1	an albandarah alban — sahi (), —), almalaban () — () (), (), () () almalaban () — () () (), () () () () () () () () () () () () ()	and the second section of the second section of the second section of the second section secti	an an a manifest to provide the state of the	and the same street for a supplied of the same street, and the same stre	
		the second of the contract of the second of	en i gala anta en la compania espera approximante esperante esperante esperante esperante esperante esperante e	an er var er spræder i der var var gar sen vær er pværer var heræden folks attende i dette dette dette dette d Om er var er sen er	
V	territoris describer de la la companie de la la companie de la companie del la companie de la co	nguna ngara naggaran ka mga sa sa sa sa sa ka	As also capacity is problemate construction, in provide capity of the problem is not installed as	en er en en er en	
1	ante ti un aprilitar de l'aria come como compara companient e come especiale de l'aria.	at a maga mag-ampi a a a sa sa maga saman mag-sa a sa mag-as sa s		The second secon	
X	a contraga de com anacem de apparen se contra en la sua la paya en appar gargospora la come decida e c e	anni ang ang matan matang na pag-nagginar ng kang ang pinggang na manggin an manggin na manggin na manggin na m			
X	us automorposa vogologicomiĝis de l'aggentation the ausone Winde e en agreggen. 🕏 l'ade upantifiquare	E yan is warner in sa salle mete sa nei Edward Anaise en Edward Salle Salle Si i i i i i		a contract of the state of the	
/3	ANTE DESTRUCTION CONTRACTOR CONTR	The second second of the second secon	and a production of the contract of the contra		
3	- The form of the contract of	Mariana and Maria (Maria and Anthonys) (1994) April 1994	Table of the state of the contraction of the contraction of the state	no en l'ante de la seguir de la referencia manerale de application y describble en acceptant authorisation della collège della c	
)	CONTRACT AND ADDRESS OF A STATE O	I make the same of the control of th	and the second s		
A second	or and the organism comments are a comment or an extension of the comments of	The second section of the second section of the second section	en egeneration in the enterest of the enterest		
/					
0.1					
		was a second of the second of	The companies the control of the con		a sea angle an little a conference d
Solan announcement	. de 100 gilligken hilligen i reggistett i stantte i gap gesekhelen i hekstenderen al registere har dellette hilli	and and and and and an analysis of the second analysis of the second analysis of the second and an analysis of the second analysis of the second and an analysis of the second and an anal	المراقع المرا	e e e e e e e e e e e e e e e e e e e	material supplier of the same of the same of
h			The second of th	e an experience of a service service and experience of a service	
1	are and discovering the second		ريان دريان ها ده موجود مو رد دريان دريان المورد دريان		
	and the second s	ا الله المعاول على الله المساوعية والمساوعة المساوعة المساوعة المساوعة المساوعة المساوعة المساوعة المساوعة الم المساوعة المساوعة ا	on the second section of the section of the second section of the second section of the section of the second section of the		
100			والمألف المدارا والانهام بمنج فيالمكي فليصو	and the companion of th	
177 170	and the state of t	المسلم والمساور		y y an angular	
D	The second secon	د المستقد المالية المالية المستقد المالية المستقد المالية المالية المالية المالية المالية المالية المالية الم			,
		Talan Calabara ya Karana ka			
7		And you in the second of the s	to the special control of the special	and the control of th	
S	and the second second section of the second	enteres en la company de l La company de la	. The same series are a series of the series and the series of the serie	and the second s	-
4		man of comment of the second	To the second of	en e	
11	perfiliencephic methodox (m. peleb fins), not a trabani maken personaga prostitables, an inc empelos	manager with a second of the s	 In the state of the control of the con	anan anan 19 merupakan basa sejakan sebagai sebagai sebagai sebagai sebagai sebagai sebagai sebagai sebagai se Tanggaran sebagai seba	
Z.	paragoli paragoni et el cara esta esta esta esta esta esta esta est	er a regional de la region de la region de la regional de la regio	An interest to the second seco		-
V	and the second s	with the second	Maragas and management and an area of the control o	The second of th	
	interference of the conflict in the conflict i	i od stand fanosci i razini e feri - ser se - fi en fens i - erin fen <u>sionalis. Hi</u> ed	and the second s		
	The second secon	The same and the s	The state of the s		
7					
	and a substitution of the same of the substitution of the same substitu	and the state of t			
1. 1.	der produktion mit Mages (Although Million) in Mages agreemen (Although Million) in the control of the control		en arrenna en		
			and the state of t	and the control of th	
	andarian dan sebagaian nyaétangga arti na mpulai angganyai an attaran angan	e men approximate trapped as the state of the state of the process of the state of	in valuation and the second and selection of the second second second second second second second second second		· · · · · · · · · · · · · · · · · · ·
	and the second s	The state of the s		<u> </u>	
	سمار والمحافظ فينا أباليا	enanta anti-series a manera de la companio	And the company of th	ا مستخدم معادل المنظمين المعادل المادي المنظمين المنظمين المنظمين المنظمين المنظمين المنظمين المنظمين المنظم الم	
		and the second s	AND THE CONTRACTOR WITH THE WI	المراجعة ا المراجعة المراجعة ا	
* Tv	visted Pair 24	ga B & W		PTO6A-14-12P (SR)	
				Connector P3	
DIGITA	215	TITLE	The second secon	SHT NO	"".
1	PMENT	WIRE LIS	T - CARD RACK	1 13775	$\mid \beta \mid$
	MOITAR			Page 24	_ 1*

r Jagorijos kongrejoje F	rom To	Function
A A10-	-11 (W)	Write Amp "A" Output
В 410.	-15 / * (B)	Write Amp "A" Output
A9-		+18 VDC
D A10	-36 (W)	Write Amp "B" Output
E A10.		Write Amp "B" Output
F A9-	24 **	+18 VDC
G H A9-		
		X7B Output
		X6B Output
L A9-8		X5B Output
M A9-3		X4B Output X3B Output
N A9-4		X2B Output
P A9-0		X1B Output
R A9-2 S A9-3		X0B Output
S A9-3		X7A Output
T A9-4		X6A Output
U A9-6		X5A Output
V A9-1		X4A Output
W A9-3		X3A Output
X A9-4 Y A9-1		X2A Output
Y A9-1		X1A Output
$\frac{Z}{A}$ $\frac{A9-2}{A}$		X0A Output
a A5-3 b A5-4		Y31 Output
b A5-4 c A5-8		Y30 Output
c A5-8 d A5-1 e A5-3		Y29 Output Y28 Output
e A5-3		Y27 Output
f A5-4		Y26 Output
g A5-9		Y25 Output
h A5-2		Y24 Output
i A5-3		Y23 Output
j A5-4	14	Y22 Output
k A5-6		Y21 Output
m A5-1		Y20 Output
n A5-3		Y19 Output
p A5-4		Y18 Output
<u>q</u> A5-1		Y17 Output
x A5-2 8 A6-3		Y16 Output
8 A6-3 t A6-4		Y15 Output Y14 Output
u A6-8		Y13 Output
v A6-1		Y12 Output
w A6-3		Y11 Output
x A6-4		Y10 Output
y A6-9		Y9 Output,
z A6-2	20	Y8 Output
AA A6-3		Y7 Output
BB A6-4		Y6 Output
CC A6-6	والمراجع والم والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراج	Y5 Output
DD A6-1		Y4 Output
EE A6-3		Y3 Output
FF A6-4 GG A6-1		Y2 Output
		YI Output
		Y0 Output
* Twisted Pi		PTO6A-22-55S (SR)
	te Stranded	Connector P6
DIGITAL PO	TITLE	SHT.NO DWG. NO. REV.
DEVELOPMEN	wire List	- CARD RACK 1 13775
CORPORATION		the state of the s
		Page 25


erminal	From	To Function
A	A1-44 (W) 7	Clock Read Ampl. Input
В	A1-48 (B)	Clock Read Ampl. Return
C	A1-46 (SH)	
D	A1-34 (W) 7	
E	A1-38 (B)	* Timing Read Ampl. Return
F	A1-36 (SH)	Shield Termination
G	A1-8(W)	Data "A" Read Ampl. Input
Н	A1-4(B)	* Data "A" Read Ampl. Return
J	A1-6(SH)	Shield Termination
K	A1-18 (W)	Data "B" Read Ampl. Input
L	A1-14 (B)	Data "B" Read Ampl. Return
M	A1-16 (SH)	Shield Termination
N		
P		
R	A5-24 ***	+18V
S	A5-28 ***	-12V
T	A1-DC0	Logic Ground
U	A1-DC0	Logic Ground
V	Al-DC0	Logic Ground
W	A1-DC0	Logic Ground
X	A1-DC0	** Logic Ground
Y	A1-DC0	Logic Ground
Z	A1-DC0	Logic Ground
a	A1-DC0	Logic Ground
b	A1-DC0	Logic Ground
C .	Al-DC0	Logic Ground
C	A1-DC0	Logic Ground
C	A1-DC0	Logic Ground
C	A1-DC0	Logic Ground
* Shield	ed Twisted Pair,	24 ga. PTO6A16-26S (SR)
* Shield	ed Twisted Pair, Black *** 24 GA	24 ga. PTO6A16-26S (SR) Connector P8
* Shield	ed Twisted Pair, Black *** 24 GA	24 ga. PTO6A16-265 (SR) White Connector P8 White DW - NO.
* Shield ** 24 Ga	ed Twisted Pair, Black *** 24 GA	24 ga. White PTO6A16-26S (SR) Connector P8


* Twisted pair 24 ga. I	3 & W	MRAC 50 SJ6	
The read of the second of the			
F IH	A15-9 A15-DC0 *	(Ready)' Gnd	
Œ		AC Failure Warning	
<u>C</u>			
A B			
and the state of t	A13-DC0/	Gnd	
	A13-44 \ 💥	T6	
	$\begin{array}{c} A13-43 \\ A13-DC0 \end{array}$	T5 Gnd	
e e 19 m. 19 m. e e e e e e e e e e e e e e e e e e	A13-DC0	Gnd	
	A13-DC0/ A13-21 \ *	Gnd T4	
	A13-20	T3	
	Al3-DC0	Gnd	
and the same of th	A13-DC0/ A13-19) **	Gnd T2	
	A13-17 } *	T1	
Application of the contract of	A13-DC0	Gnd	-
	A16-DC0/ A13-12 \	Gnd T0	
	A16-31	(Read/Write Clock)	
	A16-DC0	Gnd	
	A13-DC0 / A16-2)	Gnd (Sector Clock)	
discount of the distribution of the second o	A13-8	(Read)'	
	A13-DC0 / "	Gnd	
The same was a sure that the sure of the same sure of the	A13-9 \	(Write)'	
	A18-44 A18-DC0 \ *	Data Read Gnd	
	A13-DC0	Gnd	
1	A13-5	Data Write	
<u> </u>	A13-7 A13-DC0 } *	(Head chang e)' Gnd	
	A17-DC0 /	Gnd	
	A17-22 } "x	(Read Inhibit)'	
an area - an an airean an air an	A17-DC0 > *	Gnd	
	A15-DC0 / A17-14 \	Gnd (Origin Pulse)'	
	A15-36 } *	Clock C2	
	A15-DC0	Gnd	






DWG. NO. 13770/13870









1. Pin numbers on I.C.'s within dashed areas refer to integrated circuit pins. All other terminal numbers are circuit card pin numbers.


FIGURE 3-24. FUNCTIONAL BLOCK DIAGRAM (SHEET 1 OF 2)


	# ## 010	Thanks	C	FUNCTIONAL	BUCK	DIGITAL SE	
	د د	WILL	(4/29/48 1/8/48 (1/2/20/68	DIAGRAM		1/2	<u>:</u>


DWG. NO. 13777/13882











A21	A20	A19	A18	A17	A16	A15	Al4	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	Al
			11844	11799	11795	(2)		11815		11640	11306	11661			11661	11661				11803
(not used)	(not used)	(not used)	I.C. Mounting Board	Interface #2	Interface #1	Clock Generator	(not used)	Line Terminator	(not used)	Delay Circuit	Write Amplifier	Decode Driver	(Not Used)	(Not Used)	Decode Driver	Decode Driver	(not used)	(not used)	(not used)	Read Ampl.

	REV	ALTERATION	BY	DATE	
Ì	A	5LOT 7 & 8 WAS 'X'	10/16/6	E.B.	MIL
		AMPLIFIER 11303	Etache	10/4/28	10/2
	В	ADDED 11844 I.C.MTG	Endo	12/47/4	
		BOARD SLOT AIB	14.7	1/1	120
	C	ADDED FLAG NOTE !	Este	Tile	
		PER ECR 773	DVX	1/22/6	
	D	Added polarization to Decode 5.23 Driver board per ECR 1310	加	6/2/69 6/3/69	
	E	Added Note 2 Per ECR 1196		6/16/6	
	F	CHANGED WRITE AMP TO 11306 PER EUR 1276 7-8-9	SIL	7/9/69	
					sz e z

NOTE - CARD INSERTION SIDE SHOWN


CIRCUIT CARD	POLARIZATION
Read Amplifier	Pin 20
Interface Board #2	Pin 40
Interface Board #1	Pin 42
Clock Generator	Pin 32
Line Terminator	Pin 30
Delay Circuit	Pin 12
Decode Matrix	Pin 24
Write Amplifier	Pin 22
X Amplifier	Pin 16
Decode Driver	Pin 14


NOTES:


Not Used on units of 256 track or smaller capacity.

Use 11791 Clock Generator for 60 Hz operation. Use 11874 Clock Generator for 50 Hz operation.


Eade	10/3/68	TILE 1		GITAL DO	
HECKE H. B.	10-4-68	CARD LOCATIONS	1	EVELOPMENT	
E. H. B -	10-4-68		1.57	ORPORATION S KEARNT VILLA BO SAN BIEGO CALIF	1 11616
" AV Schmidt	PIZYKE		1	13774	








ITEM		DESCRIPTION		MANUFACTURER	PART NONELE	QUANTITY
M6,8,9	Integrated Circuit,	Quad-Two Input Gate		Signetics	N7400A	3
				or Texas Inst.	SN7400N	
Mll	Integrated Circuit,	Triple-Three Input G	ate	Signetics	N7410A	1
				or Texas Inst.	SN7410N	
M7	Integrated Circuit	Dual-Four Input Gate		Signetics	N7420A	1
				or Texas Inst.	SN7420N	
M 10	Integrated Circuit	Dual-Four Input Buff	a re	Signetics	N7440A	1
WIO	integrated offent,	Daar Tour Imput Buil		or Texas Inst.	SN7440N	
M1 thru M5	Integrated Circuit	Dual D-Type Flip-Fl	on.	Signetics	N7474A	5
MI thru M3	Integrated offeart,	Juli D Type T Tip 11.		or Texas Inst.	SN7474N	
Cl	Capacitor	luf ± 20% 35v			CS13AF010M	1
C2, 3, 4, 5, 6, 7	Capacitor	.01uf +80%-20% 100v		Erie	805x5v103Z	6
	Connector 51 Pin			Elco	00-7022-051-000-001	1
] }
			a management of a	and the second s		
VOLTAGES	DETAIL DONAVIO (1)	Jack	1.27.9	THE SECOND CONTRACTOR OF THE SECOND SE	DIGITAL	Dis.
	CHARGE CAND 11798			INTERFACE 1	DEVELOP Conroha	M'EN, I
	5 CHEMATIC 11796		1-27 01		programme de la companya de la compa	
	PICTORIAL 11797	TOVE	10/19/68	₹ ₹	1/1 11795	C_{i}




ITEM	DESCRIPTION	MANUFACTURER	PARTIMETA	qus r
M1, 3, 7, 8, 9	Integrated Circuit, Quad-Two Input Gate	Signetics	N7400A	5
		or Texas Inst.	SN7400N	
M4, 6, 10	Integrated Circuit, Triple-Three Input Gate	Signetics	N7410A	3
		or Texas Inst.	SN7410N	
M2, 5, 11	Integrated Circuit, Dual D-Type Flip-Flop	Signetics	N7474A	3
		or Texas Inst.	SN7474N	
Cl	Capacitor luf ±20% 35v		CS13AF010M	1
C2, 3, 4, 5, 6, 7	Capacitor .01uf +80%-20% 100v	Erie	805x5v103Z	6
	Connector, 51 Pin	Elco	00-7022-051-000-001	1
				man to the same of
				-
	에는 마음에 가장 마음을 하는 것이 되었다. 그는 것이 되었다. 그는 것이 되었다. 그는 것이 되었다. 지원 교육의 기계를 하는 것이 되었다. 그는 것이 되었다. 그는 것이 되었다. 그는 것이 되었다.			
	DRAWN DATE			
VOLTAGES	DETAIL DEAWINGS		DIGITAL DE	-
	CIRCUIT CARD 11802	INTERFACE 2	Developm' Corporat	
	SCHEMATIC 11800 10-14		7541 EADS AVENUE . LA TOUGA CA	1013
	PICTORIAL 11801 APPLICATION 10-14		1/1 11799	B
				The second second second



ITEM .	DESCRIPT	TION		MANUFACTURER	PART NUMBER	
M1,3,4,6,7,9	Integrated Circuit, Monos	stable Multivibra	ator	Fairchild	ULA 960159X	6
M2	Integrated Circuit Quad-	Two Input Gate	(S150 \	
				or Signetics		1
M5,8	Integrated Circuit, Dual-	Four Input Buffe	er (Signetics		
				or T.I.	SN7440N	2
Q1	Transistor S201			DDC	S201	1
Q2	Transistor 2N356				2N3565	1
Q3	Transistor S204 or 2N	[364]		DDC	S204 7	1
		and the same of th			or 2N3641 }	
D2,3,5	Diode S101			DDC	S101	3
D4	Zener Diode 3.6v. 1/2 v	watt			IN5227	11
					The sector of the following the sector of th	
C1, 15	Capacitor 390 pf + 5%			Elmenco	DM-10-391J	2
C2		50v.		Paktron	MPC600-120-50-K	11
C3		% 50v.		Paktron	PCR700033-50-J	1
C4,5	Capacitor $l_{\mu}f + 10\%$				CS13BF105K	2
C6-10, 14	Capacitor . 01, £ ± 107	%, 100v.	-	Francisco de la companya della companya della companya de la companya de la companya della compa	CK06EX103K	6
Cl 1-13	Capacitor 22µf+ 5%	And the second s		Elmenco		3
_R10		1/4 watt			RC07GF243J	
R1-3, 5, 6, 14		1/4 watt			RC07GF511J	6
R8	I	watt		RC07GF	· · · · · · · · · · · · · · · · · · ·	1
R9	the state of the s	1/4 watt			RN60D8663F	1-1
R11	Resistor 39 K + 5%			A CONTRACTOR OF THE CONTRACTOR		
R12	•	1/4 watt			RC07GF226J	1
_R13	Resistor 330 Ω + 5%					
_R15 R16	Resistor $750.0 + 5\%$	•		The second secon		1
the second second	Resistor $5.1K + 5\%$			and the same of th		
R17, 18	Resitor $10 \text{ K} + \overline{5}\% 1$./4 Wait		Tiles	RC07GF113J	
	Connector 51 Pin			Elco Model 7302	00-7022-051-000-001 Serial No. 20 and below	
	* Value to be selected dur	ring test.			Serial No. 38 and below	
		DRAWN	DATE	TITLE		E _j D
VOLTAGES	COTAIL WARMAN	Eade	12/30/68		DIGITAL	10
Pin 26 + 5v.	CIRCUIT CARD 11794	EHB	12/30/68		DEVELO	
F111 20 T 5V.	SCHEMATIC 11792	APPROVED		Crock ch		
	11702	DVS	2/30/68_	CLOCK GEI		Section 2
	PICTORIAL 11793			1	ycle 1 11791	1.3

 $\label{eq:constraints} |\psi_{ij}\rangle + V = \langle \psi_{ij}\rangle \langle \psi_{i$

ITEM	DESCRIPTION	MANUFACTURER	PART NUMBER	GUANTITY
M1,3,4,6,7,9	Integrated Circuit, Monostable Multivibrator	Fairchild	U1A969159X	6
M2	Integrated Circuit Quad-Two Input Gate	ODC	S150 7	
		or Signetics	N7400A }	1
M5,8	Integrated Circuit, Dual-Four Input Buffer	(Signetics	N7440A)	
		Or T.I.	SN7440N }	2
Ql	Transistor S201	DDC	S201	l
Q2	Transistor 2N356		2N3565	1
Q3	Transistor S204 or 2N3641	CDDC	S204 · ``	1
			or 2N3641	
D2,3,5	Diode S101	DDC	S101	3
D4	Zener Diode 3.6v. 1/2 watt		IN5227	11
C1, 15	Capacitor 390 pf + 5%	Elmenco	DM-10-391J	2
C2	Capacitor .12\(\rho + 10\% 50\rho.	Paktron	MPC600-120-50-K	11
C3	Capacitor $.033\mu f + 5\% 50v$.	Paktron	PCR700033-50-J	11
C4,5	Capacitor $1 \mu f + 10\% 35 v$.		S13BF105K	2
C6-10, 14	Capacitor .01, £ + 10%, 100v.		CK06EX103K	6
C11-13	Capacitor 22µf+ 5%	Elmenco	DM-10-220J	3
R10	Resistor 24K + 5% 1/4 watt		RC07GF243J	1
R1-3, 5, 6, 14	Resistor $510 \Omega + 5\% 1/4$ watt		RC07GF511J	6
R8	Resistor $* + 5\% \frac{1}{4}$ watt	RC07GF	RC07GF * J	1_1_
R9	Resistor * ± 5% 1/4 watt		RC07GF*J	<u> </u>
R11	Resistor 39 K + 5% 1/4 watt		RC07GF393J	11
R12	Resistor 22 M + 5% 1/4 watt		RC07GF226J	1
R13	Resistor $330\Omega + 5\% 1/4$ watt		RC07GF331J	<u> </u>
R15	Resistor 750Ω+ 5% 1/2 watt		RC20GF751J	1 1
R16	Resistor 5.1K + 5% 1/4 watt		RC07GF512J	 1
R17, 18	Resitor $11 \times \pm 5\%$ 1/4 watt		RC07GF113J	<u> </u>
	Connector 51 Pin	Elco	00-7022-051-000-001	1
	* Value to be selected during test. R8 must be b			
		etween 820K and	1. 2M.	<u> 1 </u>
VOLTAGES	DETAIL DRAWINGS CERASOLI 4-7-69	TITLE	DIGITAL	<u>이</u>
	CHECKET	CLOCK GE		MENT
Pin 26 + 5v.	CIRCUIT CARD 11794 E. A. B. 4-9-69		CORPORA	TION
	OCHEMATIC 11792 NVIchmidt 4/9/69	50 Hz Speed	Detector SHT NO DRAWING NO.	
	PICTORIAL 11793		1 11874	
			1 1012	



ITEM		DESCRIPTION		MANUFACTURER	PART NUMBER	QUANTITY
M1, 3, 4, 6, 7, 9	Integrated Circu	it, Monostable Multivibra	tor	Fairchild	U1A960159X	6
M2	Integrated Circuit	it, Quad-Two Input Nand	Gate	DDC	S150)	
				or Signetics	N7400A	1
M5, 8	Integrated Circu	it, Dual-Four Input Buffe	r	Signetics	N7440A)	
				or T.I.	SN7440N 1	2
Ql	Transistor	S201		DDC	S201	1
01	T	S204 or 2N3641		DDC	S204)	1
Q2	Transistor	5204 OF 2N3641			r 2N3641	
				<u> </u>	JANUARY ,	
D2, 3, 5	Diode	S101		DDC	S101	3
D4.8	Zener Diode	$3.6v. \pm 5\% 1/2 \text{ watt}$			1N5227A	2
D6.7	Diode	S121		DDC	S121	2
D9	Zener Diode	5. lv. ±5% 1/2 watt			1N5231A	1
Cl	Capacitor	$390 \text{ pf} \pm 5\%$		Elmenco	DM-10-391J	+
C2, 3	Capacitor	$.68 \mu f \pm 5\%$, 100v.		Elpac or IMB	Z1R684J XP2B684J	2
				OF IMB		
C4, 5 C6-10, 14, 15,	Capacitor Capacitor	$1 \mu f \pm 10\%$, 35v. .01 $\mu f \pm 10\%$, 100v.			CS13BF105K CK06BX103K	7
C11-13	Capacitor	$22 \text{ pf } \pm 5\%$		Elmenco	DM-10-220J	3
				Model 7302. Se	erial No. 21 and above	
					erial No. 39 and above	
VOLTAGES	DETAIL DRAWINGS	DRAWN EHB	4.28 9	TITLE	DIGITAL	D D C
Pin 26 + 5v.	CIRCUIT CARD 11794	CERASOL)	4.28 9	CLOCK GEN	ERATOR DEVELO CORPOR	
III BU T JV.	SCHEMATIC 11792	E. H. B	6-24-69	60 Hz Speed		
i i	PICTORIAL 11793	APPROVED	 	(160 ns clo)1 I

i i

1


ITEM	DESCR	IPTION	MANUFACTURER	PART NUMBER	QUANTITY
R10	Resistor 33.2K	± 1%, 1/8 watt		RN55D3322F	1
R1-3, 5, 14	Resistor 510 oh	$ms \pm 5\%$, $1/4$ watt		RC07GF511J	5
R8	Resistor ***±5%	1/4 watt		RC07GF***J	1
R8 trim		1/4 watt		RC07GF**J	1
R11		5% 1/4 watt		RC07GF393J	i
R12	Resistor 510 K	± 5% 1/4 watt		RC07GF 514J	1
R13	T	$ms \pm 5\% 1/4 $ watt		RC07GF331J	1
R15		$2ms \pm 5\%$, $1/2$ watt		RC20GF751J	1
R 16	Resistor 5.1K =	± 5%, 1/4 watt	· ·	RC07GF512J	1
R17, 18	Resistor 11K ±	5%, 1/4 watt		RC07GF113J	2
R19,6	Resistor 750 oh	$ms \pm 5\%$, $1/4$ watt		RC07GF75LI	2
R20, 21, 22, 23	Resistor 27 ohn	$ns \pm 5\%$, $1/2$ watt		RC20GF270J	4
R24	Resistor 22 ohn	$ms \pm 5\%$, $1/2$ watt		RC20GF220J	11_
	Connector 51 Pin		Elco	00-7022-051-000-001	1
				al No. 21 and above al No. 39 and above	
	** Value to be selected of	d if necessary to achieve p during test. 5.1K max. during test. 15K max.			
VOLYAGES Pin 26 ± 5v	DETAIL DRAWINGS CIRCUIT CARD 11794 SCHEMATIC 11792 PICTORIAL 11793	CHECKED CERASOLI APPROVED APPROVED APPROVED APPROVED APPROVED	CLOCK GENE and 60 Hz Speed D (160 ns clock)	CORPORA	MENT


ITEM		DESCRIPTION		MANUFACTURER	PART NUM	BER QUANTITY
M1, 3, 4, 6, 7, 9	Integrated Circu	it, Monostable Multivibra	tor	Fairchild	U1A960159X	6
M2	Integrated Circu	it, Quad-Two Input Nand	Gate	DDC	S150	
145 0	Internated Cinema	A Dual Farm Innut Buffa		or Signetics Signetics	N7400A	
M5, 8	Integrated Circu	it, Dual-Four Input Buffe		or T.I.	SN7440N }	2
					
Q1	Transistor	S201		DDC	S201	1
Q2	Transistor	S204 or 2N3641		DDC or	S204 2N3641	1
D2, 3, 5	Diode	S101		DDC	S101	3
D4, 8	Zener Diode	3.6v. \pm 5% 1/2 watt	manufacture and an experience of the experience of		1N5227A	2
-D6,7 D9	Diode Zener Diode	S121 5. lv. ±5% 1/2 watt		DDC	S121 1N5231A	2
Cl	Capacitor	390 pf ± 5%		Elmenco	DM-10-391J	1
C2, 3	Capacitor	$.68 \mu f \pm 5\%$, $100v$.		Elpac	Z1R684J	2
				or IMB	XP2 B684J	
C4, 5	Capacitor	$1 \mu f \pm 10\%, 35v.$			CS13BF105K	
C6-10, 14, 15 C11-13	Capacitor Capacitor	$.01 \mu f \pm 10\%, 100v.$ 22 pf $\pm 5\%$		Elmenco	CK06BX103K DM-10-220J	3
				Model 7302, Sometimes Model 7301. Sometimes Source 1 and 1 a	erial No. 28 and abo erial No. 79 and abo	ove
VOLTAGES	DETAIL DRAWINGS	DRAWN EHB	4.28.9	TITLE	DIGIT	AL PP
Pin 26 + 5v.	CIRCUIT CARD 11794	CBRASOLI	4.28 9	CLOCK GENI	ERATOR DEVE	L O P M E N T O R A T I O N
	SCHEMATIC 11792	E.H.B.	6-24-69	50 Hz Speed I	i i	
	PICTORIAL 11793	APPROVED		160 ns clock)	1/2	11874 D

ITEM	DESCRI	PTION	MANUFACTURER	PART NUMBER	QUANTITY
R10	Resistor 39.2K	± 1%, 1/8 watt	RN55D	3922F	1
R1-3, 5, 14		$ms \pm 5\%$, $1/4$ watt	RC07C		5
R8	Resistor ***±5%, 1	/4 watt	RC07G		1
R8 trim	Resistor **± 5%,		RC07C	F**J	1
RII	Resistor 39K ± 5	5% 1/4 watt	RC070		1
R12	Resistor 510K ±	= 5% 1/4 watt	RC070	F514J	1
R13	Resistor 330 ohr	$ms \pm 5\% 1/4 \text{ watt}$	RC070		1
R 15	Resistor 750 ohr	$ms \pm 5\%$, $1/2$ watt	RC20C		1
R 16	Resistor 5.1K ±	5%, 1/4 watt	RC07C		l i
R17, 18	Resistor 11K ± 5	5%, 1/4 watt	RC07C		2
R19,6	Resistor 750 ohr	$ms \pm 5\%$. $1/4$ watt	RC070		2
R20, 21, 22, 23	1	$18 \pm 5\%$, $1/2$ watt	RC20C		4
R24	Resistor 22 ohm	$as \pm 5\%$, $1/2$ watt	RC20C		i
	Connector 51 Pin			2 -051-000-001	
			Model 7302, Serial No.	28 and above	
			Model 7301, Serial No.	79 and above	
	* Value may be changed	if necessary to achieve p	proper test regults		
	** Value to be selected d				
	*** Value to be selected d				
VOLTAGES Pin 26 ± 5v	DETAIL DRAWINGS CIRCUIT CARD 11794 SCHEMATIC 11792	CHERASOU 4.28.9 CHECKED CERASOU APPROVED E. H. B. 6-24-69	CLOCK GENERATOR and 5 0 Hz Speed Detector	CORPORA	DD C M E N T T I O N
	PICTORIAL 11793	APPROVED	(160 ns clock)	2/2 DRAWING NO.	4 D


FITEM	DESCRIPTION	MANUFACTURER	PART NUMBER	GUANTITY
M1,3,4,6,7.9		Fairchild	UlA969159X	6
M2	Integrated Circuit Quad-Two Input Gate	(DDC	S150	
		or Signetics	N7400A }	11 _
M5,8	Integrated Circuit, Dual-Four Input Buffer	Signetics	N7440A 7	
		(or T,I,	SN7440N }	2
Q1	Transistor S201	DDC	S201	1
Q2	Transistor 2N356		2N3565	1 1
Q3	Transistor S204 or 2N3641	\\DDC	S204 · 7	<u> </u>
			or 2N3641	1
D2,3,5	Diode S101	DDC	S101	3
D4	Zener Diode 3.6v. 1/2 watt		IN5227	1-1
C1, 15	Capacitor 390 pf + 5%	Elmenco	DM-10-39LI	2
C2	Capacitor .12\(\nu \)f + 10\% 50\(\nu \).	Paktron	MPC600-120-50-K	11_
C3	Capacitor $.033 \mu f + 5\% 50 v$.	Paktron	PCR 700 - 033 - 50 - J	11
C4,5	Capacitor $1 \mu f + 10\% 35 v$.		S13BF105K	2
C6-10, 14	Capacitor .01 £ + 10%, 100v.		CK06EX103K	6
C11-13	Capacitor 22NF+ 5%	Elmenco	DM-10-220J	3
R10	Resistor 24K + 5% 1/4 watt		3C07GF243J	1_1_
R1-3, 5, 6, 14	Resistor $510 \Omega + 5\% 1/4 \text{ watt}$		RC07GF511J	6
R8	Resistor * + 5\\[1/4 \text{ watt}	RC07GF I	RC07GF * J	
R9	Resistor * ± 5% 1/4 watt		RC07GF*J	1
R11	Resistor 39 K + 5 % 1/4 watt		RC07GF393J	<u> </u>
R12	Resistor 22 M + 5% 1/4 watt		RC07GF226J	1 1
R13	Resistor $330\Omega + 5\% 1/4$ watt		RC07GF331J	1 1 _
R15	Resistor 750 Ω+ 5% 1/2 watt		RC20GF751J	1 1
R16	Resistor 5.1K + 5% 1/4 watt		RC07GF512J	 1
R17, 18	Resitor $11 \text{ K} + \overline{5}\% 1/4 \text{ watt}$		RC07GF113J	1 2
	Connector 51 Pin	Elco	00-7022-051-000-001	<u> </u>
t on the one of the state of the state of the one of th	* Value to be selected during test. R8 must be	· · · · · · · · · · · · · · · · · · ·		
<u> </u>	Ry must be	between 820K and 1		Din
VOLTAGES	DETAIL DRAWINGS CERASOLI 4-7-	40	DIGITAL	DD C
71 24 5	CHECKET 14 Q	CLOCK GEN.		
Pin 26 + 5v.			CORPORA	ATION
	OCHEMATIC 11792 NV tchridt 4/9/	50 Hz Speed	Detector SHT NO DRAWING NO.	
	PICTORIAL 11793		1 11874	

Model 7302, Serial No. 27 and below Model 7301, Serial No. 78 and below






DESCRIPTION	MANUFACTORER	FART NUMBER	QUARTITE
Resistor 390 Ohms ± 5% 1/4 W		RC07GF391J	26
		RC07GF512J	8
Resistor 510 Ohms ± 5% 1/4 W		RC07GF511J	1
Resistor 2.4K Ohms ± 5% 1/4 W		RC07GF242J	4
Resistor 4.7KOhms ± 5% 1/4 W		RC07GF472J	2
Resistor 1.2K Ohms ± 5% 1/4 W	and the second section of	RC07GF122J	1
Resistor 1.0K Ohms ± 5% 1/4 W		RC07GF102J	1
Resistor 180 Ohms ± 5% 1/4 W		RC07GF181J	1
Resistor 330 Ohms <u>+</u> 5% 1/4 W	The second secon	RC07GF331J	1
Resistor 100 Ohms ± 5% 1/2 W		RC20GF101J	2
Transformer	Technitrol	1ZKHA	4
Diode S101	DDC	S101	15
Zener Diode 12 volt ± 5% 1 W	Motorola	1N4742A	1
Zener Diode 6 volt ± 5% 1/2 W	Motorola	1N5 2 33B	1
Transistor S201	DDC	S201	2
Integrated Circuit, Hex Inverter	Signetics	N8H90A)	2
{	or Fairchild	U6A901659X	
Integrated Circuit, Diff. Comparator	Motorola	MC1710C	4
	or Fairchild	U5B771039X }	
Capacitor .0027 uf $\pm 5\%$	Paktron	PCR-330-0027-50-J	8
Capacitor .047 uf -20, +80% 16V	Sprague	HY 435	9
Capacitor 1 uf ± 10% 35V		CS13BF105K	3
,18 Capacitor .01 uf -20,+80% 100V	Erie	805-000-X5V0 103Z	6
Capacitor 390pf ±5%	Elmenco	DM10-391J	2
Washer, Teflon (.10 o.d. x.046 i.d. x.015 thk.)		Qty: As	required
Connector 51 pin	Elco	00-7022-051-000-001	11
DETAIL ELABITISES EHB 10-22-68	TITLE		10
CHECKED CHECKED (16) / 16		•	
APPROVED		1	IION
PICTORIAL 11805 EH B 10-23-68	READ AMPLIFI	ER SHT. NO. BRAVIERS NO. 1 1180)3 C
	Resistor 5.1K Ohms ± 5% 1/4 W Resistor 510 Ohms ± 5% 1/4 W Resistor 2.4K Ohms ± 5% 1/4 W Resistor 4.7K Ohms ± 5% 1/4 W Resistor 1.2K Ohms ± 5% 1/4 W Resistor 1.0K Ohms ± 5% 1/4 W Resistor 180 Ohms ± 5% 1/4 W Resistor 330 Ohms ± 5% 1/4 W Resistor 100 Ohms ± 5% 1/4 W Resistor 100 Ohms ± 5% 1/2 W Transformer Diode S101 Zener Diode 12 volt ± 5% 1 W Zener Diode 6 volt ± 5% 1/2 W Transistor S201 Integrated Circuit, Hex Inverter [Integrated Circuit, Diff. Comparator] Capacitor .0027 uf ± 5% Capacitor .047 uf -20, +80% 16V Capacitor 1 uf ± 10% 35V ,18 Capacitor .01 uf -20, +80% 100V Capacitor 390pf ±5% Washer, Teflon (.10 o.d. x .046 i.d. x .015 thk.) Connector 51 pin	Resistor 390 Ohms ± 5% 1/4 W Resistor 5.1K Ohms ± 5% 1/4 W Resistor 510 Ohms ± 5% 1/4 W Resistor 2.4K Ohms ± 5% 1/4 W Resistor 1.2K Ohms ± 5% 1/4 W Resistor 1.2K Ohms ± 5% 1/4 W Resistor 1.0K Ohms ± 5% 1/4 W Resistor 180 Ohms ± 5% 1/4 W Resistor 180 Ohms ± 5% 1/4 W Resistor 30 Ohms ± 5% 1/4 W Resistor 100 Ohms ± 5% 1/2 W Transformer Diode S101 Zener Diode 12 volt ± 5% 1 W Zener Diode 6 volt ± 5% 1/2 W Transistor S201 DDC Integrated Circuit, Hex Inverter (a) Figure 1	Resistor 5, 1K Ohms 5% 1/4 W RC07GF512J



ITEM	DESCR	IPTION	MANUFACTURER	PART NUMBER	QUANTIT
C8, 10	Capacitor 1 µf ±20	0% 35 V		CS13AF010M	2
C2, 3	Capacitor 51 pf ±5°	% 500 V	Elmenco	DM-10-510J	4
C1, 4	Capacitor 150 pf ±5°	% 500 V	Elmenco	DM-10-151J	4
C5, 6	Capacitor 390 pf ±50	% 500 V	Elmenco	DM-10-391J	4
C9, 11	Capacitor .01 µf +80	0%-20% 100 V	Erie	805X5V103Z	2
C7	Capacitor . 1 µf +80-	20% 12V	Erie	5655-000 Y5FO 104M	1
D1-4, 6-13, 15.	18.				
25-37,	Diode S101	A STATE OF THE STA	DDC	S101	63
D23, 24	Diode 1N483			1N483	€ 4
D5, 14	Diode, Zener 1N4370A			1N4370A	4
D41	Diode, Zener 1N3016A			1N3016A	1
D39	Diode		Hughes	HMN 9502	1
D19-22	Diode S121		DDC	S121	4
	Connector 51 Pin		Elco	00-7022-051-000-001	1
Q1, 2, 3, 10, 12	.13.				
14	Transistor 2N708			2N708	13
Q4, 11	Transistor 2N3250			2N 3250	4
Q6-9	Transistor 2N2537			2N2537	8
Q5	Transistor 2N3135			2N3135	2
	Transimount		Circuit Structure	s Lab #88000	12
VOLTAGES	UFTA: DRAWINGS	H. L. W. 9-9-64	TITLE	DIGITAL Develop	
+18 V D.C.	CIRCUIT CARO #11316	E. I. M. 9-21-64	WRITE AMPLI		
	SCHEMATIC #11326	R.R.C. 9-21-64		SHT NO DRAWING NO	ه محموره هي ه ساشت
-12 V D.C.	PICTORIAL #11336	APPROVED		1/2 *1130	6 F.
			*REPLACES DW	G. NO. 11600	FORM (


ITEM		DESCRI	IPTION			MANUFACTURER	PART NUMBER	QUANTIT
R16, 26	Resistor	430 ohm	±5%	1/2 watt			RC20GF431J	4
R4, 7, 14, 28, 31								
35	Resistor	1300 ohm	±5%	1/2 watt			RC20GF132J	12
R3, 10	Resistor	1500 ohm	±5%	1/2 watt			RC20GF152J	4
R1, 13, 34	Resistor	1800 ohm	±5%	1/2 watt			RC20GF182J	5
R5, 8, 12, 15, 36	Resistor	2K	±5%	1/2 watt			RC20GF202J	9
R29, 32	Resistor	2200 ohm	±5%	1/2 watt			RC20GF222J	4
R17, 27	Resistor	3300 ohm	±5%	1/2 watt			RC20GF332J	4
R30, 33	Resistor	4700 ohm	±5%	1/2 watt			RC20GF472J	4
R2, 11	Resistor	5100 ohm	±5%	1/2 watt			RC20GF512J	4
R6. 9	Resistor	24K	±5%	1/2 watt			RC20GF243J	4
R18, 20, 22, 24,	Resistor	250 ohm		2 watt either		Sprague	240E2515	8
					or	Ward Leonard	TYPE 2X	
R21, 23	Resistor	3K	±5%	1/2 watt		· · · · · · · · · · · · · · · · · · ·	RC20GF302J	4
R19, 25	Resistor	5.1 ohm	±5%	1/2 watt			RC20GF5R1J	4
Tl	Transforme	o r				Technitrol	1ZPHA	2
) = 04	6 I.D. x . 015 th	-	2 00111111 01	*****	166
	Washer, I	enon (. 10 O. 1	J. X . U4	o I.D. x . o i o tn	K)			LUG
					-+			
		· · · · · · · · · · · · · · · · · · ·						
						· · · · · · · · · · · · · · · · · · ·		
					-+			
								
					-+			
					-+			
								
		·						
			DRAWN	DATE		TITLE		<u> </u>
VOLTAGES	DETAIL (DRAWINGS	3	I. L. W. 9-9-64			DIGITAL	IC
110 77 5 6		111214	CHECKED			WRITE AMPLIFIER	DEVELOP	
+18 V D.C.		11316	APPROVED	E. I. M. 9-21-6	4	WRITE AWFLIFTER	CORPORA	TION
	SCHEMATIC	11326	I	R.R.C. 9-21-6	4		SHT. NO. DRAWING NO.	
-12 V D.C.	PICTORIAL	11336	APPROVED				2	*11306
				·	- 1			




ITEM	DESCRIPTION	and i Panaga american danisa danisa masakan ingga salahan mina dipaga danga danga dan <u>milipada m</u> asa sadan	MANUFACTURER	PART NUMBER	GONETT
C1, C3 C2, 4, 5, 6, 7, 8	Capacitor, Tantalum Capacitor, Disc Ceramic	l ufd 35 V .01 ufd	ERIE	CS13BF010M 805X5V103Z	2
R1 R2	Resistor Resistor	82 ohms,5W ±3%	DALE	Type GL-6 RC20GF122J	1 16
I. C. 1, I. C. 3 & I. C. 5-8 I. C. 2, I. C. 4	Integrated Circuit - Quad 2 Integrated Circuit - Quad 2		DDC DDC	S152 S170	6 2
Dl	Diode, Zener	5.1V, 1 W, ±5%	Motorola	IN4733A	1
Ql	Transistor			2N3641	16
	Connector	51 Pin	Elco	00-7022-051-000-001	1
	Washer, Teflon . 10 O.D. x .	.046 I.D. x.015 thk			16
	Transimount		Ckt. Structure	es Lab. 88000	16
VOLTAGES	DETAIL GHAMINGS CHECK	Eade 3/20/68	TITLE	DIGITA L DEVELOP	DID C M E N T
+18V		7, H. BUTLER 3-20-68	DECODE D	73.1.1.03.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1	TION A. CALIFORNIA

DEM		D#50	CRIPTION			MANUFACTURE	FART NUMBER	QUANTITY
C8, 10	Capacitor	1 Mf	±20%	35 V	The second secon	3.23	CS13AF010M	2
C2, 3	Capacitor	51 pf	±5%	500 V	TO SERVED TO THE PROPERTY OF T	Elmenco	DM-10-510J	4
Cl, 4	Capacitor		±5%	500 V	ari i i i i i i i i i i i i i i i i i i	Elmenco	DM-10-151J	4
C5, 6	Capacitor	390 pf		500 V		Elmenco	DM-10-391J	4
C9, 11	Capacitor	.01Mf	+80 -20%	100 V		Erie	805X5V103Z	2
_C7	Capacitor	. lµf	+80-20%	12V		Erie	5655-000 Y5FO 104M	1
D1-3, 5-12, 14-1	er og a sammende er er en som hande hande som er er er er en						THE RESERVE OF THE PROPERTY OF	
21-33	Diode	S101		Construction of the Constr		DDC	S101	59
D19, 20	Diode	HMN950)2	and the second s		Hughes	HMN9502	4
D13, 4	Diode, Zener						1N4370A	4
D35	Diode, Zener	1N3016A					1N3016A	1
	Connector	51 Pin				Elco	00-7022-051-000-001	1
Q1-3, 8, 10-12 Q4, 9	Transistor Transistor	2N708 2N3250					2N708 2N3250	13 4
Q6, 7	Transistor	2N2537	Anti-contrappediction of the second state of the second seco	THE COMPLETE PROPERTY AND A	The same of the sa	The second secon	2N2537	4
Q5	Transistor	2N3135					2N3135	2
	Transimount					Circuit Struc	ctures Lab #88000	4
				e en en la companione de la companione d				
				1				
VOLTAGES.	DUTAIL GRAVIS	annemen ar en mezarnen e jede ar etale betar betar 1	EN	N	4-20-66	THE EX	DIGITAL DEVELOP	C'U
+ 18 V D C - 12 V D C	CIRCUIT CARD	11316 11601	E H	B [][].	4-20-66	WRITE AMI		1,10,1
ŧ	PICTORIAL	11602		nn - Lucies Anna (1984 Barrin Bagades son) y	and the second s	Notes with a superior of supplied to the companion of the superior of the supe	1/2 1100	

11 5 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7		palicer	TION		MANUFACTURER	PART NUMBER	GEANTI
R16, 24	Resistor	430 ohm	±5%	1/2 watt	The second secon	RC20GF43lJ	4
R4, 7, 14, 26) ,			The state of the s		The second contract of the second of the sec	
29, 33	Resistor	1300 ohm	±5%	1/2 watt		RC20GF132J	12
R3, 10, 15	Resistor	1500 ohm	±5%	1/2 watt		RC20GF152J	5
R1, 13, 32	Resistor	1800 ohm	±5%	1/2 watt		RC20GF182J	5
R5, 8, 12, 34,	Resistor	2K	±5%	1/2 watt		RC20GF202J	8
R27, 30	Resistor	2200 ohm	±5%	1/2 watt		RC20GF222J	4
R17, 25	Resistor	3300 ohm	±5%	1/2 watt		RC20GF332J	4
R28, 31	Resistor	4700 ohm	±5%	1/2 watt		RC20GF472J	4
R2, 11	Resistor	5100 ohm	±5%	1/2 watt		RC20GF512J	4
R6, 9	Resistor	24K	±5%	1/2 watt		RC20GF243J	4
R18 - 23	Resistor	250 ohm		2 watt either/	Sprague	240E2515	12
			and the second second second second	or	Ward Leonard	TYPE 2X	
Mariner American mariner con the control of the con				or	OHMITE	3933	
R35	Resistor	470 ohm	±5%	1/2 watt	WELLOW FOR APPEAR A TYCKER STANDARD MINISTER PROPERTY AND	RC20GF471J	2
	de amount of the control of the cont						4
	Transforme Washer, Te	The state of the s	. x . 04	6 I. D. x . 015 thk)	Technitrol	1ZPHA	2 158
	and and the second of the seco	The state of the s	. x . 04	6 I. D. x. 015 thk)	Technitrol	1ZPHA	
	and and the second of the seco	The state of the s	. x . 04	6 I. D. x . 015 thk)	Technitrol	1ZPHA	
VOLTAGE 9	Washer, Te	flon (, 10 O, D,	CHAYN E. N	I. N. 4-20-66	TITLE	DIGITAL DEVELOP	158
VOLTAS: \$	Washer, Te	flon (. 10 O. D.	E. N. E. H.	I. N. 4-20-66		DIGITAL	158
T1	Washer, Te	flon (, 10 O, D,	CHAYN E. N	I. N. 4-20-66	TITLE	DIGITAL	0!0 M 5 N 1





ITEM	DESCRIPTION		MANUFACTURER	PART NUMBER	QUARTET
C1, C3	Capacitor, Tantalum	l ufd 35 V		CS13BF010M	2
C2, 4, 5, 6, 7, 8	Capacitor, Disc Ceramic	.01 ufd	ERIE	805X5V103Z	6
Rl	Resistor	82 ohms, 5W ±3%	DALE	Type GL-6	1
R2	Resistor	1. 2K		RC20GF122J	16
I. C. 1, I. C. 3 &					
I. C. 5-8	Integrated Circuit - Quad 2		DDC	S152	6
I. C. 2, I. C. 4	Integrated Circuit - Quad 2	input Nand Gate	DDC	S170	2
Dl	Diode, Zener	5.1V, 1 W, ±5%	Motorola	IN4733A	1
Ql	Transistor			2N3641	16
	Connector	51 Pin	Elco	00-7022-051-000-001	1
	Washer, Teflon . 10 O.D. x	.046 I.D. x.015 thk			16
	Transimount		Ckt. Structure	s Lab, 88000	16
	DRAY.		TITLE		p!o
VOLTAGES +18V	CINCUIT CARD 11660	Eade 3/20/68		DIGITAL DEVELOP Corpora	
T104	SCHEMATIC 11662	C. H. EUTLER 3-20-68	DECODE DI	RIVER SHY, NO BRAWING NO.	
	PICTORIAL 11003			1 11661	and the second



ITEM		REPOR	A server and the later and the server and the serve	MANUFACTURER	PART NUMBER	QUANTITY
R1, 11	Resistor, 2.4 K ohm,	5%, 1/2 watt			RC20GF242J	2
R2, 12	Resistor, 5.1 K ohm,	5%, 1/2 watt			RC20GF512J	2
R3, 10, 13	Resistor, 1.3 K ohm,	5%, 1/2 watt			RC20GF132J	10
R4	Resistor, 1.8 K ohm,	5%, 1/2 watt			RC20GF182J	1
R5, 6	Resistor, 100 ohm, ±5	%, 1/2 watt		RC20GF101J	2	
R7	Resistor, 240 ohm, ±50	%, 1/2 watt		RC20GF241J	1	
R8	Resistor, 1 K ohm, ±5%, 1/2 watt				RC20GF102J	8
R9	Resistor, 4.3 K ohm,	5%, 1/2 watt	•		RC20GF432J	8
R14	Resistor, 750 ohm, ±50	%, 1/2 watt			RC20GF751J	1
D6	Diode			DDC	S121	1
D1-5, 8-14	Diode			DDC	S101 or IN914	19
D7	Diode, Zener, 4.3 volt	±5%		with the delivery reasons with himse transmission of the delivery and the first himself of the delivery and	IN4731A	1
D15	Diode, Zener, 3.6 volt	±5%			IN47 29A	11
Q1, 2, 5, 6,	Transistor			DDC	S201 or 2N4275	11
Q3, 4	Transistor				2N3250	9
C1-3	Capacitor, 1 mfd, ±20%	%, 35 volt			CS13AF010M	3
DLl	Delay Line, 250 ohm,	l2.5 n sec per tap		PCA	DL250L-,25T-2750	11
	Connector, 51 Pin			Elco	00-7022-051-000-001	1
	Washer, Teflon (.10 O.	D. x .046 I. D. x .0)15 thk)			60
VOLTAGES	DETAIL GROWINGS	C.J.C.	7-21-67	TIFLE		DIO G
+18 VDC	GIRGUIT CAPO 11550	E.H.B.	7-11-67	1	DEVELOR	the second secon
-12 VDC		1 (Suppose)	-11	DELAY CIR	CORPOS A	T 1 (5
	3CHEMATIC 11645	and the second control of the second of the	7-24-67		517. RC 5-00 (1 1.0)	-
	PIOTORIAL 11650	AFPROVCO		and the same of th	1 11640	
STATEMENT CONTRACTOR STATEMENT OF THE ST	g In destruction and a second state of the contract of the con	our Long consumer a comment of the contract of	SALANNER COMMITTER AND FROM A	R	Page 1 of	


Page 1 of





ITEM	en militar del marine con appropriata della colorica dell'accioni di colorica della colorica del	DESCRIPTION		MANUFACTURER	PART NUMBER	QUANTITY
21,2	Resistor	22 ohms ±5%	5 watt	Dale Type G or	equiv.	2
₹3,5	Resistor	160 ohms ±5%	1/4 watt		RC07GF161J	2
R4, 7-9, 11-17	Resistor	150 ohms ±5%	1/4 watt		RC07GF151J	11
₹6	Resistor	180 ohms ±5%	1/4 watt		RC07GF181J	1
10	Resistor	10 ohms ±5%	1/2 watt		RC20GF100J	1
18	Resistor	680 ohms ±5%	l watt	and the second s	RC32GF681J	ī
19	Resistor	820 ohms ±5%	1/2 watt		RC20GF821J	1
₹20	Resistor	1.3K ±5%	1/2 watt		RC20GF132J	1
₹21	Resistor	620 ohms ±5%	1/2 watt		RC20GF621J	1
₹22	Resistor	100 ohms + 5%	1/2 watt	44.4.	RC20GF101J	1
C1, 2	Capacitor	l uf ±10%	35v		CS13BF105K	2
1,2	Diode Zener	2.3v ±1%		Shauer	SZ2.3 (1%)	2
D7, 8, 9, 11	Diode			DDC	S101	4
05	Diode Zener	13v ±5%		DDC S251-13 or	1N4743A	1
D6	Diode Zener	15v ±5%		DDC S251-15 or	1N4744A	1
D1 0	Diode Zener	4.6v ±1%		DDC S254-4.6 or	r Motorola .5M4.6ZS1	1
	Connector 51	Pin		Elco 0	0-7022-051-000-001	1
VOLTAGES	DETAIL DAA CIRCUIT CARD 1151 SCHEMATIC 1181	O Checke	Lavered 10/18/1	68	TOR DIGITAL DEVELOP CORPORA SHT. NO. LRAWING NO.	

iren	p	ESCRIPTION		MANUFACTURER	PART NUMBER	QUANT
01-16	Diode (Matched)		And the second s	DDC	S121	16
erminal	Taper-Pin Receptac	le		Useco	2750B-2	36
make and a security of the						
			Marine page sign passengap per e s graphes , margar manifesta est santes s			
			Commence of the late of the la			
					ego (managamanana and il jungana and and and and and and and and and	
VOLTAGES	DESIGNE CONSISTENCE	C.J.C.	1-1.2-68	TERMINAL	DIGITAL	i -
	SCHEMETE 11669	100 mm 21 7	1.00	BOARD	CORPORA	
,	PICTORIAL 11679	The state of the	11-12-63		1 1168	30



C1 C2 A1

B3 C3 A3

C4 C5 A5

C6 C7 A6

B8 C8 A8

C9 C10 A10

C11 C12 A11

B13 C13 A13

C14 C15 A15

C16 C17 A16

B18 C18 A18

C19 C20 A20


R/W HEADS


- 2. All diodes to be matched within + 10 mv.
- 1. Diodes mounted cathode to board. NOTES:

DRAWN Eade	1/19/68
C.J.C.	1-19-68
APPROVED	1-19.68
APPROVED	

HEAD SUBSTITUTION TERMINAL BOARD PICTORIAL SCHEMATIC

ITEM		DESCRIPTION	MANUFACTURER	PART NUMBER	QUANTITY
R1, R3, R7	Resistor	2K 1/2 W 5%		RC20GF202J	3
R2	Resistor	4.7K 1/2 W 5%		RC20GF472J	1
R4, R5	Resistor	220 Ohms 7 W	Sprague	244E 2215	2
R6	Resistor	5K 5 W	Sprague	243E5025	1
R8	Resistor	600 Ohms 7 W	Sprague	244E 6015	1
Dl Thru Dl2	Diode	600v PIV 1A		IN4385	12
D13	Diode	4-layer, 8-12v		S120	1
Q3	Silicon Controll	ed Rectifier		S205	1
Q1, Q2	Silicon Controll	ed Rectifier		S208	2
	Transistor Pad		Milton Ross	10197	3
	Terminal		Cambion	1245-2	9
VOLTAGES	DETAIL DRAWINGS CIRCUIT CARD 11696 SCHEMATIC 11697	Eade 3/28/6 CHECKED Fale 3/28/6 APPROVED 5. H. B U7LEG 3-29-68	SYNCHRONOC SWITCH	DIGITAL DEVELOP CORPORA 7541 EADS AVENUE - LA 761 BHT. NO. DRAWING NO.	M ^L ENT TION
	PICTORIAL 11698	APPROVED		1 1169	5 8






I. ALL DIODES CATHODE TO BOARD.

NOTES ---

Eade	3-8-68	SYNCHRONOUS	SWITCH		
* 1 (1) (1) (1) (1) (1) (1) (1) (1) (1) (1 1 2 8 m k C	PICTORIAL / SCHE	MATIC	Set No 100 No No 11698	REV


ITEM		DESCRIPTION		MANGFACTURS R	yourst to your con-	1.77
R1-4, 9, 10, 13, 14	4 Resistor	620 Ohm ±5%	1/4 w		RC07GF621J	8
R16, 18, 19, 27	Resistor	100 Ohm ±5%	1/4 w		RC07GF101J	4
R15, 17, 20, 22	Resistor	200 Ohm ±5%	1/4 w		RC07GF201J	4
R21	Resistor	680 Ohm ±5%	1/4 w		RC07GF681J	1
R23, 25, 26, 30	Resistor	1K Ohm ±5%	1/4 w		RC07GF102J	4
R24	Resistor	6.2K ohm ±5%	1/4 w		RC07GF622J	1
R28	Resistor	510 Ohm ±5%	1/4 w		RC07GF511J	1
R31	Resistor	5.1K Ohm ±5%	1/4 w		RC07GF512J	1
R29	Resistor	470 Ohm ±5%	1/4 w		RC07GF471J	1
R32	Resistor	2K Ohm ±5%	1/4 w		RC07GF202J	1
R11, 12	Resistor	2.37K Ohm ±5%	1/8 w		RN55D2371F	2
R34, 35	Resistor	100 Ohm ±5%	1/2 w		RC20GF101J	2
R33	Resistor	300 Ohm ±5%	1/2 w		RC20GF301J	1
R5,6	Resistor	390 Ohm ±5%	1/2 w		RC20GF391J	2
R7, 8	Resistor	160 Ohm ±5%	1/2 w		RC20GF161J	2
C3, 4, 6, 8, 10-12,	Capacitor	.01 uf ±5%	50v		CK06BX103K	8
C14		the sales and the sales are sa	er ann na desens, same, me indigner, sen arts ann a se dengri of promote opposition desents desents.	and the same and t		
C9	Capacitor	100 pf ±5%		Elmenco	DM-10-101J	11
C1, 2, 5, 7, 17	Capacitor	1.0 uf ±10%	35v		CS13BF105K	5
C13, 16	Capacitor	50 pf ±5%		Elmenco	DM-10-510J	1 4
C15	Capacitor	.0027 ±5%	50v	Paktron	PCR-330-0027-5 CK06BX272K	0J 1
D1-8	Diode (match	ned)		or	S121	8
D9	Diode	Zener l w ±5%	Printed and the same of the same of the same and the same	DDC	\$251-8.2	1
D10	Diode	Zener l w ±5%	ku elkolosia, se jerenje gajenja reli i kojimir igrijanika i majankan najama, jerejama jerejama jama sa s e se s	DDC	S251-3,9	1
D11, 12	Diode			DDC	S101	2
VOLTAGES	DETAIL DURY	PRAWN E	ade 11/13/68	TITLE	DIGITAL	DIS C
	CIRCUIT CASS 11814	CHOCK-ST	11 B 11.74.73	LINEAR TIMING	DEVELOP	
	11812	1 trisolit	1. 12 11/1/7 28	PREAMPLIFIER	CORPORA	TION
	SCHEMATIC 11813	IV/e	musch 11-19-68	MODULE	1 DRAWING NO	

ITEM	DESCRIPTION	MANUFACTURER	PART NUMBER	QUANTITY
A1, 2	Integrated Amplifier	Fairchild	U5B770239X	2
Q1	Transistor	DDC	S201	1
Q2	Transistor	DDC	S203	1
ml 2	Transformer	T-1-24-1	1 77777 A	
T1, 2	Transformer	Technitrol	1ZKHA	2
			The second secon	<u> </u>
			And distribution for springly distribute and the second se	
				- This is difficult to the control of the control o
			en e	
			addition to the entire that the state of the entire that the e	
			and the state of t	
				The second secon
			enderen Mariem (de 1980) i 1980 i 1981 i I	A CONTRACTOR OF THE CONTRACTOR
			er e entre proces e contraga de management fra como en monero e monero seguitaria que a con el contra de mesmo e de	
			religion of the control of the contr	
			CONTRACTOR OF THE WEST THROUGH SHEETS CONTRACTOR TO A PROPERTY AND A PROPERTY OF THE PROPERTY	
			. The same of the same of the same section of the same	
			THE REPORT OF THE PROPERTY OF THE COMMON THE	
WALLER OF THE PROPERTY OF THE	DETAIL DONNOGOS DILAVE EDGE 11/13/1	TIPEE	DIGITAL	D) 0
VOLTAGES	COSCIA	LINEAR TIMING	DEVELOP	
	CIRCUIT CARD 11814 2 11.14 - 1	PREAMPLIFIER	CORPORA	
	SCHEMATIC 11812 11912 11914 11914 11914	MODULE	SERVINO 17 NO 1 2 NO.	
	PICTOPIAL 11813		1 11811	



ITEM		DESCRIPT	TION	MANUFACTURER	PART NUMBER	QUANTITY
R1, 2	Resistor	330 Ohm ±5%	1/4 Watt		RC07GF331J	2
R3, 4	11	620 Ohm ''			RC07GF621J	2
R6, 15, 28, 29	11	100 Ohm ''			RC07GF101J	4
R5, 7, 8, 10	11	200 Ohm ''			RC07GF201J	4
R9	11	680 Ohm ''			RC07GF681J	1
R11, 13, 14, 17	11	1K "			RC07GF102J	4
R12	11	6.2K "		•	RC07GF622J	
R16	-11	510 Ohm ''			RC07GF511J	1
R18	11	5. 1K "			RC07GF512J	1 1
R19	11, 12, 13	470 Ohm ''	Name of the state		RC07GF471J	1
R20	II .	2K "	· ·		RC07GF202J	1
R21, 22	Resistor	100 Ohm ±5%			RC20GF101J	2
R23	Resistor	300 Ohm "	II Watt		RC20GF301J	
R24, 25	 	390 Ohm ''	II.		RC20GF391J	2
R26, 27	11	160 Ohm ''	11		RC20GF161J	2
C1, 2, 4, 6, 11, 13-		.01 uf ±5%	50 v		CK06BX103-K	8
C3	11	100 pf ±5%		Elmenco	DM-10-101J	1
		THE PROPERTY AND ADDRESS OF THE PROPERTY OF TH				
C5, 8	11	50 pf ±5%		Elmenco	DM-10-510J	2
C9, 10, 12		I.0 uf ±10%	35v		CS13AF010K	3
C7	11	.0027 ±5%	50v	Paktron	PCR-330-0027-5	јј 1
D1-4	Diode			DDC	S101	4
D5	11	Zener 1 watt ±	£5%	DDC	S251-8.2	1
D6	P F	Zener 1 Watt :	±5%	DDC	S251-3.9	1
VOLTAGES		DEAMINGS	Cale loliofisa	זוזנפ	DIGITAL	<u>D D</u> C
+18vdc	CIRCUIT CARD	11728	E, H. BUTCER 10-10-68	Linear Pre-Amp	DEVELOP	
-12vdc	SCHEMATIC	11726	157 11 11 miles		THE TACK AVENUE OF A POLI	A CASE JUNE
	PICTORIAL	11727	WALKONED ACKNOWN TO LIGHT ES		1 118	1807 E
Some section and the section of the	os es calagraphiste se seriac e situación de deservir en el escolo de la composición de seriación de la composición del composición de la composición del composición de la composición del composición del composición del composición del composició	meromentendantalism en unaum istan agus servici atam disutta reservici a patrianyo in ayraan ur anuman d	de anticolor de como de como de como como como como como como como com	aussia. As a proposition in the commence of th	and the second of the second of the second of the second	<i>]</i>

ITEM	DESCR	IPTION	MANUFACTURER	PART NUMBER	QUARRITY
A.1,2	Integrated Amplifier		Fairchild	U5B770239X	2
Q1, 2, 3	Transistor	NA CHEROMOTORI DE DE L'ACOL ANNO AMBRICAMENTALISME MARIE . CAMPAGNACIONE PER DES ANTIGONES (MARIE) y second conse	DDC	S201	3
Q4	II		DDC	S203	1
T1, 2	Transformer		Technitrol	lZKHA	2
		and all the American Service (American Services) and the American American Services (American Services) and the		entense transis i manne i se takongonian i industrigan enten i sen i se pero i de de el este bio escapata de d	
		er gerinde sammen er eine er eine er eine gerinde enderstade eine eine eine eine eine seine eine gestellt der			
			The second secon		
		and maked construction of the separate residence and demonstrate and appearance of the separate construction of the separate constru	A CONTRACTOR OF THE PROPERTY O		1
					<u> </u>
		and the state of t		and a second	
		CONTRACTOR OF THE CONTRACTOR CONT			+
		an dari sira i farindak i materiala da da pateriala da saka da da			1
		research annie (n. 1. december centre) i combinate de spokleben dans intermediate als april de spokleben (10), e 10) a 1000			
		en en deutsche State der der der der der der der der der de			
an an Pill Salatinian (- Array Statement ann amhair Aon aist agu ann a tha ann ann ann an ann an an an an an		and the second second second second second participation and an execution of the second secon			
		tid () . We see the see the see the see the see that the see			and the second s
					the state of the s
		y di Albin anti vivi i un una i un un un un un un antiga propia agrant ser un della della cogni i conspriente dell'albin dell'albin albin della cogni			
		e namme tempe i ne ne namen et ne ne ne namen et			
anteriorismost elictroficial concollisation in activitation and control observe. His level in the		DRAWN AND THE RESERVE TO SERVE THE RESERVE	SITE TIPLE	DIGITAL	5 2
VOLTEGES	DANAIL DESTINATOR	Co G 19	Male in the	DEVELOP	1
	сівенн сапо 11728	E.H. BUTLER 10.	10-68	Corpora	
	90HTHATIC 11726	1 Wildmith 10	14/69 Linear Pre-	1	e. A. C. F. C.
	PICTURIAL 11727	West of Anna State And The Factor of The Fac	A STATE OF S	1 1180	7 🖔



ITEM	ITEM DESCRIPTION		MANUFACTURER	PART NUMBER	QUANTITY
R1, R2	Resistor 1.5K ±5%	1/2 watt		RC20GF152J	2
R3-R10	Resistor 1K ±5%	1/2 watt		RC20GF102J	8
R11-R18	Resistor 1.5K±5%	1/8 watt	R(05GF15	27	8
C1	Capacitor .0luf +	80%-20% 100 V	Erie	805-000-X5V0 103Z	1
C1-D26	Diode		DDC	S121 Matched	26
01.00	The maintain		Palantila	EN12502	0
Q1-Q8	Transistor		Fairchild	EN3502	8
	Terminal		Lerco	#5020B	6
	Terminal		Cambion	#2089-2	12
	Terminar			"2007	
					_
			· · · · · · · · · · · · · · · · · · ·		
			Model 7302 Son	ial No. 40 and above	
			Model 7301 Ser	ial No. 67 and above	
		DRAWN DA	TE TITLE		nin .
VOLTAGES	DETAIL DRAWINGS	E. N. B. 10-25		DIGITAL DEVELOPI	C .
	CIRCUIT CARD 11821	E. H. 13 /0-25			
	11010	APPROVED ! A I		CORPORA	TION
	· · · · · · · · · · · · · · · · · · ·	APPROVED APPROVED	5/68	SHT. NO. DRAWING NO.	
	PICTORIAL 11820	. APPROVED	:	1 11818	D




Figure 3-4. Schematic-Synchronous Switch




FIGURE 3-5. SYSTEM CONTROL WIRING

Model 7302, Serial No. 13 and below

Model 7301, Serial No. 9 and below

