

6180 DEBUGGERS HANDBOOK

July 1973

CAMBRIDGE INFORMATION SYSTEMS LABORATORY

P R E L I M I N A R Y C O P Y

REVISION 3


EDITOR
D.R. Vinograd

© 1972, 1973 Honeywell Information Systems, Inc.




TABLE OF CONTENTS

<u>NAME</u>	<u>PAGES</u>
SDW FORMAT	1-2
PTW FORMAT	3
DSBR FORMAT	4
ITS FORMAT	5
ITP FORMAT	5
SDW ASSOCIATIVE MEMORY FORMAT	6
PTW ASSOCIATIVE MEMORY FORMAT	7
FAULTS	8-9
SCU DATA	10-16
CU HISTORY REGISTER FORMAT	17-18
OU HISTORY REGISTER FORMAT	19-20
DU HISTORY REGISTER FORMAT	21-22
APU HISTORY REGISTER FORMAT	23-24
FAULT REGISTER FORMAT	25
MODE REGISTER FORMAT	26-31
RSW FORMAT	32-33
RSCR FORMAT	34-38
POINTERS/LENGTH FORMAT	39-40
INSTRUCTION WORD FORMAT	41
INSTRUCTION WORD LISTING - ALPHABETIC	42-63
OPERATION CODE CHART	64-67
MODIFIERS	68
LIST OF MODIFIERS	69-70
NON STANDARD MODIFIERS	71
MODES	72
MEMORY MAPS	73-76
INTERRUPT CELL ASSIGNMENTS	77
IOM CHANNEL ASSIGNMENTS	78
STACK HEADER FORMAT	79
STACK FRAME FORMAT	80
ARGUMENT LIST FORMAT	81-82
PL1 Descriptors	83-85
IOM DATA SHEETS	86-91
BULK STORE DATA SHEETS	92-102
DN355 DATA SHEETS	103-120
D100/101 DATA SHEETS	121-139
MULTICS CHARACTER SET - ASCII	140
MULTICS CHARACTER SET - BCD	141
OCTAL/DECIMAL CONVERSION CHARTS	142-145



SDW Format



where:

ADDR is the 24 bit segment address.

R₁, R₂, R₃ is highest effective ring number of the read/write, the read/execute, and the call brackets respectively for this segment.

F directed fault indicator.

1 - the necessary unpagged segment or PTW currently resides in memory.

0 - execute the directed fault specified in FC.

FC indicates (if F = 0) which of the four directed faults is to be executed (DF0-DF3).

BOUND the highest mod 16 computed address which can be generated without causing an out of bounds fault.

R read permission bit.


E execute permission bit (XEC, XED excluded).

W write permission bit.

P privileged mode bit.

The Descriptor Segment Base Register (DSBR)

The DSBR assembly specifies the descriptor segment for a process in execution. The format of a pair of words in memory which may be used to load the DSBR assembly is:



where:

DSBR.ADDR is the address of description segment
(bit 23 assumed = 0)


DSBR.BND 01-14 this register is the highest 0
mod 16 descriptor segment
address which can be accessed with-
out causing an out of bounds fault

DSBR.U this register (1 bit) specifies
whether or not the descriptor segment
for a process is unpagged (DSBR.U=1) or
pagged (DSBR.U=0).

DSBR.STACK this register is the upper 12 bits
of the 15-bit stack segment number.
This register is used only during
the execution of the call instruction.

The ITS Modifier

The format of the ITS word pair in memory shall be:



where: SEGNO = Indirect Segment Number
 RN = Maximum level of privilege which can be assigned to the current procedure segment for accessing the specified segment.


43_8 = ITS designator
 WORDNO = Word offset to be used in generating CA for the indirect segment access.

BITNO = Bit offset

MOD = Is any valid modifier.

ITP Modifier

In the 6180 Processor the indirect word for ITP modification shall consist of the following format:



PRNUM (0-2) = the number of the pointer register to use in the indirection,

41_8 = ITP designator,

WORDNO (0-17) = Word offset to be used in the effective address formation,

BITNO (21-26) = Bit offset,

MOD (30-35) = any valid modifier.

The SDW Associative Memory Assemblies (SDWAM)

The format of each of the 16 SDWAM registers shall be:

0		23	24	26	27	29	30	32	33	35		
ADDR			R1		R2		R3		ZERO			
0		23	0	2	0	2	0	2	0	2		
36	37		50	51		56	57	58		71	*	
BOUND		REWPUG			CL							
0	1	0	13	0	5	1	0			13		
0		14	15		26	27	28		31	32	35	**
POINTER			ZERO			F		ZERO		USE		
0		14	0		11	1	0		3	0	3	

where:

ADDR, R1, R2, R3, BOUND, R,E,W,P,U,G and CL are the contents of the corresponding fields of an SDW fetched from main memory

POINTER: is the effective segment number generated when this SDW was fetched from main memory.

USE: is the relative usage of this segment in relation to the other 15 SDW registers, where 15₁₀ (1111) is the most recently referenced. If USE = 0000, this register shall be used for storage of the next SDW fetched from main memory.

F is the full/empty bit.

0 - this register does not contain valid information.


1 - this register contains valid information.

* Format as stored by SDDR.


** Format as stored by SSDP

The PTW Associative Memory Assemblies (PTWAM)

The format of each of the 16 PTWAM registers shall be:



*



**

where:

ADDR and M are the contents of the corresponding PTW fetched from main memory.

POINTER, USE, and F have the same meaning as the associative memory SDW.

PAGE is the page number to which this PTW refers. Certain bits of this field shall be forced to zero depending upon the designated page size.

Page Size	Bits of Page Forced to Zero
64	None
128	11
256	10-11
512	09-11
1024	08-11
2048	07-11
4096	06-11

* Format as stored by SPTR

** Format as stored by SPTP

FAULTS

<u>OCTAL</u> <u>NUMBER</u>	<u>DECIMAL</u> <u>NUMBER</u>	<u>NAME</u>	<u>MNEMONIC</u>	<u>PRIORITY</u>	<u>GROUP</u>	<u>MODE</u>
0	0	Shutdown	SDF	27	VII	Multics/GCOS
1	1	Store	STR	10	IV	Multics/GCOS
2	2	Master Mode Entry 1	MME1	11	V	Multics/GCOS
3	3	Fault Tag 1	FTG1	17	V	Multics/GCOS
4	4	Timer Runout	TROF	26	VII	Multics/GCOS
5	5	Command	FCMD	9	IV	Multics/GCOS
6	6	Derail	DRL	15	V	Multics/GCOS
7	7	Lockup	LUF	5	IV	Multics/GCOS
10	8	Connect	CON	25	VII	Multics/GCOS
11	9	Parity	FPAR	8	IV	Multics/GCOS
12	10	Illegal Procedure	IPR	16	V	Multics/GCOS
13	11	Op Not Complete	FONC	4	II	Multics/GCOS
14	12	Startup	SUF	1	I	Multics/GCOS
15	13	Overflow	FOFL	7	III	Multics/GCOS
16	14	Divide Check	FDIV	6	III	Multics/GCOS
17	15	Execute	EXF	2	I	Multics/GCOS
20	16	Directed Fault 0	DFT0	20	VI	Multics
21	17	Directed Fault 1	DFT1	21	VI	Multics
22	18	Directed Fault 2	DFT2	22	VI	Multics
23	19	Directed Fault 3	DFT3	23	VI	Multics
24	20	Access Violation	ACV	24	VI	Multics

FAULTS (Continued)

<u>OCTAL NUMBER</u>	<u>DECIMAL NUMBER</u>	<u>NAME</u>	<u>MNEMONIC</u>	<u>PRIORITY</u>	<u>GROUP</u>	<u>MODE</u>
25	21	Master Mode Entry 2	MME2	12	V	Multics
26	22	Master Mode Entry 3	MME3	13	V	Multics
27	23	Master Mode Entry 4	MME4	14	V	Multics
30	24	Fault Tag 2	FTG2	18	V	Multics
31	25	Fault Tag 3	FTG3	19	V	Multics
32	26	Unassigned				
33	27	Unassigned				
34	28	Unassigned				
35	29	Unassigned				
36	30	Unassigned				
37	31	Trouble	TRB	3	II	Multics

SCU FORMAT

Word 0 Bits 00-17	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
0 PPR.PRR	2	0																
PPR.PSR																		

Word 0 Bits 18-35	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35
PPR.P	XSF	SDWM	SD-ON	PTWM	PT-ON	PI-AP	DSPTW	SDWNP	SDWP	PTW	PTW2	FAP	FANP	FABS	0	FAULT	CHTR	2

Word 1 Bits 00-17	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
ISN	IOC	IAOLM	ISP	IPR	NEA	OOSB	NO GA	OCB	OCALL	BOC	INRET	CRT	RALR	AM-ER	OOSB	PARU	PARL	
IRO	OEB	E-OFF	ORB	R-OFF	OWB	W-OFF												

Word 1 Bits 18-35	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35
0 NC 2	0	ILLEGAL ACTION LINES	3	0	AL CHAN #	2	0	CONNECT CHAN #	2	0	F/I ADDRESS	6	MOD	2	5	F/I		

Word 2 Bits 00-17	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
0 TPR.TRR	2	0																
TPR.TSR																		

Word 2 Bits 18-35	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35
0	MBZ	0	MBZ	0	CPU NO.	0	DELTA	5										

Word 3 Bits 00-17	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
MBZ																		

Word 3 Bits 18-35	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35
0 TSNA	3	0	TSNB	3	0	TSNG	3	0	TEMP BIT	5								

Word 4 00-17

0	ICT																	17
---	-----	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	----

Word 4 18-35

18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	35
ZERO	NEG	CARY	OVFL	EOVF	EUFL	OFILM	TRO	PAR	PARM	BM	TRU	MIF	ABS		MBZ

Word 5 00-17

0	COMPUTED ADDRESS																	17
---	------------------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	----

Word 5 18-35

18	19	20	21	22	23	24	25	26	27	28	29	30	35
RF	RPT	RD	RL	POT	PON	XDE	XDO	POA	RFI	ITP	IF	0	CU STATUS

Word 6 00-17

0	ADDRESS																	17
---	---------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	----

Word 6 18-35

18	27	28	29	30	35
0	OP CODE	9	IH	0	TAG

Word 7 00-17

0	ADDRESS																	17
---	---------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	----

Word 7 18-35

18	27	28	29	30	35
0	OP CODE	9	IH	0	TAG

APU STATUS C(Y) 18-32

<u>Bit</u>		<u>Mnemonic</u>
18	Privileged Bit	XSF
19	External Segment Flag	SDWM
20	SDW Match	SD-ON
21	SDWAM-ON	PTWM
22	PTW Match	PT-ON
23	PTWAM-ON	PI-AP
24	Instr. Fetch Append Cycle	DSPTW
25	Fetch DSPTW	SDWNP
26	Fetch SDWNP	SDWP
27	Fetch SDWP	PTW
28	Fetch PTW	PTW2
29	Fetch Prepage PTW	FAP
30	Fetch Final Address Paged	FANP
31	Fetch Final Address Nonpaged	FABS
32	Fetch Final Address Absolute	

FAULT CNTR C(Y) 33-35:

Indicates the number of unsuccessful attempts to execute an instruction.

FAULT WORD (Y+1)₀₋₃₅

<u>Bit</u>	<u>Fault</u>	<u>Mnemonic</u>
0	Illegal Ring Order	
1	Not in execute bracket	
2	Execute bit is off	
3	Not in read bracket	
4	Read bit is off	
5	Not in write bracket	
6	Write bit is off	
7	Not a gate	
8	Not in call bracket	
9	Outward call	
10	Bad outward call	
11	Inward return	
12	Cross ring transfer	
13	Ring alarm	
14	Associative memory	
15	Out of segment bounds	ACV
16	Processor parity error upper	FPAR
17	Processor parity error lower	FPAR
18	SC to Proc. Seq. Error #1	FONC
19	SC to Proc. Seq. Error #2	FONC
20	Illegal Action Lines	↑ Illegal actions
21		
22		
23	Illegal Action Channel	↓
24		
25		
26	Connect Channel	CON CON CON
27		
28		
29	Fault Number/Address	
30		
31		
32	Fault/Interrupt	
33		
34		
35		

<u>Bit</u>	<u>Fault</u>	<u>Mnemonic</u>
0	Illegal Segment Number	STR
1	Illegal Op Code	IPR
2	Illegal Address and Modifier	IPR
3	Illegal Slave Procedure	IPR
4	All Other Illegal Procedure	IPR
5	Nonexistent Address	STR
6	Out of Bounds	STR

PORT STATUS C(Y+1)₂₀₋₃₅:

SYSTEM CONTROLLER ILLEGAL ACTION LINES C(Y+1)

20-23

<u>IA Code (Octal)</u>	<u>Illegal Action</u>	<u>System Controller Priority</u>	<u>Resulting Processor Fau</u>
03	Fault on condition	1	FCMD
14	ZAC parity, proc. to S.C.	2	FPAR
12	Illegal Command	3	FCMD
10	Not control	4	FCMD
02	Non-existent address	5	STR
15	Data parity, proc. to S.C.	6	FPAR
13	Store not ready	7	STR
16	ZAC parity, S.C. to store	8	FPAR
17	Data parity, S.C. to store	9	FPAR
07	Data parity store to S.C. & in store	10	FPAR
06	Data parity in store	11	FPAR
05	Data parity, store to S.C.	12	FPAR
11	Port not enabled	13	FCMD
00	None	14	None

Note: Illegal Action Codes (octal) 01 and 04 are not assigned. The occurrence of an unassigned code will result in an FCMD fault.

Illegal Action Channel Number $C(Y+1)_{24-26}$:

Indicates CPU Port Number which received illegal action lines.

Connect Channel Number $C(Y+1)_{27-29}$:

Indicates CPU Port Number which initiated connect fault.

F/I Address $C(Y+1)_{30-34}$:

Indicates relative address (0 mod 2) of fault or interrupt vector.

F/I $C(Y+1)_{35}$:

1 Indicates Fault Occurred

0 Indicates External Interrupt Occurred

TSR STATUS C(Y+3)₁₈₋₂₄:

TSNA C(Y+3)₁₈₋₂₁:

Temporary printer register number for non-multiword instructions or for operand descriptor 1 of multiword instructions where:

TSN₀₋₂ designates the pointer register number

TSN₃ specifies (if = 1) that TSN₀₋₂ is to be used

TSNB C(Y+3)₂₂₋₂₅:

Temporary pointer register number for operand descriptor 2 of multiword instructions.

TSNC C(Y+3)₂₆₋₂₉:

Temporary pointer register number for operand descriptor 3 of multiword instructions.

CU STATUS C(Y+6)₁₈₋₂₉

BIT

MNEMONIC

18	Repeat-First Cycle	RF	}	*
19	Repeat	RPT		
20	Repeat Double	RD		
21	Repeat Link	RL		
22	IT Modification	POT	}	*
23	Return Type Instruction	PON		
24	Execute Even	XDE	}	*
25	Execute Odd	XDO		
26	Operand Preparation	POA		
27	Refetch Instruction	RFI		
28	ITP Modification	ITP		
29	Instruction Fetch	IF		

* Bits in these fields are mutually exclusive.

CU HISTORY REGISTER FORMAT

0	17 18	35 36	53 54	58 59	62 63	69 70	71
CU Control Flags	Op Code and Tag	Address REG. 0-17	CMD REG	Port Select	Function Buffer	Port Logic	

where:

00-17 CU Control Flags

Tells what the CU is presently doing.

<u>Bit</u>	<u>Flag</u>	<u>A "1" Means:</u>
0	PIA	Preparing Instruction Address
1	POA	Preparing Operand Address
2	RIW	Requesting Indirect Word
3	SIW	Restoring Indirect Word
4	POT	Preparing Operand Tally
5	PON	Preparing Operand Address - Ignore further indirection
6	RAW	Requesting Alter Rewrite Word
7	SAW	Restoring Alter Rewrite Word
8	TRGO	Transfer Go (conditions met)
9	XDE	Doing an XED from an Even Location
10	XDO	Doing an XED from an Odd Location
11	IC	Executing the Odd location of an instruction pair
12	RPTS	Doing a Repeat Operation

CU HISTORY REGISTER (Continued)

<u>Bit</u>	<u>Flag</u>	<u>A "1" Means:</u>
13	WI	Waiting for (fetching) an Instruction
14	AR F/E	Address Register contains valid information
15	<u>XIP*ADR/ZFA</u>	NOT preparing an XIP Address
16	<u>FLT*ADR/ZFA</u>	NOT preparing an FLT Address
17	<u>ADD BASE</u>	NOT in slave mode

18-35 Op Code and Tag

A copy of bits 18-35 of the Instruction being executed.

36-53 Address Register

A copy of bits 00-17 of the Address Register.

54-58 Command Register

A copy of the Processor Command Register

59-62 Port Select

A copy of the Port Select Lines

63-69 Function Buffer

Tells what the CU has done and the port operation that is starting.

<u>Bit</u>	<u>Function</u>	<u>A "1" Means:</u>
63	XEC-INT	An execute interrupt
64	INS-FETCH	An instruction fetch
65	CU-STORE	} Load or store on behalf of the CU or OU
66	OU-STORE	
67	CU-LOAD	
68	OU-LOAD	
69	DIRECT	A direct cycle

70-71 Port Logic

Tells the status of the port logic

70	<u>PC BUSY</u>	Port control logic not busy
71	Port BUSY	Port interface busy.

OU HISTORY REGISTER FORMAT



where:

00-16 Primary OU Register (RP)

Holds next instruction. Op code and sets up input data switches.

Bits Information:

0-8 Bits 18-26 of the next instruction to be executed (Op Code)

9 Bit 30 of IT tally word (6/9 bit data)

10-12 Bits 33-35 of the next instruction to be executed (either latter part of the tag or the character #)

13 Indicates character modification (IT)

14 Indicates direct operation (DL = 10¹⁴, DU = 10¹⁴)

15,16 LREG/SREG Effective Address Counter

17 Spare

18-26 Secondary OU Register (RS)

A copy of bits 0-8 of the RP register. It is strobed when the input data is strobed into the OU. It is used to do the actual instruction execution.

27-39 OU Control Flags

It tells the state of the RB1, RP, & RS registers and tells what OU cycle has been executed.

<u>Bit</u>	<u>Function</u>	<u>A "1" Means:</u>
27	FRB1-FULL	OU OPCODE buffer Full
28	FRP-FULL	Primary Register Full
29	FRS-FULL	Secondary Register Full
30	FGIN	First Cycle for all OU OPs
31	FGOS	Second Cycle for OU Multiple OPs
32	FGD1	First Divide Cycle
33	FGD2	Second Divide Cycle
34	FGOE	Exponent Compare Cycle

OU HISTORY REGISTER (Continued)

<u>Bit</u>	<u>Function</u>	<u>A "1" Means:</u>
35	FGOA	Mantissa Alignment Cycle
36	FGOM	General OU Cycle
37	FGON	Normalize Cycle
38	FGOF	Final Cycle
39	FSTR-OP-AV	OU store data available (reset by CU)

40-50 Registers

Tell which registers are NOT being used.

<u>Bit</u>	<u>Register</u>
40	DATA NOT available
41	A reg NOT in use
42	Q reg NOT in use
43	X0 reg NOT in use
44	X1 reg NOT in use
45	X2 reg NOT in use
46	X3 reg NOT in use
47	X4 reg NOT in use
48	X5 reg NOT in use
49	X6 reg NOT in use
50	X7 reg NOT in use

51-53 Spare

54-71 ICT Tracker

Tells the address of the OU instruction (skips CU instructions and therefore can point further back than 16 instructions).

DU HISTORY REGISTER FORMAT

<u>Bit</u>	<u>Mnemonic</u>	<u>Function</u>
0	FPØL	Preparing Operand Length*
1	FPØP	Preparing Pointer*
2	NEED-DESC	Need Descriptor*
3	SEL-ADR	Select Address Register*
4	DLEN=DIRECT	Length equals direct (length=0; Force direct)*
5	DFRST	Descriptor is being processed for first time*
6	FEXR	Extended Register Modification*
7	DLAST-FRST	Last cycle of DFRST*
8	DDU-LDEA	Decimal Unit Load and Effective Address*
9	DDU-STE A	Decimal Unit Store and Effective Address*
10	DREDØ	Redo (Inhibits update of Pointer and Length)*
11	DLVL < WD-SZ	Load Word Count less than Word Size*
12	EXH	Exhaust*
13	DEND-SEQ	End of Sequence
14	DEND	End of Instruction*
15	DU=RD+WRT	Decimal Unit equals Read or Write*
16	PRTAO0	Pointer Register Address bit 0*
17	PRTAO1	Pointer Register Address bit 1*
18	FA/I1	} Specifies Active/Inactive state of descriptors 1, 2, and 3
19	FA/I2	
20	FA/I3	
21	WRD	Word*
22	NINE	Nine-bit*
23	SIX	Six-bit*
24	FOUR	Four-bit*
25	BIT	Bit*
26	Not Used	
27	Not Used	
28	Not Used	
29	Not Used	


*data stored in complement form: 0 - true, 1 - false

DU HISTORY REGISTER FORMAT (CONTINUED)

<u>Bit</u>	<u>Mnemonic</u>	<u>Function</u>
30	FSAMPL	Sample for Mid-Instruction Interrupt
31	DFRST-CT	Specific first count of a sequence*
32	ADJ-LENINT	Adjust length*
33	FINTRPTD	Interrupt Indicator (mid-instruction)*
34	FINHIB	Inhibit STC1 (Inhibits instruction counter plus one)*
35	Not Used	
36	FDUD	DU Idle
37	FGDLDA	Descriptor Load Gate A*
38	FGDLDB	Descriptor Load Gate B*
39	FGDLDC	Descriptor Load Gate C*
40	FNLD1	Prepare Alignment Count for First Numeric Operand Load
41	FGLDP1	Numeric Operand One Load Gate
42	FNLD2	Prepare Alignment Count for First Numeric Operand Load
43	FGLDP2	Numeric Operand Two Load Gate
44	FANLD1	Alphanumeric Operand One Load Gate
45	FANLD2	Alphanumeric Operand Two Load Gate
46	FLDWR1	Load Rewrite Register One Gate
47	FLDWR2	Load Rewrite Register Two Gate
48	DATA-AVLDU	Data Available*
49	FWRT1	Rewrite One Register Loaded
50	FGSTR	Numeric Store Gate
51	FANSTR	Alphanumeric Store Gate
52	FSTR-ØP-AV	Operand Available to be Stored
53	FEND-SEQ	End Sequence Flag*
54	FLEN 128	Length Less Than 128 Flag*
55	FGCH	Character Operation Gate
56	FANPK	Alphanumeric Packing Cycle Gate
57	FEXMØP	Execute MØP Gate
58	FBLNK	Blanking Gate
59	Not Used	
60	DGBD	Binary to Decimal Execution Gates
61	DGDB	Decimal to Binary Execution Gates
62	DGSP	Shift Procedure Gates
63	FFLTG	Floating Result Flag
64	FRND	Rounding Flag
65	DADD-GATE	Add/Subtract Execution Gates
66	DMP+DV-GATE	Multiply/Divide Execution Gates
67	DXPN-GATE	Exponent Network Execution Gates
68-71	Not Used	

*data stored in complement form: 0 - true 1 - false

APU History Register Format



Where:

<u>BIT</u>	<u>NAME</u>	
0-14	ESN	is the effective segment number generated
15-16	BSY	is from where the ESN was derived as follows:
		0 0 ESN from PSP
		0 1 ESN from SNR
		1 0 ESN from TSR
		1 1 Not used
17-24	APU control flags: These flags indicate the kind of cycle that produced this entry in the history register .	
17	FDSPTW	Fetch of Descriptor Segment Page Table Word
18	MDSPTW	Modification of Descriptor Segment Page Table Word
19	FSDWP	Fetch of Segment Descriptor Word from a paged Descriptor Segment
20	FPTW	Fetch of Page Table Word
21	FPTW2	Fetch of Page Table Word + 1
22	MPTW	Modification of Page Table Word
23	FANP	Fetch of Final Address from a non-paged segment
24	FAP	Fetch of Final Address from a Paged Segment
25	SDWAMM	An SDW match in the SDWAM occurred

APU HISTORY REGISTER FORMAT (CONTINUED)

26-29	SDWAMR	If bit 25 is on then these bits specify the SDWAM register which contained the found SDW.
30	PTWAMM	A PTW match in the PTWAM occurred.
31-34	PTWAMR	If bit 30 is on then these bits specify the STWAM register which contained the found PTW.
35	FLT	This cycle produced an access violation or a directed fault.
36-59	ADD	This is the 24 bit absolute address produced by this cycle.
60-62	TRR	This is the TPR.TRR value developed by this cycle.
70	FHLD	An ACVF or DF fault is waiting to be processed.
71	Reserved	


FAULT REGISTER FORMAT

<u>Bit</u>	<u>Fault</u>	<u>Mnemonic</u>	
0	Illegal Ring Order (IRO)		
1	Out of execute bracket (ØEB)	ACV	} Group I *
2	Execute bit is off (E-OFF)	↑	
3	Out of read bracket (ØRB)		
4	Read bit is off (R-ØFF)		
5	Out of write bracket (ØWB)		
6	Write bit is off (W-ØFF)		
7	Not a gate (NØGA)		
8	Out of call bracket (ØCB)		
9	Outward call (ØCALL)		
10	Bad outward call (BØC)		
11	Inward return (INRET)		
12	Cross ring transfer (CRT)		
13	Ring alarm (RALR)		
14	Associative memory error (AM-ER) ▽		
15	Out of segment bounds (ØØSB)	ACV	
16	Processor parity error upper	FPAR	
17	Processor parity error lower	FPAR	
18	SC to Proc. Seq. Error #1	FONC	
19	SC to Proc. Seq. Error #2	FONC	
20		↑	
21	Illegal Action Lines		
22			
23			
24	Illegal Action Channel		
25			
26			
27	Connect Channel	CON	
28		CON	
29		CON	
30	Fault Number/Address		
31			
32			
33			
34	Fault/Interrupt		
35			

<u>Bit</u>	<u>Fault</u>	<u>Mnemonic</u>	
0	Illegal Segment Number	STR	} Group II*
1	Illegal Op Code	IPR	
2	Illegal Address and Modifier	IPR	
3	Illegal Slave Procedure	IPR	
4	All Other Illegal Procedure	IPR	
5	Nonexistent Address	STR	
6	Out of Bounds	STR	

*These bits are used to indicate the causal subconditions for an access violation, store, or illegal procedure faults.

MODE REGISTER



MODE REGISTER FORMAT

0-14 Floating fault vector.

These bits shall constitute the upper 15 bits for the fault pair addresses of the various fault traps enabled by the Mode Register (see bits, 16, 17, and 28).

15 Unassigned

16 Trap on Op code

If bit 16 = 1 and the Op code of the instruction whose address is presently being prepared by the Processor (including indirect cycles) matches bits 18-27 of the Mode Register, the Processor shall do an XED to the second of the fault pairs specified by the Floating fault vector.

17 Trap on Address match.

If bit 17 = 1 and the address in the Processor Address Register matches the address switches on the maintenance panel, the Processor shall do an XED to the fourth of the fault pairs specified by the Floating fault vector.

18-27 Op Code/Software Switches

If either bit 16 or bit 29 = 1, bits 18-27 shall represent an Op code on which the Processor shall trap (see bit 16) or on which it shall strobe the CU History register (see bit 29).

Mode Register (continued)

If both bit 16 and bit 29 = 0, bits 18-27 shall provide the means of software "setting" certain of the Maintenance Panel switches:

- 18. $\overline{16} \cdot \overline{29} \cdot 32$ Set CU overlap inhibit. The CU shall wait for the OU to complete its operation on the even instruction operand before it starts the corresponding odd instruction operand. The CU shall also wait for the OU to complete its operation on the odd instruction operand before it fetches the next instruction pair.
- 19. $\overline{16} \cdot \overline{29} \cdot 32$ Set Store overlap inhibit. The CU shall wait for the \$DA before it issues the next interrupt.
- 20. $\overline{16} \cdot \overline{29} \cdot 32$ Set Store Incorrect Data Parity. The CU shall cause incorrect data parity to be sent to the Store for the next store instruction and then reset bit 20.
- 21. $\overline{16} \cdot \overline{29} \cdot 32$ Set Store Incorrect ZAC Parity. The CU shall cause incorrect ZAC parity to be generated on each memory cycle until the \$DA of the next store instruction. At this time bit 20 will be reset.
- 22. $\overline{16} \cdot \overline{29} \cdot 32$ Set Timing Margin (if the manual switch is in the Normal position) accordingly:
- 23. $\overline{16} \cdot \overline{29} \cdot 32$
- 24. $\overline{16} \cdot \overline{29} \cdot 32$ shall control the +5 Voltage Margins
- 25. $\overline{16} \cdot \overline{29} \cdot 32$

	24	25
Low	0	1
High	1	0
Normal		Otherwise

	22	23
Slow	0	1
Fast	1	1
Normal	X	0

27. $\overline{16} \cdot \overline{29} \cdot 32$ Unassigned

28

Trap on CU History Register counter overflow.

If bit 28 = 1 and the CU-HR counter overflows* the Processor shall do an XED to the third of the fault pairs specified by the Floating fault vector.

These three traps (Address, Op code, CU-HR counter overflow) shall occur after the next complete odd instruction following their detection. They shall be treated as Group V faults as far as when serviced and when inhibited. Their individual priorities shall be:

- 1 - CON
 - 2 - TROF
 - 3 - SDF
 - 4 - Op Code trap
 - 5 - CU-HR Counter Overflow
 - 6 - Address match trap
 - 7 - External Interrupts
- } Other Group V faults

29

Strobe the CU-HR on Op code.

If bits 29 and 30 (see below) are = 1 and the Op code of the instruction whose address is presently being prepared by the Processor (including indirect cycles) matches bits 18-27 of the Mode Register, the CU-HR will be strobed.

Mode Register (continued)

30 Enable History Registers

If bit 30 = 1, the CU and OU History Registers may be strobed. If bit 30 = 0 or bit 35 = 0 (see below), they will be locked out. This bit will be reset by either an LCPR with the bit corresponding to 30 = 0 or by an Op Not Complete fault. It may be reset by other faults (see bit 31). After being reset, it must be enabled by another LCPR instruction before the History Registers may be strobed again.

- - -
*This means that the CU-HR may be locked out for the latter indirect cycles of an instruction. Also, setting bit 28 shall cause the CU-HR counter to be reset to 0.

Mode Register (continued)

31 Additional resetting of bit 30.

If bit 31 = 1, the following faults will also reset bit 30:

- Lock Up
- Parity
- Command
- Store
- Illegal Procedure

- Shutdown
- Op code trap (bit 16)
- CU-HR counter overflow trap (bit 28)
- Address match trap (bit 17)

Mode Register (Continued)

32 Control Margins

Bit 32 shall be used to inform software when it can control margins. A one shall indicate that software has control (via bits 18-27). A zero shall indicate that hardware (SCAM) has control. Bit 32 shall be set to one when the Normal/Test switch on the Maintenance Panel is in the Test position or when SCAM is sending a Test Mode signal to the Processor.


33-34 Unassigned

35 Use Mode Register


Unless bit 35 = 1, all other bits in the Mode Register will be ignored and the History Registers shall be locked.

RSW FORMAT

For RSW address (octal) of XXXXX0:



For RSW address (octal) of XXXXX2:



** 0 ⇒ 4 word
1 ⇒ 2 word


B27	Cache Option	1-Enabled 0-Disabled
B28	Extended Memory Option	1-Enabled 0-Disabled
B29,30	"01" for EIS Cabinet	1-Enabled 0-Disabled
B31	EIS Option	1-Enabled 0-Disabled
B32	Memory Speed Option	1-Slow Memory 0-Fast Memory
B33	Overlap Option	1-No Overlap 0-Overlap

*** 0 ⇒ full
1 ⇒ half, but "size" interpreted as full

Processor Number 00 Processor Number 0
 01 Processor Number 1
 10 Processor Number 2
 11 Processor Number 3

For RSW address (octal) of XXXXX1/3:

Port A/E Config. SW.	Port B/F Config. SW.	Port C/G Config. SW.	Port D/H Config. SW.
0 8,9	17,18	26,27	35



The fields for the Address Assignment Switches, Port Enable, Initialize Control, Interlace and Memory Size shall be coded as follows:

Field	Code	Meaning
Port Assignment	000 to 111	Reflects Port Address switches:
Port Enable	0 1	This port not configured into system This port configured into system
System Initialize Enable	0 1	Processor can't be initialized from system. Processor can be initialized from system.
Interlace Enable	0 1	Port not interlaced. Enables port to be interlaced with another port pair.
Memory Size	000 32K 001 64K 010 96K <u>or</u> 160K 011 128K 100 512K 101 1024K 110 2048K 111 256K	

Read System Controller Register - Configuration Switches Format

RSCR-CFG (Read System Controller Register - Configuration switches)

The System Controller switches are returned in the following format:

0	2	3	5	6	8	9	11	12	13	14	15	16	19	20	21	22	23	24	25	26	27
Mode A	Bdry A	Mode B	Bdry B	∅	A/B	Addr. Offset	Port No.	PORT ENABLE													
								0	1	2	3										

EXTENDED

28	29	30	31	32	33	34	35	36	44	45	53	54	62	63	71
PORT ENABLE				PROGRAM INTERRUPT MASK ASSIGNMENTS											
4	5	6	7	MASK A		MASK B		MASK C		MASK D					


The fields have the following codes and meanings:

<u>Field</u>	<u>Code</u>	<u>Meaning</u>		
Mode A or Mode B fields	000 001 010	On Line Test Off Line	Refers to state of store units connected to that system controller port.	
Boundary A or Boundary B fields	000 001 011 111	32K 64K 128K 256K		Refers to size of store connected to that port and is used for address port selection and non-existent address action.
∅	0 1	Stores are not interlaced Stores are interlaced		
A/B	0 1	Lower address is in Store A Lower address is in Store B		

<u>Field</u>	<u>Code</u>	<u>Meaning</u>	
Address Offset	00	No offset	
	01	16K offset	
	10	32K offset	
	11	64K offset	
Port No.	0000	Port 0	This field tells the requesting system port its own port number assignment in the system controller. (Maintenance Panel)
	0001	Port 1	
	0010	Port 2	
	0011	Port 3	
	0100	Port 4	
	0101	Port 5	
	0110	Port 6	
	0111	Port 7	
	1000	Port 8	
Port Enable Switches (0--7)	00	Port Disabled	
	11	Port Enabled	
	01	Port under program control	
Program Interrupt Mask Assignments A,B,C,D	100 000 000	Assigned to Port 0	
	010 000 000	Assigned to Port 1	
	001 000 000	Assigned to Port 2	
	000 100 000	Assigned to Port 3	
	000 010 000	Assigned to Port 4	
	000 001 000	Assigned to Port 5	
	000 000 100	Assigned to Port 6	
	000 000 010	Assigned to Port 7	
	000 000 001	Assigned to Port 8 (Maintenance Panel)	
000 000 000	Unassigned		

RSCR-IERn (Read System Controller Register - Interrupt Enable Register Port n) Format

The RSCR-IERn instruction causes the contents of the IER (Program Interrupt Enable Register) assigned to the specified system port of the System Controller loaded into AQ. In addition, the contents of the PER (Port Enable Register, one per system controller) are presented in the same format as for the RMCM instruction. If no Program Interrupt Enable Register is assigned to the port specified, only the PER (Port Enable Register) contents are returned, and the balance of the bits are zeros. The format is as follows:




If no IER is assigned to the specified port, the RSCR-IERn will return only the PER bits and the other fields will be zeros.

RSCR-ETC (Read System Controller Register - Elapsed Time Clock)

RSCR-ETC (Read System Controller Register - Elapsed Time Clock)

The RSCR-ETC causes the contents of the Elapsed Time Clock Register to be read and loaded into AQ. The format is as follows:




The least bit significance is 1 microsecond. The clock is not settable and turns over every 144 years.

RSCR-IC (Read System Controller Register - Interrupt Cells) Format

RSCR-IC (Read System Controller Register - Interrupt Cells)

The RSCR-IC instruction causes the contents of the Interrupt cells to be loaded into AQ in the following format:



A RSCR-IC instruction will read (and not reset) the cells.

A SSCR-IC will load new data (1's and 0's) into the cells.

Format of Pointers/Lengths *

0		9	11						35
00	-----00	Z	Ø	0		CH - TALLY COUNTER			
00	-----00								

0					24	26		30	32	35	
	DESCRIPTION #1	POINTER			0	TA	000	I	F	A	000
	LEVEL	0	0		DESCRIPTION #1	LENGTH	RESIDUE				

0								30	32	34	35		
	DESCRIPTION #2	POINTER			0	TA	000	R	f	A	0	F	D
00	-----00				DESCRIPTION #2	LENGTH	RESIDUE						

0								30	32	35	
	DESCRIPTION #3	POINTER			0	TA	000	R	F	A	JMP
00	-----00				DESCRIPTION #3	LENGTH	RESIDUE				

* Format as stored by SPL.

Z - All the bit string instruction results are zero.
 0 - Negative overpunch found in 6-4 expanded move.
 CH-Tally Counter - The number of characters examined by the SCAN, TCT, or TCTR instruction (up to the interrupt or match).

Descriptor
 (#1,#2,#3)
 Pointer - The last double word accessed by the descriptor (bits 17-23 only valid for initial access).

TA - Bits 21, 22 (alphanumeric type) of each descriptor.

I - Ignore EU requests. CU cannot be interruptable by the extension unit. (This bit cannot be loaded.)

F - First time. (Information in descriptor is valid.)

A - The descriptor is active. (Information in pair valid.)

LEVEL - The difference in the number of characters inputted into the processor and the number outputted from the processor.

Descriptor
 (#1,#2,#3)

Length Residue - The amount of data left in each descriptor.

R - The last cycle performed must be repeated. (This bit cannot be loaded.)

f (D2 only) - ORing of first time indicator (bit 34) and Direct indicator (bit 35).


D (D2 only) - Direct type of operation. Information can be found in the descriptor.

JMP - Represents the number of words in this multiword instruction.


	33	34	35
2 descriptor instruction -	0	1	1
3 descriptor instruction -	1	0	0

INSTRUCTION WORD FORMAT

Standard H6000 Instruction Format




EIS multiword instruction format:




where:


indirect word format:




and bit string operand:




Alphanumeric operand:



Numeric operand:



and modification fields format:



ALPHABETIC H-6180 INSTRUCTION LISTING (Includes EIS)

<u>Instruction</u>	
502 (1) A4BD	Add 4-bit character displacement to AR
501 (1) A6BD	Add 6-bit character displacement to AR
500 (1) A9BD	Add 9-bit character displacement to AR
560 (1) AAR0	Alphanumeric descriptor to AR0
561 (1) AAR1	Alphanumeric descriptor to AR1
562 (1) AAR2	Alphanumeric descriptor to AR2
563 (1) AAR3	Alphanumeric descriptor to AR3
564 (1) AAR4	Alphanumeric descriptor to AR4
565 (1) AAR5	Alphanumeric descriptor to AR5
566 (1) AAR6	Alphanumeric descriptor to AR6
567 (1) AAR7	Alphanumeric descriptor to AR7
503 (1) ABD	Add bit displacement to AR
202 (1) AD2D	Add using 2 decimal operands
222 (1) AD3D	Add using 3 decimal operands
212 (0) ABSA	Absolute Address to Accumulator
075 (0) ADA	Add to Accumulator
077 (0) ADAQ	Add to A-Q
415 (0) ADE	Add to Exponent Register
033 (0) ADL	Add Low to A-Q
035 (0) ADLA	Add Logical to Accumulator
037 (0) ADLAQ	Add Logical to A-Q
036 (0) ADLQ	Add Logical to Quotient
020 (0) ADLX0	Add Logical to Index 0

Instruction

021 (0) ADLX1	Add Logical to Index 1
022 (0) ADLX2	Add Logical to Index 2
023 (0) ADLX3	Add Logical to Index 3
024 (0) ADLX4	Add Logical to Index 4
025 (0) ADLX5	Add Logical to Index 5
026 (0) ADLX6	Add Logical to Index 6
027 (0) ADLX7	Add Logical to Index 7
076 (0) ADQ	Add to Quotient Register
050 (0) ADWP0	Add to Word Number Field of PR0
051 (0) ADWP1	Add to Word Number Field of PR1
052 (0) ADWP2	Add to Word Number Field of PR2
053 (0) ADWP3	Add to Word Number Field of PR3
150 (0) ADWP4	Add to Word Number Field of PR4
151 (0) ADWP5	Add to Word Number Field of PR5
152 (0) ADWP6	Add to Word Number Field of PR6
153 (0) ADWP7	Add to Word Number Field of PR7
060 (0) ADX0	Add to Index 0
061 (0) ADX1	Add to Index 1
062 (0) ADX2	Add to Index 2
063 (0) ADX3	Add to Index 3
064 (0) ADX4	Add to Index 4
065 (0) ADX5	Add to Index 5
066 (0) ADX6	Add to Index 6
067 (0) ADX7	Add to Index 7

Instruction

775 (0) ALR	Accumulator Left Rotate
735 (0) ALS	Accumulator Left Shift
375 (0) ANA	And to Accumulator
377 (0) ANAQ	And to A-Q
376 (0) ANQ	And to Quotient
355 (0) ANSA	And to Storage Accumulator
356 (0) ANSQ	And to Storage Quotient
340 (0) ANSX0	And to Storage Index 0
341 (0) ANSX1	And to Storage Index 1
342 (0) ANSX2	And to Storage Index 2
343 (0) ANSX3	And to Storage Index 3
344 (0) ANSX4	And to Storage Index 4
345 (0) ANSX5	And to Storage Index 5
346 (0) ANSX6	And to Storage Index 6
347 (0) ANSX7	And to Storage Index 7
360 (0) ANX0	And to Index 0
361 (0) ANX1	And to Index 1
362 (0) ANX2	And to Index 2
363 (0) ANX3	And to Index 3
364 (0) ANX4	And to Index 4
365 (0) ANX5	And to Index 5
366 (0) ANX6	And to Index 6
367 (0) ANX7	And to Index 7
054 (0) AOS	Add One to Storage

Instruction

540	(1)	ARA0	AR0 to Alphanumeric Descriptor
541	(1)	ARA1	AR1 to Alphanumeric Descriptor
542	(1)	ARA2	AR2 to Alphanumeric Descriptor
543	(1)	ARA3	AR3 to Alphanumeric Descriptor
544	(1)	ARA4	AR4 to Alphanumeric Descriptor
545	(1)	ARA5	AR5 to Alphanumeric Descriptor
546	(1)	ARA6	AR6 to Alphanumeric Descriptor
547	(1)	ARA7	AR7 to Alphanumeric Descriptor
771	(0)	ARL	Accumulator Right Logical
640	(1)	ARN0	AR0 to Numeric Descriptor
641	(1)	ARN1	AR1 to Numeric Descriptor
642	(1)	ARN2	AR2 to Numeric Descriptor
643	(1)	ARN3	AR3 to Numeric Descriptor
644	(1)	ARN4	AR4 to Numeric Descriptor
645	(1)	ARN5	AR5 to Numeric Descriptor
646	(1)	ARN6	AR6 to Numeric Descriptor
647	(1)	ARN7	AR7 to Numeric Descriptor
731	(0)	ARS	Accumulator Right Shift
055	(0)	ASA	Add Stored to Accumulator
056	(0)	ASQ	Add Stored to Quotient
040	(0)	ASX0	Add Stored to Index 0
041	(0)	ASX1	Add Stored to Index 1
042	(0)	ASX2	Add Stored to Index 2
043	(0)	ASX3	Add Stored to Index 3
044	(0)	ASX4	Add Stored to Index 4

Instruction

045 (0) ASX5	Add Stored to Index 5
046 (0) ASX6	Add Stored to Index 6
047 (0) ASX7	Add Stored to Index 7
071 (0) AWCA	Add with Carry to Accumulator
072 (0) AWCQ	Add with Carry to Quotient
507 (1) AWD	Add Word Displacement to AR
505 (0) BCD	Binary to Binary-Coded-Decimal
301 (1) BTD	Binary to Decimal Convert
713 (0) CALL	Call
532 (1) CAMP	Clear Associative Memory Paged
532 (0) CAMS	Clear Associative Memory Segmented
315 (0) CANA	Comparative And With Accumulator
317 (0) CANAQ	Comparative And With A-Q
316 (0) CANQ	Comparative And With Quotient
300 (0) CANX0	Comparative And With Index 0
301 (0) CANX1	Comparative And With Index 1
302 (0) CANX2	Comparative And With Index 2
303 (0) CANX3	Comparative And With Index 3
304 (0) CANX4	Comparative And With Index 4
305 (0) CANX5	Comparative And With Index 5
306 (0) CANX6	Comparative And With Index 6
307 (0) CANX7	Comparative And With Index 7
015 (0) CIOC	Connect I/O Channel

Instruction

405	(0)	CMG	Compare With Magnitude
211	(0)	CMK	Compare Masked
115	(0)	CMPA	Compare With Accumulator
066	(1)	CMPB	Compare Bit Strings
106	(1)	CMPC	Compare Alphanumeric Character String
117	(0)	CMPAQ	Compare with A-Q
303	(1)	CMPN	Compare Numeric
116	(0)	CMPQ	Compare With Quotient Register
100	(0)	CMPX0	Compare With Index 0
101	(0)	CMPX1	Compare With Index 1
102	(0)	CMPX2	Compare With Index 2
103	(0)	CMPX3	Compare With Index 3
104	(0)	CMPX4	Compare With Index 4
105	(0)	CMPX5	Compare With Index 5
106	(0)	CMPX6	Compare With Index 6
107	(0)	CMPX7	Compare With Index 7
215	(0)	CNA A	Comparative Not With Accumulator
217	(0)	CNA A Q	Comparative Not With A-Q
216	(0)	CNA Q	Comparative Not With Quotient
200	(0)	CNA X0	Comparative Not With Index 0
201	(0)	CNA X1	Comparative Not With Index 1
202	(0)	CNA X2	Comparative Not With Index 2
203	(0)	CNA X3	Comparative Not With Index 3
204	(0)	CNA X4	Comparative Not With Index 4
205	(0)	CNA X5	Comparative Not With Index 5
206	(0)	CNA X6	Comparative Not With Index 6

Instruction

207	(0)	CNAX7	Comparative Not With Index 7
111	(0)	CWL	Compare With Limits
060	(0)	CSL	Combine Bit Strings Left
061	(0)	CSR	Combine Bit Strings Right
477	(0)	DFAD	Double Precision Floating Add
427	(0)	DFCMG	Double Precision Floating Compare Magnitude
517	(0)	DFCMP	Double Precision Floating Compare
527	(0)	DFDI	Double Precision Floating Divide Inverted
567	(0)	DFDV	Double Precision Floating Divide
433	(0)	DFLD	Double Precision Floating Load
463	(0)	DFMP	Double Precision Floating Multiply
473	(0)	DFRD	Double Precision Floating Round
577	(0)	DFSB	Double Precision Floating Subtract
457	(0)	DFST	Double Precision Floating Store
472	(0)	DFSTR	Double Precision Floating Store Round
616	(0)	DIS	Delay Until Interrupt Signal
506	(0)	DIV	Divide Integer
002	(0)	DRL	Derail
305	(1)	DTB	Decimal to Binary Convert
437	(0)	DUFA	Double Precision Unnormalized Floating Add
423	(0)	DUFM	Double Precision Unnormalized Floating Multiply
537	(0)	DUFS	Double Precision Unnormalized Floating Subtract
207	(1)	DV2D	Divide Using 2 Decimal Operands
227	(1)	DV3D	Divide Using 3 Decimal Operands
507	(0)	DVF	Divide Fraction
635	(0)	EAA	Effective Address to Accumulator
636	(0)	EAQ	Effective Address to Q

Instruction

311	(0)	EASPO	Effective Address to Segment Number Field of PR0
310	(1)	EASP1	Effective Address to Segment Number Field of PR1
313	(0)	EASP2	Effective Address to Segment Number Field of PR2
312	(1)	EASP3	Effective Address to Segment Number Field of PR3
331	(0)	EASP4	Effective Address to Segment Number Field of PR4
330	(1)	EASP5	Effective Address to Segment Number Field of PR5
333	(0)	EASP6	Effective Address to Segment Number Field of PR6
332	(1)	EASP7	Effective Address to Segment Number Field of PR7
310	(0)	EAWPO	Effective Address to Word Number Field of PR0
311	(1)	EAWP1	Effective Address to Word Number Field of PR1
312	(0)	EAWP2	Effective Address to Word Number Field of PR2
313	(1)	EAWP3	Effective Address to Word Number Field of PR3
330	(0)	EAWP4	Effective Address to Word Number Field of PR4
331	(1)	EAWP5	Effective Address to Word Number Field of PR5
332	(0)	EAWP6	Effective Address to Word Number Field of PR6
333	(1)	EAWP7	Effective Address to Word Number Field of PR7
620	(0)	EAX0	Effective Address to Index 0
621	(0)	EAX1	Effective Address to Index 1
622	(0)	EAX2	Effective Address to Index 2
623	(0)	EAX3	Effective Address to Index 3
624	(0)	EAX4	Effective Address to Index 4
625	(0)	EAX5	Effective Address to Index 5
626	(0)	EAX6	Effective Address to Index 6
627	(0)	EAX7	Effective Address to Index 7

<u>Instruction</u>		
213	(0) EPAQ	Effective Pointer to A-Q
350	(1) EPBP0	Effective Pointer at Base to PR0
351	(0) EPBP1	Effective Pointer at Base to PR1
352	(1) EPBP2	Effective Pointer at Base to PR2
353	(0) EPBP3	Effective Pointer at Base to PR3
370	(1) EPBP4	Effective Pointer at Base to PR4
371	(0) EPBP5	Effective Pointer at Base to PR5
372	(1) EPBP6	Effective Pointer at Base to PR6
373	(0) EPBP7	Effective Pointer at Base to PR7
350	(0) EPP0	Effective Pointer to PR0
351	(1) EPP1	Effective Pointer to PR1
352	(0) EPP2	Effective Pointer to PR2
353	(1) EPP3	Effective Pointer to PR3
370	(0) EPP4	Effective Pointer to PR4
371	(1) EPP5	Effective Pointer to PR5
372	(0) EPP6	Effective Pointer to PR6
373	(1) EPP7	Effective Pointer to PR7
675	(0) ERA	Exclusive Or to Accumulator
677	(0) ERAQ	Exclusive Or to A-Q
676	(0) ERQ	Exclusive Or to Quotient
655	(0) ERSA	Exclusive Or to Storage Accumulator
656	(0) ERSQ	Exclusive Or to Storage Quotient
640	(0) ERSX0	Exclusive Or to Storage Index 0
641	(0) ERSX1	Exclusive Or to Storage Index 1
642	(0) ERSX2	Exclusive Or to Storage Index 2
643	(0) ERSX3	Exclusive Or to Storage Index 3
644	(0) ERSX4	Exclusive Or to Storage Index 4

Instruction

645	(0)	ERSX5	Exclusive Or to Storage Index 5
646	(0)	ERSX6	Exclusive Or to Storage Index 6
647	(0)	ERSX7	Exclusive Or to Storage Index 7
660	(0)	ERX0	Exclusive Or to Index 0
661	(0)	ERX1	Exclusive Or to Index 1
662	(0)	ERX2	Exclusive Or to Index 2
663	(0)	ERX3	Exclusive Or to Index 3
664	(0)	ERX4	Exclusive Or to Index 4
665	(0)	ERX5	Exclusive Or to Index 5
666	(0)	ERX6	Exclusive Or to Index 6
667	(0)	ERX7	Exclusive Or to Index 7
475	(0)	FAD	Floating Add
425	(0)	FCMG	Floating Compare Magnitude
515	(0)	FCMP	Floating Compare
525	(0)	FDI	Floating Divide Inverted
565	(0)	FDV	Floating Divide
431	(0)	FLD	Floating Load
461	(0)	FMP	Floating Multiply
513	(0)	FNEG	Floating Negate
573	(0)	FNO	Floating Normalize
471	(0)	FRD	Floating Round
575	(0)	FSB	Floating Subtract
455	(0)	FST	Floating Store
470	(0)	FSTR	Floating Store Rounded
430	(0)	FSZN	Floating Set Zero and Negative Indicators
774	(0)	GTB	Gray to Binary

<u>Instruction</u>		
760	(1) LAR0	Load AR0
761	(1) LAR1	Load AR1
762	(1) LAR2	Load AR2
763	(1) LAR3	Load AR3
764	(1) LAR4	Load AR4
765	(1) LAR5	Load AR5
766	(1) LAR6	Load AR6
767	(1) LAR7	Load AR7
463	(1) LAREG	Load Address Registers
230	(0) LBAR	Load Base Address Register
335	(0) LCA	Load Complement into A
337	(0) LCAQ	Load Complement into A-Q
674	(0) LCPR	Load Central Processor Register
336	(0) LCO	Load Complement into Q
320	(0) LCX0	Load Complement into Index 0
321	(0) LCX1	Load Complement into Index 1
322	(0) LCX2	Load Complement into Index 2
323	(0) LCX3	Load Complement into Index 3
324	(0) LCX4	Load Complement into Index 4
325	(0) LCX5	Load Complement into Index 5
326	(0) LCX6	Load Complement into Index 6
327	(0) LCX7	Load Complement into Index 7
235	(0) LDA	Load Accumulator
034	(0) LDAC	Load Accumulator and Clear
237	(0) LDAQ	Load A-Q Register
232	(0) LDBR	Load Descriptor Base Register
411	(0) LDE	Load Exponent Register
634	(0) LDI	Load Indicator Register

Instruction

236	(0)	LDQ	Load Quotient Register
032	(0)	LDQC	Load Q and Clear
627	(0)	LDT	Load Timer Register
220	(0)	LDX0	Load Index 0
221	(0)	LDX1	Load Index 1
222	(0)	LDX2	Load Index 2
223	(0)	LDX3	Load Index 3
224	(0)	LDX4	Load Index 4
225	(0)	LDX5	Load Index 5
226	(0)	LDX6	Load Index 6
227	(0)	LDX7	Load Index 7
777	(0)	LLR	Long Left Rotate
737	(0)	LLS	Long Left Shift
467	(1)	LPL	Load Pointers and Lengths
173	(0)	LPRI	Load Pointer Register From ITS
760	(0)	LPRP0	Load Pointer Register 0 Packed
761	(0)	LPRP1	Load Pointer Register 1 Packed
762	(0)	LPRP2	Load Pointer Register 2 Packed
763	(0)	LPRP3	Load Pointer Register 3 Packed
764	(0)	LPRP4	Load Pointer Register 4 Packed
765	(0)	LPRP5	Load Pointer Register 5 Packed
766	(0)	LPRP6	Load Pointer Register 6 Packed
767	(0)	LPRP7	Load Pointer Register 7 Packed
257	(1)	LPTP	Load Page Table Pointers
173	(1)	LPTR	Load Page Table Registers
774	(1)	LRA	Load Ring Alarm
073	(0)	LREG	Load Registers
773	(0)	LRL	Long Right Logical
733	(0)	LRS	Long Right Shift

Instruction

257	(0)	LSDP	Load Segment Descriptor Pointers
232	(1)	LSDR	Load Segment Descriptor Registers
720	(0)	LXL0	Load Index 0 from Lower
721	(0)	LXL1	Load Index 1 from Lower
722	(0)	LXL2	Load Index 2 from Lower
723	(0)	LXL3	Load Index 3 from Lower
724	(0)	LXL4	Load Index 4 from Lower
725	(0)	LXL5	Load Index 5 from Lower
726	(0)	LXL6	Load Index 6 from Lower
727	(0)	LXL7	Load Index 7 from Lower
100	(1)	MLR	Move Alphanumeric Left to Right
001	(0)	MME1	Master Mode Entry 1
004	(0)	MME2	Master Mode Entry 2
005	(0)	MME3	Master Mode Entry 3
007	(0)	MME4	Master Mode Entry 4
206	(1)	MP2D	Multiply Using 2 Decimal Operands
226	(1)	MP3D	Multiply Using 3 Decimal Operands
401	(0)	MPF	Multiply Fraction
402	(0)	MPY	Multiply Integer
101	(1)	MRL	Move Alphanumeric Left to Right
020	(1)	MVE	Move Alphanumeric Edited
300	(1)	MVN	Move Numeric
024	(1)	MVNE	Move Numeric Edited
160	(1)	MVT	Move Alphanumeric with Translation
660	(1)	NAR0	Numeric Descriptor to AR0
661	(1)	NAR1	Numeric Descriptor to AR1
662	(1)	NAR2	Numeric Descriptor to AR2

Instruction

663	(1)	NAR3	Numeric Descriptor to AR3
664	(1)	NAR4	Numeric Descriptor to AR4
665	(1)	NAR5	Numeric Descriptor to AR5
666	(1)	NAR6	Numeric Descriptor to AR6
667	(1)	NAR7	Numeric Descriptor to AR7
531	(0)	NEG	Negate Accumulator
533	(0)	NEGL	Negate Long
011	(0)	NOP	No Operation
275	(0)	ORA	Or to Accumulator
277	(0)	ORAQ	Or to A-Q
276	(0)	ORQ	Or to Quotient
255	(0)	ORSA	Or to Storage Accumulator
256	(0)	ORSQ	Or to Storage Quotient
240	(0)	ORSX0	Or to Storage Index 0
241	(0)	ORSX1	Or to Storage Index 1
242	(0)	ORSX2	Or to Storage Index 2
243	(0)	ORSX3	Or to Storage Index 3
244	(0)	ORSX4	Or to Storage Index 4
245	(0)	ORSX5	Or to Storage Index 5
246	(0)	ORSX6	Or to Storage Index 6
247	(0)	ORSX7	Or to Storage Index 7
260	(0)	ORX0	Or to Index 0
261	(0)	ORX1	Or to Index 1
262	(0)	ORX2	Or to Index 2
263	(0)	ORX3	Or to Index 3

Instruction

264 (0)	ORX4	Or to Index 4
265 (0)	ORX5	Or to Index 5
266 (0)	ORX6	Or to Index 6
267 (0)	ORX7	Or to Index 7
012 (0)	PULS1	Pulse Location 1
013 (3)	PULS2	Pulse Location 2
776 (0)	QLR	Quotient Left Rotate
736 (0)	QLS	Quotient Left Shift
772 (0)	QRL	Quotient Right Logical
732 (0)	QRS	Quotient Right Shift
633 (0)	RCCL	Read Calendar Clock
613 (0)	RCU	Restore Control Unit
630 (0)	RET	Return
233 (0)	RMCM	Read Memory Controller Mask
560 (0)	RPD	Repeat Double
500 (0)	RPL	Repeat Link
520 (0)	RPT	Repeat
413 (0)	RSCR	Read System Controller Register
231 (0)	RSW	Read Switches
610 (0)	RTCD	Return Control Double
522 (1)	S4BD	Subtract 4-bit Character Displacement from AR
521 (1)	S6BD	Subtract 6-bit Character Displacement from AR
520 (1)	S9BD	Subtract 9-bit Character Displacement from AR
740 (1)	SAR0	Store AR0
741 (1)	SAR1	Store AR1
742 (1)	SAR2	Store AR2
743 (1)	SAR3	Store AR3

Instruction

744	(1)	SAR4	Store AR4
745	(1)	SAR5	Store AR5
746	(1)	SAR6	Store AR6
747	(1)	SAR7	Store AR7
440	(1)	SAREG	Store Address Registers
203	(1)	SB2D	Subtract Using 2 decimal operands
223	(1)	SB3D	Subtract Using 3 decimal operands
175	(0)	SBA	Subtract from Accumulator
350	(0)	SBAR	Store Base Address Register
177	(0)	SBAQ	Subtract From A-Q
523	(1)	SBD	Subtract Bit Displacement from AR
135	(0)	SBLA	Subtract Logical from Accumulator
137	(0)	SBLAQ	Subtract Logical from A-Q
136	(0)	SBLQ	Subtract Logical from Quotient
120	(0)	SBLX0	Subtract Logical from Index 0
121	(0)	SBLX1	Subtract Logical from Index 1
122	(0)	SBLX2	Subtract Logical from Index 2
123	(0)	SBLX3	Subtract Logical from Index 3
124	(0)	SBLX4	Subtract Logical from Index 4
125	(0)	SBLX5	Subtract Logical from Index 5
126	(0)	SBLX6	Subtract Logical from Index 6
127	(0)	SBLX7	Subtract Logical from Index 7
176	(0)	SBQ	Subtract From Quotient
160	(0)	SBX0	Subtract From Index 0
161	(0)	SBX1	Subtract From Index 1
162	(0)	SBX2	Subtract From Index 2

Instruction

163 (0) SBX3	Subtract From Index 3
164 (0) SBX4	Subtract From Index 4
165 (0) SBX5	Subtract From Index 5
166 (0) SBX6	Subtract From Index 6
167 (0) SBX7	Subtract From Index 7
120 (1) SCD	Scan Character Double
121 (1) SCDR	Scan Character Double in Reverse
124 (1) SCM	Scan with Mask
125 (1) SCMR	Scan with Mask in Reverse
452 (0) SCPR	Store Control Processor Register
657 (0) SCU	Store Control Unit
154 (0) SDBR	Store Descriptor Base Register
553 (0) SMCM	Set Memory Controller
451 (0) SMIC	Set Memory Interrupt Cells
250 (1) SPBP0	Store Segment Base Pointer of PR0
251 (0) SPBP1	Store Segment Base Pointer of PR1
252 (1) SPBP2	Store Segment Base Pointer of PR2
253 (0) SPBP3	Store Segment Base Pointer of PR3
650 (1) SPBP4	Store Segment Base Pointer of PR4
651 (0) SPBP5	Store Segment Base Pointer of PR5
652 (1) SPBP6	Store Segment Base Pointer of PR6
653 (0) SPBP7	Store Segment Base Pointer of PR7
447 (1) SPL	Store Pointer and Lengths

Instruction

254 (0) SPRI Store Pointer Register as ITS
250 (0) SPRI0 Store Pointer Register 0 as ITS
251 (1) SPRI1 Store Pointer Register 1 as ITS
252 (0) SPRI2 Store Pointer Register 2 as ITS
253 (1) SPRI3 Store Pointer Register 3 as ITS
650 (0) SPRJ4 Store Pointer Register 4 as ITS
651 (1) SPRI5 Store Pointer Register 5 as ITS
652 (0) SPRI6 Store Pointer Register 6 as ITS
653 (1) SPRI7 Store Pointer Register 7 as ITS
540 (0) SPRP0 Store Pointer Register 0 Packed
541 (0) SPRP1 Store Pointer Register 1 Packed
542 (0) SPRP2 Store Pointer Register 2 Packed
543 (0) SPRP3 Store Pointer Register 3 Packed
544 (0) SPRP4 Store Pointer Register 4 Packed
545 (0) SPRP5 Store Pointer Register 5 Packed
546 (0) SPRP6 Store Pointer Register 6 Packed
547 (0) SPRP7 Store Pointer Register 7 Packed
557 (1) SPTP Store Page Table Pointers
154 (1) SPTR Store Page Table Registers
754 (1) SRA Store Ring Alarm Register
753 (0) SREG Store Registers

Instruction

155 (0) SSA Subtract Stored From Accumulator
057 (0) SSCR Set System Controller Register
557 (0) SSDP Store Segment Descriptor Pointers
254 (1) SSDR Store Segment Descriptor Registers
156 (0) SSQ Subtract Stored from Quotient
140 (0) SSX0 Subtract Stored from Index 0
141 (0) SSX1 Subtract Stored from Index 1
142 (0) SSX2 Subtract Stored from Index 2
143 (0) SSX3 Subtract Stored from Index 3
144 (0) SSX4 Subtract Stored from Index 4
145 (0) SSX5 Subtract Stored from Index 5
146 (0) SSX6 Subtract Stored from Index 6
147 (0) SSX7 Subtract Stored from Index 7
755 (0) STA Store Accumulator
354 (0) STAC Store A Conditional
654 (0) STACQ Store A Conditional on Q
757 (0) STAQ Store A-Q
551 (0) STBA Store 9 bit Character of A
552 (0) STBQ Store 9 bit Character of Q
554 (0) STC1 Store Instruction Counter + 1
750 (0) STC2 Store Instruction Counter + 2
751 (0) STCA Store 6 bit Character of A
357 (0) STCD Store Control Double
752 (0) STCQ Store 6 bit Character of Q
456 (0) STE Store Exponent Register
754 (0) STI Store Indicators

Instruction

756 (0)	STQ	Store Quotient
454 (0)	STT	Store Timer Register
740 (0)	STX0	Store Index 0
741 (0)	STX1	Store Index 1
742 (0)	STX2	Store Index 2
743 (0)	STX3	Store Index 3
744 (0)	STX4	Store Index 4
745 (0)	STX5	Store Index 5
745 (0)	STX6	Store Index 6
747 (0)	STX7	Store Index 7
450 (0)	STZ	Store Zero
171 (0)	SWCA	Subtract with Carry from Accumulator
172 (0)	SWCQ	Subtract with Carry from Quotient
440 (0)	SXL0	Store Index 0 in Lower
441 (0)	SXL1	Store Index 1 in Lower
442 (0)	SXL2	Store Index 2 in Lower
443 (0)	SXL3	Store Index 3 in Lower
444 (0)	SXL4	Store Index 4 in Lower
445 (0)	SXL5	Store Index 5 in Lower
446 (0)	SXL6	Store Index 6 in Lower
447 (0)	SXL7	Store Index 7 in Lower
234 (0)	SZN	Set Zero and Negative Indicators
214 (0)	SZNC	Set Zero and Negative Indicators and Clear

Instruction

- 064 (1) SZTL Set Zero and Truncation Indicators with Bit String Left
- 065 (1) SZTR Set Zero and Truncation Indicators with Bit String Right
- 164 (1) TCT Test Character and Translate

	000	001	002	003	004	005	006	007
000		MME	DRL		(MME2)	(MME3)		(MME4)
020	ADLX0	ADLX1	ADLX2	ADLX3	ADLX4	ADLX5	ADLX6	ADLX7
040	ASX0	ASX1	ASX2	ASX3	ASX4	ASX5	ASX6	ASX7
060	ADX0	ADX1	ADX2	ADX3	ADX4	ADX5	ADX6	ADX7
100	CMPX0	CMPX1	CMPX2	CMPX3	CMPX4	CMPX5	CMPX6	CMPX7
120	SBLX0	SBLX1	SBLX2	SBLX3	SBLX4	SBLX5	SBLX6	SBLX7
140	SSX0	SSX1	SSX2	SSX3	SSX4	SSX5	SSX6	SSX7
160	SBX0	SBX1	SBX2	SBX3	SBX4	SBX5	SBX6	SBX7
200	CNAX0	CNAX1	CNAX2	CNAX3	CNAX4	CNAX5	CNAX6	CNAX7
220	LDX0	LDX1	LDX2	LDX3	LDX4	LDX5	LDX6	LDX7
240	ORSX0	ORSX1	ORSX2	ORSX3	ORSX4	ORSX5	ORSX6	ORSX7
260	ORX0	ORX1	ORX2	ORX3	ORX4	ORX5	ORX6	ORX7
300	CANX0	CANX1	CANX2	CANX3	CANX4	CANX5	CANX6	CANX7
320	LCX0	LCX1	LCX2	LCX3	LCX4	LCX5	LCX6	LCX7
340	ANSX0	ANSX1	ANSX2	ANSX3	ANSX4	ANSX5	ANSX6	ANSX7
360	ANX0	ANX1	ANX2	ANX3	ANX4	ANX5	ANX6	ANX7
400		MPF	MPY			CMG		
420		UFM		DUFM		FCMG		DFCMG
440	SXLO	SXL1	SXL2	SXL3	SXL4	SXL5	SXL6	SXL7
460		FMP		DFMP				
500	RPL					BCD	DIV	DVF
520	RPT					FDI		DFDI
540	(SPRP0)	(SPRP1)	(SPRP2)	(SPRP3)	(SPRP4)	(SPRP5)	(SPRP6)	(SPRP7)
560	RPD					FDV		DFDV
600	TZE	TNZ	TNC	TRC	TMI	TPL		TFE
620	EAX0	EAX1	EAX2	EAX3	EAX4	EAX5	EAX6	EAX7
640	ERSX0	ERSX1	ERSX2	ERSX3	ERSX4	ERSX5	ERSX6	ERSX7
660	ERX0	ERX1	ERX2	ERX3	ERX4	ERX5	ERX6	ERX7
700	TSX0	TSX1	TSX2	TSX3	TSX4	TSX5	TSX6	TSX7
720	LXL0	LXL1	LXL2	LXL3	LXL4	LXL5	LXL6	LXL7
740	STX0	STX1	STX2	STX3	STX4	STX5	STX6	STX7
760	(LPRP0)	(LPRP1)	(LPRP2)	(LPRP3)	(LPRP4)	(LPRP5)	(LPRP6)	(LPRP7)

010		011	012	013	014	015	016	017
000		NOP	PULS1	PULS2		CIOC		
020			LDQC	ADL	LDAC	ADLA	ADLQ	ADLAQ
040	(ADWP0)	(ADWP1)	(ADWP2)	(ADWP3)	AOS	ASA	ASQ	SSCR
060		AWCA	AWCQ	LREG		ADA	ADQ	ADAQ
100		CWL				CMPA	CMPQ	CMPAQ
120						SBLA	SBLQ	SBLAQ
140	(ADWP4)	(ADWP5)	(ADWP6)	(ADWP7)	(SDBR)	SSA	SSQ	
160		SWCA	SWCQ	(LPRI)		SBA	SBQ	SBAQ
200		CMX	(ABS A)	(EPAQ)	SZNC	CNAA	CNAQ	CNAAQ
220	LBAR	RSW	(LDBR)	RMCM	SZN	LDA	LDQ	LDAQ
240	(SPRI0)	(SPBP1)	(SPRI2)	(SPBP3)	(SPRI)	ORSA	ORSQ	(LSDP)
260	(TSP0)	(TSP1)	(TSP2)	(TSP3)		ORA	ORQ	ORAQ
300	(EAWP0)	(EASP0)	(EAWP2)	(EASP2)		CANA	CANQ	CANAQ
320	(EAWP4)	(EASP4)	(EAWP6)	(EASP6)		LCA	LCQ	LCAQ
340	(EPP0)	(EPBP1)	(EPP2)	(EPBP3)	(STAC)	ANSA	ANSQ	(STCD)
360	(EPP4)	(EPBP5)	(EPP6)	(EPBP7)		ANA	ANQ	ANAQ
400		LDE		RSCR		ADE		
420	FSZN	FLD		DFLD		UFA		DUFA
440	STZ	SMIC	SCPR		STT	FST	STE	DFST
460	FSTR	FRD	DFSTR	DFRD		FAD		DFAD
500				FNEG		FCMP		DFCMP
520		NEG	(CAMS)	NEGL		UFS		DUFS
540	SBAR	STBA	STBQ	SMCM	STC1			(SSDP)
560				FNO		FSB		DFSB
600	(RTCD)			(RCU)	TEO	TEU	DIS	TOV
620	RET			(RCCL)	LDI	EAA	EAQ	LDT
640	(SPRI4)	(SPBP5)	(SPBI6)	(SPBP7)		ERSA	ERSQ	(SCU)
660	(TSP4)	(TSP5)	(TSP6)	(TSP7)	LCPR	ERA	ERQ	ERAQ
700	TRA			(CALL)		TSS	XEC	XED
720		ARS	QRS	LRS		ALS	QLS	LLS
740	STC2	STCA	STCQ	SREG	STI	STA	STQ	STAQ
760		ARL	QRL	LRL	GTB	ALR	QLR	LLR

- Operation Code Map Bit 27 = 0
(Right Half)

Legend:

(inst) indicates 6180 only instruction
inst indicates privileged mode instruction
(inst) combination of above

000		001	002	003	004	005	006	007
000	MVE CSL							
020					MVNE			
040								
060		CSR			SZTL	SZTR	CMPB	
100	MLR	MRL						
120	SCD	SCDR			SCM	SCMR	CMPC	
140								
160	MVT				TCT	TCTR		
200			AD2D	SB2D			MP2D	DV2D
220			AD3D	SB3D			MP3D	DV3D
240								
260								
300	MVN	BTD		CMPN		DTB		
320								
340								DVDR
360								
400								
420								
440				SAREG				SPL
460				LAREG				LPL
500	A9BD	A6BD	A4BD	ABD				AWD
520	S9BD	S6BD	S4BD	SBD				SWD
540	ARA0	ARA1	ARA2	ARA3	ARA4	ARA5	ARA6	ARA7
560	AAR0	AAR1	AAR2	AAR3	AAR4	AAR5	AAR6	AAR7
600	TRTN	TRTF			TMOZ	TPNZ	TTN	
620								
640	ARNO	ARN1	ARN2	ARN3	ARN4	ARN5	ARN6	ARN7
660	NARO	NAR1	NAR2	NAR3	NAR4	NAR5	NAR6	NAR7
700								
720								
740	SARO	SAR1	SAR2	SAR3	SAR4	SAR5	SAR6	SAR7
760	LARO	LAR1	LAR2	LAR3	LAR4	LAR5	LAR6	LAR7

Operation Code Map Bit 27 = 1
(Left Half)

Legend: (inst) indicates 6180 only instruction
inst indicates privileged mode instruction
(inst) combination of above

	010	011	012	013	014	015	016	017
000 020 040 060								
100 120 140 160				(<u>LPTR</u>)	(<u>SPTR</u>)			
200 220 240 260	(<u>SPBP0</u>)	(<u>SPRI1</u>)	(<u>LSDR</u>) (<u>SPBP2</u>)	(<u>SPRI3</u>)	(<u>SSDR</u>)			(<u>LPTP</u>)
300 320 340 360	(<u>EASP1</u>) (<u>EASP5</u>) (<u>EPBP0</u>) (<u>EPBP4</u>)	(<u>EAWP1</u>) (<u>EAWP5</u>) (<u>EPP1</u>) (<u>EPP5</u>)	(<u>EASP3</u>) (<u>EASP7</u>) (<u>EPBP2</u>) (<u>EPBP4</u>)	(<u>EAWP3</u>) (<u>EAWP7</u>) (<u>EPP3</u>) (<u>EPP7</u>)				
400 420 440 460								
500 520 540 560			(<u>CAMP</u>)					(<u>SPTP</u>)
600 620 640 660	(<u>SPBP4</u>)	(<u>SPRI5</u>)	(<u>SPBP6</u>)	(<u>SPRI7</u>)				
700 720 740 760					(<u>SRA</u>) (<u>LRA</u>)		(<u>SPTR</u>)	

Operation Code Map Bit 27 = 1
(Right Half)


Legend: (inst) indicates 6180 only instruction.
inst indicates privileged mode instruction
(inst) combination of above

MODIFIERS FOR 6180

00	n	20	n*	40	f1	60	*n
01	au	21	au*	41	itp	61	*au
02	qu	22	qu*	42		62	*qu
03	du	23		43	its	63	
04	ic	24	ic*	44	sd	64	*ic
05	al	25	al*	45	scr	65	*al
06	q1	26	q1*	46	f2	66	*q1
07	d1	27		47	f3	67	
10	0	30	0*	50	ci	70	*0
11	1	31	1*	51	i	71	*1
12	2	32	2*	52	sc	72	*2
13	3	33	3*	53	ad	73	*3
14	4	34	4*	54	di	74	*4
15	5	35	5*	55	dic	75	*5
16	6	36	6*	56	id	76	*6
17	7	37	7*	57	idc	77	*7

* Indirect

LIST OF MODIFIERS FOR 6180 INSTRUCTIONS



R RI IR

For $t_m = 00, 01, 11$

t_d	Mnemonic	Action
0000	n	$y \rightarrow Y$
0001	AU	$y + C(A)_{0-17} \rightarrow Y$
0010	QU	$y + C(Q)_{0-17} \rightarrow Y$
0011	DU	$y, 00\dots0$ is the operand
0100	IC	$y + C(IC) \rightarrow Y$
0101	AL	$y + C(A)_{18-35} \rightarrow Y$
0110	QL	$y + C(Q)_{18-35} \rightarrow Y$
0111	DL	$0 \dots 0, y$ is the operand
1000	X0, 0	$y + C(Xn) \rightarrow Y$
1001	X1, 1	
1010	X2, 2	
1011	X3, 3	
1100	X4, 4	
1101	X5, 5	
1110	X6, 6	
1111	X7, 7	

LIST OF MODIFIERS FOR 6180 INSTRUCTIONS (CONT.)

For $t_m = 10$

t_d	Mnemonic	Action
0000	F1	Fault 1 (processor fault).
0001	ITP	Indirect through pointer register.
0010	--	--
0011	ITS	Indirect to segment.
0100	SD	Subtract Delta (from address field)
0101	SCR	Sequence Character Reversed.
0110	F2	Fault 2 (processor fault).
0111	F3	Fault 3 (processor fault).
1000	CI	Character from Indirect.
1001	I	Indirect.
1010	SC	Sequence Character.
1011	AD	Add delta (to address field).
1100	DI	Decrement address, increment tally.
1101	DIC	Decrement address, increment tally and continue (using modifier field of indirect word)
1110	ID	Increment address, decrement tally.
1111	IDC	Increment address, decrement tally, and continue.

Nonstandard 6180 Modifiers

<u>INST</u>	<u>TAG₈</u>	<u>MEANING</u>
SCPR	01	store Fault register
	06	store Mode register
	20	Store Control Unit History Register
	40	Store Operations Unit History Register
	00	Store Appending Unit History Register
	60	Store Decimal Unit History Register
LCPR	02	Load Lock Up Fault Register
	04	Load Mode Register
	03	Zero Control Unit History Registers
		Zero Operations Unit History Registers
		Zero Appending Unit History Registers
		Zero Decimal Unit History Registers
	07	Set to one Central Unit History Register
		Set to one Operations Unit History Register
		Set to one Appending Unit History Register
		Set to one Decimal Unit History Register

System Modes

	GCOS OPERATIONAL		MULTICS OPERATIONAL			
	GCOS Master	GCOS Slave	MULTICS Absolute	MULTICS Privileged	MULTICS Nonprivileged	MULTICS BAR
Address Mode	Absolute			Append		
Absolute Indicator (ABS)	*2 1	*2 1	1	0	0	0
Master Mode Indicator	1	0	*3	*3	*3	*3
BAR Mode Indicator	*3	*3	1	1	1	0
PPR.P *1	*2	*2	1	1	0	1 or 0
H6000 M/M Instructions	OK	CMD FLT	OK	OK	IPR FLT Priv.Inst.	IPR FLT Priv.Inst.
MULTICS Privileged Instructions	IPR FLT (IOC)	IPR FLT (IOC)	OK	OK	IPR FLT Priv.Inst.	IPR FLT (IOC)
MULTICS Nonprivileged Instructions	IPR FLT (IOC)	IPR FLT (IOC)	OK	OK	OK	IPR FLT (IOC)
TSS Instructions	OK	TRA	OK	OK	OK	TRA
ITS Modifier	IPR FLT	IPR FLT	OK	OK	OK	IPR FLT
Instruction Bit 28	Inhibits	Inhibits	Inhibits	Inhibits	Ignored	Inhibits
LBAR	OK	CMD FLT	OK	OK	OK	IPR FLT Priv.Inst.

*1 Procedure Pointer Register Assembly - privileged bit

*2 Ignored - that is, stored as zero and not loaded to a zero.

*3 When operating in the GCOS Mode the indicator is defined as Master/Slave; while in the MULTICS Mode it is defined as the BAR/BAR indicator.

MEMORY MAP FOR 6180 MULTICS SYSTEM

This document describes how primary memory will be utilized for the 6180 system. It describes how bootstrap and BOS lay out the data at bootload time and also how the memory is used during normal Multics operation and normal BOS operation. Reference is made to core blocks which are in units of 1024 word blocks of memory configured.

During its operation, bootstrap lays out memory as shown below:

<u>BLOCK NUMBER(S)</u>	<u>ADDRESSES</u>	<u>USE</u>
0	0	INTERRUPT VECTOR
	100	FAULT VECTOR
	200	INTERRUPT TRANSFER PAIRS
	300	INTERRUPT SCU PAIRS
	400	FAULT TRANSFER PAIRS
	500	FAULT SCU PAIRS
	600	DN355 MAILBOX #1
	1020	PROCESSOR UTILITY SEGMENT
	1100	BULK STORE MAILBOX
	1200	IMW AREA
	1400	IOM MAILBOX #1

1	2000	IOM MAILBOX #2
	2400	DN355 MAILBOX #2
	2620	UNUSED (CAN BE RESERVED FOR FUTURE EXPANSION OF IOM's AND DN355's.)
2	4000	BOS TOEHOLD
3	6000	CONFIGURATION DECK
4,5	10000	BOOTSTRAP1
6	14000	TEMPORARY DESCRIPTOR SEGMENT
7,8,	14000	SLT
9,10,11,12,13	22000	NAME TABLE
14	34000	PHYSICAL RECORD BUFFER
15-N-1	36000	PERM WIRED
N-M-1		FREE
M-n-1		PAGED SEGMENTS

Where N and M depend on the particular system being bootloaded.

After initialization certain pages are freed (added to the paging pool) and the layout appears as follows:


0	0	AS ABOVE (MBX's + VECTORS)
1	2000	FREE (FOR PAGING)
2	4000	AS ABOVE (BOS)
3-14	6000	FREE (FOR PAGING)
15-N-1	36000	PERM WIRED
N-n-1		FREE (FOR PAGING)

When BOS is running, it utilizes memory as follows:


0	0	AS ABOVE (MBX's + VECTORS)
1	2000	UNUSED
2,3,4	4000	BOS TOEHOLD
	4400	SETUP (BOS MAIN CONTROL)
	13700	DESCRIPTOR SEGMENT
5,6	14000	BOS COMMON AREA
	14000	SAVED MACHINE CONDITIONS
	14400	BOS INTERNAL VARIABLES
	16000	CONFIGURATION DECK
7-22	20000	COMMAND PROGRAM

The following Diagrams are meant to describe the three memory layouts:


During BOS Operation



During Bootload



During Multics



INTERRUPT CELL ASSIGNMENTS

Decimal	Octal	DEVICE
0	0	DN355 #0 TERMINATE
1	1	DN355 #1 TERMINATE
2	2	BULK STORE CONTROLLER #0
3	3	
4	4	IOM #0 OVERHEAD
5	5	IOM #1 OVERHEAD
6	6	IOM #2 OVERHEAD
7	7	IOM #3 OVERHEAD
8	10	
9	11	
10	12	BULK STORE CONTROLLER #1
11	13	
12	14	IOM #0 TERMINATE
13	15	IOM #1 TERMINATE
14	16	IOM #2 TERMINATE
15	17	IOM #3 TERMINATE
16	20	DN355 #0 EMERGENCY
17	21	DN355 #1 EMERGENCY
18	22	SOFTWARE (SYSTEM TROUBLE)
19	23	
20	24	IOM #0 MARKER
21	25	IOM #1 MARKER
22	26	IOM #2 MARKER
23	27	IOM #3 MARKER
24	30	SOFTWARE (PROC INT)
25	31	SOFTWARE (TIMER RUNOUT)
26	32	SOFTWARE (Stop)
27	33	SOFTWARE (Quit)
28	34	IOM #0 SPECIAL
29	35	IOM #1 SPECIAL
30	36	IOM #2 SPECIAL
31	37	IOM #3 SPECIAL

Multics IOM CHANNEL ASSIGNMENTS

<u>CHANNEL NUMBER</u>		<u>DEVICE</u>
<u>Octal</u>	<u>Decimal</u>	
10	8	DSU-270
12	10	Tape
15	13	Printer
16	14	Card Reader
17	15	Card Punch
20	16	Console
24-27	20-23	DSS190
30-37	24-31	DSS181

*Presently using only 4 out of 8 logical channels.

STACK HEADER

<stack> + 0

+ 8

16

24

32

40

48

		ring validation number level	old lot ptr	
	null ptr	stack begin ptr	stack end ptr	lot ptr
	signal ptr	process info ptr	pll_operators_ ptr	call op ptr
	push op ptr	return op ptr	short return op ptr	entry op ptr
	RESERVED	RESERVED	RESERVED	RESERVED


STACK FRAME FORMAT

stack_frame > + 0						} STORAGE FOR POINTER REGISTERS
+ 8						
+16	previous stack frame ptr	next stack frame ptr	return ptr	entry	ptr	
+24	operator /link ptr	argument ptr	RESERVED	on unit rel ptrs	operator return offset	
+32						} STORAGE FOR REGISTERS
+40	temporaries					

ARGUMENT LIST FORMAT

The argument list must begin in an even word boundary. The pointers in the argument list need not be ITS pointers, however, they must be pointers which can be indirected through. Packed (unaligned) pointers cannot be used.

The *i*'th argument pointer points at the *i*'th argument directly. The *i*'th descriptor pointer points at the descriptor for the *i*'th argument. The format for a descriptor is as follows:



F is a flag specifying that this is a new type descriptor. It is a 1 if it is a PL/I Version 2 descriptor and 0 for the old format descriptors.

type specifies the data type of the variable being described. The PL/I documentation contains a mapping of the actual codes used.

P indicates, if 1, that the data item is packed.

nd is the number of dimensions of an array. The array bounds follow the descriptor head in a format described in the PL/I documentation.


size holds the size (in bits or characters) of string data, the number of structure elements for structure data, or the scale and precision (as two, 12 bit fields) for arithmetic data.

arglist+0	argcount	code
	desc count	0
+ 2	Pointer to Argument 1	
	Pointer to Argument 2	
	⋮	
+ 2*n	Pointer to Argument n	
+ 2*n+2	Pointer to Descriptor 1	
	Pointer to Descriptor 2	
	⋮	
+ 2*n+2*n	Pointer to Descriptor n	

PL1 Descriptors

A. Version 1 Descriptors

<u>Value</u>	<u>Type</u>
1	single precision real integer
2	double precision real integer
3	single precision real floating-point
4	double precision real floating-point
5	single precision complex integer (2 words)
6	double precision complex integer (4 words)
7	single precision complex floating-point (2 words)
8	double precision complex floating-point (4 words)
13	pointer data
14	offset data
15	label data
16	entry data
17-24	arrays of types 1-8
29-31	arrays of types 13-15
514	structure
518	area
519	bit string
520	character string
521	varying bit string
522	varying character string



data types
which are not
Multics standard

<u>Value</u>	<u>Type</u>	
523	array of structures	} data types which are not Multics standard
524	array of areas	
525	array of bit strings	
526	array of character strings	
527	array of varying bit strings	
528	array of varying character strings	


B. Version 2 Descriptor

<u>Value</u>	<u>Type</u>
1	real fixed binary short
2	real fixed binary long
3	real float binary short
4	real float binary long
5	complex fixed binary short
6	complex fixed binary long
7	complex float binary short
8	complex float binary long
9	real fixed decimal
10	real float decimal
11	complex fixed decimal
12	complex float decimal
13	pointer
14	offset


<u>Value</u>	<u>Type</u>
15	label
16	entry
17	structure
18	area
19	bit string
20	varying bit string
21	character string
22	varying character string
23	file

IOM DATA SHEET

PCW and IDCW FORMAT




PCW ODD WORD




- DEV. COM. is the device command
- DEV. CODE is the device code (MBZ in IDCW)
- MASK if 1 in PCW, will turn off channel
 if 1 in IDCW, will change address extension
- CON 00 = terminate at end of I/O operation
 10 = proceed at end of I/O operation
 11 = send marker and proceed at end of I/O
- CHAN. COM. 00 = unit record transfer
 02 = non-data transfer
 06 = multi-record transfer
 10 = single character record

LPW



LPW



LPW Extension


DCW POINTER is the address of the DCW list

RES = 1 to restrict use of IDCW

NC = 1 to suppress updating of address and tally

TAL = 1 to enable TRO fault

DCW




TYPE IOTD (00), IOTP (01) IONTP (11)

CHAR. POS. Character position (byte size is defined by the channel).

W/C 0 = word tally
 1 = character tally

TDCW




TDCW

RES is OR'ed into LPW RES

REL control relative addresses MBZ for Multics operation.

SCW



SCW

STATUS

0	1	2	5,6	11,12, 13, 14,	15,	16,17, 18	23,	24,	29, 30	35	
T	P	Major Status	Sub-Status	E/O	M	Soft Ware	I	A	IOM Cnt./ Chn. Status	Add. Ext.	Record Res

0	17,	18	20,	21,	22,	23,	24	35
NEXT ABSOLUTE ADDRESS			Char.Pos.	R	AC	DCW TALLY RESIDUE		

T 1 = entry present (software can reset this).

P 1 = peripheral absent or power off bit.

M = 1 Marker Status

 = 0 Terminate Status

E/O Even/Odd Data Transfer (PSIA)

I is initiation bit

A is software abort bit (set to 0 by hardware)

R = 1 if device was reading

AC is TYPE of last DCW

CHANNEL STATUS

Bit	18	19	20	Cause
	0	0	0	None
	0	0	1	Unexpected PCW (connect while busy)
	0	1	0	Illegal instruction <u>to</u> channel in PCW
	0	1	1	Incorrect DCW, list service
	1	0	0	Incomplete instruction sequence
	1	0	1	Not used
	1	1	0	Parity error, peripheral interface
	1	1	1	Parity error, I/O Bus, data <u>to</u> channel

CENTRAL STATUS

Bit	21	22	23	Cause
	0	0	0	None
	0	0	1	LPW Tally Run-Out (Not connect channel)
	0	1	0	2 TDCW's
	0	1	1	Boundary error
	1	0	0	None
	1	0	1	IDCW in restricted mode
	1	1	0	Character position/size discrepancy, list service
	1	1	1	Parity error, I/O Bus, data <u>from</u> channel

System Fault Word

A system fault word is stored as data by the system fault channel at the location indicated in the fault channel DCW mailbox when a system fault is detected by the IOM Central. The system fault word has the following format:

8	9	17	18	20	21	22	23	25	26	29	30	35
MBZ	CHANNEL NUMBER		SERVICE REQUEST	M	O	D	P	MBZ	CORE STORE FAULT CODE	I/O FAULT CODE		

Channel Number (9 - 17) indicates the channel that was being serviced when the system fault was detected.

System Fault Word (continued)

Service Request (18 - 20), MOD (21) and DP (22) indicate the type of operation that was being performed for the specified channel when the system fault occurred. The following table lists the interpretation of these bits.

SR 0 (18)	SR 1 (19)	SR 2 (20)	MOD (21)	DP (22)	
0	0	0	X	X	INV - Invalid
0	0	1	1	0	LST - List Service, "FIRST"
0	0	1	0	X	LST - List Service, "SECOND"
0	0	1	1	1	LST - List Service, "BACK-UP"
0	1	0	X	X	STA - Status Service
0	1	1	X	X	PI - Program Interrupt Service
1	0	0	0	0	ILD - Indirect Data Load Service, Single Precision
1	0	0	0	1	ILD - Indirect Data Load Service, Double Precision
1	0	1	0	0	IST - Indirect Data Store Service, Single Precision
1	0	1	0	1	IST - Indirect Data Store Service, Double Precision
1	1	0	0	0	DLD - Direct Data Load Service, Single Precision
1	1	0	0	1	DLD - Direct Data Load Service, Double Precision
1	1	0	1	0	DRC - Direct Read Clear Service
1	1	1	0	0	DST - Direct Data Store Service, Single Precision
1	1	1	0	1	DST - Direct Data Store Service, Double Precision

Store Fault Code (26 - 29) indicates the particular type of store fault.

I/O Fault Code (30 - 35) indicates the particular type of I/O fault.

System Faults (cont.)

System Controller Fault Codes - The system controller fault codes will be placed in the system fault word exactly as they are received on the illegal action lines from the system controller.

SYSTEM CONTROLLER FAULT CODES


Bit	26	27	28	29	
	0	0	0	0	None
	0	0	0	1	(Not used by system controller)
	0	0	1	0	Non-existent address
	0	0	1	1	Fault on condition
	0	1	0	0	(Not used)
	0	1	0	1	Data parity, store to SC
	0	1	1	0	Data parity, in store
	0	1	1	1	Data parity, store to SC and in store
	1	0	0	0	Not control port
	1	0	0	1	Port not enabled
	1	0	1	0	Illegal instruction
	1	0	1	1	Store not ready
	1	1	0	0	ZAC parity, active module to SC
	1	1	0	1	Data parity, active module to SC
	1	1	1	0	ZAC parity, SC to store unit
	1	1	1	1	Data parity, SC to store unit

System Faults (cont.)

System Faults - IOM Detected

Bits (30-35)

Code	Signal	Reason
000000	--	No Fault
000001	ILL-CHAN-NO	Attempted to issue a PCW to a channel with a channel number \geq to 40 ₍₈₎
000010	ILL-SER-REQ	A channel requested a service with a service request code of zero, a channel number of zero, or a channel number \geq 40 ₍₈₎ . NOTE: Channel number \geq 40 ₍₈₎ fault is inhibited when IOM is in test.
000011	PRTY-ERR-SP	Parity error on the read data when accessing scratchpad.
000100	256K-OF	Control word address will be incremented to all zeroes and tally will not be decremented to zero.
000101	LPW-TRO-CONN	Tally was zero for an update LPW (LPW bit 21 = 0) when the LPW was fetched for the Connect Channel.
000110	NOT-PCW-CONN	DCW fetched for the Connect Channel service did not have bits 18-20 equal to 111.
000111	CP=1's DATA	DCW fetched for a data service was a TDCW or had bits 18-20 equal to 111.
001000	CP/CS-BAD-DATA	DCW fetched for a 9 bit channel contained an illegal character position.



System Faults (cont.)

System Faults - IOM Detected (cont.)

Bits (30-35)

<u>Code</u>	<u>Signal</u>	<u>Reason</u>
001001	NO-MEM-RES	No response to an interrupt from a system controller within 16.5 usec.
001010	PRTY-ERR-MEM	Parity error on the read data when accessing a system controller.
001011	ILL-TLY-CONT	Illegal tally control for an LPW (LPW bits 21 and 22 equal zero) when the LPW was fetched for the connect channel.
001100	REL-ERR-MLTX	LPW fetched indicates relative address DCW's (LPW bit 23=1) while operating in the MULTICS mode.
001101	ILL-DCW-GCOS	Fetched a modulo 64 DCW (DCW bit 21=1) while operating in standard or extended GCOS.
001110	ILL-LPW-STD	LPW fetched indicates use of address extension, (LPW bit 20=1), while operating in the Standard GCOS mode.
001111	NO-PRT-SEL	No port selected during attempt to access memory

BULK STORE INFORMATION

CSB FORMAT

	0	23	24	25	30	31	35
WORD N	FIRST DCB ADDRESS			R/A	MBZ		CSB STATUS
WORD N+1	NOT USED						
WORD N+2	NOT USED						
WORD N+3	NOT USED						

CURRENT STATUS BLOCK (CSB)

The CSB provides the location of the first DCB to be serviced and an indication of the operating status of the BSC. The fields in the CSB are described as follows:

Bits

Definition


0-23 First DCB Address - When the connect is issued to the BSC, this field will contain the address of the first DCB to be serviced. After operation of the BSC has started, this field will contain the address of the DCB currently being processed or, after operation has halted, of the last DCB processed before the BSC halted.

The First DCB Address may be an absolute address or it may be relative to the base address of the mailbox area (from the switches). The two low order bits of this address must be zero. If the address is zero, the controller will stop operating and wait for the next connect strobe.

<u>Bits</u>	<u>Application</u>
25,26	Type code - set to match the DCW type code if a DCU was used. These bits will be zero if no DCW was used.

DCB Status Block

The DCB Status Block is a block of four words that are stored into main memory at a location specified by software. The other words will contain a DCW residue, a DCW pointer and one word of hardware diagnostic indicators.



DCB Status Block

DCW Residue

The DCW residue is composed of an address and a tally remainder. The address is a 24 bit main memory address which specifies the first word location in main memory after the last word to be successfully transferred. The tally specifies the number of words remaining to be transferred for that DCW.

Bits

Definition

24 Relative/Absolute - If this bit is a zero, the First DCB Address is relative to the base address of the mailbox. If this bit is a one, the First DCB address is an absolute main memory address.

<u>Bits</u>	<u>Definition</u>
25-30	Not used, must be zero.
31-35	CSB Status -
31	Status Storage Error - This bit indicates that the BSC was unable to store status properly. The CSB indicates the DCB for which the status was to have been stored. This indicator applies to both the DCB status Block storage operation and to the single word status storage operation. The BSC has halted and reset the Busy Bit.
32	Next DCB Error - The BSC was not able to read the Next DCB Address in the DCB that the CSB is pointing to. The BSC is stopped (Busy Bit off).
33	Status Pointer Error - The BSC was unable to read and use a DCB status pointer. The CSB indicates the DCB for which status was to have been stored. The BSC has halted with the Busy Bit turned off.
34	Service Started - This bit is stored in the CSB by the BSC as soon as the BSC responds to a connect. It remains on until the service is completed, and the BSC resets it and the Busy Bit.
35	Busy Bit - This bit indicates the state of the BSC immediately after the BSC stores the CSB.

Bits

Definition

If this bit is a ONE, then the controller is in the busy state. If this bit is a ZERO, the controller is stopped.

Data Control Block (DCB)

The Data Control Block (DCB) is a block of four words which serves as the primary control element for data transfers. It is also the means by which software controls and monitors the Bulk Store Controller.

Contained in the Data Control Block are Bulk Store control words, a status word or status pointer and a pointer to the next DCB in the chain.

	0	23	24	25	35
WORD M	NEXT DCB ADDRESS		R/A	MBZ	
WORD M+1	STATUS WORD				
	STATUS POINTER		R/A	MBZ	
WORD M+2	INCORRECT ERROR CODES				
	MAIN MEM. ADD	23	24	TALLY	
	BASE ADDRESS 14/15 LIMIT		MBZ		
WORD M+3	BULK STORE ADD.		CONTROL FIELD		

DATA CONTROL BLOCK

DCB Control Field

The control field contained in the fourth DCB word (Bulk Store Control Word) contains an instruction code and several control and instruction modifier bits. The format of this field is as follows:

24	25	26	27	28	29	30	31	32	35
TIS	T&D	SPS	IOE	SOE	MBZ	INT	DCW	INSTRUCTION	

The Instruction field contains the basic operation to be performed. The instructions and their codes are given in the following table.

BIT				<u>INSTRUCTION</u>
<u>32</u>	<u>33</u>	<u>34</u>	<u>35</u>	
0	0	0	0	NOP
0	1	0	0	LOAD BASE & LIMIT
0	1	1	0	READ CONFIGURATION
0	0	1	0	LOAD CONFIGURATION
1	0	0	1	WRITE
1	0	0	0	WRITE ZEROS
1	0	1	1	WRITE & VERIFY
1	0	1	0	WRITE CONDITIONAL
1	1	0	1	READ
1	1	0	0	COMPARE
1	1	1	0	READ NONTRANSFER
0	1	0	1	POWER OFF ENABLE

Bulk Store Instruction Codes

Unassigned instruction codes will cause the DCB operation to abort, with the storage of "Instruction Reject" status.

The other control field bits have definitions as stated below. All bits except the T&D bit (bit 25) use the basic instruction as defined.

Bits

Definition

- 24 Tally Increment Selector - This bit selects the increment for the Tally field (bits 24-25) in the third DCB word. A zero in this bit gives an increment of 64 words. A one gives an increment of one word.
- 25 Test & Diagnostic - This bit is used to redefine the instruction code for test purposes.
- 26 Status Pointer Selector - This bit is used to define the use of word one of the DCB. If this bit is a zero, status will be stored in the DCB word. If this bit is a one, the word will contain an address that will be used to store the DCB Status Block.

Bits

Definition


- 27 Interrupt on Error - A ONE in this position will cause the controller to generate a program interrupt after the DCB execution is completed, if the termination status for the operation is other than Subsystem Ready. This interrupt is generated after the DCB status word or block has been stored.
- 28 Stop on Error - If there is a ONE in this position and the DCB operation terminates in other than a Subsystem Ready condition, the controller will store status in the DCB status word or block and will halt, rather than continuing to the next DCB.
- 29 MUST BE ZERO - This bit is not assigned.
- 30 Interrupt - A ONE in this position will cause the controller to generate a program interrupt after this DCB operation has been completed and the DCB status stored.
- 31 Data Control Word - This bit is used to direct the Bulk Store Controller to a list of GCOS type one word DCW's. If this bit is a ONE, the Main Memory Address in the third word of the DCB will be used as the first DCW location. A ZERO will mean that the address is the first data transfer address.

DCB Status

At the completion of each DCB operation, status is stored to indicate the results of that operation. This status is stored as a single word or as a block of four words, depending on the setting of bit 26 in the DCB Control Field. The single status word and the first word of the status block will have identical formats.

Status Word

The format of the status word is shown in the following Figure.



This word is stored as the second DCB word or as the first word of the DCB status block. The intent of the structure of this word is to achieve as close a match as possible with the status word stored by the IOM.

The fields in the status word and their meanings are as follows:

<u>Bits</u>	<u>Application</u>
0	Terminate Bit - set to a one by the BSC to indicate that status has been stored.
1	Not used - set to zero.
2-5	Major Status
6-11	Substatus - comparable to common peripheral major status and substatus.
12-14	Corrected Error Indicators - These bits are used to indicate hardware corrected error conditions.
15	Used by software. Set to zero by the BSC.
16	Initiate Interrupt Indicator - This bit is used for software compatability. It is present with and equivalent to the Command Reject Major Status. It will be set whether an interrupt is issued or not.
17	Used by software. Set to zero by the BSC.
18-20	Not used, set to zero by the BSC.
21-23	Error Indicators -used to indicate certain control sequence errors.
24	Read - set to one if the operation being performed was not a write (main memory to BSU).
25-26	Type Code
27-29	Not used, set to zero by the BSC.
30-35	Used by software. Set to zero by the BSC.

MAJOR STATUS AND SUBSTATUS ASSIGNMENTS

<u>MAJOR STATUS CODE</u>	<u>CONDITION</u>	<u>SUBSTATUS CODE</u>
0000	Subsystem Ready	000000
0010	Subsystem Attention	
	BSU Address Not Present	000000
	No Response from BSU	000010
	Error Det. in BSU	000100
	Hardware Write Inhibited	000001
0011	Data Alert	
	Hardware Detected Data Error	00X010
	Hardware Detected Control Error	0010X0
	Failed to Compare	100000
	Write Verification Failed	010000
	Write Conditional Inhibited	000100
0100	End of File	000000
0101	DCB Command Reject	
	Invalid Instruction Code	000001
	Invalid BSU Address	000100
	Hardware Detected Control Error	0010X0
	Hardware Detected Data Error	00X010
1101	DCW Reject	
	Hardware Detected Control Error	0010X0
	Hardware Detected Data Error	00X010
	DCW Out of Bounds	000100
	Invalid DCW	000001

DN355 INFORMATIONDN355 INSTRUCTION CHART

LISTING OF MACHINE MNEMONICS BY FUNCTIONAL CLASS

<u>Octal Code</u>	<u>Store</u>	<u>Reference</u>	<u>Instructions</u>	<u>Execution Time</u> <u>(Microseconds)</u>
Data Movement - Load				
07		LDA	Load A	2.0
47		LDQ	Load Q	2.0
04		LDAQ	Load AQ	2.4
43,03,41		LDX n	Load Xn (n = 1,2,3)	2.0
44		LDI	Load Indicator register	2.0
Data Movement - Store				
17		STA	Store A	2.1
57		STQ	Store Q	2.1
14		STAQ	Store AQ	2.1
53,13,50		STXn	Store Xn (n = 1,2,3)	2.1
54		STI	Store Indicator register	2.1
56		STZ	Store Zero	2.1
Arithmetic - Addition				
06		ADA	Add to A	2.0
46		ADQ	Add to Q	2.0
15		ADAQ	Add to AQ	2.4
42,02,40		ADCXn	Add character address to Xn	2.0
16		ASA	Add stored to A	2.5
76		AOS	Add one to storage	2.5
Arithmetic - Subtraction				
26		SBA	Subtract from A	2.0
66		SBQ	Subtract from Q	2.0
24		SBAQ	Subtract from AQ	2.4
36		SSA	Subtract stored from A	2.5
Arithmetic - Multiplication				
01		MPF	Multiply fraction	6.7
Arithmetic - Division				
21		DVF	Divide fraction	7.5
Boolean Operations				
34		ANA	AND to A	2.0
32		ANSA	AND to storage A	2.5
37		ORA	OR to A	2.0
72		ORSA	OR to storage A	2.5
35		ERA	EXCLUSIVE OR to A	2.0
62		ERSA	EXCLUSIVE OR to Storage A	2.5

Comparison			
27	CMPA	Compare with A	2.0
67	CMPQ	Compare with Q	2.0
63,23,61	CMPXn	Compare with Xn	2.0
20	SZN	Set zero and negative indicators from memory	2.0
31	CANA	Comparative AND with A	2.0
Transfer of Control			
71	TRA	Transfer unconditionally	1.0
10	TSY	Transfer and store (IC) in Y	2.2
74	TZE	Transfer on zero	1.0
64	TNZ	Transfer on not zero	1.0
75	TMI	Transfer on minus	1.0
65	TPL	Transfer on plus	1.0
45	TNC	Transfer on no carry	1.0
55	TOV	Transfer on overflow	1.0
Input/Output			
60	CIOC	Connect input/output channel	3.3
30	LDEX	Load external (I/O) channel	3.0
70	STEX	Store external (I/O) channel	3.1

<u>Octal Code</u>	<u>Nonstore</u>	<u>Reference</u>	<u>Instruction</u>	<u>Execution Time</u> <u>(Microsecond)</u>
GROUP 1				
Immediate Load				
673	ILA		Immediate load A	1.3
473	ILQ		Immediate load Q	1.3
Immediate Add				
773	IAA		Immediate add to A	1.3
573	IAQ		Immediate add to Q	1.3
173,273, 373	IACXn		Immediate add character address to Xn	1.3
Immediate Boolean				
022	IANA		Immediate AND to A	1.3
122	IORA		Immediate OR to A	1.3
322	IERA		Immediate EXCLUSIVE OR to A	1.3
Immediate Compare				
422	ICMPA		Immediate compare with A	1.3
222	ICANA		Immediate comparative AND to A	1.3

	Interrupt Control		
012	RIER	Read Interrupt Level Enable Register	2.2
412	RIA	Read Interrupt Address	2.5
052	SIER	Set Interrupt Level Enable Register	2.3
452	SIC	Set Interrupt Cells	2.5
	GROUP 2		
	Data Movement		
7333	CQA	Copy Q register into A register	1.3
6333	CAQ	Copy A register into Q register	1.3
4332, 0332,4333	CAXn	Copy A register into Xn register	1.3
2332, 3332,3333	CXnA	Copy Xn register into A register	1.3
	Interrupt Control		
3331	INH	Interrupt inhibit mode ON	1.3
7331	ENI	Interrupt enable mode ON	1.3
4331	DIS	Delay until interrupt	1.3
2331	NOP	No operation	1.3
	Shifts		
0337	ARS	A right shift	1.2 + 0.25N*
4337	QRS	Q right shift	
0335	LRS	Long right shift	
0336	ALS	A left shift	
4336	QLS	Q left shift	
0334	LLS	Long left shift	
2337	ARL	A right logic	
6337	QRL	Q right logic	

* N = Number of bits shifted

2335	LRL	Long right logic	
2336	ALR	A left rotate	
3336	ALP	A left parity rotate	
6336	QLR	Q left rotate	
7336	QLP	Q left parity rotate	
2334	LLR	Long left rotate	
1336	NRM	Normalize	$1.4 + 0.35N$
1334	NRML	Normalize long	$1.4 + 0.25N^*$

Table 1. Instruction Repertoire by Functional Class

* N = Number of bits shifted

DN 355 MEMORY MAP

Notes: The terms HSLA and HLA are synonymous, as are LSLA and LLA.

Address (octal)	Interrupt Level (decimal)	Function
00000	0	Console { fault special (request) terminate
↑ 001	1	
002	2	
003	3	DIA-355 special #0
004	4	HLA-355 #1 { active subchannel 0 active subchannel 16 config. subchannel 0 config. subchannel 16
005	5	
006	6	
007	7	
010	8	reserved for reserved for HLA-355
011	9	
012	10	
013	11	
014	12	reserved for HLA-355
015	13	
016	14	
017	15	
020	0	Card Reader { fault special terminate
021	1	
022	2	
023	3	DIA-355 Special #1
024	4	HLA-355 #1 { active subchannel 1 active subchannel 17 config. subchannel 1 config. subchannel 17
025	5	
026	6	
027	7	
030	8	reserved for HLA-355 #2
031	9	
032	10	
033	11	
034	12	reserved for HLA-355 #3
035	13	
↓ 036	14	
00037	15	

DATANET 355 Interrupt Vectors

Address (octal)	Interrupt Level (decimal)	Function
00040	0	Line Printer { Fault Special Terminate
41	1	
42	2	
43	3	DIA-355 Special #2
44	4	HLA-355 #1 { active subchannel 2 active subchannel 18 config. subchannel 2 config. subchannel 18
45	5	
46	6	
47	7	
48	8	reserved for HLA-355 #2
51	9	
52	10	
53	11	
54	12	reserved for HLA-355 #3
55	13	
56	14	
57	15	
60	0	DIA-355 Special #3
61	1	
62	2	
63	3	
64	4	HLA-355 #1 { active subchannel 3 active subchannel 19 config. subchannel 3 config. subchannel 19
65	5	
66	6	
67	7	
70	8	reserved for HLA-355 #2
71	9	
72	10	
73	11	
74	12	reserved for HLA-355 #3
75	13	
76	14	
00077	15	

DATANET 355 Interrupt Vectors (cont.)

Address (octal)	Interrupt Level (decimal)	Function
00100	0	DIA-355 Fault
↑ 101	1	unassigned
102	2	DIA-355 terminate
103	3	DIA-355 Special #4
104	4	HLA-355 #1 { active subchannel 4 active subchannel 20 config. subchannel 4 config. subchannel 20
105	5	
106	6	
107	7	
110	8	reserved for HLA-355 #2
111	9	
112	10	
113	11	
114	12	reserved for HLA-355 #3
115	13	
116	14	
117	15	
120	0	unassigned
121	1	
122	2	
123	3	DIA-355 Special #5
124	4	HLA-355 #1 { active 5 active 21 config. 5 config. 21
125	5	
126	6	
127	7	
130	8	reserved for HLA-355 #2
131	9	
132	10	
133	11	
134	12	reserved for HLA-355 #3
135	13	
136	14	
↓ 00137	15	

DATANET 355 Interrupt Vectors (cont.)

Address (octal)	Interrupt Level (decimal)	Function
00140	0	HLA-355 #1 fault unassigned
↑ 141	1	
142	2	
143	3	DIA-355 Special #6
144	4	HLA-355 #1 { active subchannel 6 active subchannel 22 config. subchannel 6 config. subchannel 22
145	5	
146	6	
147	7	
150	8	reserved for HLA-355 #2
151	9	
152	10	
153	11	
154	12	reserved for HLA-355 #3
155	13	
156	14	
157	15	
160	0	HLA-355 #2 fault unassigned
161	1	
162	2	
163	3	DIA-355 Special #7
164	4	HLA-355 #1 { active subchannel 7 active subchannel 23 config. subchannel 7 config. subchannel 23
165	5	
166	6	
167	7	
170	8	reserved for HLA-355 #2
171	9	
172	10	
173	11	
174	12	reserved for HLA-355 #3
175	13	
176	14	
↓ 00177	15	

DATANET 355 Interrupt Vectors (cont.)

Address (octal)	Interrupt Level (decimal)	Function
00200	0	HLA-355 #3 fault
↑ 201	1	} unassigned
202	2	
203	3	DIA-355 Special #8
204	4	} HLA-355 #1 { active subchannel 8 active subchannel 24 config. subchannel 8 config. subchannel 24
205	5	
206	6	
207	7	
210	8	} reserved for HLA-355 #2
211	9	
212	10	
213	11	
214	12	} reserved for HLA-355 #3
215	13	
216	14	
217	15	
00220	0	LLA-355 fault
↑ 221	1	} active configuration
222	2	
223	3	ICA-355 Special #9
224	4	} HLA-355 { active subchannel 9 active subchannel 25 config. subchannel 9 config. subchannel 25
225	5	
226	6	
227	7	
00230	8	} reserved for HLA-355 #2
↑ 231	9	
232	10	
233	11	
234	12	} reserved for HLA-355 #3
235	13	
236	14	
00237	15	

DATANET 355 Interrupt Vectors (cont.)

Address (octal)	Interrupt Level (decimal)	Function
00240	0	unassigned
241	1	
242	2	
243	3	DIA-355 Special #10
244	4	HLA-355 #1 { active subchannel 10 active subchannel 26 config. subchannel 10 config. subchannel 26
245	5	
246	6	
247	7	
250	8	reserved for HLA-355 #2
251	9	
252	10	
253	11	
254	12	reserved for HLA-355 #3
255	13	
256	14	
257	15	
260	0	unassigned
261	1	
262	2	
263	3	
264	4	HLA-355 #1 { active subchannel 11 active subchannel 27 config. subchannel 11 config. subchannel 27
265	5	
266	6	
267	7	
270	8	reserved for HLA-355 #2
271	9	
272	10	
273	11	
274	12	reserved for HLA-355 #3
275	13	
276	14	
00277	15	

DATANET 355 Interrupt Vectors (cont.)

Address (octal)	Interrupt Level (decimal)	Function
00300	0	unassigned
↑ 301	1	
302	2	
303	3	DIA-355 Special #12
304	4	HLA-355 #1 { active subchannel 12 active subchannel 28 config. subchannel 12 config. subchannel 28
305	5	
306	6	
307	7	
310	8	reserved for HLA-355 #2
311	9	
312	10	
313	11	
314	12	reserved for HLA-355 #3
315	13	
316	14	
317	15	
320	0	unassigned
321	1	
322	2	
323	3	DIA-355 Special #13
324	4	HLA-355 #1 { active subchannel 13 active subchannel 29 config. subchannel 13 config. subchannel 29
325	5	
326	6	
327	7	
330	8	reserved for HLA-355 #2
331	9	
332	10	
333	11	
334	12	reserved for HLA-355 #3
335	13	
↓ 336	14	
00337	15	

DATANET 355 Interrupt Vectors (cont.)

Address (octal)	Interrupt Level (decimal)	Function
00340	0	unassigned
341	1	
342	2	
343	3	DIA-355 Special #14
344	4	HLA-355 #1 { active subchannel 14 active subchannel 30 config. subchannel 14 config. subchannel 30
345	5	
346	6	
347	7	
350	8	reserved for HLA-355 #2
351	9	
352	10	
353	11	
354	12	reserved for HLA-355 #3
355	13	
356	14	
357	15	
360	0	timer channel fault interval timer runout elapsed timer rollover DIA-355 Special #15
361	1	
362	2	
363	3	
364	4	HLA-355 #1 { active subchannel 15 active subchannel 31 config. subchannel 15 config. subchannel 31
365	5	
366	6	
367	7	
370	8	reserved for HLA-355 #2
371	9	
372	10	
373	11	
374	12	reserved for HLA-355 #3
375	13	
376	14	
00377	15	

. DATANET 355 Interrupt Vectors (cont.)

Processor Fault Vectors

Absolute Address (octal)	Function
0040	Power off
0041	Power on
0042	Memory Parity
0043	Illegal Operation Code
0044	Overflow
0045	Illegal Memory Operation
0046	Divide Check
0047	Illegal Program Interrupt

IOC Fault Status Locations

Address (octal)	Function
00420	I/O Chan. 0 (console)
↑ 1	I/O Chan. 1 (card reader)
2	I/O Chan. 2 (line printer)
3	Not used
4	I/O Chan. 4 ICA-355
5	Not used
↓ 6	I/O Chan. 6 (HLA-355)
00427	Not used (reserved for HLA-355 #2)
00430	Not used (reserved for HLA-355 #3)
↑ 1	I/O Channel 11g (LLA-355)
2	Not used (reserved for LLA-355 #2)
3	Not used (reserved for LLA-355 #3)
4	Not used (reserved for LLA-355 #4)
5	Not used (reserved for LLA-355 #5)
↓ 6	Not used (reserved for LLA-355 #6)
00437	Timer Channel

I/O Communications Region

Memory Address absolute octal	Function	
0450 - 0451	interval timer, elapsed timer	
0452 - 0453	unassigned	
0454 - 0455	DIA-355 PCW	
0456 - 0457	DIA-355 status ICW	
0460 - 0461	Console { Status ICW	
0462 - 0463		{ Data ICW
0464 - 0465		{ Status ICW
0466 - 0467	{ Data ICW	
0470 - 0471	Line Printer { Status ICW	
0472 - 0473		{ Data ICW
0474 - 0477	unassigned	
0500 - 0517	LLA-355 #1 control words	
0520 - 0777	unassigned	
1000 - 1777	HLA-355 #1 control words	

DIA (DATANET 355) List Indirect Control Word (List ICW) FORMAT


0	2	3	1718	2324	2930	35
		W	MBZ	X		C
1		Y	MBZ		Z	

COMMAND	OPCODE (C-FIELD)	H6000 ADDRESS FIELD (W-FIELD)	X-FIELD	DATANET 355 ADDRESS (Y-FIELD)	Z-FIELD
XEC 6000	66	used for port select only	not used	loc for XEC data	not used
CON 6000	67	specifies addr sent with CON	not used	not used	not used
DISCONNECT	70	not used	not used	not used	not used
SXC 355 (level 3)	71	not used	specifies channel number	not used	not used
JUMP	72	not used	not used	specifies addr of new list ICW	not used
SXC 6000	73	used for port sel. only	no. of int. cell to be set	not used	not used
CONFIG.	74	bits 16-17 used only	not used	1st loc of config. data	Tally
DATA XFER 355-6000	75	6000 starting address	not used	355 start- ing address	Tally
DATA XFER 6000-355	76	6000 starting address	not used	355 starting address	Tally
355 DATA WRAPAROUND	77	not used	not used	355 starting addr.	Tally (must be even)
READ CLEAR 6000 OR TO STORE 355	65	6000 starting address	not used	355 starting addr.	Tally

Zeroes ($W_{16-17}=11$)


Format (loc Y): always stored as a word of zeroes.

DCW-DIA H6000 Format




COMMAND	OPCODE (C-FIELD)	H6000 ADDRESS FIELD (W)	X-FIELD
SXC 355 (level 3)	71	not used	cell no.
BOOTLOAD	72	specifies 6000 "Boot ICW" address*	not used
SXC 600	73	specifies 6000 address (used for port sel. only)	cell no.
TEST DATA XFER (355- 6000)	75	specifies 6000 "Test ICW" address*	not used
TEST DATA XFER 6000- 355)	76	specifies 6000 "Test ICW" address*	not used

* The "Test ICW" and "Boot ICW" has the following format:



DIA (DATANET 355) Status ICW



C field - 001 (indirect 36)

Y field - 355 store address where status will be stored

E bit - exhaust bit (set to one when tally exhausted)

Tally field - number of 36-bit words to be transferred.

The ICC DATANET 355 Status word has the following format:

BIT	FUNCTION (INDICATION)
0-13	MBZ
14	DIA instruction parity
15	355 parity error
16	MBZ
17	IOM powered up
18	No answer from 355
19	MBZ
20	illegal CON from 355
21	illegal opcode from 355
22	list ICW TRO
23	DCW did not specify 36 bit word
24	address < lower bound
25	address > upper bound
26	6000 write inhibit
27	6000 test command while busy
28	illegal opcode from 6000
29	No answer from processor
30	"E" bit set in list ICW
31	parity error (detected by DIA on 6000)
32	} parity error in 6000
33	
34	
35	system fault in 6000 IOM

HIGH SPEED LINE ADAPTER

HLA-355 General Information

- I/O Channel = 6*
- Interrupt Vectors:
 1. level 4 (all) - active subchannels 0-15
 2. level 5 (all) = active subchannels 16-31
 3. level 6 (all) - configuration subchannels 0-15
 4. level 7 (all) - configuration subchannels 16-31

* hardware patchable

LOW SPEED LINE ADAPTER (LLA-355)

General Information

- I/O Channel (through LLA-355 channel card) -
11 (octal) 9 (decimal)
- Interrupt Vectors (octal)
active - 221
configuration - 222
- Control Words (character control does not apply) (see Note 1)
 1. PCW's
 2. ICW's
- Character Control - does not apply
- Status (via status ICW's) (see Note 2)
- LLA-355 (On LSC-355) Control and Memory Map

<u>ICW Address</u> (octal)	<u>Function</u>
500 - 501	receive ICW (primary)
502 - 503	receive ICW (secondary)
504 - 505	send ICW (primary)
506 - 507	send ICW (secondary)
510 - 511	not used
512 - 513	not used
514 - 515	active
516 - 517	configuration status

Note 1: LLA-355 uses PCW0 and PCW1 only, as follows:
PCW0: bits 0-5 and 23 are read. Within command field (2-5), the LLA-355 will not recognize 4₈, 5₈, 11₈, 15₈, 16₈, 17₈.

PCW1: bits 0-5, 23, and 27-31 are read. Within command field (2-5), the LLA-355 will not recognize 4₈, 5₈, 11₈, 15₈, 16₈, 17₈.

Note 2: Status same as HLA-355 status, except as follows:

CONFIGURATION STATUS - only bits 0, 3-8, 15, 23, 28-35 are used. Channel type (bits 3-8) is coded 06.

ACTIVE STATUS - only bits 0, 4-7, 10, 12, 18-20, 27-31 are used.

LSLA STATUS

BIT 0	ACTIVE STATUS 0 =send, 1 =receive	CONFIGURATION =1 (configuration)
1	*normal marker character received	sync. (if=1), async. (if=0)
2	*delayed marker character received	spare - reserved for subchannel
3	*terminate character received	} subchannel type
4	alternate buffer is active (if=1)	
5	switch buffers after status store (if=1)	
6	TYO (if = 1)	
7	TY1 (if = 1)	
8	*lateral parity on received character	
9	*cmd. sent to unimplemented sub ch.	
10	*change in date set status occurred	(spare)
11	(spare - MBZ)	(spare)
12	transfer timing error (if = 1)	check lat. parity receive (max. 8 bit code)
13	(spare)- reserved for subchannel (MBZ)	generate lat. send parity (codes 8 bits only)
14	(spare)- reserved for subchannel (MBZ)	lat. parity odd (if=1), even (if = 0)
15	No stop bit received	two send ICW's (if = 1)
16	DLO (data line occupied) (ACU)	use BAW (if = 1)
17	PWI (power indicator) (ACU)	(spare)
18	data set ready	(spare)-reserved for subchannel
19	clear to send	(spare)-reserved for subchannel
20	carrier detect	5 bit char. (asynchronous only)
21	supervisory receive	6 bit character
22	ACR (abandon call and retry)	7 bit character
23	data set status (ACU)	8 " "
24	ring indicator	use two stop bits (if=1)
25	line break	synchronous
26	(spare)	(spare) reserved for subchannel
27	receive mode	(spare) reserved for subchannel
28	send mode	(spare) reserved for subchannel
29	wraparound mode	} See Configuration Status
30	data terminal ready	
31	request to send	
32	make ready	
33	supervisory transmit	
34	call request (ACU)	
35	(spare - reserved for subchannel)	
	* - used with receive status only	

DSS190/181 SUBSYSTEM DATA SHEETS

COMMAND DESCRIPTION

The controller provides the following command set for use by the External User Systems. The last column indicates those commands which will be rejected with invalid device code based on the incorrect use of the device code.

Table of commands valid for device/controller

<u>COMMANDS</u>	<u>BIT CODE</u>	<u>OCTAL CODE</u>	<u>LEGAL DEVICE CODE</u>
Seek	011 100	34	D
Special Seek (T&D)	011 110	36	D
Preseek	011 111	37	D
Restore	100 010	42	D
Read	010 101	25	D
Read ASCII	010 011	23	D
Write	011 001	31	D
Write ASCII	011 010	32	D
Write and Compare	011 011	33	D
Read Nonstandard Size	000 100	04	D
Read Track Header	010 111	27	D
Format Track	001 111	17	D
Request Status	000 000	00	E
Reset Status	100 000	40	E
Read Control Register	010 110	26	E
Write Control Register	001 110	16	D
Read Status Register	010 010	22	E
Read EDAC Register	010 001	21	D
Release	111 110	76	D
Reserve Device	111 111	77	D
Set Standby	111 010	72	D
Bootload CS	001 000	10	C
ITR Boot	001 001	11	C
Execute Device Command (DLI)	011 000	30	D

D = Device Only
 E = Either
 C = Controller Only

COMMAND (BIT) STRUCTURE

	Low 000	001	010	011	100	101	110	111
High 000	Req. Status				Read Non- Standard Sector Size			
001	Boot C.S.	ITR BOOT					WCR Write Control Register	Format
010		Read EDAC RER	RSR	Read ASCII		Read	RCR	Read Header
011	Execute Device	Write	Write ASCII	Write & Compare	Seek		Special Seek	Pre- Seek
100	Reset Status		Re- store					
101								
110								
111			Set Standby				Release	Reserve Device

**SPECIAL CONTROLLER COMMAND
(BIT)STRUCTURE**

	Low 000	001	010	011	100	101	110	111
High 000	Suspend Control- ler		Read Control- ler Main ASCII		Read Lock Byte		Initiate Read Data	
001	Write Control Store		Write Control- ler Main ASCII		Write Lock Byte		Initiate Write Data	
010	Release Control- ler		Read Control- ler Main Binary					
011	Execute Control Store		Write Control- ler Main Binary		Conditional Write Lock Byte			
100								
101								
110								
111								

STATUS CODES

<u>DATA ALERT</u>	0011
Transmission Parity Alert	000010
Transfer Timing Alert	000001
Invalid Seek Address	000100
Header Verification Failure	0X1000
Cyclic Checkword Alert	X1X000
Compare Alert	1X0000
<u>MPC DEVICE DATA ALERT</u>	1011
Transmission Parity	000001
Inconsistent Command	000010
Sum Check Error	000011
Byte Locked Out	000100
Nonstandard Sector Size	010010
Sector Size Error	010001
EDAC Error Uncorrectable	001010
Error Correction Required	001001
<u>END-OF-FILE</u>	0100
Last Consecutive Block	0000X1
Block Count Limit	00001X
Defective Track (Alt. Track Assigned)	000100
Defective Track (No Alt. Assigned)	001000
Alternate Track Detected	010000
Good Track Detected	000000
<u>ATTENTION</u>	0010
Device Inoperable (Fault)	001000
Device Off-Line	100000
Seek Incomplete	000010
Write Inhibit	000001
Device Standby	010000

MPC DEVICE ATTENTION

Configuration Error

Device Number Error

Multiple Device

CA Error

1010

000001

000011

000010

001011

DEVICE BUSY

Alternate Channel in Control

Device Positioning

0001

100000

000000

CHANNEL READY

No Substatus

Retry was Performed

Retry Twice

Retry Three Times

Device in T&D Mode

0000

000000

000001

000010

000011

0010XX

STATUS TABLE

For further information see information beginning on page 129.

	<u>INSTRUCTION REJECTED</u>				<u>DATA ALERT</u>										<u>ATTENTION</u>									
	IDCW Parity Alert	Invalid Op Code	Invalid Device Code	Invalid Instruction Sequence	Transmission Parity Alert	Transfer Timing Alert	Invalid Seek Address	Header Verification Failure	Cyclic Checkword Alert	Compare Alert	END-OF-FILE	Last Consecutive Block	Sector Count Limit	Defective Track	Defective Track	Alternate Track	Good Track Detected	Device Inoperable	Device Off-Line	Seek Incomplete	Write Inhibit	Device in Standby		
SEEK	x	x	x		x		x											x	x	x		x		
SPECIAL SEEK	x	x	x		x		x											x	x	x				
PRESEEK	x	x	x	x	x		x											x	x	x		x		
RESTORE	x	x	x															x	x	x		x		
READ	x	x	x	x	x	x	x	x	x		x	x	x	x	x	x	x	x	x			x		
READ ASCII	x	x	x	x	x	x	x	x	x		x	x	x	x	x	x	x	x	x	x		x		
WRITE	x	x	x	x	x	x	x	x	x		x	x	x	x	x	x	x	x	x	x	x	x		
WRITE ASCII	x	x	x	x	x	x	x	x	x		x	x	x	x	x	x	x	x	x	x	x	x		
WRITE & COMPARE	x	x	x	x	x	x	x	x	x		x	x	x	x	x	x	x	x	x	x		x		
READ NONSTANDARD	x	x	x	x	x	x	x	x										x	x	x		x		
READ TRACK HEADER	x	x	x	x	x	x	x	x										x	x	x		x		
FORMAT TRACK	x	x	x	x	x	x	x	x										x	x	x	x	x		
REQUEST STATUS	x	x	x		x	x	x	x	x		x	x	x	x	x	x	x	x	x	x	x	x		
RESET STATUS	x	x	x															x	x	x	x	x		
WCR WRITE CONTROL REG.	x	x	x		x													x	x					
RCR READ CONTROL REG.	x	x	x		x																			
RSR READ STATUS REG.	x	x	x		x													x	x			x		
RER READ STATUS REG.	x	x	x		x																			
RELEASE DEVICE	x	x	x															x	x			x		
RESERVE DEVICE	x	x	x															x	x			x		
SET STANDBY	x	x	x															x	x			x		
SPECIAL CONTROLLER CMDS	x	x	x																					
BOOTLOAD C.S.																								
ITR BOOT																								
EXECUTE DEVICE	x	x	x																					

	DEVICE BUSY	Alternate Channel in Control	Device Positioning	CHANNEL READY	No Substatus	Retry Was Performed	Retry Twice	Retry Three Times	T&D Mode	MPC COMMAND REJECT	Illegal Procedure	Illegal Logical Chan. Number	Illegal Chan. No. to Suspend	Continue Bit Not Set	MPC DEVICE DATA ALERT	Transmission Parity	Inconsistent Command	Checksum Error	Byte Locked Out	Error Correction Required	EDAC Error Uncorrectable	Sector Size Error	Nonstandard Sector Size
SEEK	x			x	x	x	x	x			x												
SPECIAL SEEK	x			x	x	x	x	x			x												
PRESEEK	x			x	x	x	x	x			x												
RESTORE	x			x							x												
READ	x			x	x	x	x	x			x								x	x	x	x	
READ ASCII	x			x	x	x	x	x			x								x	x			
WRITE	x			x	x	x	x	x			x												
WRITE ASCII	x			x	x	x	x	x			x												
WRITE & COMPARE	x			x	x	x	x	x			x												
READ NONSTANDARD	x			x	x	x	x	x															
READ TRACK HEADER	x			x	x	x	x	x			x								x	x			
FORMAT TRACK	x			x							x											x	x
REQUEST STATUS	x	x		x							x								x	x	x	x	
RESET STATUS	x	x		x							x												
WCR WRITE CONTROL REG.				x							x												
RCR READ CONTROL REG.				x							x												
RSR READ STATUS REG.	x			x							x												
RER READ EDAC REG.				x							x												
RELEASE DEVICE	x			x							x												
RESERVE DEVICE	x			x							x												
SET STANDBY	x			x							x												
SPECIAL CONTROLLER CMDS				x						x	x	x	x		x	x	x	x					
BOOTLOAD C.S.				x							x												
ITR BOOT				x							x												
EXECUTE DEVICE				x																			

	MPC DEVICE ATTENTION	Configuration Error	Device Number Error	Multiple Devices	CA Unexpected Interrupt
SEEK		x	x	x	
SPECIAL SEEK		x	x	x	
PRESEEK		x	x	x	
RESTORE		x	x	x	
READ					
READ ASCII					
WRITE					
WRITE ASCII					
WRITE & COMPARE					
READ NONSTANDARD					
READ TRACK HEADER					
FORMAT TRACK					
REQUEST STATUS	x	x	x	x	
RESET STATUS	x	x	x	x	
WCR WRITE CONTROL REG.					
RCR READ CONTROL REG.					
RSR READ STATUS REG.					
RER READ EDAC					
RELEASE		x	x	x	
RESERVE DEVICE		x	x	x	
SET STANDBY		x	x	x	
SPECIAL CONTROLLER CMDS					
BOOTLOAD C.S.					
ITR BOOT					
EXECUTE DEVICE					

STATUS

Pages 126, 127, and 128 list the possible status returns to the various instruction terminations. The major statuses and substatuses are described in detail in the paragraphs below:

CHANNEL READY (0000)

No Substatus (000000)

This status indicates that the controller/device is on line and ready and no detectable error conditions exist. When received at termination of a seek type instruction, this substatus indicates that the on-line portion has been successfully completed. The controller is free to receive another instruction for that channel. When automatic retry is performed by the controller, the binary number coded in the substatus is the number of times the retry was performed.

Automatic Retry was performed

Once	(00X001)
Twice	(00X010)
Three Times	(00X011)
Device in T&D Mode	(0010XX)

DEVICE BUSY (0001)

The device busy status in response to an instruction, indicates that the addressed storage unit is operating but temporarily not available.

Alternate Channel in Control (100000)

This substatus is sent to the EUS which is attempting to gain control of the device or to a release, reserve, set standby, set local instruction directed to a device reserved by a different channel (dual channel operation).

Device Positioning (000000)

This substatus indicates that the addressed device was busy positioning. This status will be returned only for Request Status and Reset Status.

ATTENTION (0010)

The Attention status indicates that a condition has occurred which may require manual intervention.

Write Inhibit (0000X1)

This substatus is sent to the EUS as the result of a write type instruction being issued to a file that is write inhibited.

Seek Incomplete (00001X)

This substatus results when the access mechanism of the addressed device has failed to position after a determined period of time. The controller has attempted to correct the condition three times with restore and seek sequences. Unless there is a permanent hardware failure, this attention condition may be corrected by issuing additional Restore instructions to the addressed device from the EUS. (The restore must be followed by a Seek before device data transfer can occur.)

Device Off-Line (100000)

This substatus is sent to the EUS to indicate that the addressed device is off-line, powered off, or not connected to the subsystem.

Device Inoperable (001000)

This substatus indicates that the device is on-line but is operating in a fault condition and must be investigated. The fault status indicates the detection of an illegal combination of conditions within the device.

Device in Standby (010000)

This substatus indicates that the device is in a standby state, that is, the spindle motor has been turned off and heads retracted.

DATA ALERT (0011)

The Data Alert status indicates that an error was detected during execution of the last instruction on that I/O channel. Any new instruction, except Request Status, will reset the Data Alert status.

Transfer Timing Alert (000001)

A Transfer Timing Alert during data transfer will occur when data is lost because some hardware stage of the data transfer logic cannot keep up the transfer rate.

Transmission Parity Alert (000010)

This condition is defined as occurring when a parity error is detected by the MPC during the transmission of data bytes from the EUS or to or from the device.

Invalid Seek Address (000100)

This status is returned on the following conditions:

- 1) Special Seek was issued to a user cylinder;
- 2) a normal seek was issued to the T&D cylinder;
- 3) the seek address exceeds the limit of one device;
- 4) the format track verification data does not match the seek address;
- 5) less than five bytes or more than five bytes are transferred as seek data.

This status is also returned when the check character test on the format instruction has a compare mismatch.

Header Verification Failure (0X1000)

This status is returned to the EUS when the subsystem is unable to locate the desired sector on the addressed track, or when a cyclic check alert is detected when the controller reads the count field of a particular sector. Also, if a cyclic check error occurs as a result of reading Home Address (HA), this substatus shall be returned.

Check Character Alert (X1X000)

This substatus indicates that the field cyclic check character generated in the CA did not compare with the one recorded on the media. This status will be set for all check character failures, whether they occur on a count or data field or the home address. If the cyclic check occurs on the data field, the status returned will be (010000). For write and compare operations, the status will be (110000) if the compare operation failed in addition to the cyclic check error on the data field.

Since the controller checks the count field for each sector in all sector read and write operations (excluding format), it is possible to get a cyclic check condition on the count field. When this happens, the controller will return a status of (011000), which is a combination of header verification failure and check character alert.

Compare Alert (1X0000)

This substatus resulting from a write and compare instruction indicates that the data recorded on the media does not compare to data received from the EUS.

END OF FILE (0100)

End of file status indicates that the data transfer for the last instruction tried to exceed some defined boundary. This boundary may be a physical limit (end of cylinder), last block of an alternate track or a program-imposed limit (sector count limit). An EOF shall be indicated any time the track indicators change or upon entering or leaving a track formatted as alternate.

End-of-File - Good Track Detected (000000)

This status will be returned by the controller if the sector address in the count field is correct but the controller detected a Good Track Indicator when it was expecting an Alternate or Defective Track. This status will occur only when the EUS has issued a seek to a track with "good" track indicators when it was expecting something else.

Last Consecutive Block (0000X1)

This condition shall occur when the last consecutive block of the addressed actuator position has been reached and the operation presently being executed has not been completed, or when the controller detects an overflow from an alternate track.

Sector Count Limit (00001X)

This condition indicates that the total number of data sectors specified in the sector count limit were accessed but the processing system has not issued a Terminate Out Signal.

Defective Track Detected, Alternate Assigned (000100)

This condition shall occur when a read or write type instruction is attempted on a defective track or when overflow is detected to a defective track. The track indicators on the defective track are binary 10.

Defective Track Detected, No Alternate Assigned (001000)

This status is similar to the other Defective Track status except that the track indicators are binary 11. This indicates that no alternate has been assigned to the defective track.

Alternate Track Detected (010000)

This status will be returned if the sector address in the count field is correct but the controller detected an alternate track when a good or defective track was expected.

INSTRUCTION REJECTED (0101)

The Instruction Rejected status indicates that the instruction just received is not acceptable to the subsystem and was not initiated. The status is reset when any new instruction is received.

Invalid Operation Code (000001)

This substatus indicates that an operation code invalid for this subsystem was received from the EUS.

Invalid Device Code (000010)

This substatus indicates that an invalid device code for this subsystem was received from the EUS. Further, no device with the given address is connected to the subsystem. If the device is connected but does not have power on, the status will be Attention Device Off-Line or a controller only command (special controller, bootload, ITR boot) was received with a nonzero device code.

Parity Alert on IDCW (000100)

This substatus indicates that a parity error was detected by the LA on the IDCW.

Invalid Instruction Sequence (001000)

This condition shall occur when the subsystem receives a Data Transfer instruction without a prior valid seek on the same logical channel. Restore and Preseek are not valid seeks for data transfer.

CHANNEL BUSY (1000)

The channel busy status is reflected by the channel and indicates that the controller is in the process of executing an instruction from the EUS where the channel must be dedicated to the operation.

MPC STATUS EXTENSIONS

The following new major status categories are established, for use by MPC controllers:

MPC Device Attention	1010
MPC Device Data Alert	1011
MPC Command Reject	1101

These three new categories are to be considered extensions of the currently existing Attention, Data Alert and Command Reject major status classifications, and each will be used to reflect the same basic type of status as its previously defined counterpart.

Illegal Logical Chan Number

000010

Illegal logical channel number on all types of IDCW's.

Illegal Logical Chan Number to
"Suspended" Controller

000011

When the controller is suspended and an IDCW is addressed to a logical channel other than the one over which the Suspend command is issued.

Continue Bit Not Set

000100

The first IDCW of a two-IDCW command does not have the continue bit set. (Special controller commands.)

CHANNEL ABORT - CONTROLLER ERROR INTERRUPT

The controller will detect internal hardware errors, such as parity errors on internal registers, parity errors on main memory (read/write) data, parity errors on microinstructions accessed from control store, etc.

The detection of any one of these internal hardware errors will result in the automatic execution of an error interrupt, which forces the controller to branch to a fixed control store location, and establishes an "error interrupt in progress" state of the machine.

The microprogram which is automatically entered as a result of the error interrupt will first test the state of Configuration Switch #14 of the Maintenance Panel. If the switch is set, an immediate branch will be made to the Integrated Test Routine (ITR) module, located in the first 512 locations of control store. (The exact entry point to be determined during implementation.) Setting of switch 14 therefore implies that the MPC controller will be put in the ITR mode upon the occurrence of an error interrupt.

The error interrupt occurrence will go undetected by the external system, however, if no logical channel of the PSI interface is active or initiated, during the time the "operational-in" line to the EUS is down.

As described above, execution of an error interrupt sequence will result in the safestoring of pertinent registers in main memory. This safestore area can be accessed by the external system for diagnostic purposes as required, using the "Read Controller Main Memory" special controller command.

MAJOR/SUBSTATUS STATUS PRIORITIES

The priority of major status returns will be as follows:

Instruction Rejected (Highest)	(0101)
MPC Command Reject	(1101)
Data Alert	(0011)
MPC Device Data Alert	(1011)
End-of-File	(0100)
Attention	(0010)
MPC Device Attention	(1010)
Device Busy	(0001)
Channel Ready (Lowest)	(0000)

The following table defines the codes and priorities for substatus within major status. Substatus is listed in order from the highest to the lowest priority.

<u>INSTRUCTION REJECTED</u>	0101
IDCW Parity Alert	000100
Invalid Op Code	000001
Invalid Device Code	000010
Invalid Instruction Sequence	001000
<u>MPC COMMAND REJECT</u>	1101
Illegal Procedure	000001
Illegal Logical Channel Number	000010
Illegal, Suspended	000011
Continue Bit Not Set	000100

Substatus under these new major status classifications will be encoded as one of 64 possible 6-bit codes (as opposed to bit encoding).

Substatus codes 00_8 - 07_8 under MPC Device Attention, MPC Device Data Alert and MPC Command Reject are reserved for status returns which are generated independent from the device personality of the controller.

MPC Device Attention (1010)

- Configuration Error (000001)
- Device Number Error (000011)
- Multiple Devices (000010)
- CA Unexpected Interrupt (001011)
(after initialize) or
CA OPI down

Configuration Switch Error

This error condition will occur if the personality firmware loaded into a controller does not agree with the configuration switches on the MPC operator panel.

Multiple Devices

This substatus indicates that the controller has detected at least two devices with the same identification number.

Device Number Error

At least one device has an identification number which is outside the range of legal device numbers for the subsystem.

CA Unexpected Interrupt

The configured switch error will probably be returned as termination status for the first command issued to the controller after the personality firmware has been loaded. The Multiple Devices substatus and Device Number Error substatus will most likely be returned as termination status for the first command issued to the controller following the loading of the personality firmware. However, either may occur at any point in time. Also, both may occur in which case the Device Number Error will take priority.

MPC Device Data Alert (1011)

Transmission Parity 000001

Parity error on data transmission.

Inconsistent Command 000010

All lock byte commands if illegal
lock byte number is specified.

Sum Check Error 000011

Sum check error on data written to the
controller.

Byte Locked Out 000100

Conditional write lock byte is referenced to
a lock byte which is nonzero (locked).

Error Correction Required 001001

EDAC Error Uncorrectable 001010

Sector Size Error 010001

Nonstandard Sector Size 010010

MPC Command Reject (1101)

Illegal Procedure 000001

Write controller main memory and write control
store when the controller is not in "Suspend"
mode.

Execute control store microprogram and initiate
read/write data transfer IDCW not preceded by
special controller command IDCW.

If switch 14 is not set, the error interrupt microprogram will take the following actions:

- a. Safestore in a fixed main memory area (to be defined) the current contents of all pertinent hardware registers.
- b. Terminate all existing activity in progress, including device movement. This must be evaluated and implemented on a device type basis. The execution of an active channel program (DCW list) will be aborted.
- c. Reset the error interrupt level, and return the controller to normal operation (that is, waiting for command from central system).

The occurrence of the error interrupt will force the "operational-in" line of the PSI interface to the external system to revert to the "nonoperational" state. This line will stay in the "nonoperational" state until the "error interrupt in progress" state is reset by the microprogram.

Detection of Error Interrupt Sequence by External User System

The external indication that the controller has taken an error interrupt is the dropping of the "operational-in" line of the PSI interface to the external system. This line will be down for the duration of time the controller is in the "error interrupt in progress" state, which is a function of how many microinstructions must be executed by the error interrupt microroutine. As an order of magnitude, it can be assumed the "operational-in" line will be down for approximately 15 microseconds. Repeated error detections will result in repeated error interrupts, and the PSI adapter in the IOM will detect the PSI "operational-in" line dropping if a channel program (DCW list) is currently being executed for any one of the eight logical channels of the PSI. The adapter will generate a status storage, and mask the logical channel.

ASCII CHARACTER SET ON MULTICS

	0	1	2	3	4	5	6	7
000								BEL
010	BS	HT	NL	VT	NP		RRS	BRS
020			HLF		HLR			
030				MC				
040	Space	!	"	#	\$	%	&	'
050	()	*	+	,	-	.	/
060	0	1	2	3	4	5	6	7
070	8	9	:	;	<	=	>	?
100	@	A	B	C	D	E	F	G
110	H	I	J	K	L	M	N	O
120	P	Q	R	S	T	U	V	W
130	X	Y	Z	[\]	^	_
140	`	a	b	c	d	e	f	g
150	h	i	j	k	l	m	n	o
160	p	q	r	s	t	u	v	w
170	x	y	z	{		}	~	

Multics Definitions:

NL	New Line (carriage return and line feed)
HLF	Half-Line Forward Feed
HLR	Half-Line Reverse Feed
RRS	Red Ribbon Shift
BRS	Black Ribbon Shift
MC	Mode Change
NP	New Page

MULTICS CHARACTER SET - BCD

Standard Character Set	Internal Machine Code	Octal Code	Hollerith Card Code	Standard Character Set	Internal Machine Code	Octal Code	Hollerith Card Code
0	00 0000	00	0	↑	10 0000	40	11-0
1	00 0001	01	1	J	10 0001	41	11-1
2	00 0010	02	2	K	10 0010	42	11-2
3	00 0011	03	3	L	10 0011	43	11-3
4	00 0100	04	4	M	10 0100	44	11-4
5	00 0101	05	5	N	10 0101	45	11-5
6	00 0110	06	6	O	10 0110	46	11-6
7	00 0111	07	7	P	10 0111	47	11-7
8	00 1000	10	8	Q	10 1000	50	11-8
9	00 1001	11	9	R	10 1001	51	11-9
[00 1010	12	2-8	-	10 1010	52	11
#	00 1011	13	3-8	\$	10 1011	53	11-3-8
@	00 1100	14	4-8	*	10 1100	54	11-4-8
:	00 1101	15	5-8)	10 1101	55	11-5-8
>	00 1110	16	6-8	;	10 1110	56	11-6-8
?	00 1111	17	7-8	'	10 1111	57	11-7-8
⊖	01 0000	20	(blank)	+	11 0000	60	12-0
A	01 0001	21	12-1	/	11 0001	61	0-1
B	01 0010	22	12-2	S	11 0010	62	0-2
C	01 0011	23	12-3	T	11 0011	63	0-3
D	01 0100	24	12-4	U	11 0100	64	0-4
E	01 0101	25	12-5	V	11 0101	65	0-5
F	01 0110	26	12-6	W	11 0110	66	0-6
G	01 0111	27	12-7	X	11 0111	67	0-7
H	01 1000	30	12-8	Y	11 1000	70	0-8
I	01 1001	'31	12-9	Z	11 1001	71	0-9
&	01 1010	32	12	←	11 1010	72	0-2-8
.	01 1011	33	12-3-8	,	11 1011	73	0-3-8
]	01 1100	34	12-4-8	%	11 1100	74	0-4-8
(01 1101	35	12-5-8	=	11 1101	75	0-5-8
<	01 1110	36	12-6-8	"	11 1110	76	0-6-8
	01 1111	37	12-7-8	!	11 1111	77	0-7-8

