


MAINTENANCE INSTRUCTIONS MODEL GT400

General Terminal Corporation





MAINTENANCE INSTRUCTIONS MODEL GT400

This document is issued for information only. Specifications, data, and information may change after the date of printing. Latest specifications, data, and information are available upon request and will be the subject of subsequent releases issued from time to time.

ORDER NO. 05007

FEB/1980

TABLE OF CONTENTS

			Page No.
1.	SPEC	IFICATIONS	2
	1.1	Basic System	2
	1.2	Standard Interface	2
	1.3	Options	2
2.	OPER	RATING INSTRUCTIONS	5
	2.1	Operator Controls, Front	5
	2.2	Keyboard and Code Set	5
	2.3	TV Monitor Controls	6
	2.4	Rear Panel Controls	8
	2.5	Initial Setup	9
	2.6	Special Function Code Set	11
	2.7	Polling Option	14
3.		DRY OF OPERATION	22
	3.1	Keyboard Assembly	22
	3.2	,	22
	3.3	Auxiliary Devices	26
	3.4	Video Monitor	26
	3.5	Printer Copy Mode Output	26
	3.6	Optional Buffered Printer Option	28
	3.7	Paging Option	28
	3.8	Time Sharing Option (TSO)	28
	3.9	HZ-2000	28
4.	SERV		30
	4.1	Mechanical Access to the Unit	30
	4.2	Video Monitor Adjustments	30
	4.3	Power Supply Adjustments	30
	4.4	Optional Jumpers	30
	4.5	Cable Assignments	33
	4.6	Ordering Replacement and Spare Parts	33
5.		UBLESHOOTING AND FAULT ISOLATION	35
	5.1	Model 400 Terminal Self Check	35
	5.2	Subassembly Functions	35
	5.3	Troubleshooting	36
	5.4	Fault Location	36
6.		WINGS	39
	6.1	Mnemonics List	39
	6.2	Schematic Main Logic including Power Supply	39
	6.3	Option Schematics	39
	6.4	Keyboard Schematics	39
7.		TS LIST	45
	ΔPPF	INDIX	Δ_1

TABLE OF CONTENTS — Continued

LIST OF FIGURES

Page No. Figure 1. General Terminal Corporation Model 400 1 Figure 2. ASCII Character Set 3 Figure 3. **Keyboard Layouts** 5 Figure 4. TV Monitor Controls 9 Figure 5. Rear Panel Controls 11 12 Figure 6. Current Loop Connection Figure 7. EIA RS-232 Signals and Connector Pins 13 Figure 8. Poll Sequence 19 Figure 9. Fast Select Sequence 20 Figure 10. Poll-Select Sequence 21 Figure 11. Display Block Diagram 23 Figure 12. Control Logic PCB 24 Figure 13. Power Supply Test Points 24 25 Figure 14. Serial Interface Block Diagram Figure 15. Memory Addressing 26 Figure 16. Keyboard Assemblies 27 Figure 17. Cover Removal 30 Figure 18. **PCB** Mounting 30 Figure 19. AC Input Selection 31 Figure 20. **Option Board** 32 Model 400 Series Name Plate 33 Figure 21. Figure 22. 36 Fault Location 39 Figure 23. Assembly to Schematic Reference Table




Figure 1 General Terminal Corporation Model 400

1. SPECIFICATIONS

The General Terminal Corporation 400 is a stand-alone alphanumeric display terminal for use in data entry and retrieval systems where a highly flexible interaction between man and machine is desired. The 400 utilizes micro-computer architecture to include as standard features; Full/Half Intensity, Reverse Video, Blink, Underscore, and Area Attributes.

1.1 BASIC SYSTEM

Power Domestic: 120 watts, 105-130 volts; 60 Hz

Export: 120 watts; 105-130, 210-260 volts; 50 Hz

Temperature Operating: 5° to 40°C

Storage: -30° to 70° C

Humidity 5% to 85% non-condensing

Dimensions, Terminal 13 inches high, 17 inches wide, 16 inches deep

 $(33 \text{ cm} \times 43 \text{ cm} \times 41 \text{ cm})$

Weight, Terminal 35 pounds (15.8 Kg)

Dimensions, Keyboard 3 inches high, 20 inches wide, 8 inches deep

 $(7 \text{ cm} \times 51 \text{ cm} \times 20 \text{ cm})$

Weight, Keyboard 10 pounds (4.4 Kg)
Screen Size 12 inch diagonal (30 cm)

Display Size 8-1/2 inches wide, 6 inches high (21 cm × 15 cm)

Characters/Line 80 Lines 25

Line Spacing 0.45 character height (11 mm)

Character Format 9×9 dot matrix Character Spacing 0.4 character width

Character Size 0.08 × 0.19 inch nominal (2 mm × 5 mm)
Character Repertoire 64 ASCII Standard, 95 ASCII Optional

Refresh Rate Domestic: 60 times a second Export: 50/60 times a second ±0.5 Hz, Line Synchronized

Export. 50/00 times a second)

Cursor Non-destructive blinking underscore

Transmit Data Character by character as entered by the keyboard,

or block transmission.

1.2 STANDARD INTERFACE

The Asynchronous Serial Interface is a multi-purpose serial data interface which provides maximum flexibility in operator switch selectable data rates, and operation modes that can be applied to allow operation under a wide variety of serial data input and output situations. A panel at the rear of the display contains switches and connectors that allow the operator to match both the standard EIA RS232C voltage interface and the teletype-writer compatible 20/60 mA current loop interface for serial communications and computer interfaces.

The operator selectable functions include the following:

- 1. Sixteen data rates 50, 75, 110, 134.5, 150, 200, 300, 600, 1,200, 1,800, 2,400, 3,600, 4,800, 7,200, 9,600, 19,200 bits per second
- 2. An external TTL-clock input
- 3. Local Copy
- 4. Ten or eleven bit code selection (one or two stop bits)
- 5. Odd, Even, Mark or Space Parity
- 6. Normal or strapped Request-to-Send
- 7. Normal or Reversed Video
- 8. 20 and 60 Ma teletypewriter compatible current loop interface
- 9. EIA RS 232 C Interface
- 10. Secondary Channel enable
- 11. Secondary Channel Inversion
- 12. Character Mode reset request-to-send on EOT or CR
- 13. Message Last Character of EOT or ETX
- 14. Area Last Character of EOT or ETX

GT400

BITS			BIT	S 7, 6, 5				
4, 3, 2, 1	000	001	010	011	100	101	110	111
0000	NULL	DLE	SPACE	0	@	р	r — — -	- — — — р
0001	SOH	DC1	1	1	Α	o O	ı a	q
0010	STX	DC2	"	2	В	R	b b	r
0011	ETX	DC3	#	3	С	S	c	s
0100	EOT	DC4	\$	4	D	Т	d	t
0101	ENQ	NAK	%	5	E	U	e	u
0110	ACK	SYN	&	6	F	V	l f	v
0111	BELL	ETB	/	7	G	W	g	·w
1000	BSP	CAN	(8	Н	X	h	x
1001	HZ. TAB	EM)	9	. 1	Υ	i	У
1010	LINE FEED	SUB	*	:	J	Z	ı ı j	z
1011	V.TAB	ESC	+	;	Κ	[k	{
1100	ERASE SCRN	FS	,	<	L	\	!	ł
1101	CARR. RET.	GS	_	=	M]	m	}
1110	SO	RS	•	>	N	↑	l n	~_
1111	SI	US	/	?	0	←	l o L — — –	RUE

THE AREA ENCLOSED BY DASHED LINES REPRESENT LOWER CASE CODES WHICH ARE DISPLAYED AS UPPER CASE CHARACTERS WHEN THE LOWER CASE OPTION IS NOT INSTALLED.

Figure 2 ASCII Character Set

1.3 OPTIONS


- Upper/Lower case keyboard with 8 Function keys, or Upper/Lower case keyboard with 24 Function keys
- Serial unbuffered Printer option
- Fully buffered Printer Interface
- Polling
- Synchronous Communications Interface
- National Character Sets
- Paging (2 or 3 pages)
- Time Sharing Option (TSO)
- Hazeltine 2000 Emulation (HZ2000)

2. OPERATING INSTRUCTIONS


Before using your Model 400 terminal On Line, we suggest that this section be read and understood.

2.1 OPERATOR CONTROLS, FRONT

Operator controls and indicators which are located on the front of the terminal and on the keyboard assemblies are shown in Figure 3 and described below.



Model 400/4 STANDARD KEYBOARD WITH 8 FUNCTION KEYS



Model 400/5 OPTIONAL KEYBOARD WITH 24 FUNCTION KEYS

Figure 3 Model 400 Keyboard Layouts

 POWER — In the ON position, the terminal is in the operating state and an indicator contained within the switch is illuminated. In the OFF position, power is removed from the terminal. After the switch is turned ON, a 30 second warm-up period is required before operating the terminal. LINE/LOCAL — Selects either local or on line mode of operation. In LOCAL, data and control are provided by the keyboard. The unit is automatically configured in the LOCAL COPY mode and no data is transmitted to the interface. In ON LINE, data flow to and from the terminal is permitted. The integral LED is illuminated to indicate the ON LINE position.

2.2 KEYBOARD AND CODE SET

The 400 terminal is controlled by a 7-bit ASCII code set, Figure 2, generated by the two keyboards shown in Figure 3, or received over the data line.

The 64 ASCII codes from 040g through 137g are entered into memory when received from the data line or from the keyboard (Local Copy). With the exception of the space code (040g); all of these codes result in the display of a character on the screen.

The 31 ASCII codes from 140₈ through 176₈ (lower case), are stored in memory when received and are displayed as upper case characters when the lower case option is not installed.

LINE
FEED

LINE FEED - (from data line or from keyboard) — The LINE FEED command causes the cursor to move down one line.

RETURN

RETURN - (from data line or from keyboard) — The carriage RETURN key places the cursor at the beginning of the line, (left margin).

DEL

DELETE - (from keyboard) — The DELETE key causes a rubout code (all ones) to be transmitted, no cursor movements occur and no character enters memory. Rubout codes received from the data line are ignored.

REPT

REPEAT - (from keyboard) — The REPEAT key, when held down while any other key is depressed, causes that character or function to be repeated at a rate of 10 characters per second.

BRK

BREAK - (from keyboard) — Depressing the BREAK key forces a "space" condition on the data line as long as the key is depressed.

SHIFT

SHIFT - (from keyboard) — The SHIFT key enables keyboard generation of symbolic characters (!, &, etc.). Lower case alphabetic characters will be generated by this keyboard when CAPS LOCK is not enabled.

CTRL

CONTROL - (from keyboard) — Depression of the CONTROL key allows the control code to be generated by the keyboard.

ESC

ESCape - (from keyboard) — The ESCape key generates the ASCII code 0238. It is used as an introducing character for special functions defined in Section 2.6.

F1

Function keys transmit the code sequence defined in Section 2.6. These codes have no effect when received by the terminal.

^oBLOCK

The BLOCK key switches the terminal transmit mode between character by character transmission and block transmission.

^OCAPS ONLY CAPS ONLY prevents the keyboard from generating lower case alphabetic characters only. All other functions are normal including the use of the shift key. CAPS ONLY mode is indicated by the illumination of an LED.

TAB

The TAB key causes the cursor to advance, in Block Mode, to the beginning of the next unprotected field. If protected data is not present on the screen, the cursor will advance to the first position of the next line. When the terminal is on line in Character Mode and the TAB key is pressed a control I will be transmitted.

BACK TAB In Block Mode the BACK TAB Key causes the cursor to back to the beginning of the previous unprotected field. If no protected data is present on the screen, the cursor will return to the beginning of the previous line. In Character Mode CSI Z will be transmitted. See Transmit Code, Section 2.6.

ERASE FIELD In Block Mode the ERASE FIELD key will erase that portion of the field where the cursor is resident. If EF was used to modify the ERASE FIELD extent, then the entire field will be erased. If EF was not used, then only that portion from the cursor position to the end of the field will be erased. When protected data is not present on the screen, then that portion of the current line defined by EF will be erased. In Character Mode CSI N will be transmitted when the ERASE FIELD key is pressed. See Section 2.6.

ERASE PAGE In Block Mode the ERASE PAGE Key will erase that portion of the screen specified by the ED function (Section 2.6). If ED was previously used, the ERASE PAGE will clear the entire screen, otherwise only the area from the cursor through the end of the screen will be erased. In Character Mode, CSI J will be transmitted when the ERASE PAGE Key is pressed.

BSP

In Block Mode the BSP key will backspace the cursor one position except when this would place the cursor in a protected area. In this event, the cursor will not be moved. In Character Mode the BSP key will transmit a control H.

XMIT

In Block Mode will either transmit the screen as defined by DAQ or if modified by SM, it will transmit a transmit header. In Character Mode pressing the XMIT key will result in transmission of the screen of data as above unless SM modified the XMIT function in which case CSI h will be sent. See Section 2.6.

ICO

In Block Mode the IC key enables the insert Character Mode. When a displayable character key is pressed, data to the right of the cursor position is moved to the right one position and the new character is inserted at the cursor position. The number of characters to the right and below the cursor which will be moved by Insert Character are determined by the SEM function (Section 2.6). Striking the IC key again disables the mode. In character Mode the IC key transmits CSI 4 h.

DC	In Block Mode the Delete Character key will erase the character at the cursor position and move the data to the right and below the cursor one position to the left. SEM (Section 2.6) again determines how many characters will move for this operation. In Character Mode the DC key transmits CSI P.
IL	In Block Mode the Insert Line key causes the data on the line specified by the cursor to move down one line. In addition, lines below the cursor also move down limited by the SEM function (Section 2.6). The last line of this area will be lost. In Character Mode, CSI L will be transmitted when the IL key is pressed.
DL	The Delete Line key has the opposite effect as the IL key including the limitations posed by the SEM function except that the data on the line which contains the cursor is lost. In Character Mode CSI M will be transmitted.
CURSOR KEYS	
action p	owing 5 cursor keys act to place the cursor in an incremental manner. Should this lace the cursor in a protected area, AUTOTAB will immediately move the cursor ght and down to the first unprotected space encountered.
НОМЕ	In Block Mode the HOME key places the cursor in the first position on the top line. In Character Mode the HOME key transmits CSI H.
<u>†</u>	In Block Mode the \uparrow key moves the cursor one line above its previous location. In Character Mode, the \uparrow key transmits CSI A.

In Block Mode the ← key moves the cursor one character to the left of its previous position. In Character Mode this key transmits CSI D.

The above 4 keys (↑, ↓, →, ←) will move beyond the edges of the screen, i.e., cursor right

vious location. In Character Mode this key transmits CSI C.

In Block Mode the ↓ key moves the cursor one line below its previous location.

In Block Mode the → key moves the cursor one character to the right of its pre-

The above 4 keys $(\uparrow, \downarrow, \rightarrow, \leftarrow)$ will move beyond the edges of the screen, i.e., cursor right on the 80th position of the First line will place the cursor on the position of the Second line. In Character Mode cursor down on the bottom line will cause the screen to roll up one line leaving the cursor on the bottom line rather than placing the cursor on the top line as it would in Block Mode.

2.3 TV MONITOR CONTROLS

The two operator controls which affect the TV monitor presentation are located on the underside of the front left corner of the terminal assembly as shown in Figure 4.

2.3.1 Intensity

Allows adjustment of the brightness of the characters displayed.

In Character Mode this key transmits CSI B.




Figure 4 Model 400 TV Monitor Controls

2.3.2 Contrast

Allows adjustment of the contrast to provide image density control.

2.4 REAR PANEL CONTROLS

Interface controls, located on the rear of the terminal, provide for customer interface connection and determination of related functions (data rate, parity, etc.), for the serial asynchronous EIA or current loop interface.

2.4.1 Speed Select

These four switches select one of the sixteen asynchronous data rates from 50 to 19,200 baud.

2.4.2 Parity

The parity switches determine both the transmit and the receive parity. In the EVEN position, the transmit character parity bit is selected to make the number of marking bits in the character even. The switch also configures the receive parity checking logic to check for EVEN parity. In ODD parity the transmitter transmits ODD parity and the receiver checks for ODD character parity. In MARK parity the transmitter always sends a marking bit for parity and the receiver does not check for parity. In Space parity the transmitter always sends a spacing bit for parity and again the receiver does not check for parity.

2.4.3 Local Copy

The local copy switch when on routes transmitted data back to the receiver in addition to sending it to the CPU. In the off position the transmitted data will appear on the screen ONLY when the CPU echoes it back. The OFF POSITION should be used for Block Mode.

6.1 MNEMONICS LIST

Mnemonics	Definitions	РСВ	Sheet	Schematic Location	PCB Chip Location
ABØ	ADDRESS BUS (TRI STATE)	CONT	4	C6	K4
AS20	POLLING ADDRESS SWITCH 2 BIT Ø	CONT	4	A2	A2
BELL	RING BELL	CONT	4	А3	J5
BELLF	BELL FREQUENCY	CONT	7	Α7	E10
BLANK	FIELD BLANK FUNCTION	CONT	3	В6	F6
BLINKF	BLINK FUNCTION	CONT	3	В6	F6
BMS	BUFFER MEMORY SELECT (SCRATCH PAD)	CONT	6	А3	H5
BR	BAUD RATE (ASYNCHRONOUS)	CONT	2	C3	J9
BRK	RECEIVED BREAK DETECTED	CONT	2	C1	H12
BRKS	BREAK SENSED	CONT	2	A8	J12
BUSAK	REQUESTING DEVICE NOW HAS μP BUS	CONT	4	D7	J7
BUSRQ	ADDRESS BUS REQ. FROM EXT. DEVICE	OPT	4	D8	J4
CAPLOCK	KBD CAPS LOCK KEY	KBD	2	C5	J2
CCOMP	CURSOR COMPARE	CONT	4	C2	Ć6
CD	CARRIER DETECT (TTL)	CONT	2	D6	L10
CLEAR TO SEND	EIA CLEAR TO SEND	CONT	2	C6	J1
CLOCK	12.012 MHz CLOCK	CONT	7	D7	A10
COMPB	COMPOSITE BLANKING	CONT	7	В6	E8
COPYE	LOCAL COPY SWITCH	CONT	2	B4	К9
CPLKEN	KBD CAPS LOCK ENABLE	CONT	2	C5	J2
CPLK LED	KBD CAPS LOCK LED	CONT	2	C5	J2
CP2	DOT TIME CLOCK	CONT	7	D6	Α9
CT1	CURSOR BLINK TIME 1	CONT	7	A 7	E10
CTS	CLEAR TO SEND (TTL)	CONT	2	C6	K12
CURUB	CURSOR UNDERBAR	CONT	3	C 7	E6
DATA TERMINAL READY	EIA DATA TERM. READY	CONT	2	В6	L11
DATA SET READY	EIA DATA SET READY	CONT	2	C6	J1
DBØ	DATA BUS, BIDIRECTIONAL, TRISTATE	CONT	4	C6	M5
DCCD	DAISY CHAIN CARRIER DETECT	CONT	2	D6	K12
DCCTS	DAISY CHAIN CLEAR TO SEND	CONT	2	C6	K12
DCDSR	DAISY CHAIN DATA SET READY	CONT	2	C6	K12
DCDTR	DAISY CHAIN DATA TERM. READY	CONT	2	В6	J3
DCLKC	DOT CLOCK	CONT	7	C6	A12
DCRD	DAISY CHAIN EIA RECEIVED DATA	CONT	2	D6	K12
DCRTS	DAISY CHAIN REQUEST TO SEND	CONT	2	В6	J3
DCSCTS	DAISY CHAIN SEC. CLEAR TO SEND	CONT	2	A7	M12
DCSRC	DAISY CHAIN SYNC. REC. CLOCK	CONT	2	C 7	M12
DCSRTS	DAISY CHAIN SEC. REQ. TO SEND	CONT	2	A6	J3
DCSXC	DAISY CHAIN SYNC. XMIT CLOCK	CONT	2	C7	M12
DCTXD	DAISY CHAIN XMIT DATA	CONT			
DCTXD	DAISY CHAIN XMIT DATA	CONT	2	B8	J3

2.4.4 Stop Bits

The 1/2 stop bit switch determines the number of bits transmitted by the terminal to be either 10 or 11 (1 stop bit, or 2 stop bits). If the correct configuration is not known select 2 stop bits.

2.4.5 Request-To-Send

The R-T-S switch allows the Request-to-Send signal generated within the terminal and used on the EIA interface to be permanently on (RTS ON) or to cycle as each character is transmitted (RTS Normal). RTS On position is used primarily on a full duplex network and when using the current loop interface.

2.4.6 Normal/Reversed Video

This switch determines the presentation of all data on the screen. In NORM position all characters appear as white dots on a black background. In REV position all characters appear as black dots on a white background. The SGR code sequence (see Section 2.6) alters this selection by complimenting the effect of this switch setting each time it is received.

2.4.7 Secondary Channel ON/OFF

This switch when on causes a transmitted BREAK to be sent on the secondary channel and causes the receiver to monitor the secondary channel for a received BREAK. When off BREAK information is communicated on the primary channel.

2.4.8 Secondary Channel NOR/INV

This switch determines the polarity of the BREAK signal when the secondary channel is used. In NOR position BREAK carries the same polarity as any other EIA control signal. In INV position BREAK has the same polarity as EIA data signals.

2.4.9 INT. CLK./EXT. CLK

This switch in the INT. CLK. position allows one of the sixteen data rates to be selected. In EXT. CLK. position the interface will operate at the data rate determined by the external TTL clock supplied. The external clock operates at 16 times the rate desired, and has a maximum data rate of 20,000 baud.

2.4.10 EOT/CR-EOT

This switch determines the point at which the Request-to-Send signal is reset while transmitting the character mode. The RTS signal will be reset after transmitting either the Carriage Return Code or the EOT Code typed, or only when the EOT code is typed.

2.4.11 EOT/ETX (Field)

This switch determines which character (EOT or ETX) will be transmitted at the end of a Field. If the switch is on, an EOT will be sent. This operation occurs only in Block Mode.

2.4.12 EOT/ETX (Page)

This switch determines which character (EOT or ETX) will be transmitted at the end of the Page. If the switch is on an EOT will be sent. This operation occurs only in Block Mode. When the end of a field and the end of a page coincide, only one EOT or ETX will be sent and it is determined by this switch.

2.4.13 EIA

The molex connector (Figure 7) provides the I/O termination for use with a General Terminal Corporation supplied optional cable. The cable is designed to be attached to a modem, however it may be used directly with a computer modem interface. The 400 EIA interface specifications comply with EIA RS 232C and CCITT V24 standards.




Figure 5 Rear Panel Controls


2.4.14 Current Loop Terminal Strip

A 7 pin barrier terminal strip is provided to interconnect with the current loop interface. Either Full or Half Duplex operation may be used at either 20 or 60 Ma. The source of the current is external to the 400. Figure 6 illustrates both Full and Half Duplex connections.

2.5 INITIAL SETUP

At the start of any operating period, we recommend that you follow these procedures before turning the terminal on line.

 Set the LINE/LOCAL switch to LOCAL, POWER switch to ON. The Power switch will then illuminate and approximately 30 seconds later a blinking cursor will appear on the screen.



FULL DUPLEX




Figure 6 Model 400 Current Loop Connection

EIA RS-232C Name	CCITT V-24 Name	Description	Printer EIA Pin No.*	Modem EIA Pin No.**	MOLEX Pin No.	Comments
ВА	103	Data transmitted from terminal	-	2	1	Logical "1" = OFF = -12V Logical "0" = ON = +12V 300-ohm source impedance.
CA	105	Request to send signal from terminal	-	4	2	Goes high (+12V) when the terminal is ready to transmit.
СВ	106	Clear to send signal to terminal	-	5	3	Must be high to allow terminal to send; is supplied by a modem.
ВВ	104	Data transmitted	_	3	4	Logical "1" = OFF = –5V to –25V
		to terminal				Logical "0" = ON = +5V to +25V
						6.8K ohm load impedance
CF	109	Carrier present signal to terminal	_	8	5	Must be high to allow terminal to receive; is supplied by a modem.
CD	108.2	Data terminal ready signal from terminal	_	20	8	Goes high (+12V) when terminal is on LINE; is low when terminal is in LOCAL mode.
		External clock input at TTL logic level	-	_	10	For use with RECEIVE RATE selector switch in EXT position.
АВ	102	Signal ground	7	7	12	
СС	107	Data set ready	-	6	7	Must be high to allow terminal to operate; is supplied by a modem.
SCF	122	Secondary channel Carrier Present		12	6	Received Break when Secondary Channel is enabled.
SCA	120	Secondary Channel Request to Send		19	9	Transmitted Break when Secondary Channel is enabled.
BB*	104	Data to printer	3	_	11	Copy Mode Output (Print Data)
CB*	106	Clear to send	5	_	-)	These signals are connected
CC*	107	Data set ready	6	_	-}	to the printer's data
CF*	109	Carrier present	8	_	_ ,	terminal ready signal.
CD*	108.2	Data terminal ready	20		_	

^{*}Optional Cable assembly 03157-G02

Figure 7 EIA RS-232 Signals and Connector Pins

^{**}Optional Cable assembly 00692-G02

- Check front and rear panel switches for proper position (data rate, parity, etc.).
- Type a message and see that it is correctly written on the screen. Exercise all functional keys to insure correct operation.
- Adjust INTENSITY and CONTRAST controls for your viewing comfort.

2.6 SPECIAL FUNCTION CODES

2.6.1 CRT Functions on Receive of Control Sequences

The following code sequences make use of the following multicode mnemonics.

APC = ESC ← APPLICATIONS PROGRAM COMMAND CSI = ESCCONTROL SEQUENCE INTRODUCER DCS = ESC P**DEVICE CONTROL STRING** ST = ESC \ STRING TERMINATOR Pn NUMERIC VALUE FROM COLUMN 3 (Ø THROUGH ?) WHEN NOT USED, DEFAULT VALUE OF Ø IS USED WHERE $\emptyset \equiv 1$ Ps NUMERIC VALUE FROM COLUMN 3 (Ø THROUGH ?) WHEN NOT USED, DEFAULT VALUE OF Ø IS USED

NOTE: SPACES SHOWN ARE FOR CLARITY ONLY — THE SEQUENCE DOES NOT CONTAIN SPACE CODES.

Cursor Controls

				
CUP CUU	HOME CURSOR UP		CSI H CSI Pn A	UP Pn LINES
CUD	CURSOR DOWN		CSI Pn B	DOWN Pn LINES
CUF	CURSOR RIGHT		CSI Pn C	RIGHT Pn SPACES
CUB	CURSOR LEFT		CSI Pn D	LEFT Pn SPACES
BS	BACK SPACE			LEFT ONE SPACE
CNL		IE	CSI Pn E	TO LEFT MARGIN DOWN
				Pn LINES
CPL				TO LEFT MARGIN UP Pn LINES
CR	CARRIAGE RETU	RN	CONTROL M	TO LEFT MARGIN CURRENT LINE
LF	LINE FEED		CONTROL J	DOWN ONE LINE OR DOWN ONE LINE AND TO LEFT MARGIN (SEE SET MODE)
CUP	DIRECT CURSOR (CURRENT PAGE)		CSI Y;XH	WHERE Y IS IN THE RANGE OF 1 TO 24 LINES X IS IN THE RANGE OF 1 TO 80 CHARACTERS
	DIRECT CURSOR (MULTI-PAGE UN		CSI Y;Xf	WHERE Y IS IN THE RANGE OF 1 TO 50 OR 75 X IS IN THE RANGE OF 1 TO 80 CHARACTERS
	SCROLL UP SCROLL DOWN NEXT PAGE PREVIOUS PAGE	MULTI-PAGE UNITS	CSI Pn S CSI Pn T CSI Pn U CSI Pn V	

<u>Tab</u>			
CHT	HORIZONTAL TAB	CSI Pn I	FORWARD TAB Pn TAB STOPS
HT	HORIZONTAL TAB	CONTROLI	FORWARD TAB ONE FIELD
			OR LINE
CT	COLUMNAR TAB	ESC I	SET COLUMNAR TAB STOP
			(10 MAXIMUM)
CBT	BACK TAB	CSI Pn Z	BACK TAB Pn FIELDS OR
			LINES
RCT	RESET COLUMNAR TABS	CSI 3 g	RESETS ALL COLUMNAR TAB
			STOPS

NOTE: IF PROTECTED DATA IS NOT PRESENT, TAB FUNCTIONS ARE PERFORMED ON A LINE BASIS.

_			nctions	
_	raca	- 1 I I	ictione	
_	Iasc	ıuı	ICLIOIIS	

EF	ERASE FIELD OR LINE	CSI Ps N	Ps = Ø ERASE FROM CURSOR TO END Ps = 2 ERASE ENTIRE FIELD OR LINE
ED	ERASE SCREEN	CONTROL L OR CSI Ps J	Ps = Ø ERASE FROM CURSOR TO END Ps = 2 ERASE ENTIRE SCREEN

NOTE: SEE SET MODE/RESET MODE FOR MODIFICATION TO ABOVE. IF SET MODE ERASE PROTECTED DATA PRECEDES THE ABOVE PROTECTED DATA WILL BE ERASED.

Edit

	INSERT CHARACTER MODE		SEE SET MODE
DCH	DELETE CHARACTER	CSI Pn P	DELETE Pn CHARACTERS
DL	DELETE LINE	CSI Pn M	DELETE Pn LINES
IL	INSERT LINE	CSI Pn L	INSERT Pn LINES

NOTE: THE END OF THE AREA AFFECTED BY THE ABOVE EDIT FUNCTIONS IS DETERMINED BY SET EDIT EXTENT.

SEM	SET EDIT EXTENT	CSI Ps Q	Ps = Ø EDIT IN PAGE
			Ps = 2 EDIT IN FIELD OR LINE

Display

SGR	SELECT GRAPHIC MODE	CSI Ps m	Ps = Ø NORMAL
			Ps = 4 UNDERLINE
			Ps = 5 BLINK
			Ps = 7 REVERSE THE MEANING
			OF THE REVERSE VIDEO
			SWITCH
			Ps = 8 SECURITY FIELD (NOT
			DISPLAYED)

Display (Continued)

PROTECT

Mode Control

The set mode sequence (CSI Ps h) selects the following modes and the reset sequence (CSI Ps) resets the mode.

Ps = 2	LOCK THE KEYBOARD AND DISABLE AUTO TAB
Ps = 3	ENTER CONTROL REPRESENTATION MODE (RESET REQUIRES ESC
	CSI 3)
Ps = 4	INSERT REPLACE MODE
Ps = 5	STATUS REPORTING MODE
Ps = 6	MODIFY ERASE FUNCTION TO ERASE PROTECTED DATA (ERASURE
	MODE)
Ps = 12	CHARACTER MODE
Ps = 15	MULTIPLE AREA TRANSMIT MODE
Ps = 16	TRANSMIT TERMINATION MODE
Ps = 17	SELECTED AREA TRANSMIT* MODE
$P_{s} = 19$	EDIT IN MEMORY (PAGED UNITS ONLY)
Ps = 20	NEW LINE MODE
Ps =	CARRIAGE RETURN (CR) NEW LINE MODE
Ps = =	XMIT REQUEST MODE
Ps =	PRINT COPY MODE
Ps = ?	TEXT EDIT MODE. When a Carriage Return code is received in TEXT EDIT
	MODE it is stored in memory, performed, and the remainder of line is
	erased. If Insert Character is then performed data is shifted to the right
	until the CR code reached position 80 when data on subsequent lines will
	be shifted.

^{*}To reset all selected field bits CSI p is required.

Transmit Control

DSR DEFINE STATUS REQUEST CSI Ps n Ps = 5 SEND DEVICE STATUS Ps = 6 SEND CURSOR ADDRESS FOR XMIT FORMATS SEE TRANSMIT SEQUENCES STOP TRANSMITTER CONTROL S RESTART TRANSMITTER CONTROL Q

2.6.2 Transmit Sequences

The following functions are transmitted in block or character mode.

KEY OR FUNCTION

SEQUENCES

F1 APC A ST EOT F2 APC B ST EOT

F24
CURSOR LOCATION
XMIT STATUS
Pa = Ø NORMAL

CSI Y;XR DCS Pa ; Pb ST EOT

APC X ST EOT

Pa = Ø NORMAL 2 PRINTER ERROR Pb = Ø PRINTER AND TERMINAL NOT BUSY

1 CRT BUSY 2 PRINTER BUSY

3 CRT AND PRINTER BUSY 8 COMMUNICATIONS ERROR

Block Mode Only

KEY OR FUNCTION

SEQUENCE

REQUEST XMIT

APC Z ST EOT (RECEIPT OF ESC S EOT WILL START THE TRANSMITTER)

TRANSMITTED.

Character Mode Only

KEY OR FUNCTION	SEQUENCE	REMARKS
ALPHAS NUMERICS PUNCTUATION & SYMBOLS	ASCII ALPHA CODE ASCII NUMERIC CODE ASCII CODE	
RETURN	CONTROL M	
LINE FEED ESC	CONTROL J CONTROL [
BACKSPACE	CONTROL H	
TAB	CONTROL I	
BACK TAB ERASE PAGE ERASE FIELD INS CHAR INS LINE DEL CHAR DEL LINE	CSI Z CSI J CSI N CSI 4 h CSI L CSI P CSI M	
HOME ↑ ↓ .→	CSI H CSI A CSI B CSI C CSI D	
XMIT BLOCK	CSI > h or XMIT CSI 12ℓ	CSI > h IF SET MODE ENABLED REQUEST XMIT. IF NOT, THE SCREEN OF DATA WILL BE

Printer Option Commands

PRINT PAGE CSI r PRINT FIELD CSI q

FILL PRINT BUFFER CSI P P ESC\DATA EOT

2.7 POLLING OPTION

Address Definition

The device address may take three forms; single address character, repeated single character address, or two character address. In all cases the address character(s) must range in value between 21₁₆ to 7E₁₆ (041₈ to 176₈) (1 to \sim). Address 20₁₆ (040₈) (SPACE) is reserved for BROADCAST POLL. All terminals on the same data line must use the same address form (single, repeated single, or two character address).

The switch bank located at A2 is used to set the first character address (7 bits, switch 1 is LSB) and to determine the number of address characters (switch 8 on for repeated single character address, switch 8 off for one or two character address). The switch bank located at A3 is used for the second address character. If A3 is set to all ones or all zeros single character address is implied.

Switch bank A2 can also be used as a test function by setting its switches to all ones or all zeros. This places the terminal in a monitor mode where it will receive and display all messages independent of address. In this mode the terminal will not transmit nor will it respond to any polls.

NOTE: Each time any address switch is changed the line/local switch must be cycled from line to local and back to line.

Broadcast Poll

If the host substitutes a space code (20₁₆, 040₈) for an address character then the terminals described below will receive the message but will not respond to the poll. On single address terminals and on repeated single address terminals (if the host sends two spaces) the broadcast text will be received and displayed. On terminals using two character address all will receive and display the broadcast text provided the host uses two space characters for address. If the host substitutes only one character with a space code then only some of the terminals will receive the data as described in the following example.

HOST ADDRESS CHARACTERS	RECEIVING TERMINAL
SPACE A	ALL TERMINALS WHICH USE A AS THE SECOND ADDRESS CHARACTER
A SPACE	ALL TERMINALS WHICH USE A AS THE FIRST ADDRESS CHARACTER
SPACE SPACE	ALL TERMINALS WHICH USE TWO CHARACTER ADDRESS

Polling Address with Printer Option

When the printer option is installed in a polled terminal an additional address character can be appended, following normal address character(s), to allow data to be directed to the CRT only, the PRINTER only, or to both. If the appended character is 1 (31₁₆ or 061₈) or not present the data will be received by the CRT only. If the character is 2 then the PRINTER only receives the data. If the character is 3 then both the CRT and the PRINTER will receive the data.




Figure 8 Poll Sequence ①

- 1. Assumes single text block and TRM reset
- 2. See Section 2.7 for address definitions
- 3. If nothing to transmit
- 4. Illegal Parameter, Parity Error in Poll or terminal not on-line
- 5. ETX or EOT depends upon setting of I-400 rear panel switches
- 6. Error recovery path
- 7. APC key (function key) struck




Figure 9 Fast Select Sequence

- 1. See Section 2.7 for address definitions.
- 2. End with ETX if ACK/NAK reply wanted. If status or cursor position report wanted, then end with ENQ.
- 3. End with EOT if no reply wanted.
- 4. The link is not broken after reply is sent. To resend data or xmit new data, simply xmit an STX followed by an ETX (or an EOT if reply to last block of data is not wanted).
- 5. No response if Broadcast. If reply expected, Error in addressing, missed ETX due to error or terminal not on-line.




Figure 10 Poll-Select Sequence

- 1. Can be any cursor positioning sequence
- 2. ETX or EOT determined by switch setting
- 3. APC key struck or if TRM set and XMIT key struck Fn = z
- 4. If nothing to transmit
- 5. See Note 4 on Fast Select Sequence Page
- 6. Error recovery path
- 7. Multiple text block path
- 8. See Section 2.7 for address definition
- 9. Host system times out

3. THEORY OF OPERATION

As an aid in maintenance of your Model 400 this section is provided to give the reader a basic feel for how their terminal functions. It is only intended as an aid in location of a problem to the sub-assembly level. Repair of subassemblies is not covered in this manual. This section is broken up into three parts; Keyboard Electronics, Logic Board Assembly, and TV Monitor.

The physical configuration consists of three major groups:

- TV Monitor
- Keyboard Switch Assembly
- Logic Board Assembly (Figures 12 and 13)
 - 1. Micro Processor
 - 2. Memory
 - 3. Video Logic
 - 4. EIA Drivers and Receivers
 - 5. Current Loop Drivers and Receivers

3.1 KEYBOARD ASSEMBLY

The keyboard assembly uses a fully encoded Capacitive Scan technique. Eight bit ASCII codes are created with each key stroke without the use of switch contacts of any kind. Rollover features are incorporated which allow proper generation of codes as keys are struck even though one or more other keys are held depressed. Documentation on the keyboard will be found in the appendix.

3.2 CONTROL LOGIC PRINTED CIRCUIT ASSEMBLY (Figures 12 and 13)

The Control Logic PCB contains most of the components comprising the terminal.

3.2.1 Power Supply Portion

The Model 400 power supplies are contained on the Control Logic PCB and consist of four +5V supplies, a +12V supply, a -12V supply, and a +15V supply. Each supply except for the +15V supply has been implemented using 3 pin monolithic regulators. The +15V supply uses a conventional pass transistor in addition to the 3 pin monolithic regulator in order to provide sufficient power for the separate sync. TV monitor. Figure 13 indicates the test points for each supply output.

3.2.2 Interface Electronics Portion

The interface electronics provides a 20/60 mA teletypewriter compatible current loop interface and an EIA RS232C compatible interface. Both operate in an asynchronous serial mode. EIA RS232C connector pin assignments and signal levels are defined in Figure 7. Both full and half duplex modes of operation are available. In addition, Mark, Space, Even, or Odd parity, the eighth bit, can be selected by the operator. Data rates are operator selectable. Eleven or ten bit code length at all data rates is also switch selectable.




Figure 11 Display Block Diagram

The asynchronous serial interface consists of a transmitter (parallel to serial converter) and a receiver (serial to parallel converter), (see Figure 14). Parallel data generated by the keyboard is converted by the transmitter to a serial bit stream. The bit stream is appended with a start bit, parity bit, and either one or two stop bits (10 or 11 unit code) prior to presentation at the transmit output.

Serial data at the receive input is stripped of start and stop bits, after which the parity bit is checked against the character parity and the status of the parity selection switch. The receiver converts the seven bit serial code to parallel, and forwards the character to memory.

Schematic diagrams of the I/O electronics and keyboard electronics are contained in the Appendix.




Figure 12 Control Logic PCB




Figure 13 Power Supply Test Points




Figure 14 Serial Interface Block Diagram

3.2.3 Timing and Control Electronics

The timing and control logic provides complete timing for the display. The basic clock (24.024 MHz crystal oscillator) is used to provide the character dots to the video monitor. A divide by fourteen counter converts the basic clock to character clock. This clock is divided by 106 to form the character time (106 characters per line). The character is then divided by 10 for 10 slices per character line. Last in the chain is a divide by 25 for 25 lines per screen. The character and line portions are used as memory address while refreshing the screen. In addition, other timing signals are derived from the basic clock to drive the read only memory (ROM) timing, vertical and horizontal sync for the monitor, and form the data rates used in the serial interface.

3.2.4 Memory

Memory in the standard Model 400 terminal consists of Program Memory (PROM), Data Memory (RAM), and Scratch Pad Memory (RAM). Optionally, these memories may be expanded individually through the use of an option board, see Figure 11. In all cases these memory elements are attached to the microprocessor's bus and are addressed by the microprocessor. Figure 15 illustrates the address assignments for each of these elements.

<u>ITEM</u>	HEX ADDRESS	OCTAL ADDRESS	DECIMAL ADDRESS
Program Memory	0 to 0FFF	0 to 7777	0 to 4095
Scratch Pad Memory	3200 to 32FF	31,000 to 31,400	12,800 to 13,055
RAM*	3800 to 3FFF	34,000 to 37,777	14,366 to 16,383
*Portion used for Display Memory	3830 to 3FFF	34,060 to 37,777	14,384 to 16,383
Optional Data Memory	4000 to 4FFF	40,000 to 47,777	16,384 to 20,479
Opticnal Program Memory	5000 to 5BFF	50,000 to 50,600	20,480 to 23,551
Optional Scratch Pad	5F00 to 5FFF	57,234 to 57,634	24,320 to 24,575

Figure 15 Memory Addressing

3.2.5 Microprocessor

The microprocessor used to control all operations of the terminal is implemented using the Z80 CPU chip, the PIO (Parallel Input-Output) chip, and the CTC (Counter Timer) chip. Functional descriptions including specifications and the instruction set is included in the Appendix.

3.2.6 Video Logic

The line counter and the character counter from the Main timing chain provide alternate addressing to the display memory RAM. Video access to the display memory is allowed at all times except when the microprocessor updates the display memory.

Data is retrieved from memory for display, character by character at the video rate. The low order 5 bits from memory address the character generator PROMS. Bits 5 and 6 are decoded to enable either the upper case or the lower case character generator.

Field attribute characters (bit 7 = 1) are fully decoded to enable Half Intensity, Blink, Reverse Video, Underscore, and Blanking (Security Fields).

The output of the character generator PROMS consist of 5 dots and a control bit. The dots are presented to a serial shift register while the control bit is used to determine the shift mode of the shift register. If the control bit is a zero the dots associated with it are shifted out to the monitor ½ bit time earlier causing the presentation of those dots to be shifted to the left of their normal position. The presentation is thereby enhanced and produces effectively a 9 X 9 Matrix rather than a 5 X 9 Matrix.

3.3 AUXILIARY DEVICES

The Model 400 is equipped with an Infotone which sounds an audible tone when a bell code is received.

3.4 VIDEO MONITOR

The separate sync video signals generated on the control PCB are channeled to the video monitor. Detailed information on the video monitor is contained in the monitor manufacturer's maintenance manual.

3.5 PRINTER COPY MODE OUTPUT

Through the use of the optional EIA Cable Assy. PN 03157-G01 an EIA output is provided for printer operation. In Line Mode, Local Copy OFF, and Character Mode, receive data is sent to the printer at EIA levels and at the data rate of the receiver. Keyboard data arrives at the printer by virtue of the host system echoing the data.

In Line Mode, Local Copy ON, and Character Mode, keyboard and receive data are both sent to the printer at EIA levels and at the same rate as the receiver.

In Line Mode, Local Copy ON, and Block Mode, both received data and transmitted data are sent to the printer.


In Line Mode, Local Copy OFF, and Block Mode, only received data is sent to the printer.

In Local Mode data is inhibited from being sent to the printer.

The Copy Mode function is enabled and disabled by use of the Set Mode and Reset Mode function commands, see Section 2.6.1.



Model 400/4 Keyboard



Model 400/5 Keyboard

Figure 16 Keyboard Assemblies

3.6 OPTIONAL BUFFERED PRINTER OPTION

Two optional printer interfaces are available for the Model 400. Assembly 03278-GO1 provides serial output at EIA Levels and data rates independent of the receiver data rate. Assembly 03278-GO2 provides a parallel output which is slaved to the printer busy signal. Both printer interfaces allow print page and print field functions. If either interface is installed in a polled terminal they may be addressed separately as defined in Section 2.7. The Print Page and Print Field function commands are shown in Section 2.6.1.

3.7 PAGING OPTION

Two versions of the Paging Option are available on the Model 400. One version provides one additional page of memory; the other version provides two additional pages of memory for a maximum of three pages. The additional commands offered with the Paging Option are as follows:

Scroll Up Moves contents of memory up a specified number

of lines.

Scroll Down Moves contents of memory down a specified number

of lines.

Next Page Moves contents of memory to the next page(s) and

places cursor on the first unprotected position of the

next page.

Previous Page Moves contents of memory to the previous page(s) and

places cursor in HOME or the first unprotected position

of the page.

Form Feed Moves contents of memory to the next page, erases

page, and places cursor in HOME position.

An additional feature of this option is Edit Boundary Mode (EBM). EBM enables the user to edit through line and page boundaries when editing in entire memory is required.

3.8 TIME SHARING OPERATION (TSO)

The TSO Option features the following characteristics:

In Character Mode operation the terminal is in the receive state until a key is struck. The terminal leaves the transmit state when an ETX code or optionally, a CR-ETX code is entered from the keyboard. No automatic turnaround from receive to transmit is supported. The terminal display is always in roll mode.

All Block Mode transmissions will be prefixed by an STX or optionally, no prefix. All Block Mode transmissions will be terminated with an ETX or optionally, a Carriage Return. All transmit requests will be serviced immediately.

3.9 HAZELTINE 2000 EMULATION (HZ-2000)*

The I-400 HZ-2000 Emulation emulates the HZ-2000 command character set and functionality. An additional feature is, while handling data transmissions which include part or all of the bottom (25th) line, the terminal will roll the screen if the transmit symbol is on the bottom line or optionally, will leave the cursor under the transmit symbol.

NOTE: HZ-2000 is a registered trademark of the Hazeltine Corporation.

4. SERVICE

The Model 400 terminal is a modular system that has been designed for ease in service. In addition to a high MTBF, the terminal has a maximum time to repair of 30 minutes. Typically fault location and replacement takes 10 minutes. This section is intended to aid the service man in module replacement. Section 5 of this manual is devoted to troubleshooting and fault location.

4.1 MECHANICAL ACCESS TO THE UNIT

4.1.1 Removal of Cover (Figure 17)

- Remove two flat head screws from each side of cover
- b. Disconnect all interface cables
- c. Lift cover straight up and off.

4.1.2 Removal of the Control Logic PCB (Figure 18)

- a. Disconnect the two connectors from the top of the PCB
- b. Remove keyboard cable connector
- c. Remove internal printer cable from option board if present
- d. Remove the PCB

4.2 VIDEO MONITOR ADJUSTMENTS

With a screen full of H's, vertical size, vertical linearity, horizontal size, horizontal linearity brightness, contrast, and focus adjustments can readily be made. Consult the appropriate supplement contained in Section 7 for the location of these controls. Best linearity can be achieved when the block of 1920 characters form a rectangle of from 7.5 to 8.5 inches wide (19-21 cm) and 5.5 to 6.0 inches high (14-15 cm).

4.3 POWER SUPPLY ADJUSTMENTS

The 400 is equipped with a general purpose power supply incorporating overvoltage protection and current foldback protection. Power Supply input is selectable as follows.

By Frequency

JP 5 is installed for 60 Hz, removed for 50 Hz.

By Voltage

Figure 19 details the jumper connections for AC Input range selection. This terminal strip is located adjacent to the transformer.

The proper tap is the highest voltage range which contains the value of the nominal line voltage.

The TV monitor receives its power from the +15 volt power supply. As a result there are no changes within the monitor due to line voltage or frequency changes.




Figure 17 Cover Removal




Figure 18 PCB Mounting




Figure 19 AC Input Selection

4.4 OPTIONAL JUMPERS

The following chart details the use of all jumpers contained on the 400 Control Board Assembly. Jumpers are 10 ohm resistors in the locations shown in Figure 12.

Jumper	Functionality When Installed	Functionality When Removed
JP1	Normal	V3 Emulation
JP2	Asynchronous Interface	Synchronous Interface
JP3	Normal Keyboard installed	Special Keyboard installed
JP4	CTC chip not installed	CTC chip installed
JP5	60 Hz	50 Hz
JP6	Control Code Display enabled	Control Code Display disabled
JP7	Keyboard Caps Lock enabled	Keyboard Caps Lock disabled
JP8	V3 Emulation	Normal
JP9	V3 Emulation	Normal
JP10	Normal	V3 Emulation
JP11	Line Sync	Free Running Sync

The following chart details the use of all jumpers located on the 400 Option Board Assembly. Jumpers are 10 ohm resistors in the locations shown in Figure 20.

Jumper Option	Functionality When Installed	Functionality When Removed
JP1 Parallel Printer JP2 Parallel Printer JP3 Parallel Printer JP4 Parallel Printer JP5 Parallel Printer JP6 Serial Printer JP7 Serial Printer JP8 Serial Printer JP9 Both Printers JP10 Both Printers JP11 Both Printers	Low True Acknowledge High True Busy High True Paper Empty Low True Output Strobe High True Output Data Odd or Space Parity Odd or Even Parity 10 Bits/Character CR After Data Form Feed enabled Parallel Printer	High True Acknowledge Low True Busy Low True Paper Empty High True Output Strobe Low True Output Data Even or Mark Parity Mark or Space Parity 11 Bits/Character LF, CR After Data Form Feed disabled Serial Printer
JP12 Serial Printer JP13 Serial Printer JP14 Serial Printer JP15 Parallel Printer Printer Delay CHARACTER CR and LF VT and FF	Determines the number of Nu Carriage Return, Line Feed, V High True Printer Select JP14 JP13 JP12 20 10 5 (Removi 40 20 10	Control Decision 1

A 4 position DIP switch located at U29 selects the Serial Printer Interface Data Rate. The position of each switch is defined in Figure 5.




Figure 20 Option Board

4.5 CABLE ASSIGNMENTS

	Connector	Function	Destination
J1	(Control Board)	EIA Interface	Modem
J2	(Control Board)	Keyboard Data	Keyboard
J3	(Control Board)	I/O Bus	Option Board J3
J4	(Control Board)	I/O Bus	Option Board J4
J5	(Control Board)	I/O Bus	Option Board J5
J6	(Control Board)	AC Input (Low Voltage)	Transformer Assy.
J7	(Control Board)	Video	TV Monitor
J8	(Control Board)	DC Power	Option Board P8
J9	(Option Board)	Serial Printer I/O	Terminal Rear Panel Connector (Printer, Port 1)
J10	(Option Board)	Parallel Printer I/O	Terminal Rear Panel Connector (Printer, Port 1)

4.6 ORDERING REPLACEMENT AND SPARE PARTS

After determining the failure mode of the unit (see Section 5), a replacement part may be ordered by performing the following steps:

• Identify the terminal by name and serial number (see Figure 21). The serial number name tag is located on the bottom of your Model 400 terminal.




Figure 21 Model 400 Series Name Plate

- Identify the module by name and assembly part number (APN).
- Refer to the spare parts manual in Section 7 to find the proper part number when ordering parts.

If a question arises as to what is the correct part to order, write or call the Manager of Field Service, General Terminal Corporation, Second Avenue, Burlington, Massachusetts 01803; Phone: (617) 272-6660. Be sure to supply the terminal serial number as shown in Figure 16.

General Terminal Corporation maintains a complete product log of each unit in the field. The log is intended to aid the customer in acquiring proper service for his terminal. All factory authorized changes that are applied to a terminal in the field are entered in the product log. If a customer would like General Terminal Corporation to keep a record of authorized factory changes that he may apply to his terminal, he may do so by notifying the Manager of Field Service, General Terminal Corporation, in writing. Be sure to supply detailed information of the changes applied and the display serial number.

5. TROUBLESHOOTING AND FAULT LOCATION

5.1 TERMINAL SELF CHECK

A feature of the terminal is that it is capable of almost a complete self check when placed in the local mode of operation, all subassemblies of the terminal are exercised. Only the serial interface is not fully exercised. The serial interface can be tested by operating the on line with a turn-around plug, (APN 99999-022) Section 7, plugged into the EIA cable.

5.2 SUBASSEMBLY FUNCTIONS

Troubleshooting at the customer's site shall be limited to isolating the fault to one of the system's subassemblies. These subassemblies and their functional role in the system are described in the following paragraphs.

5.2.1 Keyboard Assembly (Figure 13)

- Capacitive switches and encoding logic producing parallel TTL codes
- Line/Local switch

5.2.2 Control PCB (Figure 9)

- Asynchronous Serial Interface
 - 1. Receives serial input data and converts it to parallel for presentation to memory.
 - 2. Receives parallel data from keyboard electronics and converts it to serial for data presentation to current loop and EIA output.
 - 3. Generates I/O direction and request signals.
 - 4. Contains interface clock source.
 - 5. Converts received EIA and current loop information to TTL logic levels.
 - 6. Converts transmit TTL information to EIA and current loop levels.
 - 7. Provides data rate, bits per character, FDX/HDX, and parity selection information.
- Timing Generator
 - 1. Clock Source
 - 2. Raster Generator
 - 3. Sync Generator
 - 4. Timing Signal Generator
 - 5. Memory Timing
- Control Logic
- Video Generation
 - 1. Read Only Memory (Character Generators)
 - 2. Parallel to Serial Converter
 - 3. Video Drivers

- Memory
 - 1. PROM Program Memory
 - 2. RAM Scratch Pad Memory
 - 3. RAM Display Memory
- Power Supply
 - 1. Power Supply Active Components

5.2.3 Video Monitor

Combines horizontal sync., vertical sync. and serial video information for presentation on the CRT screen.

5.3 TROUBLESHOOTING

Because of the modular construction of the terminal and its built-in self-test capability, troubleshooting is a relatively simple procedure. Most troubleshooting can be accomplished by viewing the CRT while exercising the terminal in local mode. The following additional equipment may be useful when troubleshooting the terminal, especially when the trouble is associated with the particular system configuration in the on-line mode.

- General Purpose Multimeter
- Cross Coupler APN 99999-015
- Turn-around Connector APN 99999-022
- A second terminal
- Oscilloscope Tektronix 465 or equivalent
- ASR 33 Teletype
- Spare set of Replacement Modules

5.3.1 System Test, Off Line (terminal in local mode)

Exercise the terminal from the keyboard, being sure to test all of its functions. Make sure data is loaded onto every line of the display, and that the top and bottom line is filled completely. The turn-around connector may be used by placing the terminal on-line, thereby exercising the entire transmitter and receiver.

5.3.2 System Test, On Line

Repeat steps outlined in 5.3.1 including all control codes recognized by the computer.

5.3.3 Additional Test Features

By entering Transparent Mode (see Section 2.6.1) all incoming characters including control codes and control sequences are displayed instead of being acted upon. This feature is invaluable in determining whether expected control sequences are in fact being received.

On terminals equipped with polling the first address character switch can be set to all ones or zeros instead of an address. This action places the polling function in a monitor mode where all data on the line (this terminal's and any other terminal's on the same data line) is received and displayed. This function is helpful in determining CRT versus CPU or Data Line problems. All control characters, including polling dialog characters, will be displayed in this mode.

5.3.4 Power Supply Testing

Because of over-voltage and over-current protection of the power supply, the symptom of power supply failure may be caused by problems listed below:

- Over-voltage crowbar. Turn unit off, then on again. The power supply should recover from this failure mode.
- Over-current protection causes the power supply to reduce output voltage when
 the current capacity of the supply is exceeded. This can be caused by a short
 within any module. To isolate this type of failure, simply unplug each module
 until the supply recovers. If all modules are removed and the failure still exists,
 check the PCB for contaminants bridging etched circuits. Replace the control
 PCB assembly if failure persists.

5.4 FAULT LOCATION

Since there is inherently some interaction between the modules within the terminal, it becomes difficult to pinpoint the defective module for all possible symptoms. In the following table typical failure symptoms, probable sources of trouble, and recommended repairs are listed.

Fault	Probable Source of Trouble	Recommended Repair				
Pilot lamp not on;	Unit not plugged in.	Plug unit in.				
unit inoperable.	Circuit breaker — Underside left front of unit tripped.	Reset circuit breaker.				
,	Faulty on/off switch.	Replace switch.				
Pilot lamp on but	Brightness turned full off.	Turn up brightness control.				
no raster.	Monitor fuse open.	Repair or replace fuse. See the TV Monitor Manual.				
	Monitor not plugged in.	Check monitor cord in rear of monitor.				
	One or more monitor connectors not connected.	Check connections. TV Monitor Manual.				
	Terminal power supply defective.	Repair terminal power supply. See Section 4.				
Raster but no sync.	Defective control module.	Replace control module.				
	Defective video monitor.	Repair or replace video monitor.				
Sync but no video	Defective control module.	Replace control module.				
pattern.	Defective video monitor.	Repair or replace video monitor.				
Noise on screen;	Defective control module.	Replace control module.				
sync poor or nonexistent.	Defective power supply.	Replace control module.				


Figure 22 Fault Location

Fault	Probable Source of Trouble	Recommended Repair				
Sync and video random charac-	Unit not initialized.	Turn unit off, wait 5 seconds, turn unit on.				
ters; cursor may not be present.	Defective control module.	Replace control module.				
Characters broken or unintelligible.	Defective control module.	Replace control module.				
Cursor but no cur-	Defective control module.	Replace control module.				
sor movement and no characters.	Defective keyboard.	Repair or replace keyboard. Could be stuck key for a control character.				
Cursor and characters but no cursor movement.	Defective control module.	Replace control module.				
Cursor movement but no characters in system.	Defective keyboard.	Repair or replace keyboard. Could be stuck key.				
Enters incorrect	Defective control module.	Replace control module.				
characters.	Defective asynchronous serial interface drivers/receivers.	Replace control module.				
	Defective keyboard.	Repair or replace keyboard. Character errors not bit-oriented.				
Enters single character for all keys.	Defective keyboard.	Stuck key usually on key of character entered on the screen.				
	Defective control module.	Replace control module.				
Operable off line (local); not oper- able on line.	Defective asynchronous serial interface	Replace control module				
	Defective control module.	Replace control module.				

Figure 22 Fault Location (Continued)

6. DRAWINGS

The following drawings relate to the terminal. Figure 23 shows the relationship between the module assembly numbers (APN 03215-G01-XXX) and the schematics.



The X's denote various generations of the basic module.

- **6.1 MNEMONICS LIST**
- 6.2 SCHEMATIC MAIN LOGIC INCLUDING POWER SUPPLY (7 Sheets)
- 6.3 OPTION SCHEMATICS (5 Sheets)
- 6.4 KEYBOARD SCHEMATICS (7 Sheets)


Title	Assembly Part Number	Schematic
Control Board and Power Supply	APN 03215-G01-XXX	03213
Serial Printer Option	APN 03278-G01-XXX	03277
Parallel Printer Option	APN 03278-G02-XXX	03277
Extended Firmware	APN 03278-G03-XXX	03277
Extended Data Memory	APN 03278-G04-XXX	03277
Serial Printer and Data Memory	APN 03278-G05-XXX	03277
Parallel Printer and Data Memory	APN 03278-G06-XXX	03277
Keyboard 400/4 (E20)	APN 03189-003	1768 (KTC)
Keyboard 400/5 (E30)	APN 03191-001	1667 (KTC)


Figure 19 Assembly to Schematic Reference Table


Mnemonics	Definitions	РСВ	Sheet	Schematic Location	PCB Chip Location
DRCLK	DATA RATE CLOCK	CONT	7	D8	A11
DRH	DATA RATE MSB SWITCH	CONT	2	C4	K9
DSR	TTL DATA SET READY	CONT	2	C6	K12
DTR	TTL DATA TERMINAL READY	CONT	4	B5	M6
ELC	END OF LINE COUNT (SLICE 9)	CONT	7	C4	F8
ERLC	END RASTER LINE COUNT (LAST SLICE ON SCREEN)	CONT	7	B2	E11
ESCT	ENABLE SLICE COUNT TIME	CONT	7	C5	C9
FBUFFED	FIRMWARE BUFFERED (TO BLOCK LED)	CONT	4	A4	L9
FCLK	FAST CLOCK (24.024 MHz)	CONT	7	D7	B11
FDOT	FORCE DOTS	CONT	3	B5	C6
HBLNK	HORIZONTAL BLANKING	CONT	7	C6	C9
HDRIVE	HORIZONTAL DRIVE TO MONITOR	CONT	7	A4	E11
HDRIVES	HORIZONTAL DRIVE	CONT	7	C6	C9
HLFIN	HALF INTENSITY	CONT	7	A8	D7
HLFINE	HALF INTENSITY FUNCTION	CONT	3	В6	F6
ICF	INSERT CHARACTER FLOP	CONT	4	A4	L9
IDC	20 MA CURRENT SOURCE	CONT	3	В3	TB1
IM1	OPCODE FETCH CYCLE FLAG TO EXTERNAL DEVICE	CONT	4	C5	J6
INRET	CURRENT LOOP INPUT RETURN	CONT	3	C4	TB1
INT	INTERRUPT TO μP	CONT	2	C1	E12
IORZ	μΡ I/O REQUEST	CONT	4	C8	P4
I/ORQ	DATA I/O REQUEST	CONT	4	D5	J6
KBØ	KBD BIT Ø	KBD	2	C5	J2
KBRK	KBD BREAK KEY	KBD	2	D5	J2
KBSTB	KBD KEY STROBE	KBD	2	D5	J2
KBUFFED	KBD BLOCK KEY	KBD	2	D5	J2
KLINE	KBD LINE KEY	KBD	2	D5	J2
KLINE LED	KBD LINE KEY LED	KBD	2	D5	J2
KSPARE	KBD SPARE KEY	KBD	2	D5	J2
KSPARE LED	KBD SPARE KEY LED	KBD	2	D5	J2
LINE	ON LINE FUNCTION	CONT	2	D4	M10
LRVID	LOGICAL REVERSE VIDEO	CONT	3	B5	C6
LVIDE	LOGICAL VIDEO ENABLE	CONT	3	A5	H8
M1	μP OPCODE FETCH CYCLE IN PROCESS	CONT	4	C7	P4
MBØ	DATA MEMORY OUTPUT BIT Ø	CONT	6	C7	U9
MEMRQ	DATA MEMORY REQUEST	CONT	4	D5	J6
MREQ	μ P MEMORY ADDRESS BUS REQUEST	CONT	4	C7	P4
NMI	NON MASKED INTERRUPT EXTERNAL INPUT	CONT	4	C7	P4
ODD	ODD PARITY SWITCH	CONT	2	B4	K9
OUT	CURRENT LOOP OUTPUT	CONT	3	B2	TB1


Mnemonics	Definitions	РСВ	Sheet	Schematic Location	PCB Chip Location
PAGE	KBD PAGE KEY	KBD	2	D5	J2
PARITY	PARITY SWITCH	CONT	2	B4	K9
PC2	PROCESSOR CLOCK BIT2	CONT	7	A2	F10
PCP1	PRINT COPY	CONT	4	A5	L9
PCP2	PRINT PAGE	CONT	4	A5	L9
PCLOCK	PROCESSOR CLOCK (3.003 MHz)	CONT	7	A1	F9
PIE	PARALLEL I/O INTERRUPT OUTPUT (DAISY CHAIN)	CONT	4	A5	L9
PLFP	POWER LINE FRAME PULSE	CONT	1	C4	R1
PLSP	POWER LINE SYNC PULSE	CONT	7	C6	C10
PSØ	PROGRAM PROM SELECT Ø	CONT	6	A3	H5
PSD	PRINTER SERIAL DATA (UNBUFFERED)	CONT	2	C3	C11
PVI	PRIORITY VIDEO INTERRUPT	CONT	6	A3	D6
RAMØ	BUFFERED DATA MEMORY OUTPUT BIT Ø	CONT	6	C1	E3
RAWDC	UNREGULATED +5 VOLTS	CONT	1	D3	CR1
RCLOCK	RECEIVE CLOCK	CONT	2	A4	J11
RCVD	RECEIVED DATA (TTL)	CONT	2	D7	K10
RD	MEMORY OR I/O READ TO μP	CONT	3	C7	P4
READ	PROGRAM OR DATA MEMORY READ ENABLE	CONT	4	D5	J6
RECV DATA	EIA RECEIVED DATA	CONT	2	D6	J1
REQ TO SEND	EIA REQ. TO SEND	CONT	2	В6	L11
RESET	INITIALIZE RESET OR EXTERNAL RESET	CONT	4	D2	J8
RET	20 MA CURRENT SOURCE RETURN (GND)	CONT	3	A2	TB1
RFRSH	RFSH FUNCTION TO EXT. DEVICE OR MEMORY	CONT	4	C5	J6
RFSH	REFRESH PORTION OF μP PROGRAM MEMORY READ/REFRESH CYCLE	CONT	4	C7	P4
RSI	RESET SERIAL INTERRUPT	CONT	4	A3	J5
RSTSW	EXTERNAL RESET (INITIALIZE) SWITCH	CONT	4	D3	J3
RTS	TTL REQ. TO SEND	CONT	4	B5	M6
RTSSW	REQ. TO SEND SWITCH	CONT	2	B4	K11
RVID	REVERSE VIDEO SWITCH	CONT	2	B4	K11
RXD	RECEIVE & XMIT DATA	CONT	2	A3	J10
RXR	RECEIVE READY	CONT	4	C5	М6
RXRE	RECEIVE READY ENABLE	CONT	4	A4	L9
ACE	SECONDARY CHANNEL ENABLE SWITCH	CONT	2	B4	K11
SCI	SEC. CHANNEL INVERT	CONT	2	B4	K11
SCIC	SELECT CONTROL TIMER CHIP	CONT	4	A3	J5
SCLKØ	SLICE CLOCK BIT Ø	CONT	7	D4	F8
SCRTS	SEC. CHANNEL REQUEST TO SEND	CONT	4	A5	L9
SEC. CH CTS	SEC. CHANNEL CLEAR TO SEND	CONT	2	A6	J1
SEC. CH RTS	SEC. CHANNEL REQ TO SEND	CONT	2	A6	L11


Mnemonics	Definitions	РСВ	Sheet	Schematic Location	PCB Chip Location
SPIO	SELECT PARALLEL I/O CHIP	CONT	4	А3	J5
SRC	TTL SYNC. RECEIVE CLOCK	CONT	2	C7	M12
SS6	CR/EOT SWITCH	CONT	2	B4	K11
SS7	FIELD EOT/ETX SWITCH	CONT	2	B4	K11
SS8	PAGE EOT/ETX SWITCH	CONT	2	B4	K11
SSB	STOP BIT SWITCH	CONT	2	B4	Κ9
SSIO	SELECT SERIAL I/O (USART)	CONT	4	A3	J5
SSMX1	SELECT STATUS MUX	CONT	4	A2	F5
SSMX2	SELECT MUX 2 (POLLING ADDRESS SWITCHES)	CONT	4	A2	F5 ,
SXC	TTL SYNC. XMIT CLOCK	CONT	2	C 7	M12
SYNCH RCV CLK	EIA SYNC. RECEIVE CLOCK	CONT	2	C 7	J1
SYNCH XMIT CLOCK	EIA SYNC. XMIT CLOCK	CONT	2	С7	J1
TCLOCK	TRANSMIT CLOCK	CONT	2	A4	J11
VBLNK	VERTICAL BLANKING	CONT	7	C2	A8
VCCØ	VIDEO CHARACTER COUNTER BIT Ø	CONT	7	D6	C8
VDRIVE	VERTICAL DRIVE	CONT	7	C2	A8
VIDE	VIDEO ENABLE	CONT	3	D7	E6
VIDEO	VIDEO OUTPUT TO MONITOR	CONT	7	A3	Q17
VLCØ	VIDEO LINE COUNTER BIT Ø	CONT	7	C2	B8
VMA1Ø	VIDÉO MEMORY (REFRESH) ADDRESS BIT 10	CONT	6	A5	H7
VMR	VIDEO MEMORY READ	CONT	6	A2	H7
VMS	VIDEO MEMORY STROBE	CONT	6	A3	H5
VSRIØ	VIDEO SHIFT REGISTER INPUT BIT Ø	CONT	3	D5	E4
VSRR	VIDEO SHIFT REGISTER RESET	CONT	3	D7	E6
WAIT	EXTERNAL INPUT TO STALL μP	CONT	4	C 7	J5
WCCC	WRITE TO CURSOR CHARACTER COUNTER	CONT	4	А3	J5
WCLC	WRITE TO CURSOR LINE COUNTER	CONT	4	A3	J5
WR	μP WRITE DATA	CONT	4	C7	P4
WRITE	DATA MEMORY WRITE ENABLE	CONT	4	D5	J6
XCLK	EXTERNAL TTL CLOCK INPUT	CONT	2	A5	J1
XCLKE	EXTERNAL CLOCK ENABLE SWITCH	CONT	2	B4	K11
XIE	EXTERNAL INTERRUPT ENB (INT. DAISY CHAIN)	CONT	4	C2	18
XRESET	EXTERNAL RESET (INITIALIZE) OUTPUT	CONT	4	D2	J8
20 MA	20 MA CURRENT LOOP INPUT	CONT	3	C5	TB1
60 MA	60 MA CURRENT LOOP INPUT	CONT	3	C5	TB1





































-CO3 MECH. ASSY & GG-OIGGE-CO3 KEYTOP SET

- CE GINCH SPACE BAR EBBB-12PI-1090-COOD WITH MECHANISM P/N'S -4-00/16-000(221), 44-00074-000 (280), \$ 44-00075-000
 9. USE 47-00132-000 SCREW (16 PEACES) TO MOUNT FOR TO SWITCHES.
- B. ALL SHANGS ARE 45-COOZI-OZO ZOZ.
- T INSTALL 48-COZZJ-COZ LIGHT SHIFLD ESTWEEN EWITH & MOUNTING PLATE. C. INSTALL BE-FOREITED DIGHT SHIPLD PSTWEEN SWITTE MOON!

 C. USE DI-ORDOT-ED. (G.FLACELL) AS INDICATED.

 C. ALL SWITCHES ARE CH-CAUB-DOT EXTERT AS NOTED IN CO.

 4. ALL SWITCHES ARE CENTERED.

 7. KEYBOARD & A LON PROTILE STEPPED.


- " APPLY APPROPRIATE DASH NO. AFTER
- KTC PRRT 157/BER.


 L APPLY CATE-558 AL NO PRESURE ADMESIVE TAG TO LONDRINGENT SIDE OF MIS.


NOTES:


Luttet it i iki Tint ytemizer			NOSS THERWISE ACTES	TOL EXCEPT	ITEM !	PAR' NO.	DESCRIPTION	1 314
And the same of the same of the same		100	DIMONE ON FOR TO SCALE	- Hotel	UCA.2	TILE OF		
	KT C DOCUMENTS	1	OF TAX PERSASES 1	TACEF		<u></u>		
	N. 27					अक्षेत्र देवस	សេសស ហ៊ុន សែន	
The sales	1277 TI						22 19 84 Carlo Car	
and a section.	<u> </u>	ــــــ		- 	·	. 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		

سعورها وروود والمنافية والمعافظة المتعاري المنافي المتعاري والمرازي والمتعارية والمتعافظة والمتعارض والمتع









-001, -003 & -004 ASSY SEE SHEET 3 FOR MECH. & KEYTOPS

4. APPLY APPROPRIATE DASH & REV. NUMBER
AFTER CUBTOMERS P/N ON CIRCUIT SIDE OF PCE.

3. CAPACITOR VALUES ARE IN LIF.

Commence in the second of the APPER BAYER SERIAL NO. PRESSURE ADDRESIVE FACTOR OF PCC.

(A関係) マーカル経済を含めた。 さからは、おけ**熱容を**執

marea:

417 GB 136 8 87 2 347 GB 136 8 87 INFOTON Se Compa


100 1768 G5-01768 8/5/7 5 6/5/7 RJB 63-77

OCT 1 2 1977

EFF. REV. ECO. BY DESCRIPTION APP. DATE

- - RIB PROTO PELIFICATION APP. DATE

SWITCH ORIENTATION
(116 PLACES)



-003 MECH. ASSI & (20-0)767 003 KEYTOP SET

49-205\$2-203

MTG. PLATE

KTC PART NOVIBER.

I. APPLY DATE-SERIAL NO PRESSURE ADMESTIVE

TAG TO COMPONENT SIDE OF HTB.

UNLESS OTHERWISE NOTES

UNLESS OTHERWISE NOTES

TOL EXCEPT

ITEM PART NO. DESCRIPTION OF SCALE

AND ASSYS PER

ALTO DOCUMENT


APP.

TAX DIMENSION NOT OSCALE

APP.


TAX 2.01

TA



EFF. REVIREC SCO BY DESCRIPTION APPIDAT - - RIB PROTO REL AL 4/W7

-47-00181-000 (4 PLACES) INSTALL NEAR SIDE



-OOI ASSY (SEE SHEET 3 FOR MELH, & KEYTOP)

M 0 0 7

00° 1° 1377

ARCEY ARREST OF STE DASH NUMBER AFTER KTC PAST HUMBER. . APPER DATE-SECTAL MO. PRESSURE LONESTVE " (AD) TO COMPONENT SIDE OF PCS.

TITEM MARCHO DISCOUNCE (KEY BOARD ASSY. ELECT. ASSY.)

SK 1/3/77 OR RUB 412-77

NOTES

7. PARTS LIST

PL03215-GO1 REV. 3.HS1

USED ON: MODEL 400

SHT. 1 OF 6 TITLE: P.C. BOARD ASSY

NEXT ASSY: 09400-GOI

		BY	DATE	REV	ECO	DAT	E REV.	ECO	DATE						NFO.		
DRA	٧N	WYB	6/24/77	A	-		E	1276	9/8/77	3	1314	10/17/17 KB	LOT	NO.			
CHE	CK	(AD	7/28177	В	_	_	ξ=	1595	9/8/74	K	1319	10/17/78 KB	QUAT	QUAN.TO MAKE			
APP	D.	KB	7/28/77] –	_	G	1300	10/17/12/10	16	1375	0117/7					
REL	EASE	4912	7/28/77	D	REL	8/8/7	77 4	1303	10/17/17/N	2E		religi		UANT			
LINE	SIZE		RT NO.		REV.				IPTION		U/M	QUAN	KIT	12,0,0	SHOR.		
1	D	SEO	15-00	00	.3	P.C	· BOI	LRE	CAC	54		REF					
2	D	030	O-E1.	8	S	SC	HEM	VITA	_			REF					
3																	
4																	
5																	
6	D	032	14-0)(H	P.C	· 80	ART)			1					
7																	
8	P	0100	20-0			J.C			488		-	2					
9	_ <u>k</u>	<u> </u>		56		A			4 A10,)	3					
10				250					04		ļ	\					
11				<u>60</u>					385		 	6*					
12				700					3 KI			2					
			-10	E0					374		4	5					
14			-10	24					<u>eH</u> Të ^l lë		+	\					
16				05					<u> </u>		╁	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \					
17	1)					39,CB			5					
18			-10	70					3174								
19								FG,		1/34	1	3					
20	1	- i	-1	08					3175	106	1	_					
21			· · · · · · · · · · · · · · · · · · ·					C9, F				3					
22			-1	15					1251	IL9.	,						
23									3,1			4					
24			-1	ص۱				0 a) C	25	HII		1					
25			-1	1				745	7286	,62							
26							D3'E.	3,43	بركارك	٠,٥७,		10					
27			·				K4,L	DM.F	<u> </u>	·							
28			-1	18				746	300	010	1	4					
<u>29</u>									2,K1		<u> </u>						
30			-1	13		<u></u>			1406		<u> </u>	٦					
スト	_[5			E9, 47										
1	P	0100	20-1	70		I.C	•	1412	10 01	0,48	1	2			<u> </u>		

PL03215-GO1 REV. 3 HS3

USED ON: MODEL 400

SHT. 2 OF 6 TITLE: P.C. BOARD ASSY

NEXT ASSY:____

		BY	T	DATE	REV	ECO	DATE					ECO	DATE	KIT	rING	INFO.		
DRA	11	1	1/2/2	3 4	126/77	ZEE	1327	10/3/7	-	13090	2/13/14 CAD	シミク	1415	3/1/38 KB	LOT	NO.		
CHEC	CHECK		(AD					6EG				IFK		5/7/78	QUAT	QUAN.TO MAKE		
APP	APPD.		KB	7	128/17				TEG					43.2.				
RELEASE		Sp	9L 7/28/77 -		_	rsc9B	2/3/31 BEH 135			2/14/18	3FM	1469)	4/27/18 2.02.	C	NAU	TITY		
LINE	LINE SIZE				T NO.		REV.	DESCRIPTION						DUAN	KIT	เรบเ	SHOR	
	,	P	01000-124				IC 74LSZG MII					1						
2		P	01000-122					IC 741951 112P3						2				
3		4		-025				,			کے کے	L		1				
4				-126					74LSOZ DB,					3				
5								HO,HIO						3				
6					-13						1980			1				
7				-135							ECEE			\				
8				-042							<u>رح -</u>		<u> </u>	\				
9					-13						rse		4	2				
10	_				-13	3		741885 A5,					-	3				
11								B5,C5					 				 	
12	_			-140				7418273 48					 	3				
13								BOIES										
14		\dashv			-14	+/		74LS138 145, U3,U5						3				
16	,	V			-1E	3		8216 L5,M5						2			-	
17	F		0/00	<u> </u>				I.C.			886		 	1				
18	<u> </u>							IÇ.	·		500	 	<u> </u>					
19				01000-085				•					 				1	
20								,										
21			010	0	6-0	80		TRA	NS.	MME	8008	10601		2				
22			4		-0	12		VOLTI						\				
23					-0	14		VOLTI					\					
24 25					-0	19		TRAI	45 3	NAS	2106		2					
					-0	20		VOLTI	1aE	REC	£ 780	5 VRI	,					
26								V	22,	R3,	VRA			4				
27					-0	150		VOLT	TAGE REG 7815 VRG					١				
28					-0	22		TRANS PN3643 QZ,						2				
29 30					*****				17,					2				
30				~	-0	23		TRAI					11					
31								Q5, Q9 THRU Q10						<u>' ' </u>				
32	7		0100	<u> </u>	0-07	24		TRAI	72 S	N54	+01	<u>Q</u> 8		\				

PL03215-GO1 REV. 3HS

USED ON: MODEL 400

SHT. 3 OF G TITLE: P.C. BOARD ASSY

NEXT ASSY:

			BY	I	ATE	REV	ECO	DA	TE	REV	ECC	DA	TE	REV.	ECO	DATE	KIT	FING	INFO.
DRA	DRAWN		WYB	3 6	/27/7-	AFN	H85	7/14	178	165	1539	2-6	- 79	3H S	1695	8-1-79	LOT	NO.	
CHEC	CK		CAD	12,	128/7.	SF P	1503	11/1/	75	205	1564	2-7-	-79						MAKE
APP	D.		KB	7/	124/17	GFR.	15144	11/1	33	3FS	1695	8-1	-79						
RELEASE		Sn 7/2/11/7FS				男/37 3GS 1695 8-1-79									QUANTITY				
LINE	SI	ZE	P	AR ⁻	T NO		REV.	DESCRIPTION							U/M	QUAN	KIT	เรียโ	SHOR
1	7	2	800-10010					DIODE INSIA CR3,											
2								CR4, CR5, CRG CR7,								111			
3								CR8, CR9, CR10, CR11] ' '			
4			V								.15,								
5			010	20	<u>۲- ر</u>	210		DI	20	<u> </u>	INE	35	31	CRIZ	<u>, </u>	\			
6																			
7												r			ļ				
8			010	$\frac{\circ}{\circ}$				CA	P.					5,030	4	3			
9	_					272		4						13,	-	9			
10														522					
13	-		-073					1 4+(41,035,039,040							4	4			
12	-		-096					10 Pf C24,C26,C34,						 	75				
14						000				<u> </u>		41,		0 0	}	2			
15						E80						5V	C	,c2,	 -				
16											$\frac{7}{,C4}$				†	9			
17								C10, C11, C37								1 /			
18									***************************************						 				
19			010	58	3-0	90		CA	P.	EE	5 Pt	CIC	٥, ٥	=17,					
20								C18, C19, C20, C30								\$			
21																			
22																			
23			0100	26	0-0	34		RE	2 7	PACY	K 2.	2 K	\ F	195		9			
24										<u> 1</u> R			T=		<u> </u>				
25		-	01009-000					RES. 32,10W RA							 	\			
26				<u></u>		182		RE	<i>></i> .	.B3	55,	11//	F	र ठ	ļ				
27				***************************************		-		 							 	ļ			
28	_		~ ~	·		_ _							Т.		 				
29 30			010										7	3,K11	 	2	70.50		-
31			<u></u>	` `				D/V		<u></u>	BPC	2	INC	-,A-3	 	2	**		
32	F	>	0100	9-	-06			RE	5	30	02		7	280	 				
	<u>'</u>											<u>-</u>			<u>!</u>				

PL03215-GO\REV. 3HS

USED ON: MODEL 400

SHT.40F 6 TITLE: P.C. BOARD ASSY NEXT ASSY:

		BY			/ ECO	DATE	REV.	ECO	DATE	REV.	ECO	DATE	KIT.	TING I	NFO.	
DRAWN		WXB 6/27/77										LOT NO.				
CHECK		Cris	18817	7	1					QUAN.TO MAKE						
APP	APPD.		7/28/77	1												
RELEASE		· · · · · · · · · · · · · · · · · · ·										QUANTITY				
LINE	SIZE	PA	RT NO).	REV.	DESCRIPTION						QUAN	KIT	18'U'D	SHORT	
1	P	0105	-1-0	70		CONK	7151	JIN 1	NAFER	CON		1				
2			-0		COM	130	SPIL	A3H L		1						
3		*	~0`		CONY	DE L	. PIN	1 HEA	DE P		3					
4		01021-086				CONN	٠ م	BIM	WAJ=E	RCON		١				
5		01029-015				SOCK						1				
6		01029-004				SOCKET ZAPIN 31-30						10				
7		010	0- <i>es</i>	EIC					业って		4					
8		5010	0-6.	10		SOCK						2				
_ 9		0103	30-0	09		CRYS	TALT	24.0	1804	14241		\				
10		0102	29-0	06		SOCK	ET	14 P	IN .	el		1				
11		0103	4-0	15		BRIDG	ERE	CT.1	14247		2					
12				<u></u>			CE	برك			<u> </u>					
13		0103	35-00)5		WASI	HER	, FIB	ER			2				
14		0103	35-0	610		MTE	10	ンアド	-		2		- '			
15		0/03	35-C		CRAT) LE	M	TNO		2						
16		0103	0-8E	100		I.C.		1	VC-Z		7_	***				
17									110					4.1		
18		0104	2-0	000		BAS	LE	TIE	, 			2				
19	P	010	<i>†8−c</i>	100		SPE	XKE	R				1				
20																
21	Ŋ	032	00-	001		280	CP	U	P487	25		1				
22	_A_	550				58C										
23		032				USAR		1				1				
24		580				IK ×			<u></u>		d	10				
25		032				256						7				
26	S	100-17160				I.C.	•	BA	JO RA	Œ		\			1 t	
27						GEN		<u>P</u>				\				
28) 															
29	P	3335	11-80		HEA	T 5'	INK	-		4			1			
30	Ą	i a		44		TERI	MIM	LA	BLO	CK		١				
31	9		-10	60		エアス	7 5	INK				ب			<i>i</i>	
32	P	2999	1-66	82		HEN	27	INK	<u> </u>			\				
												*			*	

PL03215-GO1REV: 3HS

USED ON: MODEL 400

SHT.5 OF G TITLE: P.C. BOARD ASSY NEXT ASSY:

		BY	DATE	REV	ECO	DATE	REV	ECO	DATE	REV	FC0	DATE	KIT	TING I	NFO.
DRA	WN	11	6/27/17										LOT		
CHEC		*	7/2/5/77		1		1						H	N.TO N	IAKE
APP		KB	7/20/72				#								
REL	EASE	Sn	1/29/71				#						C	THAU	TTY
	SIZE	 	RT NO.		REV.		. D	FSCR	IPTION	<u> </u>	IU/N	IDUAN	KIT	IS'U'D	SHORT
	P		09 - C		110 1.	RES									
2	i										 	 			
3			-0	80			4.	٦K	R5, R	6,R7,	1				
4						E			, R13, F			8			
5						1				ر		T			
6			-0	64			37	302	PZ	3		A			
7							R	38, F	२८२,	R79		14			
8			-0	87			١	OK		R41,					
9] '			
10	1		-0.	70				11	F89.F	२ <u>३</u> ०,		_			
11							R	31, F	290	281		5			
12			-0	62			22	-0·v	- R7	20		1			
13			-0	91			7	-2K	RIZ		1	1			
14	į		-0	88				ZK	R35,	RZA		2			
15	!		-0	94				32K	RIO		<u> </u>	1			
16	-		-0	58					RIE		<u> </u>	1			
17				56					R83			1			
18		Y_	-0	82		<u> </u>		-6K		<i>E3</i> 7		\			
19		0100	9-0	14		RES			14TH1		*	1			<u> </u>
20									R39,R			34	ļ		
21									UR62, 1		<u> </u>				ļ
22	1,			4.					33, RE		<u> </u>	<u> </u>	ļ		
23	-	0100							WR		<u> </u>	\ \			
24	2	0100	9-11	2					THRU		ļ	10			ļ
25 26		0100							8,1P		 	-			
	PC		00-60						2/232	16/6	 	2	ļ		
27 28	2		09-0			RES					 	1,			
	10		11-00			REA						\ \ <u>\</u>			
29	D P	010	35-0			DEC				······································		1			
30 31	2		39 - 0			STAN			F-3 0		 	2			-
2	P					RES			R30		 	 \			
ح		0100	<u> </u>	00	1	ところ	-+ 11	<u> </u>	·	£77	!	1		L	

PL03215-GO1 REV. 3HS

USED ON: MODEL 400

SHT. GOFG TITLE: P.C. BOARD ASSY NEXT ASSY:

		BY	DAT	ΓE	REV	ECO	DATE	REV.	ECO	DATE	REV.	ECO	DATE	KIT	TING	NFO.
DRA	WN	WYB	6/27/	77										LOT	NO.	
CHEC	CK	CAD	7/20	177										QUA	N.TO N	1AKE
APP	D.	KB	7/28	_	1											
REL	EASE	Sp	7/28/	77											MAU(ITY
LINE	SIZE	PA	RT N	١٥.		REV.		DI	ESCR	IPTION		U/M	QUAN	KIT	ISU,C	SHORT
_	S	029	//- C	><	00		PRON	1 (51	2×8	4715 (2	RUZ8		8			
2		2299	-CE	03	32		PXE	J.C.	TAHS	RGEN	FA		1			
3		0599	- 86	χ×	X.		CXC	L.C.	CHA	R GEN	E4	.]	\	****	<u> </u>	is The second of the second of
4		0248	<u>34-</u>	0.	42		VID.CHA	RCOI	シアの	(sH Oo	5		14			1 2 2
5		0248	34-	-0	51					CHTR			1 %			<u> </u>
6		024	<u>84</u>	-0	54					CON	NTER	1	*/			1. 1. 2
7							(60)					<u> </u>	ļ			1 12
8		0248	34-	-01	56		AIDE			CONN	TER	 	1*		<u></u>	1 1 1 max
9							(50)			·		ļ	1 1			
10	1	0248					LAR		AA		TE	ļ	1 *			
11	S	024	24	0:	36A.		NIDE	$\frac{3}{2}$	OHI	ROL	ECO		14	*** / ***		
12												 				
14										· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	 				<u> </u>
15				·						· · · · · · · · · · · · · · · · · · ·		 				
16												1-				
17		-										 				
18												1				1
19												1		7		
20		NOT	E:									 				
21	1.	*- 1	TE	M	5	4,5	,6,8	,10,	110	oF TI	415	SH	EET	70 E	BEPL	CHASE
22							PROP									
23		·					·								1 1 1 1 1 1 1	
24	Ζ.	**	PE	FE	ER	70	CONF	IGUI	CAT	1 401	DEA	WIL	GF	DE		
25							SEV	(E) Z	Y LE	VEL	PER	<u> </u>	HE			
26			PEC	20	200	7 7	06.	·····				<u> </u>				
27							RCHII					<u> </u>	1			
28	4.	**c**					70					26	†			1, 1, 2, 3,
29				F	20	<u>M</u>	ONF	100	E K	<u> 701</u>	-	ļ				
30			· · · · · · · · · · · · · · · · · · ·								~~~	 				
31		· · · · · · · · · · · · · · · · · · ·						······································				 				
32					l							<u> </u>				

APPENDIX

E10, E20, E30 KEYBOARD GENERATED CODES

Bits							Bi	ts 7654	ı							
3210	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1110
0000	c [@] (C,CS)	c ^P (C,CS)	SPACE	Ø ØNP (NS,C) (ALL)	@	Р	`	р	K1 (ALL)	K7 (ALL)		Ø (S,CS)	K17 (NS,C)	K17 (S,CS)		
0001	cA (C,CS)	_c Q (C,CS)	1	1	Α	α	а	q	K2 (ALL)		INS CHAR (ALL)		K18 (NS,C)	K18 (S,CS)		
0010	c ^B (C,CS)	cR (C,CS)	"	2	В	R	b	r	K3 (ALL)		DEL CHAR (ALL)		K19 (NS,C)	K19 (S,CS)		
0011	c ^C (C,CS)	cS (C,CS)	#	3	С	S	С	S	K4· (ALL)	K16 (ALL)	INS LINE (ALL)		K20 (NS,C)	K20 (S,CS)		
0100	c ^D (C,CS)	c ^T (C,CS)	\$	4	D	Т	d	t	K5 (ALL)		DEL LINE (ALL)		K21 (NS,C)	K21 (S,CS)		
0101	c ^E (C,CS)	c ^U (C,CS)	%	5	E	U	е	u		K8 (ALL)			K22 (NS,C)	K22 (S,CS)		
0110	c ^F (C,CS)	cV (C,CS)	&	6	F	V	f	٧	K6 (ALL)	K9 (ALL)			K23 (NS,C)	K23 (S,CS)		
0111	c ^G (C,CS)	cW (C,CS)	,	7	G	w	g	w					K24 (NS,C)	K24 (S,CS)		
1000	_c H (C,CS)	cX (C,CS)	. (8	н	×	h	×	K109 BSP ← (ALL) (ALL)	K10 (ALL)	K93 (ALL)		K25 (NS,C)	K25 (S,CS)		,
1001	c ¹ TAB (C,CS) (ALL)	c ^Y (C,CS))	9	ł	Y	i	У		→ (ALL)			K26 (NS,C)	K26 (S,CS)		
1010	c ^J LF (C,CS) (ALL)	cZ (C,CS)	(S)	: (NS)	J	z	j	z		HOME (ALL)	* (CS)	: (C)	K27 (NS,C)	K27 (S,CS)		
1011	_c K (C,CS)	c[(C,CS)	+ (S)	; (NS)	κ	[k	~	K13 (ALL)	ESC (ALL)	+ (CS)	; (C)	K28 (NS,C)	K28 (S,CS)		
1100	c ^L (C,CS)	c [\] (C,CS)	(NS)	< (S)	L	\	ı			↑ (ALL)	, (C)	(CS)	K29 (NS,C)	K29 (S,CS)		
1101	c ^M CR (C,CS) (ALL)	c] (C,CS)	_	=	М]	m	}	K92 RETURN (ALL)	(ALL)			K30 (NS,C)	K30 (S,CS)		
1110	c ^N (C,CS)	c [↑] (C,CS)	(NS)	> (S)	N	1	n	~	K14 (NS,C)	K11 (ALL)	(C)	> (CS)	K31 (NS,C)	K31 (S,CS)	K14 (S,CS)	
1111	_c O (C,CS)	c [←] (C,CS)	/ (NS)	? (S)	0	<u></u>	0	DEL	K15 (NS,C)	K12 (ALL)	/ (C)	? (CS)	K32 (NS,C)	K32 (S,CS)	K15 (S,CS)	

ns = non shift

s = shift

c = control cs = control shift

all = all of the above four modes

bit 7 = indicates a general code to be converted by the keyboard translator prom

This page intentionally left blank

MNEMONIC	ERLC	SCLK3	SCLK2	SCLK1	SCLKO			ELC							
PIN INPUT	14	13	12	11	10	15	OUT	9	7	6	5	4	3	2	1
BIT	Α4	А3	A2	Α1	Α0	ENB	OUTF Word	501 B7	В6	В5	Ъ4	В3	В2	В1	В0
DII	0	0	0	0	0	0	0	0	ьо	БЭ	0	0	0	0	1
	0	0	0	0	1	0	1	0			0	0	0	1	Ó
	0	0	0	1	0	0	2	0			0	0	0	1	1
	0	0	0	1	1	0	3	0			0	0	1	Ö	Ö
	0	0	1	Ö	Ö	0	4	0			0	0	1	0	1
	0	0	1	0	1	0	5	Ö			0	0	1	1	Ö
	0	0	1	1	0	Ö	6	0			0	0	1	1	1
	0	0	1	1	1	0	7	0			1	0	0	0	0
	0	1	0	0	0	0	8	1			Ó	1	0	0	1
	0	1	0	0	1	0	9	0			0	0	0	0	0
	0	1	0	1	0	0	10	0			0	0	0	0	0
•	0	1	0	1	1	0	11	0			0	0	0	0	0
	0	1	1	0	0	0	12	0			0	0	. 0	0	0
	0	1	1	0	1	0	13	0			0	0	0	0	0
	0	1	1	1	0	0	14	0			0	0	0	0	0
	0	1	1	1	1	0	15	0			0	0	0	0	0
	1	0	0	0	0	0	16	0			0	0	0	0	1
	1	0	0	0	1	0	17	0			Ð	0	0	1	0
	1	0	0	1	0	0	18	0			0	0	0	1	1
	1	0	0	1	1	0	19	0			0	0	1	0	0
	1	0	1	0	0	0	20	0			0	0	1	0	1
	1	0	1	0	1	0	21	0			0	0	1	1	0
	1	0	1	1	0	0	22	0			0	0	1	1	1
	1	0	1	1	1	0	23	0			0	1	0	0	0
	1	1	0	0	0	0	24	0			0	1	0	0	1
	1	1	0	0	1	0	25	0			0	1	0	1	0
	1 1	1	0	1	0	0	26	0			0	1	0	1	1
	1	1	1	1 0	1 0	0 0	27	0			0	1	1	0	0
	1	1	1	0	1	0	28 29	0 0			0 0	1	1	0	1 0
	1	. 1	1	1	0	0	29 30	1			0	-	-	1	
*	1	1	1	1	1	0	30 31	0			0	1 0	1 0	1 0	1
	X	X	X	X	X	1	ALL	U			U	U	U	U	U

GT400 Video Slice Counter GT400 Location F7

	CONT. CODE	ELC	CCOMP	RAM6	RAM5					UCE	CURUB	VIDE	VSRR	USK3	151
PIN INPUT	14	13	12	11	10	15	OUTPI	9 UT .	7	6	5	4	3	2	1
BIT	A4	Α3	A2	Α1	A0	ENB	Word	В7	В6	В5	B4	В3	B2	B1	В0
	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1
	0	0	0	0	1	0	1	0	0	0	1	0	1	1	1
	0	0	0	1	0	0	2	0	0	0	1	0	1	0	1
	0	0	0	1	1	0	3	0	0	1	1	0	1	0	0
	0	0	1	0	0	0	4	0	0	0	1	0	1	0	1
	0	0	1	0	1	0	5	0	0	0	1	0	1	1	1
	0	0	1	1	0	0	6	0	0	0	1	0	1	0	1
	0	0	1	1	1	0	7	0	0	1	1	0	1	0	0
	0	1	0	0	0	0	8	0	0	1	1	0	0	0	1
	0	1	0	0	1	0	9	0	0	1	1	1	0	1	1
	0	1	0	1	0	0	10	0	0	1	1	1	0	0	1
	0	1	0	1	1	0	.11	.0	0	1	1	0	1	0	0
	0	1	1	0	0	0	12	0	0	1	0	1	0	0	1
	0	1	1	0	1	0	13	0	0	1	0	1	0	1	1
	0	1	1	1	0	0	14	0	0	1	0	1	0	0	1
	0	1 0	1	1	1	0	15 10	0	0	1	0	1	0	0	1
	1	0	0 0	0	0	0 0	16 17	0	0	1	1	1 0	1	0	1
	1 1	0	0	0 1	1 0	0	17	0 0	0 0	0 0	1	0	1 1	1 0	1
	1	0	0	1	1	0	19	0	0	1	1	0	1	0	1 0
	1	0	1	Ó	Ó	0	20	0	0	1	1	1	1	0	1
	1	0	1	0	1	0	21	0	0	0	1	Ö	1	1	1
	1	0	1	1	ò	0	22	0	0	0	1	0	1	Ö	1
	1	0	1	1	1	0	23	Ö	0	1	1	0	i	0	ò
	1	1	0	0	Ö	Ö	24	Ö	0	1	1	1	0	0	1
	1	1	0	0	1	0	25	Ō	0	1	1	1	0	1	1
	1	1	0	1	0	0	26	0	0	1	1	1	0	0	1
	1	1	0	1	1	0	27	0	0	1	1	0	1	0	0
	1	1	1	0	0	0	28	0	0	1	0	1	Ó	0	1
	1	1	1	0	1	0	29	0	0	1	0	1	0	1	1
	1	1	1	1	0	0	30	0	0	1	0	1	0	0	1
	1	1	1	1	1	0	31	0	0	1	0	1	0	0	1
	X	X	Χ	Х	X	1	ALL								

GT400 Video Control GT400 Location E6

	MNEMONIC VLC4														
	MNEN VLC4	VLC3	VLC2	VLC1	VLC0										
PIN INP	14 UT	13	12	11	10	15	OUTP	9	7	6	5	4	3	2	1
BIT	A4	А3	A2	Α1	Α0	ENB	Word	B7	В6	В5	В4	В3	B2	В1	во
	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
	0	0	0	0	1	0	1	0	0	0	0	1	0	0	Ó
	0	0	0	1	0	0	2	0	0	0	0	1	1	0	1
	0	0	0	1	1	0	3	0	0	0	1	0	1	1	0
	0	0	1	0	0	0	4	0	0	0	1	0	1	1	1
	0	0	1	0	1	0	5	0	0	0	1	1	0	0	0
	0	0	1	1	0	0	6	0	0	1	0	0	1	0	1
	0	0	1	1	1	0	7	0	0	1	0	0	0	1.	0
	0	1	0	0	0	0	8	0	0	1	0	1	0	1	1
	0	1	0	0	1	0	9	0	0	1	1	0	1	0	0
	0	1	0	1	0	0	10	0	0	1	1	0	0	0	1
	0	1	0	1	1	0	11	0	0	1	1	1	1	1	0
	0	1	1	0	0	0	12	0	0	1	1	1	1	1	1
	0	1	1	0	1	0	13	0	1	0	0	0	0	0	0
	0	1	1	1	0	0	14	0	1	0	0	1	1	0	1
	0	1	1	1	1	0	15	0	1	0	0	1	0	1	0
	1	0	0	0	0	0	16	0	1	0	1	0	0	1	1
	1	0	0	0	1	0	17	0	1	0	1	1	1	0	0
	1	0	0	1	0	0	18	0	1	0	1	1	0	0	1
	1 1	0	0	1	1	0	19	0	1	1	0	0	1	1	0
	1	0 0	1	0 0	0 1	0 0	20 21	0	1	1	0	0	1	1	1
	1	0	1	1	0	0	21	0 0	1	1	0	1 0	0	0	0
	1	0	1	1	1	0	23	0	1	1	1	0	1 0	0 1	1 0
	1	1	Ö	Ö	ò	0	23 24	0	1	1	1	1	0	1	1
	1	1	0	0	1	0	25	0	Ö	Ö	0	Ö	0	Ó	0
	1	1	0	1	0	0	26	0	0	0	0	0	0	0	0
	1	1	0	1	1	Ö	27	Ö	0	0	0	0	0	0	0
	1	1	1	Ö	0	Ö	28	Ö	Ö	0	Ó	0	Ö	0	Ö
	1	1	1	0	1	Ō	29	Ō	0	0	0	0	0	0	Ŏ
	1	1	1	1	0	0	30	Ō	0	0	0	0	0	0	Ö
	1	1	1	1	1	0	31	0	0	0	0	0	0	0	Ō
	X	X	X	X	X	1	ALL								

GT400 Line Address Register GT400 Location A4

9	<u> </u>															
	MNEMONIC VCC5	₹†	m	2	_	Ico					S	HDRIVE	HBLANK	16		
	MNEN VCC5	VCC4	VCC3	VCC2	VCC1	l S S					HSYNC	4DR	1BL	VC79	EOL	
PIN	14	13	12	11	10	15		9	7	6	5	4	3	2	1	
INPU				••		10	OUTPU		,	Ų	J	•	•	_	•	
BIT	A4	А3	A2	Α1	A0	ENB	Word	В7	В6	В5	В4	В3	B2	В1	В0	Character
	0	0	0	0	0	0	0				1	1	1	1	1	64
	0	0	0	0	1	0	1				1	1	1	1	1	66
	0	0	0	1	0	0	2				1	1	1	1	1	68
	0	0	0	1	1	0	3				1	1	1	1	1	70
	0	0	1	0	0	0	4				1	1	1	1	.1	72
	0	0	1	0	1	0	5				1	1	1	1	1	74
	0	0	1	1	0	0	6				1 -	1	1	1	1	76
	0	0	1	1	1	0	7				1	1	1	0	1	78
	0	1	0	0	0	0	8				1 .	1	0	1	1	80
	0	1	0	0	1	0	9				1	1	0	1	1	82
	0	1	0	1	0	0	10				1	0	0	1	1	84
	0	1	0	1	1	0	11				1	0	0	1	1	86
	0	1	1	0	0	0	12				0	0	0	1	1	88
	0	1	1	0	1	0	13				0	0	0	1	1	90
	0	1	1	1	0	0	14				0	0	0	1	1	92
	0	1	1	1	1	0	15				0	0	0	1	1	94
	1	0	0	0	0	0	16				0	0	0	1	1	96
	1	0	0	0	1	0	17				1	0	0	1	1	98
	1	0	0	1	0	0	18				1	0	0	1	1	100
	1	0	0	1	1	0	19				1	0	0	1	1	102
	1	0 0	1	0	0	0	20				1	0	0	1	0	104
	1		1	0	1	0	21				1	0	0	1	0	106
	1 1	0	1	1	0	0	22 23				1	0	0 0	1	0	108
	1	1	1 0	1 0	1 0	0 0	23 24				1 1	0 0	0	1	0	
	1	1	0	0	1	0	24 25				1	0	0	1	0	
•	1	1	0	1	0	0	26 26				1		0	1	0 0	
	1	1	0	1	1	0	20 27				1	0 0	0	1	0	
	1	1	1	Ó	Ó	0	28				1	0	0	1	0	
	i	1	1	Ō	1	0	26 29				1	0	0	1	0	
	1	1	1	.0	Ö	0	30				1	0	0	1	0	
	1	1	i	1	1	0	31				•	J	J	•	J	
ä	X	X	X	X	X	1	ALL									

GT400 Video Character Counter GT400 Location C7

	MNEMONIC							ERLC	VBLANK	VDRIVE	NL4	NL3	NL2	NL1	NLO
PIN INPU	14 T	13	12	11	10	15	OUTF	9 PUT	7	6	5	4	3	2	1
BIT	Α4	А3	A2	Α1	Α0	ENB	Word	В7	В6	В5	В4	В3	B2	В1	во
	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0
	0	0	0	0	1	0	1	0	1	1	1	1	1	0	1
	0	0	0	1	0	0	2	0	1	1	1	1	1	0	0
	0	0	0	1	1	0	3	0	1	1	1	1	0	1	1
	0	0	1	0	0	0	4	0	1	1	1	1	0	1	0
	0	0	1	0	1	0	5	0	1	1	1	1	0	0	1
	0	0	1	1	0	0	6	0	1	1	1	1	0	0	0
	0	0	1	1	1	0	7	0	1	1	1	0	1	1	1
	0	1	0	0	0	0	8	0	1	1	1	0	1	1	0
	0	1	0	0	1	0	9	0	1	1	1	0	1	0	1
	0	1	0	1	0	0	10	0	1	1	1	0	1	0	0
	0	1	0	1	1	0	11	0	1	1	1	0	0	1	1
	0	1	1	0	0	0	12	0	1	1	1	0	0	1	0
	0	1	1	0	1	0	13	0	1	1	1	0	0	0	1
	0	1	1	1	0	0	14	0	1	1	1	0	0	0	0
	0	1	1	1	1	0	15	0	1	1	0	1	1	1	1
	1	0	0	0	0	0	16	0	1	1	0	1	1	1	0
	1	0	0	0	1	0	17	0	1	1	0	1	1	0	1
	1	0	0	1	0	0	18	0	1	1	0	1	1	0	0
	1	0	0	1	1	0	19	0	1	1	0	1	0	1	1
	1	0 0	1	0	0	0	20	0	1	1	0	1	0	1	0
	1	0	1	0	1	0	21	0	1	1	0	1	0	0	1
	1 1	0	1 1	1 1	0 1	0 0	22 23	0 0	1	1	0	1 0	0	0	0
	1	1	0	0	0	0	23 24	Ų O	1 0	1	0		1	1	1
	1	1	0	0	1	0	24 25	0	0	1	0	0	1	1	0
	1	1	0		0	0	25 26	0	0	1	0 0	0 0	1	1	0 0
	1	1	0	1 1	1	0	26 27	0	0	1 1	0	0	1 1	1 1	0
	1	1	1	0	0	0	27 28	0	0	1	0	0		1	0
	1	1	1	0	1	0	26 29	0	0	1	0	0	1	1	0
	1	1	1	1	Ö	0	30	0	0	1	0	0	1	1	0
	1	1	1	1	1	0	30 31·	1	1	1	1	1	1	1	1
	X	X	X	X	X	1	ALL	•	•	'	'	•	•	•	•

GT400 60 Hz Video Line Counter GT400 Location B7

	MNEMONIC VLC4	VLC3	VLC2	VLC1	VLC0			ERLC	VBLANK	VDRIVE	14	lω	12	15	10
	₹ >	7	7	۲	/			ER	\ 8	2	NL4	NL3	NL2	NL1	N LO
PIN	14	13	12	11	10	15	0.1.7	9	7	6	5	4	3	2	1
	PUT	А3	A2	۸.4	A0	ENB	OUT		D.C	0.5	В4	В3	В2	В4	во
BIT	A4 0	0 0	0	A1 0	0	0	Word 0	B7 0	B6 1	B5 1	B4 1	1	1	B1 1	0
	0	0	0	0	1	0	1	0	1	1	1	1	1	Ó	1
	0	0	0	1	Ö	0	2	0	1	1	1	1	1	0	Ó
	0	0	0	1	1	0	3	Ö	1	1	1	1	Ö	1	1
	0	0	1	Ö	Ö	0	4	0	1	1	1	1	0	1	Ö
	Ö	0	1	0	1	0	5	Ö	1	1	1	1	0	0	1
	0	0	1	1	0	0	6	. 0	1	1	1	1	0	0	0
	0	0	1	1	1	0	7	0	1	1	1	0	1	1	1
	0	1	0	0	0	0	8	0	1	1	1	0	1	1	0
	0	1	0	0	1	0	9	0	1	1	1	0	1	0	1
	0	1	0	1	0	0	10	0	1	1	1	0	1	0	0
	0	1	0	1	1	0	11	0	1	1	1	0	0	1	1
	0	1	1	0	0	0	12	0	1	1	1	0	0	1	0
	0	1	1	0	1	0	13	0	1	1	1	0	0	0	1
	0	1	1	1	0	0	14	0	1	1	1	0	0	0	0
	0	1	1	1	1	0	15	0	1	1	0	1	1	1	1
	1	0	0	0	0	0	16	0	1	1	0	1	1	1	0
	1	0	0	0	1	0	17	0	1	1	0	1	1	0	1
	1	0	0	1	0	0	18	0	1	1	0	1	1	0	0
	1	0	0	1	1	0	19	0	1	1	0	1	0	1	1
	1	0	1	0	0	0	20	0	1	1	0	1	0	1	0
	1	0	1	0	1	0	21	0	1	1	0	1	0	0	1
	1	0	1	1	0	0	22	0	1	1	0	1	0	0	0
	1	0	1	1	1	0	23	0	1	1	0	0	1	1	1
	1 1	1 1	0 0	0	0 1	0 0	24 25	0 0	0	1	0	0	1	1	0
	1	1	0	1	0	0	25 26	0	0 0	1 1	0 0	0 0	1 1	1 1	0 0
	1	1	0	1	1	0	20 27	0	0	1	0	0	1	1	0
	1	1	1	Ö	0	0	28	0	0	1	0	0	1	1	0
	1	1	1	0	1	0	29	1	1	1	1	1	1	1	0
	1	1	1	1	0	0	30	Ó	0	1	Ö	0	Ö	1	0
	1	1	1	1	1	0	31	0	0	1	0	0	0	Ö	1
	×	X	X	X	X	1	ALL	J	·	•	•	•	•	•	•

GT400 50 Hz Video Line Counter GT400 Location A7

SPEC. #02999-032 REVISION: 000

RDD.	TITLE	GT200/GT40	0 9 x 9 U.	C. CHAR. GEN.				
981 1414114 129 1411141 257 1411414 365 1411414 365 1411414 365 1411414 365 1411414 367 1411414 367 1411414 367 1411414 367 1411414 367 1411414 367 1411414 367 1411414 367 1411414 367 1411414 367 1411414 367 1411414 367 1411414 367 1411414 367 1411414 367 1411414 367 1411414 367 1411414 368 1411414 368 1411414 369 1411414 369 1411414 369 1411414 361 141141	Cifyrs	COUTED	cororo		<u> </u>	NOTO	enn	DOTO
091 1411111 139 1111111 257 1111111 385 1111111 1392 1111111 1393 1111111 1393 1111111 1384 1111111 1393 1111111 1393 1111111 1393 1111111 1393 1111111 1393 1111111 1393 1111111 1393 1111111 1393 1111111 1394 1111111 1394 1111111 1394 1111111 1395 1111111 1396 11111111 1396 11111111 1396 11111111 1396 11111111 1396 11111111 1396 1111111 1396 1111111 1396 1111111 1396 1111111 1396 1111111 1397 1111111 1397 1111111 1397 1111111 1397 1111111 1397 1111111 1398 1111111 1398 1111111 1398 1111111 1398 1111111 1398 1111111 1398 1111111 1399 1111111 1399 1111111 1399 1111111 1399 1111111 1399 1111111 1399 1111111 1399 1111111 1399 1111111 1399 1111111 1399 1111111 1391 1111111 1391 1111111 1391 1111111 1391 1111111 1391 1111111 1391 1111111 1391 1111111 1391 1111111 1391 1111111 1391 1111111 1391 1111111 1391 1111111 1391 1111111 1398 1111111 1398 1111111 1399 1111111 1399 1111111 1399 1111111 1399 1111111 1399 1111111 1399 1111111 1399 1111111 1399 1111111 1399 1111111 1399 1111111 1399 1111111 1399 1111111 1399 1111111 1399 1111111 1399 1111111 1399 1111111 1399 1111111 1399 11111111 13	Ph./L/.		mer.		mee.		noo.	
982 14 141 138 197 141 128 1411111 386 1100111 1004 1411111 132 1411111 253 1411111 388 1411111 1005 1411111 133 1411111 260 1411111 388 1411111 130 1411111 133 1411111 261 1411111 389 1411111 390 1411111 390 1411111 390 1411111 390 1411111 390 1411111 390 1411111 390 1411111 390 1411111 390 1411111 390 1411111 390 1411111 390 1411111 390 1411111 391 391 3		"and I "and "and "I need there and the		"or" I "or" "E ser" his sales				
982 14 141 138 197 141 128 1411111 386 1100111 1004 1411111 132 1411111 253 1411111 388 1411111 1005 1411111 133 1411111 260 1411111 388 1411111 130 1411111 133 1411111 261 1411111 389 1411111 390 1411111 390 1411111 390 1411111 390 1411111 390 1411111 390 1411111 390 1411111 390 1411111 390 1411111 390 1411111 390 1411111 390 1411111 390 1411111 391 391 3	991	4144444	129	11111111	257	11111111	385	11111111
092								
	003		131		259	11111111	387	1011111
George			132	19111911	260	11111111	388	10110411
998 111-111 136 131-1111 263 111-1111 391 131-1111 136 111-1111 137 111-1111 136 111-1111 139 111-1111 140 111-11111 140 111-1111 140 111-1111 140 111-1111 140 111-1111 140 111-1111 140	005		133	1955 111	261	11111111	389	
908 11.5.311 136 14111111 264 11111111 392 11001111 303 111111111 137 11111111 265 11111111 393 111111111 394 11011111 394 11011111 394 11011111 394 11011111 394 11011111 394 11011111 394 11011111 394 11011111 394 11011111 395 11111111 395 11111111 395 11111111 395 11111111 397 11111111 397 11111111 397 395 3	996	10100111	134	16111111	262		390	1 9 11 11 11
1111111								
010								
1.014.040 139								
012								
013 1 055 11 141 141 141 111 1269 111 111 1397 111 1111 111 1111 1111 1111 1111 1111 1111 1111 1111 1399 111 1111 1111 1111 1111 1399 111 11111 1111 1111 11111 1111 1111 1111 1111 1111 1111 1111 11111								
014								
0.15 10111011 143 1401 0.10 271 11111111 399 11101111 0.16 10111011 144 11501011 272 11101111 400 11101111 0.17 1.1111111 145 11111111 273 11111111 401 11101111 0.18 1000010 146 1000011 274 1001011 402 11000111 0.19 1111111 147 10111011 275 1011011 403 10111011 0.20 10111011 148 10111111 275 1011011 404 401111111 0.21 1000111 149 1000111 275 1001011 404 11111111 0.21 1000111 149 1000111 277 11111111 405 11111111 0.22 10111011 150 10111111 278 11111111 406 11111110 0.22 10111011 150 10111111 279 11111111 406 11101110 0.24 1000010 152 10111011 280 11111111 407 1011110 0.25 11111111 153 11111111 280 11111111 408 11000011 0.25 11111111 153 11111111 281 11111111 408 11111111 0.27 10111111 154 11401111 282 11111111 418 1000011 0.27 10111111 155 1111011 283 11111111 418 1000011 0.28 10111111 156 10111110 284 1000011 412 11111111 0.28 10111111 157 11101110 285 1000011 412 11111111 0.28 11111111 157 1110111 287 1000011 414 41111111 0.29 11111111 157 1110111 287 10000011 415 10111111 0.29 11111111 158 11111111 287 10000011 415 10111111 0.20 11111111 158 11111111 288 11111111 415 10111111 0.20 11111111 415 10111111 0.20 11111111 416 11000000000000000000000000000000000								
016								· · · · · · · · · · · · · · · · · · ·
017								
818 1 000 010 146 1 000 111 274 1 0110 11 482 1 1 000 11 819 1 0111 11 147 1 0111 11 275 1 0110 11 483 1 0111 11 820 1 0111 11 148 1 0111 11 276 1 1 1 1 1 1 1 484 1 1 1 1 1 1 1 821 1 011 11 149 1 000 11 277 1 1 1 1 1 1 1 1 485 1 1 1 1 1 1 1 822 1 011 11 150 1 011 1 1 1 278 1 1 1 1 1 1 1 486 1 1 1 0 1 1 1 823 1 0 1 1 1 1 1 151 1 1 1 1 1 1 1 279 1 1 1 1 1 1 1 487 1 1 0 1 1 1 1 824 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0								
1011 111								
020 19111111 148 19111111 276 1001010 404 11111011 021 1485111 149 1495111 277 11111111 405 1111111 022 1411111 150 14111111 278 11111111 406 11101110 023 14111111 151 14111111 279 11111111 406 11101110 024 1506010 152 14111111 280 11111111 408 10933011 025 14111111 153 11111111 281 11111111 409 11111111 026 112 2111 154 112 3111 281 11111111 410 1023311 027 1411411 155 14111110 281 11111111 410 1023311 028 14111111 156 14011110 284 1040111 411 1111111 028 14111111 157 11113110 285 11411111 413 11111111<						1 4 4 1 1		
021 1 55 114 149 1 55 111 277 11111111 405 1111111 822 14 11 111 150 14 11 111 278 11111111 406 11 11110 923 14 11 111 151 14 11 111 279 11111111 407 14 11110 824 1 55 510 152 14 11 111 280 11111111 408 14 9 2011 925 11111111 153 11111111 281 11111111 409 1111111 926 14 11111 154 11 9 111 281 11111111 410 1111111 927 14 11 111 155 14 11 111 283 11 11111 410 1111111 928 14 11 111 156 150 110 284 14 10 111 412 1111 111 929 14 11 111 157 11 15 110 285 14 11 111 413 111 1111 930 14 11 111 158 14 11 111 287 14 11 111 414								
822 1411141 150 1411111 278 11111111 406 1131110 823 1411111 151 14111111 279 11111111 407 1131110 824 1520010 152 14111111 280 11111111 408 1420011 825 14111111 153 14111111 281 11111111 409 14111111 826 1470111 154 1470111 281 11111111 410 1620011 827 1411111 155 14111011 283 1101111 411 1111111 828 14111111 156 1401110 284 1600111 412 1111111 828 14111111 157 14111101 286 11411111 413 11111111 830 14111111 159 14111111 287 160011 415 16111111 831 14111111 160 1400111 288 11411111 417 11411111								
023 1011011 151 1011011 279 1111111 407 1011110 024 1500010 152 10111011 280 11111111 408 1000011 025 11111111 153 11111111 281 11111111 409 11111111 026 1100111 154 1100111 281 1111111 410 1000011 027 10111011 155 10111011 283 1101111 411 1111011 028 10111111 156 1011110 284 100011 412 1111111 029 10111111 157 1115010 285 1111011 413 1110111 030 1011111 158 1111010 286 1111011 414 1111111 031 1011111 158 1111011 287 1010111 415 1111011 033 1111011 169 1115011 288 11111111 416 11111111				1010111				
024 15000010 152 10111011 280 11111111 408 16000011 025 11111111 153 11111111 281 11111111 409 11111111 026 11700111 154 11001111 282 11111111 410 1020011 027 10111011 155 10111011 283 1101111 411 1111011 028 10111111 156 10111101 284 100111 412 1111111 029 10111111 157 1110110 285 1101011 413 1110111 030 10111011 158 11111011 287 100011 414 11111011 031 1111011 159 10111011 287 100011 415 1011101 033 1110111 161 11111111 287 1010111 416 1111111 033 11111111 163 11111111 289 11111111 417 11111111								
025 11111111 153 11111111 281 11111111 409 11111111 026 116 0111 154 116 0111 282 11111111 410 1000011 027 10111011 155 10111011 283 11010111 411 1111011 028 10111111 156 10111010 284 1010111 412 1111011 029 10111111 157 1110110 285 11010111 413 11105111 030 10111111 158 1111011 287 1010111 414 1111011 031 10111011 159 10111011 287 1010111 415 10111011 032 1140111 160 1150111 288 1101011 416 1111111 033 11111111 161 11111111 289 11111111 417 11111111 034 10111011 162 10000011 290 11111111 418 11111111 <td></td> <td></td> <td>152</td> <td>10111111</td> <td></td> <td>11111111</td> <td>408</td> <td>10000011</td>			152	10111111		11111111	408	10000011
027 1/411011 155 1/411011 283 11010111 411 1111011 028 1/411111 156 1/411101 284 10/4011 412 1/11/11 029 1/41/111 157 1/11/010 285 1/11/11 413 1/11/011 030 1/41/111 158 1/41/11/11 286 1/4/11/11 414 1/11/11/11 031 1/4/11/11 159 1/4/11/11 287 1/4/11/11 415 1/11/11/11 032 1/4/11/11 160 1/4/11/11 288 1/4/11/11 416 1/11/11/11 033 1/4/11/11 160 1/4/11/11 288 1/4/11/11 416 1/11/11/11 034 1/4/11/11 161 1/4/11/11/11 289 1/4/11/11 417 1/11/11/11 034 1/4/11/11 163 1/4/11/11 291 1/4/10/11 418 1/11/11/11 034 1/4/11/11 163 1/4/11/11 291 1/4/10/11		1111111				11111111	409	
829 1011111 157 1116010 285 1101011 413 1116011 830 1011111 158 11111010 286 11010111 414 1111011 931 14111011 159 10111011 287 1600011 415 10111011 932 11401111 160 11500111 288 11010111 416 1120111 933 11111111 161 11111111 289 11111111 417 11111111 934 1600010 162 1600011 290 11101111 418 11111111 935 16111011 163 11101111 291 11010111 420 11101111 936 16111011 164 11101111 291 11010111 420 11010111 937 16111011 166 11101111 293 11010111 422 1000011 938 16111011 166 11101111 294 11101111 424 11110111<	026	11101111	154	11,503,111	282		410	100000111
829 1011111 157 1116010 285 1101011 413 1116011 830 1011111 158 11111010 286 11010111 414 1111011 931 14111011 159 10111011 287 1600011 415 10111011 932 11401111 160 11500111 288 11010111 416 1120111 933 11111111 161 11111111 289 11111111 417 11111111 934 1600010 162 1600011 290 11101111 418 11111111 935 16111011 163 11101111 291 11010111 420 11101111 936 16111011 164 11101111 291 11010111 420 11010111 937 16111011 166 11101111 293 11010111 422 1000011 938 16111011 166 11101111 294 11101111 424 11110111<	_027	10111111	155		283	11919111		
030 10111111 158 11111010 286 11010111 414 11111011 031 10111011 159 10111011 287 1013011 415 10111011 032 11850111 160 11860111 288 11010111 416 1130111 033 11111111 161 11111111 289 11111111 417 1111111 034 1150010 162 10000011 290 11101111 418 11111111 035 10111011 163 11101111 291 1100011 419 1111111 036 10111011 164 11101111 292 10101111 420 11910111 037 10111011 165 11101111 293 11011111 422 1060011 038 10111011 166 11101111 294 11101111 424 11101111 040 12600010 168 11101111 296 11101111 424 11111				T				
031 10111011 159 10111011 287 1000011 415 10111011 032 11800111 160 11800111 288 11010111 416 11000111 033 11111111 161 11111111 289 11111111 417 11111111 034 10000010 162 10000011 290 11101111 418 11111111 035 10111011 163 11101111 291 1100010 419 1110111 036 10111011 164 11101111 292 10101111 420 1191011 037 10111011 165 11101111 293 1101011 420 11910111 038 10111011 166 11101111 294 1110111 422 1000011 039 10111011 167 11101111 295 1100001 423 1111011 040 1000001 168 11101111 296 11101111 424 1111011<								
032 11800111 160 11800111 288 11010111 416 11800111 033 11111111 161 11111111 289 11111111 417 1111111 034 1000010 162 1000001 290 1110111 418 1111111 035 10111011 163 11101111 291 1100010 419 1110111 036 10111011 164 11101111 292 10101111 420 1101111 037 10111011 165 11101111 293 1101011 420 1101011 038 10111011 166 11101111 294 11101011 422 1000011 039 10111011 167 11101111 295 1100010 423 1111011 040 1000010 168 11101111 296 11101111 424 1111011 041 11011111 169 11111111 297 11111111 426 12000011								
033 11111111 161 11111111 289 11111111 417 1111111 034 12503010 162 12503011 290 11101111 418 1111111 035 14111011 163 11101111 291 1126010 419 1116111 036 14111011 164 11101111 292 14101111 420 11510111 037 14111011 165 11101111 293 1154010 421 16114111 038 14111011 166 11101111 294 11101011 422 1620311 039 14111011 167 11101111 295 1160300 423 11110111 040 12603010 168 11101111 296 11101111 424 11110111 041 11111111 169 11111111 297 11111111 425 111111111 042 1260311 170 10111011 298 10011011 427 10111		1411111		1911111		18-5-511		10111111
034 1 568 010 162 1 620 0611 290 11101111 418 1110111 035 1 111011 163 11101111 291 116 0010 419 1110111 036 1 111011 164 11101111 292 10101111 420 11710111 037 1 111011 165 11101111 293 1101011 421 1011011 038 1 111011 166 11101111 294 1110111 422 1066111 039 1 1 11011 167 11101111 295 11010111 423 11110111 040 1 2 6 6 0010 168 1 1 1 1 1 1 1 296 1 1 1 1 1 1 1 424 1 1 1 1 1 1 1 041 1 1 1 1 1 1 1 1 6 9 1 1 1 1 1 1 1 1 297 1 1 1 1 1 1 1 1 426 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2								
035 10111011 163 11101111 291 11208010 419 1110111 036 10111011 164 11101111 292 10101111 420 11910111 037 10111011 165 11101111 293 11808010 421 10110111 038 10111011 166 11101111 294 11101011 422 1086011 039 10111011 167 11101111 295 11808010 423 11110111 040 106800000 168 11101111 296 11101111 424 11110111 041 11111111 169 111111111 297 111111111 425 111111111 042 10880011 170 10111011 298 10011011 426 12080011 043 10111111 172 10111011 299 10011011 427 10111111 044 10111111 173 10111011 300 11111111 428								
036 10111011 164 11101111 292 10101111 420 11610111 037 10111011 165 11101111 293 1100010 421 1011011 038 10111011 166 11101111 294 11101011 422 1000001 039 10111011 167 11101111 295 1100010 423 1111011 040 1000000 168 11101111 296 11101111 424 11110111 041 11111111 169 11111111 297 11111111 425 11111111 042 1000001 170 10111011 298 10011011 426 10000011 043 10111111 171 10111011 299 10011011 427 10111111 044 10111111 172 10111011 300 11110111 428 10000111 045 10111111 174 10111011 302 11011111 430 11111						111111111		44400444
037 10111011 165 11101111 293 1101201 421 1611011 038 10111011 166 11101111 294 11101011 422 1001011 039 10111011 167 11101111 295 1100101 423 1111011 040 10000000 168 11101111 296 11101111 424 11110111 041 11111111 169 11111111 297 11111111 425 11111111 042 1000001 170 10111011 298 10011011 426 1000001 043 10111111 171 10111011 299 10011011 427 10111111 044 10111111 172 10111011 300 11110111 428 1000011 045 10011111 173 10111011 301 11111111 429 111111011 046 10111111 174 10111011 302 11111111 431 10111						11000010		11144111
040 156550010 168 11101111 296 11101111 424 11110111 041 11111111 169 111111111 297 111111111 425 111111111 042 12556011 170 10111011 298 10011011 426 12000011 043 10111111 171 10111011 299 10011011 427 10111111 044 10111111 172 10111011 300 11110111 428 10000111 045 10111111 173 10111011 301 11111111 430 11111011 046 10111111 174 10111011 302 11111111 431 10111011 047 10111111 175 10111011 303 10110111 431 10111011						14 1 1 1 1 1 1 1		10110111
040 156550010 168 11101111 296 11101111 424 11110111 041 11111111 169 111111111 297 111111111 425 111111111 042 12556011 170 10111011 298 10011011 426 12000011 043 10111111 171 10111011 299 10011011 427 10111111 044 10111111 172 10111011 300 11110111 428 10000111 045 10111111 173 10111011 301 11111111 430 11111011 046 10111111 174 10111011 302 11111111 431 10111011 047 10111111 175 10111011 303 10110111 431 10111011						44444		100000
040 156550010 168 11101111 296 11101111 424 11110111 041 11111111 169 111111111 297 111111111 425 111111111 042 12556011 170 10111011 298 10011011 426 12000011 043 10111111 171 10111011 299 10011011 427 10111111 044 10111111 172 10111011 300 11110111 428 10000111 045 10111111 173 10111011 301 11111111 430 11111011 046 10111111 174 10111011 302 11111111 431 10111011 047 10111111 175 10111011 303 10110111 431 10111011						11000010		
041 11111111 169 11111111 297 11111111 425 11111111 042 12000011 170 10111011 298 10011011 426 12000011 043 10111111 171 10111011 299 10011011 427 10111111 044 10111111 172 10111011 300 1111011 428 10000111 045 10011111 173 10111011 301 1110111 429 11111011 046 10111111 174 10111011 302 11011111 430 11111011 047 10111111 175 10111011 303 10110011 431 10111011						777 7777		
042 170000011 170 10111011 298 10011011 426 12000011 043 10111111 171 10111011 299 10011011 427 10111111 044 10111111 172 10111011 300 11110111 428 10000111 045 10011111 173 10111011 301 11101111 429 11111011 046 10111111 174 10111011 302 11011111 430 11111011 047 10111111 175 10111011 303 10110011 431 10111011								
043 10111111 171 10111011 299 10011011 427 10111111 044 10111111 172 10111011 300 11110111 428 1000111 045 10011111 173 10111011 301 11101111 429 11111111 046 10111111 174 10111011 302 11011111 430 11111011 047 10111111 175 10111011 303 10110011 431 10111011								
044 10111111 172 10111011 300 11110111 428 1000111 045 10001111 173 10111011 301 1110111 429 11111011 046 1011111 174 10111011 302 11011111 430 11111011 047 10111111 175 10111011 303 10110011 431 10111011						10011011		
045 1 000 046 1 01 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1								
046 13111111 174 10111011 302 11311111 430 11111111 047 13111111 175 10111011 303 13110311 431 13111311								
<u>047 10111111 175 10111011 303 10110011 431 10111011</u>								111111111
	<u>04</u> 7		175	10111111				
	048	1455511	176	11366010	304	10110011	432	11,000,010

SPEC. #02999-032 REVISION: 000

TITLE: GT200/GT400 9 x 9 U.C. CHAR. GEN.

RDD. DATR- RDD. DATR- RDD. DATR- RDD. DATR- R7654321 87664321 87664321								
049 1111111 177 1111111 1305 1111111 1431 1111111 150 1200001 178 1011111 1306 1110111 1306 1110111 1307 13011110 1434 1110001 1505 1111111 179 1111111 1307 13011110 1435 1311110 1505 14111111 1307 14111111 1307 1311110 1435 13111110 1505 14111111 1308 14111111 1308 14111111 1308 14111111 1437 1301111 1308 14111111 1437 1301111 137 1301111 137 130111 1308 14111111 1309 1411111 1309 14111111 1309 1411111 1309 14111111 1	ADD.	DATA	ADD.	DATA	ADD.	DATA	ADD.	DATA
0.50								87654321
0.50								
051	049	1111111	177	1111111	305	11111111	433	1111111
851		10000011		· ·	306	11801110	434	11100010
052	051		179		307	19191110	435	11011110
	052	1 111111	180	14111111		16161111	436	1 111111
0.55						11 11111	437	1 000111
055	054	1 111111	182	11.00111	310	10101011	438	10111111
058 11 11 11 18		10111111	183	111 9110	311		439	1 111111
958 116-111 186 1911-111 314 119-1110 443 1111-111 959 14-11-111 187 1911-111 315 111-1110 443 1111-1111 961 1911-1111 188 1911-1111 316 119-11111 444 1111-1111 961 1911-1111 189 1911-1111 317 111-11111 445 111-11111 962 1911-1111 199 1911-1111 318 111-11111 445 111-11111 962 1911-1111 190 1911-1111 318 111-11111 446 111-11111 963 14-11-111 191 1911-1111 329 111-11111 447 17-11-1111 964 13-20-11 192 13-11-1111 329 111-11111 448 16-11-1111 965 111-1111 194 1911-1111 322 111-1111 449 111-1111 966 19-11-111 194 19-11-111 322 111-1110 459 11-11-111 967 19-11-111 195 13-11-10-10 323 111-1111 451 13-11-10-10 969 13-20-11 197 13-11-111 325 11-11-110 452 13-11-10-10 969 13-20-11 197 13-11-111 325 11-11-110 452 13-11-10-10 969 13-20-11 197 13-11-111 325 11-11-110 453 13-11-111 970 13-11-111 198 13-11-111 325 11-11-110 455 13-11-111 970 13-11-111 199 13-11-10-10 327 11-11-111 455 13-11-111 972 13-11-111 199 13-11-10-10 327 11-11-11 455 13-11-11 973 13-11-11-11 209 13-11-11-11 329 13-11-11-11 457 13-11-11 975 13-11-11-11 209 13-11-11-11 329 13-11-11-11 457 13-11-11-11 975 13-11-11-11 206 13-11-11-11 330 13-11-11-11 458 13-11-11-11 978 13-11-11-11 206 13-11-11-11 330 13-11-11-11 458 13-11-11-11 979 13-11-11-11 206 13-11-11-11 330 13-11-11-11 458 13-11-11-11 979 13-11-11-11 207 13-11-11-1 330 13-11-11-1 458 13-11-11-1 979 13-11-11-1 208 13-11-11-1 330 13-11-11-1 458 13-11-11-1 458 13-11-11-1 458 13-11-11-1 459 13-11-11-1 459 13-11-11-1 459 13-11-11-1 459 13-11-11-1 459 13-11-11-1 459 13-11-11-1 459 13-11-11-1 459 13-11-11-1 459 13-11-11-1 459 13-11-11-1 459 13-11-11-1 459 13-11-11-1 459 1	0 56	1.111111	184	11101111	312	11001010	440	11000111
059	057	11111111	185	11111111	313	11111111	441	11111111
060	958	11203111	186	10111011	314	11001111	442	1 0000) 11
062		14111111	187	10111011	315	111 31110	443	
\$\frac{6}{6}2	969	10111111	188	10101011	316	11011111	444	1111/1111
063	Ø61	14111111	189	19191811	317	11111111	445	11111111
064 1.860.011 192 1.90.0111 328 1.1111111 448 1.0111111 465 1.1111111 193 1.1111111 321 1.1111111 449 1.1111111 466 1.1111111 194 1.0111111 322 1.1111111 459 1.1111111 466 1.1111111 195 1.0111010 323 1.1101111 451 1.1011010 452 1.0111010 452 1.0111010 452 1.0111010 452 1.0111010 452 1.0111010 453 1.1011010 453 1.1011010 453 1.1011010 454 1.0111010 454 1.0111010 454 1.011101 454 1.011101 454 1.011101 454 1.011101 454 1.011101 454 1.011101 454 1.011101 454 1.011101 454 1.011101 454 1.011101 455 1.011101 455 1.011101 455 1.011101 457 1.011101 458 1.050101 458 1.050101 458 1.050101 458 1.050101 458 1.050101 458 1.050101 458 1.050101 459 1.0111	φ62	1 11 2 11	190	10101011	318	11111111	446	11/11111
065	Ø63	1 1111111	191	1 1 1 1 1 1 1 1 1	319	11111111	447	11011110
966 1 111 11 194 1 111 101 322 111 1101 450 115 111 967 1 1 1 1 1 1 1 195 1 1 1 1 1 1 1 451 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	064	11300011	192	11919111	320	11111111	448	16111111
067 10111011 195 1101010 323 1110111 451 1101010 668 10111011 196 11010111 324 11101110 452 11011010 692 11011011 197 11111111 325 11101110 452 11011011 691 1111111 198 1111111 325 11101110 454 1111111 671 11111111 198 11111111 326 11101110 454 11111111 671 11111111 199 11911010 327 11111111 455 11111111 672 10111011 209 10111011 328 11110110 456 1110111 672 11111111 201 11111111 328 11110111 457 11111111 673 11111111 201 11111111 329 11111111 457 11111111 677 11111111 202 10111011 330 11111111 459 10111111 331 11111111 469 10111111 677 111111111 203	Ø65	11111111	193	11111111	321	`11111111	449	
668 10111011 196 1140111 324 1101110 452 14011010 669 1 52011 197 11101111 325 1110110 453 1110111 670 1 5111011 198 1101111 326 1110110 454 1111011 671 1 6111011 199 19014010 327 1110111 455 1110111 672 10111011 200 10111011 328 11110110 456 11665111 673 11111111 201 11111111 329 11111111 457 1111111 674 11616111 202 16111611 330 1111111 458 1166111 675 1111111 203 1111111 330 11111111 459 16111111 676 11111111 204 11111111 332 11110110 460 16111111 677 11111111 205 11111111 333 11110110 461 11111111 <td>966</td> <td>1 111111</td> <td>194</td> <td>19111911</td> <td>322</td> <td>111111110</td> <td>450</td> <td></td>	966	1 111111	194	19111911	322	111111110	450	
069 1 060 11 197 111 1111 325 111 1110 453 11 6 111 111 111 126 111 111 111 126 111 111 111 455 111 111 111 127 111 111 111 120 101 111 111 111 120 101 111 111 111 455 111 11	967	1 1111111	195	11917919	323	111 01111	451	11011010
670 10111011 198 11/10111 326 11/8/110 454 1011011 671 1/1011011 199 1/6/1010 327 111/1111 455 1/11/111 672 1/11/1011 200 1/6/11/11 328 1/11/11/11 456 1/16/11/11 673 1/11/11/11 201 1/11/11/11 329 1/11/11/11 457 1/11/11/11 674 1/16/11/11 202 1/11/11/11 330 1/11/11/11 458 1/12/11/11 675 1/11/11/11 203 1/11/11/11 331 1/11/11/11 459 1/11/11/11 676 1/11/11/11 204 1/11/11/11 332 1/11/11/11 460 1/11/11/11 677 1/11/11/11 205 1/11/11/11 333 1/11/11/11 461 1/11/11/11 678 1/11/11/11 206 1/11/11/11 334 1/11/11/11 462 1/11/11/11 679 1/11/11/11 208 1/11/11/11 335	968	19111911	196	11419111	324			
071 10111011 199 11011010 327 11101111 455 10111011 072 10111011 200 10111011 328 11110110 456 1155111 073 11111111 201 11111111 329 11111111 457 11111111 074 1101111 202 10111011 330 1110111 458 1101111 075 11111111 203 11311310 331 1110111 459 10111011 076 1110111 204 1191111 332 11113110 460 10111011 077 1110111 205 11101111 333 11113110 461 1135611 078 11101111 206 11101111 334 1111111 462 1111111 079 11101111 207 11101111 335 1111111 463 1111111 079 11111111 208 11101111 336 11211111 463 11111111 <td>069</td> <td>1 200 11</td> <td>197</td> <td>111 (1111</td> <td>325</td> <td>11191119</td> <td>453</td> <td>11 20 111</td>	069	1 200 11	197	111 (1111	325	11191119	453	11 20 111
072 10111011 200 10111011 328 1110110 456 11660111 073 11111111 201 11111111 329 11111111 457 11111111 074 1160111 202 10111011 330 11101110 458 11201111 075 11101111 203 11011010 331 11101111 459 10111011 076 11101111 204 11401111 332 1110110 460 10111011 077 11101111 205 11101111 333 11110110 461 1160111 078 11101111 206 11101111 334 11110110 462 11111011 079 11111111 207 11101111 335 11101111 463 11112010 081 11011111 208 11101111 336 11101111 465 11111111 082 11111111 210 1000001 338 11111111 465 111	070	1 1111 111	198		326	11101110		1/111111
073 111111111 201 111111111 329 111111111 457 11111111 074 11000111 202 10111011 330 11101110 458 11000111 075 11110111 203 1101111 331 11111111 459 10111011 076 11111111 204 11011111 332 11110110 460 10111111 077 11101111 205 11101111 333 11110110 461 11000111 078 11101111 206 11101111 334 11110110 462 11111011 079 11101111 207 11101111 335 11101111 463 11111011 080 11000111 208 11101111 336 11101111 463 11111011 081 11111111 209 11111111 337 11111111 465 11111111 082 11111111 210 10000011 338 11111111 466	071		199			111 11111		
074 11649111 202 16111011 330 11191110 458 1106111 075 1110111 203 1101010 331 11101111 459 16111011 076 1111111 204 11010111 332 11110110 460 16111011 077 11101111 205 11101111 333 11110110 461 1106011 078 11101111 206 11101111 333 11110110 462 11111011 079 11101111 207 11101111 335 11101111 463 1111010 080 1100111 208 11101111 336 11101110 464 1100110 081 11111011 209 11111111 337 11111111 465 11111111 082 11111011 210 11110111 338 11111111 466 11111111 083 11111011 210 11110111 340 1110110 467 1110111	072	10111011	200	10111111	328			11000111
675 111 1111 203 11311010 331 111 0111 459 10111011 676 111 1111 204 114 1111 332 111 0110 460 1011011 677 111 0111 205 111 0111 333 111 0110 461 1156011 678 111 0111 206 111 01111 334 111 0110 462 111 1111 679 111 0111 206 111 01111 335 111 0111 463 111 1101 680 110 0111 208 111 01111 336 111 0111 463 111 1101 681 111 1111 209 111 11111 336 111 0111 465 111 1111 682 111 11111 210 10000011 338 111 11111 466 111 11111 683 111 11111 211 111 11111 340 111 1111 467 110 1111 684 1111 1111 213 111 11111 340 111 0110 470						11111111		
076 11101111 294 11011111 332 1110110 460 10111011 077 11101111 295 11101111 333 11110110 461 1100011 078 11101111 296 11101111 334 1110110 462 11111011 079 11101111 297 11101111 335 11101111 463 11111010 080 11001111 298 11101111 337 11111111 464 1100110 081 11111111 299 11111111 337 11111111 465 11111111 082 11111111 210 1000011 338 11111111 465 11111111 083 11111111 311 11111111 339 11011010 467 11111111 084 11111111 212 11111111 340 11101111 469 11111111 085 11111111 213 111111111 341 1000011 469 111		11848111	202					
077 1110 1111 205 111 1111 333 111 1010 461 110 0011 078 111 1111 206 111 1111 334 111 1010 462 111 1101 079 111 1111 207 111 1111 335 111 1111 463 111 1101 080 110 1111 208 111 1111 336 111 1111 464 11 11111 081 111 1111 209 111 1111 337 111 1111 465 111 1111 082 111 1111 210 1000001 338 111 1111 465 111 1111 083 111 1111 210 1000001 338 111 1111 465 111 1111 084 111 1111 311 111 1111 340 111 1111 469 111 1111 085 111 1111 213 110 11111 341 110 1111<	975	111-1111		\ J				
678 11101111 206 11101111 334 1110110 462 1111101 679 11101111 207 11101111 335 11101111 463 11111010 680 11650111 208 11101111 336 11101110 464 11250110 681 11111111 209 11111111 337 11111111 465 11111111 682 11111011 210 16000011 338 11111111 466 11111111 683 11111011 210 16000011 339 1601010 467 1111111 684 11111011 212 11110111 340 1110110 468 1110111 685 11111011 213 11101111 341 1600011 469 11111111 686 10111011 213 1111111 342 1110110 470 1101111 687 1011101 215 10111111 343 11011010 471 11011111<								
079 11101111 207 11101111 335 11101111 463 1111010 080 1100111 208 11101111 336 11101110 464 1100110 081 11111111 209 11111111 337 11111111 465 11111111 082 11111111 210 1000011 338 11111111 466 11111111 083 11111111 211 21111111 339 11011010 467 1101111 084 11111111 212 11111111 340 1100110 468 1111111 085 11111011 213 11101111 341 1000111 469 1111111 086 10111011 214 11011111 342 1100110 470 1101111 087 10111011 215 10111111 343 11011111 472 11111111 089 11111111 217 111111111 345 11111111 473 11111111								
080 11000111 208 11101111 336 11101110 464 1100111 081 11111111 209 11111111 337 11111111 465 11111111 082 11111111 210 10000011 338 11111111 466 11111111 083 11111111 211 11111111 340 1111010 467 1101111 084 11111111 212 11110111 340 1110010 468 1111111 085 11111111 213 11111111 341 1000011 469 11111111 086 10111111 214 11111111 342 11100110 470 11011111 087 11111111 215 101111111 343 11011010 471 11011111 089 111111111 217 111111111 345 111111111 473 11111111 091 10111111 218 11000111 346 11111111 474							- Contract the second s	· · · · · · · · · · · · · · · · · · ·
081 11111111 209 11111111 337 11111111 465 11111111 082 11111111 210 16000011 338 11111111 466 11111111 083 11111111 211 11111111 339 11011010 467 1101111 084 11111111 212 11111011 340 11170110 468 11111111 085 11111011 213 11111111 341 1600011 469 11111111 086 10111011 214 11711111 342 1170110 470 11011111 087 10111011 215 10111111 343 11011210 471 11111111 088 1130010 216 1600001 344 11111111 472 11111111 099 11111111 217 111111111 345 111111111 474 11111111 091 10111111 218 11601111 346 11111111 474 1								
082 11111011 210 10000011 338 11111111 466 11111111 083 11111011 211 11111011 339 11011010 467 1101111 084 11111011 212 11111011 340 1110110 468 1111111 085 11111011 213 11101111 341 1000001 469 1111111 086 10111011 214 11011111 342 1110110 470 11011111 087 10111011 215 10111111 343 11011010 471 11011111 088 1100010 216 1000011 344 11111111 472 11111111 089 11111111 217 11111111 345 11111111 473 11111111 090 10111011 218 11601111 346 11111111 474 11111111 091 10111111 219 116111111 347 11101111 475 11011								Martin Martin Co. C. C. Co. C.
083 11111011 311 11111011 339 11011010 467 1101111 084 11111011 212 11110111 340 11100110 468 1111111 085 11111011 213 11101111 341 1660001 469 1111111 086 10111011 214 11011111 342 1110110 470 11011111 087 10111011 215 10111111 342 11011010 471 11011111 088 1100010 216 1000011 344 11111111 472 11111111 089 11111111 217 111111111 345 111111111 473 111111111 090 10111011 218 11000111 346 111111111 474 111111111 091 10111111 219 11011111 347 11101111 475 11011111 092 10111111 220 110111111 348 11101111 476 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>								
684 11111011 212 11110111 340 11100110 468 11101111 685 11111011 213 11101111 341 1050011 469 1111111 686 10111011 214 11011111 342 1110110 470 1101111 687 10111011 215 10111111 343 11011010 471 11101111 688 1150010 216 1000011 344 11111111 472 11111111 689 11111111 217 11111111 345 111111111 473 11111111 690 10111011 218 11000111 346 11111111 474 11111111 691 10110111 219 11011111 347 11101111 475 11011111 692 10111111 220 11611111 348 11101111 476 11101111 693 10111111 221 110111111 349 1000001 477 111								1111111
085 11111011 213 1110111 341 1600011 469 1111111 086 10111011 214 11011111 342 1100110 470 1101111 087 10111011 215 10111111 343 11011010 471 11011111 088 1100010 216 1000001 344 11111111 472 11111111 089 11111111 217 111111111 345 11111111 473 11111111 090 10111011 218 11000111 346 111111111 474 11111111 091 10111111 219 11011111 347 11101111 475 11001111 092 10111111 220 11011111 348 11101111 476 11011111 093 10111111 221 110111111 349 1600011 477 111111111 094 10111111 222 110111111 350 11101111 479 1								
086 10111011 214 11011111 342 11130110 470 1131111 087 10111011 215 10111111 343 11011010 471 11011111 088 11323010 216 1223311 344 11111111 472 11111111 089 11111111 217 111111111 345 11111111 473 11111111 090 10111011 218 11930111 346 11111111 474 11111111 091 10111111 219 11011111 347 11101111 475 11001111 092 10111111 220 11011111 348 11101111 476 11001111 093 10111111 221 110111111 349 1633011 477 111111111 094 10111111 222 110111111 350 11101111 478 11001110 095 101111111 223 110111111 351 11101111 479		11111411	THE PARTY OF THE P		MP In Citizen in the African Principal and African Institution African Institution and African Institution African Institution	11119110	the second contract the second contract to the second	
087 10111011 215 10111111 343 11011010 471 1101111 088 11000010 216 10000011 344 11111111 472 11111111 089 11111111 217 11111111 345 11111111 473 11111111 090 10111011 218 11000111 346 11111111 474 11111111 091 10110111 219 11011111 347 11101111 475 11011111 092 10101111 220 11011111 348 11101111 476 11011111 093 10111111 221 110111111 349 1000001 477 111111111 094 10111111 222 110111111 350 11101111 478 11001110 095 101111111 223 110111111 351 11101111 479 11101110						100,00011		
988 11303010 216 10030311 344 11111111 472 11111111 989 11111111 217 111111111 345 111111111 473 11111111 990 10111011 218 11000111 346 111111111 474 11111111 991 10110111 219 11011111 347 11101111 475 11011111 992 101011111 220 11011111 348 11101111 476 11001111 993 10111111 221 110111111 349 1601001 477 111111111 994 10131111 222 110111111 350 11101111 478 11011110 995 101111111 223 110111111 351 11101111 479 11101110				The same of the sa				11671111
089 11111111 217 11111111 345 11111111 473 11111111 090 1011011 218 1100111 346 11111111 474 11111111 091 10110111 219 11011111 347 11101111 475 1101111 092 10111111 220 11011111 348 11101111 476 11001111 093 10111111 221 110111111 349 1601001 477 11111111 094 10111111 222 110111111 350 11101111 478 11011110 095 10111111 223 110111111 351 11101111 479 11101110						-		
090 10111011 218 11000111 346 11111111 474 11111111 091 10117111 219 11011111 347 11101111 475 1101111 092 10171111 220 11011111 348 11101111 476 11001111 093 1011111 221 11011111 349 1000001 477 11111111 094 10111111 222 11011111 350 11101111 478 11011110 095 10111111 223 11011111 351 11101111 479 11101110								
091 1 011/411 219 110/1111 347 1110/1111 475 110/1111 092 1 01/4111 220 1 01/1111 348 1110/1111 476 110/1111 093 1 0/11111 221 1 0/11111 349 1 0/10/111 477 1 11/11111 094 1 0/11111 222 1 0/11111 350 1 11/11111 478 1 11/11110 095 1 0/11/111 223 1 0/11/111 351 1 11/01/111 479 1 11/01/110								
092 101/1111 220 110/1111 348 111/1111 476 110/1111 093 10/11111 221 11/11111 349 16-16-11 477 11/11111 094 10/11111 222 11/11111 350 11/11111 478 11/01111 095 10/11/111 223 11/11/111 351 11/01/111 479 11/01/110								
093 1<								11771111
094 1014111 222 11011111 350 11101111 478 1101111 095 10114111 223 11011111 351 11101111 479 11101110						11191111		
095 1011 3 111 223 11 0 11111 351 111 0 1111 479 111 0 111 0								
696 10111011 224 1100111 352 11111111 486 11011111								
	<u>UD5</u>	1-111-11	224	11	252	11111111	480	11911111

SPEC. #02999-032 REVISION: **000**

TITLE: GT200/GT400 9 x 9 U.C. CHAR. GEN.

ADD.		ADD.		ADD.	DATA	ADD.	DATA
i lin bei	87654321	J. Harris	87654321	1 110 100	87654321	1100.	87654321
			100 F 7618 1200 E 2000 E2000				
097	11111111	225	11111111	353	11111111	481	1111111
098	1 -1 11111	226	13011110	354	11111111	482	11111111
099	1411111	227	1111111	355	1111111	483	11110111
100	1411111	228	11171110	356	11111111	484	111/1111
101	1411111	229	11191111	357	11111111	485	11(11111
102	10111111	230	11113110	358	11001111	486	11111111
103	19111111	231	11114111	359	11101110	487	11111111
194	1400011	232	11111010	360	11611111	488	11111111
105	1111111	233	1111111	361	11111111	489	11111111
<u> 196</u>	111111	234	11 009 111	362	11111111	490	11111111
197	1471/411	235	11116111	363	11111111	491	11111111
<u> 198 </u>	101/1011	236	<u> 1111 1111 </u>	364	11111111	492	10000011
109	1411111	237	11110111	365	1 00000 11	493	11111111
110	1411111	238	1111 1111	366	11111111	494	1 00000 11
111	10111011	239	11114111	367	11111111	495	11111111
112	10111011	240	11000111	368	11111111	496	11111111
113	11111111	241	11111111	369	11111111	497	11111111
<u> 114 </u>	1411111	242	111/11111	370	11111111	498	11111111
115	14641411	243	119 1111	371	11111111	499	11011111
<u>115</u>	11141111	244	16101011	372	11111111	500	11111111
117	10111411	245	11191111	373	11111111	501	11111111
<u>118</u>	1 1111 111	246	11141111	374	11111111	502	111/1111
119	1 111 111	247	11101111	375	11 71111	503	11011111
120	10111011	248	11101111	376	11 11111	504	11111111
121	11111111	249	11111111	377	11111111	505	11111111
122	11000010	250	11111111	378	11111010	506	11200111
123	10111611	251	11191111	379	1111/0111	507	10111111
<u> 124 </u>	10111611	252	11/11/11	380	11110110	508	11111111
125	10111611	253	1 (222911	381	11161111	509	111(1111
<u> 126 </u>	1 (111611	254	11 11111	382	11101110	510	11101111
127	1,111,11	255	11101111	383	11/11/11	511	11111111
128	11777010	256	11111111	384	11011110	512	11101111

<u>SPEC. #02999-033 REVISIÓN: 000</u>

TITLE: GT200/GT400 9 x 9 LOWER CASE CHAR. GEN.

_ADD.	DATH	ADD.	DATA	ADD.	DATA	ADD.	DATA
	87654321		87654321	The second secon	87654321		87654321
001	11111111	129	1111111	257	11111111	385	11111111
002	19111111	130	1111111	258	11111111	386	11111111
003	11311111	131	10111111	259	1111111	387	11111111
004	11111111	132	11125111	260	1017-111	388	10111011
005	11111111	133	10/211011	261	1 111111	389	11111111
995	<u> </u>	134	19111911	262	14111411	390	111 1111
007	11111111	135	14111411	263	19711911	391	11/10/11/1
008	<u> </u>	<u> 136</u>	10111011	<u> 264 </u>	19155111	392	10111011
009	1111111	137	11111111	265	10111111	393	11111111
010	1111111	<u> 138</u>	<u> 11111111</u>	266	10111111	394	11111111
011	1111111	139	1111111	267	11111111	395	11111111
012	11111111	140	11111111	268	<u> 11111111</u>	396	11111111
013	11111111	141	11111111	269	11111111	397	11111111
914	11111111	142	<u> 11111111 </u>	270	11111111	398	11111111
915	1111111	143	11111111	271	11111111	399	11111111
016	1111111	144	<u> 11111111</u>	272	_11111111	400	11111111
917	11111111	145	11111111	273	11111111	401	11111111
018	11111111	1.46	11 1111	274	11111111	402	11111111
019	11111111	147	11111111	275	11111111	403	11111111
020	11/21/11	148	11371111	276	11751111	404	19111911
021	1/11/11	149	111 11111	277	1/11/11	405	10111011
<u> </u>	11111111	150	111 1111	278	10111011	406	10111111
023	1411/411	151	111 1111	279	14117011	407	1111111
024	11501111	152	11655111	280	11901011	408	11961011
025	1111111	153	11111111	281	111111111	409	11111111
026	1111111	154	1111111	282	11111111	410	11000111
027	1111111	155	11111111	283	11111111	411	11111111
928	11111111	155	<u> </u>	284	1111111	412	11111111
929 223	1111111	157	1111111	285	11111111	413	11111111
<u>030</u>	1111111	<u> 158</u>	11111111	286	1111111	414	11111111
031	11111111	159	11111111	287	11111111	415	11111111
032	1111111	<u> 160 </u>	<u> 1111111</u>	288 	11111111	416	11111111
033	1111111	151	11111111	289	11111111	417	11111111
<u>034</u>	<u> </u>	<u> 162 </u>	11166111	290	11111111	418 419	<u> 11111111</u> 111111111
035	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	163	11111111	291 200	11111111		
<u>036</u>	11111111	164	1119111	<u> 292</u>	1011111	420	10000011
037		165	11111111	293 204		421 422	111111111
<u> 938</u>	10111011 1011111	166	11111111	294 	16111111	422	11/11/11
039		167	11111111	295 22.	19111111	423	15556511
040	1012111	168	11111111	296	1 0 1111111 111111111	424 40 5	11111111
041 042	1111111	169		297 200		425 426	11111111
042 043	<u> </u>	<u>170</u> 171	199/1111	298 299	<u> 11111111</u> 11111111	426 427	11111111
043 044	11111111	171 172	11111111	300 300	11111111	427 428	11111111
045	11111111	173	11111111	301 301	11111111	429 429	11111111
040 046	14444444	173 174	11111111	302	11111111	430	11111111
040	11111111	175	11111111	303 202	11111111	431	11111111
048	11111111	176	11111111	304	11111111	432	11111111
tur' I fee'	arius arius maine andre endre endre endre endre endre	sales 8 "sas"	arter rates arter unter rates arter arter rates	T list time	ata ata ata ata ala ala ala ala ala	T mi' tiin	uates autre entre estre estre estre estre estre

SPEC. #02999-033 REVISION: 000

TITLE: GT200/GT400 9 x 9 LOWER CASE CHAR. GEN.

\$7554221 \$7654221 \$7654321	ADO.		HDD.	DATA	ADD.	DATA	ADD.	DATA
0.49 1.1.1.1.1.1.1 1.77 1.1.1.1.1.1 3.65 1.1.1.1.1.1 4.33 1.1.1.1.1.1 1.65 1.1.1.1.1.1 1.78 1.1.1.1.1.1 3.66 1.1.1.1.1.1 4.34 1.1.1.1.1.1 1.65 1.1.1.1.1.1 4.35 1.1.1.1.1.1 4.36 1.1.1.1.1.1 4.36 1.1.1.1.1.1 4.36 1.1.1.1.1.1 4.36 1.1.1.1.1.1 4.36 1.1.1.1.1.1 4.36 1.1.1.1.1.1 4.36 1.1.1.1.1.1 4.36 1.1.1.1.1.1 4.36 1.1.1.1.1.1 4.36 1.1.1.1.1.1 4.36 1.1.1.1.1.1 4.36 1.1.1.1.1.1 4.37 1.1.1.1.1.1 4.37 1.1.1.1.1.1 4.37 1.1.1.1.1.1 4.37 1.1.1.1.1.1 4.37 1.1.1.1.1.1 4.37 1.1.1.1.1.1 4.37 1.1.1.1.1.1 4.37 1.1.1.1.1.1 4.37 1.1.1.1.1.1 4.37 1.1.1.1.1.1 4.37 1.1.1.1.1.1 4.37 1.1.1.1.1 4.37 1.1.1.1.1 4.37 1.1.1.1.1 4.37 1.1.1.1.1 4.38 1.1.1.1.1.1 4.38 1.1.1.1.1.1 4.38 1.1.1.1.1.1 4.38 1.1.1.1.1.1 4.39 1.1.1.1.1.1 4.39 1.1.1.1.1 4.39 1.1.1.1.1 4.39 1.1.1.1.1 4.39 1.1.1.1.1 4.30 1.1.1.1.1 4.39 1.	- 110		E 4 the 144 to 1					
0.55 0.51 0.51 0.52 0.53 0.53 0.53 0.53 0.54 0.55		Tigge of profittees & second basin sector		rest & test tase. A past bean sold		200 1 000 1000 1 0000 10000 10000		
0.55 0.51 0.51 0.52 0.53 0.53 0.53 0.53 0.54 0.55	649	444444	177	1111111	305	11111111	433	11111111
Column						7 11		
053 14 11 139 111 111 308 112 111 111 155 113								
053								
055 10 11 11 182 14 11 11 11 11 12 13 14 11 11 11 12 13 13 13 13			Control of the Contro	11111				
955 1,015 10								
956 11			CONTRACTOR OF THE PARTY OF THE			THE RESERVE THE PROPERTY OF THE PARTY OF THE		_ _ L
055								Name of the second seco
058 1141111 186 1141111 315 1111111 442 1111111 059 11411111 187 11111111 315 11111111 443 11111111 061 11411111 183 11411111 316 11111111 444 11111111 061 11411111 190 11111111 316 11111111 445 11111111 062 11411111 190 11111111 318 11111111 446 11111111 063 11411111 191 11111111 320 11111111 446 11111111 064 11411111 192 11111111 320 11111111 448 11111111 065 11411111 192 11111111 320 11111111 449 11111111 065 11411111 194 1151111 322 1111111 450 11111111 066 11111111 195 11111111 322 1111111 450 11111111 067 1111111 195 1111111 323 1111111 451 1111111 068 1111111 195 1111111 324 116 061 452 1101111 324 116 061 452 1111111 324 116 061 452 1111111 324 116 061 452 1111111 325 1111111 451 1111111 326 1111111 451 1111111 327 1111111 453 1111111 327 1111111 453 1111111 327 1111111 453 1111111 327 1111111 454 1111111 327 1111111 455 1111111 327 1111111 456 1111111 327 1111111 456 1111111 327 1111111 457 1111111 327 1111111 457 1111111 327 1111111 457 1111111 327 1111111 458 1111111 327 1111111 458 1111111 328 1111111 458 1111111 328 1111111 458 1111111 328 1111111 458 1111111 328 1111111 458 1111111 328 1111111 460 1111111 328 11111111 460 11111111 328 11111111 460 11111111 328 11111111 461 1111111 328 11111111 461 1111111 328 11111111 461 1111111 328 11111111 461 1111111 461 1111111 461 1111111 461 1111111 461 1111111 461 1111111 461 1111111 461 1111111 461 1111111 461 1111111 461 1111111 461 1111111 461 1111111 461 1111111 461 1111111 461 11111111 461 11111111 461 1111111 461 1111111 461 1111111 461 1111111 461 111								
050								11111111
060 1111111 188 1111111 316 1111111 444 1111111 1861 1111111 187 1111111 188 1111111 317 1111111 445 1111111 1862 11111111 189 11111111 318 11111111 346 11111111 318 11111111 346 11111111 326 31111111 327 31111111 328 31111111 329 31111111 330 31111111 340 31111111 340 31111111 330								
064								
062 1111111								
063						1991 (444) 1501 1501 1991 1991 1991 1991		**** **** **** **** ****
064								
065 11111111 193 11111111 321 11111111 449 11111111 196 11111111 196 11111111 197 11111111 198 11111111 198 11111111 198 11111111 198 11111111 198 1111111 198 1111111 198 1111111 198 1111111 198 1111111 198 1111111 198 1111111 198 1111111 198 1111111 198 1111111 198 1111111 198 1111111 198 1111111 198 1111111 198 1111111 199 1111111 199 1111111 199 1111111 199 1111111 199 1111111 199 1111111 199 1111111 199 1111111 199 1111111 199 1111111 199 1111111 199 1111111 199 1111111 199 1111111 199 11111111								
066								
067						11101111		11141111
068 13 13 13 14 196 111 111 1324 119 2011 452 111 111 111 111 121 111 111 111 121 111 111 111 121 111								
069								
070 10111 11 198 111 1111 326 111 1111 454 111 1111 971 1017 11 199 111 1111 327 111 1111 455 111 1111 972 13 1111 200 11 11111 328 111 1010 456 111 1111 973 111 1111 200 11 111111 328 111 1111 456 111 1111 974 111 1111 201 111 1111 329 111 1111 457 111 1111 974 111 1111 202 111 1111 330 111 1111 458 111 1111 975 111 1111 203 111 1111 331 111 1111 459 111 1111 976 111 1111 204 111 1111 332 111 1111 461 111 1111 977 111 1111 205 111 1111 333 111 1111 462 111 1111 979 111 1111 206 111 11111 335 111 11111 463 <				THE PARTY NAMED IN COLUMN TWO IS NOT THE OWNER.				
071 1011/12 199 111/11 327 111/11 455 111/11 072 11/11 200 116/01 328 111/10 456 111/11 073 111/11 201 111/11 329 111/11 457 111/11 074 11/11/11 202 11/11/11 330 111/11 457 111/11 075 11/11/11 203 11/11/11 331 11/11/11 458 11/11/11 076 11/11/11 204 11/11/11 332 11/11/11 460 11/11/11 077 11/11/11 205 11/11/11 333 11/11/11 461 11/11/11 078 11/11/11 206 11/11/11 334 11/11/11 462 11/11/11 079 11/11/11 207 11/11/11 335 11/11/11 463 11/11/11 080 11/11/11 336 11/11/11 463 11/11/11 081 11/11/1				B				11101111
672 1154141 200 1155111 328 1111010 456 1111111 673 1111111 201 11111111 329 11111111 457 11111111 674 11111111 202 11111111 330 11111111 458 11111111 675 11111111 203 11111111 331 11111111 459 11111111 676 11111111 204 11111111 332 11111111 460 11111111 677 11111111 205 11111111 333 11111111 461 11111111 678 11111111 206 11111111 334 11111111 462 11111111 679 11111111 206 11111111 335 11111111 463 11111111 680 11111111 207 11111111 335 11111111 463 11111111 681 11111111 209 111111111 337 11111111 465 11								
073 11111111 201 11111111 329 11111111 457 11111111 074 11111111 202 11111111 330 11111111 458 11111111 075 11111111 203 11111111 331 11111111 459 11111111 076 11111111 204 11111111 332 11111111 460 11111111 077 11111111 205 11111111 333 11111111 461 11111111 078 11111111 206 11111111 334 11111111 462 11111111 079 11111111 207 11111111 335 11111111 463 11111111 080 11111111 208 11111111 336 11111111 464 11111111 081 11111111 209 11111111 337 11111111 465 11111111 082 11111111 210 111111111 339 11111111 467 <						1111 2010	456	111 1111
075 11111111 203 11111111 331 11111111 459 11111111 076 11111111 204 11111111 332 11111111 460 11111111 977 11111111 205 11111111 333 11111111 461 11111111 078 11111111 206 11111111 334 11111111 462 11111111 079 11111111 207 11111111 335 11111111 463 11111111 080 11111111 208 11111111 336 11111111 463 11111111 981 11111111 209 11111111 337 111111111 464 11111111 982 11111111 210 11111111 338 111111111 465 11111111 983 11111111 211 11111111 339 11111111 467 11101110 984 11281111 212 112411111 340 10111011 468		1111111	~		329	11111111	457	11111111
876 11111111 204 11111111 332 11111111 460 11111111 977 11111111 205 11111111 333 11111111 461 11111111 978 11111111 206 11111111 334 11111111 462 11111111 979 11111111 207 11111111 335 11111111 463 11111111 980 11111111 208 11111111 336 11111111 463 11111111 981 11111111 209 11111111 337 11111111 465 11111111 981 11111111 209 11111111 337 11111111 465 11111111 982 11111111 210 11111111 338 11111111 466 10111111 983 11111111 211 11111111 339 11111111 467 1110110 985 11011310 213 10101011 341 1011011 479	074	1111111		1111111	330	11111111	458	11111111
077 11111111 205 11111111 333 11111111 461 1111111 078 11111111 206 11111111 334 11111111 462 1111111 079 11111111 207 11111111 335 11111111 463 11111111 080 11111111 208 11111111 336 11111111 464 11111111 081 11111111 209 111111111 337 11111111 465 11111111 082 11111111 210 111111111 338 11111111 465 11111111 083 11111111 211 11111111 338 11111111 467 11101110 084 11001111 212 11111111 338 111111111 467 11101110 085 11011111 212 11111111 340 10111011 468 11111111 087 11011110 213 101111111 342 101111111 470	075	11111111	263	1111111	331	11111111	459	11111111
077 11111111 205 11111111 333 11111111 461 1111111 078 11111111 206 11111111 334 11111111 462 11111111 079 11111111 207 11111111 335 11111111 463 11111111 080 11111111 208 11111111 336 11111111 463 11111111 081 11111111 209 11111111 337 11111111 465 11111111 082 11111111 210 11111111 338 11111111 466 10111111 083 11111111 211 11111111 338 11111111 467 1110110 084 11101111 212 11111111 339 11111111 467 1110110 085 11011010 213 10101011 341 10111011 469 11112010 086 11011110 214 10101011 342 10111011 471 1	076	11111111	204	1111111	332	11111111	460	11111111
079 11111111 207 11111111 335 11111111 463 11111111 080 11111111 208 11111111 336 11111111 464 11111111 081 11111111 209 11111111 337 11111111 465 11111111 082 11111111 210 11111111 338 11111111 466 10011111 083 11111111 211 11111111 339 11111111 467 11101110 084 11001111 212 11011111 340 10111011 468 11101111 085 11011010 213 1011011 341 10111011 469 11110111 086 11001110 214 10110111 342 10111011 470 11111111 087 11011110 215 10111011 343 1011011 471 11131110 088 11120111 216 10111011 344 11001011 472		11111111	205	11111111	323	11111111	461	11111111
080 11111111 208 11111111 336 11111111 464 11111111 081 11111111 209 11111111 337 11111111 465 11111111 082 11111111 210 11111111 338 11111111 466 1031111 083 11111111 211 11111111 339 11111111 467 1130110 084 1125111 212 1127111 340 10111011 468 11110111 085 1201000 213 10101011 341 10111011 469 1111011 086 1200011 214 10101011 342 10111011 470 1111111 087 12011110 215 10111011 343 1011011 471 11101110 088 11801010 216 10111011 344 11801011 472 10011111 099 11111111 217 111111111 345 11111111 474 111111	078	11111111	296	11111111	334	11111111	462	11111111
080 11111111 208 11111111 336 11111111 464 11111111 081 11111111 209 111111111 337 111111111 465 11111111 082 11111111 210 111111111 338 111111111 466 10311111 083 111111111 211 11111111 339 11111111 467 11301110 084 11251111 212 11214111 340 10111011 468 11111111 085 12011010 213 10101011 341 10111011 469 1111010 086 12020011 214 10101011 342 10111011 470 11111111 087 11011110 215 10111011 343 1011011 471 11101110 088 1100010 216 10111011 344 11801011 472 16011111 099 11111111 217 111111111 345 111111111 474	079	11111111	207	11111111	335	11111111	463	1111111
082 11111111 210 11111111 338 11111111 466 10011111 083 11111111 211 11111111 339 11111111 467 11101110 084 11200111 212 11710111 340 10111011 468 1111111 085 11201100 213 10101011 341 10111011 469 1111010 086 1100011 214 10101011 342 10111011 470 11111111 087 11011100 215 10111011 343 10110011 471 1110110 088 1100010 216 10111011 344 11010111 472 1011111 089 11111111 217 11111111 345 11111111 473 11111111 090 11111111 218 11111111 346 11111111 475 11111111 091 11111111 219 111111111 347 111111111 476 11	080	11111111		11111111	336	11111111	464	11111111
083 11111111 211 11111111 339 11111111 467 11101110 084 110,0111 212 13,00111 340 10111011 468 11101111 085 11011010 213 10101011 341 10111011 469 1111010 086 1102011 214 10101011 342 10111011 470 11111111 087 1101110 215 10111011 343 1011011 471 11131110 088 1110011 216 10111011 344 11001011 472 10011111 089 11111111 217 111111111 345 111111111 473 111111111 090 111111111 218 111111111 346 111111111 474 111111111 091 111111111 219 111111111 347 111111111 476 11111111 092 111111111 220 111111111 349 111111111 477	981	1111111	209	11111111	337	11111111	465	11111111
083 11111111 211 11111111 339 11111111 467 11201110 084 11420111 212 13740111 340 10111011 468 11101111 085 12011010 213 141010111 341 10111011 469 1112010 086 1402211 214 10101011 342 10111011 470 11111111 087 1101110 215 10111011 343 10117011 471 11101110 088 11136010 216 10111011 344 11801011 472 16011111 089 11111111 217 111111111 345 111111111 473 111111111 090 111111111 218 111111111 346 111111111 474 111111111 091 111111111 219 111111111 347 111111111 475 111111111 092 111111111 220 1111111111 348 1111111111 476 </td <td>082</td> <td>11111111</td> <td>210</td> <td>11111111</td> <td>338</td> <td>11111111</td> <td>466</td> <td>16611111</td>	082	11111111	210	11111111	338	11111111	466	16611111
085 13011010 213 10101011 341 10111011 469 1111010 086 14000011 214 10101011 342 10111011 470 1111111 087 14011100 215 10111011 343 10110011 471 1110110 088 11100010 216 10111011 344 11801011 472 16011111 089 11111111 217 11111111 345 11111111 473 11111111 090 11111111 218 11111111 346 11111111 474 11111111 091 11111111 219 11111111 347 11111111 475 11111111 092 11111111 220 11111111 348 11111111 476 11111111 093 11111111 221 11111111 349 11111111 477 11111111 094 11111111 223 111111111 350 11111111 479		1111111	211	11111111	339	11111111	467	11101110
085 13011010 213 14111111 341 13111411 469 11112010 086 1420011 214 10101411 342 10111411 470 1116111 087 11011110 215 10111411 343 1410611 471 11161110 088 1100010 216 10111411 344 1101011 472 16011111 089 11111111 217 11111111 345 11111111 473 11111111 090 11111111 218 11111111 346 11111111 474 11111111 091 11111111 219 11111111 347 11111111 475 11111111 092 11111111 220 11111111 348 11111111 476 11111111 093 11111111 221 11111111 349 11111111 477 11111111 094 11111111 222 111111111 350 11111111 479 11	084	11/05/111	212	110011		19111411	468	111 1111
086 100000000 214 10101011 342 10111011 470 11101111 087 11011110 215 10111011 343 1011011 471 11101110 088 1100010 216 10111011 344 1101011 472 16011111 089 11111111 217 11111111 345 11111111 473 11111111 090 11111111 218 11111111 346 11111111 474 11111111 091 11111111 219 11111111 347 11111111 475 11111111 092 11111111 220 11111111 348 11111111 476 11111111 093 11111111 221 11111111 349 11111111 477 11111111 094 11111111 222 11111111 350 11111111 478 11111111 095 111111111 223 111111111 351 11111111 479 <t< td=""><td>085</td><td></td><td></td><td>191411</td><td></td><td></td><td>469</td><td>1111 2010</td></t<>	085			191411			469	1111 2010
088 1130010 216 10111011 344 11801011 472 10011111 089 11111111 217 111111111 345 11111111 473 11111111 090 11111111 218 11111111 346 11111111 474 11111111 091 11111111 219 11111111 347 11111111 475 111111111 092 11111111 220 111111111 348 111111111 476 111111111 093 111111111 221 111111111 349 111111111 477 111111111 094 111111111 222 111111111 350 111111111 478 111111111 095 111111111 223 111111111 351 111111111 479 111111111	986	1.0000111	214	10101411	342	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	470	111/1111
089 11111111 217 11111111 345 11111111 473 11111111 090 11111111 218 11111111 346 11111111 474 11111111 091 11111111 219 11111111 347 11111111 475 11111111 092 11111111 220 11111111 348 11111111 476 11111111 093 11111111 221 11111111 349 11111111 477 11111111 094 11111111 222 111111111 350 111111111 478 11111111 095 111111111 223 111111111 351 111111111 479 11111111	087	11011110	215	10111011	343	19119 011	471	11101110
090 11111111 218 11111111 346 11111111 474 11111111 091 11111111 219 11111111 347 11111111 475 11111111 092 11111111 220 11111111 348 11111111 476 11111111 093 11111111 221 11111111 349 11111111 477 11111111 094 11111111 222 11111111 350 11111111 478 11111111 095 11111111 223 111111111 351 11111111 479 11111111	088	11130919	216	10111111	344	11331011	472	10011111
091 11111111 219 11111111 347 11111111 475 11111111 092 11111111 220 11111111 348 11111111 476 11111111 093 11111111 221 11111111 349 11111111 477 11111111 094 11111111 222 11111111 350 11111111 478 11111111 095 11111111 223 11111111 351 11111111 479 11111111		11111111				11111111		
092 11111111 348 11111111 476 11111111 093 11111111 221 11111111 349 11111111 477 11111111 094 11111111 222 11111111 350 11111111 478 11111111 095 11111111 223 11111111 351 11111111 479 11111111	_990	1111111	218	11111111	346	11111111	474	11111111
093 11111111 221 11111111 349 11111111 477 11111111 094 11111111 222 11111111 350 11111111 478 11111111 095 11111111 223 11111111 351 11111111 479 11111111	091	11111111	219	11111111	347	11111111	475	11111111
094 1111111 222 11111111 350 11111111 478 11111111 095 11111111 223 11111111 351 11111111 479 11111111		11111111	220	11111111		11111111		
095 11111111 223 111111111 351 11111111 479 11111111	093	11111111		11111111	349	11111111	477	
		11111111		11111111		11111111		
096 11111111 224 11111111 352 11111111 480 11111111								
	<u> </u>	11111111	224	11111111	352	11111111	480	11111111

<u>SPEC. #02999-033 REVISION: 000</u>

TITLE: GT200/GT400 9 x 9 LOWER CASE CHAR. GEN.

ADD.	DATA	ADD.	DATA	ADD.	DATA	ADD.	DATA
	87654321		87654321		87654321		87654321
097	11111111	225	11111111	353	11111111	481	11111111
098	111 55010	226	11111111	354	11111111	482	11591110
099	11011111	227	11111111	355	11111111	483	10101011
100	18 88111	228	1115 1111	356	19111911	484	11112010
101	1141111	229	10011011	357	11311319	485	11111111
102	11/11/11	230	10111011	358	1111/1111	486	11111111
103	1111111	231	14111511	359	11179110	487	11111111
104	11 11111	232	10111011	360	11161111	488	11111111
105	1111111	233	11111111	361	11111111	489	11111111
106	11111111	234	1111111	362	11111111	490	11111111
107	11111111	235	11111111	363	11111111	491	11111111
_108	11111111	236	_11111111	364	11111111	492	11111111
109	11111111	237	11111111	365	11111111	493	11111111
110	1111111	238	11111111	366	11111111	494	11111111
111	11111111	239	1111111	367	11111111	495	11111111
112	1111111	240	11111111	368_	11111111	496	11111111
113	11111111	241	11111111	369	11111111	497	11111111
114	1111111	242	1111111	370	11111111	498	1 00000 11
115	11111111	243	1111111	371	11111111	499	1 00000 11
116	11231911	244	11733111	372	1 1 1 1 1 1 1 1 1 1	500	1 00000 11
117	ir Wilve	245	11911919	373	1 1111 111	501	1 00000 11
118	11111111	246	10111011	374	10101011	502	1 00000 11
119	1411/411	247	11911919	375	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	503	10000011
120	11501011	248	11553111	376	11/1/111	504	1 00000 11
121	11111/11	249	11111111	377	11111111	505	11111111
122	11650111	258	1111111	378	11111111	506	11111111
123	1111111	251	1111111	379	11111111	507	11111111
124	1111111	252	11111111	380	11111111	508	11111111
125	11111111	252	11111111	381	1,1111111	509	11111111
126	11111111	254	1111111	382	11111111	510	11111111
127	1111111	255	1111111	383	11111111	511	11111111
128	11111111	256	11111111	384	11111111	512	11111111

Z80-**CPU Z80**-**A**-**CPU**



Product Specification

The Zilog Z80 product line is a complete set of micro-computer components, development systems and support software. The Z80 microcomputer component set includes all of the circuits necessary to build high-performance microcomputer systems with virtually no other logic and a minimum number of low cost standard memory elements.

The Z80 and Z80A CPU's are third generation single chip microprocessors with unrivaled computational power. This increased computational power results in higher system through-put and more efficient memory utilization when compared to second generation microprocessors. In addition, the Z80 and Z80A CPU's are very easy to implement into a system because of their single voltage requirement plus all output signals are fully decoded and timed to control standard memory or peripheral circuits. The circuit is implemented using an N-channel, ion implanted, silicon gate MOS process.


Figure 1 is a block diagram of the CPU, Figure 2 details the internal register configuration which contains 208 bits of Read/Write memory that are accessible to the programmer. The registers include two sets of six general purpose registers that may be used individually as 8-bit registers or as 16-bit register pairs. There are also two sets of accumulator and flag registers. The programmer has access to either set of main or alternate registers through a group of exchange instructions. This alternate set allows foreground/background mode of operation or may be reserved for very fast Interrupt response. Each CPU also contains a 16-bit stack pointer which permits simple implementation of


multiple level interrupts, unlimited subroutine nesting and simplification of many types of data handling.


The two 16-bit index registers allow tabular data manipulation and easy implementation of relocatable code. The Refresh register provides for automatic, totally transparent refresh of external dynamic memories. The I register is used in a powerful interrupt response mode to form the upper 8 bits of a pointer to a interrupt service address table, while the interrupting device supplies the lower 8 bits of the pointer. An indirect call is then made to this service address.

FEATURES

- Single chip, N-channel Silicon Gate CPU.
- 158 instructions—includes all 78 of the 8080A instructions with total software compatibility. New instructions include 4-, 8- and 16-bit operations with more useful addressing modes such as indexed, bit and relative.
- 17 internal registers.
- Three modes of fast interrupt response plus a nonmaskable interrupt.
- Directly interfaces standard speed static or dynamic memories with virtually no external logic.
- 1.0 \(\mu\)s instruction execution speed.
- Single 5 VDC supply and single-phase 5 volt Clock.
- Out-performs any other single chip microcomputer in 4-, 8-, or 16-bit applications.
- All pins TTL Compatible
- Built-in dynamic RAM refresh circuitry.







Z80, Z80A CPU PIN CONFIGURATION

A₀-A₁₅ (Address Bus)

Tri-state output, active high. A₀-A₁₅ constitute a 16-bit address bus. The address bus provides the address for memory (up to 64K bytes) data exchanges and for I/O device data exchanges.

 $\begin{array}{c} D_0\text{-}D_7\\ (Data\ Bus) \end{array}$

Tri-state input/output, active high. D_0 - D_7 constitute an 8-bit bidirectional data bus. The data bus is used for data exchanges with memory and $\rm I/O$ devices.

M₁
(Machine
Cycle one)

Output, active low. \overline{M}_1 indicates that the current machine cycle is the OP code fetch cycle of an instruction execution.

MREQ (Memory Request)

Tri-state output, active low. The memory request signal indicates that the address bus holds a valid address for a memory read or memory write operation.

IORQ (Input/ Output Request) Tri-state output, active low. The IORQ signal indicates that the lower half of the address bus holds a valid I/O address for a I/O read or write operation. An IORQ signal is also generated when an interrupt is being acknowledged to indicate that an interrupt response vector can be placed on the data bus.

RD (Memory Read) Tri-state output, active low. RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

WR (Memory Write) Tri-state output, active low. WR indicates that the CPU data bus holds valid data to be stored in the addressed memory or I/O device.

RFSH (Refresh)

Output, active low. RFSH indicates that the lower 7 bits of the address bus contain a refresh address for dynamic memories and the current MREQ signal should be used to do a refresh read to all dynamic memories.

HALT (Halt state)

Output, active low. HALT indicates that the CPU has executed a HALT software instruction and is awaiting either a non-maskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOP's to maintain memory refresh activity.

WAIT (Wait)

Input, active low. WAIT indicates to the Z-80 CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter wait states for as long as this signal is active.

INT
(Interrupt Request)

Input, active low. The Interrupt Request signal is generated by I/O devices. A request will be honored at the end of the current instruction if the internal software controlled interrupt enable flip-flop (IFF) is enabled.

NMI (Non Maskable Interrupt)

Input, active low. The non-maskable interrupt request line has a higher priority than INT and is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop. NMI automatically forces the Z-80 CPU to restart to location 0066H.

RESET

Input, active low. RESET initializes the CPU as follows: reset interrupt enable flip-flop, clear PC and registers I and R and set interrupt to 8080A mode. During reset time, the address and data bus go to a high impedance state and all control output signals go to the inactive state.


BUSRQ (Bus Request)

Input, active low. The bus request signal has a higher priority than NMI and is always recognized at the end of the current machine cycle and is used to request the CPU address bus, data bus and tri-state output control signals to go to a high impedance state so that other devices can control these busses.

BUSAK (Bus Acknowledge) Output, active low. Bus acknowledge is used to indicate to the requesting device that the CPU address bus, data bus and tri-state control bus signals have been set to their high impedance state and the external device can now control these signals.


INSTRUCTION OP CODE FETCH

The program counter content (PC) is placed on the address bus immediately at the start of the cycle. One half clock time later \overline{MREQ} goes active. The falling edge of \overline{MREQ} can be used directly as a chip enable to dynamic memories. \overline{RD} when active indicates that the memory data should be enabled onto the CPU data bus. The CPU samples data with the rising edge of the clock state T_3 . Clock states T_3 and T_4 of a fetch cycle are used to refresh dynamic memories while the CPU is internally decoding and executing the instruction. The refresh control signal \overline{RFSH} indicates that a refresh read of all dynamic memories should be accomplished.




MEMORY READ OR WRITE CYCLES

Illustrated here is the timing of memory read or write cycles other than an OP code fetch (M_1 cycle). The \overline{MREQ} and \overline{RD} signals are used exactly as in the fetch cycle. In the case of a memory write cycle, the \overline{MREQ} also becomes active when the address bus is stable so that it can be used directly as a chip enable for dynamic memories. The \overline{WR} line is active when data on the data bus is stable so that it can be used directly as a R/W pulse to virtually any type of semiconductor memory.




INPUT OR OUTPUT CYCLES

Illustrated here is the timing for an I/O read or I/O write operation. Notice that during I/O operations a single wait state is automatically inserted (Tw*). The reason for this is that during I/O operations this extra state allows sufficient time for an I/O port to decode its address and activate the WAIT line if a wait is required.



INTERRUPT REQUEST/ACKNOWLEDGE CYCLE

The interrupt signal is sampled by the CPU with the rising edge of the last clock at the end of any instruction. When an interrupt is accepted, a special M_1 cycle is generated. During this M_1 cycle, the \overline{IORQ} signal becomes active (instead of \overline{MREQ}) to indicate that the interrupting device can place an 8-bit vector on the data bus. Two wait states (Tw*) are automatically added to this cycle so that a ripple priority interrupt scheme, such as the one used in the Z80 peripheral controllers, can be easily implemented.



Z80, Z80A Instruction Set

The following is a summary of the Z80, Z80A instruction set showing the assembly language mnemonic and the symbolic operation performed by the instruction. A more detailed listing appears in the Z80-CPU technical manual, and assembly language programming manual. The instructions are divided into the following categories:

8-bit loads 16-bit loads Exchanges Memory Block Moves

Miscellaneous Group Rotates and Shifts Bit Set, Reset and Test Input and Output

Memory Block Searches 8-bit arithmetic and logic 16-bit arithmetic

Jumps
Calls
Restarts
Returns

General purpose Accumulator & Flag Operations

In the table the following terminology is used.

b ≡ a bit number in any 8-bit register or memory location

cc \equiv flag condition code NZ \equiv non zero Z \equiv zero NC \equiv non carry

 $\begin{array}{ccc}
NC & \equiv & \text{non carry} \\
C & \equiv & \text{carry}
\end{array}$

PO = Parity odd or no over flow PE = Parity even or over flow

 $P \equiv Positive$

 $M \equiv Negative (minus)$

a		any 8-bit destination register or memory location
dd	=	any 16-bit destination register or memory location
e	=	8-bit signed 2's complement displacement used in
		relative jumps and indexed addressing

L = 8 special call locations in page zero. In decimal notation these are 0, 8, 16, 24, 32, 40, 48 and 56

n \equiv any 8-bit binary number nn \equiv any 16-bit binary number

S

r ≡ any 8-bit general purpose register (A, B, C, D, E, H, or L)

= any 8-bit source register or memory location

 $s_b \equiv a \text{ bit in a specific 8-bit register or memory location}$

ss \equiv any 16-bit source register or memory location subscript "L" \equiv the low order 8 bits of a 16-bit register subscript "H" \equiv the high order 8 bits of a 16-bit register

() = the contents within the () are to be used as a pointer to a memory location or I/O port number 8-bit registers are A, B, C, D, E, H, L, I and R
16-bit register pairs are AF, BC, DE and HL
16-bit registers are SP, PC, IX and IY

Addressing Modes implemented include combinations of

the following: Immediate Indexed Immediate extended Register Modified Page Zero Implied

Relative Register Indirect

Extended Bit

	Mnemonic	Symbolic Operation	Comments
	LD r, s	$r \leftarrow s$	$s \equiv r, n, (HL),$ (IX+e), (IY+e)
ADS	LD d, r	d ← r	$d \equiv (HL), r$ (IX+e), (IY+e)
8-BIT LOADS	LD d, n	d ← n	$d \equiv (HL),$ (IX+e), (IY+e)
-8 -8	LD A, s	$A \leftarrow s$	$s \equiv (BC), (DE),$ (nn), I, R
	LD d, A	d ← A	$d \equiv (BC), (DE),$ (nn), I, R
	LD dd, nn	dd ← nn	dd ≡ BC, DE, HL, SP, IX, IY
	LD dd, (nn)	dd ← (nn)	dd≡BC, DE, HL, SP, IX, IY
16-BIT LOADS	LD (nn), ss	(nn) ← ss	$ss \equiv BC, DE,$ HL, SP, IX, IY
6-BIT	LD SP, ss	$SP \leftarrow ss$	ss = HL, IX, IY
1	PUSH ss	$(SP-1) \leftarrow ss_H; (SP-2) \leftarrow ss_L$	ss = BC, DE, HL, AF, IX, IY
	POP dd	$dd_L \leftarrow (SP); dd_H \leftarrow (SP+1)$	dd = BC, DE, HL, AF, IX, IY
	EX DE, HL	DE ↔ HL	
NGES	EX AF, AF'	$AF \leftrightarrow AF'$	
EXCHANGES	EXX	$\begin{pmatrix} BC \\ DE \\ HL \end{pmatrix} \leftrightarrow \begin{pmatrix} BC' \\ DE' \\ HL' \end{pmatrix}$	
	EX (SP), ss	$(SP) \hookrightarrow ss_L, (SP+1) \cdots ss_H$	$ss \equiv HL, IX, IY$

	Mnemonic	Symbolic Operation	Comments
ES	LDI	$(DE) \leftarrow (HL), DE \leftarrow DE+1$ $HL \leftarrow HL+1, BC \leftarrow BC-1$	
MEMORY BLOCK MOVES	LDIR	(DE) \leftarrow (HL), DE \leftarrow DE+1 HL \leftarrow HL+1, BC \leftarrow BC-1 Repeat until BC = 0	
Y BLC	LDD	(DE) ← (HL), DE ← DE-1 HL ← HL-1, BC ← BC-1	
MEMOR	LDDR	(DE) \leftarrow (HL), DE \leftarrow DE-1 HL \leftarrow HL-1, BC \leftarrow BC-1 Repeat until BC = 0	
HES	СРІ	A-(HL), HL ← HL+1 BC ← BC-1	
MEMORY BLOCK SEARCHES	CPIR	A-(HL), HL \leftarrow HL+1 BC \leftarrow BC-1, Repeat until BC = 0 or A = (HL)	A-(HL) sets the flags only. A is not affected
ry BLO	CPD	A-(HL), HL ← HL-1 BC ← BC-1	·
MEMOR	CPDR	A-(HL), HL \leftarrow HL-1 BC \leftarrow BC-1, Repeat until BC=0 or A = (HL)	
	ADD s	$A \leftarrow A + s$	
_	ADC s	$A \leftarrow A + s + CY$	CY is the
ALI	SUB s	A ← A - s	carry flag
8-BIT ALU	SBC s AND s	$A \leftarrow A - s - CY$ $A \leftarrow A \wedge s$	$s \equiv r, n, (HL)$ (IX+e), (IY+e)
. ~	OR s	$A \leftarrow A \lor s$	
	XOR s	$A \leftarrow A \oplus s$	·

	Mnemonic	Symbolic Operation	Comments
ם	CP s	A - s	s = r, n (HL)
ALU	INC d	d ← d + 1	(IX+e), (IY+e)
8	DEC d	d ← d – I	d = r, (HL) (IX+e), (IY+e)
	ADD HL, ss	HL ← HL + ss	
	ADC HL, ss	HL ← HL + ss + CY	$ss \equiv BC, DE$
TIC	SBC HL, ss	HL ← HL - ss - CY	∬ HL, SP
ТИМЕ	ADD IX, ss	1X ← 1X + ss	ss≡BC, DE IX, SP
16-BIT ARITHMETIC	ADD IY, ss	IY ← IY + ss	ss≡BC, DE, IY, SP
16-81	INC dd	dd ← dd + 1	$dd \equiv BC, DE,$
	DEC dd	dd ← dd - 1	HL, SP, IX, IY $dd \equiv BC, DE,$
	DAA		HL, SP, IX, IY
	DAA	Converts A contents into	Operands must be in packed
FLAG	,	packed BCD following add or subtract.	BCD format
GP ACC. & FLAG	CPL	$A \leftarrow \overline{A}$	
P A(NEG	A ← 00 − A	
5	CCF	$CY \leftarrow \overline{CY}$	
	SCF	CY ← 1	
	NOP	No operation	
20	HALT	Halt CPU	
NE	DI	Disable Interrupts	
LLA	EI	Enable Interrupts	
MISCELLANEOU	IM O	Set interrupt mode 0	8080A mode
M	IM 1	Set interrupt mode 1	Call to 0038H
	IM 2	Set interrupt mode 2	Indirect Call
	RLC s	CY 7 0 0	
	RL s	7 - 0 -	
	DDC c	s	
	RRC s	7 — 0 — CY S	
F 1 S	RR s	7 — U (Y)	
ID SHI	SLA s	7 — 0 — 0 S	$s \equiv r, (HL)$ (IX+e), (IY+e)
ROTALES AND SHIFTS	SRA s	7 — 0 — CY	(1/1/0), (11/0)
KOTAI	SRL s	0 - T - U - CY	
	RLD	7 4 3 0 7 4 3 7 (BL)	
	RRD	A 7 4 3 0 7 4 3 0 (HL)	

_	Mnemonic	Symbolic Operation	Comments
BIT S. R. &	BIT b, s SET b, s RES b, s	$Z \leftarrow \overline{s_b}$ $s_b \leftarrow 1$ $s_b \leftarrow 0$	Z is zero flag s ≡ r, (HL) (IX+e), (IY+e)
1	IN A, (n) IN r, (C) INI	$A \leftarrow (n)$ $r \leftarrow (C)$ $(HL) \leftarrow (C), HL \leftarrow HL + 1$ $B \leftarrow B - 1$	Set flags
	INIR	(HL) ←(C), HL ← HL + 1 B ← B - 1 Repeat until B = 0	
UT	IND	$(HL) \leftarrow (C), HL \leftarrow HL - 1$ $B \leftarrow B - 1$	
D OUTP	INDR	(HL) ←(C), HL ← HL - 1 B ← B - 1 Repeat until B = 0	
INPUT AND OUTPUT	OUT(n), A OUT(C), r	$(n) \leftarrow A$ $(C) \leftarrow r$	
	OUTI OTIR	$(C) \leftarrow (HL), HL \leftarrow HL + 1$ $B \leftarrow B - 1$ $(C) \leftarrow (HL), HL \leftarrow HL + 1$	
	OUTD	B ← B - 1 Repeat until B = 0 (C)←(HL), HL ← HL - 1 B ← B - 1	
	OTDR	$(C) \leftarrow (HL), HL \leftarrow HL - 1$ $B \leftarrow B - 1$	
		Repeat until B = 0	
	JP nn JP cc, nn	PC ← nn If condition cc is true PC ← nn, else continue	$cc \begin{cases} NZ & PO \\ Z & PE \\ NC & P \\ C & M \end{cases}$
JUMPS	JR e JR kk, e	$PC \leftarrow PC + e$ If condition kk is true $PC \leftarrow PC + e$, else continue	$ \begin{pmatrix} C & M \\ kk & NZ & NC \\ Z & C \end{pmatrix} $
	JP (ss) DJNZ e	$PC \leftarrow ss$ $B \leftarrow B - 1$, if $B = 0$ continue, else $PC \leftarrow PC + e$	ss = HL, IX, IY
S	CALL nn	$(SP-1) \leftarrow PC_{H}$ $(SP-2) \leftarrow PC_{L}, PC \leftarrow nn$	NZ PO Z PE
CALLS	CALL cc, nn	If condition cc is false continue, else same as CALL nn	cc Z PE NC P C M
RESTARTS	RST L	$(SP-1) \leftarrow PC_H$ $(SP-2) \leftarrow PC_L, PC_H \leftarrow 0$ $PC_L \leftarrow L$	
_	RET	$PC_L \leftarrow (SP),$ $PC_H \leftarrow (SP+1)$	
RETURNS	RET cc	If condition cc is false continue, else same as RET	$ \begin{array}{c c} NZ & PO \\ Z & PE \\ NC & P \end{array} $
RETI	RETI	Return from interrupt, same as RET	C M
	RETN	Return from non- maskable interrupt	

 $T_A = O^{\circ}C$ to $70^{\circ}C$, $V_{cc} = +5V \pm 5\%$, Unless Otherwise Noted.

Signal	Symbol	Parameter	Min	Max	Unit	Test Condition
	t _c	Clock Period	.4	[12]	μsec	
Ф	tw (ФН)	Clock Pulse Width, Clock High	180	[E]	nsec	
-	t _w (ΦL)	Clock Pulse Width, Clock Low	180	2000	nsec	
	t _{r,f}	Clock Rise and Fall Time		30	nsec	
	^t D (AD)	Address Output Delay		145	nsec	
	tF (AD)	Delay to Float		110	nsec	
A ₀₋₁₅	tacm	Address Stable Prior to MREQ (Memory Cycle)	[1]		nsec	$C_L = 50pF$
0-13	taci .	Address Stable Prior to \overline{IORQ} , \overline{RD} or \overline{WR} (1/O Cycle) Address Stable from \overline{RD} or \overline{WR}	[3]	ļ	nsec	
	t _{ca}	Address Stable From RD or WR During Float	[4]	ļ	nsec	
	^t D (D)	Data Output Delay	 	260	nsec	
	^t F (D)	Delay to Float During Write Cycle		90	nsec	
	tSΦ (D)	Data Setup Time to Rising Edge of Clock During M1 Cycle	50		nsec	
D_{0-7}	${}^{t}S\overline{\Phi}(D)$	Data Setup Time to Falling Edge of Clock During M2 to M5	60		nsec	$C_{L} = 200 pF$
0/	tdcm	Data Stable Prior to WR (Memory Cycle)	[5]		nsec	L
	t _{dci}	Data Stable Prior to WR (I/O Cycle)	[6]		nsec	
	t _{cdf}	Data Stable From WR	[7]			
	t _H	Any Hold Time for Setup Time	0		nsec	
	^t DL⊕ (MR)	MREQ Delay From Falling Edge of Clock, MREQ Low	1	100	nsec	
	^t DHΦ (MR)	MREQ Delay From Rising Edge of Clock, MREQ High	 	100	nsec	
MREQ	tDHΦ (MR)	MREQ Delay From Falling Edge of Clock, MRE' High		100	nsec	$C_1 = 50pF$
	tw (MRL)	Pulse Width, MREQ Low	[8]		nsec	L.
	tw (MRH)	Pulse Width, MREQ High	[9]		nsec	
	tDLΦ (IR)	IORQ Delay From Rising Edge of Clock, IORQ Low		90	nsec	
ĪŌRQ	tDLΦ(IR)	IORQ Delay From Falling Edge of Clock, IORQ Low		. 110	nsec	C - 50.F
lokų	^t DHΦ (IR)	IORQ Delay From Rising Edge of Clock, IORQ High		100	nsec	$C_L = 50pF$
	^t DHΦ(IR)	IORQ Delay From Falling Edge of Clock, IORQ High		110	nsec	
	tDLΦ (RD)	RD Delay From Rising Edge of Clock, RD Low		100	nsec	
\overline{RD}	^t DLΦ (RD)	RD Delay From Falling Edge of Clock, RD Low		130	nsec	C = 50nE
KD	tDHΦ (RD)	RD Delay From Rising Edge of Clock, RD High		100	nsec	$C_L = 50pF$
	^t DHΦ (RD)	RD Delay From Falling Edge of Clock, RD High		110	nsec	
	^t DLΦ (WR)	WR Delay From Rising Edge of Clock, WR Low		80	nsec	
\overline{WR}	^t DLΦ (WR)	WR Delay From Falling Edge of Clock, WR Low		90	nsec	C _L = 50pF
	^t DHΦ (WR)	WR Delay From Falling Edge of Clock, WR High		100	nsec	CL SOPI
	tw (WRL)	Pulse Width, WR Low	[10]		nsec	
Μī	tDL (M1)	MI Delay From Rising Edge of Clock, MI Low		130	nsec	C _L = 30pF
	tDH (M1)	MI Delay From Rising Edge of Clock, MI High		130	nsec	CL - John
NEOU.	tDL (RF)	RFSH Delay From Rising Edge of Clock, RFSH Low	T	180	nsec	
RFSH	tDH (RF)	RFSH Delay From Rising Edge of Clock, RFSH High		150	nsec	$C_L = 30pF$
WAIT	t _s (WT)	WAIT Setup Time to Falling Edge of Clock	70		nsec	
HALT	tD (HT)	HALT Delay Time From Falling Edge of Clock	 	300	nsec	C _L = 50pF
ĪNT		INT Setup Time to Rising Edge of Clock	80			L .
	t _s (IT)		┼		nsec	
NMI	tw (NML)	Pulse Width, NMI Low	80		nseç	
BUSRQ	t _s (BQ)	BUSRQ Setup Time to Rising Edge of Clock	80		nsec	
BUSAK	^t DL (BA) ^t DH (BA)	BUSAK Delay From Rising Edge of Clock, BUSAK Low BUSAK Delay From Falling Edge of Clock, BUSAK High		120	nsec	C _L = 50pF
RESET	t _s (RS)	RESET Setup Time to Rising Edge of Clock	90		nsec	
	t _F (C)	Delay to Float (MREQ, IORQ, RD and WR)		100	nsec	
		MI Stable Prior to IORO (Interrupt Ack.)	[11]		nsec	
	t _{mr}	MI STADIC FITOL TO TORO THITEFFUDE ACK.)	1 1111		111300	

[12]
$$t_c = t_{w(\Phi H)} + t_{w(\Phi L)} + t_r + t_f$$

[1]
$$t_{acm} = t_{w(\Phi H)} + t_{f} - 75$$

[2]
$$t_{aci} = t_c - 80$$

[3]
$$t_{ca} = t_{w(\Phi L)} + t_{r} - 40$$

[4]
$$t_{caf} = t_{w(\Phi L)} + t_r - 60$$

[5]
$$t_{dem} = t_c - 180$$

[6]
$$t_{dci} = t_{w(\Phi L)} + t_r - 180$$

[7]
$$t_{cdf} = t_{w(\Phi L)} + t_r - 50$$

[8]
$$t_{w(MRL)} = t_c - 40$$

[9]
$$t_{w(MRH)} = t_{w(\Phi H)} + t_f - 30$$

[10]
$$t_{w(WR)} = t_c - 40$$


[11]
$$t_{mr} = 2t_c + t_{w(\Phi H)} + t_f - 80$$

NOTES:

- A. Data should be enabled onto the CPU data bus when \overline{RD} is active. During interrupt acknowledge data should be enabled when $\overline{M1}$ and \overline{IORQ} are both active.
- B. All control signals are internally synchronized, so they may be totally asynchronous with respect to the clock.


 C. The RESET signal must be active for a minimum of 3 clock cycles.

- Output Delay vs. Loaded Capacitance TA = 70° C Vcc = $+5V \pm 5\%$ (1) $\Delta C_L = +100$ pF ($A_0 A_{15}$ and Control Signals), add 30 ns to timing shown.
- E. Although static by design, testing guarantees t_{w(ΦH)} of 200 μsec maximum



Load circuit for Output

A.C. Timing Diagram



Absolute Maximum Ratings

Temperature Under Bias Storage Temperature Voltage On Any Pin with Respect to Ground Power Dissipation

Specified operating range. -65°C to +150°C -0.3V to +7V

1.5W

*Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: For Z80-CPU all AC and DC characteristics remain the same for the military grade parts except I_{cc} .

 $I_{cc} = 200 \text{ mA}$

Z80-CPU D.C. Characteristics

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{cc} = 5V \pm 5\%$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
V _{ILC}	Clock Input Low Voltage	-0.3		0.45	V	
v _{IHC}	Clock Input High Voltage	V _{cc} 2		V _{cc}	V	
v _{IL}	Input Low Voltage	-0.3		0.8	V	
v_{iH}	Input High Voltage	2.0		v _{ee}	V	
V _{OL}	Output Low Voltage			0.4	V	I _{OL} =1.8mA
v _{OH}	Output High Voltage	2.4			V	$I_{OH} = -250 \mu A$
ı _{cc}	Power Supply Current			150	m A	t _c = 400nsec
I _{LI}	Input Leakage Current			10	μА	V _{IN} =0 to V _{cc}
I _{LOH}	Tri-State Output Leakage Current in Float			10	μΑ	V _{OUT} =2.4 to V _{ec}
ILOL	Tri-State Output Leakage Current in Float			-10	μΑ	V _{OUT} =0.4V
I _{LD}	Data Bus Leakage Current in Input Mode			±10	μΑ	$0 \le V_{1N} \le V_{cc}$

Capacitance

 $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ unmeasured pins returned to ground

Symbol Parameter		Max.	Unit
СФ	Clock Capacitance	35	pF
c _{iN}	Input Capacitance	5	pF
cout	Output Capacitance	10	pF

Z80-CPU Ordering Information

C - Ceramic

P - Plastic

S - Standard 5V ±5% 0° to 70°C

E - Extended 5V ±5% -40° to 85°C M - Military 5V ±10% -55° to 125°C

Z80A-CPU D.C. Characteristics

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{cc} = 5V \pm 5\%$ unless otherwise specified

Symbol	Parameter	Min.	Тур:	Max.	Unit	Test Condition
v _{ILC}	Clock Input Low Voltage	-0.3		0.45	v	
v _{IHC}	Clock Input High Voltage	V _{cc} 2		Vec	V	
v_{IL}	Input Low Voltage	-0.3		0.8	·v	
v _{IH}	Input High Voltage	2.0		Vec	V	
v _{OL}	Output Low Voltage			0.4	V	I _{OL} =1.8mA
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -250μA
I _{CC}	Power Supply Current		90	200	m A	t _e = 250nsec
I _{LI}	Input Leakage Current			10	μΑ	V _{IN} =0 to V _{ee}
I _{LOH}	Tri-State Output Leakage Current in Float			10	μΛ	V _{OUT} =2.4 to V _{ec}
I _{I.OI.}	Tri-State Output Leakage Current in Float			-10	μΛ	V _{OUT} =0.4V
1 _{LD}	Data Bus Leakage Current in Input Mode			±10	μΛ	$0 \le V_{1N} \le V_{cc}$

Capacitance

 $T_A = 25^{\circ}C$, f = 1 MHz, unmeasured pins returned to ground

Symbol	Parameter	Max,	Unit	
ϵ_{Φ}	Clock Capacitance	35	pl	
C _{IN}	Input Capacitance	-5	рF	
c _{ot1}	Output Capacitance	10	pF	

Z80A-CPU Ordering Information

C - Ceramic

P - Plastic

S - Standard 5V ±5% 0° to 70°C

 $T_A = O^{\circ}C$ to $70^{\circ}C$, $V_{cc} = +5V \pm 5\%$, Unless Otherwise Noted.

	Symbol	Parameter	Min	Max	Unit	Test Condition
	te	Clock Period	.25	[12]	μsec	
Φ.	t _w (ΦΗ)	Clock Pulse Width, Clock High	110	[E]	nsec	
	t _w (ΦL) t _{r, f}	Clock Pulse Width, Clock Low Clock Rise and Fall Time	110	30	nsec	
		(All . O D1			 	
	^t D (AD)	Address Output Delay Delay to Float	-	90	nsec	
	tF (AD)	Address Stable Prior to MREQ (Memory Cycle)	[1]	- 30	nsec	
A ₀₋₁₅	taci	Address Stable Prior to IORQ, RD or WR (I/O Cycle)	[2]	 	nsec	C _L = 50pF
	tca	Address Stable from RD or WR	[3]		nsec	
	t _{caf}	Address Stable From RD or WR During Float	[4]		nsec	
	¹D (D)	Data Output Delay		180	nsec	
	^t F (D)	Delay to Float During Write Cycle			nsec	
D	^t S⊕ (D)	Data Setup Time to Rising Edge of Clock During M1 Cycle Data Setup Time to Falling Edge of Clock During M2 to M5	35		nsec	C - 200-E
D ₀₋₇	^t SΦ (D)	Data Stube Prior to WR (Memory Cycle)	50 [5]		nsec	C _L = 200pF
	^t dcm ^t dci	Data Stable Prior to WR (Mellioly Cycle)	[6]		nsec	
	tcdf	Data Stable From WR	[7]			
	tH t	Any Hold Time for Setup Time		0	nsec	
•	tDLΦ (MR)	MREQ Delay From Falling Edge of Clock, MREQ Low		75	nsec	
	^t DHΦ (MR)	MREQ Delay From Rising Edge of Clock, MREQ High		75	nsee	
MREQ	^t DHΦ (MR)	MREQ Delay From Falling Edge of Clock, MREQ High		75	Trace	€ 50pF
	tw (MRL)	Pulse Width, MREQ Low	[8]		0.000	
	tw (MRH)	Pulse Width, MREQ High	[9]		nec	
	tDLΦ (IR)	IORQ Delay From Rising Edge of Clock, IORQ Low		75	nsec	
IORO	^t DLΦ (IR)	IORQ Delay From Falling Edge of Clock, IORQ Low		80	nsec	C ₁ = 50pF
	^t DHΦ (IR)	IORQ Delay From Rising Edge of Clock, IORQ High		80	nsec	L sale
	^t DHΦ (IR)	IORQ Delay From Falling Edge of Clock, IORQ High		80	nsec	
	^t DLΦ (RD)	RD Delay From Rising Edge of Clock, RD Low		75	nsec	
\overline{RD}	^t DLΦ (RD)	RD Delay From Falling Edge of Clock, RD Low RD Delay From Rising Edge of Clock, RD High		95	nsec	C _{1.} = 50pF
	^t DHΦ (RD) ^t DHΦ (RD)	RD Delay From Falling Edge of Clock, RD High		75 80	nsec	
	DII (KD)					
	^t DLΦ (WR)	WR Delay From Rising Edge of Clock, WR Low WR Delay From Failing Edge of Clock, WR Low		60	nsec	
WR	¹DLΦ (WR)	WR Delay From Falling Edge of Clock, WR Low WR Delay From Falling Edge of Clock, WR High		80	nsec	C _L = 50pF
	^t DHΦ (WR) ^t w (WRL)	Pulse Width, WR Low	[10]	- 80	nsec	_
	In area	MI Delay From Rising Edge of Clock, MI Low		100	nsec	
M1	^t DL (M1)	MI Delay From Rising Edge of Clock, MI High		100	nsec	C _L = 30pF
	¹ DL (RF)	RFSH Delay From Rising Edge of Clock, RFSH Low		130	nsec	
RFSH	OH (RF)	RFSH Delay From Rising Edge of Clock, RFSH High		120	nsec	C _L = 30pF
WAIT	t _s (WT)	WAIT Setup Time to Falling Edge of Clock	70		nsec	
				200	nsec	C _{I.} = 50pF
HALT	^t D (HT)	HALT Delay Time From Falling Edge of Clock	1			
HALT INT	t _D (HT)	INT Setup Time to Rising Edge of Clock	80		nsec	
	ts (IT)	INT Setup Time to Rising Edge of Clock	80			
ĪNT	t _s (IT)	INT Setup Time to Rising Edge of Clock Pulse Width, NM1 Low			nsec	
INT NMI	ts (IT)	INT Setup Time to Rising Edge of Clock Pulse Width, NMI Low BUSRQ Setup Time to Rising Edge of Clock	80 50		nsec nsec	
INT NMI	t _s (IT) t _w (NML) t _s (BQ) t _{DL} (BA)	INT Setup Time to Rising Edge of Clock Pulse Width, NM1 Low BUSRQ Setup Time to Rising Edge of Clock BUSAK Delay From Rising Edge of Clock, BUSAK Low	80	100	nsec nsec nsec	C, = 50pF
INT NMI BUSRQ	t _s (IT) t _w (NML) t _s (BQ)	INT Setup Time to Rising Edge of Clock Pulse Width, NMI Low BUSRQ Setup Time to Rising Edge of Clock	80 50		nsec nsec	C _L = 50pF
INT NMI BUSRQ	t _s (IT) t _w (NML) t _s (BQ) t _{DL} (BA)	INT Setup Time to Rising Edge of Clock Pulse Width, NM1 Low BUSRQ Setup Time to Rising Edge of Clock BUSAK Delay From Rising Edge of Clock, BUSAK Low	80 50	100	nsec nsec nsec	C _L = 50pF
NMI BUSRQ BUSAK	t _s (IT) t _w (NML) t _s (BQ) t _{DL} (BA) t _{DH} (BA)	INT Setup Time to Rising Edge of Clock Pulse Width, NM1 Low BUSRQ Setup Time to Rising Edge of Clock BUSAK Delay From Rising Edge of Clock, BUSAK Low BUSAK Delay From Falling Edge of Clock, BUSAK High	50	100	nsec nsec nsec nsec nsec	C _L = 50pF

[12]
$$t_c = t_{w(\Phi H)} + t_{w(\Phi L)} + t_r + t_f$$

[1]
$$t_{acm} = t_{w(\Phi H)} + t_f - 65$$

2]
$$t_{aci} = t_c - 70$$

[3]
$$t_{ca} = t_{w(\Phi L)} + t_r - 30$$

[4]
$$t_{caf} = t_{w(\Phi L)} + t_r - 45$$

[5]
$$t_{dcm} = t_c - 140$$

[6]
$$t_{dci} = t_{w(\Phi L)} + t_r - 140$$

[7]
$$t_{cdf} = t_{w(\Phi L)} + t_{r} - 40$$

8]
$$t_w(\overline{MRL}) = t_c - 30$$

[9]
$$t_{w(\overline{MRH})} = t_{w(\Phi H)} + t_f - 20$$

[10]
$$t_{w(WR)} = t_c - 30$$


[11]
$$t_{mr} = 2t_c + t_{w(\Phi H)} + t_f - 65$$

NOTES:


- Data should be enabled onto the CPU data bus when RD is active. During interrupt acknowledge data should be enabled when MI and IORQ are both active.
 All control signals are internally synchronized, so they may be totally asynchronous with respect
- to the clock.

 C. The RESET signal must be active for a minimum of 3 clock cycles.
- D. Output Delay vs. Loaded Capacitance

 - (a) $\Delta C_L = +100 pF (A_0 A_{15})$ and Control Signals), add 30 ns to timing shown.
- E. Although static by design, testing guarantees t_{w(ΦH)} of 200 µsec maximum



Load circuit for Output



Further Ordering Information

EASTERN REGION Zilog, Inc. 400-1 Totten Pond Road Waltham, MA 02154 TEL: (617) 890-0640 TWX: 710 324-1974 MIDWESTERN REGION Zilog, Inc. 1701 Woodfield Place Suite 417 Schaumburg, IL 60195 TEL: (312) 885-8080 TWX: 910 291-1064 WESTERN REGION Zilog, Inc. 1815 Via el Prado Redondo Beach, CA 90277 TEL: (213) 540-7749

Copyright © 1977 by Zilog, Inc.

Zilog

Z80[™]-PIO Z80[™]A-PIO



Product Specification

The Zilog Z-80 product line is a complete set of micro-computer components, development systems and support software. The Z-80 microcomputer component set includes all of the circuits necessary to build high-performance microcomputer systems with virtually no other logic and a minimum number of low cost standard memory elements.

The Z-80 Parallel I/O (PIO) Interface Controller is a programmable, two port device which provides TTL compatible interfacing between peripheral devices and the Z80-CPU. The Z80-CPU configures the Z80-PIO to interface with standard peripheral devices such as tape punches, printers, keyboards, etc.

Structure

- N-Channel Silicon Gate Depletion Load technology
- 40 Pin DIP
- Single 5 volt supply
- Single phase 5 volt clock
- Two independent 8-bit bidirectional peripheral interface ports with "handshake" data transfer control

Features

- Interrupt driven "handshake" for fast response
- Any one of the following modes of operation may be selected for either port:


Byte output Byte input Byte bidirectional bus (available on Port A only) Bit Mode

- Programmable interrupts on peripheral status conditions.
- Daisy chain priority interrupt logic included to provide for automatic interrupt vectoring without external logic.
- Eight outputs are capable of driving Darlington transistors.
- All inputs and outputs fully TTL compatible.

PIO Architecture

A block diagram of the Z80-PIO is shown in figure 1. The internal structure of the Z80-PIO consists of a Z80-CPU bus interface, internal control logic, Port A I/O logic, Port B I/O logic, and interrupt control logic. A typical application might use Port A as the data transfer channel and Port B for the status and control monitoring.

The Port I/O logic is composed of 6 registers with "handshake" control logic as shown in figure 2. The registers include: an 8-bit input register, an 8-bit output register, a 2-bit mode control register, an 8-bit mask register, an 8-bit input/output select register, and a 2-bit mask control register. The last three registers are used only when the port has been programmed to operate in the bit mode.



Register Description

Mode Control Register—2 bits, loaded by CPU to select the operating mode: byte output, byte input, byte bidirectional bus or bit mode.

Data Output Register-8 bits, permits data to be transferred from the CPU to the peripheral.


Data Input Register-8 bits, accepts data from the peripheral for transfer to the CPU.


Mask Control Register-2 bits, loaded by the CPU to specify the active state (high or low) of any peripheral device

interface pins that are to be monitored and, if an interrupt should be generated when all unmasked pins are active (AND condition) or, when any unmasked pin is active (OR condition).

Mask Register—8 bits, loaded by the CPU to determine which peripheral device interface pins are to be monitored for the specified status condition.

Input/Output Select Register—8 bits, loaded by the CPU to allow any pin to be an output or an input during bit mode operation.






D ₇ -D ₀	Z80-CPU Data Bus (bidirectional, tristate)
B/A Sel	Port B or A Select (input, active high)
C/D Sel	Control or Data Select (input, active high)
CE	Chip Enable (input, active low)
Ф	System Clock (input)

Machine Cycle One Signal from CPU (input, active low)
Input/Output Request from Z80-CPU (input, active low)
Read Cycle Status from the Z80-CPU (input, active low)
Interrupt Enable In (input, active high)
Interrupt Enable Out (output, active high). IEI and IEO form a daisy chain connection for priority interrupt control.
Interrupt Request (output, open drain, active low)
Port A Bus (bidirectional, tristate)
Port A Strobe Pulse from Peripheral Device (input, active low)
Register A Ready (output, active high)
Port B Bus (bidirectional, tristate)
Port B Strobe Pulse from Peripheral Device (input, active low)
Register B Ready (output, active high)

Timing Waveforms

OUTPUT MODE


An output cycle is always started by the execution of an output instruction by the CPU. The \overline{WR} pulse from the CPU latches the data from the CPU data bus into the selected port's output register. The write pulse sets the ready flag after a low going edge of Φ , indicating data is available. Ready stays active until the positive edge of the strobe line is received indicating that data was taken by the peripheral. The positive edge of the strobe pulse generates an \overline{INT} if the interrupt enable flip flop has been set and if this device has the highest priority.



 $WR* = \overline{RD} \cdot CE \cdot \overline{C/D} \cdot IORQ$

INPUT MODE


When \overline{STROBE} goes low data is loaded into the selected port input register. The next rising edge of strobe activates \overline{INT} if interrupt enable is set and this is the highest priority requesting device. The following falling edge of Φ resets Ready to an inactive state, indicating that the input register is full and cannot accept any more data until the CPU completes a read. When a read is complete the positive edge of \overline{RD} will set Ready at the next low going transition of Φ . At this time new data can be loaded into the PIO.



 $RD^* = RD \cdot CE \cdot \overline{C/D} \cdot IORQ$ MODE 1 (INPUT) TIMING

BIDIRECTIONAL MODE


This is a combination of modes 0 and 1 using all four handshake lines and the 8 Port A I/O lines. Port B must be set to the Bit Mode. The Port A handshake lines are used for output control and the Port B lines are used for input control. Data is allowed out onto the Port A bus only when A STB is low. The rising edge of this strobe can be used to latch the data into the peripheral.



BIT MODE

The bit mode does not utilize the handshake signals and a normal port write or port read can be executed at any time. When writing, the data will be latched into the output registers with the same timing as the output mode.


When reading the PIO, the data returned to the CPU will be composed of output register data from those port data lines assigned as outputs and input register data from those port data lines assigned as inputs. The input register will contain data which was present immediately prior to the falling edge of \overline{RD} . An interrupt will be generated if interrupts from the port are enabled and the data on the port data lines satisfy the logical equation defined by the 8-bit mask and 2-bit mask control registers.



^{*} Timing Diagram Refers to Bit Mode Read.

INTERRUPT ACKNOWLEDGE


During MI time, peripheral controllers are inhibited from changing their interrupt enable status, permitting the INT Enable signal to ripple through the daisy chain. The peripheral with IEI high and IEO low during INTA will place a preprogrammed 8-bit interrupt vector on the data bus at this time. IEO is held low until a return from interrupt (RETI) instruction is executed by the CPU while IEI is high. The 2-byte RETI instruction is decoded internally by the PIO for this purpose.



RETURN FROM INTERRUPT CYCLE


If a Z80 peripheral device has no interrupt pending and is not under service, then its IEO=IEI. If it has an interrupt under service (i.e., it has already interrupted and received an interrupt acknowledge) then its IEO is always low, inhibiting lower priority chips from interrupting. If it has an interrupt pending which has not yet been acknowledged, IEO will be low unless an "ED" is decoded as the first byte of a two byte opcode. In this case, IEO will go high until the next opcode byte is decoded, whereupon it will again go low. If the second byte of the opcode was a "4D" then the opcode was an RETI instruction.

After an "ED" opcode is decoded, only the peripheral device which has interrupted and is currently under service will have its IEI high and its IEO low. This device is the highest priority device in the daisy chain which has received an interrupt acknowledge. All other peripherals have IEI=IEO. If the next opcode byte decoded is "4D", this peripheral device will reset its "interrupt under service" condition.




LOAD INTERRUPT VECTOR

The Z80-CPU requires an 8-bit interrupt vector be supplied by the interrupting device. The CPU forms the address for the interrupt service routine of the port using this vector. During an interrupt acknowledge cycle the vector is placed on the Z-80 data bus by the highest priority device requesting service at that time. The desired interrupt vector is loaded into the PIO by writing a control word to the desired port of the PIO with the following format.



SELECTING AN OPERATING MODE

When selecting an operating mode, the 2-bit mode control register is set to one of four values. These two bits are the most significant bits of the register, bits 7 and 6; bits 5 and 4 are not used while bits 3 through 0 are all set to 1111 to indicate "set mode."



X=unused bit

Mode	M ₁	M ₀
Output	0	0
Input	0	1
Bidirectional	1	0
Bit	1	1

MODE 0 active indicates that data is to be written from the CPU to the peripheral.

MODE 1 active indicates that data is to be read from the peripheral to the CPU.

MODE 2 allows data to be written to or read from the peripheral device.

MODE 3 is intended for status and control applications. When selected, the next control word must set the I/O Register to indicate which lines are to be input and which lines are to be output.

I/O = 1 sets bit to input. I/O = 0 sets bit to output.

D7	D6	D5	D4	D3	D2	Dl	D0
I/O ₇	I/O ₆	I/O ₅	I/O ₄	I/O ₃	I/O ₂	I/O ₁	I/O ₀

INTERRUPT CONTROL

Bit 7 = 1	interrupt enable is set—allowing interrupt to be generated.
Bit 7 = 0	indicates the enable flag is reset and interrupts may not be generated.
Bits 6,5,4	are used in the bit mode interrupt operations; otherwise they are disregarded.
Bits 3,2,1,0	signify that this command word is ar interrupt control word.

D7	D6	D5	D4	D3	D2	Di	D0
Enable Interrupt	AND/ OR	High/ Low	Mask follows	0	1	1	1
	used in	n Mode	3 only	signifi	es interr	upt con	trol word

If the "mask follows" bit is high (D4 = 1), the next control word written to the port must be the mask.

D7	D6	D5	D4	D3	D2	Ð١	D0
мв ₇	MB ₆	мв ₅	MB ₄	MB ₃	мв ₂	мв	мво

Only those port lines whose mask bit is a 0 will be monitored for generating an interrupt.

The interrupt enable flip-flop of a port may be set or reset without modifying the rest of the interrupt control word by the following command.


D7	D6	D5	D4	D3	D2	D1	D0
Int Enable	х	х	х	0	0	1	1

 $TA = 0^{\circ} C$ to $70^{\circ} C$, $Vcc = +5 V \pm 5\%$, unless otherwise noted

SIGNAL	SYMBOL	PARAMETER	MIN	MAX	UNIT	COMMENTS
Ф	t _c ^t W (ФН) ^t W (ФL) t _r , t _f	Clock Period Clock Pulse Width, Clock High Clock Pulse Width, Clock Low Clock Rise and Fall Times	400 170 170	[1] 2000 2000 30	nsec nsec nsec nsec	
	t _h	Any Hold Time for Specified Set-Up Time	0		nsec	
CS, CE ETC.	tsф (CS)	Control Signal Set-Up Time to Rising Edge of Φ During Read or Write Cycle	280		nsec	
D ₀ -D ₇	^t DR (D) ^t SФ (D) ^t DI (D)	Data Output Delay from Falling Edge of RD Data Set-Up Time to Rising Edge of ΦDuring Write or M1 Cycle Data Output Delay from Falling Edge of IORO During INTA	50	430 340	nsec nsec	[2] C _L = 50 pf [3]
	t _F (D)	Cycle. Delay to Floating Bus (Output Buffer Disable Time)		160	nsec	
IEI	ts (IEI)	IEI Set-Up Time to Falling Edge of IORQ During INTA Cycle	140		nsec	
IEO	^t DH (IO) ^t DL (IO) ^t DM (IO)	IEO Delay Time from Rising Edge of IEI IEO Delay Time from Falling Edge of IEI IEO Delay from Falling Edge of M1 (Interrupt Occurring Just Prior to M1) See Note A.		210 190 300	nsec nsec nsec	[5] [5] C _L = 50 pf [5]
IORQ	tsф (IR)	IORQ Set-Up Time to Rising Edge of Φ During Read or Write Cycle	250		nsec	
M1	^t SΦ (M1)	M1 Set-Up Time to Rising Edge of Φ During INTA or M1 Cycle. See Note B.	210		nsec	
RD	^t SΦ (RD)	$\overline{\text{RD}}$ Set-Up Time to Rising Edge of Φ During Read or $\overline{\text{M1}}$ Cycle	240		nsec	
A ₀ -A ₇ ,	ts (PD) tDS (PD)	Port Data Set-Up Time to Rising Edge of STROBE (Mode 1) Port Data Output Delay from Falling Edge of STROBE (Mode 2)	260	230	nsec nsec	[5]
B ₀ -B ₇	^t F (PD)	Delay to Floating Port Data Bus from Rising Edge of STROBE (Mode 2) Port Data Stable from Rising Edge of IORQ During WR Cycle (Mode 0)		200 200	nsec nsec	C _L = 50 pf
ĀSTB, BSTB	^t W (ST)	Pulse Width, STROBE	150 [4]		nsec nsec	
ĪNŦ	^t D (IT) ^t D (IT3)	INT Delay Time from Rising Edge of STROBE INT Delay Time from Data Match During Mode 3 Operation		490 420	nsec nsec	
ARDY, BRDY	^t DH (RY) ^t DL (RY)	Ready Response Time from Rising Edge of IORQ Ready Response Time from Rising Edge of STROBE		t _c + 460 t _c + 400	nsec	[5] C _L = 50 pf [5]

- A. 2.5 t_c > (N-2) t_{DL} (IO) + t_{DM} (IO) + t_S (IEI) + TTL Buffer Delay, if any
- B. $\overline{\text{M1}}$ must be active for a minimum of 2 clock periods to reset the PIO.

Output load circuit.



- [1] $t_c = t_W (\Phi H) + t_W (\Phi L) + t_r + t_f$
- [2] Increase $t_{\mbox{DR (D)}}$ by 10 nsec for each 50 pf increase in loading up to 200 pf max.
- [3] Increase t_{D1} (D) by 10 nsec for each 50 pf increase in loading up to 200 pf max.
- [4] For Mode 2: t_W (ST)> t_S (PD)
- [5] Increase these values by 2 nsec for each 10 pf increase in loading up to 100 pf max.

Capacitance

 $TA = 25^{\circ} C$, f = 1 MHz

Symbol	Parameter	Max.	Unit	Test Condition
C_{Φ}	Clock Capacitance	10	pF	Unmeasured Pins
C _{IN}	Input Capacitance	5	pF	Returned to Ground
COUT	Output Capacitance	10	pF	

Timing measurements are made at the following voltages, unless otherwise specified:


"1" "0"

CLOCK 4.2V 0.8V

OUTPUT 2.0V 0.8V

INPUT 2.0V 0.8V

FLOAT $\Delta V = +0.5V$



Absolute Maximum Ratings

Temperature Under Bias Specified operating range. Storage Temperature Voltage On Any Pin With Respect To Ground Power Dissipation

-65° C to +150° C

-0.3 V to +7 V .6 W

Z80-PIO and Z80A-PIO D.C. Characteristics

 $TA = 0^{\circ} C$ to $70^{\circ} C$, $Vcc = 5 V \pm 5\%$ unless otherwise specified


*Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: All AC and DC characteristics remain the same for the military grade parts except I_{cc} .

 $I_{cc} = 130 \text{ mA}.$

Symbol ,	Parameter	Min.	Max.	Unit	Test Condition
V _{ILC}	Clock Input Low Voltage	-0.3	.45	V	
V _{IHC}	Clock Input High Voltage	Vcc6	Vcc+.3	V	
V _{IL}	Input Low Voltage	-0.3	0.8	V	
v_{IH}	Input High Voltage	2.0	Vec	V	
V _{OL}	Output Low Voltage		0.4	V	I _{OL} = 2.0 mA
V _{OH}	Output High Voltage	2.4		V	I _{OH} - 250 μA
I _{CC}	Power Supply Current		70	m A	
ILI	Input Leakage Current		10	μΑ	V _{IN} = 0 to Vcc
ILOH	Tri-State Output Leakage Current in Float		10	μΑ	$V_{OUT} = 2.4 \text{ to Vcc}$
I _{LOL}	Tri-State Output Leakage Current in Float		-10	μΑ	V _{OUT} = 0.4 V
I _{LD}	Data Bus Leakage Current in Input Mode		±10	μΑ	$0 \le V_{IN} \le V_{CC}$
IOHD	Darlington Drive Current	-1.5		m A	V _{OH} = 1.5 V
		<u> </u>	<u> </u>	<u> </u>	Port B Only



 $TA = 0^{\circ} C$ to $70^{\circ} C$, $Vcc = +5 V \pm 5\%$, unless otherwise noted

SIGNAL	SYMBOL	PARAMETER	MIN	MAX	UNIT	COMMENTS
ψ	t _C tW (ΦΗ) tW (ΦL) t _r , t _f	Clock Period Clock Pulse Width, Clock High Clock Pulse Width, Clock Low Clock Rise and Fall Times	250 105 105	[1] 2000 2000 30	nsec nsec nsec nsec	
	^t h	Any Hold Time for Specified Set-Up Time	0		nsec	
CS, CE ETC.	^t SΦ (CS)	Control Signal Set-Up Time to Rising Edge of Ф During Read or Write Cycle	145		nsec	
D ₀ -D ₇	^t DR (D) ^t SΦ (D)	Data Output Delay From Falling Edge of RD Data Set-Up Time to Rising Edge of Ф During Write or M1 Cycle	50	380	nsec	[2] C _L = 50 pf
	^t DI (D)	Data Output Delay from Falling Edge of IORQ During INTA Cycle		250	nsec	[3]
	^t F (D)	Delay to Floating Bus (Output Buffer Disable Time)		110	nsec	
IEI	^t S (IEI)	IEI Set-Up Time to Falling edge of IORQ During INTA Cycle	140,		nsec	
IEO	[†] DH (IO) [†] DL (IO) [†] DM (IO)	IEO Delay Time from Rising Edge of IEI IEO Delay Time from Falling Edge of IEI IEO Delay from Falling Edge of M1 (Interrupt Occurring Just Prior to M1) See Note A.		160 130 190	nsec nsec nsec	[5] [5] C _L = 50 pf [5]
ΙΟRΩ	^t SФ (IR)	IORO Set-Up Time to Rising Edge of Φ During Read or Write Cycle.	115		nsec	
М1	tSΦ (M1)	$\overline{M1}$ Set-Up Time to Rising Edge of Φ During INTA or $\overline{M1}$ Cycle See Note B	90		nsec	
RD	^t SΦ (RD)	\overline{RD} Set-Up Time to Rising Edge of Φ During Read or $\overline{M1}$ Cycle	115		nsec	
A ₀ -A ₇ , B ₀ -B ₇	ts (PD) tds (PD)	Port Data Set-Up Time to Rising Edge of STROBE (Mode 1) Port Data Ourput Delay from Falling Edge of STROBE (Mode 2)	230	210	nsec nsec	[5]
	^t F (PD)	(Mode 2) Delay to Floating Port Data Bus from Rising Edge of STROBE (Mode 2)		180	nsec	C _L = 50 pf
	^t DI (PD)	Port Data Stable from Rising Edge of IORQ During WR Cycle (Mode 0)		180	nsec	[5]
ASTB, BSTB	^t W (ST)	Pulse Width, STROBE	150 [4]		nsec nsec	
ĪNT	^t D (IT) ^t D (IT3)	INT Delay time from Rising Edge of STROBE INT Delay Time from Data Match During Mode 3 Operation		440 380	nsec nsec	
ARDY,	^t DH (RY)	Ready Response Time from Rising Edge of IORQ		t _c + 410	nsec	[5] C _L = 50 pf

A. 2.5 t_c > (N-2) t_{DL} (IO) + t_{DM} (IO) + t_{S} (IEI) + TTL Buffer Delay, if any

B. $\overline{\text{M1}}$ must be active for a minimum of 2 clock periods to reset the PIO.

^[1] $t_c = t_W (\Phi H) + t_W (\Phi L) + t_r + t_f$

^[2] Increase t_{DR} (D) by 10 nsec for each 50 pf increase in loading up to 200 pf max.

^[3] Increase tDI (D) by 10 nsec for each 50 pf increase in loading ϵp to 200 pf max.

^[4] For Mode 2: t_W (ST)> t_S (PD)

^[5] Increase these values by 2 nsec for each 10 pf increase in loading up to 100 pf max.

This page intentionally left blank.

Z80-CTC Z80A-CTC



Product Specification

The Zilog Z80 product line is a complete set of microcomputer components, development systems and support software. The Z80 microcomputer component set includes all of the circuits necessary to build high-performance microcomputer systems with virtually no other logic and a minimum number of low cost standard memory elements.

The Z80-Counter Timer Circuit (CTC) is a programmable, four channel device that provides counting and timing functions for the Z80-CPU. The Z80-CPU configures the Z80-CTC's four independent channels to operate under various modes and conditions as required.

Structure

- N-Channel Silicon Gate Depletion Load Technology
- 28 Pin DIP
- Single 5 volt supply
- Single phase 5 volt clock
- Four independent programmable 8-bit counter/16-bit timer channels

Features


- Each channel may be selected to operate in either a counter mode or timer mode.
- Programmable interrupts on counter or timer states.

- A time constant register automatically reloads the down counter at zero and the cycle is repeated.
- Readable down counter indicates number of counts-to-go
- Selectable 16 or 256 clock prescaler for each timer channel.
- Selectable positive or negative trigger may initiate timer operation.
- Three channels have zero count/timeout outputs capable of driving Darlington transistors.
- Daisy chain priority interrupt logic included to provide for automatic interrupt vectoring without external logic.
- All inputs and outputs fully TTL compatible.

CTC Architecture

A block diagram of the Z80-CTC is shown in figure 1. The internal structure of the Z80-CTC consists of a Z80-CPU bus interface, internal control logic, four counter channels, and interrupt control logic. Each channel has an interrupt vector for automatic interrupt vectoring, and interrupt priority is determined by channel number with channel Ø having the highest priority.

The channel logic is composed of 2 registers, 2 counters and control logic as shown in figure 2. The registers include an 8-bit time constant register and an 8-bit channel control register. The counters include an 8-bit readable down counter and an 8-bit prescaler. The prescaler may be programmed to divide the system clock by either 16 or 256.




Time Constant Register – 8 bits, loaded by the CPU to initialize and re-load Down Counter at a count of zero.

Channel Control Register -8 bits, loaded by the CPU to select the mode and conditions of channel operation.


Down Counter – 8 bits, loaded by the Time Constant Register under program control and automatically at a

count of zero. At any time, the CPU can read the number of counts-to-go until a zero count. This counter is decremented by the prescaler in timer mode and CLK/TRIG in counter mode.

Prescaler – 8 bit counter, divides system clock by 16 or 256 for decrementing Down Counter. It is used in timer mode only.




Z80-CTC Pin Description



Z80-CTC Pin Description (continued)


ZC/TO ₁	Channel 1 Zero Count or Timeout (output, active high)	RD	Read Cycle Status from the Z80-CPU (input, active low)		
ZC/TO ₂	Channel 2 Zero Count or Timeout (output, active high)	IEI	Interrupt Enable In (input, active high)		
$cs_1 - cs_{\emptyset}$	Channel Select (input, active high). These form a 2-bit binary address of the channel	IEO	Interrupt Enable Out (output, active high). IEI and IEO form a daisy chain connection for priority interrupt control		
D7 -DØ	to be accessed. Z80-CPU Data Bus (bidirectional, tristate)	INT	Interrupt Request (output, open drain, active low)		
$\overline{\text{CE}}$	Chip Enable (input, active low)	RESET	RESET stops all channels from counting and		
Φ	System Clock (input)		resets channel interrupt enable bits in all control registers. During reset time ZC/TO ₀₋₂		
$\overline{M1}$	Machine Cycle One Signal from Z80-CPU (input, active low)		and INT go to the inactive states, IEO reflects the state of IEI, and the data bus output drive		
IORQ	Input/Output Request from Z80-CPU (input, active low)		go to the high impedance state (input, active low)		

Timing Waveforms



INTERRUPT ACKNOWLEDGE CYCLE

Some time after an interrupt is requested by the CTC, the CPU will send out an interrupt acknowledge (M1 and IORO). During this time the interrupt logic of the CTC will determine the highest priority channel which is requesting an interrupt. To insure that the daisy chain enable lines stabilize, channels are inhibited from changing their interrupt request status when $\overline{M1}$ is active. If the CTC Interrupt Enable Input (IEI) is active, then the highest priority interrupting channel places the contents of its interrupt vector register onto the Data Bus when IORQ goes active. Additional wait cycles are allowed.




RETURN FROM INTERRUPT CYCLE

If a Z80 peripheral device has no interrupt pending and is not under service, then its IEO = IEI. If it has an interrupt under service (i.e. it has already interrupted and received an interrupt acknowledge) then its IEO is always low, inhibiting lower priority chips from interrupting. If it has an interrupt pending which has not yet been acknowledged, IEO will be low unless an "ED" is decoded as the first byte of a two byte opcode. In this case, IEO will go high until the next opcode byte is decoded, whereupon it will again go low. If the second byte of the opcode was a "4D" then the opcode was an RETI instruction.


After an "ED" opcode is decoded, only the peripheral device which has interrupted and is currently under service will have its IEI high and its IEO low. This device is the highest priority device in the daisy chain which has received an interrupt acknowledge. All other peripherals have IEI = IEO. If the next opcode byte decoded is "4D", this peripheral device will reset its "interrupt under service" condition.

Wait cycles are allowed in the $\overline{M1}$ cycles.



DAISY CHAIN INTERRUPT SERVICING


Illustrated at right is a typical nested interrupt sequence which may occur in the CTC. In this sequence channel 2 interrupts and is granted service. While this channel is being serviced, higher priority channel 1 interrupts and is granted service. The service routine for the higher priority channel is completed and a RETI instruction is executed to indicate to the channel that its routine is complete. At this time the service routine of lower priority channel 2 is completed.



CTC COUNTING AND TIMING


In the counter mode the rising or falling edge of the CLK input causes the counter to be decremented. The edge is detected totally asynchronously and must have a minimum CLK pulse width. However, the counter is synchronous with Φ therefore a setup time must be met when it is desired to have the counter decremented by the next rising edge of Φ .

In the timer mode the prescaler may be enabled by a rising or falling edge on the TRG input. As in the counter mode, the edge is detected totally asynchronously and must have a minimum TRG pulse width. However, when timing is to start with respect to the next rising edge of Φ a setup time must be met. The prescaler counts rising edges of Φ .



SELECTING AN OPERATING MODE

When selecting a channel's operating mode, bit \emptyset is set to 1 to indicate this word is to be stored in the channel control register.



- Bit $7 = \emptyset$ Channel interrupts disabled.
- Bit 7 = 1 Channel interrupts enabled to occur every time Down Counter reaches a count of zero. Setting Bit 7 does not let a preceding count of zero cause an interrupt.
- Bit $6 = \emptyset$ Timer Mode Down counter is clocked by the prescaler. The period of the counter is: $t_C \bullet P \bullet TC$ $t_C = \text{system clock period}$ P = prescale of 16 or 256 TC = 8 bit binary programmable time constant (256 max)
- Bit 6 = 1 Counter Mode Down Counter is clocked by external clock. The prescaler is not used.
- Bit $5 = \emptyset$ Timer Mode Only-System clock Φ is divided by 16 in prescaler.
- Bit 5 = 1 Timer Mode Only-System clock Φ is divided by 256 in prescaler.
- Bit $4 = \emptyset$ Timer Mode negative edge trigger starts timer operation.

 Counter Mode negative edge decrements the down counter.
- Bit 4 = 1 Timer Mode positive edge trigger starts timer operation.

 Counter Mode positive edge decrements the down counter.
- Bit $3 = \emptyset$ Timer Mode Only Timer begins operation on the rising edge of T_2 of the machine cycle following the one that loads the time constant.
- Bit 3=1 Timer Mode Only External trigger is valid for starting timer operation after rising edge of T_2 of the machine cycle following the one that loads the time constant. The Prescaler is decremented 2 clock cycles later if the setup time is met, otherwise 3 clock cycles.

- Bit $2 = \emptyset$ No time constant will follow the channel control word. One time constant must be written to the channel to initiate operation.
- Bit 2 = 1 The time constant for the Down Counter will be the next word written to the selected channel. If a time constant is loaded while a channel is counting, the present count will be completed before the new time constant is loaded into the Down Counter.
- Bit $1 = \emptyset$ Channel continues counting.
- Bit 1 = 1 Stop operation. If Bit 2 = 1 channel will resume operation after loading a time constant, otherwise a new control word must be loaded.

LOADING A TIME CONSTANT

An 8-bit time constant is loaded into the Time Constant register following a channel control word with bit 2 set. All zeros indicate a time constant of 256.

_	D ₇	D ₆	D ₅	Đ4	D3	D2	D ₁	ν ₀
	TC7	TC ₆	тс5	TC4	TC3	TC ₂	TC ₁	TC ₀

LOADING AN INTERRUPT VECTOR

The Z80-CPU requires that an 8-bit interrupt vector be supplied by the interrupting channel. The CPU forms the address for the interrupt service routine of the channel using this vector. During an interrupt acknowledge cycle the vector is placed on the Z80 Data Bus by the highest priority channel requesting service at that time. The desired interrupt vector is loaded into the CTC by writing into channel \emptyset with a zero in D \emptyset . D7-D3 contain the stored interrupt vector, D2 and D1 are not used in loading the vector. When the CTC responds to an interrupt acknowledge, these two bits contain the binary code of the highest priority channel which requested the interrupt and D \emptyset contains a zero since the address of the interrupt service routine starts at an even byte. Channel \emptyset is the highest priority channel.


D ₇	D ₆	D ₅	D4	D3	D ₂	D ₁	D ₀
V ₇	V ₆	V5	V4	ν ₃	х	х	0

 $TA = 0^{\circ} C$ to $70^{\circ} C$, $Vcc = +5 V \pm 5\%$, unless otherwise noted

Signal	Symbol	Parameter	Min	Max	Unit	Comments
	^t C	Clock Period	400	[1]	ns	
Φ	$^{t}W^{(\PhiH)}$	Clock Pulse Width, Clock High	170	2000	ns	
-	$t_W(\PhiL)$	Clock Pulse Width, Clock Low	170	2000	ns	į
	t _r , t _f	Clock Rise and Fall Times		30	ns	
	^t H	Any Hold Time for Specified Setup Time	0		ns	
CS, CE, etc.	tS⊕(CS)	Control Signal Setup Time to Rising Edge of Φ During Read or Write Cycle	160		ns	
	t _{DR} (D)	Data Output Delay from Rising Edge of RD During Read Cycle		480	ns	[2]
Ď- D-	t _{S⊕} (D)	Data Setup Time to Rising Edge of Φ During Write or M1 Cycle	60		ns	
D ₀ -D ₇	t _{DI} (D)	Data Output Delay from Falling Edge of IORQ During INTA Cycle		340	ns	[2]
	t _F (D)	Delay to Floating Bus (Output Buffer Disable Time)		230	ns	
IEI	tS(IEI)	IEI Setup Time to Falling Edge of IORQ During INTA Cycle	200		ns	
	t _{DH} (10)	IEO Delay Time from Rising Edge of IEI		220	ns	[3]
150	t _{DL} (10)	IEO Delay Time from Falling Edge of IEI		190	ns	[3]
IEO	t _{DM} (IO)	IEO Delay from Falling Edge of M1 (Interrupt Occurring just Prior to M1)		300	ns	[3]
ĪŌRQ	t _{SΦ} (IR)	IORQ Setup Time to Rising Edge of Φ During Read or Write Cycle	250		ns	
M1	tSΦ(M1)	M1 Setup Time to Rising Edge of Φ During INTA or M1 Cycle	210		ns	
RD	t _{SΦ} (RD)	RD Setup Time to Rising Edge of Φ During Read or M1 Cycle	240		ns	
ĪNT	tDCK(IT)	INT Delay Time from Rising Edge of CLK/TRG		2t _C (Φ) + 200		Counter Mode
INI	$t_{D\Phi}(IT)$	\overline{INT} Delay Time from Rising Edge of Φ		t _C (Φ) + 200		Timer Mode
	t _C (CK)	Clock Period	2t _C (Φ)			Counter Mode
	t _r , t _f	Clock and Trigger Rise and Fall Times		50		
	t _S (CK)	Clock Setup Time to Rising Edge of Φ for Immediate Count	210			Counter Mode
	t _S (TR)	Trigger Setup Time to Rising Edge of Φ for Enabling of	210			Timer Mode
CLK/TRG ₀₋₃		Prescaler on Following Rising Edge of Φ				
	t _W (CTH)	Clock and Trigger High Pulse Width	200			Counter and
	t _W (CTL)	Clask and Trimer I am Bules Width	200			Timer Modes Counter and
	(WICTL)	Clock and Trigger Low Pulse Width	200			Timer Modes
	t _{DH} (ZC)	ZC/TO Delay Time from Rising Edge of Φ, ZC/TO High		190		Counter and
ZC/TO ₀₋₂	. (70)	70/70 Date Time () 5 His 54 & 70/70 h		100		Timer Modes
	$t_{DL}(ZC)$	ZC/TO Delay Time from Falling Edge of Φ, ZC/TO Low		190		Counter and Timer Modes

- Notes: [1] $t_C = t_W(\Phi H) + t_W(\Phi L) + t_r + t_f$. [2] Increase delay by 10 nsec for each 50 pF increase in loading, 200 pF maximum for data lines and 100 pF for control lines.
 - [3] Increase delay by 2 nsec for each 10 pF increase in loading, 100 pF maximum
 - [4] RESET must be active for a minimum of 3 clock cycles.

OUTPUT LOAD CIRCUIT





 $TA = 0^{\circ} C$ to $70^{\circ} C$, $Vcc = +5 V \pm 5\%$, unless otherwise noted

Signal	Symbol	Parameter	Min	Max	Unit	Comments
	t _C	Clock Period	250	[1]	ns	
Φ	$^{t_{W}(\PhiH)}$	Clock Pulse Width, Clock High	105	2000	ns	
*	$t_{W}(\PhiL)$	Clock Pulse Width, Clock Low	105	2000	ns	
	t _r , t _f	Clock Rise and Fall Times		30	ns	
	^t H	Any Hold Time for Specified Setup Time	0		ns	
CS, CE, etc	t _{S⊕} (CS)	Control Signal Setup Time to Rising Edge of Φ During Read or Write Cycle	60		ns	
	t _{DR} (D)	Data Output Delay from Falling Edge of RD During Read Cycle		380	ns	[2]
D ₀ -D ₇	t _{SΦ} (D)	Data Setup Time to Rising Edge of Φ During Write or M1 Cycle	50		ns	
	t _{DI} (D)	Data Output Delay from Falling Edge of IORG During INTA Cycle		160	ns	[2]
	t _F (D)	Delay to Floating Bus (Output Buffer Disable Time)		110	ns	
IEI	t _S (IEI)	IEI Setup Time to Falling Edge of IORQ During INTA Cycle	140		ns	
	t _{DH} (10)	IEO Delay Time from Rising Edge of IEI		160	ns	[3]
IEO	t _{DL} (10)	IEO Delay Time from Falling Edge of IEI		130	ns	[3]
	t _{DM} (10)	IEO Delay from Falling Edge of M1 (Interrupt Occurring just Prior to M1)		190	ns	[3]
IORQ	$t_{S\Phi}(IR)$	IORQ Setup Time to Rising Edge of Φ During Read or Write Cycle	115		ns	
M1	t _{S⊕} (M1)	M1 Setup Time to Rising Edge of Φ During INTA or M1 Cycle	90		ns	
RD	t _{SΦ} (RD)	RD Setúp Time to Rising Edge of Φ During Read or M1 Cycle	115		ns	
ĪNT	tDCK(IT)	INT Delay Time from Rising Edge of CLK/TRG		2t _C (Φ) + 140		Counter Mode
INI	$t_{D\Phi}(IT)$	INT Delay Time from Rising Edge of Φ		t _C (Φ) + 140		Timer Mode
	t _C (CK)	Clock Period	2t _C (Φ)			Counter Mode
	t _r , t _f	Clock and Trigger Rise and Fall Times		30		
	t _S (CK)	Clock Setup Time to Rising Edge of Φ for Immediate Count	130			Counter Mode
	t _S (TR)	Trigger Setup Time to Rising Edge of Φ for enabling of	130			Timer Mode
CLK/TRG ₀₋₃	(07.1)	Prescaler on Following Rising Edge of Φ				
	t _W (CTH)	Clock and Trigger High Pulse Width	120			Counter and Timer Modes
	t _W (CTL)	Clock and Trigger Low Pulse Width	120			Counter and
	τγγιο τ Εγ	Clock and Trigger Low False Wilder	120			Timer Modes
	t _{DH} (ZC)	ZC/TO Delay Time from Rising Edge of Φ, ZC/TO High		120		Counter and
7C/TO -	יווטיי					Timer Modes
ZC/TO ₀₋₂	$t_{DL}(ZC)$	ZC/TO Delay Time from Rising Edge of Φ, ZC/TO Low		120		Counter and
					-	Timer Modes

- $\text{Notes:} \quad \text{[1]} \quad t_C = t_W(\Phi \text{H}) + t_W(\Phi \text{L}) + t_f + t_f.$
 - [2] Increase delay by 10 nsec for each 50 pF increase in loading, 200 pF maximum for data lines and 100 pF for control lines.
 - [3] Increase delay by 2 nsec for each 10 pF increase in loading, 100 pF maximum.
 - [4] RESET must be active for a minimum of 3 clock cycles.

OUTPUT LOAD CIRCUIT





Absolute Maximum Ratings

Temperature Under Bias Storage Temperature Voltage On Any Pin With Respect To Ground Power Dissipation 0° C to 70° C -65° C to +150° C

-0.3 V to +7 V 0.8W *Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. Characteristics

 $TA = 0^{\circ} C$ to $70^{\circ} C$, $Vcc = 5 V \pm 5\%$ unless otherwise specified

Z80-CTC

Symbol	Parameter	Min	Max	Unit	Test Condition
VILC	Clock Input Low Voltage	-0.3	.45	٧	
VIHC	Clock Input High Voltage [1]	V _{CC} 6	V _{CC} + .3	٧	
VIL	Input Low Voltage	-0.3	0.8	V	
VIH	Input High Voltage	2.0	Vcc	٧	
VOL	Output Low Voltage		0.4	٧	I _{OL} = 2 mA
Voн	Output High Voltage	2.4		٧	I _{OH} = -250 μA
Icc	Power Supply Current		120	mA	T _C = 400 nsec
ILI	Input Leakage Current		10	μΑ	V _{IN} = 0 to V _{CC}
ILOH	Tri-State Output Leakage Current in Float		10	μΑ	$V_{OUT} = 2.4 \text{ to } V_{CC}$
ILOL	Tri-State Output Leakage Current in Float		-10	μΑ	V _{OUT} = 0.4V
IOHD	Darlington Drive Current	-1.5		mA	V _{OH} = 1.5V
					R _{EXT} = 390Ω

Z80A-CTC

Symbol	Parameter	Min	Max	Unit	Test Condition
VILC	Clock Input Low Voltage	-0.3	.45	V	
VIHC	Clock Input High Voltage [1]	V _{CC} 6	V _{CC} + .3	٧	
VIL	Input Low Voltage	-0.3	0.8	>	
VIH	Input High Voltage	2.0	Уcc	>	
VOL	Output Low Voltage		0.4	>	I _{OL} = 2 mA
Voн	Output High Voltage	2.4		>	I _{OH} = -250 μA
Icc	Power Supply Current		120	mΑ	T _C = 250 nsec
ILI	Input Leakage Current		10	μΑ	V _{IN} = 0 to V _{CC}
ILOH	Tri-State Output Leakage Current in Float		10	μΑ	V _{OUT} = 2.4 to V _{CC}
ILOL	Tri-State Output Leakage Current in Float		-10	μΑ	V _{OUT} = 0.4V
IOHD	Darlington Drive Current	-1.5		mA	V _{OH} = 1.5V
					R _{EXT} = 390Ω

Capacitance


 $TA = 25^{\circ} C$, f = 1 MHz

Symbol	Parameter	Max.	Unit	Test Condition
$C_{\mathbf{\Phi}}$	Clock Capacitance	20	pF	Unmeasured Pins
C _{IN}	Input Capacitance	5	pF	Returned to Ground
C _{OUT}	Output Capacitance	10	pF	

Package Configuration

D₂ D٠ D - Da GND CLK/TRG RD Z80-CTC ZC/TOm CLK/TRG1 ZC/TO1 CLK/TRG2 Z80A-CTC ZC/TO₂ CLK/TRG3 CS1 INT ENABLE OUT CS# RESET CHIP ENABLE INT ENABLE IN

Package Outline



. DIMENSIONS FOR METRIC SYSTEM IN PARENTHESES (mm)

ZILOG SALES OFFICES -

EASTERN REGION

MI

Zilog, Inc. 400-1 Totten Pond Road Waltham, MA 02154 TEL 617 890-0640 TWX 710 324 1974

MIDWESTERN REGION

Zilog, Inc. 1701 Woodfield Place Suite 417 Schaumburg, IL 60195 TEL 312 885-8080 TWX 910 291 1064

WESTERN REGION

Zilog, Inc. 1815 Via el Prado Redondo Beach, CA 90277 TEL 213 540-7749

ZILOG EUROPEAN HEADQUARTERS

Zilog (UK) Ltd. Nicholson House Maidenhead Berks England TEL (0628) 36131/2/3 TWX 848-609

ZILOG U.S. DISTRIBUTORS -

Western Region

Intermark Electronics 1802 E. Carnegie Avenue Santa Ana, CA 92705 TEL 714 540 1322 TWX 910 595 1583

Intermark Electronics 4040 Sorrento Valley Blvd. San Diego, CA 92121 TEL 714 279 5200 714 453 9005 TWX 910 335 1515

Intermark Electronics 1020 Stewart Drive Sunnyvale, CA 94086 TEL 408 738 1111 TWX 910 339 9312

R.V. Weatherford Co. 6921 San Fernando Road Glendale, CA 91201 TEL 213 849 3451 TWX 910 498 2223

R.V. Weatherford Co. 1550 Babbitt Avenue Anaheim, CA 92805 TEL 714 634 9600 TWX 910 593 1334

R.V. Weatherford Co. 3240 Hillview Avenue Stanford Industrial Park Palo Alto, CA 94304 TEL 415 493 5373



Sterling Electronics 5608 6th Avenue South Seattle, WA 98108 TEL 206 762 9100 TLX 32 9652

R.V. Weatherford Co. 1095 East Third Street Pamona, CA 91766 TEL 714 623 1261 TWX 910 581 3811

R.V. Weatherford Co. 3311 W. Earll Drive Phoenix, AZ 85017 TEL 602 272 7144 TWX 910 951 0636

Mountain

Century Electronics 121 Elizabeth, N.E. Albuquerque, NM 87123 TEL 505 292 2700 TWX 910 989 0625

Century Electronics 2150 South 300 West Salt Lake City, UT 84115 TEL 801 972 6969 TWX 910 925 5686

Century Electronics 8155 West 48th Avenue Wheatridge, CO 80033 TEL 303 424 1985 TWX 910 938 0393

R.V. Weatherford Co. 3905 South Mariposa Englewood, CO 80110 TEL 303 761 5432 TWX 910 933 0173

Eastern

Hallmark Electronics 4739 Commercial Drive Huntsville, AL 35805 TEL 205 837 8700 TWX 810 726 2187 Hallmark Electronics 1302 West McNab Road Fort Lauderdale, FL 33309 TEL 305 971 9280 TWX 510 956 9720

Hallmark Electronics 7233 Lake Ellenor Drive Orlando, FL 32809 TEL 305 855 4020 TWX 810 850 0183

Hallmark Electronics 3355 Amberton Drive Baltimore, MD 21227 TEL 301 796 9300 TWX 710 862 1942

Hallmark Electronics 1208 Front Street Building K Raleigh, NC 27609 TEL 919 832 4465 TWX 510 928 1831

Hallmark Electronics Pike Industrial Park Huntington Valley, PA TEL 215 355 7300 TWX 510 667 1750

Summit 916 Main Street Buffalo, NY 14202 TEL 716 884 3450

Midwestern

Hallmark Electronics 180 Grossen Avenue Elk Grove Village, IL 60076 .TEL 312 437 8800 TWX 910 223 3645

Hallmark Electronics 11870 West 91st Street Congleton Industrial Park Shawnee Mission, KS 66214 TEL 913 888 4747 TWX 910 749 6620 Hallmark Electronics 9201 Penn Avenue South Suite 10 Bloomington, MN 55431 TEL 612 884 9056 TWX 910 576 3187

Hallmark Electronics 13789 Rider Trail Earth City, MO 63045 TEL 314 291 5350 TWX 910 760 0671

Hallmark Electronics 6969 Worthington-Galena Road Worthington, OH 43085 TEL 614 846 1882

Hallmark Electronics 4846 S. 83rd Road E. Avenue Tulsa, OK 74145 TEL 918 835 8458 TWX 910 845 2290

Hallmark Electronics 3100-A Industrial Terrace Austin, TX 78758 TEL 713 837 2814 TWX 910 874 2031

Hallmark Electronics 9333 Forest Lane Dallas, TX 75231 TEL 214 231 5101 TWX 910 867 4721


Hallmark Electronics 8000 W. Glenn Houston, TX 77063 TEL 713 781 6100 TWX 910 881 2711

Hallmark Electronics 237 South Curtis West Allis, WI 53214 TEL 414 476 1270 TWX 910 262 3186 PURCHASE SPECIFICATIONS

PROGRAMMABLE COMMUNICATIONS

INTERFACE (USART)

REV.	ECO	DATE	REV.	ECO	DATE	ORIGINATED BY	GENERAL TERMINAL CORPORATION				
						GAD" 6/10/77	SECOND AVENUE, BURLINGTON, MASS.				
						CHECKED /	PURCHASE SPECIFICATIONS PROGRAMMABLE				
						KB 6/10/11	COMMUNICATIONS INTERFACE (USART)				
L			<u> </u>			APPROVED					
						Gp 6110177	SPEC 03203 SHT. 1 OF.15 REV				



REV.	ECO	DATE	REV.	ECO	DATE	ORIGINATED BY GENERAL TERMINAL CORPORATION					
						`	SECOND AVENUE, BURLINGTON, MASS.				
						CHECKED	PURCHASE SPECIFICATIONS PROGRAMMABLE COMMUNICATIONS INTERFACE (USART)				
						APPROVED	1050				
							SPEC 03203 SHT. 2 0F.15 REV				

INTERFACE SIGNAL DESCRIPTION

Data Bus

The Am9551 uses an 8 bit bi-directional data bus to exchange information with an associated processor. Internally, data is routed between the data bus buffers and the transmitter section or receiver section as selected by the Read (\overline{RD}) or Write (\overline{WR}) control inputs.

Chip Select (CS)

The active low Chip Select input allows the Am9551 to be individually selected from other devices within its address range. When Chip Select is high, reading or writing is inhibited, and the data bus output is in it's high impedance state.

Reset

The Am9551 will assume an idle state when a high level is applied to the Reset input. When the Reset is returned Low, the Am9551 will remain in the idle state until it receives a new mode control instruction.

Read (RD)

The active low Read input enables data to be transferred from the Am9551 to the processor.

Write (WR)

The active low Write input enables data to be transferred from the processor to the Am9551.

Control/Data (C/D)

During a Read operation, if this input is at a high level the status byte will be read, and if it is at a low level the receive data will be read by the processor. When a Write operation is being performed, this input will indicate to the Am9551 that the bus information being written is a command if C/\overline{D} is high and data if C/\overline{D} is low.

C/D	RD	WR	CS	
0	0	1	0	Am9551 DATA → DATA BUS
0	1	0	0	DATA BUS → Am9551 DATA
1	0	1	0	Am9551 STATUS → DATA BUS
1	1	0	0	DATA BUS → Am9551 COMMAND
×	X	×	1	DATA BUS → 3-STATE

Clock (CLK)

This input is used for internal timing within the Am9551. It does not control the transmit or receive rate. However, it should be at least 30 times the receive or transmit rate in the synchronous mode and 4.5 times the receive or transmit rate in the asynchronous mode. The CLK frequency is also restricted by both an upper and a lower bound. This input is often connected to a clock from the associated processor.

Receiver Data (RxD)

Serial data is received from the communication line on this input.

Receiver Clock (RxC)

The serial data on input RxD is clocked into the Am9551 by the \overline{RxC} clock signal. In the synchronous mode, \overline{RxC} is determined by the baud rate and supplied by the modem. In the asynchronous mode, \overline{RxC} is 1, 16, or 64 times the baud rate as selected in the mode control instruction. Data is sampled by the Am9551 on the rising edge of \overline{RxC} .

Receiver Ready (RxRDY)

The RxRDY output signal indicates to the processor that data has been shifted into the receiver buffer from the receiver section and may be read. The signal is active high and will be re-

REV.	ECO	DATE	REV.	ECO	DATE	ORIGINATED BY	GENERAL TERMINAL CORPORATION SECOND AVENUE, BURLINGTON, MASS.						
	•					CHECKED	1	PURCHASE SPECIFICATIONS PROGRAMMABLE COMMUNICATIONS INTERFACE (USART)					
						APPROVED	SPEC	03203	SHT. 3 OF. 15	REV			

set when the buffer is read by the processor. RxRDY can be activated only if the receiver enable (RxE) has been set in the command register, even though the receiver may be running. If the processor does not read the receiver buffer before the next character is shifted from the receiver section then an overrun error will be indicated in the status buffer.

Sync Detect (SYNDET)

This signal is used only in the synchronous mode. It can be either an output or input depending on whether the program is set for internal or external synchronization. As an output, a high level indicates when the sync character has been detected in the received data stream after the Internal Synchronization mode has been programmed. If the Am9551 is programmed to utilize two sync characters, then SYNDET will go to a high level when the last bit of the second sync character is received. SYNDET is reset when the status buffer is read or when a Reset signal is activated. SYNDET will perform as an input when the External Synchronization mode is programmed. External logic can supply a positive going signal to indicate to the Am9551 that synchronization has been attained. This will cause it to initialize the assembly of characters on the next falling edge of RxC. To successfully achieve synchronization the SYNDET signal should be maintained in a high condition for at least one full period of RxC.

Transmit Data (TxD)

Serial data is transmitted to the communication line on this output.

Transmitter Clock (TxC)

The serial data on TxD is clocked out with the $\overline{\text{TxC}}$ signal. The relationship between clock rate and baud rate is similar to that for $\overline{\text{RxC}}$. Data is shifted out of the Am9551 on the falling edge of $\overline{\text{TxC}}$.

Transmitter Ready (TxRDY)

The TxRDY output signal goes high when data in the Transmit Data Buffer has been shifted into the transmitter section allowing the Transmit Data Buffer to accept the next byte from the processor. TxRDY will be reset when information is written into the Transmit Data Buffer. Loading command register also resets TxRDY. TxRDY will be available on this output pin only when the Am9551 is enable to transmit (CTS = 0, TxEN = 1). However, the TxRDY bit in the status Buffer will always be set when the Transmit Data Buffer is empty regardless of the state of TxEN and CTS.

Transmitter Empty (TxE)

The TxE output signal goes high when the Transmitter section has transmitted its data and is empty. The signal will remain high until a new data byte is shifted from the Transmit Data Buffer to the Transmitter section. In the synchronous mode if the processor does not load a new byte into the buffer in time, TxE will, independent of the status of the TxEN bit in the command register, momentarily go to a high level as SYNC characters are loaded into the Transmitter Section.

Data Terminal Ready (DTR)

This signal is a general purpose output which reflects the state of bit 1 in the Command instruction. It is commonly connected to an associated modem to indicate that the Am9551 is ready.

Data Set Ready (DSR)

This is a general purpose input signal and forms part of the status byte that may be read by the processor. \overline{DSR} is generally used as a response to \overline{DTR} , by the Modem, to indicate that it is ready. The signal acts only as a flag and does not control any internal logic.

REV.	ECO	DATE	REV.	ECO	DATE	ORIGINATED BY	GENERAL TERMINAL CORPORATION					
							SECOND AVENUE, BURLINGTON, MASS.					
						CHECKED	PURCHASE SPECIFICATIONS PROGRAMMABLE					
							COMMUNICATIONS INTERFACE (USART)					
				<u> </u>		APPROVED	A/ RE					
	L		-				SPEC 03203 SHT. 4 0F 15					

INTERFACE SIGNAL DESCRIPTION (Cont.).

Request to Send (RTS)

This is a general purpose output, similar to \overline{DTR} , and reflects the state of bit 5 in Command Instruction. It is normally used to initiate a data transmission by requesting the modem to prepare to send.

Clear to Send (CTS)

This is a general purpose input signal used to enable the 8251/9551 to transmit data if the TxEN bit in the Command byte is a one. $\overline{\text{CTS}}$ is generally used as a response to $\overline{\text{RTS}}$ by a modem to indicate that transmission may begin. Designers not using $\overline{\text{CTS}}$ in their systems should remember to tie it low so that 8251/9551 data transmission will not be disabled.

	,					APPROVED	COMMUNICATION INTERFACE (USART) A SPEC 03203 SHT. 5 OF.15					
						CHECKED	PURCHASE SPECIFICATIONS PROGRAMMABLE					
REV.	ECO	DATE	REV.	ECO	DATE	ORIGINATED BY			IAL CORPORATIO BURLINGTON, MASS			

OPERATION AND PROGRAMMING

The microcomputer program controlling the Am9551 performs these tasks:

- Outputs control codes
- Inputs status
- Outputs data to be transmitted
- Inputs data which have been received

Control codes determine the mode in which the Am9551 will operate and are used to set or reset control signals output by the Am9551.

The Status register contents will be read by the program monitoring this device's operation in order to determine error conditions, when and how to read data, write data or output control codes. Program logic may be based on reading status bit levels, or control signals may be used to request interrupts.

INITIALIZING THE Am9551

The Am9551 may be initialized following a system reset or prior to starting a new serial I/O sequence. The USART must be reset following power up and subsequently may be reset at any time following completion of one activity and preceeding a new set of operations. Following a reset, the Am9551 enters an idle state in which it can neither transmit nor receive data.

The Am9551 is initialized with two, three or four control words from the processor. Figure 1 shows the sequence of control words needed to initialize the Am9551, for synchronous or for asynchronous operation. Note that in asynchronous operation a mode control is output to the device followed by a command. For synchronous operation, the mode control is followed by one or two SYNC characters, and then a command.




Figure 1. Control Word Sequence for Initialization.

Only a single address is set aside for mode control bytes, command bytes and SYNC character bytes. For this to be possible, logic internal to the chip directs control information to its proper destination based on the sequence in which it is received. Following a reset, the first control code output is interpreted as a mode control. If the mode control specifies synchronous operation, then the next one or two bytes (as determined by the mode byte) output as control codes will be interpreted as SYNC characters. For either asynchronous or synchronous operation, the next byte output as a control code is interpreted as a command. All subsequent bytes output as control

codes are interpreted as commands. There are two ways in which control logic may return to anticipating a mode control input; following an external Reset signal or following an internal Reset command.

MODE CONTROL CODES

The Am9551 interprets mode control codes as illustrated in Figures 2 and 3.

Control code bits 0 and 1 determine whether synchronous or asynchronous operation is specified. A non-zero value in bits 0 and 1 specifies asynchronous operation and defines the relationship between data transfer baud rate and receiver or transmitter clock rate. Asynchronous serial data may be received or transmitted on every clock pulse, on every 16th clock pulse, or on every 64th clock pulse. A zero in both bits 0 and 1 defines the mode of operation as synchronous.

For synchronous and asynchronous modes, control bits 2 and 3 determine the number of data bits which will be present in each data character.

For synchronous and asynchronous modes, bits 4 and 5 determine whether there will be a parity bit in each character, and if so, whether odd or even parity will be adopted. Thus in synchronous mode a character will consist of five, six, seven or




Figure 2. Synchronous Mode Control Code.




Figure 3. Asynchronous Mode Control Code.

REV.	ECO	DATE	REV.	ECO	DATE	ORIGINATED BY	GENERAL TERMINAL CORPORATION					
						/ 	SECOND AVENUE, BURLINGTON, MASS.					
						CHECKED	PURCHASE SPECIFICATION PROGRAMMABLE					
	1.0						COMMUNICATION INTERFACE (USART)					
<u> </u>						APPROVED	A/ REV					
							SPEC 03203 SHT. 60F15					

OPERATION AND PROGRAMMING (Cont.)

eight data bits, plus an optional parity bit. In asynchronous mode, the data unit will consist of five, six, seven or eight data bits, an optional parity bit, a preceeding start bit, plus 1, 1½, or 2 trailing stop bits. Interpretation of subsequent bits differs for synchronous or asynchronous modes.

Control code bits 6 and 7 in asynchronous mode determine how many stop bits will trail each data unit. 1½ stop bits can only be specified with a 16x or 64x baud rate factor. In these two cases, the half stop bit will be equivalent to 8 or 32 clock pulses, respectively.

In synchronous mode, control bits 6 and 7 determine how character synchronization will be achieved. When SYNDET is an output, internal synchronization is specified; one or two SYNC characters, as specified by control bit 7, must be detected at the head of a data stream in order to establish synchronization.

COMMAND WORDS

Command words are used to initiate specific functions within the Am9551 such as, "reset all error flags" or "start searching for sync". Consequently, Command Words may be issued by the microprocessor to the Am9551 at any time during the execution of a program in which specific functions are to be initiated within the communication circuit.

Figure 4 shows the format for the Command Word.




Figure 4. Am9551 Control Command.

Bit 0 of the Command Word is the Transmit Enable bit (TxEN). Data transmission from the Am9551 cannot take place unless TxEN is set in the command register. Figure 5 defines the way in which TxEN, TxE and TxRDY combine to control transmitter operations.

Bit 1 is the Data Terminal Ready (DTR) bit. When the DTR command bit is set, the $\overline{\rm DTR}$ output connection is active (low). DTR is used to advise a modem that the data terminal is prepared to accept or transmit data.

Bit 2 is the Receiver Enable Command bit (RxE). RxE is used to enable the RxRDY output signal. RxE prevents the RxRDY signal from being generated to notify the processor that a complete character is framed in the Receive Character Buffer. It does not inhibit the assembly of data characters at the input, however. Consequently, if communication circuits are active,

REV.	ECO	DATE	REV.	ECO	DATE	ORIGINATED BY	1 -		AL CORPORATION BURLINGTON, MASS.		
						CHECKED	PURCH	ASE SPECIFICA	ATIONS PROGRAMMABLE		
						APPROVED	SPEC 03203 SHT. 7 OF. 15				

characters will be assembled by the receiver and transferred to the Receiver Character Buffer. If RxE is disabled, the overrun error (OE) will probably be set; to insure proper operation, the overrun error is usually reset with the same command that enables RxE.

Γ -			
TxEN	TxE	TxRDY	
1	1	1	Transmit Output Regsiter and
			Transmit Character Buffer emp-
1			ty. TxD continues to mark if
1			Am9551 is in the asynchronous
1			mode. TxD will send Sync
١.			pattern if Am9551 is in the
1			Synchronous Mode. Data can be entered into Buffer.
1	0	1	T
			shifting a character. Transmit
			Character Buffer is available to
l			receive a new byte from the
_			processor.
1	1	0	Transmit Register has finished
			sending. A new character is
			waiting for transmission. This is
1	0	_	a transient condition.
'	U	0	Transmit Register is currently
			sending and an additional charac-
			ter is stored in the Transmit Character Buffer for transmis-
			sion.
0	0/1	0/1	Transmitter is disabled.

Figure 5. Operation of the Transmitter Section as a Function of TxE, TxRDY and TxEN.

Bit 3 is the Send Break Command bit (SBRK). When SBRK is set, the transmitter output (TxD) is interrupted and a continuous binary "0" level, (spacing) is applied to the TxD output signal. The break will continue until a subsequent Command Word is sent to the Am9551 to remove SBRK.

Bit 4 is the Error Reset bit (ER). When a Command Word is transmitted with the ER bit set, all three error flags in the Status Register are reset. Error Reset occurs when the Command Word is loaded into the Am9551. No latch is provided in the Command Register to save the ER command bit.

Bit 5, the Request To Send Command bit (RTS), sets a latch to reflect the RTS signal level. The output of this latch is created independently of other signals in the Am9551. As a result, data transfers may be made by the microprocessor to the Transmit Register, and data may be actively transmitted to the communication line through TxD regardless of the status of RTS.

Bit 6, the Internal Reset (IR), causes the Am9551 to return to the Idle mode. All functions within the Am9551 cease and no new operation can be resumed until the circuit is reinitialized. If the operating mode is to be altered during the execution of a microprocessor program, the Am9551 must first be reset. Either the external reset connection can be activated, or the Internal Reset Command can be sent to the Am9551. Internal Reset is a momentary function performed only when the command is issued.

Bit 7 is the Enter Hunt command bit (EH). The Enter Hunt mode command is only effective for the Am9551 when it is operating in the Synchronous mode. EH causes the receiver to stop assembling characters at the RxD input and start searching for the prescribed sync pattern. Once the "Enter Hunt" mode has been initiated, the search for the sync pattern will

REV.	ECO	DATE	REV.	ECO	DATE	ORIGINATED BY	GENERAL TERMINAL CORPORATION SECOND AVENUE, BURLINGTON, MASS.
	,					CHECKED	PURCHASE SPECIFICATIONS PROGRAMMABLE COMMUNICATION INTERFACE (USART)
						APPROVED	SPEC 03203 SHT. 8 OF. 15 REV.

OPERATION AND PROGRAMMING (Cont.)

continue indefinitely until EH is reset when a subsequent Command Word is sent, when the IR command is sent to the Am9551, or when SYNC characters are recognized.

STATUS REGISTER

The Status Register maintains information about the current operational status of the Am9551. Figure 6 shows the format of the Status Register.




Figure 6. The Am9551 Status Register.

TxRDY signals the processor that the Transmit Character Buffer is empty and that the Am9551 can accept a new character for transmission.

RxRDY signals the processor that a completed character is holding in the Receive Character Buffer Register for transfer to the processor.

TxE signals the processor that the Transmit Register is empty.

PE is the Parity Error signal indicating to the CPU that the character stored in the Receive Character Buffer was received with an incorrect number of binary "1" bits.

OE is the receiver Overrun Error. OE is set whenever a byte stored in the Receiver Character Register is overwritten with a new byte before being transferred to the processor.

FE is the character framing error which indicates that the asynchronous mode byte stored in the Receiver Character Buffer was received with incorrect character bit format, as specified by the current mode.

SYNDET is the synchronous mode status bit associated with internal sync detection.

DSR is the status bit set by the external Data Set Ready signal to indicate that the communication Data Set is operational. All status bits are set by the functions described for them. SYNDET is reset whenever the processor reads the Status Register. OE, FE, PE are reset only by command.

MAXIMUM RATINGS Above which the useful life may be impaired

Storage Temperature	-65° C to $+150^{\circ}$ C
Ambient Temperature Under Bias	–55°C to +125°C
V _{CC} with Respect to V _{SS}	-0.5V to +7.0V
All Signal Voltages with Respect to V _{SS}	-0.5V to +7.0V
Power Dissipation	1.0W

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

REV.	ECO	DATE	REV.	ECO	DATE	ORIGINATED BY			IAL CORPORATION BURLINGTON, MASS.		
						CHECKED	PURCHAS		ON PROGRAMMABLE		
						APPROVED	ASPEC 03203 SHT.9 OF.15				

ELECTRICAL CHARACTERISTICS Over Operating Range (Note 1)

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
v _{OH}	Output HIGH Voltage	I _{OH} =200μA I _{OH} = -100μA	2.4			Volts
. v _{OL}	Output LOW Voltage	I _{OL} = 3.2mA I _{OL} = 1.6mA			0.4	Volts
VIH	Input HIGH Voltage	en Film y	2.0		V _C C	Volts
VIL	Input LOW Voltage		0.5		0.8	Volts
ILI	Input Load Current	VSS VIN VCC			10	μА
I _{DL}	Data Bus Leakage	$V_{OUT} = 0.45$ $V_{OUT} = V_{CC}$			50	μА
lcc .	V _{CC} Supply Current	T _A +25 C T _A - 0 C T _A - 55 C		45	80	mA
c _O	Output Capacitance		1		15	рF
C1	Input Capacitance				10	рF
C _{I/O}	I/O Capacitance	fc - 1.0MHz, Inputs 0V			20	pF

REV.	ECO	DATE	REV.	ECO	DATE	ORIGINATED BY	GENERAL TERMINAL CORPORATION			
						SECOND AVENUE, BURLINGTON, MASS.				
						CHECKED	PURCHASE SPECIFICATION PROGRAMMABLE			
		S .					COMMUNICATION INTERFACE (USART)			
			 	 ; -		APPROVED	A/ REV			
<u> </u>		- 1			,		SPEC 03203 SHT.10 OF15			


Parameters	Descriptio	n	C8 Min.	3251 Max.	Am95! Am95! Min.		Am95 Min.	51-4DC Max.	Unit
tAR	CS, C/D Stable to READ Low	Set-up Time	50		50		50		ns
t _{AW}	CS, C/D Stable to WRITE Lov	v Set-up Time	20		20		20		ns
tCR	DSR, CTS to READ Low Set-	up Time		16		16	İ "	16	tCY
tCY	Clock Period		.420	1.35	.380	1,35	.380	1.35	μs
tDF	READ High to Data Bus Off D	Pelay	25	200	25	200	25	200	ns
t _{DTx}	TxC Low to TxD Delay		1	1.0		1.0	1	1.0	μs
t _{DW}	Data to WRITE High Set-up T	ime	200		150		100		ns
tES	External SYNDET to RxC Lov			16		16		16	tCY
tHRx	Sampling Pulse to Rx Data Ho	ld Time	2.0		2.0		2.0		μs
tis	Data Bit (Center) to Internal S	YNDET Delay	1	25		25		25	tCY
tợ₩	Clock Pulse Width	•	220	0.7tCY	175	0.7tCY	175	0.7tCY	ns
tR, tF	Clock Rise & Fall Time		0	50	0	50	- 0	50	ns
tRA	READ High to CS, C/D Hold 1	Fime .	5.0		5.0		5.0		ns
^t RD	READ Low to Data Bus On De	elay		350		250		180	ns
		1x Baud Rate	15		15		15		
tRPD	Receiver Clock High Time	16x & 64x Baud Rate	3.0		3.0		3.0		tCY
		1x Baud Rate	12		12		12		
^t RPW	Receiver Clock Low Time	16x & 64x Baud Rate	1.0		1.0		1.0		tCY
t _{RR}	READ Pulse Width		430		380		250		ns
t _{RV}	Time Between WRITE Pulses [(Note 3)	During Initialization	6.0		6.0		6.0		tCY
tRx	Data Bit (Center) to RxRDY E	Delay		20		20	1	20	tCY
†SRx	Rx Data to Sampling Pulse Set	-up Time	2.0		2.0		2.0		μs
		1x Baud Rate	15		15		15		
t _{TPD}	Transmitter Clock High Time	16x & 64x Baud Rate	3.0		3.0		3.0		tC
		1x Baud Rate	12		12		12		
tTPW	Transmitter Clock Low Time	16x & 64x Baud Rate	10		1.0		1.0		tCY
tTx	Data Bit (Center) to TxRDY D	elay		16	· · · · · · · · · · · · · · · · · · ·	16		16	tCY
tTxE	Data Bit (Center) to Tx EMPT	Y Delay		16		16		16	tCY
tWA	WRITE High to CS, C/D Hold	Time	20		20		20		ns
twc	WRITE High to TxE, DTR, RT	S Delay		16		16		16	tCY
tWD	WRITE High to Data Hold Tim	ne	65		65		65		ns
tww	WRITE Pulse Width		400		380		250		ns
4	Danisas Clast 5	1x Baud Rate	DC	56	DC	56	DC.	56	
f _{Rx}	Receiver Clock Frequency	16x & 64x Baud Rate	DC	520	DC	520	DC	520	kHz
		1x Baud Rate	DC	56	DC	56	DC	56	
f _{Tx}	Transmitter Clock Frequency	16x & 64x Baud Rate	DC .	520	DC	520	DC	520	kHz

- Typical values are for T_A = 25°C, nominal supply voltage and nominal processing parameters.
 Test conditions include: transition times ≤ 20nS, output loading of 1TTL gate plus 100pF, input and output timing reference levels of 0.8V and 2.0V.
- 3. This time period between write pulses is specified for initialization purposes only; when MODE, SYNC 1, SYNC 2, COMMAND and first DATA BYTE are written into the Am9551. Subsequent writing of both COMMAND and DATA are only allowed when $T \times RDY = 1$.
- 4. Reset Pulse Width = 6tCY min.
- 5. Switching Characteristic parameters are listed in alphabetical order.


REV.	ECO	DATE	REV.	ECO	DATE	ORIGINATED BY	GENE	RALTERMINA	AL CORPORATION	ON	
							BURLINGTON, MASS.				
-						CHECKED	PURCHASE SPECIFICATION PROGRAMMABLE COMMUNICATION INTERFACE (USART)				
-	 					APPROVED	A/ REV				
!	İ		1	ì			SPEC	03203	SHT.11 OF.15	i	

SWITCHING WAVEFORMS






WRITE OPERATION




TRANSMITTER CLOCK AND DATA






REV.	ECO	DATE	REV.	ECO	DATE	ORIGINATED BY	GENERAL TERMINAL CORPORATION						
							SEC	OND AVENUE,	BURLINGTON, MAS	S.			
					<u> </u>	CHECKED	PURCHASE SPECIFICATION PROGRAMMABLE COMMUNICATION INTERFACE (USART)						
					<u> </u>	APPROVED							
							SPEC	03203	SHT. 120F.15	REV			



REV.	ECO	DATE	REV.	ECO	DATE	ORIGINATED BY			L CORPORATIO			
						I	SEC	OND AVENUE, B	BURLINGTON, MAS	5.		
						CHECKED	PURCHASE SPECIFICATION PROGRAMMABLE COMMUNICATION INTERFACE (USART)					
				<u></u>	L	APPROVED				1==::		
							SPEC	03203	SHT. 13 0F. 15	REV		



REV.	ECO	DATE	REV.	ECO	DATE	ORIGINATED BY			IAL CORPORATION	
							SEC	OND AVENUE,	BURLINGTON, MASS.	
-			,			CHECKED	1	ASE SPECIFICA CATION INTER	TION PROGRAMMABLE FACE (USART)	
 				<u> </u>		APPROVED	A/		RE	EV
L						1	SPEC	03203	SHT. 140F. 15	

APPROVED VENDORS

VENDOR

VENDOR PART NO.

INFOTON PART NO.

03203

NEC

MPD8251C

Intel

P8251

REV.	ECO	DATE	REV.	ECO	DATE	ORIGINATED BY	GENERAL TERMINAL CORPORATION
			# · · · · ·			of Da 3/10/7/	SECOND AVENUE, BURLINGTON, MASS.
						CHECKED / / _	PURCHASE SPECIFICATION PROGRAMMABLE
						KB 6/16/71	COMMUNICATION INTERFACE (USART)
	 		}	 	 	APPROVED 177	AZ / REV
	l	1	1	l		1 % 61101/	SPEC 03203 SHT. 150E.15


This page intentionally left blank.

ZILOG Z80-CPU **Programming Reference Card**

MAIN REC	SET	ALTERNATE	<u>.</u>	
ACCUMULATOR A	FLAGS F	ACCUMULATOR A'	FLAGS F'	
В	С	В′	C'	
D	E	D'	E'	GENERAL PURPOSE
н	L	H′	L'	REGISTERS

INTERRUPT VECTOR I	MEMORY REFRESH R						
INDEX REGISTE	INDEX REGISTER IX						
INDEX REGISTE	RIY	PURPOSE REGISTERS					
STACK POINTER							
PROGRAM COUN							

Z80-CPU REGISTER CONFIGURATION



CPU PIN-OUTS

Z80 Peripheral Family

Z80-P10 Z80-DMA Z80-CTC **780-SID**

		_	_		_	_	_	
	INSTRUCTION	С	z	[₽] ⁄∨	s	N	н	COMMENTS
1	ADD A, s; ADC A, s	ţ	t	V	1	0	1	8-bit add or add with carry
	SUB s; SBC A, s, CP s, NEG	t		v	1	1	1	8-bit subtract, subtract with
1								carry, compare and
1		ł						negate accumulator
1	AND s	0	i	Ρ.	1	0	1	Logical operations
1	OR s; XOR s	0	1	Р	t	0	0	And sets different flags
-	INC s	•	1	V	1	0	Ţ	8-bit increment
	DEC m	•	1	V	1	1	1	8-bit decrement
	ADD DD, ss	ţ	•	•	•	0	х	16-bit add
	ADC HL, ss	1	t	V	1	0	х	16-bit add with carry
	SBC HL, ss	ţ	1	V	1	1	х	16-bit subtract with carry
	RLA; RLCA, RRA, RRCA	1	•	•	•	0	0	Rotate accumulator
	RL m; RLC m; RR m; RRC m	Į.	1	Р	1	0	0	Rotate and shift location s
	SLA m; SRA m; SRL m	1	1	1	ĺ	1		
	RLD, RRD	•	1	Р	1	0	0	Rotate digit left and right
	DAA	1	t	P	1	•	1	Decimal adjust accumulator
	CPL	•	•	•	•	1	1	Complement accumulator
	SCF	1	•	•	•	0	0	Set carry
	CCF	1	•	•	•	0	х	Complement carry
-	IN r, (C)	•	1	P	1	0	0	Input register indirect
	INI; IND; OUTI; OUTD	•	1	×	×	1	х	(Block input and output
	INIR; INDR; OTIR; OTDR	•	1	×	x	1	Х	$\int Z = 0 \text{ if } B \neq 0 \text{ otherwise } Z = 1$
	LDI, LDD	•	X	1	X	0	0	Block transfer instructions
	LDIR, LDDR	•	X	0	х	0	0	$\int P/V = 1$ if BC $\neq 0$, otherwise
- 1		1	1	l		1		P/V = 0
	CPI, CPIR, CPD, CPDR	•	1	1	х	1	х	Block search instructions
		1		1				Z = 1 if A = (HL), otherwise Z = 0
		1	1	1				P/V = 1 if BC ≠ 0.
		ł	l	1	1			otherwise P/V = 0
	LD A, I; LD A, R		1	IFF	1:	0	0	The content of the interrupt
		1	ı			l	ı	enable flip-flop (IFF) is
-				1	1	ĺ	1	copied into the P/V flag
1	BIT b, s	•	1	×	×	0	1	The complement of bit b of location is copied into the
		١.	١.	١	١.	١.	١.	Z flag
	NEG	1	1	٧	1	1	1	Negate accumulator

The following notation is used in this table

SYMBOL

OPERATION

- Carry/link flag. C=1 if the operation produced a carry from the MSB of the operand or result. Zero flag. Z=1 if the result of the operation is zero.
- Sign flag. S=1 if the MSB of the result is one.
- Parity or overflow flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If P/V holds parity, P/V=1 if the result of the operation is even, P/V=0 if result is odd. If P/V holds overflow P/V=1 if the result of the operation produced an overflow.
- Half-carry flag. H=1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator.
- Add/Subtract flag. N=1 if the previous operation was a subtract
- H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format.
- The flag is affected according to the result of the operation
- The flag is unchanged by the operation.
 - The flag is reset by the operation.
- The flag is set by the operation.
- The flag is a "don't care."
- P/V flag affected according to the overflow result of the operation.
- P/V flag affected according to the parity result of the operation.
- Any one of the CPU registers A, B, C, D, E, H, L.
- Any 8-bit location for all the addressing modes allowed for the particular instruction.
 - Any 16-bit location for all the addressing modes allowed for that instruction.
- Any one of the two index registers IX or IY. Refresh counter.
- - 8-bit value in range < 0, 255>
- 16-bit value in range < 0, 65535>.
- Any 8-bit location for all the addressing modes allowed for the particular instruction.

SUMMARY OF FLAG OPERATION

	0.4405:::-	FLAGS							NO.	
MNEMONIC	SYMBOLIC OPERATION	С		P/V	S	N	н	OP-CODE 76 543 210	OF T CYCLES	COMMENTS
LD r, r' LD r, n	r ← r' r ← n	:	•	•	:	:	•	01 r r 00 r 110	4 7	r, r Reg. 000 B
LD r, (HL) LD r, (IX+d)	r - (HL) r - (iX+d)	•	•	:	•	:	•	- n - 01 r 110 11 011 101 01 r 110	7 19	001 C 010 D 011 E 100 H
LD r, (IY+d)	r (IY+d)	•	•	•	•	•	•	- d - 11 111 101 01 r 110	19	101 L 111 A
LD (HL), r LD (IX+d), r	(HL) r (IX+d) r	:	•	•	•	:	•	01 110 r 11 011 101 01 110 r	7 19	
LD (IY+d), r	(IY+d) r	•	•	•	•	•	•	- d - 11 111 101 01 110 r d	19	
LD (HL), n	(HL) n	•	•	•	•	•	•	00 110 110	10	
LD (IX+d), n	(IX+d) n	•	•	•	•	•	•	n 11 011 101 00 110 110 d -	19	
LD (IY+d), n	(lY+d) •- n	•	•	•	•	•	•	n 11 111 101 00 110 110 d	19	
LD A, (BC)	A - (BC) A - (DE)	•	:	•	•	:	•	00 001 010 00 011 010	7	
LD A, (DE) LD A, (nn)	A (nn)		•	•	•	:	•	00 111 010 - n -	13	
LD (BC), A LD (DE), A	(BC) A (DE) A	:	•	•	:	:	:	00 000 010 00 010 010	7	
LD (nn), A	(nn) - A	•	•	•	•	•	•	00 110 010 - n -	13	
LD A, I	A I		:	IFF	:	0	0	- n -	9	
LD A, R	A R			IFF	:	0	0	01 010 111	9	
					•			01 011 111	9	
LD1, A	I A	•		•				11 101 101 01 000 111		
LD R, A	R - A	•	•	•	•	•	•	11 101 101 01 001 111	9	
LD dd, nn	dd - nn	•	•	•	•	•	•	00 dd0 001 n	10	dd Pair 00 BC
LD IX, nn	IX ← nn	•	•	•	•	•	•	n - 11 011 101 00 100 001	14	01 DE 10 HL 11 SP
LD IY, nn	IY- nn	•	•	•	•	•	•	n - 11 111 101 00 100 001 - n -	14	
LD HL, (nn)	H - (nn+1) L (nn)	•	•	•	•	•	•	00 101 010	16	
LD dd, (nn)	dd _H (nn+1) dd _L (nn)	•	•	•	•	•	•	11 101 101 01 dd1 011	20	
LD IX, (nn)	1X _H (nn+1) 1X _L (nn)	•	•	•	•	•	•	- n - 11 011101 00 101 010 - n -	20	
LD IY, (nn)	IY _H ~ (nn+1) IY _L ~ (nn)	•	•	•	•	•	•	- n - 11 111 101 00 101 010 - n -	20	
LD (nn), HL	(nn+1) ← H (nn) ← L	•	•	•	•	•	٠	- n - 00 100 010 - n -	16	

	SYMBOLIC	FLAGS						OP-CODE	NO. OF T	COMMENTS
MNEMONIC	OPERATION	С	z	P/V	s	N	н	76 543 210	CYCLES	COMMENTS
LD (nn), dd	(nn+1) ← dd _H	•	•	•	•	•	•	11 101 101	20	
	(nn) ← ddL							01 dd0 011		
								← n →		
LD (nn), IX	(nn+1) ← IX _H						•	11 011 101	20	
	(nn) ← IXL	H						00 100 010		
								← n →	1	
LD (nn), fY	(nn+1) ← IY _H							← n →	20	
LD (Nn), 11	(nn) ← IYL		ľ			Ĭ		00 100 010		
			1					+ n →		
			:					+ n →		
LD SP, HL LD SP, IX	SP ← HL SP ← IX	:	:	:	:	•	•	11 111 001 11 011 101	10	
LD SP, IX	35-17	•	•	•	Ĭ		•	11 111 001		
LD SP, IY	SP + IY	•	•	•	•	•	•	11 111 101	10	
								11 111 001	11	qq Pair
PUSH qq	(SP-2) ← qq _L (SP-1) ← qq _H	٠	•	•	•	•	•	11 qq0 101	1 ''	01 DE
PUSHIX	(SP-2) ← IXL	•	•		•	•	•	11 011 101	15	10 HL
1	(SP-1) ← IX ⊔							11 100 101		11 AF
PUSH IY	(SP-2) ← IYL (SP-1) ← IYH	•	•	•	•	•	•	11 111 101 11 100 101	15	
POP qq	0011 + (SP+1)							11 qq0 001	10	
	qqı ← (SP)						1		1	
POP IX	IX _H ← (SP+1)	•	•	•	•	•	•	11 011 101 11 100 001	14	
POPIY	IX _L ~ (SP) IY _H ~ (SP+1)			١.				11 100 001	14	
10111	IYL ← (SP)	1		1	1			11 100 001	1	
EX DE, HL	DE ↔ HL	•	•	•	١.	•	•	11 101 011	4	
EX AF, AF	AF ↔ AF BC BC	:	:	:	:	:	:	00 001 000	4	Register bank and
EXX	DE ↔ DE'	•	ľ	١٠	ľ	-	ľ	11. 01. 00.	'	auxiliary register
1	HL HL'			1	l			1	l	bank exchange
EX (SP), HL	H (SP+1) L (SP)	•	•		١.	•	•	11 100 011	19	1
EX (SP), IX	IX _H (SP+1)				١.		١.	11 011 101	23	
l	IX _L ↔ (SP)		1	1			1	11 100 011		
EX (SP), IY	Y _H (SP+1)	١.	•			١.		11 111 101 11 100 011	23	
	IYL ++ (SP)		1	Ιo	1	l	ŀ	'' ''		1
LDI	(DE) ← (HL)		•	1	•	0	0	11 101 101	16	Load (HL) into
	DE DE+1	l	1	1	l	1	1	10 100 000	Ì	(DE), increment the
1	HL ← HL+1 BC ← BC-1	1	1	ł	1	ł	1		1	the byte counter (BC)
LDIR	(DE) ← (HL)			0	١.	0	0	11 101 101	21	If BC ≠ 0
1	DE ← DE+1	1		1	l	1	1	10 110 000	16	If BC = 0
l	HL ← HL+1 BC ← BC-1	1		ł	1	ł			1	1
	Repeat until	1		1	l	1	1			
	BC = 0	1		_	1		l	1	1	
1	(05) (05)			10	١.	١.		11 101 101	16	1
LDD	(DE) ← (HL) DE ← DE-1	٦	٦	1,	١	۱ٌ	۱	10 101 000		1
1	HL ← HL-1	1			1			1	1	Ì
	BC ← BC-1	1		١.	١.			11 101 101	21	If BC ≠ 0
LDDR	(DE) ← (HL) DE ← DE-1	•	•	0	•	ľ°	ľ	10 111 000		If BC = 0
	HL ← HL-1	Ì	Ì	1	1		1			
l	BC ← BC-1	1	1		1	1			ł	
1	Repeat until	1			1		1		1	1
l	BC = 0	1	2	10	,	1		1	1	1
CPI	A - (HL)		1	1	1:	1	1	11 101 101		
i .	HL ← HL+1	1	1	1	1	1	1	10 100 001	1	1
ı	BC ← BC-1	1	2	O	l	1	1	1	1	1
CPIR	A - (HL)		4	14	1:	1	1	11 101 101		If BC ≠ 0 and A ≠ (HL)
1	HL + HL+1	1	1	1	1	1	1	10 110 001		If BC = 0 or A = (HL)
1	BC ← BC-1	I	1	1	1	1	1	1	1	1
1	Repeat until A = (HL) or	1	1	1	1	1	1	1		
1	BC ≈ 0	1	1		1	1	1	1	1	l
l	1	1	2				1	l		1
CPD	A - (HL) HL HL-1		1	1	‡	1	1	11 101 101 10 101 001		1
l	BC + BC-1	1		1	1	1	1	1.0 ,0, 00,	l	1

	SYMBOLIC	Γ	_	FL/	AGS	_		OP-CODE	NO.	
MNEMONIC	OPERATION	c	z	P/V	s	N	н	76 543 210	OF T CYCLES	COMMENTS
		Ť	2	0	Ť	۳	۳			
CPDR	A - (HL)	•	1	1	1	1	ı	11 101 101	21	If BC ≠ 0 and A ≠ (HL)
	HL ← HL-1				l	1		10 111 001	16	If BC = 0 or A = (HL)
1	BC ← BC-1									
	Repeat until A = (HL) or		l		l					
	BC = 0									
ADD A, r	A ← A + r	t	:	v	1	0	:	10 000 r	4	r Reg.
ADD A, n	A ← A + n	ŧ	1	٧	‡	0	‡	11 000 110	7	000 B
ADD A, (HL)	A ← A + (HL)	1	,	v	1	0	1	← n →	7	001 C 010 D
ADD A, (HE)			i	v	i	0	1	11 011 101	19	011 E
1 1								10 000 110		100 H 101 L
1		١.			١.			+ d →	19	101 L 111 A
ADD A, (IY+d)	A ← A+(IY+d)	1	1	٧	1	0	1	11 111 101	19	'
		1						+ d →		
ADC A,s	A - A + s + CY	4	1	v	1	0	1	001		s is any of r, n,
SUB s SBC A,s	A ← A - s A ← A - s - CY	1 1	1	V	1	1	1	010 [011]		(HL), (IX+d), (IY+d) as shown for
AND s	A - A - S - C T	0	1	P	1	1	1	100		ADD instruction
OR s	$A \leftarrow A \lor s$	0	1	Р	1	0	0	[110]		
XOR s	A-As	0	1	Р	1	0	0	[101]		The indicated bits
CP s INC r	A - s r ← r + 1	:	‡ ‡	V V	1	1 0	1	00 r 100	4	replace the 000 in the ADD set above.
INC (HL)	(HL) ← (HL)+1		i	v	i	0	i	00 110 100	11	THE ADD SET BOOTE.
INC (IX+d)	(IX+d)	•	i	v	1	0	1	11 011 101	23	
	(IX+d)+1							00 110 100		
INC (IY+d)	(IY+d) ←		1	v	1	0	1	d 11 111 101	23	
	(IY+d)+1	٦		ľ		ľ		00 110 100	23	
, . I								- d →		
DEC m	m ← m-l	•	1	, v	1	1	1	101		m is any of r, (HL),
1 1										m (IX+d), (IY+d) as shown for INC.
1 1										Same format and states as INC.
1										Replace 100 with
l										101 in OP code.
ADD HL, ss	HL ··· HL+ss	ı	•	•	•	0	x	00 ss1 001	11	ss Reg.
ADC HL, ss	HL-HL+ss+CY	1	1	v	1	0	х	11 101 101	15	01 DE
1								01 ss1 010		10 HL 11 SP
SBC HL, ss	HL-HL-ss-CY	1	1	٧	1	1	х	11 101 101	15	11 5
ADD IX, pp	IX ← IX + pp	,				0	×	01 ss0 010 11 011 101	15	pp Reg.
ADD 1A, pp	IA · IA · pp	١.	,		_	ŭ	^	00 pp1 001		00 BC
1										01 DE
1										10 IX 11 SP
ADD IY, rr	IY IY+rr	1	•	•	•	0	x	11 111 101	15	rr Reg.
								00 rr1 001		00 BC
										01 DE 10 IY
									_	11 SP
INC ss INC IX	ss ← ss + 1 IX ← IX + 1	:	:	•	:	:	:	00 ss0 011	6 10	
VC 1A	IA = IX + I	اً		•	•	•		00 100 011	.0	
INCIY	IY IY + 1	•	•	•	•	•	•	11 111 101	10	i
								00 100 011		
DEC ss DEC IX	ss ← ss -1 IX ← IX -1	:	:	:	:	:	•	00 ss1 011	6 10	
25017	10 - 10 - 1		ا آ	ا ً ا			ا ًا	00 101 011		
DEC IY	IY ← IY -1	•	•	•	•	•	•	11 111 101	10	
l		١.						00 101 011		
RLCA	CY 4 7 4 0 4	ţ	•	•	•	0	0	00 000 111	4	Rotate left circular accumulator
]	^									
RLA	CY-7-0-	1	•	•	•	0	0	00 010 111	4	Rotate left
										accumulator
RRCA	7 - 0 - CY	1				0	0	00 001 111	4	Rotate right circular
··nca	7 - 0 - CY	1	ا ً ا	•	•	ľ	"	00 001 111	-	accumulator
				H						
RRA -	7-0-CY	1	•	•	•	0	0	00 011 111	4	Rotate right
		1								accumulator
]	•									
	,									

	SYMBOLIC	FLAGS						OP-CODE	NO.	
MNEMONIC	OPERATION	С	z	P/V	s	N	н	76 543 210	OF T CYCLES	COMMENTS
RLC r	1	1	1	P	‡	0	0	11 001 011	8	Rotate left circular
RLC (HL)		:		P			0	00 000 r 11 001 011	15	register r r Reg.
			1		١. '			00 000 110		000 B 001 C
RLC (IX+d)	} [v] - [-] -]	‡	1	Р	:	٥	٥	11 011 101 11 001 011	23	010 D
	· r,(HL),(IX+d),(IY+d)							+ d →		011 E 100 H
RLC (IY+d)		‡	1	P	‡			00 000 110 11 111 101	23	101 L 111 A
	,							11 001 011		
								← d → 00 000 110		
RLm	LEM-14-0-	‡	1	P	‡	٥	0	010		Instruction format and states are as shown
	m ≅ r,(HL),(IX+d),(IY+d)	l	l		ŀ					for RLC,s. To form new OP-code replace
RRC m	m = r,(HL),(IX+d),(IY+d)	‡	1	P	‡	0	٥	001		000 of RLC,s with
		l			l					shown code
RR m	P-1-0-EM	‡	1	Р	‡	٥	0	011		
	m =+,(HL),(1X+d),(1Y+d)		١.		١.					
SLA m	EY-7-0-0 m=r,(ML),(IX+d),(IY+d)	ŧ	1	P	1	٥	0	100		
CDA	7 0-EY	,		P				10.1		
SRA m	m = r,(HL),(IX+d),(IY+d)	†	ľ		١,	١	ľ	101		
SRL m	0-7-0-CY			P			١,	[111]		
	m = r,(HL),(IX+d),(IY+d)	'	1	l	l		1			
RLD -	AT 43 O TABORIO	•	ŀ	P	1	٥	٥	11 101 101 01 101 111	18	Rotate digit left and right between the
			l	l						accumulator and location (HL). The
RRD	A7 43 0 7 43 0(HL)		١.	P	;		,	11 101 101	18	content of the upper half of the accumu-
								01 100 111		lator is unaffected.
			l							
DAA	Converts acc.	‡	1	P	ŧ	٠	‡	00 100 111	4	Decimal adjust accumulator.
	packed BCD				i					
	following add or subtract									
	with packed BCD operands	1								
CPL	A←Ā	•	•	•	•	י	1	00 101 111	4	Complement accumulator
NEG	A ← o-A			l۷	1	١,		11 101 101	8	(one's complement) Negate acc. (two's
ł			١.		1	ı		01 000 100	1	complement)
CCF	CY ← CY	1	١.		•	٥	×	00 111 111	4	Complement carry flag
SCF	CY+1	1	•	:	:	0		00 110 111	4	Set carry flag
NOP HALT	No operation CPU halted	:	:		:	:	:	00 000 000	4	
DI	IFF ← 0	•	ŀ	•	•	•	•	11 110 011	4	
EI IM O	IFF ← 1	:	1:	:	:	:	:	11 111 011	4 8	
IM U	Set interrupt mode 0	ľ	ľ	•	٦	ľ	ľ	01 000 110	·	
IM 1	Set interrupt mode 1	٠	ŀ	•	•	•	٠	11 101 101 01 010 110	8	
IM 2	Set interrupt	•			•	•	•	11 101 101	8	
BIT b, r	mode 2 Z ← r̄ _b		١.	l _x	×	١.	١,	01 011 110	8	r Reg.
					1	l		01 b r	1	000 B 001 C
BIT b, (HL)	Z ← (HL) _b	•	1	×	×	l°	1	11 001 011 01 b 110	12	010 D
BIT b, (IX+d)	z ← (IX+d) _b	•	1	×	×	0	1	11 011 101 11 001 011	20	011 E 100 H
l		1	1				l	11 001 011 ← d →		101 L 111 A
	Z ← (IY+d)b			×	×		١,	01 b 110	20	b Bit Tested
BIT b, (IY+d)	2 ~ (1 Y+0) b	ľ	١,	۱ [*]	١^	ľ	۱'	11 001 011	ευ .	000 0
l								← d → 01 b 110		001 1 010 2
l					1		1	UI B 110		011 3 100 4
	ŀ		l		l					101 5
l	-									110 6 111 7
	1	_	_		_					

	SYMBOLIC	FLAGS					OP-CODE	NO.		
MNEMONIC	OPERATION	С	z	P/V	s	N	н	76 543 210	OF T CYCLES	COMMENTS
SET b, r	r _b ← 1	•	٠	•	•	•	•	11 001 011	8	
SET b, (HL)	(HL) _b ← 1	•	•	•	•	•	•	11 001 011	15	
SET b, (IX+d)	(IX+d) _b ← 1					•	•	11 ь 110 11 011 101	23	
								11 001 011 ← d →		
SET b, (IY+d)	(IY+d) _b ← 1							11 ь 110 11 111 101	23	
								11 001 011 ← d →		
RES b, m	s _b ← 0							11 ь 110 10		To form new OP-code
	m ≡ r, (HL),				ĺ					replace 11 of SET b,
	(IX+d), (IY+d)									with 10 . Flags and time states for SET
JP nn	PC ← nn	•						11 000 011	10	instruction
		١.						← n →		
JP cc, nn	If condition is true	•	•	•	•	•	•	11 cc 010 ← n →	10	cc Condition 000 NZ non zero
	PC ← nn, otherwise							← n →		001 Z zero 010 NC non carry
	continue									011 C carry 100 PO parity odd
										101 PE parity even 110 P sign positive
JR e	PC ← PC + e							00 011 000	12	111 M sign negative
JR C, e	If C = 0.							← e-2 → 00 111 000	,	If condition not met
	continue If C = 1,							← e-2 →	12	If condition is met
JR NC , e	PC ← PC + e If C = 1,							00 110 000	7	If condition not met
Sh NC , e	continue		ľ	ľ			ľ	← e-2 →	12	If condition is met
	If C = 0, PC ← PC + e								l	
JR Z, e	If Z = 0 continue	•	•	•	•	•	•	00 101 000 ← e-2 →	7	If condition not met
	If Z = 1, PC ← PC + e								12	If condition is met
JR NZ, e	If Z = 1, continue	•	•	•	•	•	•	00 100 000 ← e-2 →	7	If condition not met
	If Z = 0, PC → PC + e		ŀ						12	If condition met
JP (HL) JP (IX)	PC ← HL PC ← IX	:	:	:	:	:	:	11 101 001 11 011 101	4 8	,
JP (IY)	PC ← IY						١.	11 101 001 11 111 101	8	
								11 101 001		WB. 6
DJNZ e	B ← B-1 If B = 0, continue	•	•	•	•	•	ľ	00 010 000 ← e-2 →	8	If B = 0
	IfB≠0,								13	If B≠0
CALL nn	PC ← PC + e (SP-1) ← PC _H	•			•	•		11 001 101	17	
	(SP-2) ← PC _L PC ← nn							+ n +		
CALL cc, nn	If condition cc is false	•	•	•	•	•	•	11 cc 100 ← n →	10	If cc is false
	continue, otherwise							- n →	17	If cc is true
	same as CALL nn									
RET	PC _{L ← (SP)} PC _H ← (SP+1)	•	٠	•	•	•	•	11 001 001	10	
RET œ	If condition cc is false	•	•	$ \cdot $	•	•	•	11 cc 000	5	If cc is false
	continue, otherwise							i	11	If cc is true
	same as RET									000 NZ non zero 001 Z zero
RETI	Return from	•	•	•	•	•	•	11 101 101 01 001 101	14	010 NC non carry 011 C carry
RETN	interrupt Return from	•			•		•	11 101 101	14	100 PO parity odd 101 PE parity even
	non maskable interrupt							01 000 101		110 P sign positive 111 M sign negative
					_	_	_	<u> </u>		

MNEMONIC	SYMBOLIC	FLAGS						OP-CODE	NO. OF T	COMMENTS
MNEMONIC OPERATION	С	z	P/V	s	N	н	76 543 210	CYCLES		
RST p	$(SP-1) \leftarrow PC_H$ $(SP-2) \leftarrow PC_L$ $PC_H \leftarrow 0$ $PC_L \leftarrow P$	•	•	•	•	•	•	11 t 111	11	-
IN A, (n)	A ← (n)	•	•	•	•	•	•	11 011 011 ← n →	11	n to A ₀ ~ A ₇ Acc to A ₈ ~ A ₁₅
IN r, (C)	r ← (C) If r = 110 only the flags will be affected	•	3	Р	t	0	‡	11 101 101 01 r 000	12	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
INI	(HL) ← (C) B ← B-1 HL ← HL + 1	•	1	x	x	1	×	11 101 101 10 100 010	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
INIR .	(HL) ← (C) B ← B-1 HL ← HL + 1 Repeat until B = 0	•	3	×	x	1	×	11 101 101 10 110 010	21 16	C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$
IND	(HL) ← (C) B ← B-1 HL ← HL-1	•	‡	x	x	ľ	x	11 101 101 10 101 010	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
INDR	(HL) ← (C) B ← B-1 HL ← HL-1 Repeat until B = 0	•	1	×	×	1	×	11 101 101 10 111 010	21 16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
OUT (n), A	(n) ← A·	•	٠	•	•	•	•	11 010 011 ← n →	11	n to A ₀ ~ A ₇ Acc to A ₈ ~ A ₁₅
OUT (C), r	(C) ← r	٠	•	•	•	•	•	11 101 101 01 r 001	12	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
ООТІ	(C) ← (HL) B ← B-1 HL ← HL + 1	•	:	x	x	1	x	11 101 101 10 100 011	16	C to A $_0$ \sim A $_7$ B to A $_8$ \sim A $_{15}$
OTIR	(C) ← (HL) B ← B-1 HL ← HL + 1 Repeat until B = 0	•	1	×	×	1	×	11 101 101 10 110 011	21 16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
ОПТО	(C) ← (HL) B ← B-1 HL ← HL-1	•	3	×	×	1	x	11 101 101 10 101 011	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
OTDR	(C) ← (HL) B ← B-1 HL ← HL-1 Repeat until	•	1	×	×	1	×	11 101 101 10 111 011	21 16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅

Notes: r, r' means any of the registers A, B, C, D, E, H, L

- ss is any of the register pairs BC, DE, HL, SP rr is any of the register pairs BC, DE, IY, SP
- 1 P/V flag is 0 if the result of BC-1 = 0, otherwise P/V = 1 2 Z flag is 1 if A = (HL), otherwise Z = 0
- 3 If the result of B-I = 0, the Z flag is set, otherwise it is reset.

- er represents the extension in the relative addressing mode e is a signed two's complement number in the range < -126, 129 > = -2 in the op-code provides an effective address of pc+e as PC is incremented by 2 prior to the addition of e. The notation sp indicates bit b (0 to 7) of location s.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown

‡ = flag is affected according to the result of the operation.

ASCII CHARACTER SET (7-BIT CODE)

abla	MSD	0	1	2	3	4	5	6	7
LSD		000	001	010	011	100	101	110	111
0	0000	NUL	DLE	SP	0	@	P	`	р
1	0001	SOH	DC1	! "	1 2	A B	Q R	a b	4
2	0010 0011	STX	DC2 DC3	=	3	C	S	C	s
4	0100	EOT	DC3	\$	4	Ď	T	ď	,
5	0101	ENG	NAK	%	5	E	Ü	e	u
6	0110	ACK	SYN	&	6	F	V	f	٧
7	0111	BEL	ETB	٠.	7	G	w	g	w
8	1000	BS	CAN	('	8	н	×	h	×
9	1001	нт	EM) ,	9	1 1	Y	l i	У
Α	1010	LF	SUB	*	:	J	. Z	j	Z
В	1011	VT	ESC	+	;	к	[k	1
С	1100	FF	FS	,	<	L	\		Ì
D-	1101	CR	GS	-	=	м]	m	}
E	1110	so	RS		>	N	↑	n	~
F	1111	SI	vs	/	?	0		٥	DEL

		XADECIMAL	COLUMNIC		
		XADECIMAL			
6	5	4	3	2	1
HEX = DEC	HEX = DEC	HEX = DEC	HEX = DEC	HEX=DEC	HEX= DEC
0 0	0 0	0 0	0 0	0 0	0 0
1 1,048,576	1 65,536	1 4,096	1 256	1 16	1 1
2 2,097,152	2 131,072	2 8,192	2 512	2 32	2 2
3 3,145,728	3 196,608	3 12,288	3 768	3 48	3 3
4 4,194,304	4 262,144	4 16,384	4 1,024	4 64	4 4
5 5,242,880	5 327,680	5 20,480	5 1,280	5 80	5 5
6 6,291,456	6 393,216	6 24,576	6 1,536	6 96	6 6
7 7,340,032	7 458,752	7 28,672	7 1,792	7 112	7 7
8 8,388,608	8 524,288	8 32,768	8 2,048	8 128	8 8
9 9,437,184	9 589,824	9 36,864	9 2,304	9 144	9 9
A 10,485,760	A 655,360	A 40,960	A 2,560	A 160	A 10
B 11,534,336	B 720,896	B 45,056	B 2,816	B 176	B 11
C 12,582,912	C 786,432	C 49,152	C 3,072	C 192	C 12
D 13,631,488	D 851,968	D 53,248	D 3,328	D 208	D 13
E 14,680,064	E 917,504	E 57,344	E 3,584	E 224	E 14
F 15,728,640	F 983,040	F 61,440	F 3,840	F 240	F 15
0123	4567	0123	4567	0123	4567
BY	TE.	B)	/TE	B۱	/TE

POWERS OF 2

2 ⁿ	n		
256	8		$2^0 = 16^0$
512	9		2 ⁴ = 16 ¹
1 024	10	ŀ	$2^8 = 16^2$
2 048	11		$2^{12} = 16^3$
4 096	12		2 ¹⁶ = 16 ⁴
8 192	13		$2^{20} = 16^5$
16 384	14		$2^{24} = 16^6$
32 768	15		2 ²⁸ = 16 ⁷
65 536	16		$2^{32} = 16^8$
131 072	17		$2^{36} = 16^9$
262 144	18		$2^{40} = 16^{10}$
524 288	19		2 ⁴⁴ = 16 ¹¹
1 048 576	20		2 ⁴⁸ = 16 ¹²
2 097 152	21		$2^{52} = 16^{13}$
4 194 304	22		2 ⁵⁶ = 16 ¹⁴
8 388 608	23		2 ⁶⁰ = 16 ¹⁵
16 777 216	24		

POWERS OF 16

16 ⁿ	n
1	0
16	1
256	2
4 096	3
65 536	4
1 048 576	5
16 777 216	6
268 435 456	7
4 294 967 296	8
68 719 476 736	9
1 099 511 627 776	10
17 592 186 044 416	11
281 474 976 710 656	12
4 503 599 627 370 496	13
72 057 594 037 927 936	14
1 152 921 504 606 846 976	15

Z80-CPU INSTRUCTION SET

OBJ CODE		OURCE ATEMENT	OPERATION
8E	ADC	A,(HL)	Add with Carry Oper-
DD8E05	ADC	A,(1X+d)	and to Acc.
FD8E05	ADC	A,(IY+d)	
8F	ADC	A,A	
88	ADC	A,B	
89	ADC	A,C	
8A	ADC	A,D	
8B	ADC	A,E	
8C	ADC	A,H	
8D ·	ADC	A,L	
CE20	ADC	A,n	
ED4A	ADC	HL,BC	Add with Carry Reg.
ED5A	ADC	HL,DE	Pair to HL
ED6A	ADC	HL,HL	
ED7A	ADC	HL,SP	
86	ADD	A,(HL)	Add Operand to Acc.
DD8605	ADD	A,(IX+d)	
FD8605	ADD	A,(IY+d)	
87	ADD	A,A	
80	ADD	A,B	
81	ADD	A,C	
82	ADD	A,D	
83	ADD	A,E	
84	ADD	A,H	
85 C620	ADD ADD	A,L A, n	
		HL.BC	Add Reg. Pair to HL
09 19	ADD ADD	HL,DE	Add Neg. Fall to TIE
	ADD	HL,HL	
29 39	ADD	HL,SP	
DD09	ADD	IX,BC	Add Reg. Pair to IX
DD19	ADD	IX,DE	
DD29	ADD	IX,IX	
DD39	ADD	IX,SP	
FD09	ADD	IY,BC	Add Reg. Pair to IY
FD19	ADD	IY,DE	
FD29	ADD	IY,IY	
FD39	ADD	IY,SP	
A6	AND	(HL)	Logical 'AND' of
DDA605	AND	(IX+d)	Operand and Acc.
FDA605	AND	(IY+d)	
A7	AND	Α	
A0	AND	В	
- A1	AND	С	
A2	AND	D	
A3	AND	E	
A4	AND	H	·
A5	AND	L	'
E620	AND	n	
CB46	BIT	0,(HL)	Test Bit b of Location
DDCB0546	BIT	0,(IX+d)	or Règ.
FDCB0546	BIT	0,(IY+d)	:
CB47	BIT	0,A	
CB40	BIT	0,B	
CB41	BIT	0,C	
CB42	BIT	0 ,D	
CB43	BIT	0 ,E	
CB44	BIT	H, 0	

ОВЈ	sc	URCE	ODED 47:
CODE	STATEMENT		OPERATION
CB45	BIT	0 ,L	Test Bit b of Location
CB4E	BIT	1 (HL)	or Reg.
DDCB054E	BIT	1,(IX+d)	
FDCB054E CB4F	BIT BIT	1,(IY+d) 1,A	
CB48	BIT	1,B	
CB49	BIT	1,C	
CB4A	BIT	1,D	
CB4B	BIT	1,E	
CB4C CB4D	BIT	1,H 1,L	
CB4D CB56	BIT BIT	1,L 2,(HL)	
DDCB0556	BIT	2,(IX+d)	
FDCB0556	BIT	2,(IY+d)	
CB57	BIT	2,A	
CB50	BIT	2,B	
CB51 CB52	BIT BIT	2,C 2,D	
CB52 CB53	BIT	2,D 2,E	
CB54	BIT	2,H	
CB55	BIT	2,L	
CB5E	BIT	3,(HL)	
DDCB055E	BIT	3,(IX+d)	
FDCB055E CB5F	BIT BIT	3,(IY+d) 3,A	
CB58	BIT	3,B	
CB59	BIT	3,C	
CB5A	BIT	3,D	
CB5B	BIT	3,E	
CB5C	BIT	3,H	
CB5D	BIT	3,L	
CB66 DDCB0566	BIT BIT	4,(HL) 4,(IX+d)	
FDCB0566	BIT	4,(IX+d)	
CB67	BIT	4,A	
CB60	BIT	4,B	
CB61	BIT	4,C	
CB62	BIT	4,D	
CB63 CB64	BIT BIT	4,E 4,H	
CB65	BIT	4,L	
CB6E	BIT	5,(HL)	
DDCB056E	BIT	5,(IX+d)	
FDCB056E	BIT	5,(IY+d)	
CB6F	BIT	5,A	
CB68 CB69	BIT BIT	5,B 5,C	
C86A	BIT	5,C 5,D	
CB6B	BIT	5,E	
CB6C	ВІТ	5,H	
CB6D	BIT	5,L	
CB76	BIT	6,(HL)	
DDCB0576 FDCB0576	BIT BIT	6,(IX+d) 6,(IY+d)	
CB77	BIT	6,(14+a) 6,A	
CB70	BIT	6,B	
CB71	BIT	6,C	
CB72	BIT	6,D	
CB73	BIT	6,E	
CB74 CB75	BIT BIT	6,H 6,L	
CB75 CB7E	BIT	7,(HL)	
DDCB057E	BIT	7,(IX+d)	

FDC8057E BIT 7,(IY+d) Test Bit b Location Or Reg.	OBJ CODE	SOURCE STATEMENT		OPERATION
CB79	CB7F	BIT	7,A	
CB7A	1			
CB7B				
CB7C	1			
CB7D BIT 7,L Call Subroutine at CR405 CALL C,nn Call Subroutine at Compare Location on if Condition True	1			
FC8405		BIT	7,L	
D48405 CALL NC,nn C48405 CALL NZ,nn F48405 CALL P,nn EC8405 CALL PE,nn E48405 CALL PC,nn E48405 CALL PC,nn CC8405 CALL PC,nn CC8405 CALL Z,nn CD8405 CALL Z,nn Complement Carry Flag COMPlement Carry COMPleme			•	
C48405	8			
F48405	1			tion true
EC8405 CALL PE,nn E48405 CALL PO,nn CC8405 CALL Z,nn				
CC8405	EC8405			
CD8405			PO,nn	
Subroutine at nn	CC8405	CALL	Z,nn	
Flag	CD8405	CALL	nn	
DDBE05	3F	CCF		
FDBE05	1			
BF				with Acc.
B8				
B9				
BA	1			
BC				
BD			E	
FE20 CP n				
EDA9 CPD Compare Location (HL) and Acc. Decrement HL and BC	l .			
(HL) and Acc. Decrement HL and BC EDB9				Compare Location
Decrement HL and BC	EDAS	CFD		
(HL) and Acc. Decrement HL and BC, Repeat until BC = 0 EDA1				
Ment HL and BC, Repeat until BC = 0	EDB9	CPDR		•
Repeat until BC = 0				
CPIR Compare Location (HL) and Acc., Increment HL and Decrement BC				
Ment HL and Decrement BC	EDA1	CPI		
### BC EDB1 CPIR Compare Location (HL) and Acc. Increment HL, Decrement BC, Repeat until BC = 0 2F				The state of the s
EDB1 CPIR Compare Location (HL) and Acc. Increment HL, Decrement BC, Repeat until BC = 0 2F CPL Complement Acc. (1's Comp) 27 DAA Decimal Adjust Acc. 35 DEC (HL) Decrement Operand DD3505 DEC (IX+d) FD3505 DEC (IY+d) 3D DEC A 05 DEC B 08 DEC B 09 DEC C 15 DEC D				
(HL) and Acc. Increment HL, Decrement BC, Repeat until BC = 0 2F	EDB1	CPIR		
BC, Repeat until BC = 0				
BC = 0				
Comp				
35 DEC (HL) Decrement Operand DD3505 DEC (IX+d) FD3505 DEC (IY+d) 3D DEC A 05 DEC B 0B DEC BC 0D DEC C 15 DEC D	2F	CPL		
DD3505 DEC (IX+d) FD3505 DEC (IY+d) 3D DEC A 05 DEC B 0B DEC BC 0D DEC C 15 DEC D	27	DAA		Decimal Adjust Acc.
DD3505 DEC (IX+d) FD3505 DEC (IY+d) 3D DEC A 05 DEC B 0B DEC BC 0D DEC C 15 DEC D	35	DEC	(HL)	Decrement Operand
3D DEC A 05 DEC B 0B DEC BC 0D DEC C 15 DEC D			(IX+d)	
05 DEC B 0B DEC BC 0D DEC C 15 DEC D	FD3505			
0B DEC BC 0D DEC C 15 DEC D				
0D DEC C 15 DEC D				
15 DEC D				
	1B		DE	

CODE	SOURCE STATEMENT		OPERATION
1D 25	DEC DEC	E H	Decrement Operand
2B	DEC	HL	
DD2B	DEC	IX	
FD2B	DEC	IY	
2D	DEC	L	
3B	DEC	SP	
F3	DI		Disable Interrupts
102E	DJNZ	е	Decrement B and Jump Relative if B = 0
FB	EI		Enable Interrupts
E3	EX	(SP),HL	Exchange Location
DDE3	EX	(SP),IX	and (SP)
FDE3	EX	(SP),IY	
08	EX	AF,AF'	Exchange the Con- tents of AF and AF'
EB	EX	DE,HL	Exchange the Con- tents of DE and HL
D9	EXX		Exchange the Con- tents of BC,DE,HL with Contents of BC',DE',HL' Respec- tively
76	HALT		HALT (Wait for Inter- rupt or Reset)
ED46	1M	0	Set Interrupt Mode
ED56	IM	1	
ED5E	IM	2	
ED78	IN	A,(C)	Load Reg. with Input
ED40	IN	B,(C)	from Device (C)
ED48	IN	C,(C)	
ED50	IN	D,(C)	
ED58	IN	E,(C)	
ED60	IN	H,(C)	
ED68	IN	L,(C)	
34	INC	(HL)	Increment Operand
DD3405 FD3405	INC	(IX+d) (IY+d)	
3C	INC	(11±0) A	
04	INC	В	
03	INC	BC	
OC	INC	C	
14	INC	D	
13	INC	DE	
1C	INC	E	
24	INC	Н	
23	INC	HL	
DD23	INC	IX	
FD23	INC	IY	
2C 33	INC	L SP	
DB20	IN	A,(n)	Load Acc, with Input from Device n
EDAA	IND		Load Location (HL) with Input from Port (C), Decrement HL and B

4	OBJ		JRCE EMENT	OPERTION
EDBA	A	INDR		Load Location (HL) with Input from Port (C), Decrement HL and Decrement B, Repeat until B = 0
EDA	2	INI		Load Location (HL) with Input from Port (C); Increment HL and Decrement B
EDB2	2	INIR		Load Location (HL) with Input from Port (C), Increment HL and Decrement B, Repeat until B = 0
E9		JP	(HL)	Unconditional Jump
DDE		JP	(IX)	to Location
C384		JP	nn (IY)	
FDES		JP ID		lump to Location if
DA84 FA84		JP JP	C,nn M,nn	Jump to Location if Condition True
D284		JP	NC,nn	Condition 11de
C284		JP	NZ,nn	
F284	05	JP	P,nn	
EA84		JP	PE,nn	
E284		JP	PO,nn	
CA84		JP	Z,nn	
382E		JR	C ,e	Jump Relative to
302E		JR	NC,e	PC+e if Condition
202E 282E		JR JR	NZ,e Z ,e	True
182E		JR	е	Unconditional Jump
.522				Relative to PC+e
02		LD	(BC),A	Load Source to Des-
12		LD	(DE),A	tination
77		LD	(HL),A	
70		LD	(HL),B	
71 72		LD	(HL),C	
72 73		LD LD	(HL),D (HL),E	
73 74		LD	(HL),H	
75		LD	(HL),L	
3620		LD	(HL),n	
DD7		LD	(IX+d),A	
DD70		LD	(IX+d),B	
DD7		LD	(IX+d),C	
DD72		LD	(IX+d),D (IX+d),E	
DD7: DD74		LD LD	(IX+a),E (IX+d),H	
DD74		LD	(IX+d),L	
	60520	LD	(IX+d),n	
FD7		LD	(IY+d),A	
FD70	005	LD	(IY+d),B	
FD7		LD	(IY+d),C	
FD72		LD	(IY+d),D	
FD73		LD	(IY+d),E (IY+d),H	
FD74 FD75		LD	(IY+d),H (IY+d),L	
	505 50520	LD LD	(IY+d),L	
3284		LD	(nn),A	
	38405	LD	(nn),BC	

OBJ CODÉ		SOURCE ATEMENT	OPERATION
ED538405	LD	(nn),DE	Load Source to Des-
228405	LD	(nn),HL	tination
DD228405	LD	(nn),IX	
FD228405	LD	(nn),IY	
ED738405	LD	(nn),SP	
0A	LD	A,(BC)	
1A	LD	A,(DE)	
7E	LD	A,(HL)	
DD7E05	LD	A,(IX+d)	
FD7E05	LD	A,(IY+d)	
3A8405 7F	LD LD	A ,(nn) A,A	
7F 78	LD	A,B	
79	LD	A,C	
7A	LD	A,D	
7B	LD	A,E	
7C	LD	A,H	
ED57	LD	A,I	
7D	LD	A,L	
3E20	LD	A,n	
ED5F	LD	A,R	•
46 DD4605	LD LD	B,(HL) B,(IX+d)	
FD4605	LD	B,(IX+d)	
47	LD	B,(11+u)	
40	LD	В,В	
41	LD	B,C	
42	LD	B,D	
43	LD	B,E	
44	LD	B.H	
45 0620	LD LD	В,L В, n	
0620 ED4B8405	LD	BC,(nn)	
018405	LD	BC,nn	
4E	LD	C,(HL)	
DD4E05	LD	C,(IX+d)	
FD4E05	LD	C,(IY+d)	
4F	LD	C,A	
48	LD	C,B	
49	LD	C,C	
4A	LD	C,D	
4B	LD	C,E	
4C	LD	C,H	
4D .	LD	C,L	
0E20	LD	C,n	
56 DD5605	LD LD	D,(HL) D ,(IX+d)	
FD5605	LD	D,(IX+d)	
57	LD	D,A	
50	LD	D,B	
51	LD	D,C	
52	LD	D,D	
53	LD	D,E	
54	LD	D,H	
55	LD	D,L	
1620	LD	D,n	
ED5B8405	LD	DE,(nn)	
118405	LD	DE,nn	
5E	LD	E,(HL)	
DD5E05	LD	E,(IX+d)	
FD5E05	LD	E,(IY+d)	
5F	LD	E,A	
58 59	LD LD	E,B E,C	
28	LU	⊏,∪	

SA	OBJ CODE		URCE EMENT	OPERATION
SC		LD	E,D	Load Source to Des-
SD	5B	LD		tination
1E20	1			
66	1			
DD6605	1E20	LD	E,n	
FD6605	1			
67 LD H,A 60 LD H,B 61 LD H,C 62 LD H,D 63 LD H,E 64 LD H,H 65 LD H,L 2620 LD H,n 218405 LD HL,nn ED47 LD I,A DD2A8405 LD IX,nn) DD218405 LD IX,nn FD2A8405 LD IX,nn FD2A8405 LD IX,nn FD218405 LD IX,nn FD6605 LD L,IIY+d) 6F LD L,A 6B LD L,B 69 LD L,C 6A LD L,B 69 LD L,C 6A LD L,D 6B LD L,E 6C LD L,H 6D LD L,L 2E20 LD L,n ED4F LD R,A ED788405 LD SP,IN FDF9 LD SP,IX FDF9				
60				
61				
62	60 61	LD	H,B H.C	
63				
65 LD H,L 2620 LD H,n 2A8405 LD HL(nn) 218405 LD HL(nn) 218405 LD HL(nn) ED47 LD I,A DD2A8405 LD IX,(nn) DD218405 LD IX,(nn) DD218405 LD IX,nn FD2A8405 LD IY,nn FD218405 LD IY,nn 6E LD L,(HL) DD6E05 LD L,(IX+d) FD6E05 LD L,IX+d) FD6E05 LD L,B 69 LD L,C 6A LD L,B 69 LD L,C 6A LD L,B 60 LD L,E 6C LD L,H 6D LD L,L 2E20 LD L,n ED4F LD R,A ED788405 LD SP,IX FDF9 LD SP,				
2620		LD	н,н	
2A8405				
218405				
ED47	1	LD		
DD2A8405				
DD218405			•	
FD2A8405				
FD218405				
6E LD L,(HL) DD6E05 LD L,(IX+d) FD6E05 LD L,(IX+d) FD6E05 LD L,(IY+d) 6F LD L,A 68 LD L,B 69 LD L,C 6A LD L,D 6B LD L,E 6C LD L,H 6D LD L,L 2E20 LD L,n ED4F LD R,A ED788405 LD SP,(IN) F9 LD SP,IX FDF9 LD SP,IX FDF9 LD SP,IY 318405 LD SP,IN EDA8 LDD Load Location (DE) with Location (HL), Decrement DE,HL and BC EDB0 LDIR Load Location (DE) with Location (HL), Increment DE,HL, Decrement BC EDB0 LDIR Load Location (DE) with Location (HL), Increment DE,HL, Decrement DE,HL, Decrement DE,HL, Decrement DE,HL, Increment DE,HL				
DD6E05				
FD6E05				
6F LD L,A 68 LD L,B 69 LD L,C 6A LD L,D 6B LD L,E 6C LD L,H 6D LD L,L 2E20 LD L,n ED4F LD R,A ED788405 LD SP,Inn) F9 LD SP,IX FDF9 LD SP,IX FDF9 LD SP,IX FDF9 LD SP,IX 318405 LD SP,nn EDA8 LDD Load Location (DE) with Location (HL), Decrement DE,HL and BC EDB8 LDDR Load Location (DE) with Location (HL), Repeat until BC = 0 EDA0 LDI Load Location (DE) with Location (HL), Increment DE,HL, Decrement BC EDB0 LDIR Load Location (DE) with Location (HL), Increment DE,HL, Decrement BC				
68				
69	68	ĽĎ	Ľ,B	
68			•	
6C	6A	LD	L.D	
6D LD L,L 2E20 LD L,n ED4F LD R,A ED7B8405 LD SP,(nn) F9 LD SP,HL DDF9 LD SP,IX FDF9 LD SP,IY 318405 LD SP,nn EDA8 LDD Load Location (DE) with Location (HL), Decrement DE,HL and BC EDB8 LDDR Load Location (DE) with Location (HL), Repeat until BC = 0 EDA0 LDI Load Location (DE) with Location (HL), Increment DE,HL, Decrement BC EDB0 LDIR Load Location (DE) with Location (HL), Increment DE,HL, Decrement BC with Location (HL), Increment DE,HL, Decrement BC with Location (DE) with Location (DE) with Location (HL), Increment DE,HL, Decrement BC				
2E20				
ED4F				
ED788405		LD		
F9			•	
DDF9				
FDF9	_			
318405				
EDA8 LDD Load Location (DE) with Location (HL), Decrement DE, HL and BC EDB8 LDDR Load Location (DE) with Location (HL), Repeat until BC = 0 EDA0 LDI Load Location (DE) with Location (HL), Increment DE, HL, Decrement BC EDB0 LDIR Load Location (DE) with Location (DE) with Location (DE) Increment BC Load Location (DE) with Location (DE) with Location (DE)				
with Location (HL), Decrement DE, HL and BC EDB8 LDDR Load Location (DE) with Location (HL), Repeat until BC = 0 EDA0 LDI Load Location (DE) with Location (HL), Increment DE, HL, Decrement BC EDB0 LDIR Load Location (DE) with Location (DE) with Location (DE), Increment BC			J. ,	
Decrement DE,HL and BC EDB8 LDDR Load Location (DE) with Location (HL), Repeat until BC = 0 EDA0 LDI Load Location (DE) with Location (HL), Increment DE,HL, Decrement BC EDB0 LDIR Load Location (DE) with Location (DE) with Location (DE) Increment DE,HL, Increment DE,HL, Increment DE,HL, Increment DE,HL, Increment DE,HL,	EDA8	LDD		
and BC EDB8 LDDR Load Location (DE) with Location (HL), Repeat until BC = 0 EDA0 LDI Load Location (DE) with Location (HL), Increment DE, HL, Decrement BC EDB0 LDIR Load Location (DE) with Location (DE) with Location (DE) with Location (HL), Increment DE, HL, Increment DE, HL, Increment DE, HL,				
EDB8 LDDR Load Location (DE) with Location (HL), Repeat until BC = 0 EDA0 LDI Load Location (DE) with Location (HL), Increment DE, HL, Decrement BC EDB0 LDIR Load Location (DE) with Location (HL), Increment DE, HL, Increment DE, HL, Increment DE, HL,				
with Location (HL), Repeat until BC = 0 EDA0 LDI Load Location (DE) with Location (HL), Increment DE, HL, Decrement BC EDB0 LDIR Load Location (DE) with Location (HL), Increment DE, HL,	L			
Repeat until BC = 0 EDA0 LDI Load Location (DE) with Location (HL), Increment DE,HL, Decrement BC EDB0 LDIR Load Location (DE) with Location (HL), Increment DE,HL,	EDB8	LDDR		
EDAO LDI Load Location (DE) with Location (HL), Increment DE,HL, Decrement BC EDBO LDIR Load Location (DE) with Location (HL), Increment DE,HL,	, , ,			
with Location (HL), Increment DE,HL, Decrement BC EDB0 LDIR Load Location (DE) with Location (HL), Increment DE,HL,				
Increment DE,HL, Decrement BC EDBO LDIR Load Location (DE) with Location (HL), Increment DE,HL,	EDA0	LDI		
Decrement BC EDBO LDIR Load Location (DE) with Location (HL), Increment DE,HL,	,			
EDBO LDIR Load Location (DE) with Location (HL), Increment DE,HL,				
with Location (HL), Increment DE,HL,				Decrement BC
with Location (HL), Increment DE,HL,	EDB0	LDIR	-	Load Location (DE)
				with Location (HL),
D				Increment DE,HL,
				Decrement BC and
Repeat until BC = 0				Repeat until BC = 0
ED44 NEG Negate Acc. (2's	ED44	NEG		Negate Acc. (2's
Complement)				
00 NOP No Operation	00	NOP		
B6 OR (HL) Logical "OR" of				
DDB605 OR (IX+d) Operand and Acc.	DDB605	OR	(IX+d)	Operand and Acc.

OBJ CODE		JRCE Ement	OPERATION		
FDB605	OR	(IY+d)	Logical "OR" of		
B7	OR	Α	Operand and Acc.		
B0	OR	В			
B1	OR	C			
B2	OR	D			
В3	OR	E			
B4	OR	н .			
B5	OR	L			
F620	OR	n			
ED8B	OTDR		Load Output Port (C)		
			with Location (HL)		
			Decrement HL and B,		
			Repeat until B = 0		
EDB3	OTIR		Load Output Port (C)		
			with Location (HL),		
			Increment HL, Decre-		
			ment B, Repeat until		
			B = 0		
ED79	OUT	(C),A	Load Output Port (C)		
ED41	OUT	(C),B	with Reg.		
ED49	OUT	(C),C			
ED51	OUT	(C),D			
ED59	OUT	(C),E			
ED61	OUT	(C),H			
ED69	OUT	(C),L			
D320	OUT	(n),A	Load Output Port (n) with Acc.		
EDAB	OUTD		Load Output Port (C)		
			with Location (HL),		
			Decrement HL and B		
EDA3	OUTI		Load Output Port (C)		
			with Location (HL).		
			Increment HL and		
			Decrement B		
F1	POP	AF	Load Destination		
C1	POP	вс	with Top of Stack		
D1	POP	DE			
E1	POP	HL			
DDE1	POP	IX			
FDE1	POP	IY			
F5	PUSH	AF.	Load Source to Stack		
C5	PUSH	BC			
D5	PUSH	DE			
E5	PUSH	HL			
DDE5	PUSH	IX			
FDE5	PUSH	IY			
CB86	RES	0,(HL)	Reset Bit b of		
DDCB0586	RES	0,(IX+d)	Operand		
FDCB0586	RES	0,(IY+d)			
CB87	RES	0,A			
CB80	RES	0,B			
CB81 CB82	RES RES	0,C 0,D			
CB83	RES				
CB83	RES	0,E 0,H			
CB85	RES	0,A 0,L			
	RES	1,(HL)			
CB8F		.,			
CB8E DDCB058E	RES	1.(IX+d)			
DDCB058E FDCB058E	RES RES	1,(IX+d) 1,(IY+d)			

OBJ		URCE	OPERATION
CODE		TEMENT	
CB88	RES	1,B	Reset Bit b of
CB89	RES	1,C	Operand
CB8A	RES	1,D	
CB8B	RES	1,E	
CB8C	RES	1,H	
CB8D	RES	1,L	
CB96	RES	2,(HL)	
DDCB0596	RES	2,(IX+d)	
FDCB0596	RES	2,(IY+d)	
CB97	RES	2,A	
CB90	RES	2,B	
CB91	RES	2,C	
CB92	RES	2,D	
CB93	RES	2,E	
CB94	RES	2,H	
CB95	RES	2,L	
CB9E	RES	3,(HL)	
DDCB059E	RES	3,(IX+d)	
FDCB059E	RES	3,(IY+d)	
CB9F	RES	3,A	
CB98	RES	3,B	
CB99	RES	3,C	
CB9A	RES	3,D	
CB9B	RES	3,E	
CB9C	RES	3,H	
CB9D	RES	3,L	
CBA6	RES	4,(HL) 4,(IX+d)	
DDCB05A6	RES		
FDCB05A6	RES	4,(IY+d) 4,A	
CBA7	RES RES	4,A 4,B	•
CBA0			
CBA1 CBA2	RES RES	4,C 4,D	
		4,D 4,E	
DBA3 CBA4	RES RES	4,E 4,H	
CBA4 CBA5	RES	4,n 4,L	
CBAE	RES	5,(HL)	
DDCB05AE	RES	5,(IX+d)	
FDCB05AE	RES	5,(IX+d) 5,(IY+d)	
CBAF	RES	5,(11+a) 5,A	
	RES	5,A 5,B	
CBA8 CBA9	RES	5,B 5,C	
CBAA	RES	5,C 5,D	
CBAB	RES	5,D 5,E	
CBAC	RES	5,E 5,H	
CBAD	RES	5,H 5,L	
CBB6	RES	6,(HL)	
DDC80586	RES	6,(IX+d)	
FDC80586	RES	6,(IX+a) 6,(IY+d)	
	RES	6,(1 ++a) 6,A	
CBB7 CBB0	RES	6,B	
		6,C	i
CBB1 CBB2	RES RES	6,C 6,D	i
		6,D 6,E	1
CBB3	RES	6,E 6,H	
CBB4	RES		
CBB5	RES	6,L	
CBBE	RES	7,(HL)	1
DDCB05BE	RES	7,(IX+d)	•
FDCB05BE	RES	7,(IY+d)	
CBBF	RES	7,A	
CBB8 CBB9	RES RES	7,B 7.C	
	RES	7,C	
CBBA	nes	7,D	

CBBB	OBJ CODE		URCE FEMENT	OPERATION
CBBD	CBBB .	RES	7,E	Reset Bit b of
D8	CBBC	RES	7,H	Operand
Subroutine Subroutine	CBBD	RES	7,L	
D8	C9	RET		Return from
F8				Subroutine
DO	D8	RET	С	Return from
CO	F8	RET	M	Subroutine if Condi-
FO	l .			tion True
E8				
E0			•	
C8	1			
ED4D RETI Return from Interrupt				
ED45 RETN				Davis for a later and
Maskable Interrupt				
DDC80516	ED45	RETN		
FDCB0516	CB16	RL		Rotate Left Through
CB17				Carry
CB10				
CB11				
CB12	1			
CB13				İ
CB14	2			
CB15	I .			
17	1			
DDCB0506				
FDCB0506	CB06	RLC	(HL)	Rotate Left Circular
CB07	DDCB0506	RLC	(IX+d)	
CB00 RLC B CB01 RLC C CB02 RLC D CB03 RLC E CB04 RLC H CB05 RLC L 07 RLCA Rotate Left Circular Acc. ED6F RLD Rotate Digit Left and Right between Acc. and and Location (HL) CB1E RR (HL) Rotate Right Through DDC8051E RR (IX+d) CB1F RR A CB18 RR B CB19 RR C CB1A RR B CB19 RR C CB1A RR D CB1B RR E CB1C RR H CB1D RR L 1F RRA ROtate Right Acc. Through Carry CB0E RRC (HL) Rotate Right Acc. Through Carry Rotate Right Acc. Through Carry Rotate Right Acc. Through Carry CB0E RRC (HL) Rotate Right Acc. Through Carry Rotate Right Acc. Through Carry CB0E RRC (HL) Rotate Right Circular CB0E RRC (IX+d) FDC8050E RRC (IX+d) FDC8050E RRC (IY+d)	FDCB0506	RLC	(IY+d)	
CB01				
CB02				
CB03				
CB04 RLC H CB05 RLC L 07 RLCA Rotate Left Circular Acc. ED6F RLD Rotate Digit Left and Right between Acc. and and Location (HL) CB1E RR (HL) Rotate Right Through Carry DDC8051E RR (IY+d) Carry FDC8051E RR A Carry CB1F RR A CB18 RR CB18 RR B CB19 CB19 <td>1</td> <td></td> <td></td> <td></td>	1			
CB05				
07 RLCA Rotate Left Circular Acc. ED6F RLD Rotate Digit Left and Right between Acc. and and Location (HL) CB1E RR (HL) Rotate Right Through Carry DDCB051E RR (IX+d) Carry FDCB051E RR (IY+d) Carry CB1F RR A CB18 RR CB19 RR C CB19 RR C CB1A RR D CB1B RR E CB1B RR E CB1C RR H CB1D RR L 1F RRA Rotate Right Acc. Through Carry CB0E RRC (HL) Rotate Right Circular DDCB050E RRC (IX+d) FDCB050E RRC (IY+d)				
ED6F RLD Rotate Digit Left and Right between Acc. and and Location (HL) CB1E RR (HL) Rotate Right Through DDCB051E RR (IX+d) Carry FDCB051E RR A CB1F RR A CB18 RR B CB19 RR C CB1A RR D CB1B RR E CB1C RR H CB1D RR L 1F RRA ROD CB1D RR L CB0E RRC (HL) DDCB050E RRC (IX+d) FDCB050E RRC (IY+d) Rotate Right Acc. Through Carry Rotate Right Circular Rotate Right Circular				9
Right between Acc. and and Location (HL)	EDSE	RLD		
CB1E RR (HL) Rotate Right Through DDCB051E RR (IX+d) Carry FDCB051E RR (IY+d) CB1F RR A CB1F RR A CB18 RR B CB19 RR C CB1A RR D CB1B RR E CB1C RR H CB1D RR L 1F RRA Rotate Right Acc. Through Carry CB0E RRC (HL) Rotate Right Circular DDCB050E RRC (IX+d) FDCB050E RRC (IY+d)	2001	HED		Right between Acc. and
DDCB051E	0045		/1.1.1.1	
FDCB051E RR (IY+d) CB1F RR A CB18 RR B CB19 RR C CB1A RR D CB1B RR E CB1C RR H CB1D RR L 1F RRA ROTATION ROTATION ROTATION CARRY CB0E RRC (IX+d) FDCB050E RRC (IY+d)	•			
CB1F RR A CB18 RR B CB19 RR C CB1A RR D CB1B RR E CB1C RR H CB1D RR L 1F RRA ROTATE Right Acc. Through Carry CB0E RRC (HL) Rotate Right Circular DDCB050E RRC (IX+d) FDCB050E RRC (IY+d)	1			Carry
CB18 RR B CB19 RR C CB1A RR D CB1B RR E CB1C RR H CB1D RR L 1F RRA Rotate Right Acc. Through Carry CB0E RRC (HL) Rotate Right Circular DDCB050E RRC (IX+d) FDCB050E RRC (IY+d)	1			
CB19 RR C CB1A RR D CB1B RR E CB1C RR H CB1D RR L 1F RRA ROtate Right Acc. Through Carry CB0E RRC (HL) Rotate Right Circular DDCB050E RRC (IX+d) FDCB050E RRC (IY+d)				
CB1A RR D CB1B RR E CB1C RR H CB1D RR L 1F RRA Rotate Right Acc. Through Carry CB0E RRC (HL) Rotate Right Circular DDCB050E RRC (IX+d) FDCB050E RRC (IY+d)				
CB1B RR E CB1C RR H CB1D RR L 1F RRA Rotate Right Acc. Through Carry CB0E RRC (HL) Rotate Right Circular DDCB050E RRC (IX+d) FDCB050E RRC (IY+d)	1			
CB1D RR L 1F RRA Rotate Right Acc. Through Carry CB0E RRC (HL) Rotate Right Circular DDCB050E RRC (IX+d) FDCB050E RRC (IY+d)				
1F RRA Rotate Right Acc. Through Carry CB0E RRC (HL) Rotate Right Circular DDCB050E RRC (IX+d) FDCB050E RRC (IY+d)	1		Н	
Through Carry CB0E RRC (HL) Rotate Right Circular DDCB050E RRC (IX+d) FDCB050E RRC (IY+d)	CB1D	RR	L	
DDCB050E RRC (IX+d) FDCB050E RRC (IY+d)	1F	RRA		-
DDCB050E RRC (IX+d) FDCB050E RRC (IY+d)	CB0E	RRC	(HL)	Rotate Right Circular
,	DDCB050E		(IX+d)	ů -
CBOF RRC A			(IY+d)	
	CB0F	RRC	Α	

OBJ		URCE	OPERATION
CODE		TEMENT	
CB08 CB09	RRC RRC	B C	Rotate Right Circular
CBOS	RRC	D	
СВОВ	RRC	E	
CB0C	RRC	н	
CB0D	RRC		
OF	RRCA		Rotate Right Circular
			Acc.
ED67	RRD		Rotate Digit Right and Left Between Acc. and Location (HL)
C7	RST	00H	Restart to Location
CF	RST	08H	
D7	RST	10H	
DF	RST	18H	
E7 EF	RST	20H 28H	
F7	RST RST	30H	
FF F	RST	38H	
9E	SBC	A,(HL)	Subtract Operand
DD9E05	SBC	A,(IX+d)	from Acc. with Carry
FD9E05	SBC	A,(IY+d)	,
9F	SBC	A,A	
98	SBC	A,B	
99	SBC	A,C	
9A	SBC	A,D	
9B	SBC	A,E	
9C 9D	SBC	A,H	
DE20	SBC SBC	A,L A, n	
ED42	SBC	HL,BC	
ED52	SBC	HL,DE	
ED62	SBC	HL,HL	
ED72	SBC	HL,SP	
37	SCF		Set Carry Flag (C = 1)
CBC6	SET	0,(HL)	Set Bit b of Location
DDCB05C6	SET	0,(IX+d)	
FDCB05C6	SET	0,(IY+d)	
CBC7	SET	0,A	
CBC0 CBC1	SET SET	0,B 0,C	
CBC2	SET	0,C 0,D	
CBC3	SET	0,E	
CBC4	SET	0,H	
CBC5	SET	0,L	
CBCE	SET	1,(HL)	
DDCB05CE	SET	1,(IX+d)	
FDCB05CE	SET	1,(IY+d)	
CBCF CBC8	SET SET	1,A 1,B	
CBC9	SET	1,B 1,C	
CBCA	SET	1,D	
СВСВ	SET	1,E	
CBCC	SET	1,H	
CBCD	SET	1,L	
CBD6	SET	2,(HL)	
DDCB05D6	SET	2,(1X+d)	
FDCB05D6	SET	2,(IY+d)	
CBD7	SET	2,A	
CBD0 CBD1	SET SET	2,B 2,C	
CBD2	SET	2,C 2,D	
	521	-,-	

OBJ	5	OURCE	OPERATION
CODE	ST	ATEMENT	OPERATION
CBD3	SET	2,E	Set Bit b of Location
CBD4	SET	2,H	
CBD5	SET	2,L	
CBD8 CBDE	SET SET	3,B 3,(HL)	
DDCB05DE	SET	3,(IX+d)	
FDCB05DE	SET	3,(IY+d)	
CBDF	SET	3,A	
CBD9	SET	3,C	
CBDA	SET	3,D	
CBDB	SET	3,E	
CBDC	SET	3,H	
CBDD CBE6	SET SET	3,L	
DDCB05E6	SET	4,(HL) 4,(IX+d)	
FDCB05E6	SET	4,(IY+d)	
CBE7	SET	4,A	
CBE0	SET	4,B	
CBE1	SET	4,C	
CBE2	SET	4 ,D	
CBE3	SET	4,E	
CBE4	SET	4,H	
CBE5 CBEE	SET	4,L	
DDCB05EE	SET SET	5,(HL) 5 ,(IX+d)	
FDCB05EE	SET	5,(IY+d)	
CBEF	SET	5,A	
CBE8	SET	5,B	
CBE9	SET	5,C	
CBEA	SET	5,D	
CBEB	SET	5,E	
CBEC	SET	5,H	
CBED CBF6	SET SET	5,L 6,(HL)	
DDCB05F6	SET	6,(HL) 6,(IX+d)	
FDCB05F6	SET	6,(IY+d)	
CBF7	SET	6,A	
CBF0	SET	6,B	
CBF1	SET	6,C	
CBF2	SET	6,D	
CBF3	SET	6,E	
CBF4	SET	6,H	
CBF5 CBFE	SET SET	6,L 7,(HL)	
DDCB05FE	SET	7,(IX+d)	
FDCB05FE	SET	7,(IY+d)	
CBFF	SET	7,A	
CBF8	SET	7,B	
CBF9	SET	7,C	
CBFA	SET	7,D	
CBFB CBFC	SET SET	7,E	
CBFD	SET	7,H 7,L	
CB26	SLA	(HL)	Shift Operand Left
DDCB0526	SLA	(HL) (IX+d)	Arithmetic
FDCB0526	SLA	(IX+d)	
CB27	SLA	A	
CB20	SLA	В	
CB21	SLA	С	
CB22	SLA	D	
CB23	SLA	E	
CB24	SLA	н	
CB25	SLA	L	

OBJ		URCE	
CODE		TEMENT	OPERATION
			Chift One and Dish
CB2E DDCB052E	SRA SRA	(IX+d)	Shift Operand Right Arithmetic
FDCB052E	SRA	(IX+d)	Anthimetic
CB2F	SRA	Α Α	
CB28	SRA	В	
CB29	SRA	C	
CB2A	SRA	D	
CB2B	SRA	E	
CB2C	SRA	н	
CB2D	SRA	L	
CB3E	SRL	(HL)	Shift Operand Right
DDCB053E	SRL	(IX+d)	Logical
FDCB053E	SRL	(IX-d)	2031001
CB3F	SRL	Α	
CB38	SRL	В	
CB39	SRL	c	
CB3A	SRL	D	
CB3B	SRL	E	
CB3C	SRL	н	
CB3D	SRL	L	
96	SUB	(HL)	Subtract Operand
DD9605	SUB	(IX+d)	from Acc.
FD9605	SUB	(IY+d)	
97	SUB	Α	
90	SUB	В	
91	SUB	С	
92	SUB	D	
93	SUB	E	
94	SUB	Н	
95	SUB	L	
D620	SUB	n	
AE '	XOR	(HL)	Exclusive "OR"
DDAE05	XOR	(IX+d)	Operand and Acc.
FDAE05	XOR	(IY+d)	
AF	XOR	A	
A8	XOR	В	
A9 AA	XOR	С	
	XOR	D	
AB	XOR	E	
AC	XOR	Н	
AD	XOR	L	
EE20	XOR	n	

Example Values

nn	EQU	584H
d	EQU	5
n	EQU	20H
е		30H

RIO

	· RIO I/O REQUEST VECTOR						
LOGICAL UNIT	REQUEST	DATA TRANSFER ADDRESS	DATA [,] LENGTH	COMPLETION RETURN ADDRESS	ERROR RETURN ADDRESS	COMPLETION CODE	SUPPLEMENTAL PARAMETER VECTOR ADDRESS
0	1	2-3	4-5	6-7	8-9	А	B-C

	SUPPLEMENTAL PARAMETER VECTOR					
TYPE OPEN OR ASSIGN	DRIVE SPECIFIER	LENGTH OF NAME	NAME			
0	1	2	3			

(1	I/O REQUEST CODE RETURN WHEN COMPLETE)	(R	I/O REQUEST CODE ETURN WHEN COMPLETE)
0 2 4 6 8 A C E 10 12 14 16	INITIALIZE ASSIGN OPEN CLOSE REWINDINARY READ BINARY READ BINARY WHITE BINARY WHITE BINARY WHITE CORD WHITE CORD DELETE REMAINING	1A 1C 1E 20 22 24 26 28 2A 2C 2E 30	ERASE FILE READ AND DELETE READ CURRENT RECORD READ CURRENT RECORD SKIP FORWARD SKIP FORWARD SKIP TO END READ THE THE THE THE THE THE THE THE THE THE


COMPLETION CODE	MEANING	COMPLETION CODE	MEANING
40	INVALID DRIVE NAME	C6	DATA TRANSFER ERROR
41	INVALID OR INACTIVE DEVICE	C7	FILE NOT FOUND
42	INVALID UNIT	C9	END OF FILE ERROR
43	MEMORY PROTECT VIOLATION	CA	POINTER CHECK ERROR
44	MISSING OR INVALID OPERAND(S)	СВ	FILE NOT OPEN
45	SYSTEM ERROR	CC	UNIT ALREADY ACTIVE (OPEN)
46	ILLEGAL FILE NAME	CD	ASSIGN BUFFER FULL
47	NON-EXISTENT COMMAND	CE	INVALID DRIVE SPECIFICATION
48	ILLEGAL FILE TYPE	CF	LOGICAL UNIT TABLE FULL (> 16)
49	PROGRAM ABORT		(OPEN)
4A	INSUFFICIENT MEMORY		· ' '
4B	MISSING OR INVALID FILE PROPERTIES		DUPLICATE FILE
1		D1	DISKETTE ID ERROR
80	OPERATION COMPLETE	D2	INVALID ATTRIBUTES
81	DIRECTORY FORMAT ERROR	D3	DISK IS FULL
82	SCRATCH FILE CREATED	Đ4	FILE NOT IN PROPER DIRECTORY
83	FILE NAME TRUNCATED		RECORD
84	ATTRIBUTE LIST TRUNCATED	D5	BEGINNING OF FILE ERROR
		D6	FILE ALREADY OPEN ON OTHER UNIT
C1	INVALID OPERATION (REQUEST)	D7	INVALID RENAME TO SCRATCH FILE
C2	DEVICE IS NOT READY	D8	FILE LOCKED (ATTEMPT TO CHANGE
C3	WRITE PROTECTION		ATTRIBUTES)
C4	SECTOR ADDRESS ERROR	D9	INVALID OPEN REQUEST
C5	SEEK ERROR		

ZDOS RETURN CODES


	DISK ERROR		ATA OST	
INVALID OPERATION DUPLICATE FILE ACTIVE FILE TABLE FULL FILE NOT FOUND DIRECTORY FULL SYSTEM ERROR FILE NOT OPEN END OF FILE DISK ERROR DISK FULL POINTER ERROR BEGINNING OF FILE FILE ALREADY OPEN DISK NOT READY WRONG DISK NONEXISTENT DISK	1 2 3 4 5 6 8 9 A B C D E F 0 1	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 9 9 9	1 2 3 4 5 6 8 9 A B C D E F 0 1	0000000000000000

		ZC	OOS RE	QUEST CO	DES			
REQUEST	03	BUFFER ADDR	NOT USED	# RECORDS	fn	ft	UNIT	ERROR CODE
0	1	2-3	4-5	6	7-12	13	14	15

REQUEST CODE	OPERATION
08	INITIALIZE
0C	OPEN
0E	CREATE
10	CLOSE
12	ERASE
14	RENAME
16	REWIND
18	READ n RECORDS
1A	READ CURRENT RECORD
1C	READ PREVIOUS RECORD
1E	SKIP n RECORDS
20	BACK n RECORDS
22	REWRITE CURRENT RECORD
24	INSERT n RECORDS
26	DELETE n RECORDS



TURN AROUND PLUG 25 PIN CINCH CONNECTOR (FEMALE) APN 99999-022



CROSS COUPLER 25 PIN CINCH CONNECTOR (FEMALE) APN 99999-015

This page intentionally left blank.



GIC General Terminal Corporation

Technical publications remarks form

foranco no ·				Datas	1.
ference no. :]		Dated	d :
		j			
S IN PUBLICATION					
STIONS FOR IMPROVEMENT T	O PUBLICATION	PLEASE FEEL	FREE TO COMME	ONT ON THE EQUI	PMENT, ALSO
		1.11			
		-			
·					
Your comments will be prompt! If you require a written reply che				as required	
Your comments will be promptl If you require a written reply, che	eck here and furnish co	mplete mailing address	below.	DATE	

Please give this technical publications remarks form to your representative.

General Terminal Corporation

or mail to:



GTC Incorporated 14831 Franklin Avenue Tustin, California 92680 ATT: Marketing Support Publications





General Terminal Corporation

14831 Franklin Avenue Tustin, California 92680 (800) 854-6925

Part Number 05007-001