

REVISIONS				
ZONE	SYM.	DESCRIPTION	BY	DATE
50		REL TO PLAT PROD # 3491	EP	2.27.75
51		RMVD SHORT PLO# 3621	EP	2.12.77
52		ADDED SIGNAL #1 PECLR TO SCHEM PER PLO# 3684	VC	2.13.75
A		REV CHG PER PLO 5382	NS	1.19.81

I/O MEMORY INTERFACE

I/O MEMORY INTERFACE

CPU BOARD 1

J2

PIN	SIGNAL
1	GND
2	B3*0
3	B3*1
4	B3*2
5	B3*3
6	B3*4
7	B3*5
8	B3*6
9	B3*7
10	B3*8
11	B3*9
12	B3*10
13	B3*11
14	B3*12
15	B3*13
16	B3*14
17	B3*15
18	B3*16
19	B3*17
20	B3*18
21	B3*19
22	B3*20
23	B3*21
24	B3*22
25	B3*23
26	GND
27	RLP 23*
28	RLP 24*
29	RLP 23*
30	RLP 22*
31	RLP 21*
32	RLP 20*
33	GND
34	GND
35	MM-R*
36	MM-B*
37	MM-M*
38	MM-W*
39	GND
40	READ KEYS*
41	GND
42	B3 H TO Z*
43	GND
44	CTRL P TO I/O*
45	GND
46	B3 P TO I/O*
47	GND
48	INT ON Z*
49	GND
50	GND

J1

PIN	SIGNAL
1	GND
2	C0'
3	C1'
4	C2'
5	GND
6	LOAD'
7	GND
8	SYS RST'
9	GND
10	TB'
11	GND
12	RSP'
13	GND
14	MEM FAIL*
15	GND
16	AUTO'
17	GND
18	REPEAT'
19	GND
20	STEP'
21	GND
22	A CYCLE'
23	GND
24	DAV'
25	GND
26	B3 P TO I/O*
27	GND
28	CTRL P TO I/O*
29	GND
30	LSI/Q*
31	GND
32	I/O TO I/O*
33	GND
34	IOP 22*
35	IOP 21*
36	IOP 20*
37	GND
38	
39	
40	
41	GND
42	BZ'
43	GND
44	
45	
46	
47	GND
48	
49	GND
50	GND

J4

SIGNAL	PIN B	PIN A	SIGNAL
VCC (+5V)	1	1	VCC (+5V)
VCC (+5V)	2	2	VCC (+5V)
	3	3	
GND	4	4	GND
GND	5	5	GND
B3*0	6	6	BI-0
B3*1	7	7	BI-1
B3*2	8	8	BI-2
B3*3	9	9	BI-3
B3*4	10	10	BI-4
B3*5	11	11	BI-5
B3*6	12	12	BI-6
B3*7	13	13	BI-7
B3*8	14	14	BI-8
B3*9	15	15	BI-9
B3*10	16	16	BI-10
B3*11	17	17	BI-11
B3*12	18	18	BI-12
B3*13	19	19	BI-13
B3*14	20	20	BI-14
B3*15	21	21	BI-15
B3*16	22	22	BI-16
B3*17	23	23	BI-17
B3*18	24	24	BI-18
B3*19	25	25	BI-19
B3*20	26	26	BI-20
B3*21	27	27	BI-21
B3*22	28	28	BI-22
B3*23	29	29	BI-23
RLP 25*	30	30	P BUS-0
RLP 24*	31	31	P BUS-1
RLP 23*	32	32	P BUS-2
RLP 22*	33	33	P BUS-3
RLP 21*	34	34	MAV
RLP 20*	35	35	MEM FAIL
INT ON Z*	36	36	M DATA 0 BI
IOP 22*	37	37	
IOP 21*	38	38	SPR 1
IOP 20*	39	39	
READ KEYS*	40	40	TEST CONDN


J3

SIGNAL	PIN B	PIN A	SIGNAL
MM-R*	1	1	TEST SEL 0
MM-B*	2	2	TEST SEL 1
MM-M*	3	3	TEST SEL 2
MM-W*	4	4	TEST SEL 3
LSI/Q*	5	5	TEST SEL 4
	6	6	TEST SEL 5
I/O TO I/O*	7	7	PULSE SEL 0
B3 H TO Z*	8	8	PULSE SEL 1
B3 P TO I/O*	9	9	PULSE SEL 2
CTRL P TO I/O*	10	10	PULSE SEL 3
C0'	11	11	PULSE SEL 4
C1'	12	12	PULSE SEL 5
C2'	13	13	PULSE SEL 0
AUTO'	14	14	STEADY SEL 0
REPEAT'	15	15	STEADY SEL 1
LOAD'	16	16	STEADY SEL 2
STEP'	17	17	STEADY SEL 3
SYS RST'	18	18	
A CYCLE'	19	19	PPAGE-0
TB'	20	20	PPAGE-1
DAV'	21	21	PPAGE-2
RSP'	22	22	PPAGE-3
B3 P TO I/O*	23	23	PPAGE-4
MEM FAIL*	24	24	12V LO
CTRL P TO I/O*	25	25	FORCE BREAK
BZ'	26	26	SLOW MEM OK
GND	27	27	SYS RST
	28	28	FLAG 1
	29	29	LSI OK
	30	30	MOD Z
	31	31	12V HI
	32	32	CLOCK
	33	33	5V LO
	34	34	OTHER CK
	35	35	5V HI
	36	36	GND
GND	37	37	GND
*MAL-RST	38	38	R MAP
VCC (+5V)	39	39	VCC (+5V)
VCC (+5V)	40	40	VCC (+5V)

J5

SIGNAL	PIN	PIN	SIGNAL
GND	1	A	GND
VCC (+5V)	2	B	VCC (+5V)
VDD (+12V)	3	C	VDD (+12V)
VBB (-5V)	4	D	VEE (-12V)
BI-0	5	E	BI-1
BI-2	6	F	BI-3
BI-4	7	H	BI-5
BI-6	8	J	BI-7
BI-8	9	K	BI-9
BI-10	10	L	BI-11
BI-12	11	M	BI-13
BI-14	12	N	BI-15
GND	13	P	GND
BI-16	14	R	BI-17
BI-18	15	S	BI-19
BI-20	16	T	BI-21
BI-22	17	U	BI-23
	18	V	
SYS RST	19	W	TEST CONDN
P BUS-0	20	X	P BUS-1
P BUS-2	21	Y	P BUS-3
TEST SEL 0	22	Z	TEST SEL 1
TEST SEL 2	23	A	TEST SEL 3
TEST SEL 4	24	B	TEST SEL 5
GND	25	C	GND
PULSE SEL 0	26	D	PULSE SEL 1
PULSE SEL 2	27	E	PULSE SEL 3
PULSE SEL 4	28	F	PULSE SEL 5
PULSE SEL 6	29	H	LSI OK
STEADY SEL 0	30	J	STEADY SEL 1
STEADY SEL 2	31	R	STEADY SEL 3
DECIMAL L	32	L	DECIMAL M
DECIMAL R	33	M	FLAG 2
STORED OVFL	34	N	STORED ZERO
STORED MIWS	35	P	STORED CARRY
ADR 0	36	R	ADR 1
ADR 2	37	S	ADR 3
GND	38	T	GND
ADR 6	39	U	ADR 7
ADR 8	40	V	ADR 9
ADR 0	41	W	ADR 11
ADR 4	42	X	ADR 5
	43	Y	
CLOCK	44	Z	OTHER CK
GND	45	AA	GND
GND	46	BB	GND
GND	47	CC	GND
VDD (+12V)	48	DD	VDD (+12V)
VCC (+5V)	49	EE	VCC (+5V)
GND	50	FF	GND

NOTES: UNLESS OTHERWISE SPECIFIED
1. J10 IS NOT USED



ITEM NO.	QTY	PART NUMBER	REF. DES.	DESCRIPTION

UNLESS OTHERWISE SPECIFIED ALL DIMENSIONS IN INCHES TOLERANCES

SCALE: DRAWN: Z. L. W. E. J. O. DATE: 6-12-76
CHK: J. L. Y. B. E. R. G. DATE: 11-30-76
ENG: R. J. C. A. S. E. DATE: 6/24/76

RELEASED: [Signature] DATE: 4/1/78

FOUR-PHASE SYSTEMS, INC. ©
CLEVELAND, OHIO

I/O BACKPLANE

D 90062072-07 A

SHEET 1 OF 3

REVISIONS					
ZONE	SYMBOL	DESCRIPTION	BY	DATE	APPROVAL

CPU BOARD 2

J6			
SIGNAL	PIN	PIN	SIGNAL
GND	1	A	GND
VCC (+5V)	2	B	VCC (+5V)
VDD (+12V)	3	C	VDD (+12V)
VBB (-5V)	4	D	VEE (-12V)
BI-φ	5	E	BI-1
BI-2	6	F	BI-3
BI-4	7	H	BI-5
BI-6	8	J	BI-7
BI-8	9	K	BI-9
BI-10	10	L	BI-11
BI-12	11	M	BI-13
BI-14	12	N	BI-15
GND	13	P	GND
BI-16	14	R	BI-17
BI-18	15	S	BI-19
BI-20	16	T	BI-21
BI-22	17	U	BI-23
	18	V	
SYS RST	19	W	TEST COND1
P BUS-φ	20	X	P BUS-1
P BUS-2	21	Y	P BUS-3
TEST SEL φ	22	Z	TEST SEL 1
TEST SEL 2	23	A	TEST SEL 3
TEST SEL 4	24	B	TEST SEL 5
GND	25	C	GND
PULSE SEL φ	26	D	PULSE SEL 1
PULSE SEL 2	27	E	PULSE SEL 3
PULSE SEL 4	28	F	PULSE SEL 5
PULSE SEL 6	29	H	FLAG 1
STEADY SEL φ	30	J	STEADY SEL 1
STEADY SEL 2	31	K	STEADY SEL 3
DECIMAL L	32	L	DECIMAL M
DECIMAL R	33	M	FLAG 2
STORED OVFL	34	N	STORED ZERO
STORED MINUS	35	P	STORED CARRY
ADR φ	36	R	ADR 1
ADR 2	37	S	ADR 3
GND	38	T	GND
ADR 6	39	U	ADR 7
ADR 8	40	V	ADR 9
ADR 10	41	W	ADR 11
ADR 4	42	X	ADR 5
	43	Y	SPAR 1
CLOCK	44	Z	OTHER CK
GND	45	AA	GND
GND	46	BB	GND
GND	47	CC	GND
VDD (+12)	48	DD	VDD (+12)
VCC (+5)	49	EE	VCC (+5)
GND	50	FF	GND

MEMORY MAP BOARD




J7			
SIGNAL	PIN	PIN	SIGNAL
GND	1	A	GND
VCC (+5V)	2	B	VCC (+5V)
VDD (+12V)	3	C	VDD (+12V)
VBB (-5V)	4	D	VEE (-12V)
BI-φ	5	E	BI-1
BI-2	6	F	BI-3
BI-4	7	H	BI-5
BI-6	8	J	BI-7
BI-8	9	K	BI-9
BI-10	10	L	BI-11
BI-12	11	M	BI-13
BI-14	12	N	BI-15
GND	13	P	GND
BI-16	14	R	BI-17
BI-18	15	S	BI-19
BI-20	16	T	BI-21
BI-22	17	U	BI-23
*IPECLR	18	V	
SYS RST	19	W	TEST COND1
P BUS-φ	20	X	P BUS-1
P BUS-2	21	Y	P BUS-3
TEST SEL φ	22	Z	TEST SEL 1
TEST SEL 2	23	A	TEST SEL 3
TEST SEL 4	24	B	TEST SEL 5
GND	25	C	GND
PULSE SEL φ	26	D	PULSE SEL 1
PULSE SEL 2	27	E	PULSE SEL 3
PULSE SEL 4	28	F	PULSE SEL 5
PULSE SEL 6	29	H	*Malf RST
STEADY SEL φ	30	J	STEADY SEL 1
STEADY SEL 2	31	K	STEADY SEL 3
BANK-φ	32	L	BANK-1
BANK-2	33	M	PPAGE-φ
PPAGE-1	34	N	PPAGE-2
PPAGE-3	35	P	PPAGE-4
MAV	36	R	MEM FAIL
M DATA TO BI	37	S	FORCE BREAK
GND	38	T	GND
MOD Z	39	U	SLOW MEMOK
MPR	40	V	CONST TO BI
MRAM-R	41	W	
S1	42	X	
	43	Y	
CLOCK	44	Z	OTHER CK
GND	45	AA	GND
GND	46	BB	GND
GND	47	CC	GND
VDD (+12)	48	DD	VDD (+12)
VCC (+5)	49	EE	VCC (+5)
GND	50	FF	GND

MEMORY BOARD 1

J8			
SIGNAL	PIN	PIN	SIGNAL
GND	1	A	GND
VCC (+5V)	2	B	VCC (+5V)
VDD (+12V)	3	C	VDD (+12V)
VBB (-5V)	4	D	VEE (-12V)
BI-φ	5	E	BI-1
BI-2	6	F	BI-3
BI-4	7	H	BI-5
BI-6	8	J	BI-7
BI-8	9	K	BI-9
BI-10	10	L	BI-11
BI-12	11	M	BI-13
BI-14	12	N	BI-15
GND	13	P	GND
BI-16	14	R	BI-17
BI-18	15	S	BI-19
BI-20	16	T	BI-21
BI-22	17	U	BI-23
*IPECLR	18	V	BI-23
SYS RST	19	W	
P BUS-φ	20	X	P BUS-1
P BUS-2	21	Y	P BUS-3
SP1	22	Z	SP7
SP2	23	A	SP8
SP3	24	B	SP9
GND	25	C	GND
PULSE SEL φ	26	D	PULSE SEL 1
PULSE SEL 2	27	E	PULSE SEL 3
PULSE SEL 4	28	F	PULSE SEL 5
PULSE SEL 6	29	H	*Malf RST
SP4	30	J	SP10
SP5	31	K	SP11
BANK-φ	32	L	BANK-1
BANK-2	33	M	PPAGE-φ
PPAGE-1	34	N	PPAGE-2
PPAGE-3	35	P	PPAGE-4
MAV	36	R	MEM FAIL
M DATA TO BI	37	S	SP12
GND	38	T	GND
SP 6	39	U	SP13
MPR	40	V	CONST TO BI
MRAM-R	41	W	S2
S1	42	X	EMAP
OPEN	43	Y	SPAR 1
CLOCK	44	Z	OTHER CK
GND	45	AA	GND
GND	46	BB	GND
GND	47	CC	GND
VDD (+12)	48	DD	VDD (+12)
VCC (+5)	49	EE	VCC (+5)
GND	50	FF	GND

MEMORY BOARD 2

J9			
SIGNAL	PIN	PIN	SIGNAL
GND	1	A	GND
VCC (+5V)	2	B	VCC (+5V)
VDD (+12V)	3	C	VDD (+12V)
VBB (-5V)	4	D	VEE (-12V)
BI-φ	5	E	BI-1
BI-2	6	F	BI-3
BI-4	7	H	BI-5
BI-6	8	J	BI-7
BI-8	9	K	BI-9
BI-10	10	L	BI-11
BI-12	11	M	BI-13
BI-14	12	N	BI-15
GND	13	P	GND
BI-16	14	R	BI-17
BI-18	15	S	BI-19
BI-20	16	T	BI-21
BI-22	17	U	BI-23
*IPECLR	18	V	BI-22
SYS RST	19	W	
P BUS-φ	20	X	P BUS-1
P BUS-2	21	Y	P BUS-3
SP1	22	Z	SP7
SP2	23	A	SP8
SP3	24	B	SP9
GND	25	C	GND
PULSE SEL φ	26	D	PULSE SEL 1
PULSE SEL 2	27	E	PULSE SEL 3
PULSE SEL 4	28	F	PULSE SEL 5
PULSE SEL 6	29	H	*Malf RST
SP4	30	J	SP10
SP5	31	K	SP11
BANK-φ	32	L	BANK-1
BANK-2	33	M	PPAGE-φ
PPAGE-1	34	N	PPAGE-2
PPAGE-3	35	P	PPAGE-4
MAV	36	R	MEM FAIL
M DATA TO BI	37	S	SP12
GND	38	T	GND
SP 6	39	U	SP13
MPR	40	V	CONST TO BI
MRAM-R	41	W	S2
S1	42	X	EMAP
GND	43	Y	SPAR 1
CLOCK	44	Z	OTHER CK
GND	45	AA	GND
GND	46	BB	GND
GND	47	CC	GND
VDD (+12)	48	DD	VDD (+12)
VCC (+5)	49	EE	VCC (+5)
GND	50	FF	GND




ITEM NO	QTY	PART NUMBER	REF. DES.	DESCRIPTION


DRAWN: R. CLAVELO 6-17-76
 CHECKED: J. LYBERG 11-30-76
 ENGR: R. CLAVELO 11-30-76
 DATE: 11/30/76

UNLESS OTHERWISE SPECIFIED
 ALL DIMENSIONS IN INCHES
 TOLERANCES: DECIMAL XX ± FRACTIONAL ± ANGULAR ±

RELEASED DATE: 11/30/76
 SHEET 2 OF 3

FOUR-PHASE SYSTEMS, INC.
 14790 BACKPLANE
 D 90062072-07 A
 SHEET 2 OF 3



DRAWN <i>VTKKI</i>	DATE <i>1-3-78</i>	 FOUR-PHASE SYSTEMS, INC. CUPERTINO, CALIFORNIA
CHECKED <i>Shurtzess</i>	<i>1-4-78</i> ENGINEER	
MFG <i>A. J. DiFranco</i>		<i>1-4-78</i>
RELEASED <i>Christofferson</i>		<i>1/4/78</i>
SHEET		<i>3 OF 3</i>
IV/90 BACKPLANE		90062072-07
REV		A