

CHANGE/ERRATA INFORMATION

ISSUE NO: 1 10/81

This change/errata contains information necessary to ensure the accuracy of the following manual. Enter the corrections in the manual if either one of the these conditions exist:

1. The revision letter stamped on the indicated PCB is equal to or higher than that given with each change.
2. No revision letter is indicated at the beginning of the change/errata.

MANUAL

Title: 9000A-9900 Interface Pod
Print Date: July 1981
Rev. and Date: ----

C/E PAGE EFFECTIVITY

Page No. Print Date
1 10/81

9000A-9900 Interface Pod

Instruction Manual

P/N 613745

July 1981

©1981, John Fluke Mfg. Co., Inc., all rights reserved Litho in U.S.A.



WARRANTY

Notwithstanding any provision of any agreement the following warranty is exclusive:

The JOHN FLUKE MFG. CO., INC., warrants each instrument it manufactures to be free from defects in material and workmanship under normal use and service for the period of 1 year from date of purchase. This warranty extends only to the original purchaser. This warranty shall not apply to fuses, disposable batteries (rechargeable type batteries are warranted for 90 days), or any product or parts which have been subject to misuse, neglect, accident, or abnormal conditions of operations.

In the event of failure of a product covered by this warranty, John Fluke Mfg. Co., Inc., will repair and calibrate an instrument returned to an authorized Service Facility within 1 year of the original purchase; provided the warrantor's examination discloses to its satisfaction that the product was defective. The warrantor may, at its option, replace the product in lieu of repair. With regard to any instrument returned within 1 year of the original purchase, said repairs or replacement will be made without charge. If the failure has been caused by misuse, neglect, accident, or abnormal conditions of operations, repairs will be billed at a nominal cost. In such case, an estimate will be submitted before work is started, if requested.

THE FOREGOING WARRANTY IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS, OR ADEQUACY FOR ANY PARTICULAR PURPOSE OR USE. JOHN FLUKE MFG. CO., INC., SHALL NOT BE LIABLE FOR ANY SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, WHETHER IN CONTRACT, TORT, OR OTHERWISE.

If any failure occurs, the following steps should be taken:

1. Notify the JOHN FLUKE MFG. CO., INC., or nearest Service facility, giving full details of the difficulty, and include the model number, type number, and serial number. On receipt of this information, service data, or shipping instructions will be forwarded to you.
2. On receipt of the shipping instructions, forward the instrument, transportation prepaid. Repairs will be made at the Service Facility and the instrument returned, transportation prepaid.

SHIPPING TO MANUFACTURER FOR REPAIR OR ADJUSTMENT

All shipments of JOHN FLUKE MFG. CO., INC., instruments should be made via United Parcel Service or "Best Way" prepaid. The instrument should be shipped in the original packing carton; or if it is not available, use any suitable container that is rigid and of adequate size. If a substitute container is used, the instrument should be wrapped in paper and surrounded with at least four inches of excelsior or similar shock-absorbing material.

CLAIM FOR DAMAGE IN SHIPMENT TO ORIGINAL PURCHASER

The instrument should be thoroughly inspected immediately upon original delivery to purchaser. All material in the container should be checked against the enclosed packing list. The manufacturer will not be responsible for shortages against the packing sheet unless notified immediately. If the instrument is damaged in any way, a claim should be filed with the carrier immediately. (To obtain a quotation to repair shipment damage, contact the nearest Fluke Technical Center.) Final claim and negotiations with the carrier must be completed by the customer.

The JOHN FLUKE MFG. CO., INC., will be happy to answer all applications or use questions, which will enhance your use of this instrument. Please address your requests or correspondence to: JOHN FLUKE MFG. CO., INC., P.O. BOX C9090, EVERETT, WASHINGTON 98206, ATTN: Sales Dept. For European Customers: Fluke (Holland) B.V., P.O. Box 5053, 5004 EB, Tilburg, The Netherlands.

*For European customers, Air Freight prepaid.

John Fluke Mfg. Co., Inc., P.O. Box C9090, Everett, Washington 98206

Table of Contents

SECTION	TITLE	PAGE
1	INTRODUCTION	1-1
	1-1. PURPOSE OF INTERFACE POD	1-1
	1-2. DESCRIPTION OF INTERFACE POD	1-1
	1-3. SPECIFICATIONS	1-2
2	INSTALLATION	2-1
	2-1. GENERAL	2-1
	2-2. MAKING CONNECTIONS	2-1
	2-3. POWER CONNECTIONS	2-2
3	MICROPROCESSOR DATA	3-1
	3-1. INTRODUCTION	3-1
	3-2. 9900 SIGNALS	3-1
	3-3. STATUS/CONTROL LINES AND ADDRESS SPACE ASSIGNMENT	3-3
	3-4. Introduction	3-3
	3-5. Bit Assignment - Status Lines	3-3
	3-6. User-Writeable Control Lines	3-5
	3-7. Bit Assignment - Control Lines	3-6
	3-8. Address Space Assignment	3-6
	3-9. FORCING AND INTERRUPT LINES	3-6
	3-10. LINES ENABLED DURING TROUBLESHOOTER SETUP	3-6
	3-11. NON-DETECTABLE 9900 SIGNALS	3-7
	3-12. MARGINAL UUT PROBLEMS	3-7
	3-13. Introduction	3-7
	3-14. UUT Operating Speed and Memory Access	3-7
	3-15. UUT Noise Levels	3-7
	3-16. Bus Loading	3-7
	3-17. Clock Loading	3-7
	3-18. POD DRIVE CAPABILITY	3-7
	3-19. POWER FAILURE DETECTION LIMITS	3-8

TABLE OF CONTENTS, (continued)

SECTION	TITLE	PAGE
4	THEORY OF OPERATION	4-1
4-1.	INTRODUCTION	4-1
4-2.	GENERAL POD OPERATION	4-1
4-3.	Processor Section	4-1
4-4.	UUT Interface Section	4-4
4-5.	Timing Section	4-4
4-6.	UUT Power Sensing	4-5
4-7.	DETAILED BLOCK DIAGRAM DESCRIPTION ..	4-5
4-8.	Processor Section	4-5
4-9.	UUT Interface Section - General	4-10
4-10.	UUT Interface Section - Data Lines	4-10
4-11.	UUT Interface Section - Address Lines	4-11
4-12.	UUT Interface Section - Status and Control Lines ..	4-13
4-13.	Timing Section	4-13
5	MAINTENANCE	5-1
5-1.	INTRODUCTION	5-1
5-2.	SELF TEST	5-1
5-3.	REPAIR PRECAUTIONS	5-2
5-4.	TROUBLESHOOTING	5-3
5-5.	Introduction	5-3
5-6.	Pod Defective or Inoperative?	5-6
5-7.	Selecting a UUT for Pod Testing	5-6
5-8.	Troubleshooting a Defective Pod	5-7
5-13.	Troubleshooting and Inoperative Pod	5-11
5-14.	DISASSEMBLY	5-15
6	LIST OF REPLACEABLE PARTS	6-1
6-1.	INTRODUCTION	6-1
6-2.	HOW TO OBTAIN PARTS	6-1
7	SCHEMATIC DIAGRAMS	7-1

List of Tables

TABLE	TITLE	PAGE
1-1.	9900 Interface Pod Specifications	1-4
3-1.	9900 Signals	3-1
3-2.	Status and Control Lines Bit Assignments	3-5
5-1.	Self Test Failure Codes	5-3
5-2.	Required Test Equipment	5-4
5-3.	9900 Pod Memory and I/O Addresses	5-14

List of Illustrations

FIGURE	TITLE	PAGE
1-1.	Relationship of Interface Pod to 9000 and UUT	1-3
2-1.	Connection of Interface Pod to Troubleshooter	2-3
2-2.	Connection of Interface Pod to UUT	2-3
3-1.	9900 Pin Assignments	3-4
4-1.	General Block Diagram	4-2
4-2.	Detailed Block Diagram	4-6
4-3.	Handshaking Signals	4-9
4-4.	UUT ON Signal and Latch Times	4-12
5-1.	Interface PCB, Non-Component Side	5-5
5-2.	Troubleshooting a Defective Pod	5-8
5-3.	Troubleshooting an Inoperative Pod	5-13

Section 1

Introduction

1-1. PURPOSE OF INTERFACE POD

The purpose of the 9000A-9900 Interface Pod, hereafter referred to as the pod, is to interface any 9000 Series Micro System Troubleshooter to a piece of equipment employing a 9900 microprocessor.

The 9000 Series Micro System Troubleshooters are designed to service printed circuit boards, instruments and systems employing bus-oriented microprocessors. While the architecture of the troubleshooter main frame is general in nature and is designed to accommodate processors with up to 32 address lines and 32 data lines, the interface pod adapts the general purpose architecture of the 9000 Series to a specific microprocessor, or microprocessor family. The interface pod adapts the 9000 Series to microprocessor-specific functions such as pin layout, status/control functions, interrupt handling, timing, size of memory space, and size of I/O space.

1-2. DESCRIPTION OF INTERFACE POD

The pod consists of a pair of printed circuit board assemblies, chassis-mounted within a break-resistant case. A shielded 24-conductor cable connects the printed circuit boards to the troubleshooter; a shielded ribbon cable and connector provide connection to the unit under test, hereafter referred to as the UUT.

Figure 1-1 shows the relationship of the pod to the troubleshooter and to the UUT. Connection from the pod to the troubleshooter is via a front-mounted 25-pin connector. Connection to the UUT is made by plugging the ribbon cable plug directly into the microprocessor socket. The UUT microprocessor socket gives the troubleshooter direct access to all system components which normally communicate with the microprocessor.

The pod contains a 9900 microprocessor and the supporting hardware and control software required to:

- Perform handshaking with the troubleshooter

- Receive and execute commands from the troubleshooter
- Report UUT status to the troubleshooter
- Emulate the UUT microprocessor

The pod is powered by the troubleshooter, but is clocked by the UUT clock signals. Using the UUT clock signals allows the troubleshooter and pod to operate at the designed operating speed of the UUT.

Logic level detection circuits are provided on each line to the UUT. These circuits allow detection of bus shorts, stuck-high or stuck-low conditions, and any bus drive conflict (two or more drivers attempting to drive the same bus line).

Over-voltage protection circuits are also provided on each line to the UUT. These circuits guard against pod damage which could result from:

- Incorrectly inserting the ribbon cable plug in the UUT microprocessor socket.
- UUT faults which place potentially damaging voltages on the UUT microprocessor socket.

The over-voltage protection circuits guard against voltages of +12 to -7 volts on any one pin. Multiple faults, especially of long duration, may cause pod damage.

A power level sensing circuit constantly monitors the voltage level of the UUT power supplies. If UUT power rises above or drops below an acceptable level, the pod notifies the troubleshooter of the power fail condition.

A self test socket provided on the pod enables the troubleshooter to check pod operation. The self test socket is a 64-pin zero-insertion force type connector. The ribbon cable plug must be connected to the self test socket during self test operation. The ribbon cable plug should also be inserted into this socket when the pod is not in use to provide protection for the plug.

1-3. SPECIFICATIONS

Specifications for the 9000A-9900 Interface Pod are listed in Table 1-1.




Figure 1-1. Relationship of Interface Pod to 9900 and UUT

Table 1-1. 9900 Interface Pod Specifications

ELECTRICAL PERFORMANCE	
Power Dissipation	4.0 watts maximum
Maximum External Voltage .	-7 to +12 volts may be applied between ground and any ribbon cable plug pin continuously.
MICROPROCESSOR SIGNALS	
Clock Input Low	-0.3V min., +0.6V max.
Clock Input High	+10.2V min., +12.0V max.
Input Low Voltage	0V min., +0.8V max.
Input High Voltage	+2.2V min., +5.0V max.
Output Low Voltage	+0.4V max., with $I_{ol} = 1.8 \text{ mA}$
Output High Voltage	+2.4V min., with $I_{oh} = 250 \mu\text{A}$
Tri-state Output Leakage Current	$\pm 70 \mu\text{A}$
High Level Input Current ..	$20 \mu\text{A}$ typ. with $V_{ih} = +2.7\text{V}$
Low Level Input Current HOLD, READY, LOAD, RESET, IC0, IC1, IC2, IC3	-400 μA typ. with $V_{il} = +0.4\text{V}$
ALL OTHER INPUT LINES	-20 μA typ. with $V_{ih} = +0.4\text{V}$
TIMING CHARACTERISTICS	
Maximum Clock Frequency.	3 MHz
Added Delays to 9900 Signals	
LOW-TO-HIGH TRANSITIONS	20 ns typ.
HIGH-TO-LOW TRANSITIONS	24 ns typ.
UUT POWER DETECTION	
Detection of Low V_{cc} Fault	$V_{cc} < +4.5\text{V}$ detected
Detection of High V_{cc} Fault	$V_{cc} > +5.5\text{V}$ detected
Detection of Low V_{bb} Fault	$V_{bb} < -5.5\text{V}$ detected
Detection of High V_{bb} Fault	$V_{bb} > -4.5\text{V}$ detected
Detection of Low V_{ss} Fault	$V_{ss} < +10.8\text{V}$ detected

Table 1-1. 9900 Interface Pod Specifications (cont)

Detection of High Vss Fault	Vss > +13.2V detected
GENERAL	
Size	3.9 cm High x 15.3 cm Wide x 27.9 cm Deep (1.5 in High x 6 in Wide x 11 in Deep)
Weight	1.25 kg (2.75 lbs)
Environment	
STORAGE	-40° to +70°C, RH < 95%
OPERATING	0°C to +25°C, RH < 95% +25° to +40°C, RH < 75% +40° to +50°C, RH < 45%
Protection Class 3	Relates solely to insulation or grounding properties defined in IEC 348.

Section 2

Installation

2-1. GENERAL

Before a 9000 Series Micro System Troubleshooter can be used to perform any testing or fault isolation, it must be connected to the UUT. Connection is made by means of the pod, which is equipped with two cable assemblies, one round shielded-type and one ribbon-shielded type. The procedures for installing and connecting the pod are given in the following paragraphs.

2-2. MAKING CONNECTIONS

Before making any connections to the UUT, take note of the following precautions:

WARNING

TO PREVENT POSSIBLE HAZARDS TO THE OPERATOR OR DAMAGE TO THE UUT, DISCONNECT ALL HIGH-VOLTAGE POWER SUPPLIES, THERMAL ELEMENTS, MOTORS, OR MECHANICAL ACTUATORS WHICH ARE CONTROLLED OR PROGRAMMED BY THE UUT MICROPROCESSOR BEFORE CONNECTING POD.

- Be sure to install the ribbon cable plug correctly in the UUT microprocessor socket.
- The self test socket is intended for use with the ribbon cable plug only. Do not insert any microprocessor removed from a UUT under test, or any other device into this socket.

Connect the pod between the troubleshooter and the UUT as follows:

1. Remove power from the UUT. Remove power from the troubleshooter.

2. Using the round shielded cable, connect the pod to the troubleshooter as shown in Figure 2-1. Secure the connector using the sliding collar.
3. Apply power to the troubleshooter.
4. Perform a self-test of the pod as described in Section 5 of this manual.
5. With UUT power off, unplug the microprocessor from the UUT.
6. On the pod, turn the self test socket thumbwheel to release the plug from the self test socket.
7. Align the ribbon-cable with the microprocessor socket on the UUT so that the notched corner of the ribbon cable plug aligns with pin 1 of the socket. Insert the plug into the socket as shown in Figure 2-2.
8. Electrically reassemble the UUT. Use extender boards if necessary.

CAUTION

Ensure troubleshooter power is on before turning UUT power on in order to activate pod protection circuits.

9. Apply power to the troubleshooter and the UUT.

2-3. POWER CONNECTIONS

The pod receives +5 volts, -5 volts, and +12 volts from the 9000 Series Micro System Troubleshooter. No external power connections are required.




Figure 2-1. Connection of Interface Pod to Troubleshooter




Figure 2-2. Connection of Interface Pod to UUT

Section 3

Microprocessor Data

3-1. INTRODUCTION

This section contains information which may be useful during operation of the troubleshooter. This information includes 9900 signal descriptions, explanations of status/control lines and address space assignment, the effects the pod may have on normal UUT operation, the pod capabilities and limitations, and pertinent pod characteristics.

3-2. 9900 SIGNALS

For reference, Table 3-1 lists all of the 9900 signals and provides a brief description of each. Figure 3-1 shows the pin assignment of 9900 signals.

Table 3-1. 9900 Signals

SIGNAL NAME	DESCRIPTION
Address Lines* A1 - A15	The 15 address lines are designated A1 through A15. The address lines are tri-state outputs. The 9900 places the address lines in the tri-state during DMA (Direct Memory Access) operations. See HOLD.
Data lines* D0 - D15	The 16 data lines are designated D0 through D15. The data lines are tri-state bi-directional lines which are placed in the tri-state during DMA operations. See HOLD.
$\overline{\text{MEMEN}}$ Line	During a memory access operation, the $\overline{\text{MEMEN}}$ output is pulled low to identify a stable memory address on the address bus, A0 - A14.
IAQ	If the memory access operation is an instruction fetch, the IAQ output is pulled high.

Table 3-1. 9900 Signals (cont)

SIGNAL NAME	DESCRIPTION
DBIN Line	If the memory access operation is a read, the DBIN output is pulled high to indicate that the 9900 is ready to read data placed on the data lines.
$\overline{\text{WE}}$ Line	If the memory access operation is a write, the $\overline{\text{WE}}$ output is pulled low to indicate that the 9900 is ready to write data onto the data line.
READY Line	The READY input, when placed at a logic low, causes the 9900 to enter a wait state. During the wait state, the 9900 inserts clock pulses to extend the cycle time as required by the external logic selecting the wait state.
WAIT Line	The WAIT output is pulled high to acknowledge the READY input.
CRUCLK Line	The CRUCLK output is made high to identify valid data at the CRUOUT output during single-bit or serial data transfers to an I/O device.
CRUOUT Line	The CRUOUT output provides a serial output from an addressable 4096-bit field with valid data identified by a high CURCLK output.
CRUIN Line	The CRUIN input provides a serial input to an addressable 4096-bit field.
$\overline{\text{INTREQ}}$ Line	The $\overline{\text{INTREQ}}$ input is used in conjunction with the IC0 - IC3 lines to request interrupt. The $\overline{\text{INTREQ}}$ line must be held low to request interrupt.
IC0-IC3 Lines	The IC0 - IC3 lines provide 16 levels of interrupt priority when used with the $\overline{\text{INTREQ}}$ line, with all set low for highest priority, and all set high for lowest priority.
$\overline{\text{LOAD}}$ Line	The $\overline{\text{LOAD}}$ input is a non-maskable interrupt which, when made low, causes a highest priority interrupt.
$\overline{\text{RESET}}$ Line	The $\overline{\text{RESET}}$ input which, when made low, resets the program counter and other registers, disables interrupts, and floats all tri-state bus lines to the high impedance state.
$\overline{\text{HOLD}}$ Line	The $\overline{\text{HOLD}}$ input, when made low, causes the 9900 to relinquish control of the system bus by floating the address, data and associated control lines to a high impedance state.

Table 3-1. 9900 Signals (cont)

SIGNAL NAME	DESCRIPTION
HOLDA Line	The HOLDA output is pulled high when the 9900 acknowledges a HOLD input.
<p>*Since the 9000 series troubleshooter is a universal instrument, it uses the accepted standard of the least significant bit being bit zero. All error messages use this format, as reflected on the pod decal. The 9900 manufacturer uses reverse format as indicated by the line identification presented in parenthesis Figure 3-1.</p>	

3-3. STATUS/CONTROL LINES AND ADDRESS SPACE ASSIGNMENT

3-4. Introduction

The 9000 Series Micro System Troubleshooters are designed to accommodate bus-oriented processors having up to 32 address lines, 32 data lines, 16 status lines, and 8 control lines. The pod provides an interface between the general architecture of the 9000 Series and the specific requirements of the 9900 microprocessor. As part of this interface task, the pod makes specific assignments between the microprocessor lines and the 9000 Series troubleshooter. These assignments include:

- Bit number assignment of 9900 status lines
- User-writable control lines
- Bit number assignment of control lines
- Address space assignment
- Pin assignments

These assignments are described in the following paragraphs and are summarized for convenience on the pod decal.

3-5. Bit Assignment - Status Lines

When a read status (READ @ STS) operation is performed, the troubleshooter displays the result in binary form, where a "1" indicates a logic high status line and a "0" indicates a logic low status line. To determine which characters of the display correspond to specific status lines, refer to Table 3-2. This table shows that each line is assigned a bit number. Bit number zero (READY) appears at the far right of the display, while bit number 11 (IC3) appears at the far left side.

For example, if the READY (bit number 0) and IC3 (bit number 11) lines are low, and all other status lines are high, the troubleshooter would read READ @ STS = 0111 1011 1110 OK. Bit numbers 0 (READY) and 11 (IC3) are zero to indicate a logic low, while other meaningful bits are ones to indicate logic high. Bit 6, which has no meaning as a 9900 status line, is always represented by zeros in the troubleshooter display message.




Figure 3-1. 9900 Pin Assignments

Table 3-2. Status and Control Lines Bit Assignments

STATUS LINES		CONTROL LINES	
BIT NO.	SIGNAL	BIT NO.	SIGNAL
11	IC3		
10	IC2		
9	IC1		
8	IC0		
7	PWR FAIL	7	$\overline{\text{MEMEN}}$
6	—	6	IAQ
5	CRUIN	5	$\overline{\text{WE}}$
4	** $\overline{\text{RESET}}$	4	DBIN
3	$\overline{\text{INTREQ}}$	3	CRUCLK
2	** $\overline{\text{LOAD}}$	2	CRUOUT
1	** $\overline{\text{HOLD}}$	1	*WAIT
0	**READY	0	*HLDA

*User writeable **Forcing lines

3-6. User-Writeable Control Lines

The 9900 has two control lines which the troubleshooter can write to. These lines are bus acknowledge (HLDA) and halt (WAIT). To write to either or both of these lines, a WRITE CTL function is used as described in the paragraphs that follow. Note that writing to a control line only sets the line to the high or low state for approximately 20 microseconds; just long enough to verify that it can be driven.

3-7. Bit Assignment - Control Lines

There are two troubleshooting functions which require the entry of binary digits to identify user-writeable control lines. These functions are write control (WRITE @ CTL) and data toggle control (DTOG @ CTL).

When performing or programming either of these two functions, the user is prompted for a binary number to identify the control line(s) to be written, HLDA or WAIT. Table 3-2 shows that these lines are assigned to bit numbers 0 and 1 respectively. To perform a write control operation on these two lines, enter

any of the following four bit configurations in response to the prompt. As with the status lines, bit number 0 is at the far right of the display.

00	writes both lines low
01	writes HLDA high and WAIT low
10	writes HLDA low and WAIT high
11	writes both lines high

If any control line cannot be driven, the troubleshooter responds with the message *CTRL ERR @ xxxxxxxx LOOP?*, where *x* equals a binary 1 if that line cannot be driven. For example, if in the write control operation, the WAIT line can be driven, but the HLDA line cannot, the troubleshooter displays the message *CTRL ERR @ 00000001 LOOP?*. The HLDA line is represented by bit number 0.

When performing a BUS TEST, and various other troubleshooter operations, the troubleshooter message *CTL ERR xxxxxxxx-LOOP?* can occur, where *x* represents a binary number that identifies which lines can or cannot be driven. A binary 0 represents the ability to drive a line, while a binary 1 represents the inability to drive a line. Table 3-2 lists all control lines and their respective bit numbers.

3-8. Address Space Assignment

The 9900 is capable of addressing 32,768 memory word locations or 65,536 memory byte locations, and up to 4096 serial bit I/O locations. In order to access one of the 32,768 memory word locations, the user provides a hexadecimal address in the range of 00000 to 0FFFE (address bit 0 must be zero).

In order to access any of the 4096 I/O locations, the user provides a hexadecimal address in the range of 1c000 to 1cFFF, where *c* = the bit count, or field, in hexadecimal form. (A bit count of 16 is represented by 0.) Also, bit 0 is used in I/O addressing, and the pod shifts the address one bit to the left for application to the UUT, since the 9900 does not utilize address line A0.

The interrupt line for the 9900 is $\overline{\text{INTREQ}}$ (in conjunction with IC0 through IC3). The $\overline{\text{INTREQ}}$ input is software disabled, and is routinely checked by the pod software, and reported to the troubleshooter if held low by the UUT.

3-10. LINES ENABLED DURING TROUBLESHOOTER SETUP

During setup of the troubleshooter, the operator has the option of enabling or not enabling certain forcing lines as a means of preventing UUT faults from disabling the pod microprocessor. For the 9900, these lines are READY and $\overline{\text{HOLD}}$. Also during troubleshooter setup, the operator may elect to report

(trap) or disregard active signals on the forcing lines. Reporting active forcing lines halts troubleshooter operation in order to display the forcing line message.

3-11. NON-DETECTABLE 9900 SIGNALS

The pod does not detect the absence of the IAQ signal. However, this signal can be observed, if necessary, by using the probe or scope trigger output of the troubleshooter to trigger a scope. (Refer to Section 4 for the pod timing diagram.)

3-12. MARGINAL UUT PROBLEMS

3-13. Introduction

The pod is designed to approximate, as closely as possible, the actual characteristics of the microprocessor it replaces in the UUT. However, the pod does differ in some respects. In general, these differences tend to make marginal UUT problems more visible. A UUT may operate marginally with the actual microprocessor installed, but tend to exhibit errors with the pod plugged in. The pod differences tend to make marginal UUT problems more obvious and easier to troubleshoot. Different UUT and pod operating conditions that may reveal marginal problems are described in the paragraphs which follow.

3-14. UUT Operating Speed and Memory Access

UUTs designed to operate at speeds which approach the time limits for memory access, may operating marginally. Inherent delays present in the pod may result in the reporting of errors in memory, which is otherwise operating marginally.

3-15. UUT Noise Levels

UUTs operate with a certain amount of noise, and as long as the noise level is low enough, normal operation is unaffected. Removing the UUT from its chassis or case may disturb the integrity of the shielding to the point where intolerable noise could exist. The pod may introduce additional noise. In general, marginal noise problems will actually be made worse (and easier to troubleshoot) through use of the pod and troubleshooter.

3-16. Bus Loading

The pod loads the UUT slightly more than the UUT microprocessor. The pod also presents more capacitance than the microprocessor. These effects tend to make any bus drive problems more obvious.

3-17. Clock Loading

The pod increases the normal load on the UUT clock. While this loading will rarely have any affect on clock operation, it may make marginal clock sources more obvious.

3-18. POD DRIVE CAPABILITY

As a driving source on the UUT bus, the pod provides equal to or better than

normal 9900 current drive capability. All pod inputs and outputs (except the clock) are TTL compatible.

3-19. POWER FAILURE DETECTION LIMITS

A power sensing circuit within the pod produces a power fail output to the troubleshooter whenever any power supply in the UUT drops below or increases above certain limits. The power failure detection limits are listed in the specifications table, Table 1-1.

Section 4

Theory of Operation

4-1. INTRODUCTION

This section contains two block diagram descriptions of the pod. The first is generalized; it describes the operating concept of the pod and the relationship of the pod to the troubleshooter and UUT. The second description covers pod operation in more detail.

4-2. GENERAL POD OPERATION


The pod may be divided into the following three major areas:

- Processor Section
- UUT Interface Section
- Timing Section

4-3. Processor Section

The Processor Section, shown in Figure 4-1, is made up of a microprocessor, RAM, a ROM, and an I/O interface to the troubleshooter. These elements comprise a small computer system which receives troubleshooter commands and directs all pod operations during execution. At reset, non-maskable interrupts, and other disrupting inputs are hardware disabled, or may be software disabled, to prevent UUT faults from disabling the pod microprocessor.

The Processor Section has the capability of operating with the troubleshooter, or with the UUT, but not with both concurrently. The microprocessor spends most of its time monitoring the troubleshooter I/O interface for commands. During this time, the data and address buses of the Processor Section are isolated from the UUT Interface Section (although the pod sends signals to the UUT so that continuous read operations at the reset address appear to be taking place in order to refresh any dynamic RAM).






Figure 4-1. General Block Diagram

4-4. UUT Interface Section

The UUT Interface Section, shown in Figure 4-1, include the following elements:

- Data and address buffers
- Protection circuits for signal lines
- Logic level detection circuits for data, address, status and control lines

The data and address buffers are enabled to connect the microprocessor to the UUT, or disabled to isolate the microprocessor from the UUT. Control of the buffers is maintained by the timing section.

Each line to the UUT contains a protection circuit. A protection circuit consists of a 100-ohm series-resistor and clipping diodes. This circuit prevents over voltage conditions from damaging pod components.

Each line to the UUT contains a detection circuit. A detection circuit consists of a latch connected to the UUT side of the 100-ohm protection resistor. The latch senses the level at the UUT side of the protection circuit, and at the conclusion of each UUT operation, stores the level of the UUT line. Each latch is then individually addressed and read by the Processor Section. Their contents are then compared with the desired results as a means of detecting UUT bus faults.

4-5. Timing Section

The primary function of the Timing Section is to cause the microprocessor to work with either the Processor Section or the UUT Interface Section at a time pre-determined by the microprocessor itself. The Timing Section of the pod, shown in Figure 4-1, consists of a timing counter and an arrangement of timing circuits. The timing counter, preset by the microprocessor, determines the time at which the microprocessor switches from addressing the Processor Section (RAM, ROM and I/O) to addressing the UUT Interface Section (and UUT). This timing is critical, since any attempt by the microprocessor to address the Processor Section with addresses meant for the UUT, or vice versa, would result in improper operation.

In their reset state, the timing circuits cause the microprocessor to operate as a part of the Processor Section, which includes an I/O port to the troubleshooter. When the troubleshooter issues a pod command which calls for a UUT read or write operation, the microprocessor sets the timing counter to a specific value. The value set on the timing counter is full-count less the number of reads and writes to be performed by the Processor Section in order to prepare for execution of the particular troubleshooter command.

When the timing circuit reaches overflow, the timing circuits produce an output to disable the ROM, and enable the buffers of the UUT Interface Section. This action causes the microprocessor to address the UUT Interface Section instead of the Processor Section. The microprocessor, having completed preparation for command execution, places a UUT address on the address bus, and UUT data on the data bus (if the command being executed is a write).

At the end of the read or write cycle, the timing circuits terminate the addressing of the UUT, and the microprocessor returns to controlling the RAM, ROM, and I/O elements of the Processor Section. The timing circuits also operate the latches within the logic level detection circuits to store the state of the UUT bus during the UUT bus transaction.

When the RUN UUT mode is commanded, the timing circuits, cause the microprocessor to change from controlling the Processor Section to controlling the UUT Interface Section, but does not return control back to the Processor Section. In addition, the $\overline{\text{RESET}}$, $\overline{\text{INTREQ}}$, READY and $\overline{\text{HOLD}}$ inputs are enabled in the RUN UUT mode. The RUN UUT mode is terminated by a reset signal from the troubleshooter to the pod, which resets the timing circuits and returns control back to the Processor Section.

4-6. UUT Power Sensing

Figure 4-1 also shows a power sensing circuit which constantly monitors the UUT power supply. This circuit produces an output to the troubleshooter in the event UUT power drops below or rises above established limits. See Table 1-1.


4-7. DETAILED BLOCK DIAGRAM DESCRIPTION

The block diagram description that follows covers each of the three pod sections identified in the previous general description of pod operation. A detailed block diagram of the pod is presented in Figure 4-2.

4-8. Processor Section

Refer to Figure 4-2. The Processor Section of the pod is made up of the following components:

- Microprocessor, U2
- ROM, U4/U5
- RAM (128 X 8), U3
- RAM (128 X 8) plus I/O ports A and B, U1
- Address decoder, U6
- Status line buffers, U9, U14






Figure 4-2. Detailed Block Diagram

NOTE

The 16-bit RAM of the Processor Section is made up of the 8-bit portion of RAM-I/O device U1 (high byte) and a separate 8-bit RAM device U3. Each RAM is enabled by address line A8 low and the $\overline{\text{RAM-I/O}}$ signal. Additionally, U3 requires the RD/WR signal produced at U12.

The Processor Section monitors the handshake line, $\overline{\text{MAINSTAT}}$, at I/O port B, waiting for troubleshooter commands. The microprocessor addresses I/O port B by means of address lines A1-A8 and address decoder, U6. The address decoder decodes address lines A12-A15 to produce the $\overline{\text{RAM-I/O}}$ signal which selects the RAM-I/O device U1 provided address line A8 is high. (See previous note.)

The troubleshooter places a low on the $\overline{\text{MAINSTAT}}$ line when a command is placed on lines POD0-7. The microprocessor responds by addressing I/O port A of U1 and reading each byte of the troubleshooter command. As each byte is received, the handshaking lines operate as shown in the upper portion of Figure 4-3 to insure that no data is lost.

Each troubleshooter command causes the microprocessor to execute a corresponding routine contained in ROMs U4/U5. This routine, when executed, performs the troubleshooter command by first setting the timing counter U22 and then performing all necessary internal operations in preparation for addressing the UUT. (Timing counter U22 is set to a value placed on D0-D3 of the data bus when addressed by address decoder U6 with the $\overline{\text{LDCTR}}$ signal. See description under the heading Timing Section.) For example, if the troubleshooter command calls for a write to the UUT, the microprocessor must perform the steps necessary to assemble the UUT address, ready the data to be written, and perform housekeeping operations associated with the command.

In addition, the routine directs the actual write and read functions of the UUT, transmits any response data back to the troubleshooter, and produces a status byte which reflects the current condition of the pod and UUT. During the transmission of data and status back to the troubleshooter, the handshake lines operate as shown in the lower portion of Figure 4-3. The handshake insures that no data is lost during the transmission process.

The microprocessor has the capability of software-driving control lines $\overline{\text{HOLDA}}$ and $\overline{\text{WAIT}}$, as a means of verifying that they can be driven. Also, the microprocessor can control the enabling or disabling of status lines $\overline{\text{READY}}$ and $\overline{\text{HOLD}}$, as a means of preventing stuck UUT status lines from interfering with pod operation. Both the drive signals for the control lines and the enable signals for the status lines are written by the microprocessor through I/O port B of U1.




Figure 4-3. Handshaking Signals

4-9. UUT Interface Section - General

Refer to Figure 4-2. The UUT Interface Section includes the following components shown in Figure 4-2:

- Bidirectional data buffers, U4 and U9
- Protection circuits, A1 - A7
- Address buffers, U2 and U7
- Sensing latches, U2, U4, U6, U8 and U9
- Hold low circuit, U12 and associated components, to hold address lines at 0000 when the UUT is not accessed
- Power source/sink U11 for protection circuits

4-10. UUT Interface Section - Data Lines

The Data Buffers U4 and U9 are disabled by a high UUT ON signal from the timing circuits whenever the microprocessor is controlling the Processor Section. This disabling prevents data not meant for the UUT from reaching the UUT. Conversely, the data buffers are enabled by a low $\overline{\text{UUT ON}}$ signal from the timing circuits in conjunction with $\overline{\text{MEMEN}}$ and $\overline{\text{HOLDA}}$ from the microprocessor when the microprocessor is not controlling the Processor Section, such as, during a UUT read/write operation. The direction of the data buffers is controlled by the DBIN line.

All data passing between the pod and the UUT is fed through a series of protection circuits; one circuit per line. Each protection circuit consists of a 100-ohm resistor in series with the line, and a pair of clipping diodes. The diodes clip the data line at zero and +5 volts.

The data lines are also equipped with logic level detection circuits; one circuit per line. The detection circuits consist of a series of latches coupled to the UUT side of the respective protection circuits. A series resistor at the input of each latch provides overvoltage protection.

The data lines are coupled to the inputs of latches U3 and U8 by lines LD0-15. The input to each latch is logic high if the line is driven high, and logic low if the line is driven low. The LATCH signal, derived from the UUT ON signal produced by the timing circuits, latches the data line logic levels, at the time shown in Figure 4-4. As a result, the latches store the logic levels representing the state of each data line.

At the conclusion of a UUT write operation, latches U3 and U8 are addressed by the microprocessor. Address decoder U6 produces the $\overline{\text{DATAEN}}$ signal to place the contents of the latches on the data bus. The microprocessor compares the contents of the addressed latch with the intended write data. Any difference between the contents of the latch and the intended data is considered a data error.

4-11. UUT Interface Section - Address Lines

In a manner similar to that described for the data lines, all UUT addresses are fed through a series of protection circuits equipped with resistors and clipping diodes. The diodes used to protect the address lines perform the additional function of holding the address lines at zero volts any time the UUT Interface Section is not controlled by the microprocessor.

Address buffers U2 and U7 are enabled by low $\overline{\text{UUT ON}}$ and $\overline{\text{HOLDA}}$ signals when the microprocessor is controlling the UUT Interface Section. Conversely, the address buffers are disabled to isolate the microprocessor from the UUT whenever the microprocessor is controlling the Processor Section. This isolation prevents the microprocessor from addressing the UUT when operating as part of the Processor Section. In addition, the address lines are held at zero volts by the diodes used in the protection circuits.

This holding action is provided by the hold low circuit, made up of U12 and associated components. This circuit drives the +4.3-volt diode clipping voltage down to -0.7 volts whenever the UUT is not being addressed, creating a UUT address of 0000. Maintaining the UUT at address 0000 prevents any inadvertent operation of the UUT and associated systems equipment.

As described for the data lines, the address lines are equipped with logic level detection circuits; one circuit per line. The detection circuits consist of a series of latches coupled to the UUT side of the respective protection circuits. A series resistor at the input of each latch provides overvoltage protection.

The address lines are coupled to the inputs of latches U1 and U6 by lines LA0-LA14. The input to each latch is logic high if the line is driven high, and logic low if the line is driven low. The LATCH signal from the Timing Section latches the address line logic levels, at the time shown in Figure 4-4, to store the logic levels representing the state of each data line.

At the conclusion of a UUT operation, latches U1 and U6 are separately addressed by the microprocessor. Address decoder U6 produces the $\overline{\text{ADDEN}}$ signal to place the contents of the latches on the data bus. The microprocessor compares the contents of the addressed latches with the actual address. Any difference between the contents of the latches and actual address is considered an address error.




Figure 4-4. UUT ON Signal and Latch Times

4-12. UUT Interface Section - Status and Control Lines

The status and control lines are provided with protection circuits, logic level detection circuits and latches. These circuits operate in a manner similar to those provided with the data and address lines, and described in the previous paragraphs. Latch U5 stores the condition of the status lines, U10 stores the condition of the control lines, and U20 stores the condition of the interrupt vector lines, IC0-IC3. Address decoder output $\overline{\text{CONTEN}}$ places the contents of U5 and U10 on the data bus; output $\overline{\text{INTEN}}$, places the contents of U22 on the data bus at the conclusion of each UUT operation.

4-13. Timing Section

The Timing Section consists of a timing counter U22, and a series of timing circuits made up of U7, U11, U12, and U21. As mentioned in the description of the Processor Section, the microprocessor executes the troubleshooter command by first setting the Timing counter and then performing all necessary internal operations in preparation for addressing the UUT. The interval timer is set to full-count minus the number reads and writes to be performed by the microprocessor in performing all necessary internal operations.

The microprocessor sets the counter by placing the required value on data bus lines D0-D3 and addressing a $\overline{\text{LDCNTR}}$ signal from address decoder U6. Each time a read or write operation takes place, the DBIN or $\overline{\text{WE}}$ signals provide a clock pulse to increment the counter. When the counter increments to overflow, the carry output enables the timing circuits to produce the UUT ON, $\overline{\text{UUT ON}}$, $\overline{\text{SYNC}}$, LATCH and DR LO signals. The high UUT ON signal enables the data and address buffers, and disables the address decoder. Refer to Figure 4-4 for the timing of the DR LO signal. A corresponding low $\overline{\text{UUT ON}}$ signal disables the hold low circuit, U12, releasing the address bus from the forced UUT address of 0000.

With the data and address buffers enabled, and the hold low circuit disabled, data and addresses placed on the buses by the microprocessor are directed to the UUT. The Processor Section is disabled at this point by the address decoder U6 which receives the UUT ON signal generated by the timing circuits. With address decoder disabled, the ROM RAM and I/O devices are not selected.

At the end of the microprocessor cycle (except in the RUN UUT mode), the timing circuits are returned to their reset state to disable the data and address buffers, and enable address decoder, U6. This action switches the microprocessor back to control the Processor Section instead of the UUT Interface Section.

At the time of the phase-one clock pulse, after the beginning of the UUT ON signal, U12 produces the LATCH signal to latch the UUT line logic levels. The

latches store the condition of all UUT lines. (Several LATCH pulses may be produced each UUT ON signal. The data read from the latches is that stored by the last latch pulse.) When addressed by the microprocessor, via address decoder U6, each latch places the condition of the associated UUT line on the data bus. The microprocessor compares the detected UUT line levels with the known expected result and considers any difference to be an error. Any error conditions are indicated in the status byte sent to the troubleshooter at the conclusion of each command.

When the RUN UUT mode is commanded, the timing counter enables the timing circuits to produce the high UUT ON signal as previously described for the non-RUN UUT mode. However, the RUN UUT command causes the timing circuits to be held in a state which maintains the UUT ON signal and dedicates the microprocessor to the UUT. In this mode, the $\overline{\text{RESET}}$, LOAD, READY, and $\overline{\text{HOLD}}$ inputs are enabled, allowing the UUT to utilize the pod microprocessor in place of the microprocessor removed to facilitate pod connection.

The RUN UUT mode continues until a RESET signal is received from the troubleshooter. The RESET signal causes the microprocessor to resume control of the Processor Section.

Section 5

Maintenance

5-1. INTRODUCTION

This section provides maintenance information for the pod, and includes self test information, repair precautions, disassembly procedures, and troubleshooting information.

5-2. SELF TEST

The troubleshooter can perform a self test on any pod which is operational enough to communicate with the troubleshooter. Self test provides fault location to several areas of the pod by creating appropriate display messages on the troubleshooter. In order to perform self test, the Processor Section (9900, RAM, ROM, I/O, and buses) must be operational. Operation of the processor section is necessary in order for the pod to accept and execute self test commands issued by the troubleshooter.

NOTE

Self test does not examine the pod for all conceivable faults, and may indicate an okay pod when not completely operable. An alternative method of checking pod operability is exercising with a known-good UUT and troubleshooter, observing any reported "UUT failures".

Performance of self test requires that the ribbon cable connector be inserted into the self test socket located on the pod. When the ribbon cable plug is inserted into the self test socket, the following electrical connections are made to facilitate testing (refer also to the schematic diagram contained in Section 7):

- The address lines are connected back to the data lines through series resistors. This connection allows the address bits to become data during a test read operation.

- A four phase clock signal is applied to the clock input of the pod. This clock signal replaces the clock normally supplied by the UUT to operate the pod.
- All forcing lines and interrupts are set to the active state. Setting these lines allows testing of the individual hardware or software buffering.
- +5V dc is applied to pins 2 and 59, -5V dc to pin 1, and +12V dc to pin 27 to simulate UUT power and check the power fail sensing circuit.
- Ground is applied through the ribbon cable to pin 26 to notify the troubleshooter that the pod is in the self test configuration.

To perform self test, proceed as follows:

1. If not already connected, connect the interface pod to the troubleshooter as shown in Figure 2-1. Secure the connector using the sliding collar.
2. Open the pins of the self test socket by operating the adjacent thumbwheel. Insert the ribbon cable plug into the socket and close the socket using the thumbwheel.
3. Turn the troubleshooter on and press BUS TEST to initiate self test.
4. If the troubleshooter and pod are operating normally, the troubleshooter display reads *POD SELF-TEST 9900 OK*.
5. If the pod is defective, but not completely dead, the troubleshooter displays *POD SELF-TEST 9900 FAIL xx*, where *xx* represents the pod fault listed in Table 5-1. Refer to the troubleshooting procedures to further isolate the problem.
6. If the pod is inoperative, the troubleshooter reads *POD TIMEOUT - ATTEMPTING RESET*. This message indicates that the pod is not responding to commands issued by the troubleshooter. Refer to the troubleshooting procedures to isolate the problem.

5-3. REPAIR PRECAUTIONS

CAUTION

Static discharge can damage MOS components contained in the pod. To prevent this possibility, take the following precautions when troubleshooting and/or repairing the unit.

- Never remove, install, or otherwise connect or disconnect PCB (printed circuit board) assemblies without disconnecting the pod from the troubleshooter.
- Perform all repairs at a static-free work station.
- Do not handle ICs or PCB assemblies by their connectors.
- Attach static ground straps to repair personnel.
- Use conductive foam to store replacement or removed ICs.
- Remove all plastic, vinyl and styrofoam from the work area.
- Use a grounded soldering iron.

The soldering iron used in pod repair should have a rating of 25 watts or less to prevent overheating the PCB assembly.

Table 5-1. Self Test Failure Codes

CODE	POSSIBLE FAULT
00	<ol style="list-style-type: none"> 1. UUT power sensing circuit failure 2. Control line(s) cannot be driven 3. Address line(s) cannot be driven 4. Wrong data read
01	<ol style="list-style-type: none"> 1. UUT power sensing circuit failure 2. Control line(s) cannot be driven 3. Address line(s) cannot be driven 4. Data line(s) cannot be driven
02	One or more control lines not driveable
03	Forcing or interrupt line buffer(s) or associated logic faulty

5-4. TROUBLESHOOTING

5-5. Introduction

Pod failure is usually identifiable from the troubleshooter display. Two types of messages which indicate pod failure are:

- *POD TIMEOUT -ATTEMPTING RESET*; when this message is displayed, the pod does not respond to troubleshooter commands or reset

pulses. This message may be due to stuck forcing lines not disabled during troubleshooter setup procedures described in the Operator Manual.

- Any recurring UUT test-failure or error message when testing a known-good UUT indicates pod failure. Since the UUT is known to be good, errors attributed to the UUT by the troubleshooter are actually pod errors.

Troubleshooting the pod is similar to troubleshooting any other microprocessor-based UUT, and requires the equipment listed in Table 5-2. The troubleshooting information presented in the following paragraphs does not provide step-by-step fault isolation procedures, but provides a troubleshooting guide for use while employing normal fault isolation techniques.

Figure 5-1 shows the non-component side of the interface PCB with component outlines and identification superimposed. Refer to this figure to locate various electrical points on the interface PCB during troubleshooting procedures.

The troubleshooting information should be used in conjunction with the schematic diagrams contained in Section 7 and the Theory of Operation presented in Section 4.

The troubleshooting guidelines presented in the following paragraphs are intended to assist in the isolation of faults within the pod. If attempted troubleshooting fails to reveal the pod fault, return of the pod to the nearest Fluke Service Center is recommended. Refer to the troubleshooter Service Manual for a list of Fluke Service Centers.

Table 5-2. Required Test Equipment

EQUIPMENT TYPE	REQUIRED TYPE
Micro System Troubleshooter	Fluke 9000 Series
Interface Pod	Fluke 9000A-9900
Digital Multimeter	Fluke 8020
Oscilloscope	Tektronix 485 or equivalent




Figure 5-1. Interface PCB, Non-Component Side

5-6. Pod Defective or Inoperative?

Before attempting to repair a faulty pod, the level of failure should be determined. A faulty pod can be categorized as either defective or inoperative, depending upon the result of the self test.

If the result of a self test produces a troubleshooter display of *POD SELF-TEST 9900 FAIL xx*, the pod is considered to be defective but not inoperative. Troubleshoot a defective pod as described under the heading Troubleshooting a Defective Pod. Select a suitable UUT as described under the heading Selecting a UUT for Pod Testing.

NOTE

*It is possible for a pod to produce a self test message of **POD SELF-TEST 9900 OK** and still be faulty. Such a pod causes the display of test-failure or error messages on the troubleshooter when used to test a known-good UUT. In this case, errors attributed to the UUT are actually pod errors.*

If the result of a self test, or any other troubleshooter operation, produces a troubleshooter display of *POD TIMEOUT -ATTEMPTING RESET*, the pod is considered to be inoperative. Troubleshoot an inoperative pod as described under the heading Troubleshooting and Inoperative Pod. Select a suitable UUT as described under the heading Selecting a UUT for Pod Testing.

NOTE

*The **POD TIMEOUT -ATTEMPTING RESET** message can also result from stuck UUT forcing lines which can disable the pod. Forcing lines should be disabled during troubleshooter setup procedures as described in the Operator Manual.*

5-7. Selecting a UUT for Pod Testing

In order to troubleshoot a pod, a known-good UUT must be connected to the pod via the ribbon cable and connector. The UUT may be any device which normally employs a 9900 microprocessor and to which power can easily be applied. The UUT is needed to provide the following functions during pod testing:

- RAM and ROM for performing read/write operations
- 9900 compatible clock signals to drive the pod
- +5V dc, -5V dc, and +12V dc UUT power to check the UUT power sensing circuit

Instead of connection to a known-good UUT, the ribbon cable connector may be connected to the self test socket on the pod. The self test socket provides a 9900 compatible clock signal, dc power, and also simulates ROM by connecting the high order address lines back to the data lines (refer to the schematic diagram for details).

However, insertion of the ribbon cable connector directly into the self test socket places pin 26 at ground. The pod senses the ground at pin 26 and notifies the troubleshooter of the self test connection. As a result, the troubleshooter inhibits normal operation and allows performance of only self test.

During pod troubleshooting procedures, normal troubleshooter operation must be allowed. Consequently, the pod must be prevented from sensing the ribbon cable connector in the self test socket. To prevent the pod from sensing the self test connection, pin 26 of the connector must be effectively removed.

To effectively remove pin 26 of the connector, obtain one of the two replacement ribbon cable connectors supplied with the pod, and modify as follows:

1. Carefully separate the connector body halves using a small screwdriver.
2. Remove pin 26 from the connector and reassemble the body.
3. Insert the modified replacement connector into the self test socket.
4. Insert the ribbon cable connector into the modified replacement connector.

In addition to modifying the ribbon cable connector, be sure to disable all forcing line and interrupt inputs, and set all forcing line and interrupt traps to NO during Setup Editing as described in the Operator Manual. Disabling these inputs and messages is necessary when utilizing the self test socket since all lines are wired to the active state.

5-8. Troubleshooting a Defective Pod

NOTE

The following paragraphs reference three distinct areas of the pod identified as the Processor Section, the UUT Interface Section, and the Timing Circuits. The components which make up these sections are identified in the Theory of Operation, presented in Section 4.

A pod is considered defective when the performance of self test produces a troubleshooter display of *POD SELF TEST 9900 FAIL xx*, where *xx* represents

the pod fault listed in Table 5-1. The fact that a self test can be performed indicates operation of the Processor Section, since operation of the Processor Section is necessary for troubleshooter/pod communication. With the Processor Section proven to be good, the UUT Interface Section or the Timing Circuits contain the fault.

Prepare to troubleshoot the defective pod as follows:

1. Disassemble the pod by removing the PCB assemblies from the case, and the shield from the PCB assemblies. (Refer to disassembly information under the heading Disassembly.) It is not necessary to separate the PCB assemblies at this point.
2. Connect the pod to the troubleshooter, and the ribbon cable connector to the UUT, as shown in Figure 5-2. Note that the troubleshooter is connected by means of the shielded cable, and not by means of a second pod, to the microprocessor socket. Also, Figure 5-2 shows the self test socket as the UUT, although any suitable UUT may be used. (Refer to Selecting a UUT for Pod Testing.)

NOTE

All references to data and addresses in the following troubleshooting guide are in hexadecimal notation. Unless otherwise noted, all troubleshooter probe operations are performed in the synchronized mode.




Figure 5-2. Troubleshooting a Defective Pod

NOTE

When troubleshooting a pod, perform looping tests of the most simple type (such as reads and writes as opposed to ROM and RAM tests) that show a fault symptom. A synchronized probe can then be used to trace a fault once such a looping test has it isolated.

5-9. SELF TEST CODE 00

If self test produces a troubleshooter display of *POD SELF-TEST 9900 FAIL 00*, a UUT read operation has failed and one or more of the following problems is indicated:

- UUT power sensing circuit failure
- Control line(s) cannot be driven
- Address line(s) cannot be driven
- Wrong data read

To further isolate the trouble, proceed as follows:

1. Check operation of the UUT power sensing circuit by verifying the +5, -5 and +12 volt UUT supplies at the ribbon cable connector and zero volts on the Power Fail line. Check the Power Fail line at the PCB-to-PCB connector, and if necessary, at the shielded cable connector.
2. Perform a read operation. Use address 0FF0 if using the self test socket as the UUT. (The self test socket sends the address data to the data lines. During self test, read operations at 0FF0 and F00F take place.) Use any address containing known data if using some other UUT.
 - a. If the troubleshooter indicates a control line error, examine the entire troubleshooter display to determine the stuck control line(s). While looping on the error, use the probe or a scope to locate the point of control line failure.
 - b. If the troubleshooter indicates an address line error, note the failed address line(s) indicated on the troubleshooter display. While looping on the error, use the probe or a scope to locate the point of address line failure.
 - c. If the data read, indicated on the troubleshooter display, is not 0FF0 when using the self test socket, or is not identical to the known data of the UUT used for this test, a data line or address line failure is indicated. Determine the failed line(s) from the display and locate the point of failure using the synchronized probe or a scope while performing a looping read operation.

3. Repeat steps 2b and 2c at different addresses and for different data in order to toggle each of the address and data lines.
4. Check for operation of the timing counter (U22) and timing circuits by observing pin 15 (CARRY) of U22 for a high-going output each time a read operation is executed. If the CARRY signal is present, check for a UUT ON signal at U7, pin 5. The absence of the UUT ON signal allows the pod to communicate with the troubleshooter, but prevents the latches from detecting addresses, data, and control signals sent to the UUT (or self test socket). Failure of the UUT ON signal may also prevent data read from the UUT from reaching the pod microprocessor.

5-10. SELF TEST CODE 01

If self test produces a troubleshooter display of *POD SELF-TEST 9900 FAIL 01*, one or more of the following failures is indicated:

- UUT power sensing circuit failure
- Control line(s) cannot be driven
- Address line(s) cannot be driven
- Data line(s) cannot be driven

To further isolate the trouble, proceed as follows:

1. Check operation of the UUT power sensing circuit by verifying +5, -5, and +12 volt UUT supplies at the ribbon cable connector and zero volts on the Power Fail line. Check the Power Fail line at the PCB-to-PCB connector, and if necessary, at the shielded cable connector.
2. Perform a write operation; use 0FF0 for the address and F00F for the data.
 - a. If the troubleshooter indicates a control line error, examine the entire troubleshooter display to determine the stuck control line(s). While looping on the error, use the probe or a scope to locate the point of control line failure.
 - b. If the troubleshooter indicates an address line error, note the failed address line(s) indicated on the troubleshooter display. While looping on the error, use the probe or a scope to locate the point of address line failure.
 - c. If the troubleshooter indicates a data line error, note the failed line(s) indicated on the troubleshooter display. While looping on the error, use the probe or a scope to locate the point of failure.

3. Repeat steps 2b and 2c using F00F for the address and 0FF0 for the data to check address and data lines in the opposite state.
4. Check for operation of the timing counter (U22) and timing circuits by observing pin 15 (CARRY) of U4 for a high-going output each time a write operation is executed. If the CARRY signal is present, check for a UUT ON signal at the U7, pin 5. The absence of the UUT ON signal allows the pod to communicate with the troubleshooter, but prevents the latches from detecting addresses, data, and control signals sent to the UUT (or self test socket). Failure of the UUT ON signal may also prevent write data from reaching the UUT.

5-11. SELF TEST CODE 02

If self test produces a troubleshooter display of *POD SELF-TEST 9900 FAIL 02*, failure of one or more of the control lines is indicated. To check each of the control lines, use the troubleshooter to perform a BUS TEST. Refer to the heading Bit Assignment - Control Lines, located in Section 3, for interpretation of the troubleshooter message.

5-12. SELF TEST CODE 03

If self test produces a troubleshooter display of *POD SELF-TEST 9900 FAIL 03*, failure of one or more status line buffers is indicated. Each of the status (forcing) lines, which have the ability to interrupt or otherwise interfere with microprocessor operation, are selectively buffered from the microprocessor.

Buffering of the READY and $\overline{\text{HOLD}}$ lines is accomplished by means of gates which are enabled or inhibited by port B outputs of the RAM-I/O device U1.

5-13. Troubleshooting an Inoperative Pod

NOTE

The following paragraphs reference three distinct areas of the pod identified as the Processor Section, the UUT Interface Section, and the Timing Circuits. the components which make up these sections are identified in the Theory of Operation, presented in Section 4.

A pod is considered inoperative when the performance of self test, or any other troubleshooter operation, produces a troubleshooter message of *POD TIMEOUT-ATTEMPTING RESET*. This troubleshooter message results from a lack of response by the pod to troubleshooter commands. Since it is the function of the Processor Section to respond to troubleshooter commands, lack of response indicates failure of the Processor Section.

Prepare to troubleshoot the inoperative pod as follows:

1. Disassembly the pod. Refer the Disassembly.

2. Remove the microprocessor from its socket.
3. Connect the pod under test to +5 volt, -5 volts, and +12 volts power supplies. Apply power to the connector normally coupled to the troubleshooter; use pins 2 and 15 for +5 volts, pin 21 for -5 volts, pin 14 for +12 volts, and pin 25 for ground. If available, use a second troubleshooter and shielded cable to provide power to the pod.
4. Connect a 9000 Series Troubleshooter to a second pod. Apply power to the troubleshooter, then connect the second pod ribbon cable to the microprocessor socket of the pod under test.

CAUTION

Do not apply or remove any power with ribbon cable connected between second pod and inoperative pod.

NOTE

All references to data and addresses in the following troubleshooter guide are in hexadecimal notation, and all troubleshooter probe operations are performed in the synchronized mode.

With reference to the Theory of Operation contained in Section 4 and the schematic diagram contained in Section 7, troubleshoot an inoperative pod using the following steps as a guide:

1. Reset the pod by momentarily shorting pins 22 and 23 of the shielded cable connector located on the upper PCB assembly.
2. Perform a BUS TEST.
3. Perform a RAM SHORT and RAM LONG TEST. The RAM addresses are listed in Table 5-3.
4. Perform a ROM TEST. The ROM addresses are listed in Table 5-3.
5. Check the output operation of I/O port A (contained in U1) as follows:
 - a. Perform a write operation to the port A direction register to set all lines of I/O port A (PA0-PA7) as outputs. The write address is 1102; write data is 00FF.
 - b. Perform a write operation to the port A data register to set all bits high. The write address is 1100; write data is 00FF.




Figure 5-3. Troubleshooting an Inoperative Pod

- c. Check the port A lines (PA0-PA7) with the probe or scope for all logic high levels.
 - d. Repeat step b with 0000 as the write data.
 - e. Repeat step c, checking for all logic low levels.
6. Check the input operation of I/O port A (contained in U1) as follows:
 - a. Perform a write operation to the port A direction register to set all lines of I/O port A (PA0-PA7) as inputs. The write address is 1102; write data is 0000.

- b. Perform a read operation at the port A data register, address 1100, while sequentially applying the probe (with high pulses selected) to each of the port A input pins (pins 8-15 of U1) and observing the troubleshooter display. The troubleshooter should indicate each high input of port A.
7. Check the output operation of port B (PB0-PB7) by repeating step 5 and using address 1106 for the port B direction register, and address 1104 for the port B data register.
8. Check the input operation of port B, line PB7 ($\overline{\text{MAINTSTAT}}$) by repeating step 6. Use address 1106 for the port B direction register and write data 0000 to set line PB7 as an input. Perform the looping read at address 1104 and apply +5 volts to U1, pin 16.
9. Check operation of the timing counter (U22) by performing a write operation at address 2000; write data = FF. Perform a read at address 1000 to increment the counter to overflow; verify that the CARRY output of U22 goes high in response to the read operation.
10. Check for the occurrence of the UUT ON signal (produced by the timing circuits as a result of the CARRY signal) at pin 5 of U7.

Table 5-3. 9900 Pod Memory and I/O Addresses

ADDRESSABLE DEVICE	ADDRESS(HEX)
RAM	1000 - 10FE
ROM	0000 - 0FFE
I/O-Port A Direction Register	1102
-Port A Data Register	1100
-Port B Direction Register	1106
-Port B Data Register	1104
Timing Counter	2000
I/O Latch	3000
Interrupt Latch	4000
Control Latch	5000
Data Latch	6000
Address Latch	7000

11. Check for the occurrence of the $\overline{\text{SYNC}}$ signal at pin 10 of the shielded cable connector.
12. Check the address decoder by performing read operations at addresses 0000 1000, 2000, 3000, 4000, 5000, 6000, and 7000. Verify that the respective decoder output goes low when addressed.
13. If repairs have been made to the inoperative pod as a result of the preceding checks, attempt self test. If self test operates, but the pod fails, refer to Troubleshooting a Defective Pod.

The troubleshooting guidelines presented in the preceding paragraphs are intended to assist in the isolation of faults within the pod. If attempted troubleshooting fails to reveal the pod fault, return of the pod to the nearest Fluke Service Center is recommended. Refer to the troubleshooter Service Manual for a list of Fluke Service Centers.

5-14. DISASSEMBLY

To gain access to the two PCB assemblies within the pod, proceed as follows:

1. Remove the ribbon cable plug from the self test socket.
2. Remove the four phillips screws holding the pod case halves together and carefully open the case.
3. Remove the four screws holding the metal chassis together. Remove the upper chassis half.
4. Remove the five screws holding the PCB assemblies in the lower chassis half.

NOTE

To troubleshoot the pod, it may not be necessary to separate the two PCB assemblies except to replace components. Figure 5-1 shows the location of each component on the lower PCB assembly relative to the accessible non-component side of the board.

5. If it is not necessary to separate the two PCB assemblies, operate the pod with the case and chassis remove.
6. To operate the pod with the two printed circuit boards separated from each other, reconnect them in a side-by-side fashion using the test adapter, Fluke part no. 613844. Make sure that correct pin-to-pin relationships are maintained.

Section 6

List of Replaceable Parts

6-1. INTRODUCTION

This section contains an illustrated parts breakdown of the instrument. Components are listed alphanumerically by assembly.

Parts lists include the following information:

1. Reference Designation.
2. Description of Each Part.
3. FLUKE Stock Number.
4. Federal Supply Code for Manufacturers. (See the 9000 Series Troubleshooter Service Manual for Code-to-Name list).
5. Manufacturer's Part Number.
6. Total Quantity of Components Per Assembly.
7. Recommended quantity: This entry indicates the recommended number of spare parts necessary to support one to five instruments for a period of 2 years. This list presumes an availability of common electronic parts at the maintenance site. For maintenance for 1 year or more at an isolated site, it is recommended that at least one of each assembly in the instrument be stocked.

6-2. HOW TO OBTAIN PARTS

Components may be ordered directly from the manufacturer's part number, or from the John Fluke Mfg. Co., Inc. or an authorized representative by using the FLUKE STOCK NUMBER.

In the event the part ordered has been replaced by a new or improved part, the replacement will be accompanied by an explanatory note and installation instructions if necessary.

To ensure prompt and efficient handling of your order, include the following information.

1. Quantity.
2. FLUKE Stock Number.
3. Description.
4. Reference Designation.
5. Printed Circuit Board Part Number and Revision Letter.
6. Instrument Model and Serial Number.

A Recommended Spare Parts Kit for your basic instrument is available from the factory. This kit contains those items listed in the REC QTY column for the parts lists in the quantities recommended.

Parts price information is available from the John Fluke Mfg. Co., Inc. or its representative. Prices are also available in a Fluke Replacement Parts Catalog, which is available upon request.

CAUTION



Indicated devices are subject to damage by static discharge.

Table 6-1. 9000A-9900 Interface Pod Final Assembly

REF DES	DESCRIPTION	FLUKE STOCK NO.	MFG SPLY CODE	MFG PART NO.	TOT QTY	REC QTY	N O T E
9000A-9900 INTERFACE POD FINAL ASSEMBLY							
FIGURE 6-1 (9000A-9900-5081)							
A19	⊗ PROCESSOR ASSEMBLY	581025	89536	581025	1		
A20	⊗ INTERFACE ASSEMBLY	581017	89536	581017	1		
H1	SCREW, FHP, 4-40 X 1/4	306514	89536	306514	8		
H2	SCREW, PHP, 6-32 X 1/4	152140	89536	152140	9		
H3	SCREW, PHP, 4-40 X 1/4	256156	89536	256156	4		
MP1	ACTUATOR	582916	89536	582916	1		
MP2	DECAL, POD	584227	89536	584227	1		
MP3	DECAL, SPECIAL	584276	89536	584276	1		
MP4	DECAL, TOP	536821	89536	536821	1		
MP5	INSULATOR, SHIELD	579623	89536	579623	1		
MP6	LABEL, STATIC CAUTION	605808	89536	605808	1		
MP7	LABEL, UUT CAUTION	634030	89536	634030	1		
MP8	SHELL, BOTTOM	536730	89536	536730	1		
MP9	SHELL, TOP	584235	89536	584235	1		
MP10	SHIELD, BOTTOM	579615	89536	579615	1		
MP11	SHIELD, TOP	579607	89536	579607	1		
W1	CABLE, POD	581827	89536	581827	1		
W2	CABLE, UUT	585166	89536	585166	1		




Figure 6-1. 9000A-9900 Interface Pod Final Assembly

Table 6-2. A19 Processor PCB Assembly


REF DES	DESCRIPTION	FLUKE STOCK NO.	MFG SPLY CODE	MFG PART NO.	TOT QTY	REC QTY	NOTE
A19	Ø PROCESSOR PCB ASSEMBLY FIGURE 6-2 (9000A-9900-4081T)	581025	89536	581025	REF		
C1	CAP, CER, 10 PF +/-10%, 3000V	105536	56289	40C362A1	1		
C2	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	9		
C3	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	REF		
C4	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	REF		
C5	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	REF		
C6	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	REF		
C7	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	REF		
C8	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	REF		
C9	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	REF		
C10	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	REF		
C11	CAP, CER, 180 PF +/-10%, 1000V	105890	56289	C023B102E181M	1		
J1	POST CONTACT HEADER, 26-POS	512590	89536	512590	1		
J2	SOCKET 64-PIN	585174	89536	585174	1		
L1	INDUCTOR, 0.47 UH +/-10%	320929	24759	MR0.47	1		
MP1	HOLDER, COMPONENT, RUBBER (NOT SHOWN)	422865	98159	2829-75-2	1		
MP2	TERMINAL (NOT SHOWN)	512889	00779	62395-1	4		
P1	CONNECTOR, POST	513879	00779	4-870221	80		
Q1	TRANSISTOR, SI, NPN	454355	07263	PE5025	1	1	
R1	RES, DEP. CAR, 51 +/-5%, 1/4W	414540	80031	CR251-4-5P51E	1		
R2	RES, DEP. CAR, 1K +/-5%, 1/4W	343426	80031	CR251-4-5P1K	3		
R3	RES, DEP. CAR, 33K +/-5%, 1/4W	348888	80031	CR251-4-5P33K	1		
R4	RES, DEP. CAR, 1K +/-5%, 1/4W	343426	80031	CR251-4-5P1K	REF		

Table 6-2. A19 Processor PCB Assembly (cont)

REF DES	DESCRIPTION	FLUKE STOCK NO.	MFG SPLY CODE	MFG PART NO.	TOT QTY	REC QTY	N O T E
R5	RES, DEP. CAR, 510 +/-5%, 1/4W	441600	80031	CR251-4-5P510E	1		
R6	RES, DEP. CAR, 1K +/-5%, 1/4W	343426	80031	CR251-4-5P1K	REF		
R7	RES, DEP. CAR, 620 +/-5%, 1/4W	442319	80031	CR251-4-5P620E	2		
R8	RES, DEP. CAR, 47 +/-5%, 1/4W	441592	80031	CR251-4-5P47E	1		
R9	RES, DEP. CAR, 620 +/-5%, 1/4W	442319	80031	CR251-4-5P620E	REF		
R10	RES, DEP. CAR, 10K +/-5%, 1/4W	348839	80031	CR251-4-5P10K	3		
R11	RES, DEP. CAR, 10K +/-5%, 1/4W	348839	80031	CR251-4-5P10K	REF		
R12	RES, DEP. CAR, 10K +/-5%, 1/4W	348839	80031	CR251-4-5P10K	REF		
U1	⊗IC, RAM, I/O TIMER ARRAY	536417	55576	SYP6532A	1	1	
U2	⊗IC, MICRO-PROCESSOR	473249	01295	TMS9900	1	1	
U3	⊗IC, STATIC MOS RAM	586016	07263	F68D10CP	1	1	
U4	⊗IC, PROM	609503	89536	609503	1	1	
U5	⊗IC, PROM	609495	89536	609495	1	1	
U6	IC, TTL, LO-PWR, 3-8 LINE DECODER	407585	01295	SN74LS138N	1	1	
U7	IC, TTL, DUAL J-K FLIP/FLOP	414029	01295	SN74LS112N	1	1	
U8	IC, TTL, LO-PWR, DUAL J-K, F/F	412999	01295	SN74LA109N	2	1	
U9	IC, TTL, QUAD, 2-INPUT POS OR GATE	393108	01295	SN74LS32N	2	1	
U10	IC, TTL, QUAD, 2-INPUT NOR GATE	393041	01295	SN74LS02N	1	1	
U11	IC, TTL, QUAD 2-INPUT EXCLUSIVE OR GATE	408237	01295	SN74LS86N	1	1	
U12	IC, TTL, QUAD, 2-INPUT, POS NAND GATE	393033	01295	SN74LS00N	1	1	
U13	IC, TTL, QUAD, 2-INPUT POS AND GATE	393066	01295	SN74LS08N	1	1	
U14	IC, TTL, QUAD, 2-INPUT POS OR GATE	393108	01295	SN74LS32N	REF		
U15	IC, OCTAL BUFFERS & LINE DRIVERS	429035	01295	SN74LS244N	1	1	
U16	RESISTOR NETWORK	574905	89536	574905	2		
U17	RESISTOR NETWORK	574905	89536	574905	REF		

Table 6-2. A19 Processor PCB Assembly (cont)

REF DES	DESCRIPTION	FLUKE STOCK NO.	MFG SPLY CODE	MFG PART NO.	TOT QTY	REC QTY	N O T E
U18	⊗ IC, 9900 CLOCK GENERATOR	473231	01295	74LS362N	1	1	
U19	RESISTOR NETWORK	494690	89536	494690	1		
U20	IC, TTL, 4-BIT D-TYPE REGULATOR	504480	01295	SN74LS173N	1	1	
U21	IC, TTL, LO-PWR, DUAL J-K, F/F	412999	01295	SN74LA109N	REF		
U22	IC, TTL, SYNCHRONOUS COUNTERS	495598	01295	SN74LS163N	1	1	
XU1	SOCKET, IC, 40-PIN	429282	09922	DILB40P-108	1		
XU2	SOCKET, IC, 64-PIN	483842	06776	ICN-649-55-T/C	1		
XU3	SOCKET, IC, 24-PIN	376236	91506	324-AG39D	3		
XU4	SOCKET, IC, 24-PIN	376236	91506	324-AG39D	REF		
XU5	SOCKET, IC, 24-PIN	376236	91506	324-AG39D	REF		
Y1	CRYSTAL, 47.9232 MHZ	494518	89536	494518	1	1	



CAUTION
 SUBJECT TO DAMAGE BY
 STATIC ELECTRICITY



9000A-9900-1681

Figure 6-2. A19 Processor PCB Assembly

Table 6-3. A20 Interface PCB Assembly


REF DES	DESCRIPTION	FLUKE STOCK NO.	MFG SPLY CODE	MFG PART NO.	TOT QTY	REC QTY	N O T E
A20	⊗ INTERFACE PCB ASSEMBLY FIGURE 6-3 (9000A-9900-4082T)	581017	89536	581017	REF		
A1	⊗ IC, HYBRID 9000A-4H66T	583021	89536	583021	6	2	
A2	⊗ IC, HYBRID 9000A-4H66T	583021	89536	583021	REF		
A3	⊗ IC, HYBRID 9000A-4H66T	583021	89536	583021	REF		
A4	⊗ IC, HYBRID 9000A-4H66T	583021	89536	583021	REF		
A5	⊗ IC, HYBRID 9000A-4H66T	583021	89536	583021	REF		
A6	⊗ IC, HYBRID 9000A-4H68T	582270	89536	582270	1	1	
A7	⊗ IC, HYBRID 9000A-4H66T	583021	89536	583021	REF		
C1	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	14		
C2	CAP, CER, 0.01 UF +/-20%, 100V	407361	72982	8121-A100-W5R-103M	1		
C3	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	REF		
C4	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	REF		
C5	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	REF		
C6	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	REF		
C7	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	REF		
C8	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	REF		
C9	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	REF		
C10	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	REF		
C11	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	REF		
C12	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	REF		
C13	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	REF		
C14	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	REF		
C15	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	REF		

Table 6-3. A20 Interface PCB Assembly (cont)

REF DES	DESCRIPTION	FLUKE STOCK NO.	MFG SPLY CODE	MFG PART NO.	TOT QTY	REC QTY	N O T E
C16	CAP, TA, 10 UF +/-20%, 15V	193623	56289	196D106X0015A1	2		
C17	CAP, TA, 10 UF +/-20%, 15V	193623	56289	196D106X0015A1	REF	2	
CR1	DIODE, HI-SPEED SWITCHING	203323	07910	1N4448	7		
CR2	DIODE, HI-SPEED SWITCHING	203323	07910	1N4448	REF		
CR3	DIODE, HI-SPEED SWITCHING	203323	07910	1N4448	REF		
CR4	DIODE, HI-SPEED SWITCHING	203323	07910	1N4448	REF		
CR5	DIODE, HI-SPEED SWITCHING	203323	07910	1N4448	REF		
CR6	DIODE, HI-SPEED SWITCHING	203323	07910	1N4448	REF		
CR7	DIODE, HI-SPEED SWITCHING	203323	07910	1N4448	REF		
J1	CONNECTOR, 80-PIN	602805	00779	86396-8	1		
J2	CONNECTOR, POST	267500	00779	86144-2	64		
R1	RES, DEP. CAR, 100 +/-5%, 1/4W	348771	80031	CR251-4-5P100E	1		
R2	RES, DEP. CAR, 2.2K +/-5%, 1/4W	343400	80031	CR251-4-5P2K2	1		
R3	RES, DEP. CAR, 1K +/-5%, 1/4W	343426	80031	CR251-4-5P1K	2		
R4	RES, COMP, 56 +/-10%, 1/2W	109009	01121	RC20GF560KS	1		
R5	RES, DEP. CAR, 1.2K +/-5%, 1/4W	441378	80031	CR251-4-5P1K2	1		
R6	RES, DEP. CAR, 1K +/-5%, 1/4W	343426	80031	CR251-4-5P1K	REF		
R7	RES, DEP. CAR, 200 +/-5%, 1/4W	441451	80031	CR251-4-5P200E	2		
R8	RES, DEP. CAR, 200 +/-5%, 1/4W	441451	80031	CR251-4-5P200E	REF		
R9	RES, DEP. CAR, 3K +/-5%, 1/4W	441527	80031	CR251-4-5P3K	1		
R10	RES, DEP. CAR, 820 +/-5%, 1/4W	442327	80031	CR251-4-5P820E	1		
U1	⊗ IC, C-MOS, OCTAL LATCH HI-SPEED	585364	36665	74SC374A	6	2	
U2	⊗ IC, C-MOS, OCATAL BUS TRANSCEIVER	535906	36665	74C245AC	4		
U3	⊗ IC, C-MOS, OCTAL LATCH HI-SPEED	585364	36665	74SC374A	REF		
U4	⊗ IC, C-MOS, OCATAL BUS TRANSCEIVER	535906	36665	74C245AC	REF		

Table 6-3. A20 Interface PCB Assembly (cont)

REF DES	DESCRIPTION	FLUKE STOCK NO.	MFG SPLY CODE	MFG PART NO.	TOT QTY	REC QTY	N O T E
U5	⊗ IC, C-MOS, OCTAL LATCH HI-SPEED	585364	36665	74SC374A	REF		
U6	⊗ IC, C-MOS, OCTAL LATCH HI-SPEED	585364	36665	74SC374A	REF		
U7	⊗ IC, C-MOS, OCATAL BUS TRANSCEIVER	535906	36665	74C245AC	REF		
U8	⊗ IC, C-MOS, OCTAL LATCH HI-SPEED	585364	36665	74SC374A	REF		
U9	⊗ IC, C-MOS, OCATAL BUS TRANSCEIVER	535906	36665	74C245AC	REF		
U10	⊗ IC, C-MOS, OCTAL LATCH HI-SPEED	585364	36665	74SC374A	REF		
U11	IC, PROTECTOR	585992	89536	585992	1	1	
U12	IC, TTL, DUAL 4-INPUT NAND LINE DRIVER	585414	01295	SN74S140N	1	1	
U13	RESISTOR NETWORK	583476	89536	583476	1		
U14	RESISTOR NETWORK	606996	89536	606996	1		
VR1	IC, LINEAR, LOW VOLTAGE REFERENCE	452771	89536	452771	1	1	
XU1	SOCKET, IC, 20-PIN	454421	01295	C932002	10		
XU2	SOCKET, IC, 20-PIN	454421	01295	C932002	REF		
XU3	SOCKET, IC, 20-PIN	454421	01295	C932002	REF		
XU4	SOCKET, IC, 20-PIN	454421	01295	C932002	REF		
XU5	SOCKET, IC, 20-PIN	454421	01295	C932002	REF		
XU6	SOCKET, IC, 20-PIN	454421	01295	C932002	REF		
XU7	SOCKET, IC, 20-PIN	454421	01295	C932002	REF		
XU8	SOCKET, IC, 20-PIN	454421	01295	C932002	REF		
XU9	SOCKET, IC, 20-PIN	454421	01295	C932002	REF		
XU10	SOCKET, IC, 20-PIN	454421	01295	C932002	REF		
XU11	SOCKET, IC, 18-PIN	413229	01295	C 93102	1		
XVR1	INSULATOR (NOT SHOWN)	175125	89536	175125	1		



9000A-9900-1682

Figure 6-3. A20 Interface PCB Assembly

Section 7

Schematic Diagrams

TABLE OF CONTENTS


FIGURE	TITLE	PAGE
7-1.	A19 Processor PCB Assembly	7-2
7-2.	A20 Interface PCB Assembly	7-4

9000A-9900


CHANGE #1 - 1550A
 Rev.- C, A20 Interface PCB Assembly (9000A-9900-4082T)


On page 6-10:
 CR8108M, SI, HI-SPEED SWITCHING (31324T)
 AMP: 288801P5082-626A11

On page 6-12, change drawing as shown in Figure 1:



On page 7-5/7-6, change drawing as shown in Figure 2:





DES	PIN	DEVICE	GND	+12V	+5V	-5V	QTY
U 16,17	16	DIP 24 RN					2
U 20	16	74LS173	B		H6		1
U 21,8	16	74LS109	B		H6		2
U 22	16	74LS163	B		H6		1
U 1	40	6553	1		20		1
U 2	64	9900 CPU	26,40	27	2,99	1	1
U 3	34	68B10 RAM	1		34		1
U 4,5	34	2716 ROM	12		1,4		2
U 6	19	74LS244	10		20		1
U 6	16	74LS138	B		H6		1
U 7	16	74LS112	3		5		1
U 18	10	74LS362	3,10	13	20		1
U 9,14	14	74LS32	7		14		2
U 10	14	74LS02	7		14		1
U 11	14	74LS06	7		4		1
U 12	14	74LS00	7		14		1
U 13	14	74LS08	7		14		1
U 19	1	5P47K RN					1


9000A-9900-1081

Figure 7-1. A19 Processor PCB Assembly



CHANGE 01 - 1990
 Rev. C, A20 Interface PCB Assembly (9900-9900-1082)

See page 6-10:
 A20: CR01010M, 01, 02-SPEED SWITCHING(1)19741;
 2000010799007-00011

See page 6-12, change drawing as shown in Figure 1:



Or page 7-5/7-6, change drawing as shown in Figure 2:



DES	DEVICE	+5V	GND	+2V	-5V	3V
A 1,2,3,4,5,7	9000-44661					
U 4	54-40881	4				
U 1,3,5,6,8,10	74-274	10				
U 2,4,7,9	74-245	20	10			
U 11	9000-44661	17				
U 12	74-5140					
U 3	74-45271		3			
A 6	9000-44681					

NOTES
 1. UNLESS OTHERWISE SPECIFIED
 ALL RESISTORS ARE 1/4 WATT, 5% AND 5%
 ALL CAPACITORS ARE IN MICROFARADS
 2. * THESE ARE MOVED FROM NORMAL NUMBERS
 TO ACCOMMODATE DRAIN WIRES
 3. C9,10,11,12 AND 13 ARE .22UF

9000A-9900-1082

Figure 7-2. A20 Interface PCB Assembly