
S-100 Unit **Technical** Manual



By the Sorcerer of



COPYRIGHT 1979 by EXIDY INCORPORATED ALL RIGHTS RESERVED 390 Java Drive Sunnyvale, California 94086

> FIRST EDITION April 1979

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system (e.g., in memory, disk, or core) or be transmitted by any means, electronic, mechanical, photocopy, recording, or otherwise, without prior written permission from the publisher.

CONTENTS

Foreword	3
Mechanical Layout	4
110V-220V Conversion	4
Sorcerer 50-Pin Connector	5
Attaching the Ribbon Cable	5
S-100 Bus Signals	
Pinout Table Timing Diagrams Explanation Direct Memory Access Timing Diagrams (DMA)	6 8 11B 12B 12A, 13A
Theory of Operation	13B
Schematic	15A
Performance Tests	14B
Diagnostic Tests	14A
Diagnostic Program 1	
Listing	16B 17A 17A
Diagnostic Program 2	18B
Diagnostic Program 3	18B
Waveform Diagrams for the Diagnostic Programs	18A
Parts Lists	19

ILLUSTRATIONS

Figure 1	Interior of Expansion Unit	4
Figure 2	110V—220V Conversion	4
Figure 3	Sorcerer — S-100 Unit Connecting Cable	5
Figure 4	Timing Diagram, Clock Signals	8
Figure 5	Timing Diagram, Read	9
Figure 6	Timing Diagram, Write	10
Figure 7	Timing Diagram, Interrupt and Wait	11A
Figure 8	Timing Diagram, Bus Exchange	12A
Figure 9	Timing Diagram, DMA	13A
Figure 10	Address Line Waveforms	18A
Figure 11	Data-Out Line Waveforms	18A
Figure 12	Data-In Line Waveforms	19
	TABLES	
Table 1	Sorcerer 50-Pin Edge Connector Pinouts	5
Table 2	100-Pin Signals	6
Table 3	Input to 6331 PROM	13B
Table 4	Addresses Tested by Program 1	16B
Table 5	Data Sent to Each Address	16B

FOREWORD

The S-100 bus is a collection of 100 information lines which carry address, data, status, control and power signals between a microcomputer (such as the Sorcerer) and other computers or special devices (such as memory expansion cards, music synthesizers, input/output devices, etc.). The Exidy S-100 Expansion Unit lets your Sorcerer use this bus to communicate with as many as six different devices.

An industry standard for the S-100 bus has recently been proposed; previously, each manufacturer used his own version, although these versions are all generally compatible. Table 2 lists the pinouts for both the Exidy S-100 bus and the standard S-100 bus proposed by a committee of the Institute of Electrical and Electronics Engineers (IEEE). The timing diagrams starting on page 8 give the complete signal timing for the bus, for users who wish to design their own S-100 devices.

Use the performance tests on page 14B to determine whether your S-100 Expansion Unit is working properly. However, the diagnostic tests starting on page 14A are intended for experienced service technicians. We strongly recommend that owners not attempt to service their own units.

NOTE

All service should be done by an authorized Exidy dealer; unauthorized service will void our warranty.

We refer to an IC device by its location on the board. Thus, 1A is the device in column 1, row A of the board.

We refer to a pin of an IC device (and sometimes the signal at that pin) by a hyphenated number following the location. Thus, 1A-5 is pin 5 of device 1A.

If an IC chip contains more than one device, we refer to each by one of its pins. Thus, 1A-5 also designates one of the devices on chip 1A — the one containing pin 5. Context will make clear whether a designation such as 1A-5 refers to a pin or to a device.


MECHANICAL LAYOUT

To open the S-100 Expansion Unit, unscrew the four screws that secure the cover (two on each side) and lift the cover off. To insert an S-100 card into an empty slot, fit the side edges of the card into the plastic guides, with the card's edge connector down, and its components facing toward the front of the S-100 unit. Then lower the card and push its edge connector firmly into the female edge connector on the mother board. **Do not force.** To remove an S-100 card, simply lift it out of the slot.

In time the contacts may loosen in a female connector. This causes no trouble when a card is in the connector, but when there is no card in place, the contacts on opposite sides of the connector may touch, shorting two bus lines together. If this happens, insert a strip of cardboard into the connector to keep the pins apart.

The 4.5° round hole in the back of the chassis is for a fan. If you decide you need one, use a standard 4.7° 110V 60Hz fan, ROTRON Whisper (WR2H1) or equivalent. The fan should move 65 to 75 cubic feet per minute — anything more powerful will also be noisier. Tie the fan into the AC power line between the power switch and the line filter.

Next to the fan hole there are six D-shaped holes for mounting standard 25-pin D-sockets. Such sockets can be tied to the input or output of S-100 cards, or can be tied directly into the S-100 bus.



110V-220V CONVERSION

The S-100 Expansion Unit's power supply transformer has two primary windings. For 110V use, these windings are connected in parallel; for 220V use, the primary windings must be connected in series (see Figure 2).




TABLE 1 Sorcerer 50-Pin Edge Connector Pinout Table

500 Pur Mele Commet


Pin #	Signal	Pin #	Signal	Pin #	Signal	Pin #	Signal
1 2 3 4 5 6	PRESET (out of 2 Sorcerer) INT WAIT Data Bus Enable (into Sorcerer) BUSRQ 6 NMI 5	11 12 13 14 15 16 17	ROM PRE 12 (Reset Acknowledge) // \$\phi_2\$ (Clock out) // \$\pu_2\$ (Clock out) // \$\pu_2\$ (Clock out) // \$\pu_3\$ (MTEQ /6 \pu_1) // \$\pu_1\$ (MT) // \$\pu_2\$ (BM) ?\pu_3\$ (BO) /7	25 26 27 28 29 30 31 32	Address bit 15 26 Address bit 11 28 Address bit 13 28 Address bit 14 27 Address bit 0 30 Address bit 12 29 Address bit 2 32	39 40 41 42 43 44 45	Data bit 2 40 Data bit 1 39 Data bit 4 42 Data bit 3 44 Data bit 6 49 Data bit 5 43 RESET (into Sorcerer)
7 8 9 10	BUSACK Data Bus Direction (into Sorcerer) RAM DR or ROM ENABLE	19 20 21 22 23 24	RFSH 20 WR /9 Address bit 8 22 HALT 2/ Address bit 10 24 Address bit 9 23	33 34 35 36 37 38	Address bit 1 31 Address bit 4 34 Address bit 3 33 Address bit 6 36 Address bit 5 Data bit 0 38 Address bit 7 37	46 47 48 49 50	Data bit 7 45 Unused Mc (48) I/O 47 Ground 49

ATTACHING THE RIBBON CABLE

The ribbon cable has a large female edge connector at one end, and a smaller female pin connector at the other. The smaller connector at taches to the S-100 mother board. There is a slot at the bottom front of the S-100 unit, next to the 50-pin male connector on the mother board. Push the smaller cable connector up through the wide part of the slot, from the bottom of the S-100 unit. Then slide the cable into the narrow part of the slot and plug the cable connector onto the mother board; *do not force*. Plug the large cable connector onto the Sorcerer's 50-pin edge connector.

CAUTION

When you connect the S-100 Expansion Unit to the Sorcerer, the connecting cable must lie *flat*. If it is twisted, the Sorcerer's 50-pin edge connector will be *cross-connected* to the S-100 unit's 50-pin connector.



Fold out page 11B

The following table gives the pinouts of the Exidy S-100 bus, together with the proposed IEEE standard for S-100. The 100-pin connectors are not numbered in the usual way (odd numbers on one side and even on the other). Instead, the numbers run 1 to 50 on one side of the connector and 51 to 100 on the other, with 51 opposite 1 and 100 opposite 50; the pins are on .125 centers. Over-barred signals (such as \overline{SWO}) are negative-active; all others (except the -16V utility) are positive-active. For explanation of the signal types, see p. 11B.

TABLE 2

Minimum available under full load. 2 B +16V Unregulated input to +12V regulators. Minimum available under full load. 3 S XRDY Ready input to current bus master. The bus is ready when both XRDY and PRDY are true. 4 to 5 Unused 11 1 S NMI Non-maskable interrupt 13 to 17 1			Exidy S	-100 Bus	Proposed IEEE Standard				
Minimum available under full load. hintmum a	Pin # Type Name Fi			Function	Name	Function			
Minimum available under full load. https://doi.org/10.1001/j.psecified https://doi.org/10.1001/j.psecifie									
Minimum available under full load. Ready input to current bus master. The bus is ready when both XRDY and PRDY are true. S Unused it to Unused Water bus Unused Unused Unused Unused Unused Water bus Unused Unused Unused Water bus Unused Unused Water bus Unused Unused Water bus DOBS Same Unspecified Unspecif	1	В	+8V		+8V	Instantaneous minimum greater than $+7V$, instantaneous max less than $+35V$, average max less than $+11V$.			
bus is ready when both XRDY and PRDY are true. Volume	2	В	+16V	Unregulated input to +12V regulators. Minimum available under full load.	+16V	instantaneous max less than +35V, average			
To S Unused 11 Non-maskable interrupt Unspecified Unspec	3	s	XRDY	bus is ready when both XRDY and PRDY	XRDY	Same			
Unused Un	to }	S	Unused		to {	Vectored interrupt lines			
to 17 Unused 18 M Unused 19 M Unused 19 Unused 20 Unused 21 Unused 22 M Unused 23 M Unused 24 B	12	s	NMI	Non-maskable interrupt		Unspecified			
18	to }		Unused			Unspecified			
Signals Signals Signals UNPROT SS Unspecified	1 '	М	Unused		STAT DSB	Control signal to disable status signals			
21	19	М	Unused		C/C DSB	Control signal to disable command/control signals			
More	20		Unused		UNPROT	Unspecified			
DO DSB Control signal to disable data-out signals DO DSB Same Unspecified	21		Unused		SS	Unspecified			
24	22	M	Unused						
25	23	M	Unused		DO DSB	Control signal to disable data-out signals			
26 M PHLDA Used together with PHOLD to coordinate DMA Wait acknowledge 27 M PWAIT Wait acknowledge 28 M PINTE Interrupt enable 29 M A5 A4 A4 A3 A3 A3 A3 A3 A4	24	В	φ2	The master timing signal for the bus	φ2				
27	25		$\phi 1$						
28 M PINTE Interrupt enable PINTE A5 A4 A3 A3 A3 A3 A3 A3 A15 A15 A12 A9 A9 A3 A4 A3 A9 A5 A6 A9 A9 A7 A9 A7 A7 A7 A7	26	М	PHLDA	Used together with PHOLD to coordinate DMA	PHLDA	Same			
29 M	27	M	PWAIT	Wait acknowledge	PWAIT	The acknowledge signal to either of the bus ready signals XRDY, PRDY, or to a HALT instruction.			
29 M A5 30 M A4 31 M A3 32 M A15 33 M A12 34 M A9 35 M DO1 36 M DO0 37 M A10 38 M DO4 39 M DO5 Data-out bits DO5 Data-out bits DO5 A5 A4 A12 A12 A9 Same Same Same	28	M	PINTE	Interrupt enable	PINTE	Unspecified			
31 M A3 A3 A15 32 M A15 A15 33 M A12 A12 34 M A9 A9 35 M D01 D01 36 M D00 Address bit D00 37 M A10 Address bit A10 Same 38 M D04 D04 D04 D05 39 M D05 Data-out bits D05 Same	1	М	A5 \		A5 \				
31 M A3 A3 Same 32 M A15 A15 A15 33 M A12 A12 A9 34 M A9 A9 DO1 Same 35 M DO0 DO0 Same 36 M DO0 Address bit A10 Same 37 M A10 Address bit A10 Same 38 M DO4 DO4 DO4 DO5 39 M DO5 Data-out bits DO5 Same	30	М	A4		A4				
32 M A15 33 M A12 34 M A9 35 M DO1 36 M DO0 37 M A10 38 M DO4 39 M DO5 Data-out bits DO5 Same Same Same	1	M	A3 (A 11 bis	A3 (Sama			
34 M A9 35 M DO1 36 M DO0 37 M A10 38 M DO4 39 M DO5 Data-out bits DO5 Same Same Same Same Same	32	M	A15	Address bits	A15	Same .			
35	33	M	A12		A12				
36 M DO0 Data-out bits 37 M A10 Address bit A10 Same 38 M DO4 DO4 DO4 DO5 39 M DO5 Data-out bits DO5 Same	34	M	A9		A9				
36 M DO0) 37 M A10 Address bit A10 Same 38 M DO4 DO4 DO5 Same 39 M DO5 Data-out bits DO5 Same	35	M	DO1 {	Data out hits		Same			
38 M DO4 DO5 Data-out bits DO4 DO5 Same	36	M	DO0 }	Data out oits					
39 M DO5 Data-out bits DO5 Same	37	M	A10	Address bit		Same			
	38	M	DO4						
40 M DO6 J DO6 J	39	M	DO5	Data-out bits	1	Same			
	40	M	DO6)		DO6	,			

TABLE 2 (continued)


		Exidy S	6-100 Bus	Proposed IEEE Standard						
Pin #	Type	Name	Function	Name	Function					
41	S	DI2		DI2						
42	S	DI3 }	Data-in bits	DI3	Same					
43	S	DI7		D17)						
44	M	SM1		SM1						
45	M	SOUT /		SOUT						
46	M	SINP	Status signals; indicate current status of bus	SINP	Same					
47	M	SMEMR		SMEMR \						
48	M	SHLTA		SHLTA /						
49	В	CLOCK	2MHz local clock	CLOCK	Unspecified					
50	В	GND	Signal and power ground	GND	Same					
51	В	+8V	Same as pin 1	+8V	Same					
52	В	-16V	Unregulated input to $-12V$ regulators.	-16V	Instantaneous max less than $-14V$,					
			Max available under full load.		instantaneous min greater than $-35V$, average min greater than $-20V$.					
53		Unused		SSWI	Unspecified					
54	М	RESET	Reset from Sorcerer	EXT CLR	Unspecified					
55)									
to	}	Unused			Unspecified					
65	, ,		B (1) () () ()							
66	M	RFSH	Refresh signal from CPU		Unspecified					
67	_	Unused	N/ 11	PHANTOM	Unspecified					
68	В	MWRITE	Memory write enable	MWRITE	The logical negation of PWR and SOUT; must follow PWR by no more than 30ns.					
69)			PS	, , , , , , , , , , , , , , , , , , , ,					
70	\	Unused		PROT	Unspecified					
71)			RUN)	The second secon					
72	M	PRDY	See pin #3	PRDY	See pin #3					
73	S	PINT	Interrupt request	PINT	Same					
74	М	PHOLD	See pin #26	PHOLD	See pin #26					
75	В	PRESET	Clear CPU	PRESET	Reset signal for bus masters; must stay low					
					for at least three bus cycles					
76	M	PSYNC	Indicates the beginning of each machine cycle	PSYNC	Indicates the beginning of each bus cycle					
77	M	PWR	Write enable	PWR	Signifies valid data on DO bus					
78	М	PDBIN	Data bus in	PDBIN	Requests data from current slave, on the DI bus					
79	М	AO \	Data das III	AO \	nequests data from current slave, on the Di bus					
80	М	A1		A1						
81	М	A2		A2						
82	М	A6		A6						
83	М	A7 >	Address bits	A7 >	Same					
84	М	A8		A8						
85	М	A13		A13						
86	M	A14		A14						
87	М	A11		A11						
			·							


TABLE 2 (continued)


		Exidy S	3-100 Bus	Proposed	IEEE Standard
Pin #	Type	Name	Function	Name	Function
88 89 90 91 92	M M M S	DO2) DO3) DO7) DI4) DI5)	Data-out bits	DO2 DO3 DO7 DI4 DI5	Same
93 94 95	S S S	DI6 DI1 DI0	Data-in bits	DI6 DI1 DI0	Same
96	М	SINTÁ	Interrupt acknowledge	SINTA	Identifies the instruction fetch following an accepted PINT interrupt
97 98	М	SWO Unused	Indicates data transfer bus cycle	SWO SSTACK	Same Unspecified
99	В	POC GND	Power-on clear Same as pin #50	POC GND	Same; must stay low for at least three bus states Same as pin #50


NOTE

The proposed IEEE standard requires XRDY, \overline{STAT} DSB, $\overline{C/C}$ DSB, \overline{ADD} DSB, \overline{DO} DSB, PRDY, \overline{PINT} , \overline{PHOLD} , and PRESET, (pins #3, 18, 19, 22, 23, 72, 73, 74, and 75) to be generated by open collector bus drivers capable of sinking at least 20 mA at no more than .5V.









PROPOSED IEEE STANDARD FOR THE S-100 BUS

Signal Types

There are three types of signal on the S-100 bus:

- Bus master signals, designated M. Each bus master must generate *all* of these signals while controlling the bus.
- Bus slave signals, designated S. A bus slave generates only those slave signals it needs to communicate with bus masters.
- Bus signals, designated B. This is the default type; any signal not of type M or S.

Device Types

By definition, a bus master is a device which generates at least all of the M signals, and a bus slave is a device which generates some slave signals. A device can be both a master and a slave.

Signal Subsets

- There are eight status signals (prefix S): SMEMR, SINP, SM1, SOUT, SHLTA, SSTACK (unspecified), SWO, and SINTA.
- There are six command and control signals (prefix P): PHLDA, PSYNC, PDBIN, PINTE (unspecified), PWR, and PWAIT
- There are sixteen address signals A15 through A0, with A15 the most significant bit, and A0 the least.
- There are eight data-out signals DO7 through DO0, with DO7 the most significant bit and DO0 the least. These are the data transmitted by the current bus master.

• There are eight data-in signals, DI7 through DI0, with DI7 the most significant bit and DI0 the least. These are the data received by the current bus master

Signal Characteristics

Bus drivers must sink at least 24mA at no more than .5V and (except for open collector drivers) must source at least 2mA at no less than 2.4V.

Bus receivers must sink no more than $80\mu a$ at 2.4V and source no more than .8mA at .5V. They must interpret any signal less than .8V as logic 0, and any signal greater than 2V as logic 1. They must be diode clamped to prevent negative excursions, and must load the input no more than 25pF.

Bus States

A bus cycle is a sequence of three or more of the following states. The basic cycle is BS1, BS2, BS3; any number of BSw states may be inserted between BS2 and BS3, and one, two, or three BSi states may follow BS3.

- BS1 The first state of any bus cycle. The address lines are unstable; PSYNC goes high during the second half.
- BS2 The second state of any bus cycle. Address, data, status, and ready signals stabilize.
- BSw may occur between BS2 and BS3 to synchronize bus masters and slaves.
- BS3 the data transfer state.
- BSi the bus-idle state.

	111	ceived by the current bus ma	ster. 5/00	SONCENER	11 5100
2 6H-17 R	,	6H-15 R	2 1A-5	26 44.15	25 2A-5
	2	6H-17 R		1 1	28 2A-7
	3	6H-2 R			27 2A-8
6 6H-4 R S 1B-16 31 3H-16 32 3A-4 2 5H-18 8 1B-2 32 3H-17 31 3A-3 8 6H-8 P2 7 1A-12 33 3H-14 34 3A-6 1 5H-14 10 1B-6 34 3H-15 33 3A-5 10 5H-16 1 1B-4 36 3A-8 11 5H-7 12 11 1B-8 31 2H-18 38 4A-2 5A-2 13 5H-3 14 18 18 18 18 18 18 18 18 18 18 18 18 18		£ .	3 IA-7		30 3A-2
7 5H-18 8 1B-2 32 3H-17 31 3A-3 8 6H-8 P2 7 1A-12 33 3H-14 34 3A-6 9 5H-14 10 1B-6 34 3H-15 33 3A-5 10 5H-16 9 1B-4 31 3H-12 36 3A-8 11 5H-7 12 11 1B-8 31 3H-12 36 3A-7 12 5H-72 11 1B-8 31 2H-18 38 4A-2 5A-2 13 5H-3 14 1B-17 39 2H-16 40 4A 4 5A-4 15 5F-12 16 2B-3 3B-17 40 2H-17 39 4A-3 5A-3 17 5F-14 18 2B-5 3B-15 42 2H-16 40 4A-6 5A-6 18 5F-13 17 2B-16 3B-4 17 2H-12 41 4A-8 5A-8 19 5F-16 20 2B-7 3B-13 44 2H-12 41 4A-8 5A-8 19 5F-16 20 2B-17 3B-13 44 2H-12 41 4A-8 5A-8 19 5F-16 20 2B-7 3B-13 44 2H-13 43 4A-7 5A-7 10 5F-15 19 2B-14 3B-6 47 7 8H-13 43 4A-7 5A-7 10 5F-15 19 2B-14 3B-6 47 7 8H-12 41 4A-8 5A-8 11 5F-16 20 2B-14 3B-6 47 7 8H-13 41 41 41 41 41 41 41 41 41 41 41 41 41	3	64-6 R	6 1A-14	30 44-14	129 2A-6
2 5H-18	16	, 6H-4 R	5 1A-16	31 34-16	32 3A-4
8 6H-8 P2 7 1A-12 33 3H-14 34 3A-6 9 5H-14 10 1B-6 34 3H-15 33 3A-5 10 5H-16 9 1B-4 31 3H-12 36 3A-8 11 5H-7 12 1B-13 36 3H-12 36 3A-7 12 5H-72 11 1B-8 31 1B-17 37 3H-18 38 4A-2 5A-2 13 5H-3 14 1B-17 39 2H-16 40 4A 4 5A-4 14 5F-12 16 2B-3 3B-17 17 2H-14 17 39 4A-6 5A-6 18 5F-13 17 2B-16 3B-4 17 2H-12 49 4A-8 5A-8 19 5F-16 20 2B-7 3B-13 17 49 2H-12 49 4A-8 5A-8 10 5F-15 19 2B-14 3B-6 86 86 7 8 46 N/C	12		8 13-2		
9 5H - 14	8	6H-8 R			34 3A-6
0 SH-16	19	514-14	10 18-6		33 3A-5
	10	514-16	9 13-4		
12 5H - 12	1	1 54-7	91		
13 5H-3	11		15 2		13 4
14 574-5					37 3A-1
11 5F-12 16 2B-3 3B-17 17 5F-19 18 2B-18 3B-2 17 2H-14 17 5F-14 18 2B-5 3B-15 17 28-16 3B-4 19 5F-16 20 2B-7 3B-13 19 2B-14 3B-6 17 2B-16 3B-17 20 5F-15 19 2B-14 3B-6 17 7 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9					13-
17 5F-14 R 2B-5 3B-15 Y2 2H-15 Y1 YA-5 5A-5 Y2 5F-13 17 28-16 3B-4 Y3 2H-12 Y4 4A-8 5A-8 Y5 5F-16 20 2B-7 3B-13 Y7 2H-13 Y3 4A-7 5A-7 Y6 N/C			16 28-3 38-17	40 24-17	
17 5F-14 R 2B-5 3B-15 Y2 2H-15 Y1 YA-5 5A-5 Y2 5F-13 17 28-16 3B-4 Y3 2H-12 Y4 4A-8 5A-8 Y5 5F-16 20 2B-7 3B-13 Y7 2H-13 Y3 4A-7 5A-7 Y6 N/C			15 2B-18 3B-2	41 2H-14	to the transfer of the second contract of the
18 5F-13		the same of the sa			
19 5F-16 20 18-7 38-13 147-7 5A-7 19 28-14 38-6 W ? * 46 N/C				Y3 2H-12	
10 SF-15 19 26-14 3B-6 140 ? * 176 N/C					43 4A-7 5A-7
	-	The second secon	(表) 中央の方式を含めている。(の) は、(の) は、(C Control of the cont	
21 4H-16 21-2 16 2H-19 45 4A-1 5A-1	121	94-16		16 2H-19	45 4A-1 5A-1
22 SF-17 21 28-12 38-8 117 1/c 48 7A-1 +5V	27	> 11d 1L 3			
23 4H-16 21 2A-4 147 5H-9 47 1B-11 24 4H-17 23 2A-3 49 GROWN 50 - GROWN			21		
24 4H-17 23 2A-3 49 GROWND 50 - GROWND	27	411-10			
25 44-19 26 2A-1 50 6novai) 44 - GROUND	125	111-11	14 47 -1	A	1791 - GROUND

Net 955 - Moster Reset 11B 5H8 Reset € X

DIRECT MEMORY ACCESS (DMA)

Bus Exchange

DMA is the process a bus master (the DMA device) uses to take control of the bus from the CPU, and read or write in memory. The cycle begins when the DMA device signals PHOLD. This signal must be given only when PHLDA is false. The CPU interprets PHOLD as a bus request (BUSRQ).

The proposed IEEE standard assumes that the \underline{DMA} device \underline{will} $\underline{disable}$ the CPU's bus $\underline{drivers}$ with the signals \overline{ADD} \overline{DSB} , \overline{DO} DSB, STAT DSB, and C/C DSB. The Sorcerer does not handle DMA in this manner. Instead, the CPU disables its own drivers (but not the buffers to the 50-pin edge connector) when it responds to the bus request. The CPU acknowledges the bus request with a BUSAK signal, and the S-100 unit responds to the BUSAK by giving the bus to the DMA device.


To keep the bus signals stable, the CPU and the DMA device must **both** drive the bus at two periods during the DMA cycle: when the DMA device takes control of the bus, and when it returns control to the CPU. During these two periods, the CPU and DMA device must both drive the command and control signals for at least 200ns and the command and control signals must have these values:

- PSYNC = 0
- PWAIT = 0
- PHLDA = 1
- PDBIN = 0
 PWR = 1


Proposed DMA Sequence

The following DMA sequence is part of the proposed IEEE standard for the S-100 bus. To start the sequence, the DMA device must send the PHOLD signal; PHLDA will then go true during BS3 of the last CPU cycle (the S-100 unit interprets the CPU's BUSAK signal as PHLDA). The exchange starts at the falling edge of $\phi 2$ while PHLDA is true, and the entire cycle is controlled by the edges of $\phi 2$.

- ϕ 2 edge 1: CPU address and data bus drivers disabled; DMA command and control drivers on. CPU and DMA command and control signals as described above.
- ϕ 2 edge 2: CPU status and command and control drivers off; DMA address, data-out, and status drivers on.
- ϕ 2 edge 3: No change.
- ϕ 2 edge 4: PSYNC=0; PDBIN=1 if memory read or $\overline{PWR} = 0$ if memory write.
- ϕ 2 edge 5: No change.
- ϕ 2 edge 6: PDBIN=0 and \overline{PWR} =1.
- φ2 edge 7: CPU command and control drivers on; DMA address and data-out drivers off.
- ϕ 2 edge 8: DMA device sends $\overline{PHOLD} = 1$. CPU address, data, and status drivers on; DMA status and command and control drivers off.



12A



Theory of Operation

When the S-100 bus was created, bi-directional ICs were uncommon. Therefore, the address bus is assumed to function in one direction only, and there are two data buses — one for data out of the CPU, and another for data into the CPU.

The circuitry on the S-100 Expansion Unit mother board translates between the Sorcerer's bi-directional data signals and the uni-directional signals required by S-100 devices. It will also drive the address bus in reverse during a direct memory access (DMA).

The bus controller enables and controls the direction of the data and control signal buffers. This is analogous to the function of the Screen Controller on the Sorcerer logic board. The 6331 PROM at 5B (Program #S-100) controls the data-in and data-out buffers (4A and 5A) and the Sorcerer's bi-directional data buffer (the control signals pass through the S-100 CPU control buffer 1A, and the Sorcerer's CPU control buffer). The address buffer (2A and 3A) is always enabled; it takes its direction signal directly from the Sorcerer's bus request acknowledge (BBUSAK, buffered through 1B).

Table 3 gives the input signals to 5B. A memory address is assumed to be in the S-100 unit, if it is not on the Sorcerer (i.e., not in the ROM PAC, internal RAM, or the upper 8K of memory). Similarly, any I/O port other than FCH, FDH, FEH, or FFH is assumed to be in the S-100 unit. Any I/O device other than a cassette recorder, Centronics printer, or RS232 is assumed to be in the S-100 unit. During an I/O request, the I/O port number appears on the lower half of the address bus; it is not duplicated on the upper half of the bus.

Table 3 Input to 6331 PROM $5\,\mathrm{B}$ Conditions for High and Low Input Signals

Pin #	Low Logic P	High Logic 1
14	When CPU is servicing a bus request	Otherwise
13	During a read or interrupt	No read or interrupt
12	Address in S-100	Address in Sorcerer
11	During refresh	Otherwise
10	I/O port in Sorcerer	I/O port in S-100

Besides controlling the buses, the S-100 unit also provides three clocks. A local 2MHz oscillator generates a clock signal for S-100 devices which cannot use the Sorcerer's $2.106 \mathrm{MHz}$ clock.

The other clock signals are $\phi 1$ and $\phi 2$, generated by the Sorcerer.

There are thirty-two possible combinations of signals to 5B's five inputs. We consider each of these combinations to be a five-bit binary number; pin 5B-14 is the most significant bit, and pins 13, 12, 11, and 10 are the other bits, in decreasing significance. For example, 10011 signifies pins 14, 11, and 10 high, and pins 13 and 12 low. The S-100 program in 5B divides these thirty-two possible inputs into five cases:

Case 1 — DMA read (inputs 00010, 00110, and 00111; output 101011)

- The Sorcerer data buffer is enabled high.
- 4A is enabled high.
- 5A is disabled.
- Data flows into the controlling device through the data-in bus

Case 2 - DMA write (inputs 01010, 01110, and 01111; output 001100)

- The data buffer is enabled low.
- 4A is disabled.
- 5A is enabled low.
- Data flows from the controlling device through the dataout bus.

Case 3 — Normal read (input 10011; output 000011)

- The Sorcerer data buffer is enabled low.
- 4A is enabled low.
- 5A is disabled.
- Data flows into the CPU on the data-in bus.

Case 4 — Normal write (input 11011; output 101110)

- The Sorcerer data buffer is enabled high.
- 4A is disabled.
- 5A is enabled high.
- Data flows out of the CPU on the data-out bus.

Case 5 — Default (all other inputs; output 111111)

• The Sorcerer data buffer, 4A, and 5A are all disabled.

Note that during DMA the \overline{BBUSAK} signal to 5B-14 also enables 2B and reverses the direction of the address bus (2A and 3A).

PERFORMANCE TESTS

If your unit passes these tests, you have a good assurance that it functions correctly; if it fails one or more tests, the test results will indicate which part of the unit is malfunctioning.

You will need a known good Sorcerer and the following S-100 plug-in cards, also known good:

- A RAM card, DIP switch addressable
- An I/O device and interfacing card
- A DMA device and interfacing card (optional).
- RAM Test: This tests the address bus, both data buses, parts of the status and command buses, and the bus controller.
 - Address the RAM card to an S-100 area (that is, between the bottom of the ROM PAC area and the top of internal RAM). Run the Power-On Monitor bit test (TE) on these addresses.
 - b. Re-address the RAM card to all parts of the S-100 area and repeat the bit test.
 - c. Address the RAM card so that part of it lies inside the ROM PAC area and part of it lies outside. Repeat the bit test with the ROM PAC inserted, and again with it removed.
 - d. All addresses should pass the bit test, except addresses in the ROM PAC area; those addresses should pass the test when the ROM PAC is removed. If any address fails this test, proceed to the diagnostic tests, giving special attention to the read/write tests.

NOTE

If only some of the S-100 addresses fail the test, the data buses are probably not malfunctioning. The problem probably lies in the address bus or the bus controller.

- I/O Test: This tests the bus controller, and portions of the status and command buses which are not tested by the RAM test.
 - Address the I/O device to any I/O port other than FCH, FDH, FEH, or FFH.
 - b. Enter and run a short program which reads or writes data (whichever is appropriate) to your device. You can do this in BASIC, using the INP function or the OUT command; you can also do it in Z80 machine language.
 - c. The data sent or received by the I/O device should be the same as that received or sent by the Sorcerer. If your unit fails this test, proceed to the diagnostic tests, giving special attention to the bus controller test and the status and command bus test. If the unit has already passed the RAM test, you may skip the diagnostic read/write test.
- DMA Test (optional): This tests the bus controller, and portions of the status and command buses which are not tested by the RAM test or the I/O test.
 - a. If you have a DMA device, interface it to the Sorcerer through the S-100 unit. Follow the manufacturer's instructions for addressing, I/O port assignment, etc.
 - Initiate a DMA read or write (whichever is appropriate), and check whether data is being read or written correctly.
 - c. If your unit fails this test, go to the diagnostic tests, giving special attention to the bus controller test and the status and command bus tests. If your unit has already passed the RAM test, you may skip the read/write test.

DIAGNOSTIC TESTS

These tests will locate malfunctions in the S-100 unit. You will need the following equipment:

- A dual-trace externally triggered scope (Tektronix 465 or equivalent).
- A known good Sorcerer.
- A known good RAM card, DIP switch addressable.
- Six double-ended clip-on test leads.
- 1. Power Supply and Clock test
 - a. Pull all S-100 cards out of the unit. Then test for these voltages on the 100-pin bus:

Pin #	Voltage
1	$+11\pm1$ VDC
2	$+18\pm1$ VDC
51	Same as pin 1
52	$-18\pm1\dot{\text{VDC}}$

- Put the local clock (pin #49) on the scope and check for 2MHz frequency (500ns cycle time).
- c. Put the $\phi 1$ and $\phi 2$ clocks (pins #25 and 24) on the scope, triggering on the edge of $\phi 2$. Compare to the timing diagram (Figure 4); verify 2.106MHz frequency for $\phi 2$ (450ns cycle time).
- 2. Address and Data Bus Read/Write Test, Part I:
 - a. Check the mother board visually for shorts or open lines in the buses.
 - b. Remove the ROM PAC from the Sorcerer, and remove all S-100 cards from the S-100 Expansion Unit, except the RAM card. Address the RAM card to 8000H.
 - c. Load program 1 (address and data line send and receive) into the Sorcerer at address 0000, and run it with the Monitor GO command. This program tests selected addresses from 8000H to C000H; if your RAM card is smaller than 16K, you must re-address it and rerun the program to cover the entire area tested.

Example: If you have a 4K RAM card (1000H addresses), you must run the program four times, with the RAM card assigned to these blocks of addresses:

8000H to 8FFFH 9000H to 9FFFH A000H to AFFFH C000H to C999H

- 1) Check for bad data in the block of addresses actually covered by the RAM card (for example, 8000H to 8FFFH for a 4K card). Ignore any bad data at other addresses
- Check all address failures, even those outside the area covered by the RAM card.
- d. This program tests all the data lines, and all address lines A0 to A14.
 - If the Sorcerer is an 8K or 16K model, you can also check A15. Address the RAM card to 4000H and run program 1. Check only for bad addresses.
 - 2) If you have a 32K Sorcerer, you must check A15 manually. Pull 2A-1 high and low with a clip lead, and check whether the signal passes to 2A-19. Also check the line for shorts and open circuits.

- e. Use **ESC** or **RUN/STOP** to momentarily pause the program; use **CTRL C** to stop it. You can restart it with the Monitor command GO 0000.
- 3. Address and Data Bus Read/Write Test, Part II: (Do this part of the test only if your unit fails Part I)
 - Remove all S-100 cards from the unit. Load program 2 (address and data-out bus exerciser) into the Sorcerer at address 0000, and run it with the Monitor command GO 0000.
 - b. Set the scope sweep to 2ms/division. Put probe #1 on pin 2A-19 and trigger on that signal. Use probe #2 to check all address lines (pins 12 through 19 on 2A and 3A).
 - c. On each address line you should see a group of eight pulses (one pulse for each data line) lasting about $94\mu s$ total. (See Figure 10.) Each address line is pulsed about $120\mu s$ earlier than the next higher address line.
 - d. The pulses on the lower order address lines A0 to A6 (chip 3A) are superimposed on the refresh signal. You will probably not be able to read lines A0 to A5; check these lines with a logic pulser.
 - e. Reset the scope sweep to 10μ s/division but keep probe #1 and the triggering as before. Test each data-out line with probe #2 (all pins on 5A). You should see a 1.5μ s pulse on each line; each line is pulsed about 13μ s earlier than the next higher line (see Figure 11).
 - f. If the address and data-out lines pass the test, reset the Sorcerer and load program 3 (data-in bus exerciser) at address 0000. Insert the RAM card, and address it to 8000H; then run program 3 with the Monitor command GO 0000.
 - g. Trigger the scope on 2A-12; put probe #1 on 2A-19 and use probe #2 to test the data-in lines (pins 1 through 8 and 12 through 19 on 4A). You should see a 1.5μ s pulse on each data-in line; each line is pulsed about 11.5μ s before the next higher line (see Figure 12).

4. Bus Controller Test

- Using clip leads to pull the input signals high and low, test the gates leading into 5B (gates 6A-6, 7A-3, 8C-11, 9B-6, and 9C-6).
- b. Simulate a normal read by using clip leads to put 10011 on the input of 5B. Check whether the output is 000011; also check whether 4A and 5A are enabled and disabled as described in Theory of Operation, Case 3.
- c. Use the clip leads to simulate a normal write, a DMA read, and a DMA write. Check that the outputs of 5B are as described in Theory of Operation, Cases 4, 1, and 2. In each case, check that 4A and 5A are enabled and disabled correctly. When 5B-14 is pulled low (Cases 1 and 2, DMA read and write) check that 2B is enabled high, and 2A and 3A are driven low.
- d. Using the clip leads, check that all other inputs to 5B produce the output 111111.

5. Status and Control Bus Test

- a. Check that 1A, 1B, and 3B are enabled high.
- Using clip leads or a logic pulser, verify that 1A, 1B, and 3B will pass data from each input pin to the corresponding output pin.
- c. Using a clip lead, pull the BBUSAK signal low; check whether 6C and 7C are enabled high. Then pull BBUSAK high, and check whether 6C and 7C are disabled.

50 PIN MALE FROM TOP READ 14/3) 3100-76) PSYNC LM323 \$100-46 \$100-45 +111 1-0012 S100-66 S100-77 ATX 2 AGX 17 ASX 4 A4X 15 A3X 6 A2X 13 AIX 8 AØX 11 B BMI
B MREQ
B LORQ
B RO
B BWR
B BFSH
B HALT ≐ BIORQ 8304 Allen 2A +5V - 2.2K BMREQ 4 74150B \$100-85 \$100-33 \$100-34 74LS74 Q 3/00-84 PSYNC PDBIN PWR PALDA PINTA PWAIT <u> (SIOO - 77</u> (3/00-28) 33-33 <u>A3X</u> A2X BRFSH 18-0012 -(3100-20 11 08 10 +5v -2.2K 8304 Dals 4A \$100-93 SIO0 - 92 J3-43 05 D4 V81+ SIOD - 42 33-41 S100 - 41 J3-40 XIQ CE-EL (Z3-38) __ IXD BRD BRFSH 74LS08 8C RII SION IW + CZZ - 4000 mg DE-0012 5100-46 SI00 - 45 С21 4000 ру 5**0V** - ØΧΔ • ØΧ*E* 22-0012 BBMI BRD BIORG S100-3 BRD. 21-0012 (\$100-75) \$100 - 74 3100-20 Fr Left-1 BBUSAK 74LS241 18 CBD CBE LXD LXE OXD OXE 78 BWR P/2019 58 BRFSH BBVSAK 8c 74LS32 6A <u>(\$100-54</u>) NOMENCLATURE OR DESCRIPTION QTY CODE REQD IDENT PART OR IDENTIFYING NO. (2001-393 PARTS LIST 13-47 13-48 EXIDY DATA PRODUCTS DIVISION

969 W. MAUDE AVENUE, SUNNYVALE CA 94086 -19-9 APPROVALS DATE HECKED SWEERIO 31679 EXPANSION CHASSIS MOTHER upper 8K SCHEMATIC 2100-100 9**B** HI. Address in Sonce Not in Some. D 30-3155-1B] Ò NEXT ASSY USED ON RAMDA DO NOT SCALE DRAWING SHEET / OF / See Tech Note 3 ROM ENAPILE See comments or Numbers of J3 in SA 4(6):135, Sept 82 Schenter 30-315514 8/3/78 Nev. 10/31/78 is in Techt Manual 15B 15A

TABLE 4
Addresses Tested by Program 1

Hexadecimal	Binary															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
8001	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
8002	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
8004	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
8008	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
8010	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
8020	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
8040	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
8080	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
8100	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
8200	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
8400	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
8800	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
9000	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0 `
A000	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
C000	1	.1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

TABLE 5
Test Data Sent to Each Test Address

Hexadecimal	Binary									
	7	6	5	4	3	2	1	0		
01	0	0	0	0	0	0	0	1		
02	0	0	0	0	0	0	1	0		
04	0	0	0	0	0	1	0	0		
08	0	0	0	0	1.	0	0	0		
10	0	0	0	1	0	0	0	0		
20	0	0	1	0	0	0	0	0		
40	0	1	0	0	0	0	0	0		
80	1	0	0	0	0	0	0	0		

PROGRAM 1
Address and Data Line Send and Receive

Address	Obj Code	Label	Mnemonic	Comment	
			SUBROUTINE EQU	ATES	
	E1E8	ADDOUT:	EQU E1E8H	•	
	E205	CRLF:	EQU E205H		
	E21C	HEXSPC:	EQU E21CH		
	E015	QUIKCK:	EQU E015H		
	E01B	VIDEO:	EQU E01BH		
	E003	WARM:	EQU E003H		
		:MAIN PROC	GRAM		
		•	ORG 0		
0000	21 01 80	START:	LD HL,8001F	I	
0003	18 OB		JR Z3		
		: SET UP HI	. TO POINT TO NE	XT ADDRESS	
		, 01 112			Continued on Page 16A

PROGRAM 1 (continued)

Address and Data Line Send and Receive

Address	Obj Code	Label	Mnemonic	Comment
0005	A7	Z2:	AND A	;CLEAR CARRY
0006	ED 6A		ADC HL,HL	SHIFT HL LEFT
8000	. 7C		LD A,H	SET MOST SIGNIFICANT BIT
0009	FE 80		CP 80H	
000B	28 F3		JR Z,START	
000D	F6 80		OR 80H	;SET MOST
000F	67		LD H,A	: SIGNIFICANT BIT
0010	3E 01	Z3:	LD A,01H	
0012	18 04		JR Z4	
		;SEND AND	RECEIVE, AND CH	IECK IF OTHER
0014	OD 07		S DISTURBED	
0014	CB 27	Z1:	SLA A	
0016	28 ED	74	JR Z,Z2	
0018	4F	Z4:	LD C,A	OLIFOY.
0019	CD 15 E0	Z6:	CALL QUIKCK	;CHECK
001C	FE 1B		CP 1BH	; FOR
001E	28 F9		JR Z,Z6	; PAUSE
0020	FE 03		CP 03H	; OR ABORT
0022	CA 03 E0		JP Z,WARM	
0025	11 00 20		LD DE,2000H	
0028	CD 4E 00		CALL SDCAD	
002B	11 00 40		LD DE,4000H	
002E	CD 4E 00		CALL SDCAD	
0031	11 00 80		LD DE,8000H	
0034	CD 4E 00	•	CALL SDCAD	
0037	79		LD A,C	
0038	46		LD B,(HL)	
0039	B8		CP B	
003A	28 D8		JR Z,Z1	
		:PRINT ADD	RESS. DATA SENT	, AND BAD DATA RECEIVED
003C	4F	,	LD C,A	,
003D	CD 64 00		CALL PRHL	;PRINT ADDRESS
0040	79		LD A,C	,
0041	CD 1C E2		CALL HEXSPC	;PRINT DATA SENT
0044	78		LD A,B)
0045	CD 1C E2		CALL HEXSPC	;PRINT DATA RECEIVED
0048	CD 05 E2		CALL CRLF	<i>,</i> ·
004B	79		LD A,C	
004C	18 C6		JR Z1	
0010		;SUBROUTI		
				K FOR ADDRESSES DISTURBED
004E	AF	SDCAD:	XOR A	;CLEAR ADDRESS POINTED
004F	12		LD (DE),A	TO BY DE REG.
0050	71		LD (HL),C	;SEND TEST DATA
0051	1A		LD A,(DE)	
0052	B9		CP C	;RETURN IF DIFFERENT
0053	C0		RET NZ	; FROM DATA SENT
0054	CD 6A 00		CALL SPACE	
0057	CD 64 00		CALL PRHL	;PRINT HL (ADDRESS REQUESTED)
005A	CD 6A 00		CALL SPACE	
005D	CD E8 E1		CALL ADDOUT	;PRINT DE (ADDRESS DISTURBED)
0060	CD 05 E2		CALL CRLF	
0063	C9		RET	
		;PRINT HL		
0064	EB	PRHL:	EX DE,HL	
0065	CD E8 E1		CALL ADDOUT	
0068	EB		EX DE,HL	
0069	C9		RET	
		;PRINT SPA		
006A	3E 20	SPACE:	LD A,20H	
006C	CD 1B E0		CALL VIDEO	
006F	C9		RET	•
-			END	

HOW TO INTERPRET THE ERROR MESSAGES

- The address/data line send and receive program only gives an error message when data sent to one address goes to a different address, or when the data received from an address differs from the data sent to that address.
- If the data buses pass incorrect data, the program will print the address of each malfunction, followed by the data sent, followed by the data received, all in hexadecimal.

Example:

8001 10 00

This means that 10 H was sent to address 8001 H, but 00 was received.

This will detect malfunctions in the data buses, but will not determine whether the malfunction is in the data-out or the data-in bus.

To find which lines are malfunctioning, convert the data sent and data received to binary, and compare them.

Example:

data sent: 10H which is 0001 0000 binary data received: 00 which is 0000 0000

The malfunction is in data bit 4 (recall that bit 0 is the least significant bit, and bit 7 is the most significant).

- 4. Bad or nonexistent RAM addresses will usually show as FFH received. This does not indicate a malfunction unless the address involved actually has RAM assigned to it.
- If the address bus malfunctions, the program will print the address intended, followed by the address actually reached.

Example:

8020 8000

This means that data was sent to address 8020H, but actually went to 8000H.

These error messages are indented one space, to make it easier to tell an address error from a data error.

To find which address lines are malfunctioning, convert the addresses to binary and compare them.

Example:

address intended: 8020H which is 1000 0000 0010 0000 binary address reached: 8000H which is 1000 0000 0000 0000 binary The malfunction is in address bit A5.

ILLUSTRATIVE EXAMPLES

These examples show the results Program 1 will give for some typical address and data bus malfunctions. We assume a 4K RAM card.

Example 1:

Malfunction — A14 shorted to ground RAM card addressing — 8000H to 8FFFH Program results:

A000 80 FF C000 8000

C000 8000

C000 8000

C000 8000 C000 8000

C000 8000

C000 8000

C000 8000

00 01 55

9000 01 FF

Example 2A:

Malfunction — A15 held high (you must use an 8K or 16K Sorcerer)

RAM card addressing — 4000H to 4FFFH

Program results: No error indication (Program 1 doesn't send any data to addresses lower than 8000H).

Example 2B:

Malfunction — Same as 2A.

RAM card addressing — C000H to CFFFH

Program results:

C000 4000

When the program tries to read address 4000H, it actually gets C000H (since A15 is held high). The data went to C000H as intended. The result is that the program thinks the data intended for C000H went to 4000H.

Example 3A: Malfunction — A15 held low RAM card addressing - 4000H to 4FFFH Program results: C000 4000 Example 3B: Malfunction: Same as 3A RAM card addressing — C000H to CFFFH Program results: . . . C000 01 FF C000 02 FF C000 80 FF Example 4: Malfunction — A14 shorted to DO7 RAM card addressing - 8000H to 8FFFH Program results: May be 7F instead of FF, if A14 is capable of pulling DO7 low A000 80 FF C000 8000 C000 01 FF C000 8000 C000 02 FF C000 8000 C000 04 FF C000 8000 C000 08 FF C000 8000 C000 10 FF C000 8000 C000 20 FF C000 8000 C000 40 FF No addressing error, since C000 80 FF DO7 is high here 8001 80 00 8002 80 00 8004 80 00 8008 80 00 8010 80 00 8020 80 00 8040 80 00 8080 80 00 8100 80 00 8200 80 00

8400 80 00 8800 80 00

9000 01 FF

Example 5: Malfunction — D0X or DI0 shorted to ground RAM card addressing — 8000H to 8FFFH Program results: 8001 01 00

8002 01 00

8800 01 00 9000 01 FE 9000 02 FE

Example 6:

Malfunction — D7X shorted to DOX or DO7 shorted to DO0 or DI7 shorted to DI0

RAM card addressing — 8000H to 8FFFH

Program results:

8001 01 00

Example 7:

Malfunction — DO0 shorted to ground RAM card addressing — 8000H to 8FFFH Program results:

PROGRAM 2
Address and Data-Out Bus Exerciser


Address	Obj Code	Label	Mner	nonic	Comment
0000	21 20 00	START:	LD	HL,0020H	;START WITH ADDRESS LINE A5
0003	3E 01	Z1:	LD	A,01H	;START WITH DATA-OUT LINE DOO
0005	77	Z2 :	LD	(HL),A	;SEND DATA TO ADDRESS
0006	CB 27		SLA	Α	;SHIFT 1-BIT TO NEXT HIGHER DATA LINE
0008	20 FB		JR	NZ,Z2	;REPEAT UNTIL DATA=0
000A	A7		AND	Α	;CLEAR CARRY
000B	ED 6A		ADC	HL,HL	;SHIFT 1-BIT TO NEXT HIGHER ADDRESS LINE
000D	20 F4		JR	NZ,Z1	;REPEAT UNTIL ADDRESS=0
000F	18 EF		JR	START	


PROGRAM 3


Data-In Bus Exerciser

Address Obj Code		Label	Mnemonic		Comment		
0000	26 80	DIN:	LD	H,80H	;INITIALIZE ADDRESS		
0002	2E 01		LD	L,01H	;INITIALIZE DATA		
0004	75	Z1:	LD	(HL),L	;SEND DATA TO ADDRESS		
0005	CB 25		SLA	L	;INCREMENT DATA AND ADDRESS		
0007	C2 04 00		JP	NZ,Z1	;REPEAT FOR EACH DATA LINE		
000A	2E 01	Z2:	LD	L,01H	;RE-INITIALIZE		
000C	7E	Z3:	LD	A,(HL)	;READ DATA		
000D	CB 25		SLA	L	;MOVE TO NEXT DATA LINE		
000F	C2 0C 00		JP	NZ,Z3	;REPEAT FOR EACH DATA-IN LINE		
0012	32 00 C0		LD	(C000H),A	;SYNC POINT FOR SCOPE		
0015	C3 0A 00		JP	Z2	;REPEAT DATA-IN READ		

Fold out page 18B







PARTS LIST

	Mother Board				Mother Board		
Part	Qty/ Board Location		Exidy Part #	Part	Qty/ Board	Locations	Exidy Part #
Complete Assembly	1		SE77-3155	.1μF ceramic cap.	14		SE23-4035
Bare PCB	1		SE77-3150	6.8μF 10V Dip	2		SE21-4016
Pre-programmed 6331 PROM (S-100)	1	5B	SE48-5005	tant. cap. 4000μF 50V			3E21-4010
74LS00	1	9B	SE48-2300	axial elect. cap.	2		SE20-4000
74LS02	2	7B, 8A	SE48-2301	28,000μF 15 WVDC radial cap.	2		SE25-1008
7404	1	9A	SE48-2302	220 ohm 1W resistor			
74LS04	1	8B	SE48-2302	II .	1		SE57-5004
74LS08	2	7A, 8C	SE48-2312	470 ohm ¼W resistor	2		SE59-5135
74LS10	1	9C	SE48-2306	510 ohm 1W resitor	2		SE57-5005
74LS32	1	6A	SE48-2315	2.2K ¼W resistor	8		SE59-5110
74LS74	1	6B	SE48-2305	100-pin edge connector	6		SE61-8015
74S241 (74LS241)	7	1A, 1B, 2B, 3B, 5C, 6C, 7C	SE48-2328	Male 50-pin wirewrap header AMP #2-87227-5	1		SE61-8005
8304	4	2A, 3A, 4A, 5A	SE48-2327	5-pin male Molex header	_		
LM323K	1	8D	SE48-2336	09-65-1051	1		SE61-8073
60S1 diode	4	8J	SE46-3016	09-65-1059			
2.0MHz crystal	1	9A	SE45-3040	Heatsink,	1		SE68-8000
$.01\mu F 16V \pm 10\%$ mylar cap.	2		SE25-1013	Thermaloy 6013			

	Chassis Qty/ Exidy Unit Part #			Chassis		
Part			Part	Qty/ Unit	Exidy Part #	
Plastic Cover	1	SE91-4004	Card guide, 2½"	12	SE75-4002	
Steel chassis assembly (box)	1	SE68-1003	SAE 1250F (or equiv.)	- "		
Overlay set	1	SE89-2008	Strain relief	1		
Transformer	1	SE63-4027	gromet			
MDA 970-1 Bridge Rectifier	1	SE47-3004	½" standoffs 6-32 thread aluminum	15		
or	or	or	6-23 x ³ 4" phil	_	10 m	
60S1	4	SE46-3016	pan head	5		
2KI line filter	1	SE90-3000	machine screws	25		
Power switch	1	SE72-3052	6-32 kep nuts	6	2	
Power cord	1	SE71-2328	#6 flat washer			
2 amp SB fuse	1	SE60-6004	6-32 x 1/4" phil	32		
2 amp fuse holder	1	SE60-6005	pan head machine screws			
12" Ribbon cable assembly with connectors	1	SE71-2022	6-32 x ½" phil	10	1	
5-pin female Molex			machine screws			
connector 09-50-3051	1	SE61-8074	6-32 x 1 ¹ / ₄ " phil pan head	6	41	
#8 ring lug P18-8R-C Panduit (or equiv.)	2	SE74-5153	machine screws 8-32 x ¾" phil pan head	5		
.250 fast-on (insulated push-on connector)	11	SE61-8049	machine screws 6-32 x ½" black iron oxide button head	4		
18 ga insulated butt splice	1	SE74-5154	phil machine screws 6-32 x ³ / ₄ " black iron			
Fan finger guard	1	SE74-5149	oxide button head	4		
Rubber feet	4	SE82-1009	phil machine screws			

LIMITED WARRANTY

EXIDY warrants to the registered owner for a period of 90 days from the date of purchase that the computer components described herein shall be free from defects in material and workmanship under normal use and service. This warranty shall be void if the computer enclosure is opened or if the unit is altered or returned as outlined in Customer Service Information. (Refer to A GUIDED TOUR OF PERSONAL COMPUTING, p. 5.) Customer's sole and exclusive remedy in the event of defect is expressly limited to the correction of the defect by adjustment, repair or replacement at EXIDY's election and there shall be no obligation to replace or repair items which by their nature are expendable. No representation or other affirmation of fact, including but not limited to statements regarding capacity, suitability for use, or performance of the equipment, shall be deemed to be a warranty or representation by EXIDY, for any purpose, nor give rise to any liability or obligation of EXIDY what-so-ever.

EXCEPT AS SPECIFICALLY PROVIDED IN THIS AGREEMENT, THERE ARE NO OTHER WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OR MERCHAN-TABILITY OR FITNESS FOR A PARTICULAR PURPOSE AND IN NO EVENT SHALL EXIDY BE LIABLE FOR LOSS OF PROFITS OR BENEFITS, INDIRECT, SPECIAL, CONSEQUENTIAL OR OTHER SIMILAR DAMAGES ARISING OUT OF ANY BREACH OF THIS WAR-RANTY OR OTHERWISE.

NOTICE

ALL EXIDY SOFTWARE IS DISTRIBUTED ON AN "AS IS" **BASIS WITHOUT WARRANTY**

Exidy shall have no liability or responsibility to customers or any other person or entity with respect to any liability, loss or damage caused or alleged to be caused directly or indirectly by computer equipment or software sold or distributed by EXIDY, including but not limited to any interruption of services, loss of business or anticipatory profits or consequential damages resulting from the use or operation of such computer or software.



Reorder No. DP5004