# SPC9800.COMPUTER ASSEMBLY LANGUAGE PROGRAMMERS REFERENCE MANUAL

#### R = 901181-385 FRONT MATTER

## LIST OF EFFECTIVE PAGES

On a changed text page, the portion affected by the latest change is indicated by a vertical line in the outer margin of the page. Change number O indicates an original page.

NUMBER CHANGE NUMBE	
111 0 1-2 0	\$P\$
2-8 3-102 0	1. 1
4-28 0 A-6 0 B-6 0	分型和数据图 原列 · 元列 ·
	R.ES

Portions of this manual include manterfal extracted from "Model 980 Computer Basic System Use and Operation" T.I. Computer Assembly Language, and DX980 General Purpose Operating System with permission of the publisher, Copyright 1 August 1978, Texas Instruments Incorporated.

Medical recognitions

#### Copyright @ 1985

#D60

EVANS & SUTHERLAND COMPUTER CORPORATION

(0)0) 1 - Salt Lake City, Utah

The contents of this document are not to be reproduced or copied in whole or in part without the written permission of Evans & Sutherland

Many concepts in this document are proprietary to Evans & Sutherland, and are protected as trade secrets or covered by U.S. and foreign patents or patents pending.

Evans & Sutherland Computer Corporation assumes no responsibility for errors or traccuracies in this document. It contains the most complete and accurate information available at the time of publication, and is subject to change without notice.

### .901181-385 . FRONT MATTER

## REFERE CONTENTS

	Page
List of Effective Pages	Sporting or Control of
SECTION 1 GENERAL INFORMATION	American and Ameri
1.1 Scope of Manual	
SECTION 2 HARDWARE FEATURES	
2.1 General	2-4 2-6
3.1 Instruction Descriptions 3.1.2 Addressing Modes 3.1.3 Extended Formath Addressing 3.2 Load Instructions 3.2.1 Double Load Registers A and E (DLD) 3.2.2 Load Register A (LDA) 3.2.3 Load Register F (LDE) 3.2.4 Load Register M (LDM) 3.2.5 Load Register X (LDX) 3.2.6 Load Register File (LRF) 3.3 Store Instructions 3.3.1 Double Store Registers A and E (DST) 3.3.2 Store Register File (SRF) 3.3.3 Store Register E (STE) 3.3.4 Store Register E (STE) 3.3.5 Store Register E (STE)	3-1 3-6 3-9 3-9 3-11 3-13 3-13 3-13 3-13 3-13 3-13 3-13 3-15 3-15 3-17

#### <sup>©</sup>901181-385 FRONT MATTER

		Page
	Branch Instructions	3-19
3.4	2 A 1 Princh on Incremented Index (RIX)	3-20
24	3.4.2 Branch and Link (BRL)  3.4.3 Branch Unconditional (BRU)  3.4.4 Idle (IDL)	3-21
10 44	3.4.2 Branch Unconditional (BRID) 3.79mg []	3-22
	3.4.4 Idla (IDI)	
(€	3.4.5 Load Status Block and Branch (ESB)	3-24
fa-£ √	3.4.6 Load Status Block, Reset Interrupt, & Branch .	3-25
Park.	3.4.7 Store Status Block and Branch (SSB)	
* 2 <b>5</b>	3.4.7 Store Status Block and Branch (SSB)  Arithmetic Instructions 3.5.1 Add to Register A (Add) 3.5.2 Double Length Add (DAB) 3.5.3 Divide (DIV) 3.5.4 Double Length Subtract (DSB)	3-28
	3.5.1 Add to Register A (Add)	3-28
	3.5.2 Double Length Add (DAD)	3-29
	3.5.3 Divide (DIV)	3-30
	3.5.3 Divide (DIV) 3.5.4 Double Length Subtract (DSB)	3-31
1.1 4	一直上面的一点,可见的一点,一点都没有的微磁器, <del>心能</del> 的感染的。	
	3.5.6 Multiply (MPY)	3-32
	3.5.7 Register Add (RAD)	3-33
	3.5.8 Register Complement (RCO)	3-34
	3.5.9 Register Decrement (RDE)	3-35
	3.5.10 Register Increment (RIN)	3–36
	3.5.11 Register Invert (RIV)	3–38
	3.5.5 Increment Memory by One (IMO) 3.5.6 Multiply (MPY) 3.5.7 Register Add (RAD) 3.5.8 Register Complement (RCO) 3.5.9 Register Decrement (RDE) 3.5.10 Register Increment (RIN) 3.5.11 Register Invert (RIV) 3.5.12 Register Subtract (RSU) 3.5.12 Register Subtract (RSU)	3-39
	3.3.13 Subtract From Register A 2000	
3.6	Compare Instructions	3-41
	3.6.1 Compare Logical Character String (CLC)	3-41
	3.6.2 Compare Algebraic CPA	3-43
	3.6.3 Compare Logical (CPE)	3-44 3-45
	3 6 4 Register Compare Aldebraic (RCA)	3-43
	3.6.5 Register Compare Logical (RCL)	3-47
3.7	Skip Instructions	3-47
Nacional Control	3.7.1 Decrement memory and rest toming	3_48
78-6	3.7.2 Skip on Equal Styles	3_40
\$6=£ .	3.7.3 Skip on Even Sacy	3-50
£5-₽ .	3.7.4 Skip on Grand Than Or Equal (SGE)	3-50
N=E	20.7.6 Chia an Lace That are Fruit (SLF)	3-51
f D. J	3.7.7 Skin on Lace Than CELT	3-52
	3.7.8 Skin on Minus (SMT)	3-53
<b>    -  </b>	3.7.9 Skin on No Carry (SNC)	3-54
\$4.4E ,	3 7 10 Skin on Not Equal (SNE)	3-54
	3.7.11 Skin on Not All Ones (SNO)	3-55
19 = L	3.7.12 Skip on No Overflow (SNV)	3-56
	3.7.13 Skip on Not All Zeros (SNZ)	3-57
SEMI.	3.7:14 Skip on Carry (SOC) (\$500)	3-58
State of the second	Skip Instructions 3.7.1 Decrement Memory and Test (DMT) 3.7.2 Skip on Equal (SEO) 3.7.3 Skip on Even (SEV) 3.7.4 Skip on Greater Than or Equal (SGE) 3.7.5 Skip on Greater Than (SGT) 3.7.6 Skip on Less Than (SGT) 3.7.7 Skip on Less Than (STT) 3.7.8 Skip on Minus (SMI) 3.7.9 Skip on No Carry (SNC) 3.7.10 Skip on Not Equal (SNE) 3.7.11 Skip on Not All Ones (SNO) 3.7.12 Skip on No Overflow (SNV) 3.7.13 Skip on Not All Zeros (SNZ) 3.7.14 Skip on Carry (SOC) 3.7.15 Skip on Odd (SOD) 3.7.15 Skip on Overflow (SOV) 3.7.18 Skip on Plus (SPL) 3.7.19 Skip on Sense Switch Equal (SSE)	3-58
)	3.7.16 Skip on All Ones (SOO)	3-59
	3.7.17 Skip on Overflow (SOV)	3-60
gis <del>min</del> (j	3.7.18 Skip on Plus (SPL)	3-61
	3.7.19 Skip on Sense Switch Equal (SSE)	3-62
	3.7.20 Skip on Sense Switch Not Equal (SSN)	2-02
	2 7 21 Chin on Jaro (C7F)	3-63

				Page
	2	8	Chift Instructions	. 3-64
	J.	0	Shift Instructions	. 3-64
			3 8 2 Arithmetic Left Shift Double (ALD)	. 3-65
			3.8.3 Arithmetic Right Shift Register A (ARA)	. 3-66
			3.8.4 Arithmetic Right Shift Double (ARD)	. 3-67
			3.8.4 Arithmetic Right Shift Double (ARD)	. 3-67
			3.8.6 Circular Right Shift Register A (CRA)	. 3-68
			3.8.7 Circular Right Shift Register B (CRB)	. 3–69
			3.8.8 Circular Right Shift Double (CRD)	. 3–70
			3.8.9 Circular Right Shift Register E (CRE)	. 3–70
			3 9 10 Circular Pight Shift Register ( (CRI)	. 3-/1
			I O II CIPCUIAR DIANT SNITT PRAISTAN M (IRM)	7//
			3.8.12 Circular Right Shift Register S (CRS)	. 3-12
		·	3.8.13 Circular Right Shirt Register X (CRX)	. 3-/3
			3.8.14 Logical Left Shift Register A (LLA)	. 3-74 2 71
			3.8.16 Logical Right Shift Register A (LRA)	3-74
			3.8.17 Logical Right Shift Double (LRD)	3-76
			3.8.18 Left Test For Ones in Register A (LTO)	. 3-77
			3.8.19 Left Test for Zeros in Register A (LTZ)	. 3–78
			3.8.20 Normalize (NRM)	. 3–79
			3.8.20 Normalize (NRM) 3.8.21 Right Test for Ones in Register (RTO)	. 3-80
			3.8.22 Right Test for Zéros in Register A (RTZ)	. 3-81
	3.	9	logical Instructions	. 3-82
			3.9.1 Logical AND With Register A (AND)	. 3-82
			3.9.2 Logical OR With Register A (IOR)	. 3-83
			3.9.3 Register AND (RAN)	. 3-84
				7 0 6
	2	10	3.9.5 Register OR (ROR)	3-87
	٥.	10	3 10 1 Set Pegister A Rit to ONE (SARO)	3-87
		·	Bit Manipulation Instructions  3.10.1 Set Register A Bit to ONE (SABO)  3.10.2 Set Register A Bit to Zero (SABZ)  3.10.3 Set Memory Bit to Zero (SMBZ)  3.10.4 Set Memory Bit to Zero (SMBZ)  3.10.5 Test Register A Bit for One (TABO)  3.10.6 Test Register A Bit for Zero (TABZ)  3.10.7 Test Memory Bit for One (TMBZ)	. 3-87
		•	3 10 3 Set Memory Bit to One (SMBO)	. 3–88
			3.10.4 Set Memory Bit-to Zero (SMBZ)	. 3-89
3 ,		•	3.10.5 Test Register A-Bit for One (TABO)	. 3-90
		A .	3.10.6 Test Register A Bit for Zero (TABZ)	. 3–91
			3.10.7 Test Memory Bit for One (TMBO)	. 3–92
3			- 3.10.0 lear memory by things resident interest in the contraction of	
	3.	,11	Move Instructions . 3.11.1 Move Character String (MVC)	. 3-94
			3.11.1 Move Character String (MVC)	. 3-94
•			3.11.2 Register Exchange (REX)	<ul><li>3-96</li><li>3-97</li></ul>
	~	10	3.11.3 Register Move (RMO)	. 3-97
1	<b>ن</b> د	12	Input/Output Instructions	. 3-98
		.5	3.12.2 Automatic Transfer Instruction (ATI)	. 3–98
	,	١.	3.12.3 Read Direct Single (RDS)	. 3-99
Ç.			3.12.4 Write Direct Single (WDS)	. 3-101
- ~~~ \$		>		
ja H			3	
			277.28 Skip ou 7970 (Classic Control of Cont	
			the state of the s	

### SECTION 4 ASSEMBLER CHARACTERISTICS AND DIRECTIVES

			Page
4.14.2	Symbolic Assembly Program 4.2.1 Assembler Coding Line Format 4.2.2 Segmented Source Programs 4.2.3 Assembler Object Format 4.2.4 Assembler Error Messages Assembler Directives 4.3.1 Block Ending Symbol (BES) 4.3.2 Base Register Reset (BRR) 4.3.3 Base Register Set (BRS) 4.3.4 Block Starting Symbol (BSS) 4.3.5 Generate Byte Address (Byte) 4.3.6 Referencing Common Storage 4.3.7 Generate Word Address or Data (Data) 4.3.8 Define Entry Point Symbol (DEF) 4.3.9 End of Source (END) 4.3.10 Equate (EQU) 4.3.11 Flag Bit Address (FLAG)		4-1 4-6 4-8 4-9 4-9 4-12 4-12 4-13 4-14 4-15 4-16 4-20 4-21 4-22
	4.3.12 Format a New Instruction (FRM)	• •	4-22
	4.3.13 Page Heading (HED) 4.3.14 Object Identifier (IDT) 4.3.15 Conditional Assembly (IF) 4.3.16 Start Listing (LIS) 4.3.17 Operation Define (OPD) 4.3.18 Origin (ORG) 4.3.19 Page Eject (PEJ) 4.3.20 Referenced External Symbols (REF)		4-23 4-24 4-25 4-25 4-26 4-27 4-27
	4.3.21 Stop Listing (UNL)	۰ •	4-28

APPENDIX A INSTRUCTION EXECUTION TIMES (IN MICROSECONDS)

APPENDIX B INSTRUCTION INDEX

APPENDIX C ILLEGAL INSTRUCTION OPERATION CODES

### ILLUSTRATIONS

Figur	re	Page
2-1 3-1 4-1 4-2 4-3 4-4 4-5	SPC9800 Computer Block Diagram	3-0 4-2 4-3 4-4 4-5
Table	TABLES	Page
labi	🗲 - Company of the C	_
2-1 2-2 2-3 2-4 3-1 3-2	SPC9800 Computer Characteristics	-
3–3	Register-Memory Instruction Addressing Modes and Coding Conventions	3-7
4-1 4-2 C-1	Assembler Error Messages	4-10
	A TRICK CONTRACTOR NAMES (BY W. C. PROSES)	(在於閩南縣)為
		04 <b>304</b> 4
	en de la composition de la composition La composition de la	يريه مريسين ي

#### HARDWARE MAINTENANCE

This manual concerns software procedures only. Equipment maintenance must be referred to qualified service personnel. There are electrical hazzards inside this equipment capable of causing DEATH if proper safeguards are not observed.

්රි රිසම්ද වේරා යන යන්නේ සිටින්මේ ස විශ්යර ප්රතිරේත්ත්තරය ද වෙන නිස්ත්ර වේරා සිටින්මේ රිසමුණ් විද්යාවේ සිටින්මේ රිසිම් රිසම්

81.01 44.25

The state of the s

abittoires :

reed tind Sacrage Anteexecute

#### SECTION 1

#### GENERAL INFORMATION

#### 1.1 SCOPE OF MANUAL

This manual covers the SPC9800 computer assembly language. It describes all of the computer machine instructions and the associated symbolic assembly language coding conventions. Beginning with Section 2, an overview of the SPC9800 computer is presented with specific information on the hardware features that affect assembly language. Section 3 presents the machine instructions and the symbolic coding conventions. Section 4 follows with a general description of the assembler (SAPGFL) and a list of assembler directives. Included in Section 4 are sample assembly listings produced by SAPFL. The appendixes at the rear of the manual contain instruction execution times, an alphabetical and numerical listing of instruction operation codes, and a table of illegal operation codes.

#### 1.2 REFERENCES

The SPC9800 Software Users Manual contains user descriptions and operating instructions for the system software supplied with the computer. Among other subjects, it gives information on how to assemble, load, and execute an assembly language program.

#### 901181-385 GENERAL INFORMATION

BLANK

The second of th

5 98%

#### SECTION 2

#### HARDWARE FEATURES

#### 2.1 GENERAL

This section contains a brief block diagram discussion of the computer, a table of computer characteristics, and a list of programmable registers. Included is a bit-by-bit breakdown of the status register.

#### 2.2 COMPUTER ORGANIZATION

The computer is functionally organized into a central processing unit (CPU), a memory, an input/output (I/O) unit, and a power supply. Figure 2-1 shows a block diagram of the basic system. The Direct Memory Access Channel (DMAC) is an I/O channel used for peripheral devices having a relatively fast rate of data transfer. The Data Bus is an I/O channel used for peripheral devices having a relatively slow rate of data transfer. Table 2-1 lists some of the more important characteristics of the computer.




FIGURE 2-1 SPC9800 COMPUTER BLOCK DIAGRAM

## TABLE 2-1 SPC9800 COMPUTER CHARACTERISTICS

#### ORGANIZATION

Parallel operation
Single level indirect addressing
Two's complement arithmetic
Eight addressable registers, plus status register
Bipolar ROM control for CPU

#### **MEMORY**

Static Semiconductor memory

16-bit word length

Capacity of 262,144 words in 65,536 word increments

All of memory can be addressed using an 8-location page mapper. 65,536 words can be directly addressed at a given time.

750 or 333 nanosecond read or write cycle

#### INPUT/OUTPUT

One direct memory access channel (DMAC) port

Single word parallel transfer Three million words per second burst rate maximum

A processor-controlled data bus with 4 ports

Bit serial transfer 16-bit parallel transfer

Three priority interrupts

Internal interrupts DMAC interrupts Data bus interrupts

#### INSTRUCTION SET

98 basic instructions (covered in Section 3)

#### OTHER FEATURES

Memory protect/privileged instruction feature Hardware bootstrap loader

#### 2.3 DATA AND INSTRUCTION FORMATS

Both the data and instruction words are 16 bits long. The bit positions within a word are numbered 0 (most significant bit) through 15 (least significant bit). Data is represented in binary two's complement form with bit 0 indicating the algebraic sign. A zero in the first bit indicates a positive sign. The range of integers representable in one 16-bit word is from  $-2^{15}$  to  $+2^{15}$  -1.

Double length operands such as products from multiplication, dividends for divides, and quantities for double-length arithmetic shifts have the following format:

0		1 15	16	31	
	s	15 MSB	S	15 LSB	

Input, output, and status register related instructions are 32 bits long and occupy two consecutive 16-bit words. The register-to-memory instructions may be 16 or 32 bits long.

#### 2.4 REGISTER ORGANIZATION

Eight 16-bit registers are directly addressable via the instruction formats involving registers. These registers with their respective address, designation, and function are listed in Table 2-2.

TABLE 2-2
SPC9800 COMPUTER ADDRESSABLE REGISTERS

Register	D	Eunstion
Address	Designation	Function
0	A	Primary arithmetic register.
1	E	Secondary (extension) arithmetic register.
2	Х	Index register for operand address modification.
3	М	Maintenance register for temporary storage.
4	S	Storage register for temporary storage.
5	L	Link register to hold return address for subroutine linkage.
6	В	Base register to hold base address for operands.
7	PC	Program counter to hold the address of the next instruction.

In addition to these eight registers, the status register may be directly affected by the instruction set. The status register is used to hold the present condition of the computer and to enable or disable interrupts. The status register together with the program counter constitutes the "status block". The functions of the status register bits are listed in Table 2-3.

TABLE 2-3 STATUS REGISTER BIT FUNCTIONS

Bits	Function		
0,1	Compare Indicators - Indicate the result of the last compare operation.		
	00 — less than 01 — equal to 10 — greater than 11 — unused bit setting		
2	Overflow Indicator - Turned on or off by those instructions that may result in a number that is outside of the range of the associated register(s).		
3	Carry Indicator - Turned on or off by an add or subtract instruction that may result in a carry into the sign bit of a register.		
4	Privileged Instruction and Memory Protect Interrupt Control		
	0 - Disabled 1 - Enabled		
5	Memory Protect Address Violation - May not be set under		
	program control.  0 - No Violation  1 - Violation		
6	PIF Instruction Violation - May not be set under program control.		
7	Data Bus Interrupt Control		
	0 - Disabled 1 - Enabled		
8	Not Used		

PIF - Privileged Instruction Feature

## TABLE 2-3 (CONTINUED) STATUS REGISTER BIT FUNCTIONS

Bits	Function
9	PIF* Lower Limit Address Bias
	O — Disabled 1 — Enabled
10	Index Control
	<pre>0 - Post Indexing 1 - Pre-indexing</pre>
11	Not Used
12	DMAC Interrupt Control
	O - Disabled 1 - Enabled
13	Not Used
14	Not Used
15	Not Used

<sup>\*</sup>PIF - Privileged Instruction Feature

#### 2.5 MEMORY PROTECT/PRIVILEGED INSTRUCTION FEATURE

When enabled, the memory protect/privileged instruction feature (MP/PIF) allows program execution to occur only within a specified area of memory. It also causes certain instructions to be treated as illegal. This feature may be used to protect the operating environment from destruction during execution of an undebugged program.

The system may use this feature to prevent a user program from inadvertently storing data over a system program or another user program. The MP/PIF can also prevent program execution from proceeding beyond the region that the given program occupies in memory; thus, a program cannot inadvertently branch into the middle of another program. Finally, when the MP/PIF is enabled, a user can neither disrupt input/output activity that the system has in progress nor bring the computer to an idle.

Before enabling the MP/PIF feature, it is first necessary to load the MP/PIF lower limit and upper limit registers that define the limits within which execution will be constrained. Both registers are loaded using the WDS instruction (refer to paragraph 3.12.4) just as if the MP/PIF registers were external to the computer. Register address zero defines the lower limit, and register address one defines the upper limit. These boundary locations and all memory outside of the boundaries are protected by the MP/PIF feature. The MP/PIF feature is then enabled by setting bit 4 of the status register.

#### 26 PROGRAM RELOCATION FEATURE

The program relocation feature (PRF) allows a program to be loaded anywhere within the SPC9800 65K address space, but to execute as though it were loaded starting at location zero. When used by a system program, this allows programs to be moved from one point in address space to another with no affect on the operation of the program. It also allows programs to be stored in an absolute rather than relocatable form, thus requiring less storage space.

The lower limit register used by the MP/PIF is also used by the PRF. If the system sets bit 9 of the status register at the time control is transferred to the user program, the contents of the lower limit register plus one is added into the address calculations for each memory access. For example, suppose a program is assembled as an absolute program with origin at location  $0000_{16}$ . Also, suppose that the entry point to the program is location  $0020_{16}$ , and that it is convenient for the system to load the program at location  $1000_{16}$ . The system loads the program starting at  $1000_{16}$ , places OFFF<sub>16</sub> in the lower limit register, and performs an LSB instruction (refer to paragraph 3.4.5) to transfer to the program. The LSB must set bit 9 of the status register and load the program counter with  $0020_{16}$ . Note, that although the instruction executed is at  $1020_{16}$ , the program counter contains  $0020_{16}$ . If, for instance, a trap were to occur, the value  $0020_{16}$  in the program counter would be saved for the return.

#### 2.7 PRIORITY INTERRUPT FEATURE

The SPC9800 Computer responds to three different types of interrupts. These interrupts, in order of priority include: internal interrupt, DMAC interrupt, and data bus interrupt. The two lower priority interrupts are input/output interrupts, and their occurrence depends on the system hardware configuration. The internal interrupts include the detection of an illegal operation code, a memory protect violation, and a privileged instruction violation. When any internal or input/output interrupt occurs, computer control traps to low order memory as listed in Table 2-4, assuming the proper status register bits are set to enable the interrupt. Note that the illegal operation code interrupts cannot be masked by the status register.

## TABLE 2-4 SPC9800 COMPUTER INTERRUPTS

Interrupt Type	Trap Address (Hex)	Status Reg Mask Bit	ister Bits   Interrupt Bit
Internal Illegal op-code MP violation PIF violation	0002 0002 0002	- 4 4	5 6
DMAC	0004	12	_
Data Bus	0006	7	400

#### NOTE1

The illegal op-code interrupt is detected when none of the other internal interrupts cause the trap to  $0002_{16}$ .

#### SECTION 3

#### MACHINE INSTRUCTIONS AND CODING CONVENTIONS

#### 3.1 GENERAL

This section describes the machine instructions and the related assembly language coding conventions for the SPC9800 Computer. Table 3-1 groups the 98 instructions by function, and references a separate paragraph on each instruction for more detailed information. -Appendix B- contains an alphabetical and hexadecimal index to these same paragraph numbers. General coding conventions applicable to the label, operation, operand, and comment fields of the symbolic assembly language are covered in Section IV of this manual.

#### 3.1.1 INSTRUCTION DESCRIPTIONS

Each instruction description referenced in Table 3-1 contains the following information about the instruction:

Instruction word field breakdown

Description of instruction execution

Status register bits affected by instruction execution

Execution time

Assembly language coding conventions

Instruction example

#### TABLE 3-1 SPC9800 COMPUTER MACHINE INSTRUCTIONS BY FUNCTIONAL GROUP

MNEMONIC	DESCRIPTION	PARAGRAPH NO.
Load Instructions DLD LDA LDE LDM LDX LRF	Double Load Registers A and E Load Register A Load Register E Load Register M Load Register X Load Register File	3.2 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.6
Store Instruction  DST SRF STA STE STX	S Double Store Registers A and Store Register File Store Register A Store Register E Store Register X	3.3 E 3.3.1 3.3.2 3.3.3 3.3.4 3.3.5
Branch Instructio BIX BRL BRU IDL LSB LSR	ns Branch on incremented Index Branch and Link Branch Unconditional Idle Load Status Block and Branch Load Status Block, Reset In- Interrupt, and Branch Store Status Block and Branch	3.4.6
Arithmetic Instru ADD DAD DIV DSB IMO MPY RAD RCO RDE RIN RIV RSU SUB	Add to Register A Double Length Add Divide Double Length Subtract Increment Memory by One Multiply Register Add Register Complement Register Increment Register Increment Register Increment Register Subtract Subtract from Register A	3.5 3.5.1 3.5.2 3.5.3 3.5.4 3.5.5 3.5.6 3.5.7 3.5.8 3.5.9 3.5.10 3.5.11 3.5.12

## TABLE 3-1 (CONTINUED) SPC9800 COMPUTER MACHINE INSTRUCTIONS BY FUNCTIONAL GROUP

MNEMONIC	DESCRIPTION	PARAGRAPH NO.
Compare Instruction CLC CPA CPL	<u>ons</u> Compare Logical Character Stri Compare Algebraic Compare Logical	3.6 ing 3.6.1 3.6.2 3.6.3
RCA RCL	Register Compare Algebraic Register Compare Logical	3.6.4 3.6.5
Skip Instructions  DMT SEQ SEV SGE SGT SLE SLT SMI SNC SNE SNO SNV SNZ	Decrement Memory and Test Skip on Equal Skip on Even Skip on Greater Than or Equal Skip on Greater Than Skip on Less Than or Equal Skip on Less Than Skip on Less Than Skip on No Carry Skip on No Carry Skip on Not Equal Skip on Not All Zeros Skip on No Overflow Skip on Not All Zeros	3.7.5 3.7.6 3.7.7 3.7.8 3.7.9 3:7.10 3.7.11 3.7.12 3.7.13
SOC SOD SOO SOV SPL SSE SSN SZE	Skip on Carry Skip on Odd Skip on All Ones Skip on Overflow Skip on Plus Skip on Sense Switch Equal Skip on Sense Switch Not Equa Skip on Zero	3.7.14 3.7.15 3.7.16 3.7.17 3.7.18 3.4.19 1 3.4.20 3.4.21

## TABLE 3-1 (CONTINUED) SPC9800 COMPUTER MACHINE INSTRUCTIONS BY FUNCTIONAL GROUP

MNEMONIC	DESCRIPTION	PARAGRAPH NO.
Shift Instruc	tions	3.8
ALA	Arithmetic Left Shift Register	3.8.1
ALD	Arithmetic Left Shift Double	3.8.2
ARA	Arithmetic Right Shift Register	
ARD	Arithmetic Right Shift Double	3.8.4
CLD	Circular Left Shift Double	3.8.5
CRA	Circular Right Shift Register A	3.8.6
CRB	Circular Right Shift Register B	3.8.7
CRD	Circular Right Shift Double	3.8.8
CRE	Circular Right Shift Register E	3.8.9
CRL	Circular Right Shift Register L	3.8.10
CRM	Circular Right Shift Register M	3.8.11
CRS	Circular Right Shift Register S	3.8.12
CRX	Circular Right Shift Register X	3.8.13
LLA	Logical Left Shift Register A	3.8.14
LLD	Logical Left Shift Double	3.8.15
LRA	Logical Right Shift Register A	
	Logical Right Shift Double -	3.8.17
LRD	Left Test for Ones in Register A	
LTO	Left Test for Zeros in Register	
LTZ	Normalize	3.8.20
NRM		
RTO	Right Test for Ones in Register Right Test for Zeros in Register	
RTZ	Right lest for Zeros in Register	A 3.0.22
Logical Instr	uctions	3.9
AND	Logical AND with Register A	3.9.1
IOR	Logical OR with Register A	3.9.2
RAN	Register AND	3.9.3
REO	Register Exclusive OR	3.9.4
ROR	Register OR	3.9.5
Bit Manipulat	ion Instructions	3.10
SABO	Set Register A Bit to One	3.10.1
SABZ	Set Register A Bit to Zero	3.10.2
SMBO	Set Memory Bit to One	3.10.3
SMBZ	Set Memory Bit to Zero	3.10.4
TABO	Test Register A Bit for One	3.10.5
TABZ	Test Register A Bit for Zero	3.10.6
TMBO	Test Memory Bit for One	3.10.7
TMBZ	Test Memory Bit for Zero	3.10.8

## TABLE 3-1 (CONTINUED) SPC9800 COMPUTER MACHINE INSTRUCTIONS BY FUNCTIONAL GROUP

MNEMONIC	DESCRIPTION	PARAGRAPH NO.
Move Instructi MVC REX	Move Character String Register Exchange	3.11 3.11.1 3.11.2
RMO Input/Output I	Register Move Instructions	3.11.3 3.12
API ATI	(Not Supported) Automatic Transfer Instruction	
RDS WDS	Read Direct Single Write Direct Single	3.12.3 3.12.4

The status register bits are defined in Table 2-3. The symbols used in presenting the instruction assembly language coding formats and the symbols used in presenting an abbreviated form of instruction execution are listed in Table 3-2. The symbols and directives used in the instruction examples are explained in Section IV.

TABLE 3-2
ASSEMBLY LANGUAGE CODING FORMAT
AND INSTRUCTION EXECUTION SYMBOLS

	Symbol	Definition				
Instruction Execution Assembly Language	( )	Contents of enclosed register or address				
		Replaces				
	*	Indirect addressing				
	@	Extended format				
	=	Immediate operand				
Coding Format	[ ]	Optional item				
	Lower case alphabetic characters	User supplied item				
	Þ	Required blank space (one or more)				

#### 3.1.2 ADDRESSING MODES

The computer instruction set can be broken down into a number of different format types. The addressing modes associated with all but one of the format types are straightforward, and are included in the individual instruction descriptions. The remaining instruction format type, register-memory instructions, is more involved and is described in this paragraph and referenced by the instruction descriptions when applicable.

The format of register-memory instructions is shown in Figure 3-1. The addressing mode is determined by the I, X, and B fields as shown in Table 3-3.




FIGURE 3-1
REGISTER-MEMORY INSTRUCTION FIELDS

## TABLE 3-3 REGISTER-MEMORY INSTRUCTION ADDRESSING MODES AND CODING CONVENTIONS

IXB	Effective Operand	Symboli <u>Conve</u> Operation		Addressing Mode
OOO	Address, EOA (PC) <sup>1</sup> + SD	MNU 1 @MNU @MNU	ADRS <sup>2</sup> =NUM <sup>3</sup> , <sup>5</sup> NUM, 7 <sup>5</sup>	PC relative
001	(B) <sup>1</sup> + D	MNU MNU	ADRS,1 ADRS <sup>4</sup>	Base register relative
010	(PC) + (X) <sup>1</sup> + SD	MNU	ADRS,2	Indexed PC relative
011	(B) + (X) + D	MNU MNU	ADRS,3 ADRS,2⁴	Indexed base register relative
100	((PC) + SD)	MNU MNU MNU @MNU	*ADRS *ADRS,4 ADRS,4 ADRS <sup>5</sup>	Indirect PC relative
101	((B) + D)	MNU MNU MNU MNU	*ADRS,1 *ADRS,5 ADRS,5 *ADRS <sup>4</sup>	Indirect base register relative
110	((PC)+ SD) + (X) <sup>7</sup> ((PC)+ (X) + SD) <sup>8</sup>	MNU MNU MNU @MNU	*ADRS,6 *ADRS,2 ADRS,6 ADRS,2 <sup>5</sup> ,6	Indirect, Indexed, PC relative
111	Immediate value	MNU MNU	=NUM NUM,7	Immediate

NOTES: 1. PC - Program Counter (points to next instruction); B - Base Register; X - Index Register; MNU - Instruction Mnemonic.

- 2. Symbolic name of address.
- 3. Number, literal, or address.
- 4. Under BRS directive.
- 5. All extended format instructions are regarded as PC relative because the assembler zeros the SD field. This means the computer must add the PC to the zeroed SD to locate the extended data/address. Note that the computer increments the PC to the next location before the instruction is executed.
- 6. Post-indexing, regardless of status register bit 10.
- 7. Post-indexing if status register bit 10 = 0.
- 8. Pre-indexing if status register bit 10 = 1.

#### NOTE

To fully understand Table 3-3, all of Paragraph 3.1.2 and 3.1.3 must be read.

In general, calculation of the Effective Operand Address (EOA) of the memory data involved in the instruction includes indirect addressing if bit I is set, indexing if bit X is set, and base relative addressing if bit B is set. If all three of these bits are set, an immediate operand is assumed by the computer. If immediate addressing is specified for a load, add, subtract, or algebraic compare instruction, the displacement field (D) is treated as an 8-bit signed quantity and bit eight is extended through bits 0 to 7 to provide a 16-bit operand. If immediate addressing is specified for a store instruction, D is treated as the EOA.

The index control bit in the status register permits optional pre-indexing or post-indexing. This controls the relation of indexing to indirect addressing. If the index control bit is one, indexing precedes indirect addressing. If the index control bit is zero, indexing follows indirect addressing. If indirect addressing is not involved, the two modes are equivalent. Additional addressing capability is available with the optional memory protect/privileged instruction feature. If status register bit 9 is set, the lower limit address is added to the computer calculated address for every memory access.

Table 3-3 also lists the symbolic coding conventions available with register-memory instructions, and hence shows the transliteration process performed by the assembler in developing the I, X, and B fields. In order to translate the operand address expression of a register-memory instruction, the assembler first evaluates the expression as a 16-bit number and then modifies the expression in one of the following ways:

For program counter relative instructions, a number one greater than the assembler location counter is subtracted.

For base register relative instructions, the base register value or the number associated with a BRS directive (refer to Section 4 of this manual) is subtracted.

For extended format instructions (described in next paragraph), the expression remains unmodified.

For single length immediate instructions, or base register relative instructions under the BRR directive (refer to Section 7 of this manual), the expression is truncated to an eight-bit value.

If the resulting address is unattainable under the defined conditions, a field size error is indicated by the assembler.

#### 3.1.3 EXTENDED FORMAT ADDRESSING

It is possible to extend the format of certain register-memory instructions and to include data or indirect addresses within these instructions. When this feature is used, the instruction is referred to as an extended format instruction. The extended format instruction coding forms are flagged by note 5 in Table 3-3. The assembler interprets the coded instruction and fills the I, X, B and SD fields as follows:

If the I, X, B, and SD fields are 0, 0, 0, 0, respectively, the next sequential location in memory is used for the operand, and the program counter is incremented a second time. (The first increment is normal to locate the next word in memory.) If the instruction is of the double precision type, such as DLD, DST, DAD, or DSB, the next two sequential memory locations are used for the operand, and the program counter is incremented a third time. The assembler, in this case, generates only one word of data for these double-length instructions. The programmer must supply the second word, typically with a DATA directive.

If the I, X, B, and SD fields are 1, 0, 0, 0, respectively, the effective address is obtained from the next sequential location in memory, and the program counter is incremented a second time.

If the I, X, B and SD fields are 1, 1, 0, 0, respectively, the content of the next sequential memory location is added to the content of the index register to form the effective address, and the program counter is incremented a second time.

#### NOTE


The indexing is unconditionally performed as post-indexing for double-word instructions; bit 10 of the status word is ignored in this case.

#### 3.2 LOAD INSTRUCTIONS

The load instructions listed in Table 3-1 are described in the following paragraphs.

#### 3.2.1 DOUBLE LOAD REGISTERS A AND E (DLD)

#### Machine Format:



Instruction Execution: (EOA, EOA+1) → (A,E)

where EOA is developed in accordance with Table 3-3.

<u>Description</u>: Register A is loaded with the contents of the effective operand address, EOA, and register E is loaded with the contents of the EOA plus one. If the IXB fields are 7<sub>16</sub> (immediate addressing), load E with the sign extended displacement field, D, and load A with the extended sign (all zeros or all ones).

Status Affected: None


Execution Time: (refer to Appendix A)

Symbolic Coding: Refer to Table 3-3 for the assembly language coding formats available with the DLD instruction. The DLD mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

Examples:				
Examples.			Before	<u>After</u>
DLD DATA	\$+1 >AE30,>3239	(A) = → (E) =	0054 <sub>16</sub> 16BC <sub>16</sub>	AE30 <sub>16</sub> 3239 <sub>16</sub>
		(EOA) = (EOA+1) =	AE30 <sub>1 6</sub> 3239 <sub>1 6</sub>	No Change No change
@DLD :	BASE	→ (A) =	CC451 s	106416
BASE DATA	>1064,>7558	(E) =	AOAO 1 6	755816
		(EOA) = (EOA+1) =	1064 <sub>16</sub> 7558 <sub>16</sub>	No change No change

#### 3.2.2 LOAD REGISTER A (LDA)

#### Machine Format:



Instruction Execution: (EOA)  $\rightarrow$  (A) where EOA is developed in accordance with Table 3-3.

<u>Description:</u> Register A is loaded with the contents of the effective operand address, EOA. If the IXB fields are  $7_{16}$  (immediate addressing), load A with the sign extended displacement field, D.

Status Affected: None


Execution Time: (refer to Appendix A)

Symbolic Coding: Refer to Table 3-3 for the assembly language coding formats available with the LDA instruction. The LDA mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

Example	<u>:s</u> :				<u>Before</u>	<u>After</u>
	LDA	=-1	* →	(A) = (EOA) =	05A3 <sub>16</sub> 07FF <sub>16</sub>	FFFF <sub>16</sub> No change
HERE	LDA	\$	<b>→</b>	(A) = (HERE) =	F6EF16 00FF16	00FF <sub>16</sub> No change

#### 3.2.3 LOAD REGISTER E (LDE)

#### Machine Format:



Instruction Execution: (EOA)  $\rightarrow$  (E) where EOA is developed in accordance with Table 3-3.

<u>Description</u>: Register E is loaded with the contents of the effective operand address, EOA. If the IXB fields are  $7_{16}$  (immediate addressing), load E with the sign extended displacement field, D.

Status Affected: None


Execution Time: (refer to Appendix A)

Symbolic Coding: Refer to Table 3-3 for the assembly language coding formats available with the LDE instruction. The LDE mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

Examples				<u>Before</u>	<u>After</u>
	LDE	BOT,2	(E) = (X) =	A6B7 <sub>16</sub>	0333 <sub>16</sub> No change
BOT	DATA	>F,>0333	(EOA) =	033316	No change

#### 3.2.4 LOAD REGISTER M (LDM)

#### Machine Format:



Instruction Execution: (EOA)  $\rightarrow$  (M) where EOA is developed in accordance with Table 3-3.

<u>Description</u>: Register M is loaded with the contents of the effective operand address, EOA. If the IXB fields are  $7_{16}$  (immediate addressing), load M with the sign extended displacement field, D.

Status Affected: None

Execution Time: (refer to Appendix A)


Symbolic Coding: Refer to Table 3-3 for the assembly language coding formats available with the LDM instruction. The LDM mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

#### Examples:

<u></u>				<u>Before</u>	<u>After</u>
EXEC @LDM	=PRB	(M)	22	112416	Address of PRB
DATA	>0006 >0000 >0050,	(EXEC+1)	=	Address of PRB	No change

#### 3.2.5 LOAD REGISTER X (LDX)

#### Machine Format:



Instruction Execution: (EOA) → (X)

where EOA is developed in accordance with Table 3-3.

<u>Description</u>: Register X is loaded with the contents of the effective operand address, EOA. If the IXB fields are  $7_{16}$  (immediate addressing), load X with the sign extended displacement field, D.

Status Affected: None


Execution Time: (refer to Appendix A)


<u>Symbolic Coding</u>: Refer to Table 3-3 for the assembly language coding formats available with the LDX instruction. The LDX mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

 $\frac{\text{Examples}:}{\text{CHCT LDX} = -32} \rightarrow \begin{array}{c} \text{(X)} = \frac{\text{Before}}{0000_{16}} & \frac{\text{After}}{\text{FFEO}_{16}} \\ \text{(CHCT)} = 17\text{EO}_{16} & \text{No change} \end{array}$ 

#### 3.2.6 LOAD REGISTER FILE (LRF)

#### Machine Format:





Instruction Execution:  $(Y,Y+1,Y+2,Y+3,Y+4,Y+5,Y+6) \rightarrow (A,E,X,M,S,L,B)$ 

<u>Description</u>: Registers A, E, X, M, S, L, and B (the register file) are loaded from sequential memory locations starting at the address specified by Y (second word of the instruction).

Status Affected: None

Execution Time: (refer to Appendix A)

LRF

@MEMA

<u>Symbolic Coding</u>: The assembly language coding formats for the LRF instructions are as follows:

Label [label]	Þ	Operation @LRF	<b>½</b>	Operand adrs	Þ	Comment [comment]	where "address" is the symbolic
[label] [label]	p p	LRF DATA	or Ø	adrs	þ	[comment] [eomment]	name of a 16-bit memory address.

#### Example:


MEMA	: DATA	>300,>06AA,>FFEO,	>1A61,>0000,>1121,>8A04
		Before (Hex)	After (Hex)
Register f	file	(A) = 0000 (E) = 0002 (X) = FFFF (M) = 200D (S) = 0C00 (L) = FA00 (B) = 0601	0300 06AA FFEO 1A61 0000 1121 8A04

#### 3.3 STORE INSTRUCTIONS

The store instructions listed in Table 3-1 are described in the following paragraphs.

#### 3.3.1 DOUBLE STORE REGISTERS A AND E (DST)

#### Machine Format:



Instruction Execution:  $(A,E) \rightarrow (EOA,EOA+1)$  where EOA is developed in accordance with Table 3-3.

<u>Description</u>: Store the contents of register A into the contents of the effective operand address, EOA, and store the contents of register E into the contents of EOA plus one. If the IXB fields are  $7_{16}$  (immediate addressing), the displacement field, D, is the EOA.

Status Affected: None

Execution Time: (refer to Appendix A)

Symbolic Coding: Refer to Table 3-3 for the assembly language coding formats available with the DST instruction. The DST mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

#### Example:


DST TOP

(A,E) = 
$$\frac{Before}{4441_{16}}$$
,  $4D4E_{16}$ 

TOP BSS 2 (TOP, TOP+1) =  $4C55_{16}$ ,  $434B_{16}$  4441<sub>16</sub>,  $4D4E_{16}$ 

#### 3.3.2 STORE REGISTER FILE (SRF)

#### Machine Format:



<u>Instruction Execution</u>:  $(A,E,X,M,S,L,B) \rightarrow (Y,Y+1,Y+2,Y+3,Y+4,Y+5,Y+6)$ 

<u>Description</u>: Store the contents of registers A, E, X, M, S, L, and B (register file) into sequential memory locations starting at the address specified by Y (second word of the instruction).

Status Affected: None.

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding formats for the SRF instruction are as follows:


Label [label]	Ř	Operation @SRF	Þ	Operand adrs	Þ	Comment [comment]	where "adrs" is the symbolic name of a 16-bit
[label] [label]	p p	SRF	or Ø	adrs	Þ	[comment] [comment]	memory address.

#### Example:

	SRF DATA	SAVE		,	(A) = (E) =	e (Hex) 0001 DE03	After (Hex)
SAVE	BSS	7	Regis file	ster	(M) = (S) = (L) =	0101 FFFF 23A3 0800	No change
			Memory locations	(SAVE (SAVE (SAVE (SAVE (SAVE	+1) = +2) = +3) = +4) = +5) =	FA03 0004 FFDE DE80 3A40 11AB	0001 DE03 0004 0101 FFFF 23A3 0800

#### 3.3.3 STORE REGISTER A (STA)

#### Machine Format:



Instruction Execution: (A)  $\rightarrow$  (EOA) where EOA is developed in accordance with Table 3-3.

<u>Description</u>: Store the contents of register A into the contents of the effective operand address, EOA. If the IXB fields are  $7_{16}$  (immediate addressing), the displacement field, D, is the EOA.

Status Affected: None

Execution Time: (refer to Appendix A)


<u>Symbolic Coding</u>: Refer to Table 3-3 for the assembly language coding formats available with the STA instruction. The STA mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

#### Example:

STA DEST,1 
$$\rightarrow$$
 (A) =  $\frac{Before}{D8CO_{16}}$   $\frac{After}{No change}$  (DEST) =  $0642_{16}$   $08CO_{16}$ 

#### 3.3.4 STORE REGISTER E (STE)

#### Machine Format:



Instruction Execution: (E) → (EOA)

EOA is where accordance with Table 3-3.

Description: Store the contents of register E into the contents of the effective operand address, EOA. If the IXB fields are  $7_{16}$  (immediate addressing), the displacement field, D, is the EOA.

Status Affected: None

Execution Time: (refer to Appendix A)


Symbolic Coding: Refer to table 3-3 for the assembly language coding formats available with the STE instruction. The STE mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

#### Example:

STE =6 
$$\Rightarrow$$
 Before After No change (Memory location 6) =  $788B_{16}$  1AE9<sub>16</sub>

#### 3.3.5 STORE REGISTER X (STX)

#### Machine Format:



Instruction Execution: (X) → (EOA)

developed in where EOA is accordance with Table 3-3.

<u>Description</u>: Store the contents of register X into the contents of the effective operand address, EOA. If the IXB fields are  $7_{16}$  (immediate addressing), the displacement field, D, is the EOA.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: Refer to Table 3-3 for the assembly language coding formats available with the STX instruction. The STX mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

### Example:

@STX FARAWY,2  $\Rightarrow$   $\frac{\text{Before}}{(X) = 0002_{16}}$   $\frac{\text{After}}{\text{No change}}$   $\frac{\text{CFARAWY+2}}{(50002_{16})} = \frac{1007_{16}}{1007_{16}}$ 

NOTE


The content of register  $\boldsymbol{X}$  is both stored and used as the index.

#### 3.4 BRANCH INSTRUCTIONS

The branch instructions listed in Table 3-1 are described in the following paragraphs.

### 3.4.1 BRANCH ON INCREMENTED INDEX (BIX)

### Machine Format:



Instruction Execution:  $(X)+1 \rightarrow (X)$ ; if  $(X) \neq 0$ , EOA  $\rightarrow$  PC

if (X) = 0, PC is not affected

where EOA is developed in accordance with Table 3-3.

<u>Description</u>: Increment the contents of register X by one: if the resulting X register value is non-zero, place the effective operand address, EOA, in the program counter and continue execution from that point; if the resulting X register value is zero, continue execution with the next sequential instruction. If the IXB fields are  $7_{16}$  (immediate addressing), the displacement field, D, is the EOA. The BIX instruction is commonly used in loop control where register X contains a negative loop count.

#### NOTE

The extended format BIX instruction-is allowed since an extra program counter increment occurs on the fall through condition. If the BIX instruction is single length, the IXB bits are zero, and the displacement field is zero, the next word is skipped when the X register is incremented to zero. When the X register is incremented to a non-zero quantity, the next word is executed.

Status Affected: None

Execution Time: (refer to Appendix A)

Symbolic Coding: Refer to Table 3-3 for the assembly language coding formats available with the BIX instruction. The BIX mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

### Example:

BIX DOG  $\Rightarrow$  (X) =  $\frac{Before}{FFA6_{16}}$   $\frac{After}{FFA7_{16}}$  where the BIX (PC) =  $1B64_{16}$   $1B20_{16}$  instruction is at  $1B64_{16}$  and DOG is at  $1B20_{16}$ .

The following instruction application example illustrates use of the BIX instruction to sum a buffer's contents.

LDX =-32

LDA =0


LOOP ADD BUFFER+32,2

BIX LOOP

BUFFER BSS 32

### 3.4.2 BRANCH AND LINK (BRL)

#### Machine Format:



<u>Instruction Execution</u>: (PC)  $\rightarrow$ (L); EOA  $\rightarrow$  (PC) -where EOA is developed in accordance with Table 3-3.

Description: Load the contents of the program counter into the link register, L, place the effective operand address, EOA, in the program counter, and continue execution from that point. If the IXB fields are 7<sub>16</sub> (immediate addressing), the displacement field, D, is the EOA. The BRL instruction is commonly used for subroutine linkage. To return, the subroutine typically uses either an RMO L,P or REX L,P instruction. The return may also be accomplished by storing the contents of the link register in memory and branching indirectly through that memory location with a BRU instruction.

#### NOTE

The extended format BRL instruction places the address of the first word beyond the double-length BRL instruction in the link register.

Status Affected: None

Execution Time: (refer to Appendix A)

Symbolic Coding: Refer to table 3-3 for the assembly language coding formats available with the BRL instruction. The BRL mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

### Example:

BRL CAREA

 $(L) = \frac{Before}{032A_{16}}$  $(PC) = 055D_{16}$  After 055E;6 0580;6

where CAREA is at  $0580_{16}$  and in the range  $-128 \le PC < 127$ .

The following instruction application example illustrates use of the BRL instruction to execute a subroutine.

(Main program)

BRL WRITE


WRITE EQU

\$ (Write subroutine)

RMO 5.7 (Return to instruction following BRL WRITE)

### 3.4.3 BRANCH UNCONDITIONAL (BRU)

### Machine Format:



Instruction Execution: EOA → (PC)

where EOA is developed in accordance with Table 3-3.

<u>Description</u>: Place the effective operand address, EOA, in the program counter and continue execution from that point. If the IXB fields are  $7_{16}$  (immediate addressing), the displacement field, D, is the EOA.

#### NOTE

The extended format BRU instruction alters the program counter in the same manner as single-length BRU instructions.

Status Affected: None

Execution Time: (refer to Appendix A)


<u>Symbolic Coding</u>: Refer to Table 3-3 for the assembly language coding formats available with the BRU instruction. The BRU mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

### Example:

@BRU TAB,2 
$$\Rightarrow$$
 (PC) =  $\frac{Before}{1B13_{16}}$   $\frac{After}{0850_{16}}$  where TAB is at (X) =  $0050_{16}$  No change  $0800_{16}$ .

#### 3.4.4 IDLE (IDL)

#### Machine Format:



Instruction Execution: HALT

<u>Description</u>: The idle instruction causes the computer to pause. If the idle instruction is encountered in the RUN mode, the RUN indicator and RUN switch are turned off, and the IDLE indicator is turned on. The computer re-enters the RUN mode if an interrupt occurs or if the RUN switch is activated. If an idle instruction is encountered during single instruction execution, the IDLE indicator is turned on. The idle instruction is restricted, meaning it is considered illegal if the memory protect/privileged instruction feature is enabled.

Status Affected: None

Execution Time: (refer to Appendix A)

Symbolic Coding: The assembly language coding format for the ILD instruction is as follows:


Label Operation Operand Comment [label] % IDL % n % [comment]

where "n" can be used to flag the reason for the idle when the instruction register is displayed on the computer front panel. If no flag is desired, "n" may be coded as a zero. ( 0 < n < 15 ).

Example: IDL 1

## 3.4.5 LOAD STATUS BLOCK AND BRANCH (LSB)

### Machine Format:



Instruction Execution:  $(Y,Y+1) \rightarrow (PC,ST)$ 

<u>Description</u>: The program counter is loaded with the contents of memory location Y and the status register is loaded with the contents of memory location Y+1. Program execution continues at the location specified by the new contents of the program counter. Status register bits 5 (memory protect violation), and 6 (PIF violation), are unconditionally cleared to zero by the LSB instruction. The instruction is also restricted, meaning it is considered illegal if the memory protect/privileged feature is enabled. Interrupts, other than internal, are inhibited for one instruction following an LSB.

#### NOTE

This LSB instruction is commonly used for an exit from interrupt processing or for a return from a subroutine. The address Y points to the program counter and status register preserved by an SSB instruction upon entrance to an interrupt processing or subroutine program.

Status Affected: All status register bits are affected as indicated by memory location Y+1, with the following exceptions: bits 5, and 6, are unconditionally cleared to zero.

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding formats for the LSB instruction are as follows:


Label [label]	Þ	Operation @LSB	Þ	Operand adrs	Þ	Comment [comment]	where "adrs" is the symbolic
			or				name of a 16-bit memory address.
[label] [label]	R R	@LSB DATA	R) R)	adrs	R	<pre>[comment] [comment]</pre>	•

## Example:

@LSB PROG5 
$$\rightarrow$$
 Before (Hex) After (Hex) (PC, ST) =  $0400,0850$  (PROG5, PROG5+1) =  $1A69,0010$  No change

3.4.6 LOAD STATUS BLOCK, RESET INTERRUPT, AND BRANCH (LSR)

### Machine Format:



Instruction Execution:  $(Y,Y+1) \rightarrow (PC,ST)$ : reset highest priority vectored interrupt if applicable.

<u>Description</u>: Execution of the LSR instruction is identical to LSB (paragraph 3.4.5).

Status Affected: All status register bits are affected as indicated by memory location Y+1, with the following exceptions: bits 5 (memory protect violation), and 6 (PIF violation) are unconditionally cleared to zero.

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding formats for the LSR instruction are as follows:


Label [label]	Þ	Operation @LSB	Þ	Operand adrs	Þ	Comment [comment]	where "adrs" is the symbolic
[label] [label]	p p	@LSB DATA	ø ø	adrs	<b>B</b>	[comment]	name of a 16-bit memory address.


Example: LSR

LSR DATA CATA → Before (Hex) After (Hex)
(PC, ST) = 13A5,0110 075D,0010
(CATA,CATA+1) = 075D,0010 No change

## 3.4.7 STORE STATUS BLOCK AND BRANCH (SSB)

## <u>Machine Format</u>:





Instruction Execution: (PC,ST) →(Y,Y+1); Y+2 →(PC)

<u>Description</u>: The program counter is stored in memory location Y and the status register is stored in memory location Y+1. Program execution continues at memory location Y+2. Interrupts, other than internal, are inhibited for one instruction following an SSB.

#### NOTE

The SSB instruction is commonly used for entrance to interrupt processing and subroutine programs. Return from these type of programs is accomplished by an LSB instruction.

Status Affected: Bits 7 (data bus interrupt), and 12 (DMAC interrupt) of the status register are cleared to zero according to the computer interrupt priority scheme. These bits are cleared so that when an interrupt occurs, all interrupts of lower or equal priority are disabled. The three types of interrupts in order of priority are as follows: internal interrupt, DMAC interrupt, and data bus interrupt.

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding formats for the SSB instruction are as follows:

Label [label]	ø	Operation @SSB	ø or	Operand adrs		Comment [comment]	where "adrs" is the symbolic name of a 16-bit
[label] [label]	p p	SSB DATA	p p	adrs	Þ	<pre>[comment] [comment]</pre>	memory address.


SSB		<b>→</b>	Before (Hex)	After (Hex)
DATA	>0A23	(PC, ST)=	07A2,0110	0A25,0110
		$(0A23_{16}, 0A24_{16}) =$	08B6,0010	07A2,0110

#### 3.5 ARITHMETIC INSTRUCTIONS

The arithmetic instructions listed in Table 3-1 are described in the following paragraphs.

### 3.5.1 ADD TO REGISTER A (ADD)

### Machine Format:



Instruction Execution: (EOA) + (A) → (A) where EOA is developed in accordance with Table 3-3.

<u>Description</u>: Add the contents of the effective operand address, EOA, to the contents of register A and place the sum in register A. If the IXB fields are  $7_{16}$  (immediate addressing), the sign extended displacement field, D, is added to register A.

<u>Status Affected</u>: If the sum from the ADD instruction is outside the range of  $-2^{-15}$  to  $2^{-15}-1$ , the overflow indicator (bit 2 of the status register) is turned on. If the sum is within the same range, the overflow indicator is turned off. If the add operation results in a carry into the sign position (bit 0), the carry indicator (bit 3 of the status register) is turned on: otherwise, it is turned off.

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: Refer to Table 3-3 for the assembly language coding formats available with the ADD instruction. The ADD mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.


ADD \*BSC 
$$\rightarrow$$
 (A) =  $\frac{Before}{4B10_{16}}$   $\frac{After}{5FOC_{16}}$ 

(BSC) =  $003A_{16}$  No change

(003A<sub>16</sub>) =  $13FC_{16}$  No change

### 3.5.2 DOUBLE LENGTH ADD (DAD)

### Machine Format:



<u>Instruction Execution</u>: (EOA,EOA+1) + (A,E)  $\rightarrow$  (A,E) where ECA is developed in accordance with Table 3-3.

<u>Description</u>: Add the concatenation of the contents of the effective operand address, EOA, and EOA+1 to the concatenation of registers A and E (register A is the most significant half of the second concatenation). At completion of the add operation, bit 0 of register E is forced to agree with bit 0 of register A. If the IXB fields are  $7_{16}$  (immediate addressing), the displacement field, D, with its sign extended 24 bits becomes the double-length operand.

#### NOTE

Prior to the addition, ensure that the two sign bits associated with each double-length word are identical. If the two sign bits in the same double-length word are different, the result of the add may not be valid.

Status Affected: If the sum from the DAD instruction is outside the range of  $-2^{30}$  to  $2^{30}$ -1, the overflow indicator (bit 2 of the status register) is turned on; otherwise, the overflow indicator is turned off. If the add operation results in a carry into the sign position (bit 0 of register A), the carry indicator (bit 3 of the status register) is turned on; otherwise, the carry indicator is turned off.


Execution Time: (refer to Appendix A).

<u>Symbolic Coding</u>: Refer to Table 3-3 for the assembly language coding formats available with the DAD instruction. The DAD mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

DAD PRICE 
$$\rightarrow$$
 (A, E) =  $\frac{\text{Before (Hex)}}{0069,73B4}$   $\frac{\text{After (Hex)}}{016A,5034}$  (PRICE, PRICE+1) = 0100,5C80 No change

#### 3.5.3 DIVIDE (DIV)

### Machine Format:



Instruction Execution:  $(A,E)/(EOA) \rightarrow (A_{quo},E_{rem})$  where EOA is developed in accordance with Table 3-3.

<u>Description</u>: Divide the concatenation of registers A and E (with the most significant half in register A) by the contents of the effective operand address, EOA. Place the quotient in register A and the remainder in register E. The sign of the remainder will be the same as the sign of the original dividend, except when the sign is set positive in the case of a zero remainder. If the IXB fields are  $7_{16}$  (immediate addressing), the displacement field, D, with its sign extended eight bits is used as the divisor.

Status Affected: If the magnitude of most significant half of the dividend (register A) is greater than or equal to the magnitude of the divisor, the overflow indicator (bit 2 of the status register) is turned on and the contents of registers A and E remain unchanged. Otherwise, the overflow indicator is turned off.

Execution Time: (refer to Appendix A)

Symbolic Coding: Refer to Table 3-3 for the assembly language coding formats available with the DIV instruction. The DIV mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

@DIV =600 
$$\Rightarrow$$
 (A,E) =  $\frac{\text{Before (Hex)}}{0019,78A0}$   $\frac{\text{After (Hex)}}{0588,01E0}$  No change

### 3.5.4 DOUBLE LENGTH SUBTRACT (DSB)

#### Machine Format:

	0	1	2	. 3	4	5	6	7	8	9	10	11	12	13_	14	15
	1	0	1	0	1	I	Χ.	В				[	)			
Ň	\ op_code/															

Instruction Execution:  $(A,E) - (EOA,EOA+1)\rightarrow (A,E)$  where EOA is developed in accordance with Table 3-3.

<u>Description</u>: Add the two's complement of the concatenation of the contents of the effective operand address, EOA, and EOA+1 to the concatenation of registers A and E (register A is the most significant half of the second concatenation). Place the result in registers A and E. At the completion of the two's complement addition, bit 0 of register E is forced to agree with bit 0 of register A. If the IXB fields are  $7_{16}$  (immediate addressing), the displacement field, D, with its sign extended 24 bits becomes the subtrahend.

#### NOTE

Prior to the subtraction, ensure that the two sign bits associated with each double-length word are identical. If the two sign bits in the same double-length word are different, the result of the add may not be valid.

Status Affected: If the result of the DSB instruction is outside the range of  $-2^{30}$  to  $2^{30}$ -1, the overflow indicator (bit 2 of the status register) is turned on; otherwise, the overflow indicator is turned off. If there is a carry into the sign position (bit 0 of register A), the carry indicator (bit 3 of the status register) is turned on; otherwise, the carry indicator is turned off.

Execution Time: (refer to Appendix A)


<u>Symbolic Coding</u>: Refer to Table 3-3 for the assembly language coding formats available with the DSB instruction. The DSB mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

#### Example:

DSB DECIMAL,5  $\Rightarrow$   $(A,E) = \frac{Before (Hex)}{6D11,6F51} \frac{After (Hex)}{5268,5ACB}$  (DECMAL) = 0396 No change  $(0396_{16},0397_{16}) = 1AA9,1486$  No change

### 3.5.5 INCREMENT MEMORY BY ONE (IMO)

### Machine Format:



Instruction Execution: (EOA) +1→(EOA)

developed in where accordance with Table 3-3.

Description: Increment the contents of the effective operand address, EOA, by one, and replace the contents of the EOA with the result. If the IXB fields are 716 (immediate addressing), the displacement field, D, becomes the EOA.

Status Affected: None

Execution Time: (refer to Appendix A)


Symbolic Coding: Refer to Table 3-3 for the assembly language coding formats available with the IMO instruction. The IMO mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

## Example:

@IMO BOX,2 
$$\Rightarrow$$
 (X) =  $\frac{\text{Before}}{0008_{16}}$   $\frac{\text{After}}{\text{No Change}}$  (BOX+8) =  $634A_{16}$   $634B_{16}$ 

### 3.5.6 MULTIPLY (MPY)

### Machine Format



Instruction Execution: (A)x(EOA)→(A,E)

EOA is developed in where accordance with Table 3-3.

<u>Description</u>: Multiply register A by the contents of the effective operand address, EOA. Place the double-length result in registers A and E, the most significant part being in register A. At completion of the multiplication, bit O of register E is forced to agree with bit O of register A. If the IXB fields are  $7_{16}$  (immediate addressing), the displacement field, D, with its sign extended eight bits becomes the operand.

<u>Status Affected</u>: If both operands are equal to the maximum negative number  $(-2^{15})$ , the overflow indicator (bit 2 of the status register) is turned on and the result in registers A and E will be indeterminate. Otherwise, the overflow indicator is turned off.

Execution Time: (refer to Appendix A)


Symbolic Coding: Refer to Table 3-3 for the assembly language coding formats available with the MPY instruction. The MPY mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

### Example:

MPY ARG,1 
$$\rightarrow$$
 (A,E) =  $\frac{\text{Before (Hex)}}{0003,1020}$   $\frac{\text{After (Hex)}}{\text{FFFF,FFFD}}$  No change

### 3.5.7 REGISTER ADD (RAD)

### Machine Format:



Instruction Execution: (SR) + (DR) → (DR)

<u>Description</u>: Add the contents of the registers specified by the SR and DR fields. Place the result in the register specified by the DR field. If bit 12 of the machine format is set to one and bits 13 to 15 are zeroed, the status register is specified as the destination register. In this case the instruction is restricted, meaning it is considered illegal if the memory protect/privileged instruction feature is enabled. Interrupts, other than internal, are inhibited for one instruction following this special case of the RAD instruction.

Status Affected: If the result of the RAD instruction is outside the range of  $-2^{+s}$  to  $2^{+s}-1$ , the overflow indicator (bit 2 of the status register) is turned on; otherwise, the overflow indicator is turned off. If there is a carry into the sign position (bit 0), the carry indicator (bit 3 of the status register) is turned on; otherwise, the carry indicator is turned off.

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the RAD instruction is as follows:

Labe1		Operation		Operand	Comment
[label]	Ы	RAD	Þ	sreg,dreg 👂	[comment]


where "sreg" and "dreg" are expressions that address the source and destination registers, respectively, in accordance with Table 2-2. The special case when "dreg" equals eight is covered in the "Description" paragraph.

### Example:

A EQU 0  
X EQU 2 
$$\rightarrow$$
 (X) =  $\frac{\text{Before}}{4456_{16}}$   $\frac{\text{After}}{6622_{16}}$   
:  
RAD A,X (A) = 21CC<sub>16</sub> - No change

## 3.5.8 REGISTER COMPLEMENT (RCO)

#### Machine Format:



Instruction Execution: -(SR) → (DR)

<u>Description</u>: Replace the contents of the register specified by the DR field with the two's complement of the contents of the register specified by the SR field. If bit 12 of the machine format is set to one and bits 13 to 15 are zeroed, the status register is specified as the destination register. In this case the instruction is restricted, meaning it is considered illegal if the memory protect/privileged instruction feature is enabled. Interrupts, other than internal, are inhibited for one instruction following this special case of the RCO instruction.

Status Affected: If the SR register contains  $-2^{15}$ , the overflow indicator (bit 2 of the status register) is turned on and the DR register is set to  $-2^{15}$ ; otherwise, the overflow indicator is turned off.

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the RCO instruction is as follows:


where "sreg" and "dreg" are expressions that address the source and destination registers, respectively, in accordance with Table 2-2. The special case when "dreg" equals eight is covered in the "Description" paragraph.

### Example:

RCO 2,2 
$$\rightarrow$$
 (X) =  $\frac{\text{Before}}{000F_{16}}$   $\frac{\text{After}}{\text{FFFl}_{16}}$ 

## 3.5.9 REGISTER DECREMENT (RDE)

### Machine Format:



Instruction Execution:  $(SR)-1 \rightarrow (DR)$ 

<u>Description</u>: Subtract one from the contents of the register specified by the SR field and place the result in the register specified by the DR field.

#### NOTE

If the maximum negative number (-32768) is decremented, the maximum positive number (+32767) is placed in the DR register.

If bit 12 of the machine format is set to one and bits 13 to 15 are zeroed, the status register is specified as the destination register. In this case the instruction is restricted, meaning it is considered illegal if the memory protect/privileged instruction feature is enable. Interrupts, other than internal, are inhibited for one instruction following this special case of the RDE instruction.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the RDE instruction is as follows:

Label Operation Operand Comment [label] & RDE & sreg,dreg & [comment]

where "sreg" and "dreg" are expressions that address the source and destination registers, respectively, in accordance with Table 2-2. The special case when "dreg" equals eight is covered in the "Description" paragraph.


## Example:

S EQU 4 
$$\rightarrow$$
 (S) =  $\frac{\text{Before}}{0044_{16}}$   $\frac{-\text{After}}{0043_{16}}$  :

RDE S,S

## 3.5.10 REGISTER INCREMENT (RIN)

### Machine Format:



Instruction Execution: (SR)+1 → (DR)

<u>Description</u>: Add one to the contents of the register specified by the SR field and place the result in the register specified by the DR field.

#### NOTE

If the result of the RIN is considered to be a 15-bit signed number, incrementing the maximum positive number (+32767) results in the maximum negative number (-32768). If the result of the RIN is considered to be a 16-bit positive number (as in address calculation), incrementing the maximum positive number (65535) results in zero.

If bit 12 of the machine format is set to one and bits 13 to 15 are zeroed, the status register is specified as the destination register. In this case the instruction is restricted, meaning it is considered illegal if the memory protect/privileged instruction feature is enable. Interrupts, other than internal, are inhibited for one instruction following this special case of the RIN instruction.

Status Affected: None

Execution Time: (refer to Appendix A)


<u>Symbolic Coding</u>: The assembly language coding format for the RIN instruction is as follows:

where "sreg" and "dreg" are expressions that address the source and destination registers, respectively, in accordance with Table 2-2. The special case when "dreg" equals eight is covered in the "Description" paragraph.

### Example:

### 3.5.11 REGISTER INVERT (RIV)

### Machine Format:



Instruction Execution:  $-(SR)-1 \rightarrow (DR)$ 

<u>Description</u>: Replace the contents of the register specified by the DR field with the one's complement of the contents of the register specified by the SR field. This means each bit of the SR register is complemented individually. If bit 12 of the machine format is set to one and bits 13 to 15 are zeroed, the status register is specified as the destination register. In this case the instruction is restricted, meaning it is considered illegal if the memory protect/privileged instruction feature is enabled. Interrupts, other than internal, are inhibited for one instruction following this special case of the RIV instruction.

Status Affected: None

Execution Time: (refer to Appendix A)

Symbolic Coding: The assembly language coding format for the RIV instruction is as follows:

Label Operation Operand Comment [label] # RIV # sreg,dreg # [comment]

where "sreg" and "dreg" are expressions that address the source and destination registers, respectively, in accordance with Table 2-2. The special case when "dreg" equals eight is covered in the "Description" paragraph.

E EQU 1  
X EQU 2 
$$(X) = \frac{Before}{121C_{16}}$$
 After  
FCFA<sub>16</sub>  
 $(E) = 0305_{16}$  No change  
RIV E,X

### 3.5.12 REGISTER SUBTRACT (RSU)

### Machine Format:

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	1	1	0	0	0	0	0	0	0		 =Sour egist				estina ister	ation
Ì				or	)-co	de		/								

Instruction Execution: (DR) - (SR) → (DR)

Description: Subtract the contents of the register specified by the SR field from the contents of the register specified by the DR field. Place the result in the register specified by the DR field. If bit 12 of the machine format is set to one and bits 13 to 15 are zeroed, the status register is specified as the destination register. In this case the instruction is restricted, meaning it is considered illegal if the memory protect/privileged instruction feature is enabled. Interrupts, other than internal, are inhibited for one instruction following this special case of the RSU instruction.

Status Affected: If the result of the RSU instruction is outside the range of  $-2^{+5}$  to  $2^{+5}-1$ , the overflow indicator (bit 2 of the status register) is turned on; otherwise, the overflow indicator is turned off: If there is a carry into the sign position (bit 0), the carry indicator (bit 3 of the status register) is turned on; otherwise, the carry indicator is turned off.

Execution Time: (refer to Appendix A)


Symbolic Coding: The assembly language coding format for the RSU instruction is as follows:

Label		Operation		Operand	Comment
[label]	В	RSU	Ы	sreg,dreg Ø	[comment]

where "sreg" and "dreg" are expressions that address the source and destination registers, respectively, in accordance with Table 2-2. The special case when "Dreg" equals eight is covered in the "Description" paragraph.

### 3.5.13 SUBTRACT FROM REGISTER A (SUB)

### Machine Format:



Instruction Execution: (A) - (EOA) → (A) where EOA is developed in accordance with Table 3-3.

<u>Description</u>: Add the two's complement of the contents of the effective operand address, EOA, to the contents of register A. Place the result in register A. If the IXB fields are  $7_{16}$  (immediate addressing), the sign extended displacement field, D, is subtracted from register A.

Status Affected: If the result of the SUB instruction is outside the range of  $-2^{15}$  to  $2^{15}-1$ , the overflow indicator (bit 2 of the status register) is turned on; otherwise, the overflow indicator is turned off. If there is a carry into the sign position (bit 0), the carry indicator (bit 3 of the status register) is turned on; otherwise, the carry indicator is turned off.

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: Refer to Table 3-3 for the assembly language coding formats available with the SUB instruction. The SUB mnuemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

THIS SUB =28 
$$\rightarrow$$
 (A) =  $\frac{\text{Before}}{0005_{16}}$   $\frac{\text{After}}{\text{FFE9}_{16}}$  No change

#### 3.6 COMPARE INSTRUCTIONS


The compare instructions listed in Table 3-1 are described in he following paragraphs.

## 3.6.1 COMPARE LOGICAL CHARACTER STRING (CLC)

#### Machine Format:

Instruction Execution:  $(M_1):(Y_1), (M_2):(Y_2), \ldots (M_n):(Y_n)$  where  $M_1, M_2, \ldots M_n$  and  $Y_1, Y_2, \ldots Y_n$  are byte strings in memory.

<u>Description</u>: Perform a consecutive byte-by-byte logical comparison of two byte strings in memory defined in general registers as follows:



where, S1 and S2 are the starting word addresses of the two byte strings.

The most significant bits of the S1 and S2 addresses are in the A and M registers, respectively.

B1 and B2 indicate the position of the first byte in the words addressed by S1 and S2, respectively. A logic zero indicates the first byte is in the most significant half (left half) of the first word; a logic one indicates the first byte is in the least significant half (right half) of the first word.

BC indicates the number of bytes to be compared (up to 65,535).

The first non-equal comparison encountered terminates the CLC instruction with the number of bytes left to be compared loaded in register X. In addition, registers A and E will contain the byte address of the next byte that would have been processed in string 1 and registers M and S will contain the byte address of the next byte that would have been processed in string 2. If the CLC instruction is interrupted, the general registers contain the same information as that described for a non-equal comparison when the interrupt is taken. Note that register X will contain all zeros only when all byte comparisons, or all but the last byte comparison, are found to be equal.

<u>Status Affected</u>: Bits O and 1 of the status register are modified as follows by the CLC instruction.

	Bit O	Bit 1
Each Compare Equal	0	1
Byte <sub>1</sub> > Byte <sub>2</sub>	1	0
Byte, < Byte <sub>2</sub>	0	0
Unused Bit Setting	1	1

If the byte count (BC) in register X is specified as zero, no comparison is performed and status register bits 0 and 1 are set to 01 unconditionally.

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the CLC instruction is as follows:


Label Operation Operand Comment [label] % CLC % sreg,dreg % [comment]

### Example:

CLC			Before (Hex)	After (Hex)
	<b>→</b>	(A) =	0000	0000
		(E) =	0574	0578
		(M) =	0000	0000
		(S) =	06A6	06AA
		(X) =	000B	0007
	(02BA,02BB,)	= 5	123,64AC,	No change
	(0353.0354)		123,64AD	No change

### 3.6.2 COMPARE ALGEBRAIC (CPA)

### Machine Format:



<u>Instruction Execution</u>: (A):(EOA), algebraically where EOA is developed in accordance with Table 3-3.

<u>Description</u>: Perform an algebraic compare (bit O reflects sign) between the contents of register A and the contents of the effective operand address, EOA. The contents of register A and the contents of EOA are not affected by the compare. Set status register bits to indicate the result of the compare (refer to the next paragraph). If the IXB fields are  $7_{16}$  (immediate addressing), the displacement field, D, sign extended to 16 bits is compared with register A.

<u>Status Affected</u>: Bits O and 1 of the status register are modified as follows by the CPA instruction.

	Bit O	Bit 1
(A) > (EOA)	0	0
(A) = (EOA)	0	1
(A) < (EOA)	1	0
Unused Bit Setting	1	1

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: Refer to Table 3-3 for the assembly language coding formats available with the CPA instruction. The CPA mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

### Example:


CPA H4000,1 
$$\rightarrow$$
 (A) = 7FFF<sub>16</sub>

 $(H4000) = 4000_{16}$ 

Status register bits 0 and 1 equal 00

### 3.6.3 COMPARE LOGICAL (CPL)

#### Machine Format:



<u>Instruction Execution</u>: (A):(EOA), logically where EOA is developed in accordance with Table 3-3.

<u>Description</u>: Perform a logical compare (unsigned numbers) between the contents of register A and the contents of the effective operand address, EOA. The contents of register A and the contents of EOA are not affected by the compare. Set the status register bits as described for the CPA instruction in Paragraph 3.6.2. If the IXB fields are  $\mathcal{T}_{16}$  (immediate addressing), the eight bits of the displacement field, D, are compared with the low order eight bits of register A.

Status Affected: Refer to paragraph 3.6.2.

Execution Time: (refer to Appendix A)

Symbolic Coding: Refer to Table 3-3 for the assembly language coding formats available with the CPL instruction. The CPL mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

### Example:

$$QCPL = DOZEN \rightarrow (A) = A6BB_{16}$$

 $(DOZEN) = 18F4_{16}$ 

Status register bits 0 and 1 set to 00

### 3.6.4 REGISTER COMPARE ALGEBRAIC (RCA)

### Machine Format:

	0	1	2	3	4	5	6	7	8.	9	10	11	12	13	14	15
	1	1	0	0	0	1	0	0	0		 =Sourcegiste				 estina ister	ation
1	\/ op-code/															

Instruction Execution: (SR): (SR), algebraically

<u>Description</u>: Perform an algebraic compare (bit 0 reflects sign) between the contents of the register specified by the SR field and the contents of the register specified by the DR field. The status register bits are set to indicate the result of the compare (refer to the next paragraph). If bit 12 of the machine format is set to one and bits 13 to 15 are zeroed, the status register is specified as the destination register. In this case the instruction is restricted, meaning it is considered illegal if the memory protect/privileged instruction feature is enabled. Interrupts, other than internal, are inhibited for one instruction following this special case of the RCA instruction.

Status Affected: Bits O and 1 of the status register are modified as follows by the RCA instruction.

	Bit O	Bit 1
(SR) < (DR)	0	0
(SR) = (DR)	0	1
(SR) > (DR)	1	0
Unused Bit Setting	1	1

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the RCA instruction is as follows:

Labe1		Operation		Operand	Comment
[label]	ø	RCA	Þ	sreg,dreg 👂	[comment]


where "sreg" and "dreg" are expressions that address the source and destination registers, respectively, in accordance with Table 2-2. The special case when "dreg" equals eight is covered in the "Description" paragraph.

### Example:

S EQU 4 (S) =  $1054_{16}$ X EQU 2  $\rightarrow$  Status register bits 0 (X) =  $8666_{16}$  and 1 set to 00

## 3.6.5 REGISTER COMPARE LOGICAL (RCL)

#### Machine Format:



Instruction Execution: (SR): (DR), logically

<u>Description</u>: Perform a logical compare (unsigned numbers) between the contents of the register specified by the SR field and the contents of the register specified by the DR field. The status register bits are set to indicate the result of the compare as detailed in paragraph 3.6.4. If bit 12 of the machine format is set to one and bits 13 to 15 are zeroed, the status register is specified as the destination register. In this case the instruction is restricted, meaning it is considered illegal if the memory protect/privileged instruction feature is enabled. Interrupts, other than internal, are inhibited for one instruction following this special case of the RCL instruction.

Status Affected: Refer to paragraph 3.6.4.

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the RCL instruction is as follows:

Label Operation Operand Comment [label] % RCL % sreg,dreg % [comment]

where "sreg" and "dreg" are expressions that address the source and destination registers, respectively, in accordance with Table 2-2. The special case when "dreg" equals eight is covered in the "Description" paragraph.

## Example:

RCL 2.4 →

 $(S) = 1054_{16}$ 

Status register bits 0

 $(X) = B666_{16}$ 

and 1 set to 10


### 3.7 SKIP INSTRUCTIONS

The skip instructions listed in Table 2-1 are described in the following paragraphs.

#### CAUTION

When a skip is taken, only one word is skipped. For this reason, a double or triple length instruction should not immediately follow a skip instruction.

### 3.7.1 DECREMENT MEMORY AND TEST (DMT)



Instruction Execution:  $(EOA)-1\rightarrow(EOA)$ ; skip next word if (EOA) = 0

where EOA is developed in accordance with Table 3-3.

<u>Description</u>: Decrement the contents of the effective operand address, EOA, by one and replace the contents of the EOA with the result. If the result is zero, skip the next sequential word. If the IXB fields are  $7_{16}$  (immediately addressing), the displacement field, D, is the EOA.

#### NOTE

The DMT instruction is typically used for loop control where the contents of some memory location is used as a counter.

Status Affected: None


Execution Time: (refer to Appendix A)

Symbolic Coding: Refer to Table 3-3 for the assembly language coding formats available with the DMT instruction. The DMT mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

### Example:

		<b>→</b>	(X) =	Before 0009;6	After No change	Control will
•	KLJLI		(BASE+9) =	000116	000016	to RESET

### 3.7.2 SKIP ON EQUAL (SEQ)



Instruction Execution:  $(ST)_{0,1} = 01$ , skip next word

 $(ST)_{0,1} \neq O1$ , execute next word

<u>Description</u>: Skip the next sequential word if the result of the last compare operation was equal (status register bits 0 and 1 set to 01). If the result was something other than equal, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the SEQ instruction is as follows:

Label Operation Operand Comment [label] % SEQ % [comment]


Example: The SEQ instruction in the following example will skip a word only if the contents of registers S and X are equal.

**RCL** SEO

2,4

## 3.7.3 SKIP ON EVEN (SEV)

### Machine Format:



<u>Instruction Execution</u>:  $(R)_{15} = 0$ , skip next word  $(R)_{15} = 1$ , execute next word

Description: If bit position 15 of the register specified by the R field is zero, skip the next sequential word; otherwise, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

Symbolic Coding: The assembly language coding format for the SEV instruction is as follows:

Label [label]	Ы	Operation SEV	Ь	Operand reg	Þ	Comment [comment]
[label]	Þ	<u>'</u>	Þ	reg	ø	[cc

A EQU 0

(A) = 
$$\frac{\text{Before}}{\text{A620}_{16}}$$
 After

No change

SEV A (PC) =  $0132_{16}$  0134<sub>16 (skip)</sub>

### 3.7.4 SKIP ON GREATER THAN OR EQUAL (SGE)

### Machine Format:

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	1	1	0	0	1	1	0	1	1	0	0	0		//// / NOT /////		
Í	op_code/															

Instruction Execution:  $(ST)_{0,1} = 00$ , skip next word  $(ST)_0$  = 00, execute next word

Description: If the result of the last compare operation was greater than or equal (status register bits O and 1 other than OO), skip the next sequential word; otherwise, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

Symbolic Coding: The assembly language coding format for the SGE instruction is as follows:


-Comment Operation Operand Label [comment] [label] SGE

Example: The SGE instruction in the following example will skip a word only if the content of register X is logically greater than or equal to the content of register S.

**RCL** 2,4 SGE

## 3.7.5 SKIP ON GREATER THAN (SGT)

### Machine Format:



Instruction Execution:  $(ST)_{0,1} = 10$ , skip next word

 $(ST)_{0,1} \neq 10$ , execute next word

<u>Description</u>: If the result of the last compare operation was greater than (status register bits 0 and 1 set to 10), skip the next word; otherwise, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the SGT instruction is as follows:

Label Operation Operand Comment [label] by SGT by [comment]

Example: The SGT instruction in the following example will skip a word only if the content of register X is logically greater than the content of register S.

RCL 2,4 SGT

## 3.7.6 SKIP ON LESS THAN OR EQUAL (SLE)

#### Machine Format:

	0	1	2	3	4	5	6	7	8	9			12		14	15_
	1	1	0	0	1	1	0	1	1	1	0	0		//// / NOT /////	//// USED /////	
į					1											

Instruction Execution:  $(ST)_{0,1} \neq 10$ , skip next word  $(ST)_{0,1} = 10$ , execute next word

<u>Description</u>: If the result of the last compare operation was less than or equal (status register bits 0 and 1 other than 10), skip the next sequential word; otherwise, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the SLE instruction is as follows:

Label Operation Operand Comment [label] % SLE % [comment]

Example: The SLE instruction in the following example will skip a word only if the content of register X is logically less than or equal to the content of register S.

RCL 2,4 SLE

### 3.7.7 SKIP ON LESS THAN (SLT)

### Machine Format:

	0	1	2	3	4	5	6	7	8	9	10	1.1	12	13	14	15_
	1	1	0	0	1	1	0	1	0	0	0	- 0	        	//// / NOT /////	//// USED /////	
\/ op-code/																

Instruction Execution:  $(ST)_{0,1} = 00$ , skip next word  $(ST)_{0,1} \neq 00$ , execute word

<u>Description</u>: If the result of the last compare operation was less than (status register bits 0 and 1 both set to zero), skip the next word; otherwise, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the SLT instruction is as follows:


Label Operation Operand Comment [label] % SLT % [comment]

 $\underline{\text{Example}}$ : The SLT instruction in the following example will skip a word only if the content of register X is logically less than the content of register S.

RCL 2,4 SLT

### 3.7.8 SKIP ON MINUS (SMI)

### Machine Format:



Instruction Execution:  $(R)_0 = 1$ , skip next word  $(R)_0 = 0$ , execute next word

<u>Description</u>: If bit position 0 of the register specified by the R field is one, skip the next word; otherwise, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the SMI instruction is as follows:

Label Operation Operand Comment [label] % SMI % reg % [comment]

### Example:

### 3.7.9 SKIP ON NO CARRY (SNC)

### Machine Format:

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	1	1	0	0	1	1	1	1	1	1	1	0		//// NOT US /////		
١	\op_code															

<u>Instruction Execution</u>:  $(ST)_3 = 0$ , skip next word

 $(ST)_3 = 1$ , execute next word

<u>Description</u>: If the last instruction affecting the carry indicator (bit 3 of the status register) did not turn it on, the next word is skipped; otherwise, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the SNC instruction is as follows:

Label Operation Operand Comment [label] % SNC % [comment]

Example: The SNC instruction in the following example will skip a word if the sum of register A and the contents of location TABLE did not produce a carry into bit 0.

ADD SNC

TABLE

## 3.7.10 SKIP ON NOT EQUAL (SNE)

### Machine Format:

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15_
	1	1	0	0	1	1	0	1	1	0	1	0	1///	//// OT US /////	SED /	7////
\	\ op-code/															

<u>Instruction Execution</u>:  $(ST)_{0,1} \neq 01$ , skip next word

 $(ST)_{0,1} = O1$ , execute next word

<u>Description</u>: If the result of the last compare operation was less than or greater than (status register bits 0 and 1 other than 01), skip the next word; otherwise, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the SNE instruction is as follows:

Label Operation Operand Comment [label] & SNE & [comment]

Example: The SNE instruction in the following example will skip a word if the content of register X is logically less than or greater than the content of register S.

RCL 2,4 SNE

## 3.7.11 SKIP ON NOT ALL ONES (SNO)

## <u>Machine Format</u>:

	0	1	2	3	4	5	6	7	8	9	10	11_	12	13	14	15
	1	1	0	0	1	1	0	0	1	0	1	0	//// //// ////	R= REG	  STER	
İ							- op-	-code					1			

Instruction Execution: (R) \neq FFFF16, skip next word
(R) = FFFF16, execute next word

<u>Description</u>: If at least one bit position of the register specified by the R field is zero, skip the next word; if all bit positions are ones, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the SNO instruction is as follows

Label Operation Operand Comment

[label] \$ SNO \$ reg \$ [comment] where "reg"

is an expression that addresses a register in accordance with Table 2-2.

 $\frac{\text{Example}:}{X} : \text{EQU 2} \qquad \Rightarrow \qquad (X) = \frac{\text{Before}}{\text{FFEF}_{16}} \qquad \frac{\text{After}}{\text{No change}}$   $: \text{SNO } X \qquad (PC) = 2111_{16} \qquad 2113_{16} \quad (skip)$ 

## 3.7.12 SKIP ON NO OVERFLOW (SNV)

## <u>Machine Format</u>:

	. 0	.1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	1	1	0	0	1	1	0	1	1	1	1	0	//// //// ////	////  NOT    ////-/	//// USED /////	
١	\ <del></del> -					(	op-co	ode -					7			

Instruction Execution:  $(ST)_2 = 0$ , skip next word  $(ST)_2 = 1$ , execute next word

Description: If the last instruction affecting the overflow indicator (bit 2 of the status register) did not turn it on, the next word is skipped; otherwise, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the SNV instruction is as follows:

Label Operation Operand Comment [label] % SNV % [comment]


Example: The SNV instruction in the following example will skip a word if the sum of register A and the contents of location TABLE did not cause an overflow.

ADD SNV

TABLE

## 3.7.13 SKIP ON NOT ALL ZEROS (SNZ)

## Machine Format:



- Instruction Execution: (R)  $\neq$  0, skip next word
  - (R) = 0, execute next word

Description: If at least one bit position of register specified by the R field is one, skip the next word; if all bit positions are zeros, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

Symbolic Coding: The assembly language coding format for the SNZ instruction is as follows:


Comment Operand Labe1 Operation [comment] [label] SNZ req

where "reg" is an expression that addresses a register in accordance with Table 2-2.

Example: After Before SNZ 1  $(E) = \overline{2100_{16}}$ No change 1105<sub>16</sub> (skip)  $(PC) = 1103_{16}$ 

## 3.7.14 SKIP ON CARRY (SOC)

## Machine Format:



Instruction Execution:  $(ST)_3 = 1$ , skip next word

 $(ST)_3 = 0$ , execute next word

<u>Description</u>: If the last instruction affecting the carry indicator (bit 3 of the status register) turned it on, the next word is skipped; otherwise, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the SOC instruction is as follows:


Label Operation Operand \_Comment [label] % SOC % perand [comment]

<u>Example</u>: The SOC instruction in the following example will skip an instruction if the sum of register A and the contents of location TABLE results in a carry into bit 0.

ADD TABLE SOC

#### 3.7.15 SKIP ON ODD (SOD)

## Machine Format:



Instruction Execution:  $(R)_{15} = 1$ , skip next word

 $(R)_{15} = 0$ , execute next word

Description: If bit position 15 of the register specified by the R field is one, skip the next word; otherwise, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

Symbolic Coding: The assembly language coding format for the SOD instruction is as follows:

Comment Label Operation Operand [comment] [label] SOD reg


where "reg" is an expression that addresses a register in accordance with Table 2-2.

## Example:

X EQU 2 
$$\rightarrow$$
 (X) =  $\frac{\text{Before}}{0004_{16}}$   $\frac{\text{After}}{\text{No change}}$   
 $\therefore$  (PC) =  $0010_{16}$   $-0011_{16}$  (no Skip)

## 3.7.16 SKIP ON ALL ONES (\$00)

## Machine Format:



Instruction Execution: (R) = FFFF16, skip next word

(R)  $\neq$  FFFF<sub>16</sub>, execute next word

Description: If all bit positions of the register specified by the R field are one, skip the next word; otherwise, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the SOO instruction is as follows:

Label Operation Operand Comment [label] & SOO & reg & [comment]


where "reg" is an expression that addresses a register in accordance with Table 2-2.

## Example:

SOO 0 
$$\Rightarrow$$
 (A) =  $\frac{\text{Before}}{\text{FFFF}_{16}}$   $\frac{\text{After}}{\text{No change}}$  (PC) = 0101<sub>16</sub> 0103<sub>16</sub> (skip)

## 3.7.17 SKIP ON OVERFLOW (SOV)

## Machine Format:



Instruction Execution:  $(ST)_2 = 1$ , skip next word  $(ST)_2 = 0$ , execute next word

<u>Description</u>: If the last instruction affecting the overflow indicator (bit 2 of the status register) turned the indicator on, the next word is skipped; otherwise, the next word is executed.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the SOV instruction is as follows:

Label Operation Operand Comment [label] % SOV % % [comment]


Example: The SOV instruction in the following example will skip a word if the sum of register A and the contents of location TABLE causes an overflow.

ADD SOV

TABLE

## 3.7.18 SKIP ON PLUS (SPL)

## Machine Format:



Instruction Execution:  $(R)_0 = 0$ , skip next word

 $(R)_0 = 1$ , execute next word

Description: If bit position zero of the register specified by the R field is zero, skip the next word; otherwise, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

Symbolic Coding: The assembly language coding format for the SPL instruction is as follows:

Comment Operand Label Operation [comment] [label] SPL req

where "reg" is an expression that addresses a register in accordance with Table 2-2.


## Example:

L EQU 5  

$$\therefore$$
 (L) =  $\frac{\text{Before}}{\text{F32B}_{16}}$   $\frac{\text{After}}{\text{No change}}$   
SPL L (PC) =  $0908_{16}$   $0909_{16}$  (no skip)

## 3.7.19 SKIP ON SENSE SWITCH EQUAL (SSE)

## Machine Format:



Instruction Execution: Refer to "description" paragraph.

<u>Description</u>: The S field bits of the machine format correspond to the computer front panel sense switches as follows:

Sense Switch	S Field Bit
1	12
2	13
3	14
4	15

Test only the sense switches whose corresponding S field bits are one. If the tested switches are on, skip the next word; otherwise, execute the next word. If all S field bits are zero, SSE will always skip and SSN will never skip.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the SSE instruction is as follows:

where "ss" is an expression that specifies the sense switches to be tested.

Example: The following SSE instruction will skip a word if sense switches 2 and 3 are on (switches 1 and 4 are not tested).

SSE 6

## 3.7.20 SKIP ON SENSE SWITCH NOT EQUAL (SSN)

## Machine Format:

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	1	1	0	0	1	1	0	0	1	0	0	1		S= SWI	 SENSE TCH	
Ň		op-code														

Instruction Execution: Refer to "description" paragraph.

<u>Description</u>: Refer to paragraph 3.7.19 for the relationship between the machine format S field bits and the computer front panel sense switches. Test only the sense switches whose corresponding S field bits are one. If any of the test switches are off, skip the next word; otherwise, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the SSN instruction is as follows:

Label Operation Operand Comment [label] % SSN % ss % [comment]


where "ss" is an expression that specifies the sense switches to be tested.

Example: The following SSN instruction will skip a word if sense switch 1 is off (switches 2, 3, and 4 are not tested).

SSN 8

#### 3.7.21 SKIP ON ZERO (SZE)

## Machine Format:



## Instruction Execution:

(R) = 0, skip next word

(R)  $\neq$  0, execute next word

<u>Description</u>: If the content of the register specified by the R field is zero, skip the next word; otherwise, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the SZE instruction is as follows:

Label Operation Operand Comment [label] by SZE by reg by [comment]

where "reg" is an expression that addresses a register in accordance with Table 2-2.

## Example:

B EQU 6  


$$\cdot$$
 (B) =  $\frac{\text{Before}}{0010_{16}}$   $\frac{\text{After}}{\text{No change}}$   
 $\cdot$  SZE B (PC) =  $1188_{16}$   $-1189_{16}$ 

### 3.8 SHIFT INSTRUCTIONS

The shift instructions listed in Table 3-1 are described in the following paragraphs.

## 3.8.1 ARITHMETIC LEFT SHIFT REGISTER A (ALA)

## Machine Format:



Instruction Execution: Shift (A) left C places; zero fill vacated bits

<u>Description</u>: Shift bits I through 15 of register A to the left the number of bit positions specified by the C field. The sign bit (bit 0) of register A is not affected by the shift. Bit positions vacated are filled with zeros and bits shifted off the left end (from bit 1) are lost. If the C field is zero, no shift takes place.

<u>Status Affected</u>: If the sign bit and bit 1 of register A differ at any time during the shift operation, the overflow indicator (bit 2 of the status register) is turned on; otherwise, it is turned off. In either case, the sign bit is not affected.

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the ALA instruction is as follows:


where "count" is an expression that specifies the shift count.

## Example:

ALA 5 
$$\Rightarrow \qquad (A) = \frac{Before}{537B_{16}} \frac{After}{6F60_{16}}$$
 (the overflow indicator is turned on)

## 3.8.2 ARITHMETIC LEFT SHIFT DOUBLE (ALD)

#### Machine Format:



Instruction Execution: Shift (A,E) left C places; zero fill vacated bits

<u>Description</u>: Shift the double-length word formed by bits 1 through 15 of both registers A and E to the left the number of bit positions specified by the C field. The sign bits (bit 0) of registers A and E are not involved in the shift. Bit 0 of register E are shifted into bit 15 of register A. Bit positions vacated by the shift are filled with zeros and bits shifted off the left end (bit 1 of register A) are lost. If the C field is zero, no shift takes place but the sign of register E is forced to agree with the sign of register A.

Status Affected: If the sign bit and bit I of register A differ at any time during the shift operation, the overflow indicator (bit 2 of the status register) is turned on; otherwise, it is turned off. In either case, the sign bit is not affected.

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the ALD instructions is as follows:


where "count" is an expression that specifies the shift count.

## Example:

ALD 10 
$$\Rightarrow$$
 (A,E) =  $\frac{\text{Before (Hex)}}{\text{C3C1,86A1}} = \frac{\text{After (Hex)}}{\text{8435,8400}}$  (the overflow indicator is turned on)

## 3.8.3 ARITHMETIC RIGHT SHIFT REGISTER A (ARA)

## Machine Format:



Instruction Execution: Shift (A) right C places; sign fill vacated bits

<u>Description</u>: Shift the contents of register A to the right the number of bit positions specified by the C field. Bit positions vacated are filled with the original sign bit (bit 0) and bits shifted off the right end are lost. If the C field is zero, no shift takes place.

Status Affected: None

Execution Time: (refer to Appendix A)

Symbolic Coding: The assembly language coding format for the ARA instruction is as follows:


where "count" is an expression that specifies the shift count.

## Example:

ARA 3 
$$\rightarrow$$
 (A) =  $\frac{Before}{8321_{16}}$   $\frac{After}{F064_{16}}$ 

## 3.8.4 ARITHMETIC RIGHT SHIFT DOUBLE (ARD)

## Machine Format:



Instruction Execution: Shift (A,E) right C places; sign fill vacated bits

<u>Description</u>: Shift the double-length word formed by registers A and E to the right the number of bit positions specified by the C field. Bit 0 of register E is forced to agree with bit 0 of register A and bits shifted out of bit 15 of register A are shifted into bit 1 of register E. Bit positions vacated by the shift are filled with the original sign bit (bit 0 of register A) and bits shifted off the right end are lost. If the field is zero, no shift takes place but the sign of register E is forced to agree with the sign of register A.

Status Affected. None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the ARD instruction is as follows:

where "count" is an expression that specifies the shift count.

## Example:

FIVE EQU 5
$$ARD FIVE$$

$$ARD FIVE$$

$$ARD FIVE
$$ARD FIVE$$

$$ARD FIVE
$$ARD FIVE$$

$$ARD FIVE$$

$$ARD FIVE$$


$$ARD FIVE$$

$$ARD FIVE$$

$$ARD FIVE$$$$$$

## 3.8.5 CIRCULAR LEFT SHIFT DOUBLE (CLD)

#### Machine Format:



Instruction Execution: Shift (A,E) left C places, circularly

<u>Description</u>: Shift the double-length word formed by registers A and E to the left the number of bit positions specified by the C field. Bits shifted out of bit 0 of register A are shifted into bit 15 of register E. Bits shifted out of bit 0 of register E are shifted into bit 15 of register A. If the C field is zero, no shift takes place.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the CLD instruction is as follows:

Label Operation Operand Comment [label] % CLD % count % [comment]


where "count" is an expression that specifies the shift count.

## Example:

CLD 8 
$$\rightarrow$$
 (A,E) =  $\frac{\text{Before (Hex)}}{5350,4F54}$   $\frac{\text{After (Hex)}}{504F,5453}$ 

## 3.8.6 CIRCULAR RIGHT SHIFT REGISTER A (CRA)

#### Machine Format:



Instruction Execution: Shift (A) right C places, circularly

<u>Description</u>: Shift the contents of register A to the right the number of bit positions specified by the C field. Bits shifted out of position 15 are shifted into position 0. If the C field is zero, no shift takes place.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the CRA instruction is as follows:

Label Operation Operand Comment [label] % CRA % count % [comment]


where "count" is an expression that specifies the shift count.

## Example:

FOUR EQU 4 = 
$$\frac{Before}{FAD9_{16}}$$
  $\xrightarrow{After}$  CRA FOUR

## 3.8.7 CIRCULAR RIGHT SHIFT REGISTER B (CRB)

## Machine Format:



Instruction Execution: Shift (B) right C places, circularly

<u>Description</u>: Shift the contents of register B to the right the number of bit positions specified by the C field. Bits shifted out of position 15 are shifted into position 0. If the C field is zero, no shift takes place.

Status Affected: None

Execution Time: (refer to Appendix A)


<u>Symbolic Coding</u>: The assembly language coding format for the CRB instruction is as follows:

where "count" is an expression that specifies the shift count.  $\underline{\mathsf{Example}}$ :

CRB 15  $\xrightarrow{\text{Before}} 0105_{16} \xrightarrow{\text{After}} 020A_{16}$ 

## 3.8.8 CIRCULAR RIGHT SHIFT DOUBLE (CRD)

## Machine Format:



Instruction Execution: Shift (A,E) right C places, circularly

<u>Description</u>: Shift the double-length word formed by registers A and E to the right the number of bit positions specified by the C field. Bits shifted out of position 15 of register E are shifted into position 0 of register A. Bits shifted out of position 15 of register A are shifted into position 0 of register E. If the C field is zero, no shift takes place.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the CRD instruction is as follows:

Label Operation Operand Comment [label] % CRD % count % [comment]


where "count" is an expression that specifies the shift count.

## Example:

CRD 6 
$$\Rightarrow$$
 (A,E) =  $\frac{Before (Hex)}{F6A9,24B1}$   $\frac{After (Hex)}{C7DA,A492}$ 

## 3.8.9 CIRCULAR RIGHT SHIFT REGISTER E (CRE)

## Machine Format:



Instruction Execution: Shift (E) right C places, circularly

<u>Description</u>: Shift the contents of register E to the right the number of bit positions specified by the C field. Bits shifted out of position 15 are shifted into position 0. If the C field is zero, no shift takes place.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the CRE instruction is as follows:

istruction is as lonows.

Label Operation Operand Comment [label] & CRE & count & [comment]


where "count" is an expression that specifies the shift count.

## Example:

ONE EQU 1 
$$\rightarrow$$
 (E) =  $\frac{\text{Before}}{24\text{AC}_{16}}$   $\frac{\text{After}}{1256_{16}}$  CRE ONE

## 3.8.10 CIRCULAR RIGHT SHIFT REGISTER L (CRL)

## Machine Format:



Instruction Execution: Shift (L) right C places, circularly

<u>Description</u>: Shift the contents of register L to the right the number of bit positions specified by the C field. Bits shifted out of position 15 are shifted into position 0. If the C field is zero, no shift takes place.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the CRL instruction is as follows:


where "count" is an expression that specifies the shift count.

## Example:

CRL 5 
$$\rightarrow$$
 (L) =  $\frac{Before}{62FF_{16}}$   $\frac{After}{FB17_1}$ 

## 3.8.11 CIRCULAR RIGHT SHIFT REGISTER M (CRM)

## Machine Format:



Instruction Execution: Shift (M) right C places, circularly

<u>Description</u>: Shift the contents of register M to the right the number of bit positions specified by the C field. Bits shifted out of position 15 are shifted into position 0. If the C field is zero, no shift takes place.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the CRM instruction is as follows:


where "count" is an expression that specifies the shift count.

## Example:

CRM 8 
$$\rightarrow$$
 (M) =  $\frac{\text{Before}}{2630_{16}}$   $\frac{\text{After}}{3026_{16}}$ 

## 3.8.12 CIRCULAR RIGHT SHIFT REGISTER S (CRS)

#### Machine Format:



Instruction Execution: Shift (S) right C places, circularly

<u>Description</u>: Shift the contents of register S to the right the number of bit positions specified by the C field. Bits shifted out of position 15 are shifted into position 0. If the C field is zero, no shift takes place.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the CRS instruction is as follows:

Label Operation Operand Comment [label] % CRS % count % [comment]


where "count" is an expression that specifies the shift count.

## Example:

CRS 2  $\rightarrow$  (S) =  $\frac{Before}{CD94_{16}}$   $\frac{After}{3365_{16}}$ 

## 3.8.13 CIRCULAR RIGHT SHIFT REGISTER X (CRX)

## Machine Format:



Instruction Execution: Shift (X) right C places, circularly

<u>Description</u>: Shift the contents of register X to the right the number of bit positions specified by the C field. Bits shifted out of position 15 are shifted into position 0. If the C field is zero, no shift takes place.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the CRX instruction is as follows:

Label Operation Operand Comment [label] by CRX by count by [comment]


where "count" is an expression that specifies the shift count.

## Example:

F15 EQU 15 
$$\Rightarrow$$
 (X) =  $\frac{\text{Before}}{\text{O0B2}_{16}}$   $\frac{\text{After}}{\text{O164}_{16}}$  CRX F15

## 3.8.14 LOGICAL LEFT SHIFT REGISTER A (LLA)

#### Machine Format:



Instruction Execution: Shift (A) left C places; zero fill vacated bits

<u>Description</u>: Shift the contents of register A to the left the number of bit positions specified by the C field. Bit positions vacated are filled with zeros and bits shifted off the left end are lost. If the C field is zero, no shift takes place.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the LLA instruction is as follows:


where "count" is an expression that specifies the shift count.

## Example:

LLA 4 
$$\Rightarrow$$
 (A) =  $\frac{\text{Before}}{\text{CD94}_{16}}$   $\frac{\text{After}}{3365_{16}}$ 

## 3.8.15 LOGICAL LEFT SHIFT DOUBLE (LLD)

#### Machine Format:



Instruction Execution: Shift (A,E) left C places; zero fill vacated bits

<u>Description</u>: Shift the double-length word formed by registers A and E to the left the number of bit positions specified by the C field. Bit positions vacated are filled with zeros, bits shifted out of position O of register A are lost, and bits shifted out of position O of register E are shifted into position 15 of register A. If the C field is zero, no shift takes place.

Status Affected: None

Execution Time: (refer to Appendix A)

Symbolic Coding: The assembly language coding format for the LLD instruction is as follows:

Label Operation Operand Comment [label] & LLD & count & [comment]


where "count" is an expression that specifies the shift count.

## Example:

LLD 3 
$$\rightarrow$$
 (A,E) =  $\frac{\text{Before (Hex)}}{\text{F2F0,1108}} = \frac{\text{After (Hex)}}{9780,8840}$ 

3.8.16 LOGICAL RIGHT SHIFT REGISTER A (LRA)

#### Machine Format:



Instruction Execution: Shift (A) right C places; zero fill vacated bits

<u>Description</u>: Shift the contents of register A to the right the number of bit positions specified by the C field. Bit positions vacated are filled with zeros and bits shifted off the right end are lost. If the C field is zero, no shift takes place.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the LRA instruction is as follows:

Label Operation Operand Comment [label] b LRA b count b [comment]


where "count" is an expression that specifies the shift count.

## Example:

SEVN EQU 7  $\rightarrow$  (A) =  $\frac{\text{Before}}{3\text{CF1}_{16}}$   $\frac{\text{After}}{0079_{16}}$ 

3.8.17 LOGICAL RIGHT SHIFT DOUBLE (LRD)

## Machine Format:



Instruction Execution: Shift (A,E) right C places; zero fill vacated bits

<u>Description</u>: Shift the double-length word formed by registers A and E to the right the number of bit positions specified by the C field. Bit positions vacated are filled with zeros, bits shifted out of position 15 of register A are shifted into position 0 of register E, and bits shifted out of position 15 of register E are lost. If the C field is zero, no shift takes place.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the LRD instruction is as follows:

Label Operation Operand Comment [label] b LRD b count b [comment]


where "count" is an expression that specifies the shift count.

## Example:

LRD 12 
$$\rightarrow$$
 (A,E) =  $\frac{\text{Before (Hex)}}{0214,5F67}$   $\frac{\text{After (Hex)}}{0000,2145}$ 

## 3.8.18 LEFT TEST FOR ONES IN REGISTER A (LTO)

## Machine Format:



<u>Instruction Execution</u>: Shift (A) left C places or until a one is found in bit 0; leading zeros count  $\rightarrow$  (X); zero fill vacated bits.

<u>Description</u>: Logically shift the contents of register A to the left the number of bit positions specified by the C field or until a one appears in bit O of register A. Bit positions vacated by the shift are filled with zeros. If a one is shifted into bit O, it is set to zero and register X is loaded with a count of the number of zeros shifted out of bit O. If a one is not found after shifting the number of bits specified by the C field, register X is loaded with the value of the C field. If the C field is zero, bit O of register A is complemented and register X remains unchanged.

#### NOTE

The LTO instruction is commonly used to determine which bits of a status word returned from a peripheral device are set.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the LTO instruction is as follows:

Label Operation Operand Comment [label] % LTO % count % [comment]


where "count" is an expression that specifies the shift count.

## Example:

SIX EQU 6
$$A = \frac{Before}{3C2B_{16}} = \frac{After}{70AC_{16}}$$
LTO SIX
$$(X) = FF03_{16} = \frac{After}{70AC_{16}}$$
("one" found after two shifts)

## 3.8.19 LEFT TEST FOR ZEROS IN REGISTER A (LTZ)

## Machine Format:



<u>Instruction Execution</u>: Shift (A) left C places or until a zero is found in bit 0; leading ones count  $\rightarrow$ (X); zero fill vacated bits

<u>Description</u>: Logically shift the contents of register A to the left the number of bit positions specified by the C field or until a zero appears in bit O of register A. Bit positions vacated by the shift are filled with zeros. If a zero is shifted into bit O, it is set to one and register X is loaded with a count of the number of ones shifted out of bit O. If a zero is not found after shifting the number of bits specified by the C field, register X is loaded with the value of the C field. If the C field is zero, bit O of register A is complemented and register X remains unchanged.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the LTZ instruction is as follows:

Label Operation Operand Comment [label] % LTZ % count % [comment]


where "count" is an expression that specifies the shift count.

#### Example:

LTZ 3  $\Rightarrow$  (A) =  $\frac{\text{Before}}{\text{FCO2}_{16}}$   $\frac{\text{After}}{\text{EO10}_{16}}$  (no "zeros" found in three shifts)

## 3.8.20 NORMALIZE (NRM)

## Machine Format:



Instruction Execution: Shift (A,E) left until (A)<sub>0</sub>  $\neq$  (A)<sub>1</sub>; shift count  $\Rightarrow$  (X); zero fill vacated bits

Description: Shift the double-length word formed by registers A and E to the left until bit O of register A is different from bit I of register A. Bit positions vacated by the shift are filled with zeros and bit O of register E is forced to agree with bit O of register A. Bits shifted out of bit I of register E are shifted into bit I5 of register A. The total number of bits shifted to perform the normalization is loaded in register X. If the contents of registers A and E are both zero and the NRM instruction is executed, a count of 31 is stored in register X and registers A and E remain at zero. If registers A and E are all ones and the NRM instruction is executed, a count of 30 is stored in register X and registers A and E both contain  $8000_{16}$ .

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the NRM instruction is as follows:

Label Operation Operand Comment [label] % NRM % [comment]

#### Example:


NRM

$$\Rightarrow (A,E) = \frac{Before (Hex)}{0062,B87A} \frac{After (Hex)}{6270,7A00}$$

$$(X) = 0AB2 0008$$

## 3.8.21 RIGHT TEST FOR ONES IN REGISTER (RTO)

## Machine Format:



<u>Instruction Execution</u>: Shift (A) right C places or until a one appears in bit 15; trailing zeros count  $\rightarrow$  (X); zero fill vacated bits

<u>Description</u>: Logically shift the contents of register A to the right the number of bit positions specified by the C field or until a one appears in bit 15. Bit positions vacated by the shift are filled with zeros. If a one is shifted into bit 15, it is set to zero and register X is loaded with a count of the number of zeros shifted out of bit 15. If a one is not found after shifting the number of bits specified by the C field, register X is loaded with the value of the C field. If the C field is zero, bit 15 of register A is complemented and register X remains unchanged.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the RTO instruction is as follows:

Label Operation Operand Comment [label] % RTO % count % [comment]


where "count" is an expression that specifies the shift count.

## Example:

EGHT EQU 8 
$$\rightarrow$$
 (A) =  $\frac{Before}{6BA4_{16}}$   $\frac{After}{1AE8_{16}}$   
RTO EGHT (X) =  $0905_{16}$   $0002_{16}$ 

## 3.8.22 RIGHT TEST FOR ZEROS IN REGISTER A (RTZ)

## Machine Format:



<u>Instruction Execution</u>: Shift (A) right C places or until a zero appears in bit 15; trailing ones count  $\rightarrow$  (X)

<u>Description</u>: Logically shift the contents of register A to the right the number of bit positions specified by the C field or until a zero appears in bit 15. Bit positions vacated by the shift are filled with zeros. If a zero is shifted into bit 15, it is set to one and register X is loaded with a count of the number of ones shifted out of bit 15. If a zero is not found after shifting the number of bits specified by the C field, register X is loaded with the value of the C field. If the C field is zero, bit 15 of register A is complemented and register X remains unchanged.

Status Affected: None

Execution Time: (refer to Appendix A)

Symbolic Coding: The assembly language coding format for the RTZ instruction is as follows:

Label Operation Operand Comment [label] % RTZ % count % [comment]

where "count" is an expression that specifies the shift count.


## Example:

## 3.9 LOGICAL INSTRUCTIONS

The logical instructions listed in Table 3-1 are described in the following paragraphs.

## 3.9.1 LOGICAL AND WITH REGISTER A (AND)

## Machine Format:



Instruction Execution: (A) AND (EOA)→(A) where EOA is developed in accordance with Table 3-3.

<u>Description</u>: Perform a bit-by-bit logical AND between the contents of register A and the contents of the effective operand address, EOA. Place the result in register A. If the IXB fields are  $7_{16}$  (immediate addressing), the operand to be AND'ed with register A consists of zeros in bits 0 to 7 and the displacement field, D, in bits-8 to 15. The Logical AND operation is defined as follows:

(A)	(EOA)	
Bit	Bit	<u>Result</u>
0	0	0
0	1	0
1	0	0
1	1	1

Status Affected: None

Execution Time: (refer to Appendix A)


Symbolic Coding: Refer to Table 3-3 for the assembly language coding formats available with the AND instruction. The AND mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

#### Example:

MASK AND =>B6 
$$\Rightarrow$$
 (A) =  $\frac{Before}{F637_{16}}$   $\frac{After}{0036_{16}}$  (MASK) =  $3FB6_{16}$  No change

## 3.9.2 LOGICAL OR WITH REGISTER A (IOR)

## Machine Format:



Instruction Execution: (A) OR (EOA) → (A)

<u>Description</u>: Perform a bit-by-bit logical OR between the contents of register A and the contents of the effective operand address, EOA. Place the result in register A. If the IXB fields are  $7_{16}$  (immediate addressing), the operand to be OR'ed with register A consists of zeros in bits 0 to 7 and the displacement field, D, in bits 8 to 15. The logical OR operation is defined as follows:

(A)	(EOA)	
Bit	Bit	Result
0	0	0
0	1	1
1	0	1
1	1	1

Status Affected: None

Execution Time: (refer to Appendix A)

Symbolic Coding: Refer to Table 3-3 for the assembly language coding formats available with the IOR instruction. The IOR mnemonic replaces the MNU operation field (in Table 3-3) and optional label and comment fields may be used.

## Example:

IOR HEX,2 
$$\Rightarrow (A) = \frac{Before}{0108_{16}} \qquad \frac{After}{3138_{16}} \qquad \text{where, } (X) = 0018_{16}$$
 
$$(HEX + 18_{16}) = 3030_{16} \qquad \text{No change}$$

## 3.9.3 REGISTER AND (RAN)

## Machine Format:

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	1	1	0	0	0	1	1	0	1		=Source egiste		1//	DR=De Reg	estina ister	ation
Ì	\/ op-code/															

Instruction Execution: (SR) AND (DR) → (DR)

<u>Description</u>: Perform a bit-by-bit logical AND between the contents of the registers specified by the SR and DR fields. Place the result in the register specified by the DR field. The logical AND operation is defined in paragraph 3.9.1. If bit 12 of the machine format is set to one and bits 13 to 15 are zeroed, the status register is specified as the destination register. In this case the instruction is restricted, meaning it is considered illegal if the memory protect/privileged instruction feature is enabled. Interrupts, other than internal, are inhibited for one instruction following this special case of the RAN instruction.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the RAN instruction is as follows:

where "sreg" and "dreg" are expressions that address the source and destination registers, respectively, in accordance with Table 2-2. The special case when "dreg" equals eight is covered in the "Description" paragraph.

#### Example:

RAN 0,3  $\begin{array}{ccc} & & \underline{Before} & \underline{After} \\ & & & \\ \hline & (M) = & \overline{B8A5_{16}} & \overline{0820_{16}} \\ & & & \\ \hline & (A) = & \overline{OF70_{16}} & \overline{No change} \\ \end{array}$ 

## 3.9.4 REGISTER EXCLUSIVE OR (REO)

## Machine Format:

	0	1	2	3	. 4	5	6	7	8	9	10	11	12	13	14	15
	1	1	0	0	0	0	1	0	1		=Sour egiste		/// /// ///		 estina ister	ation
ί				- op-	-code	3				/						

<u>Instruction Execution</u>: (SR) exclusive OR (DR)  $\rightarrow$  (DR)

<u>Description</u>: Perform a bit-by-bit logical exclusive OR between the contents of the registers specified by the SR and DR fields. Place the result in the register specified by the DR field. The exclusive OR operation is defined as follows:

(SR)	(DR)	
Bit	Bit	Result
0	0	0
0	1	1
1	0	1
1	1	0

If bit 12 of the machine format is set to one and-bits 13 to -15 are zeroed, the status register is specified as the destination register. In this case the instruction is restricted, meaning it is considered illegal if the memory protect/privileged instruction feature is enabled. Interrupts, other than internal, are inhibited for one instruction following this special case of the REO instruction.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the REO instruction is as follows:

Label Operation Operand Comment [label] % REO % sreg,dreg % [comment]

where "sreg" and "dreg" are expressions that address the source and destination registers, respectively, in accordance with Table 2-2. The special case when "dreg" equals eight is covered in the "Description" paragraph.

## Example:

A EQU 0  
S EQU 4 
$$\Rightarrow$$
 (S) =  $\frac{Before}{3862_{16}}$   $\frac{After}{63C3_{16}}$   
REO A.S (A) =  $5BA1_{16}$  No change

#### 3.9.5 REGISTER OR (ROR)

#### Machine Format:

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15_
1	1	0	0	0	1	0	0	1		 =Sour egist			DR=De Reg	estina ister	ation
\			(	op-co	ode -			/	/						

Instruction Execution: (SR) OR (DR) → (DR)

<u>Description</u>: Perform a bit-by-bit logical OR between the contents of the registers specified by the SR and DR fields. Place the result in the register specified by the DR field. The logical OR operation is defined in paragraph 3.9.2. If bit 12 of the machine format is set to one and bits 13 to 15 are zeroed, the status register is specified as the destination register. In this case the instruction is restricted, meaning it is considered illegal if the memory protect/privileged instruction feature is enabled. Interrupts, other than internal, are inhibited for one instruction following this special case of the ROR instruction.

Status Affected: None

Execution Time: (refer to Appendix A)

Symbolic Coding: The assembly language coding format for the ROR instruction is as follows:

Label Operation Operand Comment [label] % ROR % sreg,dreg % [comment]

where "sreg" and "dreg" are expressions that address the source and destination registers, respectively, in accordance with Table 2-2. The special case when "dreg" equals eight is covered in the "Description" paragraph.


#### Example:

## 3.10 BIT MANIPULATION INSTRUCTIONS

The bit manipulation instructions listed in Table 3-1 are described in the following paragraphs.

## 3.10.1 SET REGISTER A BIT TO ONE (SABO)

## Machine Format:



Instruction Execution: 1→(A)<sub>bit</sub> B

Description: Set the bit in register A specified by the B field to one.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the SABO instruction is as follows:

Label Operation Operand Comment [label] % SABO % bit % [comment]


where "bit" is an expression that specifies the bit in register A to be set to one.

## Example:

SABO 4  $\rightarrow$  (A) =  $\frac{Before}{2200_{16}}$   $\frac{After}{2A00_{16}}$ 

## 3.10.2 SET REGISTER A BIT TO ZERO (SABZ)

## Machine Format:



Instruction Execution: O→(A) bit B

Description: Set the bit in register A specified by the B field to zero.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the SABZ instruction is as follows:


where "bit" is an expression that specifies the bit in register A to be set to zero.

## Example:

FIFTN EQU 15 
$$\rightarrow$$
 (A) =  $\frac{\text{Before}}{\text{FFFF}_{16}}$   $\rightarrow$   $\frac{\text{After}}{\text{FFFE}_{16}}$  SABZ FIFTN

## 3.10.3 SET MEMORY BIT TO ONE (SMBO)

#### Machine Format:



Instruction Execution: 1→(Y)<sub>bit B</sub>

<u>Description</u>: Set the bit, in memory location Y, specified by the B field to one.

Status Affected: None

Execution Time: (refer to Appendix A)

Symbolic Coding: The assembly language coding formats for the SMBO instruction are as follows:

#### NOTE

The FLAG directive in the second coding format is described in Section 4.

Label [label]	Operation MBO		þ	Operand bit,adrs	Þ	Comment [comment]
				or		
[label] [label]	p p	FLAG SMBO	R R	adrs bit	p p	<pre>[comment] [comment]</pre>


where "bit" and "adrs" are expressions that must be evaluated to specify a bit in memory to be set to one. First, the "bit" expression is divided by 16. The resulting quotient is added to the value of the "adrs" expression to form the memory word address, Y. The remainder becomes the B field and specifies the bit in word Y to be set to one.

## Example:

SMBO 17,STATUS 
$$\rightarrow$$
 (STATUS+1) =  $\frac{\text{Before}}{0013_{16}}$   $\frac{\text{After}}{4013_{16}}$ 

#### 3.10.4 SET MEMORY BIT TO ZERO (SMBZ)

#### Machine Format:



Instruction Execution:  $0 \rightarrow (Y)_{bit}$  B

<u>Description</u>: Set the bit, in memory location Y, specified by the B field to zero.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding formats for the SMBZ instruction are as follows:

#### NOTE

The FLAG directive in the second coding format is described in Section 4.

Label [label]	Þ	Operation SMBZ	Þ	Operand bit,adrs	Þ	Comment [comment]
				or		
[label] [label]	Ŕ	FLAG SMBZ	p p	adrs bit	p p	[comment]


where "bit" and "adrs" are expressions that must be evaluated to specify a bit in memory to be set to zero. First, the value of the "bit" expression is divided by 16. The resulting quotient is added to the value of the "adrs" expression to form the memory word address, Y. The remainder becomes the B field and specifies the bit in word Y to be set to zero.

## Example:

SMBZ 15,MEM 
$$\rightarrow$$
 (MEM) =  $\frac{\text{Before}}{2\text{A23}_{16}}$   $\frac{\text{After}}{2\text{A22}_{16}}$ 

## 3.10.5 TEST REGISTER A BIT FOR ONE (TABO)

## Machine Format:



Instruction Execution: (A)<sub>bit B</sub> = 1; skip next word (A)<sub>bit B</sub> = 0; execute next word

<u>Description</u>: If the bit in register A specified by the B field is a one, skip the next word. If the bit is a zero, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

Symbolic Coding: The assembly language coding format for the TABO instruction is as follows:

Label

Operation

Operand

Comment

[label] b

TABO

В

bit

[comment]

where "bit" is an expression that specifies the bit in register A to be tested.


### Example:

TABO 6

Before  $(A) = \overline{02A3_{16}}$  $(PC) = 1179_{16}$  After no change 117B16

3.10.6 TEST REGISTER A BIT FOR ZERO (TABZ)

### Machine Format:



Instruction Execution:  $(A)_{bit} = 0$ ; skip next word (A)<sub>bit B</sub> = 1; execute next word

Description: If the bit in register A specified by the B field is zero, skip the next word. If the bit is one, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

Symbolic Coding: The assembly language coding format for the TABZ instruction is as follows:

Comment Operation Operand Label [comment] TABZ bit [label]


where "bit" is an expression that specifies the bit in register A to be tested.

#### Example:

SEVN EQU 7  $(A) = \frac{Before}{F5C6_{16}}$  No change  $(PC) = 1311_{16}$   $1312_{16}$ 

### 3.10.7 TEST MEMORY BIT FOR ONE (TMBO)

#### Machine Format:



Instruction Execution:  $(Y)_{bit B} = 1$ ; skip next word  $(Y)_{bit B} = 0$ ; execute next-word

<u>Description</u>: If the bit, in memory location Y, specified by the B field is one, skip the next word. If the bit is zero, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding formats for the TMBO instruction are as follows:

#### NOTE

The FLAG directive in the second coding format is described in Section 4.


Label		Operation		Operand		Comment
[label]	Þ	ТМВО	Ř	bit,adrs	Þ	[comment]
			or			
[label] [label]	þ	FLAG TMBO	p p	adrs bit	p p	<pre>[comment] [comment]</pre>

where "bit" and "adrs" are expressions that must be evaluated to specify a bit in memory to be tested. First, the value of the "bit" expression is divided by 16. The resulting quotient is added to the value of the "adrs" expression to form the memory word address, Y. The remainder becomes the B field and specifies the bit in word Y to be tested.

### Example:

### 3.10.8 TEST MEMORY BIT FOR ZERO (TMBZ)

### Machine Format:



Instruction Execution:  $(Y)_{bit} = 0$ ; skip next word  $(Y)_{bit} = 1$ ; execute next word

<u>Description</u>: If the bit, in memory location Y, specified by the B field is zero, skip the next word. If the bit is one, execute the next word.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding formats for the TMBZ instruction are as follows:

#### NOTE

The FLAG directive in the second coding format is described in Section 4.

Label		Operation		Operand		Comment
[label]	Þ	TMBZ	Þ	bit adrs	Þ	[comment]
			or			
[label]	p p	FLAG TMBZ	p p	adrs bit	Ř	<pre>[comment] [comment]</pre>

where "bit" and "adrs" are expressions that must be evaluated to specify a bit in memory to be tested. First, the value of the "bit" expression is divided by 16. The resulting quotient is added to the value of the "adrs" expression to form the memory word address, Y. The remainder becomes the B field and specifies the bit in word Y to be tested.

### Example:

TMBZ 0,LOC 
$$\begin{array}{ccc} & \underline{Before} \\ & & \underline{No change} \\ & & (PC) = 077D_{16} \end{array}$$

#### 3.11 MOVE INSTRUCTIONS

The move instructions listed in Table 3-1 are described in the following paragraphs.

#### 3.11.1 MOVE CHARACTER STRING (MVC)

#### Machine Format:

	0	1	2	3	4	5	6	7	8	9	10	11			14	15_
	1	1	0	1	1	1	1	1	0	/// ///	\	//// TON /'	///// T USEC /////	/////   ////  /////	]]]]] []]]]]	//// /////
\	\ op_code							7								

Instruction Execution:  $(M_1, M_2, ... M_n) \rightarrow (Y_1, Y_2, ... Y_n)$ where  $M_1, M_2, ... M_n$  and  $Y_1, Y_2, ... Y_n$  are byte strings in memory

<u>Description</u>: Move a string of consecutive bytes from one location in memory to a second location in memory. The starting addresses of the two memory locations (S1, B1 moved to S2, B2) and the number of bytes to be moved (BC) are established in general registers as described in paragraph 3.6.1. The content of byte address S1, B1 is moved to S2, B2, and then the two byte addresses are incremented. The byte move and address increment process is repeated until BC bytes have been moved in this manner.

#### CAUTION

If the displacement between S1, B1 and S2, B2 is less than the length of the byte string (BC) to be moved, and S1, B1 is less than S2, B2, the bytes from the source string (S1, B1) in the overlap addresses will be replaced before they are to be moved. In particular, if the move displacement is one byte, the first byte of the source string will be placed in all of the destination addresses.

Status Affected: None

Execution Time: (refer to Appendix A)

Symbolic Coding: The assembly language coding format for the MVC instruction is as follows:

Label		Operation		Operand		Comment
[label]	Ы	MVC	Ь	•	R	[comment]


#### Example:

MVC

		Before (Hex)	After (Hex)
→ (A)	=	0000	0000
(E)	=	0574	0577
(M)	=	0000	0000
(S)	=	06A6	06A9
(X)	=	0003	0000
(02BA,02BB)	=	5123,64AC	No change
(0353,0354)	=	F125,0398	5123,6498

#### 3.11.2 REGISTER EXCHANGE (REX)

#### Machine Format:



Instruction Execution: (SR)→(DR); (DR)→(SR)

Description: Exchange the contents of the registers specified by the SR and DR fields. If bit 12 of the machine format is set to one and bits 13 to 15 are zeroed, the status register is specified as the destination register. In this case the instruction is restricted, meaning it is considered illegal if the memory protect/privileged instruction feature is enabled. Interrupts other than internal, are inhibited for one instruction following this special case of the REX instruction.

Status Affected: None

Execution Time: (refer to Appendix A)

Symbolic Coding: The assembly language coding format for the REX instruction is as follows:

Label Operation Operand Comment [label] & REX & sreg,dreg & [comment]

where "sreg" and "dreg" are expressions that address the source and destination registers, respectively, in accordance with Table 2-2. The special case when "dreg" equals eight is covered in the "Description" paragraph.

#### Example:

B EQU 6  
M EQU 3 
$$\rightarrow$$
 (M) =  $\frac{\text{Before}}{0032_{16}}$   $\frac{\text{After}}{1\text{FAO}_{16}}$   
 $\cdot$   
REX B,M (B) =  $1\text{FAO}_{16}$  0032<sub>16</sub>

#### 3.11.3 REGISTER MOVE (RMO)

#### Machine Format:

	1///	1	1 1
1 1 0 0 0 1 0 1 0 SR=Source Register	111	estin ister	ation

Instruction Execution: (SR)→(DR)

<u>Description</u>: Move the contents of the register specified by the SR field to the register specified by the DR field. The contents of the register specified by the SR field remain unchanged. If bit 12 of the machine format is set to one and bits 13 to 15 are zeroed, the status register is specified as the destination register. In this case the instruction is restricted, meaning it is considered illegal if the memory protect/privileged instruction feature is enabled. Interrupts other than internal, are inhibited for one instruction following this special case of the RMO instruction.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: the assembly language coding format for the RMO instruction is as follows:

Label Operation Operand Comment [label] % RMO % sreg,dreg % [comment]

where "sreg" and "dreg" are expressions that address the source and destination registers, respectively, in accordance with Table 2-2. The special case when "dreg" equals eight is covered in the "Description" paragraph

#### Example:

#### 3.12 INPUT/OUTPUT INSTRUCTIONS

The input/output instructions listed in Table 3-1 are described in the following paragraphs.


### 3.12.1 AUXILIARY PROCESSOR INITIATE (API)

#### NOTE

This instruction is not supported by the SPC9800 and will result in a no operation if execution is attempted. (The PC will be incremented a second time as though the instruction were a double word instruction.)

### 3.12.2 AUTOMATIC TRANSFER INSTRUCTION (ATI)

### <u>Machine Format</u>:



#### Instruction Execution:

External device data →Memory, or Memory data →External device

<u>Description</u>: The ATI instruction is used to control the Direct Memory Access Channel (DMAC). The first word of the ATI instruction addresses one of eight possible device controllers (bits 13 to 15) and supplies any necessary device dependent data (bits 8 to 12). The second word of the ATI instruction is interpreted by the addressed device controller as a single word functional command or as an address pointing to a list in memory containing command related data. After the second word has been interpreted, the specified DMAC data transfer takes place. The ATI instruction is restricted, meaning it is considered illegal if the memory protect/privileged instruction feature is enabled.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the ATI instruction is as follows:

Label		Operatio	Operand	Comment		
[label]	R	ATI	R	dev	R	<pre>[comment] [comment]</pre>
[label]	R	DATA	R	adrs	R	


where "dev" is the symbolic name for the least significant eight bits of word one of the ATI instruction and "adrs" is the symbolic name of the 16-bit address comprising word two.

The following example reads sector zero, track zero from the floppy disk to memory location >200.

	ATI DATA	0 DCBK
DCBK	DATA	>800 >20
	DATA	>200

#### 3.12.3 READ DIRECT SINGLE (RDS)

#### Machine Format:



Instruction Execution: External device data →(R) or ( (R) )

Description: The RDS instruction uses the input/output data bus to read one word of data from an external device to a register or memory location. The external device is specified by the GROUP and ER fields of word one of the RDS instruction. The GROUP field selects 1 of 4 groups and the ER field picks 1 of 64 external devices in the chosen group. This allows for a maximum of 256 data bus ports, however, in most cases GROUP zero is specified. The destination register or memory location is specified by the A and R fields of word two of the RDS instruction. The R field selects 1 of 8 registers in accordance with Table 2-2 and the A field is the associated indirect bit. If the A field is zero, the destination of the read is a register; if the A field is one, the destination of the read is the memory address contained in the selected register. If the A field is one, the I field bit in word two is set to a one or zero to increment or decrement, respectively, the memory address in the selected register each time the RDS instruction is executed. The B field is set to a one when the device addressed by the GROUP and ER fields may not be ready to transfer data when queried by the RDS instruction. If the B field bit is one and no data transfer takes place, the instruction following the RDS instruction is executed. If the B field bit is one and a successful data transfer takes place, the instruction following the RDS instruction is skipped. If the B field bit is zero, the instruction following the RDS instruction is unconditionally executed. The RDS instruction is considered illegal if the memory protect/privileged instruction feature is emabled.

Status Affected: None

Execution Time: (refer to Appendix A)

<u>Symbolic Coding</u>: The assembly language coding format for the RDS instruction is as follows:

Label Operation		Operand		Comment		
[label]	p p	RDS DATA	Ř Ř	dev biar	Ř	<pre>[comment] [comment]</pre>


where "dev" is the symbolic name of a 16-bit number that is OR'ed with the RDS op-code to develop word one of the instruction. "biar" is the symbolic name of a 16-bit number that represents the B, I, A, and R fields of word two.

Example: The following example reads a word from the device connected to external register  $18_{16}$  into register A. The busy bit option is also used.

RDS >18 DATA >80

### 3.12.4 WRITE DIRECT SINGLE (WDS)

#### Machine Format:



Instruction Execution: (R) or ((R)) →External device

<u>Description</u>: The WDS instruction uses the input/output data bus to write one word of data from a register or memory location to an external device. The source register or memory location is specified by the A and R fields of WDS word two and the destination device is specified by the GROUP and ER fields of WDS word one. These fields along with the B and I fields of WDS word two perform the same function as those described in paragraph 2.12.3 for the RDS instruction. The WDS instruction is restricted, meaning it is considered illegal if the memory protect/privileged instruction feature is enabled.

Status Affected: None

Execution Time: (refer to Appendix A)

Symbolic Coding: The assembly language coding format for the WDS instruction is as follows:

Label		Operatio	n .	Operand	Comment	
[label]	p	WDS	R	dev	Ř	[comment]
[label]	p	DATA	R	biar	Ř	[comment]

where "dev" is the symbolic name of a 16-bit number that is OR'ed with the WDS op-code to develop word one of the instruction. "biar" is the symbolic name of a 16-bit number that represents the B, I, A, and R fields of word two.

Example: The following example writes a word in register A to the external device connected to external register  $10_{16}$ . The busy bit option is not used.

WDS >10 DATA >0

#### SECTION 4

### ASSEMBLER CHARACTERISTICS AND DIRECTIVES

#### 4.1 GENERAL

This section describes the Symbolic Assembly Program (SAPGFL) from the user point of view and the 22 assembler directives available to the assembly language programmer. The SAPGFL description covers source program coding fields, object program output, error messages that may accompany the assembly listing, and sample source programs and associated assembly listings. Operation of SAPGFL is covered in the SPC9800 System Users manual.

#### 4.2 SYMBOLIC ASSEMBLY PROGRAM

SAPGFL is a general assembler that handles paper tape, card, floppy disk or cassette media. Figure 4-1 is a sample source main program, written in symbolic assembly language and ready to be prepared for input. Figure 4-2 is a source subroutine. Source programs input to SAPGFL generate two outputs. The first output is an object program that can be loaded into the computer and executed or linked with other object programs.

### SYMBOLIC CODING FORM

5	10	15	20	25	30	35	40	45
	HED IDT ORG BRS	SPC9800 ILLUS 1000 1000		MAIN PRO 6 CHARS TELL SAF ORIGIN	FOR O			. !
BASE	DATA REF	1000 SUB		EXT. REF	F. FOR	LINKING		
START	LDA RMO @BRL DATA DATA STA	BASE O,6 SUB ADDR1 ADDR2 ANSWER		ADD 2 NO ADDR. ADDR. ANSWER	KECUTIO DS. TOG OF FIR OF SEC R IN RE	N ETHER ST NO. COND NO.		
•	•			MORE EXI INSTRU ASSEME DIRECT	JCTIONS BLER			
ADDR1 ADDR2 ANSWER	DATA DATA BSS END	7 8 1 START		FIRST NO SECOND 1			•	

#### FIGURE 4-1 SOURCE CODED MAIN PROGRAM

The object program can be output on cassette, floppy disk, or other media. The second output is an assembly listing as depicted in Figure 4-3 for the main program and Figure 4-4 for the subroutine. Note the following about the assembly listings:

The items listed under A are an exact reproduction of the handwritten entries on the coding sheet.

The items under B are a hexadecimal representation of the corresponding instructions and constants as assembled by the assembler.

The items under C show the hexadecimal addresses of the instructions, constants, and areas of storage specified by the programmer.

The items under D show the decimal line or sequence number of the source statements to be used in case the program is changed.

SAPGFL is a two-pass assembler, meaning it scans the source program twice. During the first pass, the source program is read and a symbol table is generated. This is accomplished with the use of a location counter in the assembler. The location counter keeps track of the storage locations that will be

required by the object program. When a source statement contains a name, the current setting of the location counter is assigned to the name. Each name and the address assigned to it is placed in the assembler's symbol table. During the second pass, the symbol table is used to complete the assembly, and to produce the object with its assembly listing. If bulk storage is available, the assembler will copy the source to bulk storage during pass one. Since the output from the first pass is used as input data for the second pass, this eliminates the requirement to manually enter the source data twice. The assembler automatically repositions the cassette or diskette source file before entering pass 2 to eliminate any manual repositioning.

#### SYMBOLIC CODING FORM

5	10	15	20	25	30	35	40	45
A L P POINT HERE SUB	IDT DEF EQU EQU EQU BSS RMO STA RIN STA LDA STA LDA STA LDA RIN RIN END	SUB SUB O 5 7 2 2 L,A POINT A,A POINT HERE *POINT HERE+1 HERE+1 L,L L,P SUB		POINTER WORD GET ADD STORE A SUBRO GET AND PICK UP ADD SEC MOVE PO	ENTRY F NG GISTERS LOCATI S TO-FI AFTER @ TO SEC AFTER @ R1 DDRESS UTINE SAVE A FIRST OND NO	POINT FO S SYMBO CONS CRST DA PBRL COND DA PBRL IN THI ADDR2 NO.	LIC TA - TA S	

FIGURE 4-2 SOURCE CODED SUBROUTINE

2	С	В	D	i		ŀ	A	
400 000	SPC98	00	MAIN	PROGRAM	<b>M</b>		SHEET 0001	
		03E8 03E8	0001 0002 0003 0004 0005 0006	BASE	HED IDT ORG BRS DATA REF	ILLUS 1000 1000 1000 SUB	O MAIN PROGRAM 6 CHARS. FOR OBJECT TELL SAP RUN-TIME ORIGIN AND BASE  EXT.REF.FOR LINKING	
	03EA 03EB	00FE C506 7400 0000	0007 0008 0009	START	LDA RMO @BRL	BASE 0,6 SUB	ACTUALLY SET BASE FOR EXECUTION ADD 2 NOS. TOGETHER	
X	03ED 03EE	0000 03F0 03F1 8002	0010 0011 0012 0013 0014 0015	•	DATA DATA STA	ADDR1 ADDR2 ANSWER	ADDR.OF FIRST NO. ADDR.OF SECOND NO. ANSWER IN REG.A MORE EXECUTABLE INSTRUCTIONS AND ASSEMBLER DIRECTIVES.	
			0017 0018 0019 0020	ADDR1 ADDR2 ANSWER	REF	7 8 1 SUB1	FIRST NO. SECOND NO.	
X	03F3	0001 0000 0000 0000	0021 0022 0023	SUB2 WORD	DATA COMM DATA	SUB1 6 WORD+2		
C COM	03F4 1MON	0002 03E9 0006	0024		END	START		
	SPC9	800 MAI	N PROGR	AM				
Sym Tab	nbol ole	ADDR1 START WORD	03F0 03E9 0000	ADDR2 SUB	03F1 0000	ANSWER SUB1	03F2 BASE 03E8 SHEET 000 0001 R SUB2 03F3	
		0000 E	RRORS			NOTES		
<ol> <li>In the left column, P=Program counter relocatable X=External reference</li> </ol>					ference			
	2.	In the	symbol	C=Common (to programs) table, R=Unreferenced symbol U=Undefined (error) M=Multidefined				
	3.	A,B,C,	and D r	eferenc	es at t		d unreferenced age are explained in Paragraph 4. -3	
				ASS			PROGRAM	

1	С	В	D			Α				
1.	p case man man man man man	-	an each each each each each	10 magy many chain chain 4000 many 400€	5 COLD SIZE SIZE SIZE SIZE SIZE SIZE SIZE				SHEET	' '
PP	0000 0002 0004 0005 0006 0007 0008 0009 000A 000B 000C 000D 000E 000F	0000 0005 0007 C550 80FA C300 80F9 04F7 80F8 04F6 80F7 04F5 24F5 C355 C357	0001 0002 0003 0004 0005 0006 0007 0008 0009 0010 0011 0012 0013 0014 0015 0016 0017 0018	A L P POINT HERE SUB	IDT DEF EQU EQU BSS STA STA STA STA STA STA STA STA STA S	SUB SUB O 5 7 2 2 L,A POIN *POI HERE *HERE *HERE *HERE	NT+1 INT E INT+1 E+1 RE	LINKI GIVE RE NAMES RESERVE L POINT WORD POINTER WORD GET ADD STORE A SUBRO GET AND PICK UP ADD SEC MOVE PO	ENTRY FING GISTERS LOCATS S TO FINE AFTER ( AF	POINT FOR S SYMBOLIC IONS. IRST DATA BRL COND DATA BRL IN THIS ADDR2 NO. PAST DATA ETURN.
	able	POINT	0000 0000 RORS			)002 l )004	_	0005	Р	0007

NOTE

Refer to NOTES in Figure 4-3.

FIGURE 4-4 ASSEMBLED SUBROUTINE

#### 4.2.1 ASSEMBLER CODING LINE FORMAT

The symbolic input line accepted by the assembler may contain a label field, operation field, operand field, and a comment field; or the entire line may be a comment. An input line is the first 64 characters read from a card or a floppy disk file, or in the case of cassette or paper tape, an input line is a string of characters terminated with a special end-of-line sequence. The end-of-line sequence for cassette consists of a carriage return (CR), line feed (LF), X-OFF (press the CTRL and S keys at the same time), and rub out. The input line may exceed 64 characters, not including the end-of-line characters in the cassette and paper tape case, but only 64 characters are processed and only 59 are printed on the listing to the right of the line number. The input line is free form within the limits listed in the following paragraphs.

#### 4.2.1.1 COMMENT LINES

Comment lines provide the user with the ability to annotate program listings. They are indicated by an initial character which is either a period (.) or an asterisk (\*). The remaining characters are arbitrary. The comment line in no way affects the assembly process. The line is merely reproduced in the printed output.

#### 4.2.1.2 LABEL FIELD

Labels (also called symbols or names) are provided for symbolic references to instructions, values, and data. A label is composed of from one to six characters. The first character of a label must be a letter. The remaining may be any characters EXCEPT the following:

+Plus \*Asterisk (Left Paren. >Greater Than
-Minus /Slash )Right Paren. ,Comma

If a label is used, the first character must begin the input line. The label is terminated by the first space.

At assembly time, the labels are stored as variable length data. One or two character labels require one word of memory, three or four character labels take two words, an five or six characters require three words. Therefore, if the symbol overflow error occurs during assembly, labels should be shortened or omitted.

#### 4.2.1.3 OPERATION FIELD

The operation field describes the required action. It may be an instruction mnemonic or an assembler directive. The field consists of from one to four characters followed by a space or the end-of-line characters. The first character of the operation field must be preceded by at least one space.

#### 4.2.1.4 OPERAND FIELD

The operand field consists of a sequence of expressions separated by commas, and is terminated by a space or the end-of-line characters.

exp<sub>1</sub>, exp<sub>2</sub>, exp<sub>3</sub>

If two commas appear successively, the value of the missing expression is understood to be zero. If the currency symbol (\$) appears as an element in an expression, the current value of the assembler's location counter is used as its numeric equivalent.

Expressions may be strings of items separated by arithmetic operators and terminated by a space, comma, or end-of-line characters. The arithmetic operators are:

Addition +
Subtraction Multiplication \*
Division /

If two operators appear in succession, a zero item is assumed.

An item consists of a symbolic address, dollar sign (\$), or a numeric value. If the first character of an item is not numeric, \$, or >, it is assumed to be symbolic. Numeric items may be octal, decimal, or hexadecimal. An octal item is a string of octal characters (0 to 7), the first of which is zero. A decimal item is a string of numeric characters (0 to 9), the first of which is non-zero. Hexadecimal item is a greater than symbol (>) followed by a string of hexadecimal digits (0 to 9 and A to F). When using paper tape input, the back slash (\) may be used in place of > to indicate hexadecimal.

Expressions are evaluated left to right using normal arithmetic precedence; i.e., all multiplications and divisions are performed first in order of occurrence followed by additions and subtractions performed in order of occurrence. All quantities are treated as integers. In division only the quotient is retained and any remainder is discarded. Division by zero is performed as division by one and is not considered as an error. Sample expressions are:

JOE+TOM\*3/BOB \$+5 LEA-6 5034 XYZ+>F4

#### NOTE

All expressions are acceptable in absolute assemblies, but multiplication and division involving labels is not allowed in relocatable assemblies. Hence, the first sample would cause a relocation error in a relocatable program.

### 4.2.1.5 COMMENT FIELD

Comments may optionally be written on any line. Any characters that appear between the space that terminates the operand field and the end-of-line characters or card column 64 are treated as commentary. The comment field has no effect on the assembly process.

#### 4.2.2 SEGMENTED SOURCE PROGRAMS

The assembler provides the capability of storing a single source program on more than one physical section of the storage medium, enabling long programs to be conveniently stored on cassette or paper tape. (Segmenting cannot be done to disc files.) To segment a source program, divide it and add the flag record (=) as follows:

\* first line of program

first segment

- \* last line of first segment
- -/\*
- \* first line of next segment
- immediately follows last line
- \* of preceding segment

intermediate segment

/\*

additional intermediate segments as needed

last segment

END

#### 423 ASSEMBLER OBJECT FORMAT

The object program output by the assembler is in the form of standard object records used by all system programs in the Basic System. Information from the IDT and ORG assembler directives is used to generate the header data. Entry point records, external reference is used to generate the header data. Entry point records, external reference records, and common symbols records are constructed as specified in the DEF, REF, and COML assembler directives, respectively. The required text records are created by the assembler, and the end record is generated from the END directive. No block data records are output by the assembler.

### 4.2.4 ASSEMBLER ERROR MESSAGES

The assembler may detect certain syntax errors in the source program. When an error occurs, a diagnostic message or the message number is printed in the assembly listing adjacent to the line in question. See Table 4-1 for possible error messages. Error messages are printed anyway if the UNL directive is in effect.

#### 4.3 ASSEMBLER DIRECTIVES

In addition to the instruction set presented in Section 3 of this manual, SAPGFL will accept 22 different assembler directives. The assembler directive formats (name, operand, operation, and comment fields) are similar to the symbolic instructions, but the directives do not directly cause code generation as do the instructions. Instead, the directives are commands to allocation, provide storage assembler for used to the identification, format control, and other such functions. used with directives, they are assigned the current location counter value unless otherwise specified in the following paragraphs. The assembler directives are covered in detail in alphabetical order under the paragraph numbers listed in Table 4-2. The assembly language coding format accompanying each directive description uses symbols from Table 3-2.

### TABLE 4-1 ASSEMBLER ERROR MESSAGES

MESSAGE NUMBER	MESSAGE	MEANING (AND CORRECTIVE ACTION)
, 1 .	FIELD SZ	Address beyond reach (use @ for extended format)
2	UNDF OP	Undefined operation code (check list of valid of codes)
3	LONG SYM	Symbol > 6 characters
4	MDF O/F	OPD or FRM multiply defined (rename label)
5	FRM > 16	FRM fields contain more than 16 bits
6	CAD > 10	Address expression has > 10 elements
7	UNDF SYM	Symbol not defined (label probably omitted)
8	MDF SYM	Symbol multiply defined (rename labels)
9	RELOC	A relocation error (use only one relocatable label in arithmetic expression, or ORG state-ment can use only one relocatable label)
10	SYM OVF	Too many symbols have been defined (cut out symbols or divide program)
11	BAD NUM	Numeric element not valid (properly define item in label or address field)
12	IMP R/D	A REF or DEF symbol has been used improperly (REF symbol defined inside and outside the program, DEF symbol not defined in the program)
13	X RF USE	A REF symbol has appeared invalidly in an unrelocatable expression
14	IXB ERR	Address mode error (improper use of IXB field)
15	OPD ERR	No such format number (OPD format numbers 0 to 8)
16	ADR MODE	Illegal addressing mode (improperly written address)

### TABLE 4-2 ASSEMBLER DIRECTIVES

DIRECTIVE MNEMONIC	DESCRIPTION	PARAGRAPH NO.
BES	Block Ending Symbol	4.3.1
BRR	Base Register Reset	4.3.2
BRS	Base Register Set	4.3.3
BSS	Block Starting Symbol	4.3.4
ВҮТЕ	Generate Byte Address	4.3.5
СОММ	Common Storage	4.3.6
COML	Labeled Common Name	4.3.6
DATA	Generate Word Address or Data	4.3.7
DEF	Define Entry Point Symbol	4.3.8
END	End of Source	4.3.9
EQU	Equate	4.3.10
FLAG	Flag Bit Address	4.3.11
FRM	Format a New Instruction	4.3.12
HED	Page Heading	4.3.13
IDT	Object Identifier	4.3.14
IF	Conditional Assembly	4.3.15
LIS	Start Listing	4.3.16
OPD	Operation Define	4.3.17
ORG	Origin	4.3.18
PEJ	Page Eject	4.3.19
REF	Referenced External Symbols	4.3.20
UNL	Stop Listing	4.3.21

### 4.3.1 BLOCK ENDING SYMBOL (BES)

The BES directive evaluates the operand field and advances the location counter by that amount. If a label is present, it is assigned to the new value of the location counter. BES is similar to BSS, except the label is applied to the first location past the reserved area. The assembly language coding format for the BES directive is as follows:

Label		Operation		Operand		Comment
[label]	Ь	BES	Þ	exp	þ	[comment]

where "exp" is typically a decimal number specifying the reserved area in words. If "exp" involves a symbol, it must be previously defined as an absolute quantity.

The following example reserves 50 words with TEN associated with the first word following the reserved area.

Label	Operation	Operand	
TEN	BES	50	

### 4.3.2 BASE REGISTER RESET (BRR)

The BRR directive informs the assembler that the base register is not available to the assembler for addressing purposes. The programmer can still specify base register addressing with the mode field. The BRR directive informs the assembler to use the base register for addressing purposes only in the event the mode field specifies that type of addressing. (This is the initial condition of assembly.) Under BRR directive control, if D is the unsigned displacement in register-memory instructions, then  $0 \le D \le 255$  when the mode field contains B=1, or else a field size error occurs. The assembly language coding format for the BRR directive is as follows:

Label		Operation		Operand	Comment	
[label]	₩.	BRR	Þ		[comment]	

#### 4.3.3 BASE REGISTER SET (BRS)

The BRS directive informs the assembler of the value the base register will contain at run time. The operand field of the BRS directive defines a 16-bit value that will be placed in the B register by the programmer. When the BRS is used and the assembler encounters subsequent register-memory format instructions that would produce field size errors if program counter relative, the assembler will attempt to generate these base register relative. In this case, if D is an unsigned 16-bit evaluation of the displacement expression and B is the value assembled in the base register, then  $0 \le D-B \le 255$  or else a field size error occurs. The assembly language coding format for the BRS directive is as follows:

Label		Operation		Operand		Comment
[label]	Þ	BRS	Þ	ехр	Þ	[comment]

where "exp" is the symbol for a 16-bit base value to be used. An example of BRS usage follows:

Label	Operation	Operand	Comment
	BRS	CAT	DEFINE BASE VALUE TO ASSEMBLER
	· •		
	@LDA RMO	=CAT A,B	PUT ADDRESS OF CAT IN BASE REGISTER
	•		
CAT	BES BSS	350 10	CAT IS DEFINED OUT OF PROGRAM COUNTER REL. RANGE

### 4.3.4 BLOCK STARTING SYMBOL (BSS)

The BSS directive reserves an area of memory. The first location in the reserved area is associated with the label in the name field of the BSS directive. The location of the area reserved is that defined by the location counter, which is then advanced past the reserved area. The no object code is generated by the BSS directive. If the programmer desires some value(s) to be assembled in the reserved area, he must do so by other means. The assembly language coding format for the BSS directive is as follows:

Labe 1		Operation		Operand	Comment
[label]	И	BSS	Þ	exp 👂	[comment]

where "exp" is typically a decimal number specifying the reserved area in words. If "exp" involves a symbol, it must be previously defined as an absolute quantity. An example of the BSS directive follows:

Location Counter	Labe1	Operation	Operand	Comments
03AA 03AB 03D3	AREA TOM*	BRU BSS LDA	TOM 40 AREA	BRANCH AROUND AREA RESERVE AREA REFERENCE AREA

A common usage of symbols in a BSS operand is an expression which defines the length of a reserved area. In the following example, if the length of TABA is likely to change, but TABB must always be the same length as TABA, it may be symbolically stated as follows:

Label	Operation	Operand	Comment
TABA	BSS	50	MIGHT CHANGE
TABB	BSS	TABB-TABA	ALWAYS SAME AS TABA


#### 4.3.5 GENERATE BYTE ADDRESS (BYTE)

When using the byte string manipulation instructions, MVC and CLC, it is necessary to address data using byte rather than word addresses. The BYTE directive may be used to generate these byte addresses. Its usage is similar to that of the DATA directive when generating word addresses. The assembly language coding format for the BYTE directive is as follows:

Label		Operation		Operand	Comment
[label]	Ы	BYTE	Þ	exp¹,exp²,exp¹ þ	[comment]

where " $\exp_1$ ,  $\exp_2$ ,... $\exp_n$ " are evaluated and assigned to successive pairs of memory words. If a label is used, it is assigned to the first word of the first byte address.

Each byte address requires two words in the following format:



An expression in a BYTE operand field is evaluated as a word address and then multiplied by two to obtain the byte address. If the expression is preceded by a colon(:), the byte address is also incremented by one. The assembly listing in Figure 4-5 shows the BYTE evaluation process.

#### 4.3.6 REFERENCING COMMON STORAGE

### 4.3.6.1 NAMED COMMON LABEL (COML)

The COML directive is used to start a new labeled common block. The label field must be used and gives the name of the new block. Storage reservation (given by the COMM directive) is started at zero for the new common block; all COMM directives following any given COML directive, up to the next COML directive, cause storage to be reserved in that common block. The assembler generates no entry in the common table if no COMM directives appear for a COML directive. Every assembly begins with an implicit COML directive in effect giving the name of FORTRAN blank common, 'BLANK', and the occurrance of the END directive automatically terminates the immediately preceding COML block. The length of a COML block is determined by the sum of the sizes given on all COMM directives appearing under that COML

directive. See paragraph 4.3.7 for examples. The assembly language coding format for the COML directive is as follows:

label b COML b comment

NOTE

COML is supported in revisions \*E and later of SAPG, part number 943253.

### 4.3.6.2 RESERVE COMMON STORAGE (COMM)

The COMM directive reserves the given number of words in the currently active common block. If a label appears, it is assigned a value corresponding to the first word of the block, relative to the beginning of the currently active block. The assembly language coding format for the COMM directive is as follows:

[label] by COMM by exp by [comment]

Several examples of the use of COML and COMM follow. In all cases, assume that there are no COML and COMM directives in the program besides those explicitly given.

Example 1: referencing FORTRAN blank common.

X COMM 30 Y COMM 10 J COMM 1

END

Blank common is 41 words long, and it is the only common block present. Example 2: referencing labeled common only.

COM1 COML 30 X COMM 2 J COMM 1

END

Location	Code	Line	Label	Opera	tion	Operand
00FF P 0100 P 0101 0102 0103	C8C9 0107 00FA 0100 0064	0013 0014	THERE	DATA DATA	'HI' HERE+2,TI	HERE-6,>100,100,0100
0104 P 0105 P 0106 0107 0108	0040 0105 0100 0168 FFFB	0015	HERE	DATA	HERE, THE	RE,>100+104,THERE-HERE
P 0109	0000	0016	HERE1	BYTE	HERE1	
010A P 010B	0212 0000	0017		BYTE	:HERE1	
010C P 010D 010E	0213 0000 0217	0018		BYTE	:HERE+6	
P 010F 0110	0000 0212	0019		BYTE	HERE1,:H	ERE1,:HERE1+6,>100
P 0111 0112 P 0113 0114 0115 0116	0212 0000 0213 0000 021F 0000 0200					-
0117 0118 0119	0000 0408 FFFF FFF6	0020		BYTE	>100+>10	4,THERE-HERE
011A P 011B 011C P 011D 011E 011F 0120 0121 0122 0123 0124	0000 020E 0000 01F4 0000 0201 0000 00C8 0000 0081	0021		ВҮТЕ	HERE+2,T	HERE-6,:>100,100,:0100

FIGURE 4-5
EXAMPLE OF BYTE AND DATA USAGE

Common block COM1 is 32 words long, and the name 'COM1' is defined for the linking loader. Note that since no COMM entries occurred prior to the COM1 COML statement, blank common has length zero and hence is not entered.

Example 3: Referencing blank and labeled common.

A B	COMM	20 10	in blank common in blank common
X	COMM		blank common is terminated at 30 words, and a new common block started, named X.
	•		
С	COMM	5	in block X
	•		
D	COMM :	7	in block X
Y	COML		block X is 12 words long, and a new block started, named Y.
	END		block Y has no COMM directives in it, so has length O. This is most likely an inadvertent error, but must be detected by noticing that Y fails to appear in the
			common summary.

A common name may appear in an address field, and will address the first word of the common block. However, it may be used in this way only after at least one COMM directive has appeared in it.

COMM is used in a manner similar to FORTRAN COMMON. If a FORTRAN program and assembly language program are merged via link edit, any references in the FORTRAN program to labeled COMMON and references in the assembly language program to COMM defined storage are references to the same area of memory. In many applications this simplifies communications between the two programs. The following COMM directive would be used by a program requiring use of 12 words of common storage referenced as WORD.

Label Operation Operand

WORD COMM 12

### 4.3.7 GENERATE WORD ADDRESS OR DATA (DATA)

The DATA directive is used for data generation. The assembly language coding format for the DATA directive is as follows:

Label Operation Operand Comment

[label] b DATA b exp¹,exp²,..exp¹ b [comment]

where  $"exp_1, exp_2, ... exp_n"$  are expressions or strings that are evaluated and assigned to successive memory locations.

The DATA statement is used to define alphanumeric strings using the following format:

Label Operation Operand
CAT DATA 'STRING'

STRING is a string of characters enclosed in single quotes. The string will be produced in ASCII code, two characters per word, packed left to right. If there is an odd number of characters in the string, the last word contains a delete code in the last character position. If a label is used, it is assigned to the first memory location involved. Figure 4-5 contains examples of several types of operands that may be used in a DATA statement.

#### 4.3.8 DEFINE ENTRY POINT SYMBOL (DEF)

The program-linking assembler directives DEF and REF allow the programmer to symbolically link independently assembled programs that are to be loaded and executed together. Symbolic linkages between programs are created by means of symbols defined in one program and used as operands in another program. Such symbols are termed linkage symbols. A linkage symbol is called a defined entry point symbol in the program in which it is defined; it is a referenced external symbol in the program in which it is used as an operand. Every linkage symbol must be properly identified as such in the source program. A linkage symbol used as an external symbol is identified in each using program by the REF directive. A linkage symbol used as an

entry point must be identified in the defining program by the DEF directive. The assembly language coding format for the DEF directive is as follows:

Label Operation Operand Comment

[label] b DEF b sym<sup>1</sup>,sym<sup>2</sup>,..sym<sup>n</sup> b [comment]

where " $\mathrm{sym_1}$ ,  $\mathrm{sym_2}$ , ... $\mathrm{sym_n}$ " are symbols defined elsewhere in the program that may be used as entry points by other programs. A referenced symbol that is not defined in the program is flagged in the listing as an error.

In the following sequence, SQRT is identified as an entry-point symbol.

Label	Operation	Operand	Comment
SUBRO	BSS DEF	10 SQRT	
	•		
SQRT	STA	SAVE	

### 4.3.9 END OF SOURCE (END)

The END directive terminates the assembly of a program. It also supplies a point in the program to which control is transferred after the program is loaded. The END directive must always be the last statement in the source program. The assembly language coding format for the END directive is as follows:

Labe1		Operation	Operand	Comment
[label]	ø	END \$	[exp] 👂	[comment]

where "exp" specifies the point to which control is transferred when loading is complete. If the operand field is invalid, the statement is flagged as a possible error. If the operand field is blank, no program entry address is defined.

The point to which control usually is transferred is the first instruction in the program, as shown in the following sequence:

Location Counter	Label	Operation	Operand
2000 2032	AREA BEGIN	ORG BSS LDA	>2000 50 =3
•		•	
		•	
		END	BEGIN

Here control will be transferred to BEGIN at location  $2032_{16}$ . If the operand field were blank, control would be transferred to location  $000_{16}$ , a point outside of this program. When several object programs are joined by link editing, one is specified as the main program. Its transfer point is taken as the transfer point for the link edited program.

#### 4.3.10 EQUATE (EQU)

The EQU directive is used to define a symbol in the label field by assigning to it the value of an expression in the operand field. The assembly language coding format for the EQU directive is as follows:

Label		Operation		Operand		Comment	
s vm	Ы	EQU	Ь	exp	Þ	[comment]	

where "sym" in the label field is given the same value as "exp" in the operand field. The expression in the operand field can be relocatable or absolute, and the symbol is similarly defined. Any symbols in the expression must be previously defined.

If the expression in the operand field or the symbol in the label field, or both, are invalid, or are not present, the EQU statement is flagged as an error in the listing and is not used. The EQU directive is the usual way of equating symbols to register numbers, input/output unit numbers, immediate data, actual addresses, and other arbitrary values. The examples below illustrate how this might be done:

Label	Operation	Operand	Comment
REGX	EQU	2	REGISTER X
IO125	EQU	125	INPUT/OUTPUT DATA
TEST	EQU	>3F	IMMEDIATE DATA
TIMER	EQU	80	ACTUAL ADDRESS

To reduce programming time, the programmer can equate symbols to frequently used compound expressions and then use the symbols as operands in place of the expressions. Thus in the statement:

Label

Operation

Operand

FIELD

EOU

ALPHA-BETA+GAMMA

FIELD is defined as ALPHA-BETA+GAMMA and may be used in place of it. Note, however, that ALPHA, BETA, and GAMMA must all be previously defined and only one may be a relocatable value. FIELD can be used anywhere in the program.

### 4.3.11 FLAG BIT ADDRESS (FLAG)

The FLAG directive is used by the assembler to specify a relative starting address for memory bit-referencing instructions (SMBO, SMBZ, TMBO, and TMBZ). The FLAG directive may be used at any time, but until it is used, the starting memory address for the memory bit-referencing instructions is  $0000_{16}$ . The assembly language coding format for the FLAG directive is as follows:

Labe1		Operation	Operand	Comment
[label]	В	FLAG 💆	exp b	[comment]

where "exp" is an expression that evaluates as the 16-bit memory word address used in conjunction with memory bit-referencing instructions.

The following example zeros bit 5 of location ABC with the use of the FLAG directive.

FLAG ABC

SMBZ 5

### 4.3.12 FORMAT A NEW INSTRUCTION (FRM)

The FRM directive is used to create an instruction. The label field of the FRM directive is referenced as an op-code and the operand field of the FRM directive breaks the created instruction down into fields. the assembly language coding format for the FRM directive is as follows:

Label	abel Operation		Operand	Comment
lahel	Ы	FRM 16	exprexpresspress b	[comment]

where "label" is the expression representing the op-code (must be one to four characters) and "exp<sub>1</sub>, exp<sub>2</sub>, ...exp<sub>n</sub>" are expressions for positive values whose sum is 16.

When the label is used as an op-code, n fields of the associated operand field are evaluated, truncated to the length specified by the corresponding exp in the FRM directive, and placed in the output word. The following example illustrates use of the FRM directive.

			Label	Operation	Operand
•		0010	ABC	FRM	5,5,6
				•	
				•	
1000	F846	0020		ABC	>1F,1,6

In the first line of this example, ABC is defined to have three fields of 5, 5, and 6 bits, respectively. When ABC is subsequently used as an operation code, the assembler puts  $1F_{16}$  in the first 5 bits, 1 in the next 5 bits, and 6 in the last 6 bits of the instruction. Thus, the second line in his example shows the assembled instruction 1111 1000 0100 0110<sub>2</sub>, or  $F846_{16}$ .

#### 4.3.13 PAGE HEADING (HED)

The remaining characters in the line containing the HED directive are printed as page headings on he output listing. The first HED is used as the heading of all pages up to and including the page containing the second HED. Subsequent HED directives appear as page headings on the first page following the one on which the HED appears, and subsequent pages, until another HED is encountered. The assembly language coding format for the HED directive is as follows:

Label		Opera	tion	Comment
[label]	Ы	HED	R	comment

The program in Figure 4-3 makes use of the HED directive.

#### 4.3.14 OBJECT IDENTIFIER (IDT)

The IDT directive reproduces the symbol appearing in the operand field as the program name in the object program. Names less than six characters have trailing blanks. If the name has more than six characters, the output will be truncated, and the name will consist of the first six characters. If the IDT directive is not present, the name will consist of six asterisks. The assembly language coding format for the IDT directive is as follows:

Label		Operat	Operation		i	Comment
[label]	Ы	IDT	Ь	sym	Þ	[comment]

where "sym" is the symbol for the program name.

#### 4.3.15 CONDITIONAL ASSEMBLY (IF)

The IF directive alters the assembly process in accordance with the results of a conditional test. The operand field of the IF directive consists of two expressions and an optional symbol. The two expressions are evaluated and compared. If they are not equal, the assembly process continues with the next line. If the values are equal, the assembly process is suspended under the influence of the optional symbol. If the symbol is not present, assembly is suspended until the input line with the same symbol in its label field is found.

All lines suspended from the assembly process are treated as comments; i.e., they are printed but no code is generated. Two or more IF statements may have overlapping ranges. This directive allows assembly-time modification of a program.

#### NOTE

Mathematical expressions cannot be used in the third (optional symbol) field of the operand.

The assembly language coding format for the IF directive is as follows:

Label		Operat	ion	Operand	-	٠.	Comment
[label]	Ь	IF	Þ	exp <sub>1</sub> ,exp <sub>2</sub> ,[sym]	Þ		[comment]

where " $\exp_1$ ,  $\exp_2$ " are the two expressions to be evaluated and compared and "sym" is the optional symbol.

The following example illustrates usage of the IF directive.

Label	Operation	Operand	Comment
TTYVAL	EQU	2	TEST ASSUMES ONE DATA TERMINAL AT STANDARD ADDRESS
ASR	EQU	2	TTY1-ASSUMED ASR AT STANDARD ADDRESS
TIP	EQU ·	3	TTY2-ASSUMED TIP AT STANDARD ADDRESS
	•		
TYPE1	CRA IF WDS IF	3 TTYVAL,ASR TIP TTYVAL,TIP	ROTATE 50 CHARS PRINT OK IF TTYVAL=2, REF DATA TERM 2 IF TTYVAL=1, REF DATA TERM 1
	WDS DATA BRU	ASR BIT8ON \$-2	

#### 4.3.16 START LISTING (LIS)

The LIS directive initiates printing of the assembly listing. Printing continues until the UNL directive is encountered. If a complete assembly listing is desired, no LIS directive is required. The assembly language coding format for the LIS directive is as follows:

#### 4.3.17 OPERATION DEFINE (OPD)

The OPD directive is used to define an operation code. The label field of the OPD directive is referenced as the defined op-code mnemonic and the operand field of the OPD directive establishes the op-code bit settings and format type of the defined op-code. The first item in the operand field is evaluated as a 16-bit number and stored as the op-code. The second item in the operand field indicates the format type for the defined instruction. When the label in the name field of the OPD directive appears as an op-code mnemonic, the accompanying operand field is OR'ed in with the defined op-code bit settings in accordance with the defined format type to assemble the instruction in the object program. Any op-code defined with the OPD directive takes precedence over the standard symbolic op-code. The assembly language coding format for the OPD directive is as follows:

Label		Operatio	n	Operand	Comment
label	ø	OPD	Þ	bits,n ♭	[comment]

where "bits" is the hexadecimal representation of the defined op-code, "label" is the expression for the defined op-code mnemonic (must be one to four characters), and "n" defines the format type as follows:

SPACE - Register-Memory \

- O Register-Memory >Identical Formats
- 1 Register-Memory /
- 2 Register-Register
- 3 Register Shift and IDLE
- 4 Register Skip
- 5 Status Indicator Skip
- 6 Data Bus Input/Output
- 7 Sense Switch Skip and Register Bit
- 8 Direct Memory Access Channel and Auxiliary Processor

The final merging of the operation code and the operand fields is performed using a logical OR. Thus the operation code may be used to force setting of any bit to one. For example:

			Label	Operation	Operand	Comments
OAOC	9AFF	10009 1010	XYZ JOE	OPD XYZ	>9800,1 JOE,2	FORMAT TYPE 1 COMMENT

In the first line, XYZ is defined to be the mnemonic of an operation code. The first part of the operand specifies the machine operation code (9800  $_{16}$  or 1001 1000 0000 0000  $_{2}$ ) and the second part of the operand specifies format type 1, or a register-memory format.

In this example, the 5-bit operation code (1001  $l_2$ ) for a hardware multiplication instruction (>9800=MPY) is specified. Line two shows the assembled result when the defined operation is subsequently used. Format type 1 causes the assembler to look for an optional label, a required operation code, a required first operand field, and an optional second operand field. The operation code (9800) is OR'ed with the IXB tag (2) to produce 1001  $1010_2$  or  $9A_{16}$ . The B bit is not set; therefore, the operand is program counter relative. Since the program counter is pointing to the instruction in location  $0A0D_{16}$ , the program counter relative address of JOE  $(0A0D_{16} - 0001_{16} = 0A0C_{16})$  is minus one, or FF<sub>16</sub>. The OR'ed result produces the machine instruction  $9AFF_{16}$ .

Similarly, a new multiply instruction may be defined that is always base register relative by setting the B bit in the first field of the OPD operand as follows:

Label	Operation	Operand
мрв	OPD	>9900,1

#### 4.3.18 ORIGIN (ORG)

The ORG directive sets the value of the location counter to the value of the expression in the operand field. Any symbol in the expression must be previously defined. If the operand field is invalid, the ORG directive is not used. The ORG directive is commonly used to force loading of a program in specified memory locations. The assembly language coding format for the ORG directive is as follows:

Label		Operat	tion	Operand	t ·	Comment
[label]	Ŕ	ORG	þ	exp	Þ	[comment]

where "exp" is typically a decimal number specifying the location counter setting. If "exp" involves a symbol, it must be previously defined.

The following example shows how the ORG directive can be used for other purposes.

Operation

Operand

ORG

\$+500

This ORG directive increases the location counter by 500. Therefore, in this case the directive provides an alternate way to reserve storage areas.

#### NOTE

If the operand field of any ORG contains an absolute value instead of a relocatable expression, an absolute object is output; otherwise, a relocatable object is output.

#### 4.3.19 PAGE EJECT (PEJ)

The PEJ directive ejects the remainder of the current assembly listing page. The assembler begins a new page with the heading from the current HED directive and the PEJ itself is printed as the first line on the new page. The assembly language coding format for the PEJ directive is as follows:

Labe1

Operation

Comment

[labell

и

PEJ 💆

[comment]

#### 4.3.20 REFERENCED EXTERNAL SYMBOLS (REF)

The REF directive identifies a linkage symbol as an external symbol that is referenced in the program using the REF directive. Each such external symbol must be identified in a REF directive. The assembly language coding format for the REF directive is as follows:

Label

Operation

Operand

Comment

[label] b

REF

b sym<sub>1</sub>, sym<sub>2</sub>, ,, sym<sub>n</sub> b

[comment]

where  $"sym_1, sym_2, ...sym_n"$  are symbols that must be defined in another program and identified in that program as an entry-point symbol with the DEF directive.

As an example, if MTPLY is an entry point symbol in another program, the using program identifies it as an external symbol as follows:

Operation

Operand

REF

MTPLY

The only way an external symbol may be referenced is as a full 16-bit address. The SAP assembler allows an external symbol to be used in an arithmetic calculation. For example, use of MTPLY+2 is allowed. To link to a program named SINE, the following coding might be used:

Label	Operation	Operand
PROGA	BSS REF	2 SINE
	•	
ADSIN	@BRL	SINE

#### 4.3.21 STOP LISTING (UNL)

The UNL directive terminates the assembly listing process until an LIS directive is encountered. However, error messages are still printed. The assembly language coding format for the UNL directive is as follows:

Label		Operation		Comment
[label]	Þ	UNL	Ř	[comment]

#### APPENDIX A

## INSTRUCTION EXECUTION TIMES (IN MICROSECONDS)

This appendix groups the instructions by format type to facilitate presentation of the execution times.

#### REGISTER-MEMORY INSTRUCTIONS

MNEMONIC	<u>NAME</u>	4 MHz MEM REF*	OPERATION IMMED ADDR	6 MHz C MEM REF**	PERATION IMMED ADDR
ADD AND BIX BRL BRU CPA CPL DAD DIV DLD DMT DSB DST IMO IOR LDA LDE	Add to Register A Logical AND with Register A Branch on Incremented Index Branch and Link Branch Unconditional Compare Algebraic Compare Logical Double Length Add Divide Double Load Registers A and E Decrement Memory and Test Double Length Subtract Double Store Registers A and E Increment Memory by One Logical OR with Register A Load Register A Load Register E	1.75 1.75 1.25 1.50 1.25 1.75 1.75 2.75 2.75 2.75 2.75	0.75 0.75 1.25 1.50 1.00 0.75 0.75 1.00 2.75 1.00 2.75 2.75 0.75 0.75	0.83 0.83 0.67 0.83 0.67 0.83 0.83 1.33 1.33 1.33 1.33 0.83 0.83	0.33 0.67 0.83 0.50 0.33 0.50 4.17 0.50 1.33 0.50 1.33 0.33 0.33
LDM	Load Register M Load Register X Multiply	1.75	0.75	0.83	0.33
LDX		1.75	0.75	0.83	0.33
MPY		6.25	5.25	3.83	3.33
STA	Store Register A Store Register E Store Register X Subtract from Register A	2.00	2.00	1.00	1.00
STE		2.00	2.00	1.00	1.00
STX		2.00	2.00	1.00	1.00
SUB		1.75	0.75	0.83	0.33

<sup>\*</sup>Add the following to execution times, when applicable: 0.25 microseconds for indexing, 0.75 microseconds for indirect addressing, and 0.25 microseconds for DAD, DLD, DST, and DSB extended format.

<sup>\*\*</sup>Add the following to execution times, when applicable: 0.17 microseconds for indexing, 0.33 microseconds for Indirect addressing, and 0.17 microseconds for DAD, DLD, DST and DSB extended format.

#### REGISTER SHIFT INSTRUCTIONS

MNEMONIC	NAME	4 MHz OPERATION EXECUTION TIME	6 MHz OPERATION EXECUTION TIME
MNEMONIC  ALA ALD ARA ARD CLD CRA CRB CRD CRE CRL CRM CRS CRX LLA LLD LRA LRD LTO LTZ	Arithmetic Left Shift A Arithmetic Left Shift Double Arithmetic Right Shift A Arithmetic Right Shift Double Circular Left Shift Double Circular Right Shift A Circular Right Shift B Circular Right Shift B Circular Right Shift E Circular Right Shift E Circular Right Shift E Circular Right Shift L Circular Right Shift M Circular Right Shift S Circular Right Shift S	0.75+SC*/4 1.00+SC/4 0.75+SC/4 1.00+SC/4 0.75+SC/4 0.75+SC/4 0.75+SC/4 0.75+SC/4 0.75+SC/4 0.75+SC/4 0.75+SC/4 0.75+SC/4 0.75+SC/4	0.33+SC*/6 0.50+SC/6 0.33+SC/6 0.33+SC/6 0.33+SC/6 0.33+SC/6 0.33+SC/6 0.33+SC/6 0.33+SC/6 0.33+SC/6 0.33+SC/6 0.33+SC/6 0.33+SC/6 0.33+SC/6 0.33+SC/6 0.33+SC/6 0.33+SC/6 0.33+SC/6 0.50+SC/6 0.50+SC/6
RTO RTZ	Right Test for Ones Right Test for Zeros	1.00+SC/4 1.00+SC/4	0.50+SC/6 0.50+SC/6

<sup>\*</sup>SC=Shift Count

## REGISTER TO REGISTER INSTRUCTIONS

MNEMONIC	NAME	4 MHz OPERATION EXECUTION TIME	6 MHz OPERATION EXECUTION TIME
RAD RAN RCA RCL RCO RDE REO REX RIN RIV RMO ROR RSU	Register ADD Register AND Register Compare Algebraic Register Compare Logical Register Complement Register Decrement Register Exclusive OR Register Exchange Register Increment Register Invert Register Move Register OR Register Subtract	1.25 1.25 1.25 1.25 1.25 1.00 1.25 1.50 1.00 1.00 1.00 1.25 1.25	0.67 0.67 0.67 0.67 0.50 0.67 0.83 0.50 0.50 0.50 0.67

#### REGISTER SKIP INSTRUCTIONS

MNEMONIC	NAME	4 MHz OPERATION EXECUTION TIME	6 MHz OPERATION EXECUTION TIME
SEV SMI	Skip on Even Skip on Minus	1.00 1.00	0.50 0.50
SNO	Skip on Not All Ones Skip on Not All Zeros	1.00	0.50
SNZ SOD	Skip on Odd	1.00	0.50
SOO SPL	Skip on All Ones Skip on Plus	1.00 1.00	0.50 0.50
SZE	Skip on Zero	1.00	0.50

#### INDICATOR SKIP INSTRUCTIONS

MNEMONIC	NAME	4 MHz OPERATION EXECUTION TIME	6 MHz OPERATION EXECUTION TIME
SGE Skip of SGT Skip of SLE Skip of SLE Skip of SLE Skip of SNC Skip of SNC Skip of SNV Skip of SNC SNC Skip of SNC SNC Skip of SNC SNC SNC SNC Skip of SNC SNC Skip of SNC SNC Skip of SNC SNC Skip of SNC	on Equal on Greater Than or Equal on Greater Than on Less Than or Equal on Less Than on No Carry on Not Equal on No Overflow on Carry on Overflow	1.00 1.00 1.00 1.00 1.00 1.00 1.00 1.00	0.50 0.50 0.50 0.50 0.50 0.50 0.50 0.50

#### SENSE SKIP INSTRUCTIONS

MNEMONIC	<u>NÂME</u>	4 MHz OPERATION EXECUTION TIME	6 MHz OPERATION EXECUTION TIME
SSE Skip	on Sense Switch Equal	1.00	0.50
SSN Skip	on Sense Switch Not Equal	1.00	

#### MULTI-REGISTER INSTRUCTIONS

MNEMONIC	NAME	4 MHz OPERATION EXECUTION TIME	6 MHz OPERATION EXECUTION TIME
LRF LSB LSR	Load Register File Load Status Block and Branch Load Status Block, Reset Interrupt, and Branch	7.00 3.25 3.25	3.17 1.50 1.50
SRF SSB	Store Register File Store Status Block and Branch	7.00 3.25	3.17 1.50

#### BYTE MANIPULATION INSTRUCTIONS

MNEMONIC	<u>NAME</u>	4 MHz OPERATION EXECUTION TIME	6 MHz OPERATION EXECUTION TIME
CLC	Compare Logical Character	5.50+2.50/Byte	3.50+1.33/Byte
MVC	String Move Character String	5.25+2.50/Byte	3.33+1.33/Byte

#### MEMORY BIT MANIPULATION INSTRUCTIONS

MNEMONIC	NAME	4 MHz OPERATION EXECUTION TIME	6 MHz OPERATION EXECUTION TIME		
SMBO	Set Memory Bit to One	3.25	1.50		
SMBZ	Set Memory Bit to Zero	3.25	1.50		
TMBO	Test Memory Bit for One	2.75	1.33		
TMBZ	Test Memory Bit for Zero	2.75	1.33		

#### REGISTER BIT MANIPULATION INSTRUCTIONS

MNEMONIC	<u>NAME</u>	4 MHz OPERATION EXECUTION TIME	6 MHz OPERATION EXECUTION TIME
SABO	Set Register A Bit to One	1.00	0.50
SABZ	Set Register A Bit to Zero	1.00	0.50
TABO	Test Register A Bit for One	1.25	0.67
TABZ	Test Register A Bit for Zero	1.25	0.67

#### MISCELLANEOUS

MNEMONIC	NAME	· 4 MHz OPERATION EXECUTION TIME	6 MHz OPERATION EXECUTION TIME
ATI	Automatic Transfer Initiate	2.50	1.17
IDL	Idle	1.00	0.50
NRM	Normalize	1.25 → 8.75	0.67 → 5.67
RDS	Read Direct Single	3.75 → 5.25	1.83 → 2.83
WDS	Write Direct Single	3.50 → 5.00	1.67 → 2.67

eldusü tirini il üteltisi eris Xodal sass

galant, septi

#### APPENDIX B

#### **INSTRUCTION INDEX**

#### ALPHABETICAL INSTRUCTION INDEX

MNEMONIC	HEXADECIMAL <u>CODE</u>	NAME	PARAGRAPH
ADD ALA ALD AND API ARA ARD *ATI BIX BRU CLC CPA CPA CRB CRD CRE CRL	2000 C880 C8A0 3800 DD00 C800 C820 D900 4000 7000 7800 DF80 CB80 6800 6000 CA00 CB60 CBC0 CA20 CB40	Add to Register A Arithmetic Left Shift A Arithmetic Left Shift Double Logical AND with Register A (Not Supported) Arithmetic Right Shift A Arithmetic Right Shift Double Automatic Transfer Initiate Branch on Increment Index Branch and Link Branch Unconditional Compare Logical Character String Circular Left Shift Double Compare Algebraic Compare Algebraic Compare Logical Circular Right Shift A Circular Right Shift B Circular Right Shift E Circular Right Shift E	3.5.1 3.8.2 3.9.1 3.12.1 3.8.3 3.8.4 3.12.2 3.4.1 3.4.2 3.4.3 3.6.1 3.8.5 3.6.3 3.8.6 3.8.7 3.8.8 3.8.9 3.8.9
CRM	CA60	Circular Right Shift M	3.8.11

<sup>\*</sup>Privileged instructions

#### 901181-385 INSTRUCTION INDEX

### ALPHABETICAL INSTRUCTION INDEX (CONTINUED)

HEXADECI MNEMONIC CODE	MAL <u>NAME</u>	PARAGRAPH
CRS	Circular Right Shift X Double Length Add Divide Double Load Registers A and Decrement Memory and Test Double Length Subtract Double Store Registers A and Idle Increment Memory by One Logical OR with Register A Load Register A Load Register E Load Register X Logical Left Shift A Logical Left Shift A Logical Right Shift Double Logical Right Shift Double Load Register File Load Status Block and Branch Load Status Block, Reset Interrupt, and Branch	3.7.1 3.5.4 E 3.3.1 3.4.4 3.5.5 3.9.2 3.2.2 3.2.2 3.2.3 3.2.4 3.2.5 3.8.14 3.8.15 3.8.16 3.8.17
LTO C980 LTZ C9C0 MPY 9800 MVC DF00 NRM CA9F **RAD C680 **RCA C400 **REC C700 **RDS D800 **REO C280 **REX C780 **REX C780 **REX C780 **RIN C300 **RIV C200 **RIV C200 **RMO C500 **ROR C480 **RSU C900 RTO C900 RTZ C940	Left Test for Ones Left Test for Zeros Multiply Move Character String Normalize Register Add Register Compare Algebraic Register Compare Logical Register Complement Register Decrement Register Exclusive OR Register Exclusive OR Register Increment Register Increment Register Subtract Right Test for Ones Right Test for Zeros	3.8.18 3.8.19 3.5.6 3.11.1 3.8.20 3.5.7 3.9.3 3.6.4 3.6.5 3.5.8 3.5.9 3.12.3 3.9.4 3.11.2 3.5.10 3.5.11 3.11.3 3.9.5 3.5.12 3.8.21 3.8.22

<sup>\*</sup>Privileged instructions
\*\*Privileged instructions when status register is the destination register.

## 901181-385 INSTRUCTION INDEX

## (ALPHABETICAL INSTRUCTION INDEX (CONTINUED)

HEXADECIMAL CODE	<u>NAME</u>	<u>PARAGRAPH</u>
SABO         DB50           SABZ         DB40           SEQ         CD20           SEV         CCCO           SGE         CD80           SGT         CD40           SLE         CDCO           SLT         CD00           SMBO         DB70           SMBZ         DB60           SMI         CC60           SNC         CFE0           SNE         CDA0           SNO         CCA0           SNV         CDE0           SNZ         CC80           SOC         CF60           SOD         CC40           SOD         CC40           SOV         CD60           SPL         CCE0           SRF         D8E0           SSB         D8C0           SSE         CC10           SSN         CC90           STA         8000           STX         9000           SUB         2800           SZE         CC00           TABO         DB10           TABZ         DB00           TMBO         DB30           TMBD         DB30	Set Register A Bit to One Set Register A Bit for Zeros Skip on Equal Skip on Even Skip on Greater Than or Equal Skip on Register Than Skip on Less Than or Equal Skip on Less Than Set Memory Bit to One Set Memory Bit to Zero Skip on Minus Skip on No Carry Skip on Not Equal Skip on Not All Ones Skip on Not All Zeros Skip on Carry Skip on Odd Skip on All Ones Skip on Overflow Skip on Plus Store Register File Store Status Block and Branch Skip on Sense Switch Equal Skip on Sense Switch Equal Skip on Sense Switch Not Equal Store Register A Skip on Zero Test Register A Bit for One Test Register A Bit for Zero Test Memory Bit for One Test Memory Bit for Zero Write Direct Single	3.7.5 3.7.6 3.7.7 3.10.3 3.10.4 3.7.8 3.7.9 3.7.10 3.7.11 3.7.12 3.7.13 3.7.14 3.7.15 3.7.16 3.7.17 3.7.18 3.7.19 3.7.19 3.7.20 3.3.3.3 3.4.7 3.7.20 3.3.3.3 3.7.20 3.3.3.4 0.00 3.3.5 3.7.20 3.3.3.4 0.00 3.3.5 3.7.20 3.7.21 0.00 3.10.6
	- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	######################################
e Maria Salaman Merikan Salaman Merikan	នេះ ១៩៦០១៩ <mark>៤ ១៩ខ្លែង</mark> ១០០១៩១៩៩១៩ភាពប្រាស់	1 927 1 9 5 1420 - 174 .

**រយៈលើ**ទីនិង **បានពេល ១៧លើវាយៈបា**ល១០ ខែមាន មុខ ខែមានកាតិ។ ការបស់ទីនិង បា**នពេល ១៧លើវាយៈបា**ល ១០ ខ្មែរដែល។

#### 386-18179 1901-181-385 INSTRUCTION INDEX

## HEXADECIMAL INSTRUCTION INDEX

HEXADECIMALS.A.		
CODE MNEMO	NIC NAME	PARAGRAPH
9 (* )		2 2 2
0000 = 8 & LDA	aldura Load Register A	3.2.2
0800: . & £LDE	Load Register E	3.2.3
1000 8 . LDX	sto Load Register X	3.2.5 3.2.4
1800 . LDM	Load Register M	3.5.1
2000 ADD	Signa Add to Register A Subtract from Register A	3.5.13
2800: 5 5 5UB 3000: 8 5 IOR	Logical OR with Register A	3.9.2
3800 1 8 E AND	Logical AND with Register A	3.9.1
4000: 8 BIX	Branch on Incremented Index	3.4.1
4800 8 DMT	Decrement Memory and Test	3.7.1
5000 8 E IMO	Increment Memory by One	3.5.5
5800 DIV	Divide	3.5.3
6000 CPL	Compare Logical	3.6.3
6800 CPA	Compare Algebraic	3.6.2
7000 1.2.2 BRL	Branch and Link	3.4.2
7800:5.8.8 BRU	Branch Unconditional	3.4.3
8000 STA	Store Register A	3.3.3 3.3.4
8800 STE	Store Register E	3.3.5
9000 1 3 STX 9800 1 S MPY	Store Register X Multiply	3.5.6
9800 MPY A000 DST	Double Store Registers A and E	
A800 DSB	Double Length Subtract	3.5.4
BOOO DLD	Double Load Registers A and E	3.2.1
B800 DAD	Double Length Add	3.5.2
**C000 RSU	Register Subtract	3.5.12
**C080 3 7 3 RAD	Register Add	3.5.7
**C100: 1. T : RC0	Register Complement	3.5.8
**C200 5 6 E RIV	Supp - Register Invert	3.5.11
**C280 REO	Register Exclusive OR	3.9.4
**C300 E = E RIN	Register Increment Register Compare Algebraic	3.6.4
**C40081.47.6 RCA **C480 \$1.77.6 ROR	Register Compare Argebraic	3.9.5
**C500 \$ \ \ RMO	Register Move	3.11.3
**C600 3. T & RCL	Register Compare Logical	3.6.5
**C680 1. T. E RAN	Register AND	3.9.3
**C700 = RDE	Register Decrement	3.5.9 page
**C78Q: 1 E REX	Register Exchange	3.5.9 5800 3.5.9 5800 3.11.2 800
	Less Than or Equal	cocc :
51.72	No media	036.
		300
		1 SACTOR

<sup>\*\*</sup>Privileged instructions when status register is the destination register.

## 901181-385 INSTRUCTIONINDEX

## HEXADECIMAL INSTRUCTION INDEX (CONTINUED)

CODE   MNEMONIC   NAME   PARAGRAPH   PAR			
C800	HEXADECIMAL CODE MNEMONIC	NAME SHAME	PARAGRAPH 14 13
C8A0	C820 ARD C840 LRA C860 LRD	Arithmetic Right Shift A Arithmetic Right Shift Double Logical Right Shift A Logical Right Shift Double	3.8.3 7443.8.4 0000 9443.8.160080 7443.8.170001
C940	C8AO LLA C8EO LLD	Arithmetic Left Shift Double Logical Left Shift A Logical Left Shift Double	0043.8.2 000 6 03.8.140.33 9013.8.15000
CA40 CRX Circular Right Shift X CA60 CRM Circular Right Shift M CA9F NRM Normalize CB20 CRS Circular Right Shift S CB40 CRL Circular Right Shift S CB40 CRB Circular Right Shift L CB60 CRB Circular Right Shift L CB60 CRD Circular Right Shift B CB60 CRD Circular Left Shift Double CB60 CRD Circular Right Shift Double CB60 CRD CRD CRD CIrcular Right Shift Double CB60 CRD CRD CRD CIrcular Right Shift Double CB60 CRD CRD CRD CRD CRD CIrcular Right Shift Double CB60 CRD	C940 RTZ C980 LTO C9C0 LTZ	Right Test for Zeros Left Test for Ones Left Test for Zeros Circular Right Shift A	\$283.8.220004 *MG3.8.18028 GM3.8.190608 Vad3.8.6 Xas
CB40 CRL Circular Right Shift L. CB60 CRB Circular Right Shift B 3.8.7  CB80 CLD Circular Left Shift Double 3.8.5  CBC0 CRD Circular Right Shift Double 3.8.5  CBC0 CRD Circular Right Shift Double 3.8.8  CC00 SZE Skip to Zero 3.7.21  CC10 SSE Skip on Sense Switch Equal 3.7.19  CC20 SOO Skip on All Ones 3.7.16  CC40 SOD Skip on Minus 3.7.19  CC60 SMI Skip on Minus 3.7.15  CC80 SNZ Skip on Not All Zeros 2  CC90 SSN Skip on Sense Switch Wot Equal 3.7.12  CC90 SSN Skip on Sense Switch Wot Equal 3.7.10  CCAO SNO Skip on Not All Ones 3.7.13000**  CCO SEV Skip on Plus 3.7.108.3**  CCCO SEV Skip on Plus 3.7.108.3**  CCCO SEV Skip on Equal 3.7.108.3**  CD00 SLT Skip on Less Than 2.998 5.7.18090**  CD00 SLT Skip on Greater Than 3.7.108.3**  CD20 SEQ Skip on Greater Than 3.7.108.3**  CD20 SCC Skip on Overflow 3.7.108.3**  CD20 SCC Skip on Carry 3.7.14	CA40 CRX CA60 CRM CA9F NRM	Circular Right Shift X Circular Right Shift M Normalize	*\$03.8.13*:55 ::::::::::::::::::::::::::::::::::
CC00   SZE	CB40 CRL CB60 CRB CB80 CLD	Circular Right Shift L Circular Right Shift B Circular Left Shift Double	2773.8.1002 7773.8.7 (27) 773.8.5 (28)
CC60 SMI Skip on Minus CC80 SNZ Skip on Not All Zeros CC90 SSN Skip on Sense Switch Not Equal CC80 SNO Skip on Not All Ones CC0 SEV Skip on Even Selection CC60 SEV Skip on Equal Selection CC60 SEV Skip on Equal Selection CC60 SEV Skip on Equal Selection CC60 SEV Skip on Greater Thank CC60 SEV Skip on Greater Thank CC60 SEV Skip on Overflow Selection CC60 SEC Skip on Greater Thank CC60 SEC Skip on C60 Selection CC60 Selection CC60 Skip on C60 Selection CC60 Selection CC60 Selection CC60 Skip on Not Equation Selection Selection CC60 Selection CC60 Skip on No Overflow Selection CC60 Selection CC60 Skip on No Overflow Selection CC60 Selection CC60 Skip on C60 Skip on C6	CC00 SZE CC10 SSE CC20 SOO	Skip to Zero Skip on Sense Switch Equal Skip on All Ones	3.7.21 - E
CCEO SPL Skip on Plus 100 200 3.7.180 400 3.7.180 400 5 CD20 SEQ Skip on Equat 100 200 3.7.2 00 200 4 CD40 DGT Skip on Greater Than 200 3.7.5 00 200 4 CD40 SOV Skip on Overflow 100 3.7.5 00 200 4 CD80 SGE Skip on Greater Than 200 3.7.170 8 200 4 CD80 SGE Skip on Greater Than 200 3.7.170 8 200 4 CD80 SNE Skip on Not Equat 100 3.7.170 8 200 4 CD80 SNE Skip on Less Than or Equal 3.7.6 3.7.12 4 CCEO IDL Idle 3.4.4 3.7.14	CC60 SMI CC80 SNZ CC90 SSN CCAO SNO	Skip on Minus Skip on Not All Zeros Skip on Sense Switch Not Equa Skip on Not All Ones	00% 3.7.13%0/0** 1 VIR 3.7.20/050** 03% 3.7.10%50**
CD60 SOV Skip on Overflow 3.7.17860** CD80 SGE Skip on Greater Than or Equal CDA0 SNE Skip on Not Equal 3.7.400** CDC0 SLE Skip on Less Than or Equal 3.7.6 CDE0 SNV Skip on No Overflow 3.7.12 *CE00 IDL Idle 3.4.4 CF60 SOC Skip on Carry 3.7.14	CCEO SPL CDOO SLT CD2O SEQ	Skip on Plus 1000 2000 Skip on Less Than 2 1005 Skip on Equal 1000 2008	405 3.7.1809-0** 905 3.7.7 0550** 088 3.7.2 0080**
CDEO         SNV         Skip on No Overflow         3.7.12           *CE00         IDL         Idle         3.4.4           CF60         SOC         Skip on Carry         3.7.14	CD60 SOV CD80 SGE CDAO SNE	Skip on Overflow? (1985) Skip on Greater Than? or Equal Skip on Not Equal (1985)	MAR 3.7.170860** BOR 3.7.4 OCTUTE XBR 3.7.100610**
	CDEO SNV *CEOO IDL CF6O SOC	Skip on No Overflow Idle Skip on Carry	3.7.12 3.4.4 3.7.14

#### 388-181109 901181-385 INSTRUCTION INDEX

#### HEXADECIMAL INSTRUCTION INDEX (CONTINUED)

وافار وفرعدها عرادا والمدارا			
HEXADECIMAL CODE	MNEMONIC	NAME	PARAGRAPH
*D800	RDS	Read Direct Single	3.12.3
*D820	WDS	Write Direct Single	3.12.4
*D88Ö	LSB	Load Status Block and Branch	3.4.5
*D890	LSR	Load Status Block, Reset	3.4.6
	COURC	Collinterrupt, and Branch Age of	
D8A0	LRF	Load Register File	3.2.6
D8C0	SSB	Store Status Block and Branch	3.4.7
D8E0	SRF	Store Register File	3.3.2
*D900	ATI	Automatic Transfer Initiate	3.12.2
DB00		Test Register A Bit for Zero	3.10.6
trab DB10 ee		Test Register A Bit for One	3.10.5
10 5.0820 h		Test Memory Bit for Zero	3.10.8
DB30		Test Memory Bit for One	and the second of the second of the second
DB40	SABZ	Set Register A Bit to Zero	3.10.2
		Set Register A Bit to One	3.10.1
DB50	SABO	Set Memory Bit to Zero	3.10.4
DB60	SMBZ		3.10.3
DB70		Set Memory Bit to One	3.10.3
DD00		(Not Supported)	3.12.1
DF00	MVC	Move Character String	
DF80	CHO EL S	Compare Logical Character String	3.6.1

		4 5, 5	. J.											
			:											
X	X	A.S.	X X	l A	i A	¥								- 1
χ	X	×	X	X	Ô	Q ·		ï	•		ģ.		}**	
X	X	X	) X	X	t o	۸. و						fs.	1	
X	X	<b>光</b>	X,	1 %	*	. Ş			*		Ĉ.	Ş.	3	
X	X X	X X	X	X	X	· · · · · · · · · · · · · · · · · · ·		1		1	<i>(</i> )		*	3
X	X	×	X	X	X	r C		. *		. 1	Ç			1
The second secon	X X	X	X	X	Ó					3 1		, e		1
A XX	X	<b>X</b> .	Х	X	: X :	ý		*			į	4.		•
X	X	X	×	X	Á		Y				ſ			,
X	<u> </u>	<u> </u>		I X	X		<u> </u>	- : -	<u></u>		angerment.	T General Sa	erine agença e d	obres 1

### 901181-385 901181-388 HMSTRUCHON HREEN

BEANDEDING THE STRUCTION OF CALLUTE THE THEO

	<u>12</u> 2 0					400 100 400 400	MAN				JIM(	16372	).	
. <b></b> 					ΑP			(r <b>C</b> a G et				PUS		\$0%G* \$280*
200. 186 - 17							i girtig	: 2 6	فان			831		<b>9</b> 880*
. J.	INST	NSTRUCTION OPERATIO						N CODES						
	5 . See	1 6 6 5	IGAL	11101					л Бр.:	•	-	ight.		0,80
	i "					F sp	أورا					558		0980
						ingii. Malak		in the				77.6		6380 5060*
	· Ł					- 97	ا او جراف په ه دلا ای	90 T				T. 6. L. 7		N180
When the op-code of an instruction is other than one of the 99 standard														
op-codes, it is considered illegal. to Table C-1 lists with instruction bit-patterns that are detected as illegal and the C-1 lists with instruction														
bit-patter	ns tna	it are (	jetec	teu o	.5 11	A	. 1		300			58A2		ri <b>q.o</b> v. ₩êû
s								0 9 2				100.73		6280
€ (, ;			11 1	_E G A	T	ABL	E C	-1 -10 N	္ ႏုိ ကေလ ။	) E S		28MS		1945 2834
(			ILI	_E G A	LIN	O I N	00	HUN	W.O.	, , ,		\$250 ABI		
1		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			ISTRL							J. Fred		j. Pi
	0 1	2 3	4	5 6	7	8	9	10	11_	12	13	14	15	
	1 1	0 0	0	х х	х	χ	Χ	Χ	Χ	1	Χ	Χ	χ	
	ii	o o	0	0 X	1	1	Χ	X	Χ	Χ	X	X	X	
	1 1	0 0	0	1 0	1	1 X	X	X 1	X	X	X	X	X X	
	1 1	0 0	1 1	0 0	1	1	0	1	X	X	X	x	χ̈́	
	1 1	0 0	l i	ŏ i	ŏ	i	ĭ	Χ	Χ	Χ	Χ	X	Χ	
	1 1	0 0	1	0 1	1	0	Ö	Ō	X	X	X	X	X	
	1 1	0 0	1 1	0 1	0	1	X	1 0	X 1	X	X	X	Х	
	1 1	0 0	;	1 1	0	0	Ö	1	X	x	X	X	Χ	
	ii	0 0	1	1 1	0	0	1	X	Χ	X	X	X.	X	
	1 1	0 0	]	] ]	0	1	X 0	X	X X	X	X	X X	X	
	1 1	0 0	1 1 .	1 1	1	X	1	Ô	X	X	X	Ŷ	χ̈́	
	1 1	0 1	Ö	χ х	Χ	X	Χ	X	Χ	Х	Χ	Χ	Χ	
	1 1	0 1	1	0 1	X	1	X	X	X	X	X	X	X	
	1 1	0 1 1 X	1 X	1 X X X	0 X	X	X	X	X	X	X	X	X	

X = DON'T CARE (0 or 1)

## 901181-385 ILLEGAL INSTRUCTION OPERATION CODES

BLANK