

Specification WRAP-1/68K

Revision C November 1985

DO.68 05159

ELTEC-68K-SYSTEM

Specification WRAP-1/68K Rev. C 11/85 Page 2

(C) 1985 ELTEC Elektronik GmbH, Mainz

This document contains copyrighted information. All rights including those of translation, reprint, broadcasting, photomechanical or similar reproduction and storage or processing in computer systems, in whole or in part, are reserved. If single copies are made for professional purposes with written approval of ELTEC, an allowance will have to be paid in accordance with para. 54.2 of Urh.G. For details please contact ELTEC.

ELTEC reserves the right to modify without notice the product described herein in keeping with state-of-the-art technology at any time. Although this document has been reviewed carefully ELTEC refuses any liability due to misprints and detriments caused thereby.

This document is edited and printed by: ELTEC Elektronik GmbH, Mainz

R.M.

ELTEC-68K-SYSTEM

Specification WRAP-1/68K Rev. C 11/85 Page 3

SCOPE OF DELIVERY

The scope of delivery comprises:

Description

WRAP/68K

Operating Manual

Order No. FE .68 05158

DO .68 05159

ELTEC-68K-SYSTEM

Specification WRAP-1/68K Rev. C 11/85 Page 4

NOTE

If not otherwise specified, addresses are written in hexadecimal notation and identified by a leading dollar sign ("\$").

Names of voltage-level signals preceded by a slash ("/") indicate that this signal is active low.

Names of edge-controlled signals preceded by a slash ("/") indicate that this signal becomes active with the trailing edge.

TABLE OF CONTENTS Page 1.0 General Description 6 2.0 VME-Eurocard specification 9 3.0 Address decoding 10 4.0 DTACK generation 14 Choosing local time delay signals for 4.1 VMEbus DTACK 16 5.0 Interrupt request and acknowledgement 18 5.1 Generating interrupts using the 68901 internal request sources 19 5.2 User generated interrupts 24 6.0 VMEbus control signals 27 7.0 29 Wire wrap connection areas 8.0 Using the digital wrap area 30 9.0 Example 32

ANNEXE

Block diagram Circuit diagrams Part list Jumper location diagram IC location diagram PAL equations MK68901 data sheet 35

1

1.0 General Description

Eltec's experimental board WRAP-1/68K was created to free the design-engineer from VNEbus-interface development and implementation of interrupt-handling on hardware level.

The VMEbus is fully buffered and all signals are available on wire-wrap-pin's within specified wrap-areas. The address-decoder section creates 7 select-signals for interfacing user-defineable devices.

Each device can chain its own "end of data transfer-signal" (/DTACKx) to the WHEbus DTACK-signal or one of the timing-signals "DL1" to "DL8" can be used if there is no device dependent DTACK-signal available. The signals "DL1" ..."DL8" forms the WHEbus-signal /DTACK within a time interval from 0 ns to 830 ns. For more information see chapter 3.0.

Addressbus (standard 24 bit) and databus (32 bit) are fully buffered. Because a 32 bit databus is implemented, the WRAP-1/68K can fit onto 68020-based systems and supports true longword data transfers for future use.

Address-decoding is fully 24 bit standard-address-space including Addressmodifiers Am2, 3, 4, 5. To select local devices, 512 byte or alternativly 64k-byte address gaps are divided into 8 equal sections, 64 byte respectivly 8k-byte long. By this way, it is possible to connect devices like serial- or parallel- I/O that need small address-gaps and ROM, EPROH or others that need a large address-gap.

Card-Base-address- and address-modifier-selection is done by setting rotating-hex-switches.

For local usage clock-signals are generated in time slicesbetween 0.0625us (16 IHz) and 16us (62.6 kHz) derived from the VNEbus-SYSCLOCK-signal.

To make use of the wide interrupt-facilities of VMEbus systems a 68901-device is on board the WRAP-1/68K. The MK68901 is a multifunction pheriperal device with interruptvector facilities. 16 Interrupt sources, 8 internal ones (like timers, serial-I/O) and 8 external sources can trigger an interrupt.

The possible interrupt service modes are :

polling status-bits reports the state of interrupt sources

vectoring all 16 possible interrupt sources generate an unique interrupt vector by changing the lower 4 bits of the programmed interrupt-vector-base,

The MK 68901 includes an 8 bit parallel port with programmable data direction or individual interrupt source inputs with programmable edge selection.

A full-duplex serial-port, supporting all asynchronus-formats up to 62.5 kbps and synchronus up to 1Mbps with software-selectable sync-word, supports a serial-communication-line. The transmit- and receive-channels are independent and can be supplied with separated clock-signals. For handshaking "receiver- ready"and "transmitter-ready"-signals are provided. Baud-rate generation can be done external or internal using the on-chip timers.

4 timers with individually programmable prescaling and independent clock-inputs give the ability of generating square-wave-signals, interrupt-clock-signals, event-counting and so on. Two of the 4 timers are multimode-timers, the others are delay-timers only. The multimode-timers are capable of doing tasks like pulse width measurement, waveform generation, event counting and basic delay functions.

They might also be used to generate a programmable baud-rate for serial I/O-devices.

The WRAP-1/68K board is prepared to install up to 7 user definable devices with full interrupt vector support and without additional decoding. The MK68901 is the 8th device, static mounted on the WRAP borad.

All signals to handle interrupt request and acknowledgement and also DTACK generation for the 7 devices are prepared on the WRAP-1/68K board.

The unused space on the right-half of the board is prepared to hold digital-IC's and has a special hole-pattern with support of Vcc and GND.

The front side of the WRAP-1/68K board is prepared for insertion of one connector with D-Sub-layout (from 9 to 36 pins, similar to RS232-connectors) and one 96-pin VG-connector or a 50-pin flat-cable connector.

Specification WRAP-1/68K Rev. C 11/85 Page 9

2.0 VME-Eurocard specification

Slave data transfer options :

A24:D32

Interrupter options :

any one of I(x)

where $1 \le x \le 7$

Environmental options :

Operating temperature : 0 - 70 degrees celsius Storage temperature : -55 - 85 degrees celcius

Maximum operating humidity : 85 per cent

Power options :

without user defined expansions

1.2 A max. at +5VDC

Physical configuration options : EXP

ELTEC-68K-SYSTEM

Specification WRAP-1/68K Rev. C 11/85 Page 10

3.0 Address-decoding on the WRAP-board

Current VMEbus systems have typically 23 address-lines and either short addressing mode (15 bit, 64kByte) or standard (23 bit, 16MByte). Address line A0 does not exist because two signals /DS0 and /DS1, the odd and even data-strobes, are used to distinguish between even and odd byte locations.

To access peripherals via the VMEbus, an address or address-gap must be defined for communication between master and slave. Regarding the WRAP-board, the beginning of the address-gap can be selected with hex-coded rotating switches. This begin-address is called "card-base-address".

After setting the card-base-address, a global decision must be done whether to use a 512-byte address-area divided into 8 separate 64-byte long parts or to use a 64k-byte area divided into 8 8k-byte blocks.

The default card-base-address when delivered is \$FE0000.

In case of 512 byte address-gap :

Jumper "J1" and "J2" in position I

"S1" to "S4" select the base-address between

00 00xx and FF FFxx

"S5" assigns the address-modifier, see below : Table 1

ELTEC-68K-SYSTEM

Specification WRAP-1/68K Rev. C 11/85 Page 11

In case of 64k byte address-gap :

Jumper "J1" and "J2" in position II

"S3" and "S4" select the base-address between

00 XXXX and FF XXXX

"S5" assigns the address-modifier, see below : Table 1

The following address-modifier-settings are possible and valid for both address-gap-lengths :

an5	AM4	АМЗ	AN2	AM1	ano		Switch	85
H	H	H	H	d	d	Standard Access Supervisor	\$F	
H	H	H	L	d	đ	Standard Access User	\$E	
H	L	H	H	d	đ	Short Access Supervisor	\$B	
H	L	H	L	d	d	Short Access User	\$A	
L	L	H	H	đ	đ	Extended Access Supervisor	\$ 3	
L	L	H	L	d	d	Extended Access User	\$2	

Table 1 : Address-modifier-setting

The selected address-area is divided into 8 equal parts, 64-byte or 8k-byte long. For each part exists an associated enable signal. These enable-signals are /CSMFC and /CS1 to /CS7. /CSMFC enables the MK68901, /CS1 to /CS7 enable the user definable devices.

Table 2 (see next page) shows the 8 enable-signals /CSMFC and /CS1 to /CS7 in relation with their activ address-areas within the possible address gaps. In addition, the pin-numbers and connection areas on the WRAP board are listed. For more information regarding the /DTACKx pins see chapter 3.

Specification WRAP-1/68K Rev. C 11/85 Page 13

Signal	512 byte gap	64k byte gap	/CSx pin no. con.area "E"	/DTACKx pin no. con.area "DTACK"	Fan Out Iol Ioh
/CSMFC	BASE+\$0 BASE+\$3F	BASE+\$0 BASE+\$1FFF	-	_	-
/CS1	BASE+\$40 BASE+\$7F	BASE+\$2000 BASE+\$3FFF	7	1	8mA -400uA
/CS2	BASE+\$80 BASE+\$BF	BASE+\$4000 BASE+\$5FFF	6	2	8mA -400uA
/CS3	BASE+\$C0 BASE+\$FF	BASE+\$6000 BASE+\$7FFF	5	3	8mA -400uA
/CS4	BASE+\$100 BASE+\$13F	BASE+\$8000 BASE+\$9FFF	4	4	8mA -400uA
/CS5	BASE+\$140 BASE+\$17F	BASE+\$A000 BASE+\$BFFF	3	5	8mA -400uA
/CS6	BASE+\$180 BASE+\$1BF	BASE+\$C000 BASE+\$EFFF	2	6	8mA -400uA
/CS7	BASE+\$1C0 BASE+\$1FF	BASE+\$E000 BASE+\$FFFF	1	7	8mA -400uA

Table 2 : Chip select signals and valid address areas "con.area" means connection area

Specification WRAP-1/68K Rev. C 11/85 Page 14

4.0 Data-Transfer-Acknowledge (DTACK) generation

/DTACK is an VMEbus signal driven by slave-units to indicate that the data was successfully received on a write cycle. On a read cycle the slave-unit uses /DTACK to indicate that the data has been read from memory and has been placed on the data bus.

DTACK must be generated for the 68901 and the 7 prepared user-definable devices on the WRAP-1/68K board.

The 68901 produces its own data transfer acknowledge signal. This is named /DTACKNFC. Two ways are possible for the other 7 prepared local devices to generate the VMEbus /DTACK.

The first way is to use the DTACK-signal that is produced by the user defined device. In this case the device dependent DTACK-signal has to be connected to one of the "/DTACK1" to "/DTACK7" pins on connection area "DTACK". The number of the "/DTACKx"-pin must correspond to the number of the chip select pin "/CSx" that was choosen to enable the device. See table 3.

The second way is to use one of the time delay signals "DL2" to "DL8", available on connection area "DL". One of these has to be connected to the "/DTACKx"-pin that corresponds to the selected chip-enable-signal (/CSx-signal). See Table 3.

To select the proper time delay signal read the following chapter 4.1.

Specification WRAP-1/68K Rev. C 11/85 Page 15

used /CSx signal	corresponding /DTACKx signal	pin number con.area "DTACK"
/CS1	/DTACK1	1
/CS2	/DTACK2	2
/CS3	/DTACK3	3
/CS4	/DTACK4	4
/CS5	/DTACK5	5
/CS6	/DTACK6	6
/CS7	/DTACK7	7

Table 3 : chip select and data-acknowledge signals

Specification WRAP-1/68K Rev. C 11/85 Page 16

4.1 Choosing local time-delay signals for VMEbus /DTACK

To support devices that do not generate their own /DTACK-signals, the local time-delay signals "DL2" to "DL8" can be used on the connection area "DL". Table 4 shows the selectable time intervalls. This time intervalls give the minimal and maximal access time that a device needs to end its internal operation on read and write cycles. The maximum access time of a user defined device must reside within one of the 7 time intervalls listed in table 4.

from ns			to ns		con.area "DL	
	L2	0		80	2	
8	L3	80	:	205	3	
20	L4	205	4	330	4	
33	L5	330		455	5	
45	L6	455	Į	580	6	
58	L7	580	1	705	7	
70	L8	705	8	830	8	

Table 4 : possible DTACK-Time-Delays

Example :

We assume that chip-select-signal /CS3 enables a user defined device. Its own DTACK-signal or an appropriate "DLx"-signal must be connected to the "DTACK3" pin at the "DTACK" connection area on the WRAP board to end the VMEbus-data-transfer.

If no on-chip-DTACK-signal is available, a local time-delay-signal "DLx" must be choosen, whose minimum time-value

Specification WRAP-1/68K Rev. C 11/85 Page 17

exceeds the necessary time for the device to finish the internal operations to read data or pass data onto its data-bus-pins.

Comparing the maximum device access time against the time values given in table 4 on the right column you have to use the "DLx" signal whose time value is equal or greater than the maximum device access time.

Let us assume that the device needs a maximum of 260 ns after the chip select signal goes activ to pass valid data onto the local data-bus or to read the data available on the local bus. Then "DL4" must be chosen to be shure that the maximum time of 260 ns is always kept ready. "DL4" gives a minimum time delay of 330 ns, which is greater than the maximum processing time of the chosen device.

The delay-time starts with the activ edge of the local /IOEN (I/O-enable) signal. All address decoding processing times are not involved and the chip-select-signals are valid simultanously with starting the delay time. On write cycles the local data-bus is valid 15 ns maximum after the select signals.

Specification WRAP-1/68K Rev. C 11/85 Page 18

5.0 VMEbus interrupt-request and interrupt-acknowledgement

On VMEbus systems, 7 interrupt-request-levels are available with increasing priority from level 1 to level 7.

For interrupt-requesting the interrupt requester has to drive one of the 7 VMEbus interrupt-request-lines with a "low" signal.

After requesting an interrupt, a special interrupt acknowledge cycle is initiated from the interrupt-handler, usually a CPU-board. The activ /IACK-signal indicates the beginning of the interrupt acknowledge cycle. All possible interrupt-requesters in the actual system have to check wheather they have requested an interrupt or not. To do this check, the interrupt-handler passes the decoded interrupt-request-level on address-lines A1 to A3 and the interrupt-requesters compare the value against their own request level. If there is a match and the daisy-chain /IACKIN-signal is valid, the interrupt-requester passes its interrupt-vector-number to start the interrupt-service-routine.

The /IACKIN-/IACKOUT-daisy-chaining gives a priorisation scheme. The interrupt requester that is located at the lowest slot-number has the highest priority on one and the same interrupt request level.

Specification WRAP-1/68K Rev. C 11/85 Page 19

5.1 Generating interrupts using the MK68901 internal request

sources

For interrupt-requesting on the WRAP-1/68K-board, the interrupt request level jumper "J3" must be set to the appropriate request level you want to use. Position 1 of jumper "J3" means level 1, position 7 means level 7.

The same interrupt-level, jumpered at VMEbus IRQ level jumper "J3", has to be jumpered at the interrupt acknowledge level jumper "J4".

Both jumpers can be moved simultanusely and must be plugged at position-groupings listed in Table 5 for proper operation.

VMEbus-IRQ-Level	(J3) position	VMEbus-IACK-Level	(J4) position
1	1	1	1
2	2	2	2
3	· 3	3	3
4	4	4	4
5	5	5	5
6	6	6	6
7	7	7	7

Table 5 : Jumper "J3", "J4" positions and interrupt levels

For proper interrupt-operation the MK68901 must be programmed in the right manner. See the following example programm. It shows you all necessary steps to do. CP/N 68000 Assembler Revision 04.03 Page 1 Source File: b:demol.s 1 2 3 X general demo programm for interrupt X requesting and interrupt service with 4 X the 68901 5 6 Y 7 8 X WRAPBase equ \$fe0000 Card Base Address 9 10 X 11 X this is the Card Base Address that must be 12 X selected on the WRAP board 13 X 14 X address-modifier setting is standard supervisor mode X that means \$7 at hex-switch J15 15 16 X when using IRQ's supervisor mode must be used 17 X 18 X 19 X 68901 Register Equates 20 21 GPIP equ \$1 General Purose I/O AER equ \$3 Activ Edge Register DDR equ \$5 Data Diection Register 22 23 24 25 IERA equ \$7 Interrupt Enable Register A 26 IERB equ \$9 ., 33 ** B " ,, 27 IPRA equ \$b Pending A " ,, 28 IPRB equ \$d " B " ** 29 ISRA equ \$f In-Service A ,, 30 ,, ISRB equ \$11 " B ,, 31 ,, IMRA equ \$13 Mask A ,, 32 IMRB equ \$15 ... B 33 X 34 VR equ \$17 Interrupt Vector Register 35 X TACR equ \$19 Timer A Control Register TBCR equ \$1b " B " " 36 37 " 38 TCDCR equ \$1d C and D Control Register ,,, 39 TADR equ \$1f A Data Register TBDR equ \$21 " .,, 40 B ... 41 TCDR equ \$23 " С .,,

42 43 44 45 46 47 48 49 50 51 52 53 54 55		<pre>% % special equates % WVEC equ (\$200>>2) 68901 base vector number TaPrio equ (\$d%4) internal Interrupt priority Timer A TbPrio equ (8%4) " " " B % TIRQen equ \$21 value for Timer interrupt enable IRQdis equ \$00 value to disable or mask all interrupts ResetT equ \$10 value to reset a timer % TIMaCONST equ \$40 Timer A Data register start value TIMbCONST equ \$20 " B " " " " " %</pre>
56 57 58 59 60 61 62 63 64 65 66 00000000 67 68 69 70	2C7C00FE0000	TaMode equ \$6 TbMode equ \$7 X XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
71 72 00000006 73 0000008 74 0000000A 75 00000000 76 77 78 79 80 81 82 00000012 83 0000012 83 0000018 84 0000016 85 000001E	703E 4E42 224F 2E7C00027000 1D400017 E580 2040	<pre>A moveq #\$3e,d0 system command code trap #2 move.1 a7,a1 save a7 move.1 #\$27000,a7 setup new stack start addresss X X X WVEC contains the interrupt vector number you want to use X This number must be multiplied by 4 (shift 2 times left X to get the right entry into the interrupt address table X move.1 #WVEC,d0 get interrupt vector number move.b d0,VR(a6) write vector number into VR-register asl.1 #2,d0 shift two times left move.l d0,a0 setup pointer to interrupt address table X</pre>

87			***************************************
88 89 90 91 92 93 94 95 96 97 98			<pre>X The actual interrupt service routines are setup in X the interrupt address table. X The contense of Register a0 is the main pointer to this X area. X Because the 68901 varies his interrupt vector number in X relation to the requesting event, (a0) is modified by the X interrupt priority level. X XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX</pre>
99 100 101 102	00000020 00000028	217C0000005A0034 217C000000880020	<pre>move.l #TaIRQ,TaPrio(a0) setup IR-service-routine Timer A move.l #TbIRQ,TbPrio(a0) " " " " B X X</pre>
103			**************************************
105			X TimTest starts the two Timers A and B for free running
106			X and interrupt requesting on 1 to 0 transition in their X data registers
108			X
109 110			x x x x x x x x x x x x x x x x x x x
111 112 113	00000030 00000036	1D7C0040001F 1D7C00200021	TimTest move.b #TIMaCONST,TADR(a6) setup Timer A Data reg move.b #TIMbCONST,TBDR(a6) setup Timer B Data Register X
114 115 116	0000003C 00000042	1D7C00060019 1D7C0007001B	<pre>move.b #TaMode,TACR(a6) setup Timer A operation mode move.b #TbMode,TBCR(a6) " " B " " v</pre>
117	00000048	1D7C00210013	move.b #TIRQen,IMRA(a6) unmask Timer A, B interrupts v
119 120 121 122 123	00000 04 E	1D7C00210007	move.b #TIRQen,IERA(a6) enable Timer A, B interrupts X X X from now on, only interrupt activity will take place X
124	00000051	4771	
125	000000056	4E71	nop _
127 128	00000058	60FA	bra Loop X

129 130 0000005A 48E70002 131 0000005E 2C7C00FE0000 132 00000064 1D7C00100019 133 0000006A 1D7C00000013 134 00000070 1D7C0040001F 135 00000076 1D7C00060019 136 0000007C 1D7C00210013 137 00000082 ACDF4000 138 0000086 4E73 139 140 141 142 00000088 48E70002 143 0000008C 2C7C00FB0000 144 00000092 1D7C0010001B 145 00000098 1D7C00000015 146 0000000E 1D7C00200021 147 000000A4 1D7C0007001B 148 000000AA 1D7C00210015 149 000000B0 4CDF4000 150 00000B4 4E73 151 000000B6

X TaIRQ movem.1 a6,-(a7) move.1 #WRAPBase,a6 move.b #ResetT,TACR(a6) Timer A RESET move.b #IRQdis, IMRA(a6) mask interrupt Timer A move.b #TINaCONST, TADR(a6) set new start value move.b #TaNode,TACR(a6) setup Timer A operation mode move.b #TIRQen, IMRA(a6) unmask interrupt Timer A movem.1 (a7)+,a6 rte X X Timer B interrupt service routine TbIRQ movem.1 a6,-(a7) move.1 #WRAPBase,a6 move.b #ResetT,TBCR(a6) move.b #IRQdis, IMRB(a6) move.b #TINbCONST,TBDR(a6) move.b #TbNode,TBCR(a6) move.b #TIRQen.IMRB(a6) movem.1 (a7)+,a6 rte

Symbol Table

ABR	00000003	ABS	DDR	00000005	ABS
IERB	00000000	ABS	IIIRA	00000013	ABS
IPRA	0000000B	ABS	I PRB	0000000D	ABS
ISRB	00000011	ABS	Loop	00000054	TEXT
TADR	6000001F	ABS	TBCR	0000001B	ABS
TCDR	00000023	ABS	THACONS	00000040	ABS
TaIRQ	0000005A	TEXT	Tallode	00000006	ABS
Tbilode	00000007	ABS	TbPrio	00000020	ABS
WRAPBase	00FE0000	ΔBS	WVEC	00000080	ABS

end

0010	ഹരരരരവ	ADC	77770	<u> </u>
Grir	<i>₩90000</i> 307	пенд	7 127/13	00000001
INRB	00000015	ΛBS	IHIT	000000000
IROdis	00000000	ABS	ISRA	000000 0F
ResetT	00000010	ΛBS	TACR	00000019
TBDR	00000021	ABS	TCDCR	0000001D
TIMBCONS	00000020	ABS	TIRQen	00000021
TaPrio	0000034	ABS	THIRQ	00000088
TinTest	00000030	TEXT	VR	00000017

Specification WRAP-1/68K Rev. C 11/85 Page 24

5.2 User generated interrupts

For WRAP users, who want to service their devices with vectored interrupt routines, the secound example program shows how the 68901 has to be initialized.

One pin of the 8-bit I/O-port is configured as an input. The actic edge to trigger an interrupt-request is a "1" to "0" level transition at this pin. See the following program for details.

CP/N 68000 Assembler Source File: b:demo2.s Revision 04.03

Page 1

1 2 3 4 5	X demo prog X requestin X interrupt X port X	ramme for integration of the second sec	errupt upt service the 68901 p	with arallel	
6 7 8 9 10	X X Init and X to reques X receiving X one of th	setup of the st vectored in an activ ne ne 8 input pi	68901 nterrupts wh gativ edge o n's	en n	
12	A X				
13	WRAPBase eq	u \$fe0000 W	rap Base Add	ress	
14	X	-			
15	X Register	Equates			
16	X				
17	GPIP equ \$1	General Pur	ose I/O		
18	AER equ \$3	Activ Edge R	egister		
19	DDR equ \$5	Data Diectio	n Register		
20	X				_
21	IERA equ \$7	7 Interrupt	Enable F	legister /	A
22	IERB equ \$9) "	"	"	B
23	IPRA equ \$b	b "	Pending		Ā
24	IPRB equ \$d	1 "			R
25	ISRA equ \$f	f "	In-Service	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	A
26	ISRB equ \$1	11 "	<i>"</i>		R
27	IMRA equ \$1	13 "	Aask		A
28	IMRB equ \$1	15 "	,,		R
29	X			• • • •	
30	VR equ \$1	17 Interrupt	vector Regis	ster	

31			X
32			X special equates
33 34			x WVEC equ (\$200>>2) 68901 base vector number *
35			PinIRQb equ \$01
37			GPIO equ (OX4)
38			X
39			X INTE estudie the intermunt convice routines
40			INII Setup S the Interrupt service fournes
41			X and incertapt vector number.
43	00000000	2C7C00FE0000	INIT move.l #WRAPBase,a6 pointer to WRAP and 68901
44			X WVEC contains the interrupt vector number you want to use
46			X This number must be multiplied by 4 (shift 2 times left
47			X to get the right entry into the interrupt address table
40 10	0000 00 06	203000000080	move.1 #WVEC.d0 get interrupt vector number
50	0000000C	1D400017	move.b d0,VR(a6) write vector number into VR-register
51	00000010	E580	asl.1 #2,d0 shift two times left
52	00000012	2040	move.1 d0,a0 setup pointer to interrupt address table
53			
54			***************************************
56			X Now the actual interrupt service routines are setup in
57			X the interrupt address table.
58			X The contense of Register a0 is the main pointer to this
59			X area.
60			X Because the 68901 varies his interrupt vector number in
01 60			X relation to the requesting event, (av) is modified by the
63			Y
64			
65			X
66	00000014	217C0000003A0000	move.1 #IRQ0,GPI0(a0) setup IR-service-routine for Input
67			
00 60			A ************************************
70			X
71			X PinIRQ initializes the 68901 for interrupt
72			X requesting when an 1 to 0 transition occurs at the
73			X I/O-pin Ø
74			X
75			**************************************
77	0000001C	1D7C00000005	PinIRQ move.b #\$0.DDR(a6) all I/O-Lines are Inputs
78	00000022	1D7C00000003	move.b #\$0,AER(a6) activ transition is 1 to 0
79			X
80	00000028	1D7C00010015	move.b #PinIRQb,IMRB(a6) unmask interrupt for I/O-pin 0
81 82	0000002E	107000010009	move.d #rinikQd,IEKE(ad) enable interrupt on 1/0-pin 0
02 83	00000031	4E71	A Loop non
84	00000036	4E71	nop
85	00000038	60FA	bra Loop
8 6			X

1.1

Specification WRAP-1/68K Rev. C 11/85 Page 26

87			****
88			X
89			X Interrupt service routine
90			X
91			*************************
92			X
93			X reset the external event clear the interrupt
94			X pending- and interrupt in-service bit if no
95			X automatic end of interrupt mode is used.
96			X For "end of interrupt modes" see page 6 of
97			X the 68901 data sheet.
98			X These program steps are not shown in this demo
99			X program.
100			. X
101	0000003A	4E73	IRQ0 rte
102	0000003C		end

Symbol Table

AER	0000003	ABS	DDR	00000005 ABS
IERA	00000007	ABS	IERB	00000009 ABS
INIT	00000000	TEXT	IPRA	0000000B ABS
ISRA	0000000F	ABS	ISRB	00000011 ABS
PinIRQb	00000001	ABS	VR	00000017 ABS

GPIØ	00000000	ABS	GPIP	00000001
IMRA	00000013	ABS	IMRB	00000015
IPRB	00000000	ABS	IRQØ	0000003A
Loop	00000034	TEXT	PinIRQ	0000001C
WRAPBase	00FE0000	ABS	WVEC	00000080
			WVEC	080000080

Specification WRAP-1/68K Rev. C 11/85 Page 27

6.0 VMEbus control and information signals

All VMEbus control signals that give the state of valid or invalid address- and data-lines, that mark read or write cycles and that determine the data transfer-mode (8bit, 16bit, 32bit) are buffered and available to the user at connection area "G".

/AS	address strobe, if low the address-lines A1 to A23	1
	keep an valid address	
	Ioh = -15mA, $Iol = 24mA$	

/DS0 odd data byte strobe, loh = -15mA, lol = 24mA

/DS1 even data byte strobe, Ioh = -15mA, Iol = 24mA

/LWORD longword select, Ioh = -15mA, Iol = 24mA

/WRITE if low, an write cycle is indicated, Ioh = -15mA, Iol = 24mA

/SYSRESET system reset, activ low signal to force all hardware devices to their initialisation state. Ioh = -15mA, Iol = 24mA

/SYSCLOCK main clock signal (16MHz) and divisors in powers of 2 S/2 to Ioh = -800uA, Iol = 16mA S/256

Specification WRAP-1/68K Rev. C 11/85 Page 28

VMEbus information signals

A1A15	available	address-bi	us signals	s, Ioh	= -15m	A, Iol	= 24m	A
D0D32	available	data-bus s	signals, I	loh = -	-15mA,	Iol =	48mA	

7.0 Wire wrap connection areas

10 wrap-pin connection areas are marked on the WRAP board. The following chapter gives an overview of the purposes of this areas.

Connection

area

- "A" all signals of the 68901 to interface the serial port, see 68901 data sheet
- "B" all signals for interfacing the parallel port and the timer signals of the 68901, see 68901 data sheet
- "C" interrupt enable daisy chain signals of 68901, see 68901 data sheet
- "D" data-bus lines D0 to D31

"E" local chip select signals /CS1 to /CS7

- "F" address-bus A1 to A15
- "G" VMEbus control signals, see chapter 6.0
- "H" clock signals, time intervall from 0.0625 us to 16us

special areas

"DTACK" see chapter 4.0

"DL" see chapter 4.0

8.0 Usage of the digital wrap area

The digital hole-pattern is assigned to fit with all integrated circuit pin layouts starting with 4 \times 0.1 inch width to a 60 pin dual-in-line-package with 10 \times 0.1 inch width.

A symetric grouping in regard of the +5V and GND lines can be used for all pin-layouts with 4 X 0.1 inch width. See figure 1.

For IS's with greater widths than these ones, an unsymetrical grouping has to be used. See figure 2 and 3.



4×0,1 INCH INTERVALLS

Figure 1

Specification WRAP-1/68K Rev. C 11/85 Page 31





10 × 0,1 INCH INTERVALLS

3

Figure

9.0 Example

A little problem should be solved as an example how to use the WRAP-1/68K-Board. An MB8128 static memory device should be interfaced to the VMEbus. The 8128 contains an 2K X 8 organisation and is addressable on the WRAP-borad using the 8k-byte address-gap mode. That means jumper "J1" and jumper "J2" have to be plugged at position II.

Addres-lines A1 to A11 from the VMEbus (connection area "F", pin 1 to pin 11) have to be wrapped to the address-bus pins A0 to A10 at the 8128 device.

We use chip select signal /CS1 (connection area "E") to enable the device and the /WE (connection area "G") line to determine the data transfer direction. The 8 data-bus-lines of the device are connected to the VMEbus data-bus-lines D0 to D7 (connection area "D"). Hence it follows that all odd byte locations mean the memory-cells of the 8128 device that can be read and written. All even byte locations are on the VMEbus termination voltage level and a cpu read cycle will read "ff".

The 8128 device has a maximum access time of 140ns for read and write cycles. Regarding table 4 of this manual, we choose "DL3" to form the /DTACK signal for access cycles on the 8128. The maximum access time of 140ns is within the time intervall "DL3" that ranges from 80ns to 205ns

The simple way to use only /CS1 for chip enable results in an reflected image of the memory-contents in the 8k-byte address gap.

Figure 4 shows you the electrical circuit-diagram. To have the usuall word-access on memory, two 8128-devices must be used and the secound 8 data-bits have to be connected to databus-lines D8 to D15.

Specification WRAP-1/68K Rev. C 11/85 Page 33

Signal /CS1 was chosen to enable the memory device. Hence it follows that the MEMORY_BASE_ADDRESS is the CARD_BASE_ADDRESS+\$2000. The useable memory address space ist CARD_BASE_ADDRESS+\$2000 to CARD_BASE_ADDRESS+\$2FFF. The reflected memory image starts at CARD_BASE_ADDRESS+\$3000 and continues to CARD_BASE_ADDRESS+\$3FFF.





ELTEC-68K-SYSTEM

Specification WRAP-1/68K Rev. C 11/85 Page 35

Annexe



nung		
ätety		
_1		
((
• •		








	D
D0	
D 1	
D 2	
<u> </u>	
D 4	
D 5	
D 6	
D 7	
D 8	
D 9	-0 10
D 10	0 10
D 11	
D 12	
D13	
D14	15
D 15	0.15
D16	
X D17	-018
D18	
D19	
D 20	021
D 21	
D 22	-0.23
D23	074
D 24	025
D25	026
D 26	027
D 27	0.28
D 28	-079
D 29	-0.30
D 30	-031
<u>D31</u>	-032





Werkstotf	DIN-Nr. Zeichnungs-Nr.
• PAGE 3 of 5	ELTEC
AGRAM 3	Zchng-Nr. 68K/E/3942 Ersatz für



 Line
 Pos.
 St.-Z.
 Benennung
 Werkstoff

 Son
 Die
 Werkstoff / Gerätetype: PAGE 4 of 5

 Son
 Verkstoff / Gerätetype: PAGE 4 of 5

 Son
 WRAP - 1. / 68 K

 Son
 Maßstab

 Datum
 Name

 Benennung:
 X

 47. 12. 84
 G44

 WIRING DIAGRAM 4

















+ 12 V

-12 V

GND

Ι

-0

		2A
TEM-No.:	DISCRIPTIO	N :
<u>U</u> 1	MK 68901	
11 2	AM 25 LS 2521	
<u>U</u> 3	11	
<u>U 4</u>	tt	
υ 5	74 LS 74	
<u>U 6</u>	74 LS 74	
<u>U7</u>	74 LS 241	
<u>U8</u>	74 LS 138	
U 9	74 LS 244	
U 10	11	
U 11	74 LS 244	
U 12	74 LS 3 9 3	
U 13	74 LS 645 - 1	
U 14	11	
U 15	11	
U 16	74 LS 645 -1	
U 17		
U 18	74 LS 164	
U 19		
U 20	74 LS 138	
บ 21	PAL 16 L 8	
U 22	PAL 16 C 1	
U 23	74 LS 641-1	
	Sockets: U1; U21	; 1
DATE:		
9.1.	Holz	
PAGE:		
.1 (of <u>3.</u> a	
TYPE :		
		014
	$WK\Delta P = 1/6$	NK

				NATES		er fra stillen stanser
			وبي ، درويز والمحمد المارين	NOTES	:	

			10-10-10-20-00			
					A	
2						
	CHAN	IGES :				
DATE :	NAME:				DATE:	NAME:
			i da sila kata kata ka			
						*
	í					

				PAF
ITEM-No.:		C	ISCRIPTIO	N :
R 1	KS 2K7			
R ?	KS 3K9			
<u>R</u> 3	<u>KS 2K7</u>	on and a china		
<u>R4</u>	KS 3K9			
<u>R 5</u>	KS 2K7			
				
RN 1	Networ	k 8	x 3K3	
RN 2	11	8	x 3K3	
<u>RN</u> 3	11	4	x 3K3	
	ana 10-17-20-00-00-00-00-00-00-0			
C 1	33 µF/	10V		
<u>C</u> 2	4.7 JUF	/35₹		
C 3	4,7 JuF	/35V		
0 <u>C 4</u>	33 <i>j</i> u F	/10V		
0 <u>Cn</u>	47nF/5	OV	14x	
.T 1	1	กำก		
.1.2	1×3	pin		
J 3	2 x 7	pin		
J 4	2 x 7	pin		
<u>B</u> .	2 x 7	pin		
	and and the state of the state			
DATE:	NAME:			1919-1919 ISLAMBURGE 1919-1919 ISLAMBURGE 1919-1919 ISLAMBURGE
9. 1.	Holz			
PAGE				
.2	of 3.	a	C4 Cn	- 26
TYPE :				
	WRAP	-	1. / 68	K

TS-	LIST				1	
				NOTES	S :	
				<u></u>		

				uu uu abaar Dubaruunaa		
					Realization in a segment the literature of the se	
				Dark State of the Western		12.14.670712.14Cothild.12.14Co
	CHAN	IGES		an shakara ng kana ng k		
ATE:	NAME:				DATE:	NAME:
					+	
2.85	H017				+	
				n an an ann an an an an an an an an an a	in the second	
						e I
		1				z i
						-

				P	AR
TEM-No.:		C	ISCRIP	TION :	
<u>S 1</u>	Hex-Sw	itch			
S î					
S 3	11				
<u>S 4</u>	11				
<u> </u>	11				
P 1	96 Pin	Conr	nector		
P 2	96 Pin	Conr	nector	3	
D 1	Zenerdi	iode			
	Platine	e WF	AP -	1./68	K
					
	10.10.10.10.10.10.10.10.10.10.10.10.10.1				
	<u></u>				
	• • • • • • • • • • • • • • • • • • •				
				a part of the second second second	
			a banda sa shi a sa dikasa		والموجد ويشبعه
	Mi uzaniteta una kabadarta d	ninian na ta 1966 -			
			ini di boungentan ketika		146336374
DATE:	NAME:	AND CHINA DO		CHETOUCHERSTE CARDING	Τ_
<u> 70 10</u>	HOLZ				<u> </u> .0
PACE	merzywa caracterio com		<u>}</u>	****	+
.3. 0	f 3.	a	<u> </u>		+
TVDE		8 		iony in the stands Type State	-
туре : V	/RAP	- 1.	. /68	3 K	

S-LIS	r				
tale protocol de la constantia de la const			NOTES	:	
·····					
					· ·
					;

				·	
-1				· · ·	
ndar va sa					
~	HANGES	•			
TE · NA	AF.I	i		DATE	NAME
NAC	or C	+		UAIE.	
		+		1	
anna ann a gcas Allasan ann ann ann ann ann ann ann ann ann					

i ti bi	Pos.	St.	-Z.		Bene	nnung
y br migin						Wer kstoff / Gerätetyp
ng n eneh	٥	PC	DS. J 1	26.2.85	6h	WRAP - 1.
gat Figu	Maßst	ab	Datum	Nar	ne	Benennung
Veiter ielfäl: insere	·/		5. 1. 15	6l	\$	JUMPER LOCAT



Ρ4





Γ

L

2



ř









Γ

a b 32 c



	Werkstöff	DIN - Nr.	Zeichnungs - Nr.
pe /	'68K	ELI	rec
NONS DIAGR.		ZchngNr. 68K/ Ersatz für	D/4022



Manstab Datum

. ŀ

27. 2. 85

Name

nung	Werkstoff	DIN – Nr.	Zeichnungs - Nr.
Werkstoff / Gerätetype WRAP - 1	. 168K	ELI	
Benennung: LAYOUT DI	AGRAM	Zchng-Nr. 68K/ Ersatz für ZCHN	D/4023

PAL16C1 PATTERN NR.Ø PAL 2 FOR WRAP/68K 1.2

RAME 27.11.84

/DTACKMFC /CSMFC DTACK1 /CS1 DTACK2 /CS2 DTACK3 /CS3 DTACK4 GND /CS4 DTACK5 /CS5 DTACK6 /DTACK NC /CS6 DTACK7 /CS7 VCC

. •

DTACK = DTACKMFC

		_	
+	DTACK1	X	CS1
+	DTACK2	X	CS2
+	DTACK3	X	CS3
+	DTACK4	X	CS4
+	DTACK5	X	CS5
+	DTACK6	X	CS6
+	DTACK7	X	CS7

DECRIPTION: PAL GENERIERT DTACK AUS DEN 8 MOEGLICHEN QUELLEN AUF DER WRAP/68K 1.0

PAL16L8 PATTERN NR.0 RAME 3.12.84 PAL 1 FOR WRAP/68K 1.2 /CARDBASE /DS0 /IACKIN HIND /ILM /ICHECK /DS1 /LWORD /IACK GND A1 /IOEN /IACKOUT /IIN /DBUFENØ /DBUFEN1 /DBUFENH /ILACK /BERR VCC /CARDBASE IF(VCC) IOEN = + /DS0 X /DS1 + /DS0 X /DS1 X /LWORD IF(VCC) IACKOUT = /ILM X IACKIN X IIND X /ICHECK = /IACK IF(VCC) IIN CARDBASE X DS0 IF(VCC) DBUFENØ = + ILM X IACKIN X IIND X DS0 + CARDBASE X LWORD X DS0 X DS1 CARDBASE X DS1 IF(VCC) DBUFEN1 = + CARDBASE X LWORD X DS0 X DS1 DBUFENH = CARDBASE X /A1 X DS0 X DS1 X LWORD IF(VCC) IF(VCC) I LACK = ILM X IACKIN X IIND IF(VCC) BERR LWORD X A1 = + LWORD X /DS0 X DS1

+ LWORD X DS0 X /DS1

DECRIPTION:



By incorporating multiple functions within the MFP, the system designer retains flexibility while minimizing device count.



FN SUFFIX



43 - 45, Avenue de l'Europe 78140 VELIZY-FRANCE Tel. (1) 39.46.97.19 Telex : 240780F

	TABLE OF CONTENTS						
Paragraph Number	Title						
•	Section 1 Introduction	1-1					
	Section 2 Signal and Bus Operation Description						
2.1 2.1.1 2.1.2 2.1.3 2.1.3.1 2.1.3.2 2.1.3.3 2.1.3.4 2.1.3.5 2.1.3.6 2.1.3.7 2.1.4 2.1.4.1 2.1.4.2 2.1.4.3 2.1.4.4 2.1.4.2 2.1.4.3 2.1.4.4 2.1.5 2.1.6.1 2.1.6.2 2.1.6.3 2.1.7.1 2.1.7.1 2.1.7.1 2.1.7.2 2.1.7.3 2.1.7.4 2.1.7.3 2.1.7.4 2.1.8.1 2.1.8.1 2.1.8.2 2.1.9	Signal Description VCC and GND Clock (CLK) Asynchronous Bus Control Chip Select (\overline{CS}) Data Strobe (\overline{DS}) Read/Write (R/\overline{W}) Data Transfer Acknowledge (\overline{DTACK}) Register Select Bus (RS1 Through RS5) Data Bus (D0 Through D7) Reset (\overline{RESET}) Interrupt Control Interrupt Request (\overline{IRQ}) Interrupt Acknowledge (\overline{IACK}) Interrupt Request (\overline{IRQ}) Interrupt Control Interrupt Redue (\overline{IQ}) Interrupt Control Interrupt Redue (\overline{IQ}) Interrupt Control General Purpose I/O Interrupt Lines (\overline{IO} Through $\overline{I7}$) Timer Control Timer Inputs (TAI and TBI) Timer Outputs (TAO , TBO , TCO , and TDO) Serial I/O Control Serial Input (SI) Serial Output (SO) Receiver Clock (RC) Transmitter Clock (TC) DMA Control Receiver Ready (\overline{TR}) Transmitter Rea	$\begin{array}{c} 2-1\\ 2-2\\ 2-2\\ 2-2\\ 2-2\\ 2-2\\ 2-2\\ 2-2\\$					
2.2 2.2.1	Bus Operation	2-6 2-6					

11

TABLE OF CONTENTS (Continued)

Paragraph Number

Title

Page Number

2.2.1.1	Read Cycle	2-6
2.2.1.2	Write Cycle	2-7
2.2.2	Interrupt Acknowledge Operation	2-7
2.2.3	Reset Operation	2-8

Section 3

•	Interrupt Structure	•
3.1	Interrupt Processing	3-1
3.1.1	Interrupt Channel Prioritization	3-1
3.1.2	Interrupt Vector Number Format.	3-2
3.2	Daisy-Chaining MFPs	3-2
3.3	Interrupt Control Registers	3-3
3.3.1	Interrupt Enable Registers	3-3
3.3.2	Interrupt Pending Registers	3-5
3.3.3	Interrupt Mask Registers	3-5
3.4	Nesting MFP Interrupts	3-6
3.4.1	Selecting The End-Of-Interrupt Mode	3-6
3.4.2	Automatic End-Of-Interrupt	3-6
3.4.3	Software End-Of-Interrupt	3-6

Section 4

	General Purpose Input/Output Interrupt Port						
4.1	6800 Interrupt Controller	4-1					
4.2	GPIP Control Registers	4-1					
4.2.1	GPIP Data Register	4-1					
4.2.2	Active Edge Register	4-1					
4.2.3	Data Direction Register	4-2					

Section 5

Timers

5.1	Operation Modes	5-1
5.1.1	Delay Mode Operation	5-1
5.1.2	Pulse Width Measurement Operation	5-2
5.1.3	Event Count Mode Operation	5-3
5.2	Timer Registers	5-4
5.2.1	Timer Data Registers	5-5
5.2.2	Timer Control Registers	5-5

Section 6

	Universal Synchronous/Asynchronous Receiver-Transmitter						
6.1	Character Protocols	6-1					
6.1.1	Asynchronous Format	6-1					
6.1.2	Synchronous Format	6-2					

TABLE OF CONTENTS (Concluded)

Paragraph Page Number Title Number 6.1.3 USART Control Register 6-2 6.2 6-2 Receiver 6.2.1 Receiver Interrupt Channels..... 6-4 622 Receiver Status Register 6-4 Special Receive Considerations..... 6.2.3 6-5 6.3 Transmitter 6-6 Transmitter Interrupt Channels 6.3.1 6-6 Transmitter Status Register 6.3.2 6-6 DMA Operation 6-8 6.4 Section 7 **Electrical Characteristics** 7.1 7-1 Thermal Characteristics 7.2 7-1 7.3 Power Considerations..... 7-1 7.4 DC Electrical Characteristics 7-2 7.5 Capacitance 7-2 Clock Timing 7-3 7.6

7.7	AC Electrical Characteristics	7-4
7.7.1	Read Cycles	7-6
7.7.2	write Cycles	7-7
7.7.3	Interrupt Acknowledge Cycles	7-8
7.8	Timer AC Characteristics	7-10

Section 8

Mechanical Data and Ordering Information

8.1	Pin Assignments	8-1
8.2	Package Dimensions	8-2
8.3	Ordering Information	8-3
8.3.1	Standard Versions	8-3
8.3.2	Military and Hi-Rel Versions	8-3

LIST OF ILLUSTRATIONS

Figure Number	Title	Page Number
1-1	MFP Block Diagram	1-1
2-1	Input and Output Signals	2-1
2-2	Read Cycle Timing	2-6
2-3	Write Cycle Timing	2-7
2-4		2-8
3-1	Interrupt Vector Format	3-2
3-2	Vector Register Format (VR)	3-2
3-3	Daisy-Chained Interrupt Structure	3-3
3-4	Interrupt Control Registers	3-4
4-1	GPIP Control Registers	4-2
5-1	Conceptual Circuit of Timers A and B in Pulse Width Measurement Mode	5-2
5-2	Timer Data Registers	5-4
5-3	Timer Control Registers	5-5
6-1	Synchronous Character Register (SCR)	6-2
6-2	USART Control Register (UCR)	6-3
6-3	Receiver Status Register (RSR)	6-4
6-4	Transmitter Status Register (TSR)	6-7
7-1	IRQ Test Load	7-2
7-2	Typical Test Load	7-2
7-3	MFP External Oscillator Components	7-3
7-4	Read Cycle Timing	7-6
7-5	Write Cycle Timing	7-7
7-6	Interrupt Acknowledge Cycle (IEI Low)	7-9
7-7	Interrupt Acknowledge Cycle (IEI High)	7-9

LIST OF TABLES

Table Number	Title	Page Number
1-1	MFP Register Map	1-2
2-1	Signal Summary	2-5
3-1	Interrupt Channel Prioritization	3-1



vectored and polled interrupt schemes are supported, with the MFP providing unique vector number generation for each of its 16 interrupt sources. Additionally, handshake lines are provided to facilitate DMAC interfacing. Refer to Figure 1-1 for a block diagram of the TS68901.



Figure 1-1. MFP Block Diagram

The TS68901 performs many of the functions common to most microprocessor-based systems. The resources available to the user include:

- Eight Individually Programmable I/O Pins with Interrupt Capability
- I6-Source Interrupt Controller with Individual Source Enabling and Masking
- Four Timers, Two of which are Multi-Mode Timers
- Timers May Be Used as Baud Rate Generators for the Serial Channel
- Single-Channel Full-Duplex Universal Synchronous/Asynchronous Receiver-Transmitter (USART) that Supports Asynchronous and with the Addition of a Polynomial Generator Checker Supports Byte Synchronous Formats

By incorporating multiple functions within the MFP, the system designer retains flexibility while minimizing device count.

From a programmer's point of view, the versatility of the MFP may be attributed to its register set. The registers are well organized and allow the MFP to be easily tailored to a variety of applications. All of the 24 registers are also directly addressable which simplifies programming. The register map is shown in Table 1-1.

Address							
	Binary						
Hex	RS5	RS4	RS3	RS2	RS1	Abbreviation	Register Name
01	0	0	0	0	0	GPIP	General Purpose I/O Register
03	0	0	0	0	1	AER	Active Edge Register
05	0	0	0	1	0	DDR	Data Direction Register
07	0	0	0	1	1	IERA	Interrupt Enable Register A
09	0	0	1	0	0	IERB	Interrupt Enable Register B
OB	0	0	1	0	1	IPRA	Interrupt Pending Register A
0D	0	0	1	1	0	IPRB	Interrupt Pending Register B
OF	0	0	1	1	1	ISRA	Interrupt In-Service Register A
11	0	1	0	0	0	ISRB	Interrupt In-Service Register B
13	0	1	0	0	1	· IMRA	Interrupt Mask Register A
15	0	1	0	1	0	IMRB	Interrupt Mask Register B
17	0	1	0	1	1	VR	Vector Register
19	0	1	- 1	0	0	TACR	Timer A Control Register
1B	0	1	1	0	1	TBCR	Timer B Control Register
1D	0	1	1	1	0	TCDCR	Timers C and D Control Register
1F	· 0	1	1	1	1	TADR	Timer A Data Register
21	1	0	0	0	0	TBDR	Timer B Data Register
23	1	0	0	0	1	TCDR	Timer C Data Register
25	1	0	0	1	0	TDDR Timer D Data Register	
27	1	0	0	1	1.	SCR Synchronous Character Register	
29	1	0	1	0	0	UCR	USART Control Register
2B	1	0	1	0	1	RSR	Receiver Status Register
2D ·	1	0	1	1	0	TSR 🖯	Transmitter Status Register
2F	1	0	1	1	1	UDR	USART Data Register

Table 1-1. MFP Register Map

NOTE : Hex addresses assume that RS1 connects with A1, RS2 connects with A2, etc... and that DS is connected to LDS on the 68000 or DS is connected to DS on the 68008.

SECTION 2 SIGNAL AND BUS OPERATION DESCRIPTION

This section contains a brief description of the input and output signals. A discussion of bus operation during the various operations is also presented.

NOTE

The terms assertion and negation will be used extensively. This is done to avoid confusion when dealing with a mixture of "active low" and "active high" signals. The term assert or assertion is used to indicate that a signal is active or true, independent of whether that level is represented by a high or low voltage. The term negate or negation is used to indicate that a signal is inactive or false.

2.1 SIGNAL DESCRIPTION

The input and output signals can be functionally organized into the groups shown in Figure 2-1. The following paragraphs provide a brief description of the signal and a reference (if applicable) to other sections that contain more detail about its function.





2.1.1 VCC and GND

These inputs supply power to the MFP. The V_{CC} is power at +5 volts and GND is the ground connection.

2.1.2 Clock (CLK)

The clock input is a single-phase TTL-compatible signal used for internal timing. This input should not be gated off at any time and must conform to minimum and maximum pulse width times. The clock is not necessarily the system clock in frequency nor phase.

2.1.3 Asynchronous Bus Control

Asynchronous data transfers are controlled by chip select, data strobe, read/write, and data transfer acknowledge. The low order register select lines, RS1-RS5, select an internal MFP register for a read or write operation. The reset line initializes the MFP registers and the internal control signals.

2.1.3.1 CHIP SELECT (CS). This input activates the MFP for internal register access.

2.1.3.2 DATA STROBE (\overline{DS}). This input is part of the internal chip select and interrupt acknowledge functions. The MFP must be located on the lower portion of the 16-bit data bus so that the vector number passed to the processor during an interrupt acknowledge cycle will be located in the low byte of the data word. As a result, \overline{DS} must be connected to the processor's lower data strobe if vectored interrupts are to be used. Note that this forces all registers to be located at odd addresses and latches data on the rising edge for writes.

2.1.3.3 READ/WRITE (R/\overline{W}). This input defines a data transfer as a read (high) or a write (low) cycle.

2.1.3.4 DATA TRANSFER ACKNOWLEDGE (DTACK). This output signals the completion of the operation phase of a bus cycle to the processor. If the bus cycle is a processor read, the MFP asserts DTACK to indicate that the information on the data bus is valid. If the bus cycle is a processor to the MFP, DTACK acknowledges the acceptance of the data by the MFP. DTACK will be asserted only by an MFP that has CS or IACK (and IEI) asserted.

2.1.3.5 REGISTER SELECT BUS (RS1 THROUGH RS5). The lower five bits of the register select bus select an internal MFP register during a read or write operation.

2.1.3.6 DATA BUS (D0 THROUGH D7). This bidirectional bus is used to receive data from or transmit data to the MFP's internal registers during a processor read or write cycle. During an interrupt acknowledge cycle, the data bus is used to pass a vector number to the processor. Since the MFP is an 8-bit peripheral, the MFP could be located on either the upper or lower portion of the 16-bit data bus (even or odd address). However, during an interrupt acknowledge cycle, the vector number passed to the processor must be located in the low byte of the data word. As a result, D0-D7 of the MFP must be connected to the low order eight bits of the processor data bus, placing MFP registers at odd addresses if vectored interrupts are to be used.

2.1.3.7 RESET (RESET). This input will initialize the MFP during power up or in response to a total system reset. Refer to 2.2.3 Reset Operation for further information.

2.1.4 Interrupt Control

The interrupt request and interrupt acknowledge signals are handshake lines for a vectored interrupt scheme. Interrupt enable in and the interrupt enable out implement a daisy-chained interrupt structure.

2.1.4.1 INTERRUPT REQUEST (IRQ). This output signals the processor that an interrupt is pending from the MFP. There are 16 interrupt channels that can generate an interrupt request. Clearing the interrupt pending registers (IPRA and IPRB) or clearing the interrupt mask registers (IMRA and IMRB) will cause IRQ to be negated. IRQ will also be negated as the result of an interrupt acknowledge cycle, unless additional interrupts are pending in the MFP. Refer to SECTION 3 INTERRUPT STRUCTURE for further information.

2.1.4.2 INTERRUPT ACKNOWLEDGE (IACK). If both IRQ and IEI are active, the MFP will begin an interrupt acknowledge cycle when IACK and DS are asserted. The MFP will supply a unique vector number to the processor which corresponds to the interrupt handler for the particular channel requiring interrupt service. In a daisy-chained interrupt structure, all devices in the chain must have a common IACK. Refer to 2.2.2 Interrupt Acknowledge Operation and 3.1.2 Interrupt Vector Number Format for additional information.

2.1.4.3 INTERRUPT ENABLE IN (IEI). This input, together with the IEO signal, provides a daisychained interrupt structure for a vectored interrupt scheme. IEI indicates that no higher priority device is requesting interrupt service. So, the highest priority device in the chain should have its IEI pin tied low. During an interrupt acknowledge cycle, an MFP with a pending interrupt is not allowed to pass a vector number to the processor until its IEI pin is asserted. When the daisy-chain option is not implemented, all MFPs should have their IEI pin tied low. Refer to **3.2 DAISY-CHAINING MFPs** for additional information.

2.1.4.4 INTERRUPT ENABLE OUT (IEO). This output, together with the IEI signal, provides a daisy-chained interrupt structure for a vectored interrupt scheme. The IEO of a particular MFP signals lower priority devices that neither the MFP nor any other higher-priority device is requesting interrupt service. When a daisy-chain is implemented, IEO is tied to the next lower priority device's IEI input. The lowest priority device's IEO is not connected. When the daisy-chain option is not implemented, IEO is not connected. Refer to **3.2 DAISY-CHAINING MFPs** for additional information.

2.1.5 General Purpose I/O Interrupt Lines (IO Through I7)

This is an 8-bit pin-programmable I/O port with interrupt capability. The data direction register (DDR) individually defines each line as either a high-impedance input or a TTL-compatible output. As an input, each line can generate an interrupt on the user selected transition of the input signal. Refer to SECTION 4 GENERAL PURPOSE I/O INTERRUPT PORT for further information.

2.1.6 Timer Control

These lines provide internal timing and auxiliary timer control inputs required for certain operating modes. Additionally, the timer outputs are included in this group.

2.1.6.1 TIMER CLOCK (XTAL1 AND XTAL2). This input provides the timing signal for the four timers. A crystal can be connected between the timer clock inputs, XTAL1 and XTAL2, or XTAL1 can be driven with a TTL-level clock while XTAL2 is not connected. The following crystal parameters are suggested:

- a) Parallel resonance, fundamental mode AT-cut
- b) Frequency tolerance measured with 18 picofarads load (0.1% accuracy) drive level 10 microwatts
- c) Shunt capacitance equals 7 picofarads maximum
- d) Series resistance:

2.0<f<2.7 MHz; R_S \leq 300 Ω 2.8<f<4.0 MHz; R_S \leq 150 Ω

2.1.6.2 TIMER INPUTS (TAI AND TBI). These inputs are control signals for timers A and B in the pulse width measurement mode and event count mode. These signals generate interrupts at the same priority level as the general purpose I/O interrupt lines I4 and I3, respectively. While I4 and I3 do not have interrupt capability when the timers are operated in the pulse width measurement mode or the event count mode, I4 and I3 may still be used for I/O. Refer to **5.1.2 Pulse Width Mode Operation** and **5.1.3 Event Count Mode Operation** for further information.

2.1.6.3 TIMER OUTPUTS (TAO, TBO, TCO, AND TDO). Each timer has an associated output which toggles when its main counter counts through 01 (hexadecimal), regardless of which operational mode is selected. When in the delay mode, the timer output will be a square wave with a period equal to two timer cycles. This output signal may be used to supply the universal synchronous/asynchronous receiver-transmitter (USART) baud rate clocks. Timer outputs TAO and TBO may be cleared at any time by writing a one to the reset location in timer control registers A and B. Also, a device reset forces all timer outputs low. Refer to **5.2.2 Timer Control Registers** for additional information.

2.1.7 Serial I/O Control

The full duplex serial channel is implemented by a serial input and output line. The independent receive and transmit sections may be clocked by separate timing signals on the receiver clock input and the transmitter clock input.

2.1.7.1 SERIAL INPUT (SI). This input line is the USART receiver data input. This input is not used in the USART loopback mode. Refer to **6.3.2 Transmitter Status Register** for additional information.

2.1.7.2 SERIAL OUTPUT (SO). This output line is the USART transmitter data output. This output is driven high during a device reset.

2-4

2.1.7.3 RECEIVER CLOCK (RC). This input controls the serial bit rate of the receiver. This signal may be supplied by the timer output lines or by any external TTL-level clock which meets the minimum and maximum cycle times. This clock is not used in the USART loopback mode. Refer to 6.3.2 Transmitter Status Register for additional information.

2.1.7.4 TRANSMITTER CLOCK (TC). This input controls the serial bit rate of the transmitter. This signal may be supplied by the timer output lines or by an external TTL-level clock which meets the minimum and maximum cycle times.

2.1.8 DMA Control

The USART supports DMA transfers through its receiver ready and transmitter ready status lines.

2.1.8.1 RECEIVER READY (RR). This output reflects the receiver buffer full status for DMA operations.

2.1.8.2 TRANSMITTER READY (TR). This output reflects the transmitter buffer empty status for DMA operations.

2.1.9 Signal Summary

Table 2-1 is a summary of all the signals discussed in the previous paragraphs.

 Table 2-1. Signal Summary

Signal Name	Mnemonic	1/0	Active
Power Input	V _{CC}	Input	High
Ground	GND	Input	Low
Clock	CLK	Input	N/A
Chip Select	<u>Č</u> S	Input	Low
Data Srobe	DS	Input	Low
Read/Write	R/W	Input	Read—High, Write—Low
Data Transfer Acknowledge	DTACK	Output	Low
Register Select Bus	RS1-RS5	Input	N/A
Data Bus	D0-D7	1/0	N/A
Reset	RESET	Input	Low
Interrupt Request	ĪRQ	Output	Low
Interrupt Acknowledge	IACK.	Input	Low
Interrupt Enable In	ĪEĪ	Input	Low
Interrupt Enable Out	ĪEO	Output	Low
General Purpose I/O – Interrupt Lines	10-17	1/0	N/A
Timer Clock	XTAL1, XTAL2	Input	High
Timer Inputs	TAI, TBI	Input	N/A
Timer Outputs	TAO,TBO, TCO, TDO	Output -	N/A
Serial Input	SI	Input	N/A
Serial Output	SO	Output	N/A
Receiver Clock	RC	Input	· N/A
Transmitter Clock	TC	Input	N/A
Receiver Ready	RR	Output	Low
Transmitter Ready	TR	Output	Low

2.2 BUS OPERATION

The following paragraphs explain the control signals and bus operation during data transfer operations and reset.

2.2.1 Data Transfer Operations

Transfer of data between devices involves the following pins:

Register Select Bus – RS1 through RS5 Data Bus – D0 through D7 Control Signals

The address and data buses are separate parallel buses used to transfer data using an asynchronous bus structure. In all cycles, the bus master assumes responsibility for deskewing all signals it issues at both the start and end of a cycle. Additionally, the bus master is responsible for deskewing the acknowledge and data signals from the peripheral devices.

2.2.1.1 READ CYCLE. To read an MFP register, \overline{CS} and \overline{DS} must be asserted, and R/W must be high. The MFP will place the contents of the register which is selected by the register select bus (RS1 through RS5) on the data bus (D0 through D7) and then assert \overline{DTACK} . The register addresses are shown in Table 1-1.

After the processor has latched the data, \overline{DS} is negated. The negation of either \overline{CS} or \overline{DS} will terminate the read operation. The MFP will drive \overline{DTACK} high and place it in the high-impedance state. Also, the data bus will be in the high-impedance state. The timing for a read cycle is shown in Figure 2-2. Refer to 7.7 AC ELECTRICAL CHARACTERISTICS for actual timing numbers.



2.2.1.2 WRITE CYCLE. To write a register, \overline{CS} and \overline{DS} must be asserted, and R/\overline{W} must be low The MFP will decode the address bus to determine which register is selected (the register map is shown in Table 1-1). Then the register will be loaded with the contents of the data bus and \overline{DTACK} will be asserted.

When the processor recognizes DTACK, DS will be negated. The write cycle is terminated when either CS or DS is negated. The MFP will drive DTACK high and place it in the high-impedance state. The timing for a write cycle is shown in Figure 2-3. Refer to 7.7 AC ELECTRICAL CHARACTERISTICS for actual numbers.



Figure 2-3. Write Cycle Timing

2.2.2 Interrupt Acknowledge Operation

The MFP has 16 interrupt sources, eight internal sources, and eight external sources. When an interrupt request is pending, the MFP will assert IRQ. In a vectored interrupt scheme, the processor will acknowledge the interrupt request by performing an interrupt acknowledge cycle. IACK and DS will be asserted. The MFP responds to the IACK signal by placing a vector number on the lower eight bits of the data bus. This vector number corresponds to the IRQ handler for the particular interrupt requesting service. The format of this vector number is given in Figure 3-1.

When the MFP asserts DTACK to indicate that valid data is on the bus, the processor will latch the data and terminate the bus cycle by negating DS. When either DS or IACK are negated, the MFP will terminate the interrupt acknowledge operation by driving DTACK high and placing it in the high-impedance state. Also, the data bus will be placed in the high-impedance state. IRQ will be negated as a result of the IACK cycle unless additional interrupts are pending.

The MFP can be part of a daisy-chain interrupt structure which allows multiple MFPs to be placed at the same interrupt level by sharing a common IACK signal. A daisy-chain priority scheme is implemented with signals IEI and IEO. IEI indicates that no higher priority device is requesting interrupt

service. IEO signals lower priority devices that neither this device nor any higher priority device is requesting service. To daisy-chain MFPs, the highest priority MFP has its IEI tied low and successive MFPs have their IEI connected to the next higher priority device's IEO. Note that when the daisychain interrupt structure is not implemented, the IEI of all MFPs must be tied low. Refer to **3.2** DAISY-CHAINING MFPs for additional information.

When the processor initiates an interrupt acknowledge cycle by driving IACK and DS, the MFP whose IEI is low may respond with a vector number if an interrupt is pending. If this device does not have a pending interrupt, IEO is asserted which allows the next lower priority device to respond to the interrupt acknowledge. When an MFP propagates IEO, it will not drive the data bus nor DTACK during the interrupt acknowledge cycle. The timing for an IACK cycle is shown in Figure 2-4. Refer to **7.6 CLOCK TIMING** for further information.



2.2.3 Reset Operation

The reset operation will initialize the MFP to a known state. The reset operation requires that the RESET input be asserted for a minimum of two microseconds. During a device reset condition, all internal MFP registers are cleared except for the timer data registers (TADR, TBDR, TCDR, and TDDR), the USART data register (UDR), the transmitter status register (TSR) and the interrupt vector register. All timers are stopped and the USART receiver and transmitter are disabled. The interrupt channels are also disabled and any pending interrupts are cleared. In addition, the general purpose interrupt I/O lines are placed in the high-impedance input mode and the timer outputs are driven low. External MFP signals are negated. The interrupt vector register is initialized to a \$0F.

SECTION 3 INTERRUPT STRUCTURE

In a 68000 system, the MFP will be assigned to one of the seven possible interrupt levels. All interrupt service requests from the MFP's 16 interrupt channels will be presented at this level. Although, as an interrupt controller, the MFP will internally prioritize its 16 interrupt sources. Additional interrupt sources may be placed at the same interrupt level by daisy-chaining multiple MFPs. The MFPs will be prioritized by their position in the chain.

3.1 INTERRUPT PROCESSING

Each MFP provides individual interrupt capability for its various functions. When an interrupt is received on one of the external interrupt channels or from one of the eight internal sources, the MFP will request interrupt service. The 16 interrupt channels are assigned a fixed priority so that multiple pending interrupts are serviced according to their relative importance. Since the MFP can internally generate 16 vector numbers, the unique vector number which corresponds to the highest priority channel that has a pending interrupt is presented to the processor during an interrupt acknowledge cycle. This unique vector number allows the processor to immediately begin execution of the interrupt handler for the interrupting source, decreasing interrupt latency time.

3.1.1 Interrupt Channel Prioritization

The 16 interrupt channels are prioritized as shown in Table 3-1. General purpose interrupt 7 (17) is the highest priority interrupt channel and 10 is the lowest priority channel. Pending interrupts are presented to the CPU in order of priority unless they have been masked off. By selectively masking interrupts, the channels are in effect re-prioritized.

Priority	Channel	Description
Highest	1111	General Purpose Interrupt 7 (17)
	1110	General Purpose Interrupt 6 (I6)
	1101	Timer A
	1100	Receiver Buffer Full
	1011	Receive Error
	1010	Transmit Buffer Empty
	1001	Transmit Error
	1000	Timer B
	0111	General Purpose Interrupt 5 (15)
	0110	General Purpose Interrupt 4 (I4)
	0101	Timer C
	0100	Timer D
	0011	General Purpose Interrupt 3 (I3)
	0010	General Purpose Interrupt 2 (12)
	· 0001 ·	General Purpose Interrupt 1 (I1)
Lowest	0000	General Purpose Interrupt 0 (10)

3.1.2 Interrupt Vector Number Format

During an interrupt acknowledge cycle, a unique 8-bit vector number is presented to the system which corresponds to the specific interrupt source which is requesting service. The format of the vector is shown in Figure 3-1. The most significant four bits of the interrupt vector number are user programmable. These bits are set by writing the upper four bits of the vector register which is shown in Figure 3-2. The low order bits are generated internally by the TS68901. Note that the binary channel number shown in Table 3-1 corresponds to the low order bits of the vector number associated with each channel.

•	7	6	5	4	3	2	1	0	
i a	V7	V6	V5	V4	IV3	IV2	IV1	IV0	

V7-V4 The four most significant bits are copied from the vector register.

IV3-IV0 These bits are supplied by the MFP. They are the binary channel number of the highest priority channel that is requesting interrupt service.

Figure 3-1. Interrupt Vector Format



* Unused bits are read as zero.

V7-V4 The upper four bits of the vector register are written by the user. These bits become the most significant four bits of the interrupt vector number.

SET	a) MPU writes a one	
CLEARED	a) MPU writes a zero	
	b) Reset	

S

In-Service Register Enable. When the S bit is zero, the MFP is in the automatic end-ofinterrupt mode and the in-service register bits are forced low. When the S bit is a one, the MFP is in the software end-of-interrupt mode and the in-service register bits are enabled. Refer to 3.4.2 Automatic End-of-Interrupt and 3.4.3 Software End-of-Interrupt for additional information.

SET	a) MPU writes a one
CLEARED	a) MPU writes a zero
	b) Reset

Figure 3-2 Vector Register Format (VR)

3.2 DAISY-CHAINING MFPs

As an interrupt controller, the TS68901 MFP will support eight external interrupt sources in addition to its eight internal interrupt sources. When a system requires more than eight external interrupt sources to be placed at the same interrupt level, sources may be added to the prioritized structure by daisy-chaining MFPs. Interrupt sources are prioritized internally within each MFP and the MFPs are prioritized by their position in the chain. Unique vector numbers are provided for each interrupt source.

The IEI and IEO signals implement the daisy-chained interrupt structure. The IEI of the highest priority MFP is tied low and the IEO output of this device is tied to the next highest priority MFP's IEI. The IEI and IEO signals are daisy-chained in this manner for all MFPs in the chain, with the lowest priority MFP's IEO left unconnected. A diagram of an interrupt daisy-chain is shown in Figure 3-3.



Figure 3-3. Daisy-Chained Interrupt Structure

Daisy-chaining requires that all parts in the chain have a common IACK. When the common IACK is asserted during an interrupt acknowledge cycle, all parts will prioritize interrupts in parallel. When the IEI signal to an MFP is asserted, the part may respond to the IACK cycle if it requires interrupt service. Otherwise, the part will assert IEO to the next lower priority device. Thus, priority is passed down the chain via IEI and IEO until a part which has a pending interrupt is reached. The part with the pending interrupt passes a vector number to the processor and does not propagate IEO.

3.3 INTERRUPT CONTROL REGISTERS

MFP interrupt processing is managed by the interrupt enable registers A and B, interrupt pending registers A and B, and interrupt mask registers A and B. These registers allow the programmer to enable or disable individual interrupt channels, mask individual interrupt channels, and access pending interrupt status information. In-service registers A and B allow interrupts to be nested as described in **3.4 NESTING MFP INTERRUPTS**. The interrupt control registers are shown in Figure 3-4.

3.3.1 Interrupt Enable Registers

The interrupt channels are individually enabled or disabled by writing a one or zero, respectively, to the appropriate bit of interrupt enable register A (IERA) or interrupt enable register B (IERB). The processor may read these registers at any time.

When a channel is enabled, interrupts received on the channel will be recognized by the MFP and IRQ will be asserted to the processor, indicating that interrupt service is required. On the other hand, a disabled channel is completely inactive; interrupts received on the channel are ignored by the MFP.

Writing a zero to a bit of interrupt enable register A or B will cause the corresponding bit of interrupt pending register A or B to be cleared. This will terminate all interrupt service requests for the channel and also negate IRQ, unless interrupts are pending from other sources. Disabling a channel, however, does not affect the corresponding bit in interrupt in-service registers A or B. So, if the MFP is in the software end-of-interrupt mode (see **3.4.3 Software End-Of-Interrupt**) and an interrupt is in service when a channel is disabled, the in-service status bit for that channel will remain set until cleared by software.

(a) Interrupt Enable Registers (IERA and IERB)



When a bit is a zero, the associated interrupt channel is disabled. When a bit is a one, the associated interrupt channel is enabled.

a) MPU writes a one SET a) MPU writes a zero CLEARED

b) Reset

(b) Interrupt Pending Registers (IPRA and IPRB)

	7	6	5	4	3	2	1	0
Address 0B (Hex)	GPIP7	GPIP6	Timer A	RCV Buffer Full	RCV Error	XMIT Buffer Empty	XMIT Error	Timer B
	7	6	5	4	3	2	1	0
Address 0D (Hex)	GPIP5	GPIP4	Timer C	Timer D	GPIP3	GPIP2	GPIP1	GPIPO

When a bit is a zero, no interrupt is pending on the associated interrupt channel. When a bit is a one, an interrupt is pending on the associated interrupt channel.

a) Interrupt is received on an enabled interrupt channel

a) Interrupt vector for the associated interrupt channel is passed during an IACK cycle

b) Associated interrupt channel is disabled c) MPU writes a zero

d) Reset

SET

CLEARED

(c) Interrupt In-Service Registers (ISRA and ISRB)

	7	6	5	4	3	2	1	0
Address 0F (Hex)	GPIP7	GPIP6	Timer A	RCV Buffer Full	RCV Error	XMIT Buffer Empty	XMIT Error	Timer B
	7	6	5	4	3	2	1	0
Address 11 (Hex)	GPIP5	GPIP4	Timer C	Timer D	GPIP3	GPIP2	GPIP1	GPIP0

When a bit is a zero, no interrupt processing is in progress for the associated interrupt channel. When a bit is a one, interrupt processing is in progress for the associated interrupt channel. SET

a) Interrupt vector number for the associated interrupt channel is passed during an IACK cycle and the S bit of the vector register is a zero CLEARED

a) Interrupt service is completed for the associated interrupt channel

b) The S bit of the vector register is set

c) MPU writes a zero

d) Reset

Figure 3-4. Interrupt Control Registers (Sheet 1 of 2)



(d) Interrupt Mask Registers (IMRA and IMRB)

Figure 3-4. Interrupt Control Registers (Sheet 2 of 2)

3.3.2 Interrupt Pending Registers

b) Reset

When an interrupt is received on an enabled channel, the corresponding interrupt pending bit is set in interrupt pending register A or B (IPRA or IPRB). In a vectored interrupt scheme, this bit will be cleared when the processor acknowledges the interrupting channel and the MFP responds with a vector number. In a polled interrupt system, the interrupt pending registers must be read to determine the interrupting channel and then the interrupt pending bit is cleared by the interrupt handling routine without performing an interrupt acknowledge sequence.

A single bit of the interrupt pending registers is cleared in software by writing ones to all bit positions except the bit to be cleared. Note that writing ones to IPRA and IPRB has no effect on the contents of the register. A single bit of the interrupt pending registers is also cleared when the corresponding channel is disabled by writing a zero to the appropriate bit of IERA or IERB.

3.3.3 Interrupt Mask Registers

Interrupts are masked for a channel by clearing the appropriate bit in interrupt mask register A or B (IMRA or IMRB). Even though an enabled channel is masked, the channel will recognize subsequent interrupts and set its interrupt pending bit. However, the channel is prevented from requesting interrupt service (IRQ to the processor) as long as the mask bit for that channel is cleared.

If a channel is requesting interrupt service at the time that its corresponding bit in IMRA or IMRB is cleared, the request will cease and \overline{IRQ} will be negated, unless another channel is requesting interrupt service. Later, when the mask bit is set, any pending interrupt on the channel will be processed according to the channel's assigned priority. IMRA and IMRB may be read at any time.

3.4 NESTING MFP INTERRUPTS

In a 68000 vectored interrupt system, the MFP is assigned to one of seven possible interrupt levels. When an interrupt is received from the MFP, an interrupt acknowledge for that level is initiated. Once an interrupt is recognized at a particular level, interrupts at that same level or below are

masked by 68000. As long as the processor's interrupt mask is unchanged, the 68000 interrupt structure will prohibit the nesting of interrupts at the same interrupt level. However, additional interrupt requests from the MFP can be recognized before a previous channel's interrupt service routine is completed by lowering the processor's interrupt mask to the next lower interrupt level within the interrupt handler.

When nesting MFP interrupts, it may be desirable to permit interrupts on any MFP channel, regardless of its priority, to preempt or delay interrupt processing of an earlier channel's interrupt service request. Or, it may be desirable to only allow subsequent higher priority channel interrupt requests to supercede previously recognized lower priority interrupt requests. The MFP interrupt structure provides this flexibility by offering two end-of-interrupt options for vectored interrupt schemes. Note that the end-of-interrupt modes are not active in a polled interrupt scheme.

3.4.1 Selecting The End-Of-Interrupt Mode

In a vectored interrupt scheme, the MFP may be programmed to operate in either the automatic end-of-interrupt mode or the software end-of-interrupt mode. The mode is selected by writing the S bit of the vector register (see Figure 3-2). When the S bit is programmed to a one, the MFP is placed in the software end-of-interrupt mode and when the S bit is a zero, all channels operate in the automatic end-of-interrupt mode.

3.4.2 Automatic End-Of-Interrupt

When an interrupt vector number is passed to the processor during an interrupt acknowledge cycle, the corresponding channel's interrupt pending bit is cleared. In the automatic end-of-interrupt mode, no further history of the interrupt remains in the MFP. The in-service bits of the interrupt in-service registers (ISRA and ISRB) are forced low. Subsequent interrupts which are received on any MFP channel will generate an interrupt request to the processor, even if the current interrupt's service routine has not been completed.

3.4.3 Software End-Of-Interrupt

In the software end-of-interrupt mode, the channel's associated interrupt pending bit is cleared and in addition, the channel's in-service bit of in-service register A or B is set when its vector number is passed to the processor during an IACK cycle. A higher priority channel may subsequently request interrupt service and be acknowledged, but as long as the channel's in-service bit is set, no lower priority channel may request interrupt service nor pass its vector during an interrupt acknowledge sequence.

While only higher priority channels may request interrupt service, any channel can receive an interrupt and set its interrupt pending bit. Even the channel whose in-service bit is set can receive a second interrupt. However, no interrupt service request is made until its in-service bit is cleared.

The in-service bit for a particular channel can be cleared by writing a zero to its corresponding bit in ISRA or ISRB and ones to all other bit positions. Since bits in the in-service registers can only be cleared in software and not set, writing ones to the registers does not alter their contents. ISRA and ISRB may be read at any time.

SECTION 4 GENERAL PURPOSE INPUT/OUTPUT INTERRUPT PORT

The general purpose interrupt input/output (I/O) port (GPIP) provides eight I/O lines (I0 through I7) that may be operated as either inputs or outputs under software control. In addition, these lines may optionally generate an interrupt on either a positive transition or a negative transition of the input signal. The flexibility of the GPIP allows it to be configured as an 8-bit I/O port or for bit I/O. Since interrupts are enabled on a bit-by-bit basis, a subset of the GPIP could be programmed as handshake lines or the port could be connected to as many as eight external interrupt sources, which would be prioritized by the MFP interrupt controller for interrupt service.

4.1 6800 INTERRUPT CONTROLLER

The MFP interrupt controller is particularly useful in a system which has many 6800-type devices. Typically, in a vectored 68000 system, 6800-type peripherals use the autovector which corresponds to their assigned interrupt level since they do not provide a vector number in response to an IACK cycle. The autovector interrupt handler must then poll all 6800-type devices at that interrupt level to determine which device is requesting service. However, by tying the IRQ output from a 6800-type device to the general purpose I/O interrupt port (GPIP) of an MFP, a unique vector number will be provided to the processor during an interrupt acknowledge cycle. This interrupt structure will significantly reduce interrupt latency for 6800-type devices which do not support vector-by-device.

4.2 GPIP CONTROL REGISTERS

The GPIP is programmed via three control registers shown in Figure 4-1. These registers control the data direction, provide user access to the port, and specify the active edge for each bit of the GPIP which will produce an interrupt. These registers are described in detail in the following paragraphs.

4.2.1 GPIP Data Register

The general purpose I/O data register is used to input or output data to the port. When data is written to the GPIP data register, those pins which are defined as inputs will remain in the highimpedance state. Pins which are defined as outputs will assume the state (high or low) of their corresponding bit in the data register. When the GPIP is read, data will be passed directly from the bits of the data register for pins which are defined as outputs. Data from pins defined as inputs will come from the input buffers.

4.2.2 Active Edge Register

The active edge register (AER) allows each of the GPIP lines to produce an interrupt on either a oneto-zero or a zero-to-one transition. Writing a zero to the appropriate edge bit of the active edge

(a) GPIP Data Register (GPIP)

				-				
	7	6	5	4	3	· 2	1	0
Address 01 (Hex)	GPIP7	GPIP6	GPIP5	GPIP4	GPIP3	GPIP2	GPIP1	GPIP0
SET a) CLEARED a)	MPU write MPU write	es a one es a zero						
		(t) Active E	dge Regist	ter (AER)			
	7	6	5	4	3	2	1	0
Address 03 (Hex)	GPIP7	GPIP6	GPIP5	GPIP4	GPIP3	GPIP2	GPIP1	GPIP0
a dit is a one, ir SET a) CLEARED a) b)	MPU write MPU write MPU write Reset	iii de gene es a one es a zero .			age of the	associated	a input sig	nai.
		(c)	Data Dire	ction Regi	ster (DDR)			
	7	6	5	4	3	2	1	0
Address 05 (Hex)	GPIP7	GPIP6	GPIP5	GPIP4	GPIP3	GPIP2	GPIP1	GPIP0
When a bit is a z	are the en			e				

CLEARED a) MPU writes a zero b) Reset

Figure 4-1. GPIP Control Registers

register causes the associated input to generate an interrupt on the one-to-zero transition. Writing a one to the edge bit will produce an interrupt on the zero-to-one transition of the corresponding GPIP line.

NOTE

The transition detector is an exclusive-OR gate whose inputs are the edge bit and the input buffer. As a result, writing the AER may cause an interrupt-producing transition, depending upon the state of the input. So, the AER should be configured before enabling interrupts via the interrupt enable registers (IERA and IERB). Also, changing the edge bit while interrupts are enabled may cause an interrupt on the corresponding channel.

4.2.3 Data Direction Register

The data direction register (DDR) allows the programmer to define I0 through I7 as inputs or outputs by writing the corresponding bit. When a bit of the data direction register is written as a zero, the corresponding interrupt I/O pin will be a high-impedance input. Writing a one to any bit of the data direction register will cause the corresponding pin to be configured as a push-pull output.
SECTION 5 TIMERS

The MFP contains four 8-bit timers which provide many functions typically required in microprocessor systems. The timers can supply the baud rate clocks for the on-chip serial I/O channel, generate periodic interrupts, measure elapsed time, and count signal transitions. In addition, two timers have waveform generation capability.

All timers are prescaler/counter timers with a common independent clock input (XTAL1 or XTAL2) and are not required to be operated from the system clock. Each timer's output signal toggles when the timer's main counter times out. Additionally, timers A and B have auxiliary control signals which are used in two of the operation modes. An interrupt channel is assigned to each timer and when the auxiliary control signals are used, a separate interrupt channel will respond to transitions on these inputs.

5.1 OPERATION MODES

Timers A and B are full function timers which, in addition to the delay mode, operate in the pulse width measurement mode and the event count mode. Timers C and D are delay timers only. A brief discussion of each of the timer modes follows.

5.1.1 Delay Mode Operation

All timers may operate in the delay mode. In this mode, the prescaler is always active. The prescaler specifies the number of timer clock cycles which must elapse before a count pulse is applied to the main counter. A count pulse causes the main counter to decrement by one. When the timer has decremented down to 01 (hexadecimal), the next count pulse will cause the main counter to be reloaded from the timer data register and a time out pulse will be produced. This time out pulse is coupled to the timer's interrupt channel and, if the channel is enabled, an interrupt will occur. The time out pulse also causes the timer output pin to toggle. The output will remain in this new state until the next time out pulse occurs.

For example, if delay mode with a divide-by-10 prescaler is selected and the timer data register is loaded with 100 (decimal), the main counter will decrement once every 10 timer clock cycles. After 1,000 timer clocks, a time out pulse will be produced. This time out pulse will generate an interrupt if the channel is enabled (IERA, IERB) and in addition, the timer's output line will toggle. The output line will complete one full period every 2,000 cycles of the timer clock.

If the prescaler value is changed while the timer is enabled, the first time out pulse will occur at an indeterminate time no less than one nor more than 200 timer clock cycles. Subsequent time out pulses will then occur at the correct interval.

5-1

If the main counter is loaded with 01 (hexadecimal), a time out pulse will occur every time the prescaler presents a count pulse to the main counter. If the main counter is loaded with 00, a time out pulse will occur every 256 count pulses.

5.1.2 Pulse Width Measurement Operation

Besides the delay mode, timers A and B may be programmed to operate in the pulse width measurement mode. In this mode an auxiliary control input is required; timers A and B auxiliary input lines are TAI and TBI. Also, in the pulse width measurement mode, interrupt channels normally associated with I4 and I3 will respond to transitions on TAI and TBI, respectively. General purpose lines I3 and I4 may still be used for I/O. A conceptual circuit of the timers in the pulse width measurement mode is shown in Figure 5-1.



Figure 5-1. Conceptual Circuit of Timers A and B in Pulse Width Measurement Mode

The pulse width measurement mode functions similarly to the delay mode, with the auxiliary control signal acting as an enable to the timer. When the control signal is active, the prescaler and main counter are allowed to operate. When the control signal is negated, the timer is stopped. So, the width of the active pulse on TAI or TBI is measured by the number of timer counts which occur while the timer is allowed to operate.

The active state of the auxiliary input line is defined by the associated interrupt channel's edge bit in the active edge register (AER). GPIP4 of the AER is the edge bit associated with TAI and GPIP3 is associated with TBI. When the edge bit is a one, the auxiliary input will be active high, enabling the timer while the input signal is at a high level. If the edge bit is low, the auxiliary input will be active low and the timer while the input signal is at a high level. If a low level.

The state of the active edge bit also specifies whether a zero-to-one transition or a one-to-zero transition of the auxiliary input pin will produce an interrupt when the interrupt channel is enabled. In normal operation, programming the active edge bit to a one will produce an interrupt on the zeroto-one transition of the associated input signal. Alternately, programming the edge bit to a zero will produce an interrupt on the one-to-zero transition of the input signal. However, in the pulse width measurement mode, the interrupt generated by a transition on TAI or TBI will occur on the opposite transition as that normally defined by the edge bit.

For example, in the pulse width measurement mode, if the edge bit is a one, the timer will be allowed to run while the auxiliary input TAI is high. When TAI transitions from high to low, the timer will stop and, if the interrupt channel is enabled, an interrupt will occur. By having the interrupt occur on the one-to-zero transition instead of the zero-to-one transition, the processor will be interrupted when the pulse being measured has terminated and the width of the pulse is available from the timer. Therefore, the timers act like a divide-by-prescaler that can be programmed by the timer data register and the timers' C and D control register.

After reading the contents of the timer, the main counter must be reinitialized by writing to the timer data register to allow consecutive pulses to be measured. If the timer is written after the auxiliary input signal is active, the timer will count from the previous contents of the timer data register until it counts through 01 (hexadecimal). At that time, the main counter is loaded with the new value from the timer data register, a time out pulse is generated which will toggle the timer output, and an interrupt may be optionally generated on the timer interrupt channel. Note that the pulse width measured will include counts from before the main counter was reloaded. If the timer data register is written while the pulse is transitioning to the active state, an indeterminate value may be written into the main counter.

Once the timer is reprogrammed for another mode, interrupts will again occur as normally defined by the edge bit. Note that an interrupt may be generated as the result of placing the timer into the pulse width measurement mode or by reprogramming the timer for another mode. Also, an interrupt may be generated by changing the state of the edge bit while in the pulse width measurement mode.

5.1.3 Event Count Mode Operation

In addition to the delay mode and the pulse width measurement mode, timers A and B may be programmed to operate in the event count mode. Like the pulse width measurement mode, the event count mode also requires an auxiliary input signal, TAI or TBI, and the interrupt channels normally associated with I4 and I3 will respond to transitions on TAI and TBI, respectively. General purpose lines I3 and I4 still function normally.

In the event count mode the prescaler is disabled, allowing each active transition on TAI and TBI to produce a count pulse. The count pulse causes the main counter to decrement by one. When the timer counts through 01 (hexadecimal), a time out pulse is generated which will cause the output signal to toggle and may optionally produce an interrupt via the associated timer interrupt channel. The timer's main counter is also reloaded from the timer data register. To count transitions reliably, the input signal may only transition once every four timer clock periods. For this reason, the input signal must have a maximum frequency equal to one-fourth that of the timer clock.

5-3

The active edge of the auxiliary input signal is defined by the associated interrupt channel's edge bit. GPIP4 of the AER specifies the active edge for TAI and GPIP3 defines the active edge for TBI. When the edge bit is programmed to a one, a count pulse will be generated on the zero-to-one transition of the auxiliary input signal. When the edge bit is programmed to a zero, a count pulse will be generated on the one-to-zero transition. Also, note that changing the state of the edge bit while the timer is in the event count mode may produce a count pulse.

Besides generating a count pulse, the active transition of the auxiliary input signal will also produce an interrupt on the I3 or I4 interrupt channel, if the interrupt channel is enabled. Typically, in the event count mode, these channels are not enabled since the timer is automatically counting transitions on the input signal. If the interrupt channel were enabled, the number of transitions could be counted in the interrupt routine without requiring the use of the timer.

5.2 TIMER REGISTERS

The four timers are programmed via three control registers and four timer data registers. Control registers TACR and TBCR and timer data registers TADR and TBDR (refer to Figure 5-1) are associated with timers A and B respectively. Timers C and D are controlled by the control register TCDCR and the data registers TCDR and TDDR (refer to Figure 5-2).



(a) Timer A Data Register (TADR)

THOMSON SEMICONDUCTEURS

5.2.1 Timer Data Registers

Each timer's main counter is an 8-bit binary down counter. The value of the main counter may be read at any time by reading the timer's data register. The information read is the value of the counter which was captured on the last low-to-high transition of the DS pin.

The main counter is initialized by writing to the timer's data register. If the timer is stopped, data is loaded simultaneously into both the timer data register and the main counter. If the timer data register is written while the timer is enabled, the value is not loaded into the timer until the timer counts through 01 (hexadecimal). Writing the timer data register while the timer is counting through 01 (hexadecimal) will cause an indeterminate value to be loaded into the timer's main counter. The four data registers are shown in Figure 5-2.

5.2.2 Timer Control Registers

Bits in the timer control registers select the operation mode, select the prescale value, and disable the timers. Timer control registers TACR and TBCR also have bits which allow the programmer to reset output lines TAO and TBO. These control registers are shown in Figure 5-3.



AC3-AC0, BC3-BC0 These bits are decoded to determine the timer operation mode.

Figure 5-3. Timer Control Registers (Sheet 1 of 2)

AC3 BC3	AC2 BC2	AC1 BC1	AC0 BC0	Operation Mode
0	0	0	0	Timer Stopped*
0	0	0	1	Delay Mode, ÷ 4 Prescaler
0.	0	1	0	Delay Mode, ÷ 10 Prescaler
0	0	1	1	Delay Mode, ÷ 16 Prescaler
0	1	0	0	Delay Mode, ÷ 50 Prescaler
0	1	0	1	Delay Mode, ÷ 64 Prescaler
0	1	1	0	Delay Mode, ÷ 100 Prescaler
0	1	1	1	Delay Mode, ÷ 200 Prescaler
1	0	0	0	Event Count Mode
1	0	0	. 1	Pulse Width Mode, + 4 Prescaler
1	0	1	0	Pulse Width Mode, ÷ 10 Prescaler
1	0	1	1	Pulse Width Mode, ÷ 16 Prescaler
1	1	0	0	Pulse Width Mode, ÷ 50 Prescaler
1	1	0	1	Pulse Width Mode, ÷ 64 Prescaler
1	1	1	0	Pulse Width Mode, + 100 Prescaler
1	1	1	1	Pulse Width Mode. + 200 Prescaler

* Regardless of the operation mode, counting is inhibited when the timer is stopped. The contents of the timer's main counter is not affected, although any residual count in the prescaler is lost.

SET	: a)	MPU writes a one
CLEARED	a)	MPU writes a zero
	b)	Reset

(c) Timers C and D Control Register (TCDCR)

	7	6	5	4	3	2	1	0
Address 1D (Hex)	*	CC2	CC1	CC0	*	DC2	DC1	DC0
	*Unused	bits read a	s zero					

CC2-CC0, DC2-DC0 The bits are decoded to determine the timer operation mode.

CC2 DC2	CC1 DC1	CC0 DC0	Operation Mode
0	0	0	Timer Stopped*
0	0	1	Delay Mode, ÷ 4 Prescaler
0	1	Q	Delay Mode, ÷ 10 Prescaler
0	1	1	Delay Mode, ÷ 16 Prescaler
1	0	0	Delay Mode, ÷ 50 Prescaler
1	0	1	Delay Mode, ÷ 64 Prescaler
1	1	0	Delay Mode, ÷ 100 Prescaler
1	1	1	Delay Mode, ÷ 200 Prescaler
When th	o timor is a	stopped cour	ting is inhibited. The contents of the timer's

*When the timer is stopped, counting is inhibited. The contents of the timer's main counter is not affected, although any residual count in the prescaler is lost.

SET	a)	MPU writes a one
CLEARED	a)	MPU writes a zero
	b)	Reset

Figure 5-3. Timer Control Registers (Sheet 2 of 2)

SECTION 6 UNIVERSAL SYNCHRONOUS/ASYNCHRONOUS RECEIVER-TRANSMITTER

The universal synchronous/asynchronous receiver-transmitter (USART) is a single full-duplex serial channel with a double-buffered receiver and transmitter. There are separate receive and transmit clocks and separate receive and transmit status and data bytes. The receive and transmit sections are also assigned separate interrupt channels. Each section has both a normal condition interrupt channel and an error condition interrupt channel. These channels can be optionally disabled from interrupting the processor and instead, DMA transfers can be performed using the receiver ready and transmitter ready external MFP signals.

6.1 CHARACTER PROTOCOLS

The MFP USART supports asynchronous and with the aid of a polynomial generator checker (PGC) supports byte synchronous character formats. These formats are selected independently of the divide-by-one and divide-by-16 clock modes.

When the divide-by-one clock mode is selected, synchronization must be accomplished externally. The receiver will sample the serial data on the rising edge of the receiver clock. In the divide-by-16 clock mode, the data is sampled at mid-bit time to increase transient noise rejection.

Also, when the divide-by-16 clock mode is selected, the USART resynchronization logic is enabled. This logic increases the channel's clock skew tolerance. When a valid transition is detected, an internal counter is reset to state zero. Transition checking is then inhibited until state four. Then at state eight, the previous state of the transition checking logic is clocked into the receive shift register.

6.1.1 Asynchronous Format

Variable word length and start/stop bit configurations are available under software control for asynchronous operation. The word length can be five to eight bits and one, one and one-half, or two stop bits can be selected. The user can also select odd, even, or no parity. For character lengths of less than eight bits, the assembled character will consist of the required number of data bits followed by zeros in the unused bit positions and a parity bit, if parity is enabled.

In the asynchronous format, start bit detection is always enabled. New data is not shifted into the receive shift register until a zero bit is received. When the divide-by-16 clock mode is selected, the false start bit logic is also active. Any transition must be stable for three positive receive clock edges to be considered valid. Then a valid zero-to-one transition must not occur for at least eight additional positive clock edges.

6.1.2 Synchronous Format

When the synchronous character format is selected, the 8-bit synchronous character loaded into the synchronous character register is compared to received serial data until a match is found. Once synchronization is established, incoming data is clocked into the receiver. The synchronous word will be continuously transmitted during an underrun condition. All synchronous characters can be optionally stripped from the receive buffer. Figure 6-1 shows the synchronous character register.





The synchronous character is typically written after the data word length is selected, since unused bits in the synchronous character register are zeroed out. When parity is enabled, synchronous word length is the data word length plus one. The MFP will compute and append the parity bit for the synchronous word when a word length of eight is selected. However, if the word length is less than eight, the user must determine the synchronous word parity and write it into the synchronous character register along with the synchronous character. The MFP will then transmit the extra bit in the synchronous word as a parity bit.

6.1.3 USART Control Register

The USART control register (UCR) selects the clock mode and the character format for the receive and transmit sections. This register is shown in Figure 6-2.

6.2 RECEIVER

As data is received on the serial input line (SI), it is clocked into an internal 8-bit shift register until the specified number of data bits have been assembled. This character will then be transferred to the receive buffer, assuming that the last word in the receiver buffer has been read. This transfer produces a buffer full interrupt to the processor.

Reading the receive buffer satisfies the buffer full condition and allows a new data word to be transferred to the receive buffer when it is assembled. The receive buffer is accessed by reading the USART data register (UDR). The UDR is simply an 8-bit data register used when transferring data from the MFP and the CPU.

Each time a word is transferred to the receive buffer, its status information is latched into the receiver status register (RSR). The RSR is not updated again until the data word in the receive buffer has been read. When a buffer full condition exists, the RSR should always be read before the receive buffer (UDR) to maintain the correct correspondance between data and flags. Otherwise, it is possible that after reading the UDR and prior to reading the RSR, a new word could be received and transferred to the receive buffer. Its associated flags would be latched into the RSR, overwriting the flags for the previous data word. Then when the RSR were read to access the status information for the first data word, the flags for the new word would be retrieved.



CLK Clock Mode. When this bit is zero, data will be clocked into and out of the receiver and transmitter at the frequency of their respective clocks. When this bit is a one, data will be clocked into and out of the receiver and transmitter at one sixteenth the frequency of their respective clocks. Also, the receiver data transition resynchronization logic will be enabled.

SET= ÷ 16 a) MPU writes a one CLEARED= ÷ 1 a) MPU writes a zero b) Reset

ć

WL0, WL1 Word Length. These two bits specify the length of the data word exclusive of start bits, stop bits, and parity.

WL1	WLO	Word Length
0	0	8 Bits
0	1	7 Bits
1	0	6 Bits
1	1	5 Bits

SET a) MPU writes a one CLEARED a) MPU writes a zero b) Reset

STO, ST1

Start/Stop Bit and Format Control. These two bits select the number of start and stop bits and also specify the character format.

ST1	STO	Start Bits	Stop Bits	Format
0	0	0	0	Synchronous
0	1	1	1	Asynchronous
1	· 0	1	1 1/2	Asynchronous*
1	1	1	2 -	Asynchronous

*Only used with divide-by-16 clock mode

SET	a)	MPU writes a one	
CLEARED	a)	MPU writes a zero	
	b)	Reset	1

ΡE

Parity Enable. When this bit is zero, no parity check will be made and no parity bit will be computed for transmission. When this bit is a one, parity will be checked by the receiver and parity will be calculated and inserted during data transmission. Note that parity is not automatically appended to the synchronous character for word lengths of less than eight bits. In this case, the parity should be written into the synchronous character register along with the synchronous word.

SET	a)	MPU writes a one
CLEARED	a)	MPU writes a zero
	b)	Reset

E/O Even/Odd Parity. When this bit is zero, odd parity is selected. When this bit is a one, even parity is selected.
 SET a) MPU writes a one
 CLEARED a) MPU writes a zero
 b) Reset

Figure 6-2. USART Control Register (UCR)

6.2.1 Receiver Interrupt Channels

The USART receive section is assigned two interrupt channels. One indicates the buffer full condition, while the other channel indicates an error condition. Error conditions include overrun, parity error, synchronous found, and break. These interrupting conditions correspond to the BF, OE, PE, and F/S or B bits of the receiver status register. These flags will function as described in **6.2.2 Receiver Status Register** whether the receiver interrupt channels are enabled or disabled.

While only one interrupt is generated per character received, two dedicated interrupt channels allow separate vector numbers to be assigned for normal and abnormal receiver conditions. When a received word has an error associated with it and the error interrupt channel is enabled, an interrupt will be generated on the error channel only. However, if the error channel is disabled, an interrupt for an error condition will be generated on the buffer full interrupt channel along with interrupts produced by the buffer full condition. The receiver status register must always be read to determine which error condition produced the interrupt.

6.2.2 Receiver Status Register

The receiver status register contains the receive buffer full flag, the synchronous strip enable, the receiver enable, and various status information associated with the data word in the receive buffer. The RSR is latched each time a data word is transferred to the receive buffer. RSR flags cannot change again until the data word has been read. The exception is the character in progress flag which monitors when a new word is being assembled in the asynchronous character format. The receiver status register is shown in Figure 6-3.

	Address 2B	BF	OE	PE	FE	F/S or B	M/CIP	SS	RE	
BF	Buffer Full. Ti receive buffer SET CLEARED	nis bit is se is read by a) Receive a) Receive b) Reset	t when a r accessing d word tra buffer rea	received w the USAR nsferred to d	ord is tran T data reg b buffer	sferred to ister (UDR	the receive	e buffer. Ti is read on	his bit is cl Iy.	eared when the
OE	Overrun Error. receive buffer full condition OE bit is clear SET CLEARED	An overru is full. Neit is satisfied ed by readi a) Incomin a) Receiver b) Reset	n error occ her the rec by reading ng the RS g word rec status rec	urs when a eive buffer the UDR. R. New da ceived and gister read	a received r nor the R This error ata words receive bu	word is due SR is overvice condition will not be uffer full	e to be trar written. Th will genera assembled	nsferred to le OE bit is lte an inter d until the	the receive set after th rupt to the RSR is rea	e buffer, but the le receive buffer processor. The ad.
PE.	Parity Error. T the word trans SET CLEARED	his bit is set sferred to t a) Word in a) Word in b) Reset	when the he receive receive bu receive bu	word trans buffer doe iffer has a iffer does	sferred to the es not have parity error not have a	he receive e a parity e or 1 parity erre	buffer has error. or	a parity err	or. This bit	is cleared when
FE	Frame Error. / character forn cleared when SET CLEARED	A frame err hat. The FE the word ti a) Word in a) Word in b) Reset	or exists v bit is set v ransferred receive bu receive bu	vhen a nor when the w to the rece uffer has a uffer does	n-zero data vord transf eive buffer frame erro not have a	a word is r erred to th does not l or frame erro	not followe e receive t have a fran or	ed by a sto buffer has a me error.	pp bit in th a frame err	e asynchronous or. The FE bit is
	Fig	ure 6-3.	Receive	er Statu	s Regis	ter (RSI	R) (She	et 1 of 2	2)	÷

° 0

F/S or B	 Found/Search or Break Detect. In the synchronous character format this bit can be set or cleared in software. When the bit is a zero, the USART receiver is placed in the search mode. The incoming data is compared to the synchronous character register (SCR) and the word length counter is disabled. The F/S bit will automatically be set when a match is found and the word length counter will be enabled. An interrupt will also be produced on the receive error channel. SET a) Incoming word matches synchronous character CLEARED a) MPU writes a zero b) Incoming word does not match synchronous character c) Reset
	In the asynchronous character format, this flag indicates a break condition. A break is detected when an all zero data word with no stop bit is received. The break condition continues until a non-zero data bit is received. The B bit is set when the word transferred to the receive buffer is a break indication. A break condition generates an interrupt to the processor. This bit is cleared when a non-zero data bit is received and the break condition has been acknowledged by reading the RSR at least once. An end of break interrupt will be generated when the bit is cleared. SET a) Word in receive buffer is a break CLEARED a) Break terminates and receiver status register read since beginning of break condition b) Reset
M or CIP	 Match/Character in Progress. In the synchronous character format, this flag indicates that a synchronous character has been received. The M bit is set when the word transferred to the receive buffer matches the synchronous character register. The M bit is cleared when the word transferred to the receive buffer does not match the synchronous character register. SET a) Word transferred to receive buffer matches the synchronous character CLEARED a) Word transferred to receive buffer does not match synchronous character
	In the asynchronous character format, this flag indicates that a word is being assembled. The CIP bit is set when a start bit is detected. The CIP bit is cleared when the final stop bit has been received. SET a) Start bit is detected CLEARED a) End of word detected b) Reset
SS	Synchronous Strip Enable. When this bit is a one, data words that match the synchronous character register will not be loaded into the receive buffer and no buffer full condition will be produced. When this bit is a one, data words that match the synchronous character register will be transferred to the receive buffer and a buffer full condi- tion will be produced. SET a) MPU writes a one CLEARED a) MPU writes a zero b) Reset
RE	Receiver Enable. When this bit is a zero, the receiver will be immediately disabled. All flags will be cleared. When this bit is a one, normal receiver operation is enabled. This bit should not be set to a one until the receiver clock is active. SET a) MPU writes a one b) Transmitter is disabled in auto-turnaround mode CLEARED a) MPU writes a zero b) Reset
6.2.3 Spec	Figure 6-3. Receiver Status Register (RSR) (Sheet 2 of 2)

Certain receive conditions relating to the overrun error flag and the break detect flag require further explanation. Consider the following examples:

- 1) A break is received while the receive buffer is full.
 - This does not produce an overrun condition. Only the B flag will be set after the receiver buffer is read.
- 2) A new word is received and the receive buffer is full. A break is received before the receive buffer is read.

Both the B and OE flags will be set when the buffer full condition is satisfied.

6.3 TRANSMITTER

The transmit buffer is loaded by writing to the USART data register (UDR). The data word will be transferred to an internal 8-bit shift register when the last word in the shift register has been transmitted. This will produce a buffer empty condition. If the transmitter completes the transmission of the word in the shift register before a new word is written to the transmit buffer, an underrun error will occur. In the asynchronous character format, the transmitter will send a mark until the transmit buffer is written. In the synchronous character format, the transmitter will continuously send the synchronous character.

The transmit buffer can be loaded prior to enabling the transmitter. After the transmitter is enabled, there is a delay before the first bit is output. The serial output line (SO) should be programmed to be high, low, or high impedance when the transmitter is enabled to force the output line to the desired state until the first bit is shifted out. Note that a one bit will always be transmitted prior to the word in the transmit shift register when the transmitter is first enabled.

When the transmitter is disabled, any word currently being transmitted will continue to completion. However, any word in the transmit buffer will not be transmitted and will remain in the buffer. So, no buffer empty condition will occur. If the buffer is empty when the transmitter is disabled, the buffer empty condition will remain, but no underrun condition will be generated when the word in transmission is completed. If no word is being transmitted when the transmitter is disabled, the transmitter will stop at the next rising edge of the internal shift clock.

In the asynchronous character format, the transmitter can be programmed to send a break. The break will be transmitted once the word currently in the shift register has been sent. If the shift register is empty, the break command will be effective immediately. An END interrupt will be generated at every normal character boundary to aid in timing the break transmission. The break will continue until the break command is cleared.

Any character in the transmit buffer at the start of a break will be transmitted when the break is terminated. If the transmit buffer is empty at the start of a break, it may be written at any time during the break. If the buffer is still empty at the end of the break, an underrun condition will exist.

Disabling the transmitter during a break condition causes the transmitter to cease transmission of the break character at the end of the current character. No end of break stop bit will be transmitted. Even if the transmit buffer is empty, no buffer empty condition will occur nor will an underrun condition occur. Also, any word in the transmit buffer will remain.

6.3.1 Transmitter Interrupt Channels

The USART transmit section is assigned two interrupt channels. One channel indicates a buffer empty condition and the other channel indicates an underrun or end condition. These interrupting conditions correspond to the BE, UE, and END flag bits of the transmitter status register (TSR). The flag bits will function as described in **6.3.2 Transmitter Status Register** whether their associated interrupt channel is enabled or disabled.

6.3.2 Transmitter Status Register

The transmitter status register contains various transmitter error flags and transmitter control bits for selecting auto-turnaround and loopback mode. The TSR is shown in Figure 6-4.

٠

er nortes

		7	6	5	4	3	2	1	0	
	Address 2[BE	UE	AT	END	В	н	L	TE.	7
3E	Buffer Empty is cleared wh SET CLEARED	. This bit is se en the transr a) Transmit a) Transmit	et when th mit buffer buffer co buffer wr	e word in is reloade ntents trai itten	the transmi d by writin nsferred to	t buffer is g to the U transmit s	transferre SART da hift regist	d to the tran ta register er	nsmit shift (UDR).	register. Thi
UE	Underrun Erro loaded into th not need to b SET CLEARED	or. This bit is ne transmit bo oe cleared be a) Transmit a) Transmit b) Transmit	set when t uffer. This fore writir shift regis ter status ter disable	the word in bit is clean ng to the l ster conten register re ed	n the transn ired by reac JDR. ints transmi ead	nit shift reg ling the TS tted before	jister has t SR or by d e transmit	been transr lisabling th buffer wri	nitted befo e transmit tten	bre a new wo ter. This bit c
AT .	Auto-Turnarc disabled and SET CLEARED	und. When the last char a) MPU wri a) Transmitt	this bit is acter bein tes a one ter disable	set, the re g transmit d	eceiver will Ited is com	be enable pleted. Th	d automa is bit is cl	itically afte eared at th	r the trans e end of t	smitter has b he transmiss
END	End of Transi after the char END bit will b	mission. Whe acter transm be set immed	en the trar ission is c liately. Th	nsmitter is omplete. I e END bit	disabled w f no word i is cleared	vhile a cha is being tra by reenabl	racter is b ansmitted ing the tra	eing transr when the ansmitter.	nitted, the transmitte	e END will be r is disabled,
	CLEARED	a) Transmitta) Transmitt	ter disable ter enablee	d d						
В	Break. This b this bit is set transmit shift ware, the bre set. SET CLEARED	 a) Transmitti a) Transmitti a) Transmitti to a one, a register. A b ak indication a) MPU writi a) MPU writi a) MPU writi 	ter disable ter enabled ction in th break will oreak cons will cease tes a one tes a zero	d d be synchro be transr ists of an and norn	nous chara nitted upor all zero dat nal transmis	cter forma the com a word wi ssion will r	t. In the a bletion of th no stop esume. N	synchrono the transn b bit. Wher ote that w	us charact nission of n this bit is nen B is se	ter format, w any word in cleared by s et, BE canno
В Н, L	Break. This b this bit is set transmit shift ware, the bre set. SET CLEARED High and Low also force the	 a) Transmitti a) Transmitti a) Transmitti it has no function to a one, a register. A base indication a) MPU writion a) MPU writion c) These cont c) These cont 	ter disable ter enabled ction in th break will oreak cons will cease tes a one tes a zero rol bits co output aft	d e synchro be transr ists of an and norn nfigure the rer the tra	nous chara nitted upor all zero dat nal transmis e transmitter nsmitter is	cter forma the com a word wi ssion will r enoutput (enabled u	t. In the a oletion of th no stop esume. N 60) when htil END is	synchrono the transn b bit. When ote that wi the transm s cleared.	us charact hission of h this bit is hen B is so hen B is so hen B is so	ter format, w any word in cleared by s et, BE canno abled. These
3 1, L	CLEARED Break. This b this bit is set transmit shift ware, the bre set. SET CLEARED High and Low also force the <u>H</u>	a) Transmitt a) Transmitt it has no fun- to a one, a register. A b ak indication a) MPU writ a) MPU writ a) MPU writ c. These cont t transmitter L	ter disable ter enabled ction in th break will oreak cons will cease tes a one tes a one tes a zero rol bits co output aft <u>Ou</u>	d e synchro be transr ists of an and norn nfigure the rer the tran tput State	nous chara nitted upor all zero dat nal transmit e transmitter nsmitter is	cter forma a the com a word wi ssion will r enotput (s enotput u	t. In the a oletion of th no stop esume. N SO) when htil END is	synchrono the transn b bit. Wher ote that wi the transm s cleared.	us charact hission of h this bit is hen B is si hen B is si hen B is si	ter format, w any word in cleared by s et, BE canno abled. These
В Н, L	CLEARED Break. This b this bit is set transmit shift ware, the bre set. SET CLEARED High and Low also force the <u>H</u> 0	a) Transmitt a) Transmitt it has no fun- to a one, a register. A b ak indication a) MPU writ a) MPU writ a) MPU writ c. These cont transmitter L 0	ter disable ter enabled ction in th break will oreak cons will cease tes a one tes a one tes a zero rol bits co output aft <u>Ou</u> High	d e synchro be transr ists of an a and norn nfigure the rer the tran tput State Impedane	nous chara nitted upor all zero dat nal transmis e transmitter nsmitter is e ce	cter forma a the com a word wi ssion will r er output (enabled u	t. In the a bletion of th no stop esume. N SO) when htil END is	synchrono the transn b bit. Wher ote that wi the transm s cleared.	us charact hission of h this bit is hen B is so itter is disa	ter format, w any word in cleared by s et, BE canno abled. These
3 1, L	CLEARED Break. This b this bit is set transmit shift ware, the bre set. SET CLEARED High and Low also force the <u>H</u> 0	a) Transmitt a) Transmitt a) Transmitt it has no fun- to a one, a register. A b ak indication a) MPU writ a) MPU writ a) MPU writ b transmitter <u>L</u> 0 1 ·	ter disable ter enabled ction in th break will preak cons will cease tes a one tes a zero rol bits co output aft <u>Ou</u> High	d e synchro be transr ists of an e and norn nfigure the rer the tran tput State Low	nous chara nitted upor all zero dat nal transmis e transmitte nsmitter is ce	cter forma a the com a word wi ssion will r er output (enabled u	t. In the a oletion of th no stop esume. N SO) when htil END is	synchrono the transn b bit. Wher ote that wi the transm s cleared.	us charact hission of h this bit is hen B is si itter is dis	ter format, w any word in cleared by s et, BE canno abled. These
В Н, L	CLEARED Break. This b this bit is set transmit shift ware, the bre set. SET CLEARED High and Low also force the <u>H</u> 0 0 1 1	a) Transmitt a) Transmitt a) Transmitt it has no fun- to a one, a register. A b ak indication a) MPU writ a) MPU writ a) MPU writ b) These cont b) These cont c) These c) The c)	ter disable ter enabled ction in th break will oreak cons will cease tes a one tes a one tes a zero rol bits co output aft <u>Ou</u> High Loop	d e synchro be transr ists of an e and norm nfigure the rand norm tput State Impedanc Low High oback Moo	nous chara nitted upor all zero dat nal transmis e transmitter nsmitter is ce de	cter forma a word wi ssion will r er output (enabled un	t. In the a bletion of th no stop esume. N SO) when htil END is	synchrono the transn b bit. Wher ote that wi the transm s cleared.	us charact hission of h this bit is hen B is so itter is dis	ter format, w any word in cleared by s et, BE canno abled. These
В Н, L	CLEARED Break. This b this bit is set transmit shift ware, the bre set. SET CLEARED High and Low also force the <u>H</u> 0 0 1 1 1 Loopback more receiver clock disabled, SO SET CLEARED	a) Transmitt a) Transmitt a) Transmitt it has no fun- to a one, a register. A b ak indication a) MPU writ a) MPU writ a) MPU writ c These cont transmitter <u>L</u> 0 1 0 1 cde internally is forced hig a) MPU writ a) MPU writ a) MPU writ	ter disable ter enabled ction in th break will oreak cons will cease tes a one tes a zero rol bits con output aft <u>Ou</u> High Loop connects The receiv h. tes a one tes a zero	d e synchro be transr ists of an e and norm nfigure the rand norm the trans Low High oback Moo the trans er clock (1)	nous chara nitted upor all zero dat nal transmis e transmitter nsmitter is ce de mitter outp RC) and th	cter forma a the com a word wi ssion will r er output (enabled un enabled un out to the e serial inj	t. In the a bletion of th no stop esume. N SO) when htil END is receiver in but (SI) an	synchrono the transm o bit. Wher ote that wi the transm s cleared.	us charact hission of h this bit is hen B is so itter is dis itter is dis ter transmi d. When t	ter format, w any word in cleared by s et, BE canno abled. These tter clock to he transmitte
В Н, L ТЕ	SET CLEARED Break. This b this bit is set transmit shift ware, the bre set. SET CLEARED High and Low also force the <u>H</u> 0 0 1 1 Loopback more receiver clock disabled, SO SET CLEARED Transmitter E will be set. W and L bits unt shift register in SET	 a) Transmitti a) Transmitti a) Transmitti a) Transmitti thas no function to a one, a register. A back indication a) MPU writion a) MPU writion a) MPU writion c) These contention c) MPU writion c)	ter disable ter enabled ction in th break will oreak cons will cease tes a one tes a zero output aft <u>Ou</u> High Loop connects The receiv h. tes a one tes a zero this bit is s set, the t n begins.	d e synchro be transr ists of an e and norm nfigure the ter the trans tput State lmpedane Low High oback Moo the trans er clock (f cleared, the ransmitted A one bit v	nous chara nitted upor all zero dat nal transmit e transmitter nsmitter is ce de mitter outp RC) and th he transmit r is enabled will be trans	cter forma a the com a word wi ssion will r er output (enabled un enabled un ter is disat ter is disat . The trans mitted bef	t. In the a oletion of th no stop esume. N SO) when ntil END is receiver in but (SI) an oled. The I smitter ou ore the tra	synchrono the transm o bit. When ote that wi the transm s cleared. nput and th re not used UE bit will be ansmission	us charact hission of h this bit is hen B is so itter is dis itter is dis ter transmi d. When t be cleared driven ac of the wor	ter format, w any word in cleared by s et, BE canno abled. These tter clock to he transmitte and the ENE cording to the rd in the trans

6.4 DMA OPERATION

USART error conditions are only valid for each character boundary. When the USART performs block data transfers by using the DMA handshake lines \overline{RR} (receiver ready) and \overline{TR} (transmitter ready), errors must be saved and checked at the end of a block. This is accomplished by enabling the error channel for the receiver or transmitter and by masking interrupts for this channel. Once the transfer is complete, interrupt pending register A is read. Any pending receiver or transmitter error indicates an error in the data transfer.

SECTION 7 ELECTRICAL CHARACTERISTICS

This section contains the electrical specifications and associated timing information for the TS68901 multi-function peripheral.

7.1 MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to 7.0	V
Input Voltage	V _{in}	-0.3 to 7.0	. V
Operating Temperature Range	TA	0 to 70	°C
Storage Temperature	T _{stg}	– 65 to 150	°C ·
Power Dissipation	PD	1.5	W

7.2 THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Rating
Thermal Resistance			
Ceramic	ØJA	40	°C/W
Plastic		TBD	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{CC} or GND).

(1)

(2)

(3)

Υ,

7.3 POWER CONSIDERATIONS

The average chip-junction temperature, TJ, in °C can be obtained from:

 $T_{J} = T_{A} + (P_{D} \circ \theta_{J}A)$

Where:

TA = Ambient Temperature, °C 。

 θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W

 $P_D = P_{INT} + P_{I/O}$

PINT = ICC × VCC, Watts – Chip Internal Power

 $P_{I/O}$ = Power Dissipation on Input and Output Pins – User Determined For most applications $P_{I/O}$ < P_{INT} and can be neglected.

An approximate relationship between PD and TJ (if PI/O is neglected) is: $P_D = K + (T_J + 273^{\circ}C)$

Solving equations 1 and 2 for K gives:

 $K = P_D \circ (T_A + 273 \circ C) + \theta_{JA} P_D^2$

Where:

K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A. Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A.

7.4 DC ELECTRICAL CHARACTERISTICS (T_A=0°C to 70°C, V_{CC}= $-5 \vee \pm 5\%$, unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Input High Voltage	VIH	2.0	V _{CC} +0.3	V
Input Low Voltage	VIL	-0.3	0.8	V
Output High Voltage, Except DTACK (IOH = - 120 µA)	∨он	2.4	-	V
Output Low Voltage, Except DTACK (IOL = 2.0 mA)	VOL		0.5	V
Power Supply Current (Outputs Open)	ΙLL	-	180	mA
Input Leakage Current (Vin=0 to V _{CC})	۱ _{LI}	. –	. ±10	μA
Hi-Z Output Leakage Current in Float (Vout=2.4 to VCC)	ILOH	-	10	μA
Hi-Z Output Leakage Current in Float (V _{out} =0.5 V)	ILOL	-	- 10	μA
DTACK Output Source Current (Vout=2.4 V)	ЮН	-	- 400	μA
DTACK Output Sink Current (Vout=0.5 V)	IOL	-	5.3	mA

7.5 CAPACITANCE ($T_A = 25^{\circ}C$, f = 1 MHz, unmeasured pins returned to ground)

Characteristic	Symbol	Min	Max	Unit
Input Capacitance	C _{in}	-	10	pF
Hi Z Output Capacitance	Cout	-	10	рF



Figure 7-1. IRQ Test Load



Figure 7-2. Typical Test Load

7.6 CLOCK TIMING

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation	f	1.0	4.0	MHz
Cycle Time	t _{cyc}	250	1000	ns
Clock Pulse Width	tCL, tCH	110	250	ns
Rise and Fall Times	tCr, tCf	-	15	ns





Num	Characteristic	Bain	Max	linie
1		50	IVIAA	
2	R/W Address Valid to Falling CS Satur Time	0		115
2	Data Valid Prior to Rising DS Setup Time	280		115
3	CS JACK Valid to Falling Clock Setup Time	50		115 DC
E		50	220	115
	CE LACK of DE High to DTACK High		60	ns
7			100	ns
/		-	100	ns
8		0	-	ns
9	CS, IACK of DS High to Data High Impedance	-	50	ns
10		0	-	ns
11	Data Valid from CS Low	-	310	ns
12	Read Data Valid to DTACK Low Setup Time	50		ns
13	DTACK Low to DS, TACK or CS High Hold Time	0		ns
14(2)	IEI Low to Clock Falling Setup Time	50	-	ns
15(3)	IEO Valid from Clock Low Delay Time		220	ns
16	Data Valid from Clock Low Delay Time	-	300	ns
17	IEO Invalid from IACK Delay Time	-	150	ns
18(2)	DTACK Low from Clock High Delay Time	-	220	ns
19(3)	IEO Valid from IEI Low Delay Time	-	140	ns
20	Data Valid from IEI Low Delay Time	-	220	ns
21	Clock Cycle Time	250	1000	ns
22	Clock Width Low	110	-	ns
23	Clock Width High	110		ns
24(4)	CS, IACK inactive to Rising Clock Setup Time	100	-	ns
25	I/O Minimum Active Pulse Width	100	-	ns
_26	IACK Width High	150		ns
27	I/O Data Valid from Rising CS or DS	-	500	ns
28	Receiver Ready Delay from Rising RC	-	600	ns
29	Transmitter Ready Delay from Rising TC	-	600	ns
30	Timer Output Low from Rising Edge of CS or DS (A and B) (Reset Output Time)		500	ns
31	Output Time Valid from Internal Timeout	-	2 t _{CLK}	ns
			+300	
32	Timer Clock Low Time	110	-	ns
33	Timer Clock High Time	110	-	ns
34	Timer Clock Cycle Time	250	1000	ns
35	RESET Low Time	2	-	μs
36	Delay to Falling IRQ from External Interrupt Active Transition	-	380	ns
37	Transmitter Internal Interrupt Delay from Rising or Falling Edge of TC	550	-	ns
38	Receiver Buffer Full Interrupt Transition Delay Time from Rising Edge of RC	800	-	ns
39	Receiver Error Interrupt Transition Delay Time from Falling Edge of RC	800		ns
40	Serial Input Setup Time from Rising Edge of RC (Divide-by-One Only)	80		ns
41	Data Hold Time from Rising Edge of RC (Divide-by-One Only)	350	-	ns
42	Serial Output Data Valid from Falling Edge of TC (Divide-by-One-Only)	-	440	ns
43	Transmitter Clock Low Time	500	-	ns

7.7 AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ Vdc} \pm 5\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = 0^{\circ}C$ to + 70°C unless otherwise noted; See Figures 7-4 through 7-7)

NOTES :

1. If the setup time is not met, \overline{CS} or \overline{IACK} will not be recognized until the next falling clock.

2. DTACK will go low at (A) for 50 ns min. Otherwise DTACK goes low at (B) (see figure 7-7).

3. IEO goes low only when no IACK is sent. In this case DTACK and the data bus remain in the high impedance state.

4. If this setup time is met (for consecutive cycles), the minimum hold-off time of one clock cycle will be obtained. If not met, the hold-off time will be two clock cycles.

7.7 AC ELECTRICAL CHARACTERISTICS (Continued)

(V_{CC} = 5.0 Vdc \pm 5%, V_{SS} = 0 Vdc, T_A = 0°C to + 70°C, unless otherwise noted; See Figures 7-4 through 7-7)

Num	Characteristic		Max	Unit
44	Transmitter Clock High Time	500	-	ns
45	Transmitter Clock Cycle Time	1.05	8	μs
46	Receiver Clock Low Time	500	-	ns
47	Receiver Clock High Time	500	-	ns
48	Receiver Clock Cycle Time	1.05	8	μs
49	CS, TACK, DS Width Low	-	80	^t CLK
50	Serial Output Data Valid from Falling Edge of TC (Divided-by 16)	_	490	ns

NOTE : Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage of 2.0 volts.

7.7.1 AC ELECTRICAL CHARACTERISTICS - READ CYCLES ($V_{CC} = 5.0 \text{ Vdc} \pm 5 \%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = 0^{\circ}\text{C}$ to + 70°C unless otherwise noted)

Num	Characteristic	Min	Max	Unit
1	CS, DS width High	50	-	ns
2	R/W Address Valid to Falling CS Setup Time	0	-	ns
4(1)	CS, IACK Valid to Falling Clock Setup Time	50	-	ns
5	Clock Low to DTACK Low	1	220	ns
6	CS, IACK or DS High to DTACK High	-	60	ns
7	CS, IACK or DS High to DTACK High Impedance	-	100	ns
8	CS, IACK or DS High to Data Invalid Hold Time	0	-	ns
9	CS, IACK or DS High to Data High Impedance		50	ns
10	CS or DS High to R/W Address Invalid Hold Time	0	-	ns
11	Data Valid from CS Low	-	310	ns
12	Read Data Valid to DTACK Low Setup Time	50	-	ns
13	DTACK Low to DS, IACK or CS High Hold Time	0	-	ns
24(2)	CS, IACK Inactive to Rising Clock Setup Time	100	-	ns

NOTES :

- 1. If the setup time is not met, CS or IACK will not be recognized until the next falling clock.
- 2. If this setup time is met (for consecutive cycles), the minimum hold-off time of one clock cycle will be obtained. If not met, the hold-off time will be two clock cycles.



Figure 7-4. Read Cycle Timing

7.7.2 AC ELECTRICAL CHARACTERISTICS - WRITE CYCLES ($V_{CC} = 5.0 \text{ Vdc} \pm 5 \%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = 0^{\circ}\text{C}$ to + 70°C unless otherwise noted)

Num	Characteristic	Min	Max	Unit
1	ČŠ, DŠ width High	50		ns
2	R/W Address Valid to Falling CS Setup Time	0	-	ns
3	Data Valid Prior to Rising DS Setup Time	280	-	ns
4(1)	CS, IACK Valid to Falling Clock Setup Time	50	-	ns
-5	Clock Low to DTACK Low	-	220	ns
6	CS, IACK or DS High to DTACK High	-	60	ns
7	CS, IACK or DS High to DTACK High Impedance		100	ns
8	CS, IACK or DS High to Data Invalid Hold Time	0	-	ns
9	CS, IACK or DS High to Data High Impedance	-	50	ns
10	$\overline{\text{CS}}$ or $\overline{\text{DS}}$ High to R/W Address Invalid Hold Time	0	. –	ns
13	DTACK Low to DS, IACK or CS High Hold Time	0	-	ns
24(2)	CS, IACK inactive to Rising Clock Setup Time	100	-	ns

NOTES :

- 1. If the setup time is not met, $\overline{\text{CS}}$ or $\overline{\text{IACK}}$ will not be recognized until the next falling clock.
- 2. If this setup time is met (for consecutive cycles), the minimum hold-off time of one clock cycle will be obtained. If not met, the hold-off time will be two clock cycles.



Figure 7-5. Write Cycle Timing

7.7.3 AC ELECTRICAL CHARACTERISTICS - INTERRUPT ACKNOWLEDGE CYCLES (V_{CC} = 5.0 Vdc ± 5 %, V_{SS} = 0 Vdc, $T_A = 0^{\circ}$ C to+ 70°C unless otherwise noted) See Figures 7-6 and 7-7.

Num	Characteristic	Min	Max	Unit
4(1)	CS, IACK Valid to Falling Clock Setup Time	50	-	ns
6	CS, IACK or DS High to DTACK High	1	60	ns
7	CS, IACK or DS High to DTACK High Impedance	1	100	ns
8	CS, IACK or DS High to Data Invalid Hold Time	0	-	ns
9	CS, IACK or DS High to Data High Impedance	1	50	ns
13	DTACK Low to DS, IACK or CS High Hold Time	0	-	ns
14(2)	IEI Low to Clock Falling Setup Time	50	-	ns
15(3)	IEO Valid from Clock Low Delay Time	-	220	ns
16	Data Valid from Clock Low Delay Time	-	300	ns
17	IEO Invalid from IACK Delay Time	1	150	ns
18(2)	DTACK Low from Clock High Delay Time	-	220	ns
19(3)	IEO Valid from IEI Low Delay Time	-	140	ns
20	Data Valid from IEI Low Delay Time	-	220	ns
21	Clock Cycle Time	250	1000	ns
22	Clock Width Low	110	-	ns
23	Clock Width High	110	-	ns
24(4)	CS, IACK inactive to Rising Clock Setup Time	100	-	ns
26	IACK Width High	150	-	ns

NOTES :

1. If the setup time is not met, CS or IACK will not be recognized until the next falling clock.

2. DTACK will go low at (A) for 50 ns min. Otherwise DTACK goes low at (B) (see figure 7-7).

3. IEO goes low only when no IACK is sent. In this case DTACK and the data bus remain in the high impedance state.

4. If this setup time is met (for consecutive cycles), the minimum hold-off time of one clock cycle will be obtained. If not met, the hold-off time will be two clock cycles.









NOTES: 1. IEO only goes low if no acknowledgeable interrupt is pending. If IEO goes low, DTACK and the data bus remain in the high-impedance state.
 2. DTACK will go low at (A) if specification number 14 is met. Otherwise, DTACK will go low at (B).

Figure 7-7. Interrupt Acknowledge Cycle (IEI High)

7-9

-

7.8 TIMER AC CHARACTERISTICS
Definitions: Error = Indicated time value – actual time value tpsc = tCLK × Prescale Value
Internal Timer Mode:Single Interval Error (Free Running) (See Note 2)± 100 nsCumulative Internal Error0Error Between Two Timer Reads± (tpsc - 4 tCLK)Start Timer to Stop Timer Error2 tCLK + 100 ns to - (tpsc + 6 tCLK + 100 ns)Start Timer to Read Timer Error0 to - (tpsc + 6 tCLK + 400 ns)Start Timer to Interrupt Request Error (See Note 3)- 2 tCLK to - (4 tCLK + 800 ns)
Pulse Width Measurement Mode: Measurement Accuracy (See Note 1)
Event Counter Mode: Minimum Active Time of TAI and TBI
NOTES: 1. Error may be cumulative if repetitively performed.

Error with respect to t_{out} or IRQ if note 3 is true.
 Assuming it is possible for the timer to make an interrupt request immediately.

SECTION 8 MECHANICAL DATA AND ORDERING INFORMATION

This section contains the pin assignments, package dimensions, and ordering information for the TS68901.

8.1 PIN ASSIGNMENTS

	No. of Concession, name		
R/₩ [1 👁	U 48	व टड
RS1 [2	47	1 55
RS2	3	46	DTACK
RS3	4	45	TACK
RS4 [5	44] D7
RS5 [6	43] D6
тс 🕻	7	42] D5
so [8	41] D4
SI 🕻	9	40	1 D3
RC [10	39] D2
∨cc [11	38	1 D1
NC 🕻	12	37] D0
ταο 🕻	13	36] GND
тво 🕻	14	· 35	CLK
тсо 🕻	15	34	
tdo [16	33	I IEO
XTAL1	17	32	
XTAL2 🕻	18	31	1 RR
ται [19	• •30	TR
тві 🕻	20	29	1 17
RESET	21	28] 16
ю Г	22	27] 15
11 D	23	26	14
12 🕻	24	25] 13

8-1









CB-509



FN SUFFIX PLCC

8.3. ORDERING INFORMATION

8.3.1. STANDARD VERSIONS

Package Type	Maximum Clock Frequency	Temperature Range	Part Number
Ceramic DI L C Suffix	4.0 MHz	0°C to + 70°C	TS68901CC
Plastic DIL P Suffix	4.0 MHz	0°C to + 70°C	TS68901CP
PLCC FN Suffix	4.0 MHz	0°C to + 70°C	TS68901CFN

8.3.2. MILITARY AND HI-REL VERSIONS

Through its Military and Space division, THOMSON SEMICONDUCTEURS offers different types of high performance and HI-REL devices as indicated below :

HIGH PERFORMANCE PRODUCTS

These products are devices specified in military temperature range (-55°C to + 125°C). In order to guarantee a long term reliability, these devices are proposed only in hermetic packages such as **metal cans**, **Pin Grid Array**, ceramic DIL, ceramic LCC or cerdip DIL packages.

HI-REL PRODUCTS

In order to fit more closely to customer specific requirements, THOMSON SEMICONDUCTEURS is proposing different screening levels for its HI-REL ranges.

D level : "Standard" devices with additional burn-in processing, according to method 1015 of MIL-STD-883.

- **G/B level** : Available only from THOMSON SEMICONDUCTEURS, this quality level, which refers to the MIL-STD-883, is a cost effective alternative for customers who want to buy HI-REL devices (low guaranteed AQL). The G/B level is in full accordance with the NFC96883 class G.
- B/B level : Full accordance with the MIL-STD-883 Rev. C, class B (US) and with the NFC96883 class B (French).
- **S level** : "Space" screening level in accordance with the ESA/SCC 9000 class C or B.

Details on screening procedures for these levels of selection are available on request (please contact our sales representatives).

Package Type	Maximum Clock	Temperature	Part Number
Ceramic DIL	Frequency	Range	
C Suffix	4.0 MHz	-40°C to + 85°C	TS68901VC
	4.0 MHz	55°C to + 125°C	TS68901MC
	4.0 MHz	40°C to + 85°C	TS68901VCG/B
	4.0 MHz	40°C to + 85°C	TS68901VCB/B
	4.0 MHz	55°C to + 125°C	TS68901MCG/B
	4.0 MHz	55°C to + 125°C	TS68901MCB/B

8-3/8-4

TS6890	11
--------	----

NOTES

ι;

÷

: 141

1. 10

 $^{\prime};$

.

This is advance information and specifications are subject to change without notice. Please inquire with our sales offices about the availability of the different packages.

Printed in France



ELTEC 68K-SYSTEM

WRAP-1/68K Documentation

UPDATE PACKAGE

from Revision C, Nov. 85, to Revision 4 A, Nov. 86

.

• .

ELTEC-68K-SYSTEM

Hardware Manual WRAP-1/68K Rev. 4 A 11/86

Rev.	Changes	Date
1A	Fixed	
2A	Table 1 corrected	10.85 RM
ЗA	New text-system; no changes	14.11.85 RM
4A	New Edition	12.11.86 RM

Page 2

.

t r

ELTEC-68K-SYSTEM

Hardware Manual WRAP-1/68K Rev. 4 A 11/86

Parts List WRAP-1/68K

Item No.	Description	Notes
U 1 U 2 U 3 U 4 U 5 U 6 U 7 U 8 U 9 U10	MK 68901 AM 25 LS(S;F) 2521;74 LS 688(S,F) AM 25 LS(S;F) 2521;74 LS 688(S,F) AM 25 LS(S;F) 2521;74 LS 688(S,F) 74 LS (S;F) 74 74 LS (S;F) 74 74 LS (S;F) 74 74 LS (S;F) 241 74 LS (S;F) 138 74 LS (S;F) 244 74 LS (S;F) 244 74 LS	
U11 U12 U13 U14 U15 U16 U17 U18 U19 U20	74 LS (S;F) 244 74 LS (S;F) 393 74 LS 645-1 74 LS 645-1 74 LS 645-1 74 LS 645-1 74 LS 645-1 74 LS (S;F) 164 74 LS (S;F) 138	not inserted not used not inserted not used
U21 U22 U23	PAL 16 L 8 WRAP X017B PAL 16 C 1 WRAP X021A 74 LS 641-1	
R 1 R 2 R 3 R 4 R 5	KS 2K7 KS 3K9 KS 2K7 KS 3K9 KS 2K7	
RN 1 RN 2 RN 3 RN 4	Network 8 x 3K3 Network 8 x 3K3 Network 4 x 3K3 Network 8 x 1K	1 1 1 1 1 1 1 1

с <u>і</u>

•

ELTEC-68K-SYSTEN

Hardware Manual WRAP-1/68K Rev. 4 A 11/86

Parts List WRAP-1/68K

Item No.	Description	Notes
C 1 C 2 C 3 C 4	<pre>33 uF / 10 V (or 16 V); or 22 uF / 10 V (or 16 V) 4,7 uF / 35 V (or 16 V); or 10 uF / 35 V (or 16 V); 4,7 uF / 35 V (or 16 V); or 10 uF / 35 V (or 16 V); or 10 uF / 10 V (or 16 V); or 22 uF / 10 V (or 16 V)</pre>	
C 7 to C14	47 nF / 50 V	
C16 to C20	47 nF / 50 V	
C21	47 nF / 50 V	not inserted
J 1 J 2 J 3 J 4 B	1 x 3 Pin 1 x 3 Pin 2 x 7 Pin 2 x 7 Pin 2 x 7 Pin 2 x 7 Pin	
S 1 S 2 S 3 S 4 S 5	Hex-Switch " " "	: : : : : : : : : : : : : :
P 1 P 2	; 96 Pin Connector 96 Pin Connector 	

ι .

ELTEC-68K-SYSTEM

Hardware Manual WRAP-1/68K Rev. 4 A 11/86

Parts List WRAP-1/68K

Item No.	Description	Notes
D 1	diode DVS 305	

Sockets: U1 ; U21 ; U22

01,021,022

PC-Board WRAP-1.2/68K







-

		\odot	VERS. 1.2	7. 8.86 Joh					
- i	ti Š	Pos	St - Z	Bener	nung	Werkstoff		DIN - Nr.	Zeichnungs - Nr.
ר ס	5	Ь	Vers. 1.2	5.8.86 ligh	Werkstoff / Gerate	type PAGE 3 of	5	4040 31 732	
S	2 5	٩			WRAP_	1 /68K			
þ	ξ, Ψ	Zust	Anderung	DatumName		1. 7 00 1		in the second	
gat	50	Mans	tab Datum	Name	Benennung			Zchng - Nr	
ter	falt ere		17. 12. 84	log	WIRING T		2	68K7	E/ 3942
ē	la Sú			T · · · · ·		JAUNAM	5	Frsatz für	






Title WRAP01
Pattern NR. 0
Revision B
Author Rainer Meth
Company ELTEC Elektronik Mainz
Date 29.08.86

; STATUS : final

; Description: DataBuffer, IACK-Handling ; Buss-Error-Handling on WRAP-Board

; Restriction:

Notes: BERR CARDBASE was included in equation

CHIP WRAP01 PAL16L8

/CARDBASE /DS0 /IACKIN IIND /ILM /ICHECK /DS1 /LWORD /IACK GND A1 /IOEN /IACKOUT /IIN /DEUFEN0 /DBUFEN1 /DBUFENH /ILACK /BERR VCC

EQUATIONS

3

- IOEN = /CARDBASE + /DS0 ¥ /DS1 + /DS0 ¥ /DS1 ¥ /LWGRD
- IACKOUT = /ILM X IACKIN X IIND X /ICHECK
- IIN = /IACK
- DEUFENØ = CARDBASE X DSØ + ILM X IACKIN X IIND X DSØ + CARDBASE X LWORD X DSØ X DS1
- DEUFEN1 = CARDBASE X DS1 + CARDBASE X LWORD X DS0 X DS1
- DBUFENH = CARDBASE X /A1 X DS0 X DS1 X LWORD
- ILACK = ILM X IACKIN X IIND
- BERR = LWORD X /DS0 X DS1 X A1 X CARDBASE + LWORD X DS0 X /DS1 X A1 X CARDBASE

4

Title WRAP02 Fattern NR. 0 Revision A Author Rainer Meth Company ELTEC Elektronik Mainz Date 29.08.86

; STATUS : final

; Description : DTACK-Generation on WRAP-Board

; Restriction:

; Notes:

• •

CHIP WRAP02 PAL16C1

DTACKMFC CSMFC DTACK1 CS1 DTACK2 CS2 DTACK3 CS3 DTACK4 GND CS4 DTACK5 CS5 DTACK6 DTACK NC CS6 DTACK7 CS7 VCC

EQUATIONS

/DTACK = /DTACKMFC + DTACK1 % /CS1 + DTACK2 % /CS2 + DTACK3 % /CS3 + DTACK4 % /CS4 + DTACK5 % /CS5 + DTACK6 % /CS6 + DTACK7 % /CS7