RELOCATING MACRO ASSEMBLER

AND LINKER

for

Z80 AND HD64180

by

Patrick O'Connell

Zas, Zlink, Zlib, Zcon, Zref are Copyright 1984/85 by Mitek. No part of this document may be reproduced in any way or by any means without prior written permission of the publisher. Address requests to Echelon, Inc., 101 First Street, Los Altos, CA 94022. Rev. 6/25/85

WARNING

THIS SOFTWARE AND MANUAL ARE BOTH PROTECTED BY U.S. COPYRIGHT LAW (TITLE 17 UNITED STATES CODE). UNAUTHORIZED REPRODUCTION AND/OR SALES MAY RESULT IN IMPRISONMENT OF UP TO ONE YEAR AND FINES OF UP TO \$10,000 (17 USC 506). COPYRIGHT INFRINGERS MAY ALSO BE SUBJECT TO CIVIL LIABILITY.

LIMITED WARRANTY

THIS PROGRAM AND INSTRUCTION MANUAL ARE SOLD "AS IS," WITHOUT WARRANTY AS TO THEIR PERFORMANCE, MERCHANTABILITY, OR FITNESS FOR ANY PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE RESULTS AND PERFORMANCE OF THIS PROGRAM IS ASSUMED BY YOU.

HOWEVER, TO THE ORIGINAL PURCHASER ONLY, ECHELON WARRANTS THE MAGNETC DISKETTE ON WHICH THE PROGRAM IS RECORDED TO BE FREE FROM DEFECTS IN MATERIALS AND FAULTY WORKMANSHIP UNDER NORMAL USE FOR A PERIOD OF THIRTY DAYS FROM THE DATE OF SHIPMENT. IF DURING THIS THIRTY-DAY PERIOD THE DISKETTE SHOULD BECOME DEFECTIVE, IT MAY BE RETURNED TO ECHELON FOR A REPLACEMENT WITHOUT CHARGE.

YOUR SOLE AND EXCLUSIVE REMEDY IN THE EVENT OF A DEFECT IS EXPRESSLY LIMITED TO REPLACEMENT OF THE DISKETTE AS PROVIDED ABOVE. IF FAILURE OF A DISKETTE HAS RESULTED FROM ACCIDENT OR ABUSE ECHELON SHALL HAVE NO RESPONSIBILITY TO REPLACE THE DISKETTE UNDER THE TERMS OF THIS LIMITED WARRANTY.

ANY IMPLIED WARRANTIES RELATING TO THE DISKETTE, INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICU-LAR PURPOSE, ARE LIMITED TO A PERIOD OF THIRTY DAYS FROM DATE OF SHIPMENT. ECHELON SHALL NOT BE LIABLE FOR INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES RESULTING FROM THE USE OF THIS PRODUCT. SOME STATES DO NOT ALLOW THE EXCLUSION OR LIMITATION OF INCIDEN-TIAL OR CONSEQUENTIAL DAMAGES, SO THE ABOVE LIMITATIONS MIGHT NOT APPLY TO YOU. THIS WARRANTY GIVES YOU SPECIFIC LEGAL RIGHTS, AND YOU MAY ALSO HAVE OTHER RIGHTS WHICH VARY FROM STATE TO STATE.

Trademarks: Zas, Zlink, Zlib, Zcon, Zref, Mitek; ZDM, RD Software; DSD, Soft Solutions; Z-System, Echelon, Inc.; Z80, Zilog, Inc.; HD64180, Hitachi; CP/M, DDT, SID, ZSID, Digital Research, Inc.

TABLE OF CONTENTS

Chapter	1	INTRODUCTION	1
	1.1	Overview	1
	1.2	Distribution Files	1
	1.3	Installation	1
	1.4	Software Updates	2
Chapter	2	ZAS INVOCATION	3
	2.1	ZAS Operation	3 3
	2.2	*	3
	2.3	Assembly Statistics	4
Chapter		PROGRAM FORMAT	5
	3.1	Label Field	5 5 5
	3.2	1	5
	3.3	-	
	3.4	Comment Field	6
Chapter		EXPRESSIONS	7
	4.1	Numeric Constants	7
	4.2	String Constants	7
	4.3		7
	4.4	Labels	8
		4.4.1 Label Characteristics	8
		4.4.2 Relocation Bases	8
	4.5	Relocation Counter Reference	9 9
	4.6 4.7	Registers	9 10
	4.7	Operators Dreaddanga of Operators	10
	4.8	Precedence of Operators Parentheses Versus Brackets	12
	4.10	Expression Restrictions	12
	4.10	Expression Restrictions	12
Chapter		PSEUDO-OPS	13
	5.1	General Pseudo-ops	13
	5.2	Listing Control Pseudo-ops	16
	5.3	Conditional Assembly Pseudo-ops	16
		5.3.1 IF Pseudo-ops Evaluation	16
	- 4	5.3.2 Conditional Assembly Forms	17
	5.4	Linkage Pseudo-ops	19
	5.5	Relocation Base Pseudo-ops	20
	5.6 5.7	Macro Pseudo-ops Special Function Pseudo-ops	22 22
	r		
Chapter		MACRO FACILITY	23
	6.1	Repeat Macros	23
	6.2 6.3	Stored Macros	25
	6.4	Exiting Macros	25 25
	6.5	Local Symbols Macro Invocation	25 26
	6.6	Parameter Evaluation	26 26
	0.0	rarameter Lyaluaton	20

TABLE OF CONTENTS (continued)

Chapter 7 7.1 7.2	<pre>ZAS ERROR MESSAGES Non-Fatal Errors Fatal Errors 7.2.1 General Fatal Error Messages 7.2.2 Macro Fatal Error Messages</pre>	29 29 30 30 30
CHAPTER 8 8.1 8.2 8.3	CROSS-REFERENCE GENERATION Overview ZREF Operation Reserved Symbols	31 31 31 31
CHAPTER 9 9.1 9.2 9.3	CODE CONVERTER Code Converter Operation Convertible TDL Pseudo-ops Error Messages	33 33 33 34
CHAPTER 10 10.1 10.2 10.3 10.4 10.5	LINKER Overview ZLINK Operation ZLINK Options Define Next Free Memory Location ZLINK Error Messages	35 35 35 35 36 37
CHAPTER 11 11.1 11.2 11.3 11.4 11.5	LIBRARY MANAGER Overview ZLIB Operation ZLIB Options ZLIB Messages ZLIB Error Messages	39 39 39 39 39 40
Appendix A:	Z80 Mnemonic Machine Instruction Code	ន
Appendix B:	Software Update Form	
Appendix C:	Pseudo-op Summary	
Appendix D:	Hitachi HD64180 Mode	

CHAPTER 1 INTRODUCTION

1.1 OVERVIEW

ZAS (Z80 and HD64180 Relocating Macro Assembler) reads assembly language statements from a disk file and produces either an Intel compatible HEX file or a Microsoft compatible REL file. These files can then be loaded using Echelon supplied MLOAD, or CP/M LOAD, command or any Microsoft object compatible linker. A symbol table file (SYM) is optionally produced that can be used with Echelon DSD or Digital Research SID and ZSID debuggers.

The minimum Z or CP/M system configuration in which to use ZAS is 48k-bytes of RAM with one disk drive.

As soon as you receive ZAS, make backup copies! Then go through the installation process using a copy.

1.2 DISTRIBUTION FILES

You will find the following files on your distribution disk:

File	Function
ZAS.COM	Assembler
ZLINK.COM	Linker
ZLIB.COM	Library Manager
ZCON.COM	8080 to Z80 Code Converter
ZREF.COM	Cross-reference Generator
TEST.Z80	Test Assembly File
INSTZAS.COM	Installation Program

1.3 INSTALLATION

The installation program was designed to set assembler output options. Type in INSTZAS to invoke the installation program. The options described on the next page will appear on the screen.

INSTZAS(cr)

ZAS installation options:

- 1. Listing to terminal off
- 2. Listing to disk file off
- 3. Listing to printer off
- 4. Generate object file on
- 5. Generate symbol file off
- 6. Object file type rel
- 7. IF trueness based on least significant bit
- 99. Changes complete

Enter option number to change:

The preset values for different options is indicated to right of option. To change (toggle) an option value (i.e., on to off, rel to hex, or least significant bit to all sixteen bits), simply enter option number (1 to 7) followed by carriage return <CR>. When desired option changes have been made, type in 99 to end installation program and have ZAS.COM automatically updated.

1.4 SOFTWARE UPDATES

You can assist in refining ZAS by recommending enhancements and reporting any software problems on a copy of the Software Update Form, a sample of which is in Appendix B. Software updates will be provided at regular intervals for a nominal fee. You will be notified by Echelon when software updates are available.

CHAPTER 2 ZAS INVOCATION

2.1 ZAS OPERATION

ZAS is invoked by typing:

ZAS filename.filetype

where filename is the name of the source file to be assembled. If no filetype is specified, then Z80 is assumed. Typing ^C will cancel ZAS operation.

2.2 ZAS OPTIONS

A variety of options are available to provide control over the execution parameters of ZAS. They are used once at the end of a command line and spaces are not allowed between options:

ZAS filename {\$}options

There are two types of options: non-disk reference options and disk reference options. Using the non-disk reference options reverses the settings supplied by the Install Program and includes the C, H, and L options.

C: CRT Option. Setting the C option will page the output of ZAS, at 23 lines per page. Pressing any key allows you to continue to scroll through the output page by page. However, it should be noted that a ^C will abort the assembly.

H: Hex Option. When this option is set it will generate Intel compatible hex files instead of Microsoft compatible REL files. Note: When using HEX files, you must have an ORG statement of 100H or higher to prevent an inverted address error from MLOAD or LOAD.COM.

L: Listing to Printer Option. Setting the L option sends a formatted assembly listing to Z or CP/M LST: device.

The disk reference options require two characters. The first character is the P, O, or S option characters. The second character indicates the output disk drive for the specified option. The second character must be A-P or Z, where Z (for zero or null) suppresses the output altogether.

O: Object File Generation (filename.REL or filename.HEX). The O option specifies the disk for object file output. Depending on the H option, the object file will be a Microsoft compatible REL file or an Intel compatible HEX file.

P: Listing to a PRN File (filename.PRN). The P option will send a formatted assembly listing to the specified disk.

S: Symbol File Generation (filename.SYM). The S option specifies output disk for Echelon or DRI compatible SYM file. CHAPTER 2: ZAS INVOCATION

2.3 ASSEMBLY STATISTICS

At the completion of an assembly, ZAS provides several statistics on the program assembled. The output is as follows:

Assembly statistics:

nnnn lines nnnn labels nnnn macros read nnnn macro expansions nnnn errors nnnn free bytes

where nnnn is a decimal number.

CHAPTER 3 PROGRAM FORMAT

Acceptable program input consists of a sequence of statements in the form:

label operation operand comment

where each field is separated by one or more spaces and/or tabs. All fields are optional and may begin in any column except for the label field which must begin in column one. The statement is terminated by a carriage return and a line feed is allowed but not necessary. You may also insert blank lines into the program.

The statement may be either upper or lower-case except for macro parameters. For macro parameters, the actual and formal parameters must be in the same case for substitution to take place.

3.1 LABEL FIELD

Labels take the form:

label or label:

and are optional except for the SET, EQU, and MACRO assembler directives. The label consists of alphanumeric characters, a ?, an @, or a \$ and the first character must not be numeric. If the label exceeds 15 characters then the label is truncated to the right. Labels can be either upper-case or lower-case. The ":" following a label is optional. Examples of labels include the following:

a123	?a123	@a123
aLL:	?ALL:	update_file
All?	INDEX	UPDATESFILE

3.2 OPERATION FIELD

The operation field contains one of the following three: a mnemonic machine instruction code, a pseudo operation code which directs the assembly process, or a macro. The Z80 mnemonic machine instruction codes are listed in Appendix A and Hitachi HD64180 instruction codes are listed in Appendix D. The assembler pseudo-op codes are discussed in Chapter 5, with a summary of the pseudo-ops listed Appendix C. And the macro instructions are discussed in Chapter 6.

3.3 OPERAND FIELD

The operand field may contain numeric constants, character constants, ASCII strings, relocation counter references, labels, register references, operators, or expressions containing any combination of the previously mentioned items. Expressions are further described in Chapter 4.

3.4 COMMENT FIELD

A comment field is always preceded by a semicolon (;). Comments are ignored by the assembler but are useful for programmer documentation, and later, debugging.

CHAPTER 4 EXPRESSIONS

Before the pseudo operations and macros can be described, it is necessary to discuss expressions because of their complexity. Expressions consist of simple operands combined into properly formed sub-expressions by operators. Blanks and tabs are ignored between operators and operands of the expression. Each expression produces a 16-bit value during the assembly. If only 8 bits are needed, the least significant half of the 16-bit value is used.

4.1 NUMERIC CONSTANTS

A numeric constant is a 16-bit value in one of several number bases. The base, called the radix of the constant, is denoted by a trailing radix indicator. Any numeric constant which does not terminate with a radix indicator uses the default radix which has been initially set to decimal. The radix indicators are:

В	binary constant	base	2
0	octal constant	base	8
Q	octal constant	base	8
D	decimal constant	base	10
Н	hexadecimal constant	base	16

A constant is a sequence of digits, followed by an optional radix indicator, where the digits are appropriate for the radix, i.e., binary constants must be composed of 0 and 1 digits etc. For hexadecimal constants, the leading digit must be a decimal digit in order to avoid confusing the hexadecimal constant with an identifier (a leading 0 will work). A numeric constant must produce a binary number which can be contained within a 16-bit value.

4.2 ASCII STRINGS

String constants represent sequences of ASCII characters, and are represented by enclosing the characters within apostrophe symbols ('). All strings must be fully contained within the current physical line. The apostrophe character itself can be included within a string by representing it as a double apostrophe (''), which becomes a single apostrophe when read by the assembler.

4.3 CHARACTER CONSTANTS

Like strings, character constants are composed of 0, 1, or 2 ASCII characters, delimited by an apostrophe (') or quotation (") symbol. One difference between strings and character constants is strings are used only with DB, DC, DEFB, and all macro pseudoops. In all other cases, a character constant is assumed. Another difference is that the value of a character constant is calculated and the result is stored with the low byte in the first address and the high byte in the second address. For example, in the character constant:

DW 'AB'

the value of A is stored in the second memory location and B is stored in the first memory location. In the string:

DB 'AB'

the value of A is stored in the first memory location and B is stored in the second memory location.

4.4 LABELS

A label is given a value determined by the type of statement it precedes. If the label precedes a macro definition, the label is given a text value, which is the body of the macro definition. If the label precedes an EQU or SET pseudo operation, then the label is given the value of the operand field. If a label precedes any other type of statement, it is given the value of the current relocation counter.

The value of a label is not allowed to change unless the label precedes a SET pseudo-op. In which case, there is no limit to the number of times the label's value may change.

4.4.1 LABEL CHARACTERISTICS

Labels fall into one of three categories: public, external, or local. Public labels are labels defined in the current program module and can be referenced in other program modules External labels are labels which have been defined as public in some other program module and are being referenced in the module declaring them external. If a label has not been declared external or public then it is local and cannot be referenced by any other program module.

4.4.2 RELOCATION BASES

The symbolic names for independently located memory areas are called relocation bases. These relocation bases may represent ROM, shared COMMON areas, special memory areas such as video refresh, memory mapped I/O, etc. Within each sub-program, each of these memory areas is referenced by a unique name. The actual allocation and mapping of the name to physical addresses is deferred to the link edit and load process. All label references within the assembled program are relative to one of these relocation bases. The four relocation bases and their typical uses are summarized as follows: Absolute: Absolute assembles non-relocatable code. A programmer selects Absolute mode when a block of program code is to be loaded each time into specific addresses, regardless of what else is located at the same time.

Data Relative: Data Relative assembles code for a section of a program that may change and therefore must be loaded into RAM. This applies especially to program data areas. Symbols in Data Relative are relocatable.

Code Relative: Code (program) Relative assembles code for sections of programs that will not be changed and therefore can be loaded into ROM/PROM. Symbols in Code Relative are relocatable.

COMMON: COMMON assembles code that is loaded into a defined common data area. This allows program modules to share a block of memory and common values.

To change the relocation base, use one of the following pseudoops in a statement line:

ASEG	Absolute
DSEG	Data Relative
CSEG	Code Relativedefault
COMMON	COMMON

4.5 RELOCATION COUNTER REFERENCE

The current relocation counter may be referenced as a 16-bit value by use of the symbol \$. The value represented by \$ is always the relocation counter value at the start of the current statement. For example,

JP \$

will endlessly jump to itself.

4.6 REGISTERS

When ZAS encounters a one or two character symbol, it will look up the symbol in the corresponding 8 or 16-bit register table (see the next page). If the symbol is found, then the operand is assumed to be a register reference. Because these single and double character symbols are reserved words, do not use them as labels.

8-Bit Registers (Reserved Words)	16-Bit Registers (Reserved Words)
А	BC
В	DE
C	HL
D	IX
E	IY
Н	SP
L	AF
M	
I	
R	

4.7 OPERATORS

The operands previously described can be combined in normal algebraic expression using any combination of properly formed operands, operators, and parenthesized expressions. All arithmetic operators (+,-,*,/,MOD,SHL, and SHR) produce a 16-bit unsigned arithmetic result. The relational operators (EQ, LT, LE, GT, GE, and NE) produce a true (OFFFFH) or false (0000H) 16-bit result. And the logical operators (NOT, AND, OR, and XOR) operate bit-by-bit on their operand(s) producing a 16-bit result of 16 individual bit operations. The HIGH and LOW operators always produce a 16-bit result with a high order byte which is zero. The NUL operator produces a true or false result.

The operators for the operand field are given below. In general, the letters x and y represent operands which are treated as 16- bit unsigned quantities in the range 0-65535.

Arithmetic Operators

Result

x+y	arithmetic sum of x and y
х-у	arithmetic difference between x and y
х * у	unsigned multiplication of x by y
х / у	unsigned division of x by y
x MOD y	remainder after division of x by y
x SHL y	shift left by y, with zero right fill
x SHR y	shift right by y, with zero left fill

Relational Operators

Result

x EQ y, x=y	true if x equals y, false otherwise
x LT y, x <y< td=""><td>true if x is less than y, false otherwise</td></y<>	true if x is less than y, false otherwise
x LE y, $x \le y$	true if x is less or equal to y, else false
x GT y, x>y	true if x is greater than y, false otherwise
x GE y, x>=y	true if x is greater or equal to y, else false
x NE y, x<>y	true if x is not equal to y, false otherwise

Logical Operators

Result

NOT Y	bit-by-bit logical inverse of y
x AND y	bitwise logical AND of x and y
x OR y, x!y	bitwise logical OR of x and y
x XOR y	logical exclusive OR of x and y

Special Operators

Result

HIGH y identical to y SHR 8 (high order byte of y) LOW y identical to y AND OFFH (low order byte of y) NUL line true if the remainder of the current line is null or contains only space and/or tab characters. Because the NUL operator uses the rest of the current source line as an operand, it must be the last operator on a line.

4.8 PRECEDENCE OF OPERATORS

Without parentheses or brackets operators have an order of application as if they were parenthesized or bracketed. As described below, the operators listed first have highest precedence, and the operators listed last have lowest precedence. Operators listed on the same line have equal priority and are applied from left to right in the expression

highest precedence	*	/	MOD	SHL	SH	R
			+			
	EQ	LT	LE	GT	GE	NE
			NO	Т		
			AN	D		
			OR	XOR		
		1	HIGH	LOW		
lowest precedence			NU	L		

The expressions shown below are equivalent:

x + y * z = x + [y * z]x OR y * a SHR b = x OR [y * [a SHR b]]

Balanced parenthesized or bracketed sub-expressions can always be used to override the order of precedence described above. The last expression could be rewritten to force application of operators in a different order:

[x OR y] * [a SHR b]

4.9 PARENTHESES VERSUS BRACKETS

Parentheses and brackets are not interchangeable. They serve different purposes. Parentheses are used in expressions that have indirect addressing modes. For example,

LD HL, (5+1)

will load the register pair HL from the contents of memory location six (5+1) and seven.

Brackets are used for all other expressions where the addressing mode is not indirect. Using the above example with brackets,

LD HL, [5+1]

will load the register pair HL with the immediate value six.

4.10 EXPRESSION RESTRICTIONS

The operand field of a statement may consist of a complex arithmetic expression with the following restrictions:

- An external may only have an absolute quantity added or subtracted from it. The result will be external.
- (2) A relocatable value may have an absolute or another relocatable value (in the same relocation base) added to or subtracted from it. The result will relocatable.
- (3) If two relocatable values are subtracted then the result will be absolute.
- (4) In all other arithmetic and logical operations, both operands must be absolute. The result will be absolute.

An expression error will be generated if an expression does not follow the above restrictions.

CHAPTER 5 PSEUDO-OPS

5.1 GENERAL PSEUDO-OPS

DB: The Define Byte pseudo-op is used to enter one or more onebyte data values into the program. The statement form is:

DB n {,n...}

where n is any expression with a valid 8-bit value. More than one byte can be defined at a time by separating it from the preceding value with a comma. All of the bytes defined in a single DB statement are assigned consecutive memory locations. The Zilog mnemonic DEFB can be used instead of DB.

DC: The Define Character pseudo-op stores the characters in a string in successive memory locations beginning with the current relocation counter. The most significant bit of the last character will be set to one. The form for the DC pseudo-op is:

DC 'string'

DS: The <u>Define</u> <u>Space</u> pseudo-op reserves an area of memory. The form is:

DS expression {, expression}

where the value of the first expression gives the number of bytes to be reserved. The Zilog mnemonic DEFS can be used instead of DS.

To initialize the reserved space, set the optional second expression to the value desired. If the second expression is omitted, the reserved space is left as is (uninitialized). The reserved block of memory is not automatically initialized to zeros. To initialize to zeros give the second expression the value 0.

All names used in the first expression must be previously defined on pass 1. Otherwise, a U error (undefined symbol) is generated during pass 1, and a P error (phase error) will probably be generated during pass 2 because the DS pseudo-op generated no code on pass 1.

DW: The Define Word directive is used to enter a 16-bit value into the program. This directive takes the form:

DW nn {,nn...}

Where nn is any expression with a valid 16-bit value. Multiple 16-bit values may be defined with one DW statement by separating the values with a comma. All 16-bit values defined by the DW pseudo-op are stored in standard Z80 word format with the least significant byte first. The Zilog mnemonic DEFW can be used instead of DW.

END: The END statement is optional. All statements following the END are ignored. The form is:

END {expression}

The optional expression is the program starting address. If an Intel compatible hex file is being generated, then this starting address will be included in the last record of the hex file. If a REL file is being generated, then ZLINK will place a JUMP instruction at 100H to the specified starting address.

EQU: The <u>EQU</u>ate statement is used to name synonyms for particular numeric values. The form is:

label EQU expression

The label must be present and cannot label any other statement. The assembler evaluates the expression and assigns this value to the label. The label is usually a name which describes the value of the expression. Also, this name can be used throughout the program as a parameter or operand.

.IN: The <u>IN</u>sert (or MACLIB) pseudo-op allows the programmer to use the same section of assembler source code in a number of different assemblies. The format is:

.IN {d:}filename or MACLIB {d:}filename

where d is the optional Z or CP/M disk specifier (defaulting to the logged disk) and filename is the file on disk with the assumed filetype LIB.

This directive causes the specified file to be copied into the assembly in its entirety, and to be treated exactly as if it were part of the original source file. All inserted source lines are flagged with a "+" on the listing. Only one level of insert is allowed, they cannot be nested.

.LIST: This pseudo-op resumes a listing which has been suppressed by the **.XLIST** directive. See the next page.

PAGE: The page pseudo-op gives control over the output formatting which is sent to the PRN file and/or directly to Z or CP/M LST: device. The form for the PAGE statement is:

PAGE {expression}

If the PAGE statement is used without the optional expression then a form feed is sent to the output file and/or Z or CP/M LST: device. The form feed is sent before the statement with PAGE has been printed. Consequently, the PAGE command is often issued directly ahead of major sections of an assembly language program, such as a group of subroutines, to cause the next statement to appear at the top of the following printer page.

The second form of the PAGE command is used to specify the output

page size. In this case, the expression which follows the PAGE pseudo-op determines the number of output lines to be printed on each page. If the expression equates to a value between 40 and 90, then the page size is set to the value of the expression. When this value is reached for each page, a form feed is issued to cause a page eject. The assembler initially assumes a 56 line page size and produces a page eject at the beginning of the

listing. Usually, no more than one PAGE statement with the expression option is included in a particular program.

.RADIX: The statement form is:

.RADIX n

where n is 2, 8, 10, or 16. This pseudo-op sets the radix to n for all numbers which follow, unless another .RADIX statement is encountered, or the radix is overridden by a suffix radix modifier. Initially, the default radix is set to 10 (decimal).

SET: The SET statement is used to name synonyms for particular numeric values. The form is:

label SET expression

The label must be present and cannot label any other statement, except for another SET. The assembler evaluates the expression and assigns this value to the label. The label is usually a name which describes the value of the expression. Also, this name can be used throughout the program as a parameter or operand. The Zilog mnemonic DEFL can be used instead of SET.

.TITLE and .SBTTL: The title and subtitle pseudo-ops take the form:

.TITLE 'string-constant 1' .SBTTL 'string-constant 2'

where the string-constants are an ASCII string, enclosed in apostrophes, which do not exceed 64 characters. If a .TITLE and/or .SBTTL is encountered during the assembly, then each page of the listing is prefixed with the title and/or subtitle stringconstant. The title line will be preceded by a standard ZAS header as follows:

MITEK Relocating Macro Assembler vers n.n page nnn string-constant 1 string-constant 2

where n.n is the ZAS version number, nnn is the current page number and string-constant 1 and/or 2 is the string given in the corresponding pseudo-op. ZAS initially assumes that these pseudo-ops are not in effect. When specified, the title line, along with the subtitle line are not included in the line count for the page. Usually, no more than one .TITLE statement is included in a particular program.

5.2 LISTING CONTROL PSEUDO-OPS

.LALL: List <u>ALL</u> macro lines, including lines that do not generate code.

.LIST: This pseudo-op resumes a listing which has been suppressed by the .XLIST directive.

.LFCOND: The List False <u>COND</u>itionals pseudo-op assures the listing of conditional expressions that evaluate false.

.PRINT: The print on console pseudo-op takes the form:

.PRINT pass,text

This pseudo-op will output text to the console during the specified pass. The pass can be one of three values:

0 - print text during both passes

1 - print text during pass one

2 - print text during pass two

.SALL: Suppress <u>ALL</u> of the macro listing, including all text and object code produced by macros.

.SFCOND: The <u>Suppress False COND</u>itionals pseudo-op suppresses the portion of the listing that contains conditional expressions that evaluate false.

.XALL: The EXclude <u>ALL</u> non-code macro lines pseudo-op will list source and object code produced by a macro, but source lines which do not generate code are not listed.

.XLIST: This pseudo-op suppresses all list output until a .LIST pseudo-op is encountered.

5.3 CONDITIONAL ASSEMBLY PSEUDO-OPS

The next two sections describe the ZAS conditional assembly facility.

5.3.1 IF PSEUDO-OP EVALUATION

ZAS has two different methods for evaluating the trueness of an IF expression. One method bases the trueness on the least significant bit of the IF expression, which is compatible with Digital Research's ASM, MAC, and RMAC assemblers. The second method bases the trueness of the expression on the full 16-bit expression value. This method is compatible with the Microsoft M80 assembler.

The default evaluation is set by the installation program (section 1.3). The evaluation method may also be explicitly set by the following two pseudo-ops:

.IF1 - will cause IF expressions to evaluate to true if the least significant bit of the IF expression evaluates to 1.

OR

.IF16 - will cause IF expressions to evaluate to true when the IF expression evaluates to non-zero.

5.3.2 CONDITIONAL ASSEMBLY FORMS

The IF, ELSE, and ENDIF pseudo-ops define a range of assembly language statements which are to be included or excluded during the assembly process. The IF and ENDIF statements alone can be used to bound a group of statements to be conditionally assembled thus:

Upon encountering the IF statement, the assembler evaluates the expression following the IF (all operands in the expression must be defined ahead of the IF statement). Depending on the conditional assembly option in effect, if the expression evaluates to a non-zero value or the least significant bit evaluates to a 1, then statement #1 through statement #n are assembled. If the expression evaluates to a zero, then the statements are listed but not assembled.

The ELSE statement can be used as an alternative to an IF statement, and must occur between the IF and ENDIF statements. The form is:

IF expression
statement #1
statement #2
.
.
.
statement #n
ELSE
statement #n+1
statement #n+2
.
.
.
statement #m
ENDIF

If the expression produces a non-zero (true) value, then statements 1 through n are assembled. However, statements n+1 through m are skipped in the assembly process. When the expression produces a zero value (false), statements 1 through n are skipped, while statements n+1 through m are assembled. As an example, the conditional assembly shown in Listing A could be rewritten as shown in Listing B.

				-
Тч	- nt		na	- A
د بد	. a u	- 1- 1	шч	A

TTY CRT DEVICE TTYOUT	EQU EQU EQU EQU	1 2 TTY 0F003H		
CRTOUT	EQU IF CALL ENDIF	0F100H DEVICE TTYOUT	EQ	TTY
	IF CALL ENDIF	DEVICE CRTOUT	EQ	CRT

Listing B

TTY CRT DEVICE TTYOUT CRTOUT	EQU EQU EQU EQU EQU IF CALL	1 2 TTY 0F003H 0F100H DEVICE TTYOUT	EQ	TTY
	CALL	TTYOUT	υz	
	ELSE			
	CALL	CRTOUT		
	ENDIF			

Properly balanced IF's, ELSE's, and ENDIF's can be completely contained within the boundaries of outer encompassing conditional assembly groups. The structure outlined below shows properly nested IF, ELSE, and ENDIF statements:

> IF exp#1 group #1 IF exp#2group#2 ELSE group#3 ENDIF group#4 ELSE group#5 IF exp#3 group#6 ENDIF group#7 ENDIF

where group 1 through 7 are sequences of statements to be conditionally assembled, and exp#1 through exp#3 are expressions which control the conditional assembly. If exp#1 is true, then group#1 and group#4 are always assembled, and group 5,6, and 7 will be skipped. Further, if exp#1 and exp#2 are both true, then group#2 will also be included in the assembly, otherwise group#3 will be included. If exp#1 produced a false value, groups 1, 2, 3, and 4 will be skipped, and group 5 and 7 will always be assembled. If under these circumstances, exp#3 is true then group#6 will also be included with 5 and 7, otherwise it will be skipped in the assembly.

Conditional assembly of this sort can be nested up to eight levels (i.e., there can be up to eight pending IFs or ELSEs with unresolved ENDIFs at any point in the assembly), but usually becomes unreadable after two or three levels of nesting. The nesting level restriction also holds for pending IFs and ELSEs during macro evaluation. Nesting level overflow will produce an error during assembly.

5.4 LINKAGE PSEUDO-OPS

EXTRN: The <u>EXTeRNal</u> pseudo-op identifies symbols which are defined in some other program but are used in the current program. The form is:

EXTRN symbol {, symbol...}

where symbol is the symbol being declared as external. Multiple symbols may be declared in the same statement by separating them with commas. Also, if a symbol in an expression is suffixed with one or two # signs, then the symbol is treated as an external. EXT is a synonym for EXTRN.

NAME: The NAME pseudo-op takes the form:

NAME symbol

where symbol is the relocatable module name. This name is used by the linking loader and library manager to identify the module for selective loading or manipulation. Only the first six characters are significant in the module name. In the absence of the NAME pseudo-op, up to the first six characters of the program name are used.

PUBLIC: The PUBLIC pseudo-op identifies those symbols within the current program which are to be made accessible to other programs as external symbols. This directive has no effect on the assembly process for the current program, but merely records the name and value of the identified symbols on the object file for later use by the linking loader. A public symbol must be defined within the current program as a label.

.REQUEST: Request a library search. The form is:

.REQUEST filename {,filename...}

This pseudo-op sends a request to ZLINK or any Microsoft compatible loader to search the filenames in the list for undefined external symbols. The filename in the list should not include filetypes or device designation. ZLINK assumes the default extension .REL and the currently logged disk drive.

5.5 RELOCATION BASE PSEUDO-OPS

ASEG: The <u>Absolute SEG</u>ment pseudo-op never has operands. ASEG generates non-relocatable code.

ASEG sets the location counter to an absolute segment (actual address) of memory. The ASEG will default to 0, which could cause the module to write over part of the operating system. It is recommended that each ASEG be followed with an ORG statement set at 100H or higher.

COMMON: COMMON statements are non-executable, storage allocating statements. COMMON assigns variables, arrays, and data to a storage area called COMMON storage. This allows various program modules to share the same storage area. The length of a COMMON area is the number of bytes required to contain the variables, arrays, and data declared in the COMMON block, which ends when another relocation base pseudo-op is encountered.

CSEG: The <u>Code SEG</u>ment directive never has an operand. Code assembled in Code Relative mode can be loaded into ROM/PROM.

CSEG resets the location counter to the code relative segment of memory. The location will be that of the last CSEG (default to 0), unless an ORG is done after the CSEG to change the location.

However the ORG statement does not set a hard absolute address under CSEG mode. An ORG statement under CSEG causes the assembler to add the number of bytes specified by the expression argument in the ORG statement to the last CSEG address loaded. For example, if ORG 25 is given, 25 bytes will be added to the current CSEG location. Then CSEG will be loaded. The clearing effect of the ORG statement following CSEG (and DSEG) can be used to give the module an offset. Rationale for not allowing ORG to set an absolute address for CSEG is to keep the CSEG relocatable.

CSEG is the default mode of the assembler. Assembly begins with a CSEG automatically executed, and the location counter in the Code Relative mode, pointing to location 0 in the Code Relative segment of memory. All subsequent instructions will be assembled into the Code Relative segment of memory until ASEG, DSEG, or COMMON is executed. CSEG is then entered to return the assembler to Code Relative mode, at which point the location counter returns to the next free location in the Code Relative segment. DSEG: The Data <u>SEG</u>ment pseudo-op never has operands. DSEG specifies segments of assembled relocatable code that will later be loaded into RAM only.

DSEG sets the location counter to the Data Relative segment of memory. The location of the data relative counter will be that of the last DSEG (default is 0), unless an ORG is done after the DSEG to change the location. However, the ORG statement does not set a hard absolute address under DSEG mode. An ORG statement under DSEG causes the assembler to add the number of bytes specified by the expression in the ORG statement to the last DSEG address loaded. For example, if ORG 25 is given, 25 bytes will be added to the last DSEG address loaded. Then the DSEG will be loaded. The clearing effect of the ORG statement following DSEG (and CSEG) can be used to give the module an offset. Rational for not allowing ORG to set an absolute address for DSEG is to keep the DSEG relocatable.

ORG: The Set <u>ORG</u>in pseudo-op allows the value of a location counter to be changed at any time. The form is:

ORG expression

Under the ASEG program counter mode, the relocation counter is set to the value of the expression, and the assembler assigns generated code starting with that value. Under CSEG, DSEG, and COMMON relocation bases, the location counter for that base is incremented by the value of the expression. All names used in the expression must be known on pass 1, and the value must either be absolute or in the same relocation base as the current location counter.

.PHASE/.DPHASE: The form is:

where expression is an absolute value. .PHASE allows code to be located in one area, but executed at a different area with a start address specified by expression. .DPHASE is used to indicate the end of the relocated block of code.

The relocation base within a .PHASE block is absolute, the same as the mode of the expression in the .PHASE statement. The code, however, is loaded in the area in effect when the .PHASE statement is encountered. The code within the block is later moved to the address specified by expression for execution. This example,

	• PHASE	300н
	CALL	DUMMY
	JP	ENTRY
DUMMY:	RET	
	. DPHASE	
ENTRY:	\mathbf{JP}	0

assembles to:

0300			• PHASE	300H
0300	CD0630		CALL	DUMMY
0303	C30700		JP	ENTRY
0306	С9	DUMMY:	RET	
0007			.DPHASE	
0007	C30000	ENTRY:	JP	0

5.6 MACRO PSEUDO-OPS

Provided here is only a brief description of the macro pseudoops. For a more complete description, see the next chapter.

Pseudo-op	Description
ENDM	End Macro
EXITM	Exit Macro
IRP	Indefinite Repeat
IRPC	Indefinite Repeat Character
LOCAL	Local Symbol Generation
REPT	Repeat
MACRO	Macro Definition

5.7 SPECIAL FUNCTION PSEUDO-OPS

.HD64: This pseudo-op enables ZAS to assemble the ten extended instructions of the Hitachi HD64180 microprocessor, upward Z80 compatible. The ten instructions and their forms are listed in Appendix D.

•

CHAPTER 6 MACRO FACILITY

A common characteristic of assembly language programs is that many coding sequences are repeated over and over with only one or two of the operands changing. Macros provide a mechanism for generating the repeated sequences with a single statement. The repeated sequences are written with dummy values for the changing operands. A single statement, referring to the macro by name and providing values for the dummy operands, can then generate the repeated sequence.

The coding sequence begins with either the macro definition pseudo-op or one of the repeat pseudo-ops and ends with the ENDM pseudo-op. All of the macro pseudo-ops may be used inside a macro sequence. The one exception is a stored macro which, cannot be defined inside a repeat type macro. Macro nesting is allowed up to 15 levels deep.

The macro facility includes pseudo-ops for:

macro definition: MACRO (macro definition) repetitions REPT (repeat) IRP (indefinite repeat) IRPC (indefinite repeat character) terminations: ENDM (end macro) EXITM (exit macro) unique symbols within macro sequences: LOCAL operators: & ;; % $\langle \rangle$

6.1 REPEAT (OR INLINE) MACROS

The simplest macro facilities involve the REPT, IRPC, and IRP macro groups. All these forms cause the assembler to repetitively re-read portions of the source program under control of a counter or list of textual substitutions. These groups are listed in increasing order of complexity. **REPT-ENDM GROUP:** The REPT-ENDM group is written as a sequence of assembly language statements starting with the REPT pseudo-op and terminated by an ENDM pseudo-op. The form is:

label: REPT expression

label: ENDM

where the labels are optional, and the expression indicates the number of times the sequence of statements between REPT and ENDM will be repeated. The expression is evaluated as a 16-bit unsigned number. If the expression contains an external symbol or undefined operands, an error is generated.

In general, if a label appears on the REPT statement, its value is the first machine code address which follows. This REPT label is not re-read on each repetition of the loop. The optional label on the ENDM is re-read on each iteration and thus constant labels (not generated through concatenation or with LOCAL pseudoops) will generate phase errors if the repetition count is greater than 1.

IRPC-ENDM GROUP: Similar to the REPT group, the IRPC-ENDM group causes the assembler to re-read a bounded set of statements. The form is:

label: IRPC identifier, string

label: ENDM

where the optional labels follow the same conventions as in the REPT-ENDM group. The identifier is any valid symbol and string denotes a string of characters, terminated by a delimiter (space, tab, end-of-line, or comment).

The sequence of statements between IRPC and ENDM are repeated once for each character in the string. Each repetition substitutes the next character in the string for every occurrence of identifier in the sequence.

IRP-ENDM GROUP: The IRP is similar in function to the IRPC, except that the controlling identifier can take on a multiple string value. The form is:

where the optional labels follow the conventions of the REPT and IRPC groups. The sequence of statements between IRP and ENDM is repeated for each string. On the first iteration, the string is

substituted for the identifier wherever the identifier occurs in the sequence of statements. On the second iteration, the second string becomes the value of the controlling identifier and so on until the last string is encountered and processed.

6.2 STORED MACROS

MACRO DEFINITION: The form for the macro definition is:

macname MACRO dummy{,dummy...}
 ...
ENDM

The sequence of statements from the MACRO statement line to the ENDM statement line comprises the body of the macro, or the macro's definition. The macname is any non-conflicting assembly language label. Dummy parameter is a place holder that is replaced by an actual parameter in a one for one text substitution when the MACRO sequence is used.

The prototype statements are read and stored in the assembler's internal tables under the name given by "macname", but are not processed until the macro is expanded.

A comment preceded by two semicolons is not saved as part of the macro definition. But a comment preceded by only one semicolon is preserved and will appear in the expansion.

6.3 EXITING MACROS

The EXITM pseudo-op is used inside a MACRO or Repeat block to terminate an expansion when some condition makes the remaining expansion unnecessary or undesirable. Usually, EXITM is used in conjunction with a conditional pseudo-op.

The expansion is exited immediately when an EXITM is assembled. Any remaining expansion or repetition is not generated. If the block containing the EXITM is nested within another block, the outer level continues to be expanded.

6.4 LOCAL SYMBOLS

The LOCAL pseudo-op is allowed only inside a MACRO definition. The form for the LOCAL directive is:

LOCAL identifier {,identifier...}

When LOCAL is executed, ZAS creates a unique symbol for each identifier and substitutes that symbol for each occurrence of the identifier in the expansion. These unique symbols are usually used to define a label within a macro. This eliminates multipledefined labels on successive expansions of the macro. The symbols created by ZAS range from ??0001 to ??9999. Users should avoid the form ??nnnn for their own symbols. A LOCAL statement must precede all other types of statements in the macro definition.

6.5 MACRO INVOCATION

The form for the macro invocation is:

macname parameter{,parameter...}

Upon recognition of the macname, ZAS "pairs-off" each dummy parameter in the MACRO definition with the actual parameter text, i.e., the first dummy parameter is associated with the first actual parameter, the second dummy is associated with the second actual, and so on until the list is completed. If more actuals are provided than dummy parameters then the extras are ignored. If fewer actuals are provided, then the extra dummy parameter are associated with the empty string, i.e., a text string of zero length. It is important to realize at this point that the value of dummy parameter is not a numeric value, but is instead a textual value consisting of a sequence of zero or more ASCII characters.

6.6 PARAMETER EVALUATION

There are several options available in the construction of actual parameters, as well as in the specification of character lists for the IRP group. Although an actual parameter is simply a sequence of characters placed between parameter delimiters, these options allow overrides where delimiter characters themselves become a part of the text. In general, a parameter x occurs in the context:

label: macname ...,x,...

where the label is optional and the macname is the name of a previously defined macro. The ellipses (...) represent optional surrounding actual parameters in the invocation of macname. In the case of an IRP group, the occurrence of a character list x would be:

label: IRP id, ...,x,...

where the label is optional, and the ellipses represent optional surrounding character lists for substitution within the IRP group where the controlling identifier "id" is found. In either case, the statements could be contained within the scope of a surrounding macro expansion. Therefore, dummy parameter substitution could take place for the encompassing macro while the actual parameter is being scanned.

ZAS follows these steps in forming an actual parameter or character list:

- (1) Leading blanks and tabs are removed when they occur in front of x.
- (2) The leading character of x is examined to determine the type of scan operation which is to take place.
- (3) If the leading character is a string quote, then x becomes the text up through and including the balancing string quote, using the normal string scanning rules: double apostrophes within the string are reduced to a single apostrophe, and upper case dummy parameters adjacent to the ampersand symbol are substituted by their actual parameter values. Note that the string quotes on either end of the string are included in the actual parameter text.
- (4) If instead the first character is the left caret (<) then the bracket is removed, and the value of x becomes the sequence of characters up to , but not including, the balancing right caret (>) which does not become part of x. In this case, left and right carets may be nested to any level within x, and only the outer carets are removed in the evaluation. Quoted strings within the carets are allowed, and substitution within these strings follows the rules stated in (3) above. Note that left and right carets within quoted strings become a part of the string, and are not counted in the caret nesting within x. Further, the delimiter characters comma, blank, semicolon, and tab, become a part of x when they occur within the caret nesting.
- (5) If the leading character is a %, then the sequence of characters which follows is taken as an expression which is evaluated immediately as a 16-bit value. The resulting value is converted to a decimal number and treated as an ASCII sequence of digits, with left zero suppression (0-65535).
- (6) If the leading character is none of the above (quote, left bracket, or percent), the sequence of characters which follow, up to the next comma, blank, tab, or semicolon, becomes the value of x.

There is one important exception to the above rule: the single character escape, denoted by an up-arrow, causes ZAS to read the character immediately following as a part of x without treating the character as significant. However, the character which follows the up-arrow, must be a blank, tab, or visible ASCII character. The up-arrow itself can be represented by two up-arrows in succession. If the up-arrow directly precedes a dummy parameter, then the up-arrow is removed and the dummy parameter is not replaced by its actual parameter value. Thus, the up-arrow can be used to prevent evaluation of dummy parameters within the macro body. Note that the up-arrow has no special significance within string quotes, and is simply included as a part of the string.

Evaluation of dummy parameters in macro expansions must also be considered, although this topic has been presented throughout the previous sections. Generally the macro assembler evaluated dummy parameters as follows:

- (1) If a dummy parameter is either preceded or followed by the concatenation operator (&), then the preceding and/or following "&" operator is removed, the actual parameter is substituted for the dummy parameter, and the implied delimiter is removed at the position(s) the ampersand occurs.
- (2) Dummy parameters are replaced only once at each occurrence as the encompassing macro expands. This prevents the "infinite substitution" which would occur if a dummy parameter evaluated itself.
- In summary, parameter evaluation follows these rules:
 - leading and trailing tabs and blanks are removed
 - quoted strings are passed with their string quotes intact
 - nested carets enclose arbitrary characters with delimiters
 - a leading % causes immediate numeric evaluation
 - an up-arrow passes a special character as a literal value
 - an up-arrow prevents evaluation of a dummy parameter
 - the "&" operator is removed next to a dummy parameter
 - dummy parameters are replaced only once at each occurrence

CHAPTER 7 ZAS ERROR MESSAGES

There are two types of error messages: Non-fatal errors and fatal errors. Non-fatal errors are indicated by a single letter code to the left of the statement line with the error. Fatal errors kill the assembly and give messages as to why the error may have occurred. Statement lines with errors will not generate object code.

7.1 NON-FATAL ERRORS

Error Code

Explanation

- A Argument error. One of the arguments for the opcode is invalid.
- B Balance error. An ELSE or an ENDIF pseudo-op does not have a preceding IF statement. Or an END macro statement has no preceding macro call and/or macro definition.
- C Character is invalid. ZAS has found an invalid character and it is probably a control character. The invalid character will be replaced by a "^".
- D Duplicate error. A label has been defined more than once.
- **E Expression error.** The expression is ill-formed and cannot be computed.
- I Insert error. The specified insert file cannot be found or an insert is already in progress.
- M Mode error. The statement contains an addressing mode error.
- O Opcode error. The statement contains an illegal opcode.
- P Phase error. A label has a different value on Pass 2 than it did on Pass 1.
- **S Syntax error.** The assembly statement is illformed and cannot be processed. This error may be due to invalid characters or delimiters which are out of place.
- U Undefined symbol. A label argument has not been defined in the program.
- V Value error. The operand (argument) is out of its allowable range.

7.2 FATAL ERRORS

Fatal error messages have been classified into two categories: errors caused by macros and general errors (or errors not caused by macros).

7.2.1 GENERAL FATAL ERROR MESSAGES

- (1) "Filename.filetype not found." The specified source file cannot be found on the disk.
- (2) "Invalid option specification." One or more of the assembler options specified in the command line is invalid.
- (3) "More than eight IF levels are pending at line nnnn" Where line nnnn is the line with the ninth IF. A maximum of eight IF levels can be nested.
- (4) "Unterminated IF!" The end of file has been reached with no terminating ENDIF.
- (5) "Memory full at line nnnn" The assembler's internal tables have run out of memory.

7.2.2 MACRO FATAL ERROR MESSAGES

- (1) "Unterminated macro starting at line nnnn" Where line nnnn is the line with the error. This error is caused by a macro definition that has no terminating END macro statement.
- (2) "Local label limit exceeded!" The maximum of 9,999 local symbols has been exceeded.
- (3) "Macro nested past 16 levels at line nnnn" A maximum of 16 levels of nested macros are allowed.
- (4) "Local table exceeds 127 bytes at line nnnn" The total length of all local symbols cannot exceed 127 bytes for a particular macro definition.
- (5) "Macro definition inside an inline macro at line nnnn" This message indicates that a macro definition has been placed inside a repeat type macro and that is not allowed.

CHAPTER 8 CROSS-REFERENCE GENERATION

8.1 OVERVIEW

The cross-reference generator (ZREF) is used to provide a summary of symbol usage throughout a program. ZREF reads the file specified line by line, attaches a line number prefix to each line, and writes each prefixed line to the file filename.XRF. After completing this operation, ZREF appends to the file filename.XRF, a cross-reference report that lists all the line numbers where each symbol in the file appears. It also flags with an *, each line number where the referenced symbol is defined.

8.2 ZREF OPERATION

ZREF is invoked by typing

ZREF filename.filetype {\$}option

where filename.filetype is the name of the file to be crossreferenced with the assumed filetype .Z80, and option is the letter L, if the output is to the list device instead of a file.

8.3 RESERVED SYMBOLS

The following symbols will not be part of the cross reference:

А	HI	NUL
AF	HL	NOT
AND	I	NZ
В	IX	OR
BC	IY	Р
C	\mathbf{L}	PE
D	LE	PO
DE	LOW	R
E	\mathbf{LT}	SHL
EQ	М	SHR
GE	MOD	SP
GT	NC	XOR
Н	NE	Z

CHAPTER 9 CODE CONVERTER

9.1 CODE CONVERTER OPERATION

The code converter (ZCON) converts 8080 source statements, all of the TDL machine instruction statements, and most of the common TDL pseudo-ops to Z80 source statements (see the next section for a listing of the convertible TDL pseudo-ops). In addition, except for character-constants, ASCII strings, and comments, parentheses are converted to brackets. Also, parity bit (bit 7) is zeroed.

To invoke the code converter, type:

ZCON filename.filetype {\$}u

where filename is the name of the source file to be converted. If no filetype is specified, then ASM is assumed. When the "u" option is specified, only upper-case conversion is done. This is useful if you already have a Z80 source file in lower case. When the conversion is completed, the output will be in a file called filename.Z80 and one of two messages will be displayed.

> Message 1: "nnnn lines converted, with no errors detected." Where nnnn is the number of lines converted.

> > OR

Message 2:

"nnnn lines converted, with eee errors logged in filename.ERR" Where nnnn is the number of lines converted and eee is the number of errors detected.

9.2 CONVERTIBLE TDL PSEUDO-OPS

The code converter will convert the most common TDL pseudo-ops. They include the following:

.ASCII	.IDENT
.BLKB	. INTERN
.BLKW	.LIST
.BYTE	.WORD
•EXTERN -	.XLIST

9.3 ERROR MESSAGES

If the code converter detects an error in a statement line, it leaves the line unchanged. There are two types of error messages.

(1) "*** Syntax error at line nnn, line follows ***" error line

Where nnn is the statement line number, and error line is the statement line with the syntax error. Normally, this error should not occur because it indicates that the operand for this particular op-code is syntactically incorrect.

(2) **** IF/ENDIF unbalanced ****

This error message appears if the IFs and ENDIFs are not paired. For every IF, there should be an ENDIF, and vice versa.

CHAPTER 10 LINKER

10.1 OVERVIEW

The Z80 Linker (ZLINK) is used to combine Microsoft relocatable object modules into an absolute file ready for execution under Z or CP/M. When completed, ZLINK lists the sorted symbol table, any unresolved or duplicate symbols, and a load map which shows the number of free bytes left and the size and locations of the different segments:

LOAD MAP FOR FILENAME.COM

SEGMENT SIZE START STOP ABSOLUTE CODE DATA COMMON FREE

ZLINK writes the sorted symbol table to a .SYM file suitable for use with Echelon Dynamic Screen Debugger (DSD) and Digital Research Symbolic Instruction Debuggers (SID and ZSID) as described in the S option (see next page). ZLINK also creates a COM file for direct execution under Z or CP/M. If errors are detected, the P option (see next page) will be set automatically.

10.2 ZLINK OPERATION

ZLINK is invoked by typing

ZLINK filename1{,filename2,...,filenameN}

where filename is the name of the object module(s) to be linked. If no filetype is specified, then REL is assumed. If some other filename is desired for the COM and SYM files, it may be specified as follows:

ZLINK newfilename=filename1 {,filename2,...filenameN}

If ZLINK encounters a starting address which is caused by supplying an optional program starting address to the assembler END pseudo-op then ZLINK will place a JUMP instruction at 100H to the program starting address.

10.3 ZLINK OPTIONS

A variety of options are available to provide control over the execution parameters of ZLINK. Except for the / option (library

search option) all of the options are link control options. They are used once at the end of a command line:

filename1{,filename2,...filenameN} \$Cnnnn,Dnnnn,P,Rnnnn

Where nnnn is a hexadecimal number.

ZLINK options include:

C: Code Segment Origin Option. The C option is used to specify the load address of the code segment. If it is not used, then ZLINK will put the code segment at the address (100H). Unless the R option indicates otherwise, the relocation value of the code segment will be set to its load address. The syntax for the C option is Cnnnn, where nnnn if the desired code origin in hex.

D: Data Origin Option. The D option indicates the load address of the data and common segments. If the D option is used, the address specified must be higher than the load address for the code segment. If it is not used, ZLINK will put the data and common segments immediately after the program segment. The syntax for the D option is Dnnnn, where nnnn is the desired data origin in hex.

P: Paging Option. The P option will page the output of ZLINK, at 23 lines per page to the terminal. Pressing any key allows you to continue to output one page at a time.

R: Relocate Origin Option. The R option specifies the relocation value for the code segment. If not used, then ZLINK will set the relocation value of the code segment to its load address.

S: .SYM File Option. If this option is set, ZLINK will write the sorted symbol table to a .SYM file suitable for use with the Echelon DSD or Digital Research SID and ZSID debuggers.

/: Search Option. This option is used to indicate that the preceding file should be treated as a library. ZLINK will search the file and include only those modules containing symbols which are referenced but not defined in the modules already linked. Unlike the link control options which can be used once at the end of a command line, the / option must be used after each filename to be searched:

filename1/,filename2/,...filenameN/

10.4 DEFINE NEXT FREE MEMORY LOCATION

If the public symbol \$MEMRY is encountered during the link process, then the two bytes addressed by the value \$MEMRY and \$MEMRY + 1 are filled in with the address of the next free memory location. The statement labeled \$MEMRY must be a DS statement. For example:

	PUBLIC	FREBEG, \$MEMRY	
FREBEG:	LD	HL,(\$MEMRY)	;This routine returns
	RET		;the first free byte
\$MEMRY:	DS	2	;of memory

10.5 ZLINK ERROR MESSAGES

(1) "Can't find filename.filetype"

Specified file cannot be found on the disk.

(2) "Filename.filetype is an invalid REL file!"

One of the files specified is not a Microsoft compatible REL file.

(3) "Invalid option specification!"

One of the options specified is invalid.

(4) "Memory full!"

There is insufficient memory to complete the linking process.

(5) "Undefined symbols:"

The symbol name(s) following this heading are referenced but not defined in any of the modules being linked.

(6) "Duplicate symbols:"

The symbol name(s) following this heading are defined as a PUBLIC symbol in more than one of the modules being linked.

(7) "***Overlapping segments***"

ZLINK attempted to write a segment into memory already used by another segment. This error is probably caused by incorrect use of the C and/or D options.

(8) "Read error!"

A file cannot be read properly.

(9) "Syntax error in command line!"

The command line is ill formed.

(10) "Multiple main modules!" Two or more modules contain a program starting address.

(11) "Library search limit exceeded!"

A maximum of ten libraries can be specified from assembler .REQUEST statements.

CHAPTER 11 LIBRARY MANAGER

11.1 OVERVIEW

The Library Manager (ZLIB) is used to combine Microsoft relocatable object modules into a library. Libraries are files consisting of any number of relocatable object modules. ZLIB can delete modules from a library, concatenate REL files into a library, re-place modules in a library, and print module names and public symbols from a library.

11.2 ZLIB OPERATION

ZLIB is invoked by typing:

ZLIB libname=filename{,filename,...} \$option

where libname is the name of the library with filetype REL and filename is the name of the object module(s). If no filetype is specified, then REL is assumed.

An alternate form of invoking ZLIB when using the M or P option (as described below) is:

ZLIB libname \$listoption

where listoption is the M or P option.

11.3 ZLIB OPTIONS

If no option is specified, then the specified modules will be appended to the library. The options include:

D: Delete the specified modules.

M: Print the module names in the library.

P: Print the module names and public symbols in the library.

R: Replace the specified modules.

11.4 ZLIB MESSAGES

Under the following circumstances ZLIB will produce messages.

(1) When a module is being appended to the library:

"Appending filename.filetype"

(2) If the specified library does not exist on disk and the specified option is append:

"Creating library"

(3) If a module is being deleted:

"Deleting modulename"

(4) If a module is being replaced:

"Deleting modulename Appending filename.filetype"

- 11.5 ZLIB ERROR MESSAGES
- (1) "Can't find filename.filetype"

Specified file cannot be found on the disk.

(2) "Filename.filetype is an invalid REL file!"

One of the files specified is not a Microsoft compatible REL file.

(3) "Invalid option specification!"

The option specified is invalid.

(4) "Syntax error in command line!" The command line is ill formed.

Object <u>Code</u>	Sou <u>Stat</u>	rce ement	Operation	Notes
8E DD8E05 FD8E05	ADC ADC ADC	A,(HL) A,(IX+d) A,(IY+d)	Add with Carry Oper- and to Acc.	Leading A Oper- and is Optional
8F 88	ADC ADC	A,A A,B		If d is Omitted 0 is Assumed
89 8A	ADC ADC	A,C A,D		
8B	ADC	Α,Ε		
8C	ADC	A,H		
8D CE20	ADC ADC	A,L A,n		
*****		•	****	****
ED4A	ADC	HL,BC	Add with Carry Reg.	
ED5A	ADC	HL,DE	Pair to HL	
ED6A	ADC	HL,HL		
ED7A	ADC	HL,SP		
********	*****	******		*************
86 DD8605	ADD ADD	A,(HL) A,(IX+d)	Add Operand to Acc.	Leading A Oper- and is Optional
FD8605	ADD	$A_{1}(1Y+d)$		and is operonal
87	ADD	A,A		If d is Omitted
80	ADD	A,B		0 is Assumed
81	ADD	A,C		
82	ADD	A,D		
83	ADD	A,E		
84	ADD	A,H		
85 C620	ADD	A,L		
	ADD ********	A,n *********	****	****
09	ADD	HL,BC	Add Reg. Pair to HL	
19	ADD	HL,DE	had heg. full to he	
29	ADD	HL,HL		
39	ADD	HL,SP		
	********		****	******
DD09 DD19	ADD	IX,BC	Add Reg. Pair to IX	
DD19 DD29	ADD ADD	IX,DE IX,IX		
DD39	ADD	IX,IX IX,SP		
			****	*****
FD09	ADD	IY,BC	Add Reg. Pair to IY	
FD19	ADD	IY,DE	-	
FD29	ADD	IY,IY		
FD39	ADD	IY,SP		
A6			***************************************	• • • • •
DDA605	AND AND	A,(HL) A,(IX+d)	Logical 'AND' of Operand and Acc.	Leading A Oper-
FDA605	AND	A,(IX+d) A,(IY+d)	operand and Acc.	and is Optional

Object <u>Code</u>		ource atement	Operation	Notes
A7	AND	A,A	Logial 'AND' of	Leading A Oper-
A0	AND	A,B	Operand and Acc.	and is Optional
A1 A2	AND AND	A,C A,D		If d is Omitted
A3	AND	A,E		0 is Assumed
A4	AND	A,H		V 15 Assunce
A5	AND	A,L		
E620	AND	A, n		
			*****	*****
CB46	BIT	0,(HL)	Test Bit of Location	If d is Omitted
DDCB0546	BIT	0,(IX+d)	or Reg.	0 is Assumed
FDCB0546	BIT	0,(IY+d)		
CB47	BIT	0,A		
CB40	BIT	0,B		
CB41	BIT	0,C		
CB42	BIT	0,D		
CB43	BIT	0,E		
CB44	BIT	0,H		
CB45	BIT	0,L		
CB4E	BIT	1,(HL)		
DDCB054E FDCB054E	BIT	1,(IX+d)		
CB4F	BIT BIT	1,(IY+d)		
CB4F CB48	BIT	1,A 1,B		
CB40	BIT	1,C		
CB49 CB4A	BIT	1,0		
CB4B	BIT	1,E		
CB4C	BIT	1,H		
CB4D	BIT	1,L		
CB56	BIT	2,(HL)		
DDCB0556	BIT	2,(IX+d)		
FDCB0556	BIT	2,(IX+d)		
CB57	BIT	2,A		
CB50	BIT	2,B		
CB51	BIT	2,C		
CB52	BIT	2,D		
CB53	BIT	2,E		
CB54 CB55	BIT BIT	2,H 2,L		
CB55 CB5E	BIT	3,(HL)		
DDCB055E	BIT	3,(IX+d)		
DFCB055E	BIT	3,(IY+d)		
CB5F	BIT	3,A		
CB58	BIT	3,B		
CB59	BIT	3,C		
CB5A	BIT	3,D		
CB5B	BIT	3,E		
CB5C	BIT	3,Н		
CB5D	BIT	3,L		
CB66	BIT	4,(HL)		
DDCB0566	BIT	4,(IX+d)		
FDCB0566	BIT	4,(IY+d)		

Object <u>Code</u>	Sou Stat	rce ement	Operation	Notes
СВ67	BIT	4,A	Test Bit of Location	If d is Omitted
CB60	BIT	4 ,B	or Reg.	0 is Assumed
CB61	BIT	4,C		
CB62	BIT	4 ,D		
CB63	BIT	4 ,E		
CB64	BIT	4,H		
CB65	BIT	4,L		
CB6E	BIT	5,(HL)		
DDCB056E	BIT	5,(IX+d)		
FDCB056E	BIT	5,(IY+d)		
CB6F	BIT	5,A		
CB68	BIT	5,B		
CB69	BIT	5,C		
CB6A	BIT	5,D		
CB6B	BIT	5,E		
CB6C	BIT	5,H		
CB6D	BIT	5,L		
CB76	BIT	6,(HL)		
DDCB0576 FDCB0576	BIT	6,(IX+d) 6,(IY+d)		
CB77	BIT	-		
CB70	BIT BIT	6,A 6,B		
CB70 CB71	BIT	6,C		
CB72	BIT	6,D		
CB73	BIT	6,E		
CB74	BIT	6,H		
CB75	BIT	6,L		
CB7E	BIT	7,(HL)		
DDCB057E	BIT	7,(IX+d)		
FDCB057E	BIT	7,(IY+d)		
CB7F	BIT	7,A		
CB78	BIT	7,B		
CB79	BIT	7,C		
CB7A	BIT	7,D		
CB7B	BIT	7,E		
CB7C	BIT	7,H		
CB7D	BIT	7,L	****	
DC8405				
FC8405	CALL CALL	C,nn M,nn	Call Subroutine at Location nn if Condi-	
D48405	CALL	NC, nn	tion True	
C48405	CALL	NZ, nn		
F48405	CALL	P,nn		
EC8405	CALL	PE,nn		
E48405	CALL	PO,nn		
CC8405	CALL	Z,nn		
			****	* * * * * * * * * * * * * * * * * * *
CD8405	CALL	nn	Unconditional Call to	
			Subroutine at nn	
		*****	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * *
3F	CCF		Complement Carry Flag	

Object <u>Code</u>	Sou Stat	rce ement	Operation	Notes
BE DDBE05 FDBE05	CP CP CP	(HL) (IX+d) (IY+d)	Compar Operand with Acc.	Leading A Oper- and is Optional
BF B8 B9	CP CP CP	A B C		If d is Omitted 0 is Assumed
BA BB BC	CP CP CP	D E H		
BD FE20	CP CP	L n	****	****
EDA9	CPD		Compare Location (HL) and Acc. Decrement HL and BC	
EDB9	CPDR		Compare Location (HL) and Acc., Decre- ment HL and BC, Repeat until BC=0	
********* EDA1	CPI		Compare Location (HL) and Acc., Incre- ment HL and Decrement BC	
**************************************	**************************************	******	<pre>************************************</pre>	****
2F	CPL	****	Complement Acc. (1's Complement)	
27	DAA		Decimal Adjust Acc.	
35 DD3505 FD3505 3D 05 0B 0D 15 1B 1D 25 2B DD2B FD2B 2D	DEC DEC DEC DEC DEC DEC DEC DEC DEC DEC	(HL) (IX+d) (IY+d) A B BC C D DE E H HL IX IY	Decrement Operand	If d is Omitted O is Assumed
2D 3B	DEC DEC	L SP		

Object <u>Code</u>		rce ement	Operation	Notes
F3 *******	DI *******	* * * * * * * * * * *	Disable Interrupts	* * * * * * * * * * * * * * * *
102E	DJNZ	e	Decrement B and Jump Relative if B=0	****
FB	EI		Enable Interrupts	
E3 DDE3 FDE3	EX EX EX	(SP),HL (SP),IX (SP),IY	Exchange Location and (SP)	
08	EX	AF,AF'	Exchange the Con- tents of AF and AF'	
EB	· 、	DE,HL	Exchange the Con- tents of DE and HL	
**************************************	EXX	*****	**************************************	****
76	HALT	* * * * * * * * * * * * *	HALT (wait for Inter- rupt or Reset)	* * * * * * * * * * * * * * * * * * *
********** ED46 ED56 ED5E	IM IM IM	0 1 2	<pre>************************************</pre>	
ED78 ED40 ED48 ED50 ED58 ED60 ED68	IN IN IN IN IN IN	A,(C) B,(C) C,(C) D,(C) E,(C) H,(C) L,(C)	Load Reg. with Input from Device (C)	
34 DD3405 FD3405 3C 04 03 0C 14 13 1C 24 23 DD23 FD23	INC INC INC INC INC INC INC INC INC INC	(HL) (IX+d) (IY+d) A B BC C D DE E H HL IX IY	Increment Operand I	f d is Omitted is Assumed

Object <u>Code</u>		arce cement	Operation	Notes
2C 33	INC INC	L SP	Increment Operand	****
DB20	IN ********	A,(n)	Load Acc. with Input from Device n	
EDAA	IND	****	Load Location (HL) with Input from Port (C), Decrement HL and B	****
EDBA	INDR		Load Location (HL) with Input from Port (C), Decrement HL and Decrement B, Repeat until B=0	
**************************************	INI		Load Location (HL) with Input from Port (C); Increment HL and Decrement B	
EDB2	INIR		Load Location (HL) with Input from Port (C), Increment HL and Decrement B, Repeat until B=0	* * * * * * * * * * * * * * * * *
C38405 E9 DDE9 FDE9	JP JP JP JP	nn (HL) (IX) (IY)	Unconditional Jump to Location	
DA8405 FA8405 D28405 C28405 F28405 EA8405 E28405 CA8405	JP JP JP JP JP JP JP JP	C,nn M,nn NC,nn NZ,nn P,nn PE,nn PO,nn Z,nn	Jump to Location if Condtion True	
382E 302E 202E 282E	JR JR JR JR	C,e NC,e NZ,e Z,e	Jump Relative to PC+e if Condition True	
182E	JR	e	Uncondtional Jump Relative to PC+e	
02 12	LD LD	(BC),A (DE),A	Load Source to Destination	

Object <u>Code</u>		Source <u>Statement</u>	Operation	Notes
77	LD	(HL),A	Load Source to	If d is Omitted
70	LD	(HL),B	Destination	0 is Assumed
71 72	LD	(HL),C		
72 73	LD	(HL),D		
73 74	LD LD	(HL),E (HL),H		
75	LD	(HL),L		
3620	LD	(HL),n		
DD7705	LD	(IX+d),A		
DD7005	LD	(IX+d),B		
DD7105	LD	(IX+d),C		
DD7205	LD	(IX+d),D		
DD7305	LD	(IX+d),E		
DD7405 DD7505	LD	(IX+d),H		
DD7505 DD360520	LD	(IX+d),L (IX+d),n		
FD7705	LD	(IY+d),A		
FD7005	LD	(IY+d),B		
FD7105	LD	(IY+d),C		
FD7205	LD	(IY+d),D		
FD7305	LD	(IY+d),E		
FD7405	LD	(IY+d),H		
FD7505	LD	(IY+d),L		
FD360520	LD	(IY+d),n		
328405 ED438405	LD LD	(nn),A (nn),BC		
ED538405	LD	(nn), DE		
228405	LD	(nn),HL		
DD228405	LD	(nn),IX		
FD228405	LD	(nn),IY		
ED738405	LD	(nn),SP		
0A	LD	A, (BC)		
1A 7E	LD	A, (DE)		
DD7E05	LD LD	A,(HL) A,(IX+d)		
FD7E05	LD	A, (IX+d) A, (IY+d)		
3A8405	LD	A, (nn)		
7F	LD	Α,Α		
78	LD	А,В		
79	LD	A,C		
7A 7B	LD	A,D		
7C	LD LD	A,E		
ED57	LD	A,H A,I		
7D	LD	A,L		
3E20	LD	A, n		
ED5F	LD	A,R		
46	LD	B,(HL)		
DD4605	LD	B,(IX+d)		
FD4605	LD	B,(IY+d)		
47 40	LD	B,A		
4 0	LD	B,B		

.

Object <u>Code</u>		Source Statement	Operation	Notes
4 1	LD	B,C	Load Source to	If d is Omitted
42	LD	B,D	Destination	0 is Assumed
43	LD	B,E	Depoinderon	
44	LD	B,H		
45	LD	B,L		
0620	LD	B,n		
ED4B8405	LD	BC,(nn)		
018405	LD	BC,nn		
4E	LD	C,(HL)		
DD4E05	LD	C,(IX+d)		
FD4E05	LD	C,(IY+d)		
4F	LD	C,A		
48	LD	C,B		
49	LD	C,C		
4A	LD	C,D		
4B	LD	C,E		
4C	LD	C,H		
4D		C,L		
0E20 56	LD	C,n		
DD5605	LD LD	D,(HL) D,(IX+d)		
FD5605	LD	D,(IX+d) D,(IY+d)		
57	LD	D,A		
50	LD	D,B		
51	LD	D,C		
52	LD	D,D		
53	LD	D,E		
54	LD	D,H		
55	LD	D,L		
1620	LD	D, n		
ED5B8405	LD	DE,(nn)		
118405	LD	DE, nn		
5E	LD	E,(HL)		
DD5E05	LD	E,(IX+d)		
FD5E05	LD	E,(IY+d)		
5F	LD	E,A		
58	LD	Е,В		
59	LD	E,C		
5A ED	LD	E,D		
5B		E,E		
5C 5D	LD	E,H E,L		
1E20	LD LD	E,n		
66	LD	H,(HL)		
DD6605	LD	H,(IX+d)		
FD6605	LD	H,(IX+d)		
67	LD	H,A		
60	LD	H,B		
61	LD	H,C		
62	LD	H,D		
63	LD	н,Е		
64	LD	Н,Н		

Object <u>Code</u>	Sou <u>Stat</u>	rce ement	Operation	Notes
65 2620 2A8405 218405 ED47 DD2A8405 DD218405 FD218405 FD218405 6E DD6E05 FD6E05 6F 68 69 6A 6B	LD LD LD LD LD LD LD LD LD LD LD LD LD L	H,L H,n HL,(nn) HL,nn I,A IX,(nn) IX,nn IY,(nn) IY,nn L,(HL) L,(IX+d) L,(IY+d) L,A L,B L,C L,D L,E	Load Source to Destination	If d is Omitted 0 is Assumed
6C 6D 2E20 ED4F ED7B8405 F9 DDF9 FDF9 318405	LD LD LD LD LD LD LD LD LD	L,H L,L R,A SP,(nn) SP,HL SP,IX SP,IY SP,Nn	***	***
EDA8	LDD		Load Location(DE) with Location(HL), Decrement DE, HL and BC	
EDB8	LDDR	***	Load Location (DE) with Location (HL). Repeat until BC=0	****
EDA0	LDI		Load Location (DE) with Location (HL), Increment DE, HL, Decrement BC	
EDB0	LDIR	****	Load Location (DE) with Location (HL), Increment DE, HL, Decrement BC and Repeat until BC=0	****
ED44	NEG	****	Negate Acc. (2's Complement)	* * * * * * * * * * * * * * * * * * * *
00	NOP		No Operation	

•

Object <u>Code</u>		rce ement	Operation	Notes
B6 DDB605 FDB605	OR OR OR	A,(HL) A,(IX+d) A,(IY+d)	Logical "OR" of Operand and Acc.	Leading A Oper- and is Optional
в7 в0	OR OR	A,A A,B		If d is Omitted 0 is Assumed
B1 B2 B3	OR OR OR	A,C A,D A,E		
B4 B5	OR OR	A,H A,L		
F620	OR ********	A,n ********	* * * * * * * * * * * * * * * * * * * *	****
ED8B	OTDR	****	Load Output Port (C) with Location (HL), Decrement HL and B, Repeat until B=0	*****
EDB3	OTIR		Load Output Port (C) with Location (HL), Increment HL, Decre- ment B, Repeat until B=0	
		*****	****	*****
ED79	OUT	(C),A	Load Output Port (C)	
ED41	OUT	(C),B	with Reg.	
ED49 ED51	OUT OUT	(C),C (C),D		
ED51 ED59	OUT	(C),E		
ED61	OUT	(C),H		
ED69	OUT	(C),L		
********* D320	•******** OUT	**************************************	Load Output Port (n)	*****
***	******		with Acc.	
EDAB	OUTD		Load Output Port (C) with Location (HL), Decrement HL and B	
_	******	*****	****	******
EDA3	OUTI		Load Output Port (C) with Location (HL), Increment HL and Decrement B	
*****	******	****	Decrement B	*****
F1	POP	AF	Load Destination	
C1	POP	BC	with Top of Stack	
D5	POP	DE		
E1	POP	HL		
DDE1	POP	IX		
FDE1	POP	IY		

F5PUSHAFLoad Source to StackC5PUSHBCD5PUSHHLE5PUSHHLFDE5PUSHIXFDE5PUSHIXFDE5PUSHIXFDE5PUSHIXFDE5PUSHIXFDE5PUSHIXFDE5PUSHIXFDC80566RES0.(IX+d)CB80RES0.GCB81RES0.CCB82RES0.FCB84RES0.FCB84RES0.FCB84RES0.FCB84RES0.FCB84RES1.(IX+d)FDC80586RES1.(IX+d)FDC80586RES1.(IX+d)FDC80587RES1.(IX+d)FDC80588RES1.ECB88RES1.ECB89RES1.CCB80RES1.LCB80RES1.LCB80RES1.LCB80RES2.(IX+d)FDC80596RES2.(IX+d)FDC80596RES2.(IX+d)FDC80596RES3.(IX+d)FDC80596RES3.(IX+d)FDC80596RES3.(IX+d)FDC80596RES3.(IX+d)FDC80596RES3.(IX+d)FDC80596RES3.(IX+d)FDC80597RES3.(IX+d)FDC80598RES3.(IX+d)FDC80596RES<	Object <u>Code</u>		arce Lement	Operation	Notes
DDCB0586 RES 0,(1X+d) Operand 0 is Assumed FDCB0586 RES 0,(1Y+d) 0 0 1s Assumed CB80 RES 0,A 0 1s Assumed 0 CB81 RES 0,C 0 0 1s Assumed 0 CB81 RES 0,D 0 0 0 1s Assumed CB83 RES 0,P 0 0 1s Assumed 0 CB84 RES 0,F 0 1s Assumed 0 1s Assumed CB85 RES 0,F 0 1s Assumed 0 1s Assumed DDCB058E RES 1,HL 0 0 1s Assumed 0 1s Assumed CB86 RES 1,C 0 0 1s Assumed 0 <td>C5 D5 E5 DDE5 FDE5</td> <td>PUSH PUSH PUSH PUSH PUSH</td> <td>BC DE HL IX IY</td> <td></td> <td>***</td>	C5 D5 E5 DDE5 FDE5	PUSH PUSH PUSH PUSH PUSH	BC DE HL IX IY		***
FDCB0586 RES 0, (1Y+d) CB807 RES 0,A CB801 RES 0,B CB81 RES 0,C CB82 RES 0,D CB83 RES 0,L CB84 RES 0,L CB85 RES 1,(HL) DDCB058E RES 1,(IX+d) CB86 RES 1,(IX+d) CB87 RES 1,A CB88 RES 1,B CB88 RES 1,C CB88 RES 1,F CB80 RES 1,F CB80 RES 1,F CB80 RES 1,F CB80 RES 1,C CB90 RES 2,(HL) DDCB0596 RES 2,(HL) DDCB0596 RES 2,(IX+d) FDCB0596 RES 2,L CB90 RES 2,E CB91 RES 2,C CB92 RES 3,(IX+d) FDCB059E RES					
CB87 RES 0, A CB80 RES 0, B CB81 RES 0, C CB82 RES 0, D CB83 RES 0, E CB84 RES 0, H CB85 RES 1, (HL) DDCB058E RES 1, (IX+d) FDCB058E RES 1, (IX+d) CB84 RES 1, B CB85 RES 1, C CB86 RES 1, B CB87 RES 1, C CB88 RES 1, C CB80 RES 1, L CB80 RES 1, L CB80 RES 2, (HL) DDCB0596 RES 2, (IX+d) FDCB0596 RES 2, R CB90 RES 2, B CB91 RES 2, C CB92 RES 2, E CB93 RES 2, E CB94 RES 2, F				Operand	0 is Assumed
CB80 RES 0, B CB81 RES 0, C CB82 RES 0, C CB83 RES 0, E CB84 RES 0, L CB85 RES 1, (IX+d) DDCB058E RES 1, (IX+d) CB86 RES 1, A CB87 RES 1, A CB88 RES 1, C CB88 RES 1, C CB80 RES 1, F CB80 RES 1, F CB80 RES 1, L CB80 RES 1, L CB80 RES 2, (IX+d) PDCB0596 RES 2, (IX+d) PDCB0596 RES 2, D CB90 RES 2, B CB91 RES 2, C CB93 RES 2, L CB94 RES 2, L CB95 RES 3, (IX+d) PDCB059E RES 3, (IX+					
CB81 RES 0, C CB82 RES 0, D CB83 RES 0, E CB84 RES 0, H CB85 RES 0, L CB85 RES 0, L CB85 RES 1, (HJ) DDCB058E RES 1, (IX+d) FDCB058E RES 1, A CB86 RES 1, A CB87 RES 1, A CB88 RES 1, D CB80 RES 1, E CB80 RES 1, L CB80 RES 1, L CB96 RES 2, (HL) DDCB0596 RES 2, (IX+d) FPCB0596 RES 2, C CB97 RES 2, A CB91 RES 2, C CB92 RES 2, C CB93 RES 2, H CB95 RES 2, H CB95 RES 3, (IX+d)					
CB82 RES 0, D CB83 RES 0, H CB84 RES 0, H CB85 RES 0, L CB85 RES 1, (IX+d) DCB0508 RES 1, (IX+d) CB86 RES 1, (IX+d) CB87 RES 1, A CB88 RES 1, B CC89 RES 1, C CB88 RES 1, D CB80 RES 1, C CB80 RES 1, H CB80 RES 1, H CB90 RES 2, (IX+d) FDCB0596 RES 2, (IX+d) FDCB0596 RES 2, (IX+d) FDCB0596 RES 2, C CB90 RES 2, E CB91 RES 2, C CB92 RES 2, E CB93 RES 2, L CB94 RES 3, (IL) DDCB059E RES 3, (IX+d) FDCB059E RES 3, L CB94					
CB83 RES 0, E CB84 RES 0, L CB85 RES 1, (HL) DDCB058E RES 1, (IX+d) FDCB058E RES 1, (IY+d) CB8F RES 1, A CB8F RES 1, A CB8F RES 1, A CB87 RES 1, C CB80 RES 1, C CB80 RES 1, E CB80 RES 1, H CB80 RES 1, H CB80 RES 2, (IX+d) DDCB0596 RES 2, (IX+d) CB90 RES 2, C CB91 RES 2, B CB92 RES 2, C CB93 RES 2, L CB94 RES 2, L CB95 RES 2, H CB95 RES 3, (IX+d) FDCB059E RES 3, A CB98 RES 3, E					
CB84 RES 0,H CB65 RES 0,L CB65 RES 1,(IL) DDCB058E RES 1,(IY+d) FDCB058E RES 1,A CB87 RES 1,A CB88 RES 1,B CB89 RES 1,C CB84 RES 1,E CB80 RES 1,E CB80 RES 1,L CB80 RES 1,L CB80 RES 1,L CB90 RES 2,(IL) DDCB0596 RES 2,(IL) DDCB0596 RES 2,(IY+d) CB97 RES 2,A CB90 RES 2,E CB91 RES 2,E CB92 RES 2,L CB94 RES 2,L CB95 RES 3,(IL) DDCB059E RES 3,C CB98 RES 3,B					
CB85 RES 0,L CB8E RES 1,(HL) DDCB058E RES 1,(IY+d) FDCB058E RES 1,(IY+d) CB8F RES 1,A CB8F RES 1,A CB8 RES 1,B CC89 RES 1,C CB8A RES 1,F CB8D RES 1,H CB8D RES 1,H CB8D RES 2,(HL) DDCB0596 RES 2,(IX+d) FDCB0596 RES 2,(IY+d) CB97 RES 2,A CB91 RES 2,C CB92 RES 2,L CB93 RES 2,E CB94 RES 2,H CB95 RES 3,(HL) DDCB059E RES 3,(IX+d) FDCB059E RES 3,A CB96 RES 3,A CB97 RES 3,A <					
DDCB058E RES 1, (IX+d) FDCB058E RES 1, (IY+d) CB8F RES 1, A CB8F RES 1, B CB89 RES 1, C CB84 RES 1, D CB8A RES 1, F CB8A RES 1, H CB8D RES 1, L CB8D RES 1, L CB96 RES 2, (HL) DDCB0596 RES 2, (IX+d) FDCB0596 RES 2, (IX+d) FDCB0596 RES 2, E CB90 RES 2, B CB91 RES 2, C CB92 RES 2, E CB93 RES 2, L CB94 RES 2, L CB95 RES 2, L CB95 RES 3, (IX+d) FDCB059E RES 3, A CB96 RES 3, A CB97 RES	CB85				
FDCB058E RES 1, (IY+d) CB6F RES 1, A CB6F RES 1, B CB80 RES 1, C CB81 RES 1, C CB82 RES 1, D CB84 RES 1, L CB80 RES 1, L CB90 RES 2, (IX+d) CDC0596 RES 2, (IY+d) CCB97 RES 2, A CB90 RES 2, C CB91 RES 2, E CB93 RES 2, E CB94 RES 2, L CB95 RES 2, L CB95 RES 3, (HL) DDCB059E RES 3, (IX+d) FDCB059E RES 3, (IX+d) FDCB059E RES 3, B CB94 RES 3, D CB95 RES 3, C CB96 RES 3, G CB97 RES 3, C CB98 RES 3, E CB94 <	CB8E	RES	1,(HL)		
CB8F RES 1,A CB88 RES 1,B CB89 RES 1,C CB84 RES 1,D CB88 RES 1,E CB80 RES 1,F CB80 RES 1,L CB80 RES 1,L CB90 RES 2,(HL) DDCB0596 RES 2,(IX+d) FDCB0596 RES 2,(IX+d) CB97 RES 2,A CB90 RES 2,A CB91 RES 2,A CB93 RES 2,E CB94 RES 2,E CB95 RES 2,L CB96 RES 3,(HL) DDCB059E RES 3,(IX+d) FDCB059E RES 3,(IX+d) FDCB059E RES 3,B CB97 RES 3,A GB98 RES 3,B CB99 RES 3,B CB90 RES 3,L CB90 RES 3,L </td <td></td> <td></td> <td></td> <td></td> <td></td>					
CB88 RES 1,B CB89 RES 1,C CB8A RES 1,D CB8A RES 1,E CB8C RES 1,H CB8D RES 1,L CB96 RES 2,(HL) DDCb0596 RES 2,(IX+d) FDCB0596 RES 2,C CB97 RES 2,A CB91 RES 2,C CB92 RES 2,C CB93 RES 2,E CB94 RES 2,L CB95 RES 2,L CB96 RES 3,(IX+d) DDCB059E RES 3,(IX+d) DDCB059E RES 3,(IX+d) FDCB059E RES 3,A CB97 RES 3,A CB98 RES 3,B CB90 RES 3,E CB91 RES 3,L CB46 RES 4,(HL) DDCB05A6 RES 4,A CBA0 RES 4					
CB89 RES 1, C CB8A RES 1, D CB8B RES 1, E CB8C RES 1, H CB8D RES 1, L CB96 RES 2, (HL) DDCB0596 RES 2, (IX+d) FDCB0596 RES 2, (IY+d) CB97 RES 2,A CB90 RES 2,B CB91 RES 2,C CB92 RES 2,L CB94 RES 2,L CB95 RES 3,(IX+d) FDCE059E RES 3,(IX+d) FDCE059E RES 3,(IX+d) FDCE059E RES 3,A CB96 RES 3,A CB97 RES 3,A CB98 RES 3,A CB98 RES 3,E CB90 RES 3,L CB46 RES 4,I CB40 RES 4,A </td <td></td> <td></td> <td></td> <td></td> <td></td>					
CB8A RES 1,D CB8B RES 1,E CB8C RES 1,L CB8D RES 1,L CB96 RES 2,(HL) DDCB0596 RES 2,(IX+d) FDC80596 RES 2,(IY+d) CB90 RES 2,A CB91 RES 2,B CB92 RES 2,C CB93 RES 2,E CB94 RES 2,H CB95 RES 2,L CB96 RES 3,(HL) DDCB059E RES 3,(IX+d) FDC8059E RES 3,(IX+d) FDC8059E RES 3,(IY+d) CB97 RES 3,A CB98 RES 3,B CB98 RES 3,F CB90 RES 3,L CB90 RES 3,L CB90 RES 3,L CB46 RES 4,(IX+d) FDC805A6 RES 4,(IX+d) FDC805A6 R					
CB8B RES 1,E CB8C RES 1,H CB8D RES 1,L CB96 RES 2,(HL) DDCB0596 RES 2,(IX+d) FDCB0596 RES 2,(IY+d) CB97 RES 2,A CB90 RES 2,C CB91 RES 2,C CB92 RES 2,D CB93 RES 2,E CB94 RES 2,L CB95 RES 2,L CB96 RES 3,(IX+d) FDC8059E RES 3,(IX+d) FDC8059E RES 3,(IX+d) FDC8059E RES 3,A CB97 RES 3,A CB98 RES 3,B CB90 RES 3,C CB91 RES 3,L CB92 RES 3,L CB90 RES 3,L CB90 RES 3,L CB46 RES 4,(IX+d) FDC805A6 RES					
CB8C RES 1,H CB8D RES 1,L CB96 RES 2,(HL) DDCB0596 RES 2,(IX+d) FDCB0596 RES 2,(IX+d) CB97 RES 2,A CB90 RES 2,B CB91 RES 2,C CB92 RES 2,D CB93 RES 2,E CB94 RES 2,L CB95 RES 2,L CB96 RES 3,(HL) DDCB059E RES 3,(IX+d) FDCB059E RES 3,(IX+d) FDCB059E RES 3,A CB98 RES 3,B CB98 RES 3,B CB98 RES 3,F CB90 RES 3,L CB91 RES 3,L CB46 RES 4,(HL) DDCB05A6 RES 4,(IX+d) FDCB05A6 RES 4,(IY+d) CBA7 RES 4,A					
CB8D RES 1,L CB96 RES 2,(HL) DDCB0596 RES 2,(IX+d) FDCB0596 RES 2,(IY+d) CB97 RES 2,A CB90 RES 2,B CB91 RES 2,C CB92 RES 2,D CB93 RES 2,E CB94 RES 2,L CB95 RES 2,L CB96 RES 3,(HL) DDCB059E RES 3,(IX+d) FDCB059E RES 3,(IX+d) FDCB059E RES 3,(IX+d) FDCB059E RES 3,A CB9F RES 3,A CB9A RES 3,B CB9A RES 3,L CB9D RES 3,L CB46 RES 4,(HL) DDCB05A6 RES 4,(IX+d) FDCB05A6 RES 4,A CBA7 RES					
CB96 RES 2,(HL) DDCB0596 RES 2,(IX+d) FDCB0596 RES 2,(IY+d) CB97 RES 2,A CB90 RES 2,B CB91 RES 2,C CB92 RES 2,E CB93 RES 2,E CB94 RES 2,L CB95 RES 2,L CB96 RES 3,(HL) DDCB059E RES 3,(IX+d) FDCB059E RES 3,(IX+d) FDCB059E RES 3,A CB97 RES 3,A CB98 RES 3,B CB99A RES 3,C CB90 RES 3,L CB90 RES 3,L CB90 RES 3,L CB46 RES 4,(IX+d) FDCB05A6 RES 4,(IX+d) FDCB05A6 RES 4,(IX+d) CBA7 RES 4,A					
DDCB0596 RES 2,(IX+d) FDCB0596 RES 2,A CB97 RES 2,A CB90 RES 2,B CB91 RES 2,C CB92 RES 2,D CB93 RES 2,E CB94 RES 2,L CB95 RES 2,L CB96 RES 3,(HL) DDCB059E RES 3,(IX+d) FDCB059E RES 3,A CB97 RES 3,A CB98 RES 3,A CB90 RES 3,A CB91 RES 3,L CB92 RES 3,L CB46 RES 4,(IX+d) DDCB05A6 RES 4,(IX+d) FDCB05A6 RES 4,(IX+d) FDCB05A6 RES 4,A CBA0 RES					
FDCB0596 RES 2,(IY+d) CB97 RES 2,A CB90 RES 2,B CB91 RES 2,C CB92 RES 2,D CB93 RES 2,E CB94 RES 2,L CB95 RES 2,L CB96 RES 3,(IX+d) DDCB059E RES 3,(IY+d) CB97 RES 3,A CB98 RES 3,B CB98 RES 3,A CB98 RES 3,A CB98 RES 3,A CB98 RES 3,A CB90 RES 3,L CB90 RES 3,L CB90 RES 4,(HL) DDCB05A6 RES 4,(IX+d) FDCB05A6 RES 4,A CBA0 RES 4,A	DDCB0596				
CB90 RES 2,B CB91 RES 2,C CB92 RES 2,D CB93 RES 2,E CB94 RES 2,H CB95 RES 2,L CB96 RES 3,(HL) DDCB059E RES 3,(IX+d) FDCB059E RES 3,(IY+d) CB98 RES 3,B CB98 RES 3,D CB98 RES 3,F CB98 RES 3,L CB90 RES 3,L CB90 RES 3,L CB90 RES 3,L CB46 RES 4,(IX+d) FDCB05A6 RES 4,(IX+d) FDCB05A6 RES 4,(IY+d) CBA7 RES 4,A CBA0 RES 4,B		RES	2,(IY+d)		
CB91 RES 2,C CB92 RES 2,D CB93 RES 2,E CB94 RES 2,H CB95 RES 2,L CB96 RES 2,L CB97 RES 2,L CB98 RES 3,(HL) DDCB059E RES 3,(IX+d) FDCB059E RES 3,(IY+d) CB9F RES 3,A CB98 RES 3,B CB98 RES 3,B CB98 RES 3,C CB98 RES 3,F CB90 RES 3,L CB90 RES 3,L CB90 RES 3,L CB46 RES 4,(HL) DDCB05A6 RES 4,(IX+d) FDCB05A6 RES 4,(IY+d) CBA7 RES 4,A CBA0 RES 4,B					
CB92 RES 2,D CB93 RES 2,E CB94 RES 2,H CB95 RES 2,L CB9E RES 3,(HL) DDCB059E RES 3,(IX+d) FDCB059E RES 3,(IY+d) CB9F RES 3,A CB98 RES 3,B CB98 RES 3,A CB90 RES 3,E CB91 RES 3,L CB92 RES 3,L CB46 RES 4,(HL) DDCB05A6 RES 4,(IX+d) FDCB05A6 RES 4,A CBA7 RES 4,A CBA0 RES 4,B					
CB93 RES 2, E CB94 RES 2, H CB95 RES 2, L CB9E RES 3, (HL) DDCB059E RES 3, (IX+d) FDCB059E RES 3, (IY+d) CB9F RES 3, A CB98 RES 3, B CB98 RES 3, D CB98 RES 3, E CB98 RES 3, E CB90 RES 3, L CB90 RES 3, L CB46 RES 4, (HL) DDCB05A6 RES 4, (IX+d) FDCB05A6 RES 4, (IY+d) CBA7 RES 4, B					
CB94 RES 2,H CB95 RES 2,L CB9E RES 3,(HL) DDCB059E RES 3,(IX+d) FDCB059E RES 3,(IY+d) CB9F RES 3,A CB98 RES 3,B CB98 RES 3,D CB98 RES 3,E CB9B RES 3,L CB9D RES 3,L CB46 RES 4,(HL) DDCB05A6 RES 4,(IX+d) FDCB05A6 RES 4,(IY+d) CBA7 RES 4,A CBA0 RES 4,B					
CB95 RES 2, L CB9E RES 3, (HL) DDCB059E RES 3, (IX+d) FDCB059E RES 3, (IY+d) CB9F RES 3, A CB98 RES 3, B CB9A RES 3, D CB9B RES 3, E CB9C RES 3, H CB9D RES 3, L CBA6 RES 4, (HL) DDCB05A6 RES 4, (IX+d) FDCB05A6 RES 4, A CBA0 RES 4, B					
CB9E RES 3, (HL) DDCB059E RES 3, (IX+d) FDCB059E RES 3, (IY+d) CB9F RES 3,A CB98 RES 3,B CB9A RES 3,D CB9B RES 3,E CB9C RES 3,L CB9D RES 3,L CB46 RES 4,(HL) DDCB05A6 RES 4,(IX+d) FDCB05A6 RES 4,(IY+d) CBA0 RES 4,B					
DDCB059E RES 3, (IX+d) FDCB059E RES 3, (IY+d) CB9F RES 3, A CB98 RES 3, B CB9A RES 3, D CB9B RES 3, E CB9C RES 3, H CB9D RES 3, L CB46 RES 4, (HL) DDCB05A6 RES 4, (IX+d) FDCB05A6 RES 4, A CBA0 RES 4, B					
CB9F RES 3,A CB98 RES 3,B CB9A RES 3,D CB9B RES 3,E CB9C RES 3,H CB9D RES 3,L CB46 RES 4,(HL) DDCB05A6 RES 4,(IX+d) FDCB05A6 RES 4,(IY+d) CBA7 RES 4,A CBA0 RES 4,B	DDCB059E				
CB98 RES 3,B CB9A RES 3,D CB9B RES 3,E CB9C RES 3,H CB9D RES 3,L CB46 RES 4,(HL) DDCB05A6 RES 4,(IX+d) FDCB05A6 RES 4,(IY+d) CBA7 RES 4,A CBA0 RES 4,B			3,(IY+d		
CB9A RES 3,D CB9B RES 3,E CB9C RES 3,H CB9D RES 3,L CB46 RES 4,(HL) DDCB05A6 RES 4,(IX+d) FDCB05A6 RES 4,(IY+d) CBA7 RES 4,A CBA0 RES 4,B					
CB9B RES 3, E CB9C RES 3, H CB9D RES 3, L CBA6 RES 4, (HL) DDCB05A6 RES 4, (IX+d) FDCB05A6 RES 4, (IY+d) CBA7 RES 4, A CBA0 RES 4, B					
CB9C RES 3, H CB9D RES 3, L CBA6 RES 4, (HL) DDCB05A6 RES 4, (IX+d) FDCB05A6 RES 4, (IY+d) CBA7 RES 4, A CBA0 RES 4, B					
CB9D RES 3, L CBA6 RES 4, (HL) DDCB05A6 RES 4, (IX+d) FDCB05A6 RES 4, (IY+d) CBA7 RES 4, A CBA0 RES 4, B					
CBA6 RES 4, (HL) DDCB05A6 RES 4, (IX+d) FDCB05A6 RES 4, (IY+d) CBA7 RES 4, A CBA0 RES 4, B					
DDCB05A6 RES 4,(IX+d) FDCB05A6 RES 4,(IY+d) CBA7 RES 4,A CBA0 RES 4,B					
FDCB05A6 RES 4, (IY+d) CBA7 RES 4, A CBA0 RES 4, B					
CBA7 RES 4,A CBA0 RES 4,B					
CBAO RES 4, B					
	CBA1	RES	4,C		

Object <u>Code</u>		arce cement	Operation	Notes
CBA2	RES	4,D	Reset Bit b of	If d is Omitted
CBA3	RES	4,E	Operation	0 is Assumed
CBA4	RES	4,Н		
CBA5	RES	4 ,L		
CBAE	RES	5,(HL)		
DDCB05AE	RES	5,(IX+d)		
FDCB05AE	RES	5,(IY+d)		
CBAF	RES	5,A		
CBA8	RES	5,B		
CBA9	RES	5,C		
CBAA	RES	5,D		
CBAB	RES	5,E		
CBAC	RES	5,L		
CBB6	RES	6,(HL)		
DDCB05B6	RES	6,(IX+d)		
FDCB05B6	RES	6, (IY+d)		
CBB7	RES	6,A		
CBB0	RES	6,B		
CBB1	RES	6,C		
CBB2	RES	6,D		
CBB3	RES	6,E		
CBB4	RES	6,H		
CBB5	RES	6,L		
CBBE	RES	7,(HL)		
DDCB05BE	RES	7,(IX+d)		
FDCB05BE	RES	7,(IX+d)		
CBBF	RES	7,A		
CBB8	RES	7,B		
CBB9	RES	7,C		
CBBA	RES	7,D		
CBBB	RES	7,E		
CBBC	RES	7,E 7,H		
CBBD	RES	7,L		
*******	********	/ <i>,</i> 」 :★★★★★★★★★★★	****	****
С9	RET		Return from	
0,			Subroutine	
*****	*****	*****	****	****
D8	RET	с	Return from	
F8	RET	M	Subroutine if Condi-	
D0	RET	NC	tion True	
C0	RET	NZ		
FO	RET	P		
E8	RET	PE		
E0	RET	PO		
C8	RET	Z		
		_	****	****
ED4D	RETI		Return from Interrupt	
		*********	****	*****
ED45	RETN		Return from Non-	
· · · · · · · · · · · ·			Maskable Interrupt	
*******	***************************************			

Object <u>Code</u>	Sou. State	rce ement	Operation	Notes
CB16 DDCB0516 FDCB0516 CB17 CB10 CB11 CB12 CB13 CB14 CB15	RL RL RL RL RL RL RL RL RL RL	(HL) (IX+d) (IY+d) A B C D E H L	Rotate Left Through Carry	If d is Omitted 0 is Assumed
17	RLA		Rotate Left Acc. Through Carry	

CB06 DDCB0506 FDCB0506 CB07 CB00 CB01 CB02 CB03 CB04 CB05	RLC RLC RLC RLC RLC RLC RLC RLC RLC RLC	(HL) (IX+d) (IY+d) A B C D E H L	Rotate Left Circular	If d is Omitted 0 i Assumed
********		* * * * * * * * * * * *	*****	
07	DLCA		Potate Left Circ Acc	
07 ********	RLCA	*****	Rotate Left Circ. Acc.	****
********* ED6F	RLD		**************************************	
********** ED6F	**************************************	*****	**************************************	****
********* ED6F ********* CB1E DDCB051E FDCB051E CB1F CB18 CB19 CB1A CB1B CB1C CB1D	RLD RR RR RR RR RR RR RR RR RR RR RR RR RR	********** (HL) (IX+d) (IY+d) A B C D E H L	**************************************	If d is Omitted 0 is Assumed
********* ED6F ********* CB1E DDCB051E FDCB051E CB1F CB18 CB19 CB1A CB1B CB1C CB1D	RLD RR RR RR RR RR RR RR RR RR RR RR RR RR	********** (HL) (IX+d) (IY+d) A B C D E H L	<pre>************************************</pre>	If d is Omitted 0 is Assumed
********* ED6F ********** CB1E DDCB051E FDCB051E CB1F CB18 CB19 CB1A CB18 CB10 CB1C CB1D *********	RLD RLD RR RR RR RR RR RR RR RR RR RR RR RR RR	*********** (HL) (IX+d) (IY+d) A B C D E H L	<pre>************************************</pre>	If d is Omitted 0 is Assumed

Object <u>Code</u>		rce ement	Operation	Notes
CB0B CB0C CB0D	RRC RRC RRC	E H L	Rotate Right Circular	
********** 0F	RRCA	*******	**************************************	*****
01	Interi		Acc.	
		*****	*****	*****
ED67	RRD		Rotate Digit Right and Left Between Acc. and Location (HL)	
			****	*****
C7 CF	RST	00H 08H	Restart to Location	
D7	RST RST	10H		
DF	RST	18H		
E7	RST	20H		
EF	RST	28H		
F7	RST	30H		
FF	RST	38н		
	*****	****	*****	*****
DE20	SBC	A,n	Subtract Operand	Leading A Oper-
9E	SBC	A,(HL)	from Acc. with Carry	and is Optional
DD9E05	SBC	A,(IX+d)		
FD9E05	SBC	A,(IY+d)		If d is Omitted
9F 98	SBC SBC	A,A A,B		0 is Assumed
99	SBC	A,C		
9A	SBC	A,D		
9B	SBC	A,E		
9C	SBC	A,H		
9D	SBC	A,L		
ED42	SBC	HL,BC		
ED52	SBC	HL,DE		
ED62	SBC	HL,HL		
ED72	SBC	HL,SP	****	
37	SCF		Set Carry Flag (C=1)	
		****	**************************************	****
CBC6	SET	0,(HL)	Set Bit b of Location	If d is Omitted
DDCB05C6	SET	0,(IX+d)		0 is Assumed
FDCB05C6	SET	0,(IY+d)		
CBC7	SET	0,A		
CBC0	SET	0,В		
CBC1	SET	0,C		
CBC2	SET	0,D		
CBC3	SET	0,E		
CBC4	SET	0,H 0,L		
CBC5 CBCE	SET SET	1,(HL)		
DDCB05CE	SET	1,(IX+d)		
FDCB05CE	SET	1,(IY+d)		
CBCF	SET	1,A		

CBC8 SET 1, B Set Bit b o CBC9 SET 1, C CBCA SET 1, D CBCB SET 1, E CBCC SET 1, H CBCD SET 1, L CBCD SET 1, L CBD6 SET 2, (IX+d) FDCB05D6 SET 2, (IY+d) CBD7 SET 2, A CB00 SET 2, B CB01 SET 2, C CB1 SET 2, E CB03 SET 2, E CB04 SET 2, L CB05 SET 3, (HL) DDCB05DE SET 3, (IX+d) FDCB05DE SET 3, (IX+d) FDCB05DE SET 3, A CBD8 SET 3, B CBD6 SET 3, C CBD7 SET 3, A CB08 SET 3, C CB08 SET 3, E CBD8 SET 3, E <td< td=""><td>f Location If d is Omitted 0 is Assumed</td></td<>	f Location If d is Omitted 0 is Assumed
- •	

Object <u>Code</u>		irce tement	Operation	Notes
CBF1 CBF2 CBF3 CBF4 CBF5 DBFE DDCB05FE FDCB05FE CBFF CBF8 CBF9 CBFA CBFB CBFC	SET SET SET SET SET SET SET SET SET SET	6,C 6,D 6,E 6,H 6,L 7,(HL) 7,(IX+d) 7,(IY+d) 7,A 7,B 7,C 7,D 7,E 7,H	Set Bit b of Location	If d is Omitted 0 is Assumed
CBFD	SET	7,L		
CB26 DDCB0526 FDCB0526 CB27 CB20 CB21 CB22 CB23 CB24 CB25	******** SLA SLA SLA SLA SLA SLA SLA SLA SLA	(HL) (IX+d) (IY+d) A B C D E H L	Shift Operand Left Arithmetic	************************* If d is Omitted 0 is Assumed
		*******	****	*****
CB2E DDCB052E FDCB052E CB2F CB28 CB29 CB2A CB2B CB2C CB2D	SRA SRA SRA SRA SRA SRA SRA SRA SRA SRA	(HL) (IX+d) (IY+d) A B C D E H L	Shift Operand Right Arithmetic	If d is Omitted O is Assumed
			(*************************************	
CB3E DDCB053E FDCB053E DB3F DB38 CB39 CB3A CB3B CB3C CB3D	SRL SRL SRL SRL SRL SRL SRL SRL SRL SRL	(HL) (IX+d) (IY+d) A B C D E H L	Shift Operand Right Logical	If d is Omitted 0 is Assumed
96	SUB	(HL)	Subtract Operand	Leading A Oper-
DD9605	SUB	(IX+d)	from Acc.	and is Optional

Object <u>Code</u>		ement	Operation	Notes
FD9605	SUB	(IY+d)	Subtract Operand	If d is Omitted
97	SUB	A	from Acc.	0 is Assumed
90	SUB	В		
91	SUB	С		
92	SUB	D		
93	SUB	Ē		
94	SUB	Н		
9 5	SUB	\mathbf{L}		
D620	SUB	n		
*****	******	****	****	* * * * * * * * * * * * * * * * *
AE	XOR	A,(HL)	Exclusive "OR"	Leading A Oper-
DDAE05	XOR	A,(IX+d)	Operand and Acc.	and is Optional
FDAE05	XOR	A,(IY+d)		
AF	XOR	A,A		If d is Omitted
A8	XOR	A,B		0 is Assumed
A9	XOR	A,C		
AA	XOR	A,D		
AB	XOR	A,E		
AC	XOR	A,H		
AD	XOR	A,L		
EE20	XOR	A,n		

•

APPENDIX B ECHELON SOFTWARE UPDATE FORM

mance
cement

6. PROBLEM DESCRIPTION: Please describe the problem concisely and how it can be reproduced. If possible, provide your diagnosis and your cure. Attach a listing if available.

7. RETURN FORM TO: Echelon, Inc. 101 First Street Los Altos, CA 94022

YOUR INTEREST IN Z-TOOLS IS APPRECIATED!

APPENDIX C

ZAS PSEUDO-OP SUMMARY

	Pseudo-op	Form	Definition
	ASEG		set absolute segment
	COMMON		set common segment
	CSEG		set code segment
	DB(DEFB)	n {,n}	define byte
	DC	'string'	define character
	.DPHASE		end .phase
	DS(DEFS)	<pre>expression {,expression}</pre>	define space
	DSEG		set data segment
	DW(DEFW)	nn {,nn}	define word
	ELSE		conditional assembly
	END	{expression}	specifies program starting address
	ENDIF		end conditional assembly
	ENDM		end macro
LABEL	EQU	expression	equate label to a value
	EXITM		exit macro
	EXTRN(EXT)	<pre>symbol {,symbol)</pre>	define external symbols
	•HD64		assemble HD64180 instructions
	IF	expression	conditional assembly
	.IF1		conditional trueness based on lsb
	.IF16		conditional trueness based on 16-bits
	.IN(MACLIB)	{d:}filename	include file
	IRP	<pre>identifier, string {,string}</pre>	indefinite repeat macro
	IRPC	identifier, string	indefinite repeat character macro
	,LALL		list all macro lines
	.LFCOND		list all false conditionals
	.LIST		resume listing
	LOCAL	<pre>identifier {,identifier}</pre>	define local macro labels
LABEL	MACRO	dummy {,dummy}	stored macro definition
	NAME	modulename	define module name

ZAS PSEUDO-OP SUMMARY (con't)

	Pseudo-op	Form	Definition
	ORG	expression	change value of relocation counter
	PAGE	{expression}	page definition or eject
	.PHASE	expression	relocate block of code
	.PRINT	pass,text	print text during assembly
	PUBLIC	<pre>symbol {,symbol}</pre>	define public symbols
	.RADIX	n	set radix default
	REPT	expression	repeat macro
	.REQUEST	filename {,filename}	request library search
	.SALL		suppress macro listing
	.SBTTL	'string'	define subtitle
LABEL	SET(DEFL)	expression	set label to a value
	.SFCOND		suppress listing of false conditionals
	.TITLE	'string'	define title
	.XALL		exclude non-code macro lines
	.XLIST		suppress listings

Legend: items in ()'s are aliases; in { }'s, optional.

.

APPENDIX D

HITACHI HD64180 MODE

Object <u>Code</u>	Source Statement	Operation
ED3805 ED0005 ED0805 ED1005 ED1805 ED2005 ED2805	<pre>IN0 A,(nn) IN0 B,(nn) IN0 C,(nn) IN0 D,(nn) IN0 E,(nn) IN0 H,(nn) IN0 L,(nn)</pre>	Load register with input from port (nn).
ED4C ED5C ED6C ED7C	MLT BC MLT DE MLT HL MLT SP	Unsigned multiplication of each half of the specified register pair with the 16-bit result going to the specified register pair.
ED8B	OTDM	Load output port (C) with location (HL), decrement HL, B, and C.
ED9B	OTDMR	Load output port (C) with location (HL), decrement HL, B, and C. Repeat until B=0.
ED83	OTIM	Load output port (C) with location (HL), increment HL and C. Decrement B.
ED93	OTIMR	Load output port (C) with location (HL), increment HL and C. Decrement B. Repeat until B=0.
ED3905 ED0105 ED0905 ED1105 ED1905 ED2105 ED2905	OUT0 (nn),A OUT0 (nn),B OUT0 (nn),C OUT0 (nn),D OUT0 (nn),E OUT0 (nn),H OUT0 (nn),L	Load output port (nn) from register.
ED76 **********	SLP	Enter sleep mode.
ED3C ED04 ED0C ED14 ED1C ED24 ED2C ED6405 ED34	TST A TST B TST C TST D TST E TST H TST H TST L TST nn TST (HL)	Non-destructive AND with accumulator and specified operand.
ED7405	******************	****************************