

Diablo Systems Incorporated

Model 500 Programmable Tester Maintenance Manual

PREFACE

This manual is intended to provide the information necessary to repair and maintain the Model 500 Programmable Tester. Detailed operating instructions are NOT included in this manual, because they are different for each of the different programs. Operating information can be found in the Program Manual pertaining to the particular program being used.

Comments on this manual and its use, as well as on the Model 500 Programmable Tester or any of the Tester programs, are welcome. Please address communications to the System Products department of Diablo Systems, Inc.

Diablo Systems, Inc. reserves the right to make improvements to products without incurring any obligation to incorporate such improvements in units previously sold.

MODEL 500 PROGRAMMABLE TESTER

Maintenance Manual

TABLE OF CONTENTS

THE COURT OF THE C	Page		Page
SECTION 1, GENERAL INFORMATION	1-1	INSTRUCTION REPERTOIRE	3-7
INTRODUCTION	1-1	Move	3-7
RELATED DOCUMENTS	1-1	Complement	3-7
SECIFICATIONS	1-3	Increment	3-8
PHYSICAL DESCRIPTION	1-3	Decrement	3-8
RELATED HARDWARE	1-3	Add	3-8
Program Boards	1-3 1-4	Subtract	3-8
I/O Adapter Cables	1-4	Compare	3-8
Front Panel Overlay	1-4 1-4	And	3-8
BASIC OPERATING PROCEDURES		Or	3-9
Preliminary Tasks	1-4	Exclusive Or	3-9
Elementary Testing	1-4	Load Zero	3-9
Executing the Program	1-4	Branch	3-10
OPERATING HINTS	1-4	Special Control Functions	3-10
		LOGIC INTRODUCTION	3-11
		Positive Logic	3-11
SECTION 2, INTERFACE		Functional Logic	3-11
SIGNALS	2-1	Signal Names	3-11
Input Signals	2-1	CIRCUIT DESCRIPTION	3-11
Output Signals	2-1	Processor Board	3-12
CABLES	2-3		3-18
Connectors	2-3	I/O Board	3-24
Future Devices	2-3	Program Board	3-25
I/O CIRCUIT DESCRIPTION	2-4	Write Oscillator Board	3-20
Input Receivers	2-4	Display Board	3-20
Output Drivers	2-4	Power Supply	J 21
THE OPEN OF A PROPERTY OF A PROPERTY OF THE OPEN OPEN OF THE OPEN		SECTION 4, MAINTENANCE	
SECTION 3, THEORY OF OPERATION	3-1	PREVENTIVE MAINTENANCE	4-1
FUNCTIONAL DESCRIPTION	3-1	LED REPLACEMENT	4-1
Basic Concepts	3-3	REMOVAL OF CHASSIS FROM SUITCASE	4-1
Logical Units	3-4	Replacement of Chassis	4-1
TIMING	3-4	ACCESS TO LOGIC BOARDS	4-3
BASIC INSTRUCTION CYCLE		COMPONENT LOCATION	4-5
Condition Codes	3-7	COMI CIVILLI DOCITION	
INSTRUCTION FORMAT	3-7		
Operation Code	3-7		
A-Field	3-7		
B-Field	3-7		

TABLE OF CONTENTS (cont'd)

		Page
	COMPONENT REPLACEMENT	4-5
	Processor Logic Board	4-5
	I/O Logic Board	4-5
	Write Oscillator Board	4-6
	Display Board	4-6
	POWER SUPPLY ADJUSTMENTS	4-6
	POWER SUPPLY TROUBLESHOOTING	4-7
	FRONT PANEL CONNECTOR	4-8
SECTION	5, PARTS	
	PROGRAMMABLE TESTER ASSEMBLY	5-1
	FRONT PANEL	5-2
	FIRST LEVEL HARDWARE	5-4
	SECOND LEVEL HARDWARE	5-6
	THIRD LEVEL HARDWARE	5-8
	AC COMPONENTS	5-10
	POWER SUPPLY	5-13
	STORAGE COMPARTMENT DOOR ASSEMBLY	
	SUITCASE ASSEMBLY	5-16
	PROCESSOR LOGIC BOARD	5-18
	I/O LOGIC BOARD	5-20
	WRITE OSCILLATOR BOARD	5-22
	DISPLAY BOARD	5-24
	PROGRAM BOARD	5-26
SECTION	6, LOGIC DIAGRAMS & SCHEMATICS	
	LOGIC DIAGRAM NOTATION	6-1
	INTEGRATED CIRCUITS	6-1
	DIAGRAMS & SCHEMATICS	6-14
		0 17

Section 1
GENERAL INFORMATION



MODEL 500 PROGRAMMABLE TESTER

Maintenance Manual

Section 1

GENERAL INFORMATION

1.1 INTRODUCTION

The Diablo Systems Model 500 Programmable Tester, Figure 1-1, is a portable, solid-state electronics device used in troubleshooting and testing all Diablo Systems computer peripheral devices. The Model 500 Programmable Tester is basically a microcomputer which exercises the device under test as it executes its program steps. The program instructions are stored in Read Only Memory (ROM) integrated circuit chips on a small printed circuit board that plugs into the front panel of the tester. The device to be tested is cable-connected to the tester via a front-panel plug and an adapter cable. Only one device can be connected and tested at one time. If the tester is to be used with different types of devices (for example, both the Series 30 disk drive and the HyType printer), a different program card and different adapter cable are required for each type of device.

The tester is housed in a lockable, lightweight aluminum travel case, making it easily portable. The travel case also provides storage for adapter cables, the Programmable Tester Maintenance Manual, and up to three program cards.

1.2 RELATED DOCUMENTS

There is a separate manual covering each of the available programs. These documents contain program descriptions, operating procedures, and other information necessary for the proper testing of each device.

Occasionally, a device malfunction may be so involved that it requires a more detailed study of the tester's microprogram. For this reason, program manuals contain program listings and other information, sufficient to allow delving into the program in minute detail. This program information can also be of aid in troubleshooting the tester when problems arise.

1.3 SPECIFICATIONS

Clock rate, Microprocessor

5 MHz

Instruction execution time

400 nanoseconds

Disk write frequency

1440, 1562, or 2541 kilobits per second (kbps). Internal provision for three more frequencies, selected by installing crystals of the proper frequency. (Crystal frequency should be four times the desired bit rate.) Externally-gener-

ated frequencies may also be used.

Maximum practical program size

1024 12-bit instructions

Power requirements

60Hz ac, 115V + 10%, 50 Watts

NOTE

The Programmable Tester does not provide power to the device being tested. An additional power supply is usually required to supply the necessary voltages to the device. Refer to the Product Description or Maintenance Manual for the device being tested for further information.


Size

Height, closed	6 inches	15.2 cm
Height, open	$17 \ 1/2 $ inches	44.5 cm
Width	l8 inches	45.7 cm
Depth, closed	14 inches	$35.6 \mathrm{cm}$
Depth, open	$16 \ 3/4$ inches	42.5 cm

Weight, including maintenance manual and three program cards (varies slightly because of different adapter cables)

25 lbs (approx.)

11.3kg (approx.)



1.4 PHYSICAL DESCRIPTION

The front panel of the Programmable Tester is shown in Figure 1-2. All switches other than the Power Switch are two-position SPDT type. All indicators are Light-Emitting Diodes (LEDs).

POWER:

The POWER switch at the top center of the panel controls all power to the Tester. It is a DPST type, controlling both sides of the ac input line. Whenever power is on, the POWER LED will be illuminated and the cooling fan will operate.

WRITE FREQUENCY:

These switches control the frequency at which data is sent to a disk drive. The three switches on the right control the three standard frequencies of 1440, 1562, and 2541 kbps. The three unmarked switches may be used to control additional crystals that may be added internally. Externally generated frequencies can be applied to Test Point D: turning all Write Frequency switches off selects TPD as the frequency source. (See 3.7.4 for input signal requirements.) The left-hand switch allows selection of full or one-half of the otherwise-selected bit density.

PROGRAM INPUT CONNECTOR:

A 60-pin female socket for inserting a printed circuit card plug having ten contacts per inch.

I/O CONNECTOR:

50-pin Winchester socket used to connect the adapter cable to the Tester.

GENERAL CLEAR:

Pushbutton used to reset Program Counter, Status Registers, Display Registers, and other internal logic.

PROGRAM RESET:

Pushbutton used to clear Program Counter only.

STATUS:

Eight LEDs used to display status indications received from the device under test. The meaning of each is indicated on a front panel overlay sheet provided for each program and is further explained in the program operating instructions.

DISPLAY REGISTERS A, B, C:

Three sets of twelve LEDs which are turned on and off by the tester's program. The meaning of each is explained in the program operating instructions.

SWITCH REGISTERS A, B:

Two sets of twelve switches used to provide manual input to the tester. Instructions for using the switches are contained in the program operating instructions.

TEST POINTS:

The top point ("G") is logic GROUND. Test Points A and B can be energized by the program. Test Point C is READ SYNC DETECT, and Test Point D is the input for an externally-generated Write Clock. Instructions for using these points are contained in the program operating instructions.

FUSE:

A single 1-ampere 3AG fuse limiting ac input current to the tester.


1.5 RELATED HARDWARE

There are several removable items which are part of the Programmable Tester, including program boards, I/O adapter cables, and the front panel overlay.

1.5.1 Program Boards (Figure 1-3)

These small printed circuit boards, approximately 4" x 4-1/2" (10.2 cm x 11.4 cm), contain the microcomputer program instructions and any necessary constant factors required by the program, all stored in ROM integrated circuit chips. Each board also contains ten LEDs which indicate the state of the Program Counter, or the binary address (in complement form) of the instruction being executed. Since this display register indicates the complement of the instruction address, the LEDs that are ON represent "0" bits; those that are OFF represent "1" bits in the instruction's binary address.

Up to 1024 twelve-bit instructions and 256 twelve-bit constants can be stored on any program board. There is a separate program board for each type of device to be tested.



PROGRAM BOARD FIGURE 1-3

1.5.2 I/O Adapter Cables

For those using the Programmable Tester with only a single type of device, an adapter cable is provided to connect the device to the tester. A 50-pin Winchester connector is supplied on the tester end, and a connector suitable for the device to be tested is supplied on the other end.

For users testing more than one type of device, a modified 5-foot flat cable for the Diablo Systems Series 40 Disk Drive is supplied along with special short adapter cables. These special short cables adapt the disk drive end of the cable to the other devices capable of being tested. A different special short cable is needed for each type of device other than the Series 40 Disk Drive.

CAUTION

Do not use a Standard Series 40 I/O cable to connect the Tester to a Series 40 disk drive. The modified Series 40 cable has the connection to pin r broken: if a standard Series 40 cable is used, it will connect the disk drive's +5 Volts to the Tester's +5V supply, possibly resulting in improper operation.

A complete listing of all cables is located in Section 2 of this manual.

1.5.3 Front Panel Overlay

A plastic overlay is provided for each program. It is placed over and around the indicator LEDs on the front panel, and contains lettering that identifies the function of each of the indicators and switches used in the program. Since these functions can change from one program to the next, a separate overlay is required for each program.

1.6 BASIC OPERATING PROCEDURES

Detailed operating procedures will be found in the operating instructions provided by Diablo Systems for each of the available test programs. There are generally three aspects to performing a test--preliminary tasks, elementary testing, and, finally, executing the program.

1.6.1 Preliminary Tasks

This includes gathering all materials for the test (device power supply, cables, program board and program manual, disk cartridge or typing paper, etc.), reading the operating instructions to become familiar with the test procedures, connecting the various cables, and readying the device to be tested.

1-4

CAUTION

Apply no power to the device or to the tester until all cables and plugs are fully installed. No plugs should be installed or removed while power is applied.

1.6.2 Elementary Testing

The device must be capable of performing certain elementary functions before it can be fully tested. For example, if a disk does not rotate up to speed or if the heads do not load, no further testing can be accomplished. Similar fundamental actions can be observed on any device to be tested, and any such malfunctions must be corrected before testing can continue.

1.6.3 Executing the Program

Follow the steps listed in the program operating instructions. Different programs utilize different techniques for error display, option selection, and so forth, and these techniques require that specific operating sequences be followed in order to execute a valid test.

1.7 OPERATING HINTS

Following are hints of a general nature which will help to make operation of the tester easier and tend to reduce the possibility of malfunctions within the program or the tester itself.

- (1) Follow the program operating instructions.
- (2) Leave all tester switches OFF when not in use.
- (3) Test general functions first, then make more specific tests.
- (4) Do not cover air inlets or outlets. Be careful not to allow books or schematics to cover the openings and impede proper air circulation.
- (5) Don't be fooled by a burned-out LED; although LEDs are much more reliable than ordinary light bulbs, occasionally one will burn out and give a false indication. The LEDs in the display registers can be tested simply by depressing the GENERAL CLEAR pushbutton, which lights all of them. The STATUS indicators are harder to test: GENERAL CLEAR turns these LEDs off, instead of on. However, if one of the STATUS indicators is suspect, it can be swapped with a known good LED. (See Section 4 for LED replacement hints.)

Section 2 INTERFACE

INTERFACE

2.1 SIGNALS

All of the input and output signals passing through the front panel connector are listed in Table 2-1. The signal names are rather general in nature because they must be compatible with all possible devices capable of being tested. All interface signals are low-active.

2.1.1 Input Signals

All input signals enter the tester through identical line receivers. Details of these receivers will be found in paragraph 2.3.

- (1) PARALLEL DATA IN 0-9: Ten lines bringing binary coded information into the the tester.
- (2) STATUS IN 0-3, 6-7, 10-11: Eight lines providing device status indications to the tester. These lines are used to convey relatively constant status conditions, as opposed to momentary conditions (see FLAGs, next).
- (3) FLAG 4-5, 8-9: Four lines providing momentary device status indications to the tester. Conditions on these lines are stored in the tester until cleared by the microprogram.
- (4) SERIAL IN CLOCK: Provides serial clock input when reading from disk.
- (5) SERIAL IN DATA: Provides serial data input when reading from disk.


2.1.2 Output Signals

All output signals are produced by identical line drivers. Details of these drivers will be found in paragraph 2.3.

- (1) DATA OUT 0-8: Nine lines carrying parallel data from the output of the tester's Data Input Register to the device under test.
- (2) OUT CONTROL 0-8: Nine lines providing control of device functions. Each line is individually controllable through execution of the Special Control Function instructions.
- (3) WRITE SERIAL A, B: Two lines providing simultaneous control of disk write functions. Like the OUT CONTROL lines, these are controlled by SPC instructions, but are unique in that they also control internal tester circuits. Both lines are switched on and off simultaneously by the same SPC instructions. WRITE SERIAL A is normally used to control disk Write, while WRITE SERIAL B is normally used to control Erase. See note following (4).

TABLE 2-1
PROGRAMMABLE TESTER INTERFACE PLUG

		•	
SIGNAL	PIN	SIGNAL	
PARALLEL DATA IN 9	FF	DATA OUT 8	m
PARALLEL DATA IN 8	EE	DATA OUT 7	BB
PARALLEL DATA IN 7	DD	DATA OUT 6	b
PARALLEL DATA IN 6	CC	DATA OUT 5	${f T}$
PARALLEL DATA IN 5	d	DATA OUT 4	${f f}$
PARALLEL DATA IN 4	V	DATA OUT 3	X
PARALLEL DATA IN 3	n	DATA OUT 2	J
PARALLEL DATA IN 2	k	DATA OUT 1	s
PARALLEL DATA IN 1	j	DATA OUT 0	\mathbf{N}
PARALLEL DATA IN 0	c	OUT CONTROL 8	${f L}$
STATUS IN 11	u	OUT CONTROL 7	${f R}$
STATUS IN 10	P	OUT CONTROL 6	V
FLAG 9	p	OUT CONTROL 5	${f z}$
FLAG 8	у	OUT CONTROL 4	H
STATUS IN 7	U	OUT CONTROL 3	$\mathbf{A}\mathbf{A}$
STATUS IN 6	F	OUT CONTROL 2	w
FLAG 5	W	OUT CONTROL 1	t
${ m FLAG}~4$	Y	OUT CONTROL 0	a
STATUS IN 3	${f M}$	WRITE SERIAL A	e
STATUS IN 2	D	WRITE SERIAL B	K
STATUS IN 1	${f z}$	READ	${f E}$
STATUS IN 0	h	SERIAL DATA OUT	В
SERIAL IN CLOCK	A	+5 Volts	\mathbf{r}
SERIAL IN DATA	C	GND	\mathbf{S}
GND	нн	GND	x




STANDARD CONFIGURATION:

MODIFIED SERIES 40 ADAPTER CABLE WITH ADAPTER PLUG FOR OTHER DEVICES.

$\underline{\mathbf{CABLE}}$	PART #
A=Tester to Series 40	210 88
B=Adapter for Series 20	21109
C=Adapter for Series 30	21089
D=Adapter for HyType	21107

BLOCK DIAGRAM EXTERNAL CABLE CONNECTIONS

FIGURE 2-1



OPTIONAL CONFIGURATION:

INDIVIDUAL ADAPTER CABLE FOR EACH DEVICE WHEN TESTER IS USED WITH ONLY ONE DEVICE EXCLUSIVELY.

CABLE	PART #
E=Tester to Series 20	21108
F=Tester to Series 30	21090
G=Tester to HyType	21106

(4) READ: Another line controlled by SPC instructions, but also controlling internal tester circuits:

NOTE

OUT CONTROL 0 through 8 may be used to control any external device functions other than disk Read and Write. READ and WRITE SERIAL A & B can be used only for their respective functions because they also activate internal tester circuits which affect data movement within the tester.

- (5) SERIAL DATA OUT: A combination of serial data and clocks in the double-frequency format. Used only for writing to disk drives.
- (6) +5 Volts: From the tester power supply, for possible future use in cable adapters, etc. This line should NOT be connected directly to any point in the device under test.
- (7) GND: Tester logic ground. All three of these pins should be connected to logic ground in the device being tested to insure an adequate ground reference.

NOTE

Logic ground is isolated from chassis (frame) ground in the tester. It is expected that these two grounds will be connected in the normal wiring of the device being tested.

2.2 CABLES (Figure 2-1)

As usually configured, the Programmable Tester utilizes a modified Series 40 Disk Drive Adapter Cable, and special adapter plugs for interfacing this cable to other devices. If the tester is to be used with Series 40 Disk Drives exclusively, no adapter plugs are necessary, and the modified Series 40 Adapter Cable is all that is needed. If the tester is to be used exclusively with another type of device, special adapter cables are available for other devices, eliminating the need for any short adapter plugs. All adapter cables have cut away covers, providing access to all cable pins for scope probes, etc. Diablo part numbers for some of the various cables are shown in Figure 2-1 and in Section 5 of this manual, and in the Program Manual for each device.

CAUTION

Do not use a Standard Series 40 I/O cable to connect the Tester to a Series 40 disk drive. The modified Series 40 cable has the connection to pin r broken: if a standard Series 40 cable is used, it will connect the disk drive's +5 Volts to the Tester's +5V supply, possibly resulting in improper operation.

Cable wiring lists in each Program Manual show the relationships between the tester interface signals and the interface signals for the respective Diablo devices. For more detailed information concerning the device interface signals, consult the Maintenance Manual or the Product Description Manual for the particular device.

2.2.1 Connectors

The front panel connector is a Winchester MRAC 50SJ6 using socket contacts 1024S. Any mating connector of the MRAC50P-- series, using pin contacts 1024P, may be used with it. Adapter cables employ modified connectors, which provide access to the terminals for scoping, etc., while they are connected to the tester. The connectors on the device end of the adapter cables and plugs vary according to the device. The type of connector used in each case is referenced on the Diablo assembly drawing for the particular adapter.

2.2.2 Future Devices

Adapter cables and plugs will be made available for any new devices Diablo may manufacture in the future. These cables and plugs, and documentation covering them, will be available at the same time test programs for these new devices are made available.


2.3 I/O CIRCUIT DESCRIPTION

There is very little logic involved in the line driver/receiver circuitry. The main design consideration is to maintain, as far as practical, the correct impedance-matching over the wide variety of adapter cables and plugs that may be used.

2.3.1 Input Receivers (Figure 2-2)

All input lines other than -SERIAL IN DATA and -SERIAL IN CLK are as shown in Figure 2-2. The 150Ω resistors are necessary to pull up and properly terminate the open-collector output lines of all Diablo devices. Any signal loss resulting from line and connection losses is compensated for by the 7404 hexinverter receivers, which restore waveforms to their original values, invert these input signals to their high-active form, and pass them on to the I/O logic.

The -SERIAL IN DATA and -SERIAL IN CLK circuits are the same as that shown in Figure 2-2 except for the substitution of $82\,\Omega$ resistors in place of the $150\,\Omega$ resistors. This was done because these two signals have pulse widths substantially narrower than all other input signals.




TYPICAL INPUT RECEIVER FIGURE 2-2

2-4

2.3.2 Output Drivers (Figure 2-3)

All output drivers are as shown in Figure 2-3. The 858 NAND gate is a DTL open-collector power driver, used primarily because of its power-sourcing capability. It should be noted that output circuits will not function properly if the output lines are not pulled up to some positive potential through a resistor. This is why it is necessary to use the terminator plug when operating the Programmable Tester with a disk drive. While troubleshooting the tester, if it is necessary to test the front panel connector outputs with the I/O adapter cable disconnected, each point must be returned to "+" through a resistor as it is tested. Refer to Section 4 for more details.



TYPICAL OUTPUT DRIVERS FIGURE 2-3

Section 3
THEORY OF OPERATION

Section 3

THEORY OF OPERATION

3.1 FUNCTIONAL DESCRIPTION

Figure 3-1 is a basic block diagram of the Model 500 Programmable Tester microprocessor and its typical program instruction. Input to the microprocessor can come from a variety of sources -- either from the device under test, the front panel switches, the ROM constant factor Data Stack, one of the internal registers, or from the program itself. Output can go to a front panel indicator, to the device under test, or back to one of the internal registers.

3.1.1 Basic Concepts

Generally, each instruction in the program moves data from one location to another, and the data may or may not be altered in the process. Input source and output destination, as well as whatever modification of data is required as it passes through the Arithmetic Logical Unit (ALU), is specified by the program instruction.


Each instruction is composed of twelve bits. The first four bits generally contain the op code, which tells what modification is to be made to the data. The next four bits comprise the A-field, which points to the data source. The last four bits make up the B-field, which identifies the final destination of the data. For example, an instruction could be written telling the microprocessor to take data from the constant factor Data Stack (A-field), complement it (op code), and display it in one of the front panel indicators (B-field).

As information is transferred from one location to another, it can pass through the ALU unchanged, it can be modified, or it can be combined with data from a second location. (When data is combined, the B-field defines both the second data source and the final destination of the result.) If the data is to remain unchanged, a Move instruction would be executed. The data modification and combination instructions that can be performed by the ALU are as follows:


Complement
Increment
Decrement
Add
Subtract
And
Or
Exclusive-Or

These eight arithemetic and logical instructions and the Move and Compare instructions adhere strictly to the op code/A-field/B-field format.

There are three more instructions available, however, in which some of the various bits have different meanings. These three instructions (Branch, Special Control, and Load Zero) are explained in Paragraph 3.5 of this manual, along with a more detailed description of the other instructions.



BASIC BLOCK DIAGRAM
MODEL 500 MICROPROCESSOR
FIGURE 3-1



3.1.2 Logical Units

Figure 3-2 is a more detailed block diagram of the tester, with its important registers and other logical units identified. A brief description of each of these logical units follows:

3.1.2.1 Program ROM

The Program ROM physically consists of several ROM chips which contain the micro-processor program. A different Program card, containing a different program, is used to test each different type of device. The Program ROM contains a maximum of 1024 twelve-bit instructions. It is addressed by the Program Counter, and its output (the microprocessor program instruction) goes to the Instruction Translator.

3.1.2.2 Instruction Translator

The Instruction Translator consists of a ROM, a Multiplexer, and the ALU & GR Control Register. The primary function of the Instruction Translator is to convert the instruction bits into the proper ALU "op codes" and into the signals required to address the various registers and logical units.

3.1.2.3 Multiplexers

Two 4:1 multiplexers are used to select 12 bits of data from any of eight sources and put the data onto the B Bus, leading to the ALU. The Multiplexers are addressed by the Instruction Translator, and only one of the eight possible inputs is enabled at any one time.

3.1.2.4 B Bus

The B Bus is a 12-bit wide tri-state bus carrying data from the multiplexers and the General Registers to the ALU. Data on the B Bus is in its true form.

3.1.2.5 ALU

The Arithmetic/Logic Unit performs all of the mathematical and logical functions, as dictated by each instruction op code. Its two data inputs are the B Bus and the -A Bus. Its control comes from the ALU & GR Control Register, part of the Instruction Translator. Its output is the -C Bus, which carries data to the Temporary Register.

3.1.2.6 C Bus

The -C Bus is the main artery from the ALU to the Temporary Register. Data on the -C Bus is in complementary form. This bus is also 12 bits wide.

3.1.2.7 Temporary Register

The Temporary Register consists of 12 flip-flops and associated circuitry. It is used to store partially-processed data temporarily for feedback to the ALU, and to hold fully-processed data for output to the other registers and logical units. Input is from the -C Bus and output goes to two buses: True output goes to the +A Bus and complementary output goes to the -A Bus.

3.1.2.8 A Bus

These two buses are the complementary outputs of the Temporary Register. The +A Bus feeds many of the output logical units. The -A Bus feeds back to the ALU and supplies data to the General Registers. +A Bus data is in its true form; -A Bus data is complementary.

3.1.2.9 General Registers

There are 16 twelve-bit general-purpose registers which are used by the program to store data. Input is from the -A Bus, and addressing of the 16 registers is from the ALU & GR Control Register. The General Registers consist physically of three 16-word by 4-bit Random Access Memory (RAM) ICs. Since there is a natural inversion within these chips, data is put out on the +B Bus in its true form.

3.1.2.10 Data Stack ROM

This is the constant-factor storage area on the Program board containing data constants needed by each particular program. It can contain up to 256 twelve-bit constants. It is addressed by the Stack Address Register, and output goes to the Multiplexer for routing to the +B Bus.

3.1.2.11 Switch Registers A, B

These are the two rows of switches on the front panel. Output, twelve bits for each register, goes to the Multiplexer.

3.1.2.12 Line Receivers

Parallel Data, and Flag and Status information from the connected device is applied to the Multiplexer for routing onto the +B Bus. Flag Bits are stored, but there is no intermediate register for storage of data or status bits. Some of these bits also illuminate front panel status indicators.

3.1.2.13 Special Function Decoder

The fields of the Special Control instruction are decoded here to initiate or terminate particular functions in both the tester and the device under test. Tester functions such as "Wait for Bit Ring", and device functions such as Read, Write, Restore, Etc., are selected through this special Control Register.

3.1.2.14 Program Counter

The Program Counter is a 12-stage binary counter used to address the Program ROM. The two high-order outputs are not normally used. The Program Counter is normally incremented by one after executing each instruction, but it can have an entirely new value loaded into it in parallel through execution of a Branch instruction.

3.1.2.15 Stack Address Register

This is an 8-bit register used to access the constant factor Data Stack ROM. Whenever an instruction specifies the Data Stack ROM as the input source, the data is pulled from the ROM location specified by the Stack Address R gister. Therefore, retrieving a constant is usually a 2-step operation: the first step is to load the desired address into the Stack Address Register, and the second step would be to Move (Add, Subtract, etc.) the constant to the desired location. Input to the Stack Address Register is from the +A Bus.

3.1.2.16 Display Registers A, B, C

Each of the display registers consists of twelve latches which are loaded from the +A Bus. Their outputs go to the corresponding LEDs on the front panel, for visual indication to the operator. The front panel LEDs light up when the corresponding latch is RESET, so the LEDs actually display the <u>complement</u> of the data stored in the display register. Display Register C also has its output routed back to the Multiplexer for input to the ALU.

3.1.2.17 Bit Ring

The Bit Ring is a twelve-bit shift register capable of being clocked by the device (disk) Read Clock or by one of the internal Write oscillators. It is normally utilized by first loading a single "one" into it and then shifting the "one" around by clocking it with either the Read Clock or the Write Clock. With the microprocessor having first executed the "wait for bit ring" Special Function, the processor clock stops until the Read Data is fully shifted in (to the Data Input Register) or until the Write Data is fully shifted out (of the Data Output Register). By this time the single "one" has been shifted around to the LSB position of the Bit Ring, allowing the processor clock to restart.

The Bit Ring can be permuted to an 8-bit ring to handle 8-bit data bytes. This is accomplished by prior execution of Special Control Function 23₁₆.

3-4

The Bit Ring cannot be loaded while either Read Control, Write Serial, or Bit Ring Auto Shift (Special Functions 03, 05, and 0B, respectively) are valid. The complementary Special Function (02, 04, or 0A) must be executed before the Bit Ring can be loaded.

The contents of the Bit Ring cannot be accurately predicted after turning off Write Serial, so in these cases the Bit Ring must be reloaded before it can be used again.

3.1.2.18 Data Input Register

This is a 12-bit register with both serial and parallel input, and parallel output. Serial input is from the device being tested. Parallel input is from the +A Bus. The parallel output data normally goes to the Data Output Register, but it is also available to the device being tested.

3.1.2.19 Data Output Register

This is a 12-bit register with parallel input and both serial and parallel output. Input is from the Data Input Register. Serial output is to the device being tested. Parallel output is to the Multiplexer for routing to the +B Bus. Parallel loading is disabled (serial shifting is enabled) only when performing a Disk Write.

3.2 TIMING


Figure 3-3 is a chart depicting the important timing signals and functions within the microprocessor. The oscillator runs at 5 MHz and drives +FLAG CLK at the same frequency. +FLAG CLK fires the CLOCK O/S every 200 ns, which times out after 70 ns and toggles the PHASE A flip-flop.

Instruction execution requires 400 ns. The execution of each instruction is broken up into two parts, called Phase A and Phase B. The phase is determined by the state of the Phase A flip-flop. The +A CLK signal occurs during the last 70 ns of Phase A and the +B CLK signal occurs during the last 70 ns of Phase B.

The Program Counter is incremented at the end of Phase A. Refer to the timing diagram (Figure 3-3) and note that this is at approximately the midpoint of instruction execution. This allows ample time for the Program ROM to be addressed at the next instruction location before its code bits are clocked into the Instruction Translator (ALU & GR Control Register). The instruction is actually fetched while the preceding instruction is still being executed.

3.3 BASIC INSTRUCTION CYCLE (Figure 3-4)

Fundamentally, the ALU receives data from the +B Bus and from the -A Bus, manipulates the data as dictated by the control code, and puts the result out on the -C Bus. Depending upon the control code, any of the arithmetic or logic operations can be performed on the data, or it can pass through unchanged.




Since many instructions employ two operands, the A Operand is moved into the Temporary Register during Phase A. It is then combined with the B Operand during Phase B to produce the final result.

During Phase A, the A operand is placed onto the +B Bus and the ALU is given a control code that causes the ALU output (-C Bus) to become the complement of the +B Bus (-C = \overline{B}). The prior contents of the Temporary Register, resting on the -A Bus at the input to the ALU, are blocked by this -C = \overline{B} control code. At A-Clock, this -C data is clocked into the Temporary Register.


Once the A Operand is in the Temporary Register, its complement is available on the -A Bus for input to the ALU. Now, during Phase B, the B Operand is applied to the +B Bus, the proper control code (dictated by the instruction) is applied to the ALU, and the result is available on the -C Bus. At the leading edge of B-Clock, this result is clocked into the Temporary Register, replacing the A Operand, and at the end of Phase B this result is clocked into the Output Register or General Register which is its final destination.

All instructions use the same ALU control code ($-C = \overline{B}$) during Phase A. (The -C Bus carries data in its complementary form simply because it requires less hardware to do it this way.) The ALU control code is then changed during Phase B to accomplish the data manipulation or combination required by the instruction.



TIMING CHART
BASIC INSTRUCTION CYCLE

FIGURE 3-4



BRANCH QUALIFIERS (B-FIELD)

- 0 UNCONDITIONAL
- 1 ZERO
- 2 NOT ZERO
- 3 MINUS
- 4 NOT SECTOR MARK
- 5 NOT MISSING CLOCKS
- 6 (NOT USED)
- 7 (NOT USED)

- *General Registers 8-15 are accessible through prior execution of SPECIAL CONTROL FUNCTIONS.
- **LOAD (11XX----XX) puts the value 00XX----XX into General Register 0.

INSTRUCTION FORMAT

FIGURE 3-5

This sequence is followed by most instructions, but the Branch, Special Control, and Load Zero instructions are performed somewhat differently. These three instructions are covered in more detail in paragraph 3.5.

3.3.1 Condition Codes

There are two "Condition" flip-flops that can become set or reset at (or near) the end of instruction execution. The Zero flip-flop sets whenever the -C Bus contains numeric zero (all bits high) at the beginning of B-Clock time. The Minus flip-flop sets whenever bit 11 of the +A Bus is a 1 at the end of B-Clock time. The Zero and Minus flip-flops reset upon completion of any instruction resulting in non-zero or non-minus conditions, respectively. These two flip-flops thus store the conditions resulting from every instruction execution, so that the conditions can be tested by a subsequent Branch instruction to enable conditional branch functions. Note that the conditions are present only for the following instruction cycle: each new instruction is capable of setting up new conditions. Note also that the two conditions are mutually exclusive: if Zero is true, Minus cannot be true, and vice versa.

3.4 INSTRUCTION FORMAT

Most of the necessary information for all instructions is summarized in Figure 3-5. The only information not included is a list of the meaning of the A- and B-fields during the Special Control instruction: this is presented later in Table 3-1.

3.4.1 Operation Code

Bits 11, 10, 9 and 8 of the instruction are the Operation Code or Op Code. A value of 0000 through 1011 causes the corresponding operation on the chart to occur. A value of 11XX in bits 11 and 10 initiates a Load Zero instruction, regardless of the state of bits 9 and 8.

3.4.2 A-Field

For all instructions other than Special Control and Load Zero, the A-field points to the source of the data to be moved or modified. For example, a value of 1010 in bits 7, 6, 5 and 4 will take the twelve bits of data represented by the settings of the twelve Register-A toggle switches on the front panel, and use these twelve bits as the A Operand. Similarly, a value of 0111 in instruction bits 7, 6, 5, and 4 will take the twelve data bits presently stored in General Register 7 as the A Operand. General Registers 8-15 can be accessed by having an A-field of 0-7, respectively, after executing Special Control Function 1316 (see 3.5.13). The special use of the A-field in Load Zero and Special Control will be reviewed shortly (3.5.11 and 3.5.13).

3.4.3 B-Field

For instructions requiring two operands (Add, Subtract, Compare, And, Or, and Exclusive-Or) the B-field points to the source of the second operand. For example, if an Add instruction has a value of 0011 in bits 3, 2, 1 and 0, the A Operand will be added to the contents of General Register 3. For all instructions other than Compare, Branch, Special Control, and Load Zero, the B-field also points to the ultimate destination of the result. In the preceding example, the sum of the addition would appear in General Register 3. General Registers 8-15 can be accessed instead of General Registers 0-7, respectively, by first executing Special Control Function 15_{16} (see 3.5.13).

3.5 INSTRUCTION REPERTOIRE

In the following paragraphs, parentheses should be interpreted as meaning "the contents of", e.g., (A) means "the contents of A".

3.5.1 <u>Move</u> (MOV)

Op Code = 0111 = 7

A-field = address of data to be moved (Operand)

B-field = address of destination

(A) → B

The 12 bits of the Operand are duplicated into the B-address.

The contents of the A-address remain unchanged.

3.5.2 Complement (CPL)

Op Code = 1000 = 8

A-field = address of Operand

B-field = address of destination

(Ā) **→** B

The ones complement of the Operand is moved to the B-address. The contents of the A-address remain unchanged.

NOTE

In all instructions other than Move and Compare, the reference to "the contents of the A-address" or the "A Operand" being "unchanged" assumes that the A Operand and the B Operand are NOT contained in the same register. For example, during Complement, the contents of the A-address remain unchanged, UNLESS the A- and B-adress BOTH refer to the same register. In this case, of course, the contents of the specified register would become complemented.

3.5.3 Increment (INC)

Op Code = 0110 = 6

A-field = address of Operand

B-field = address of destination

 $(A) + 1 \rightarrow B$

The 12 bits of the Operand are incremented by a binary 1 and the sum is moved to the B-address. The contents of the A-address remain unchanged.

3.5.4 Decrement (DEC)

Op Code = 0101 = 5

A-field = address of Operand

B-field = address of destination

(A) -1→B

The 12 bits of the Operand are decremented by a binary 1 and the difference is moved to the B-address. The contents of the A-address remain unchanged.

3.5.5 Add (ADD)

Op Code = 0001 = 1

A-field = address of A Operand

B-field = address of B Operand and Sum

 $(A) + (B) \rightarrow B$

The 12 bits of the A Operand are added to the 12 bits of the B Operand. The sum replaces the B Operand. The A Operand is unchanged.

NOTE

The B Operand of the Add, Subtract, Compare, And, Or, and Exclusive-Or instructions is always a General Register, regardless of the state of Program Bit 3 in the B-field. When the B-field contains an address from 8 to 15, the contents of the corresponding General Register 0 to 7 are used as the B Operand, and NOT the contents of the register specified by the B-field. The B-field does, however, point directly to the destination of the answer (except in Compare). For example, if the B-field contains 1111, specifying the Data Input Register, the contents of General Register 7 are used as the B Operand instead. The result is placed in the Data Input Register, and the contents of General Register 7 are not changed.

General Registers 8-15 will be used instead of Registers 0-7 if the "B-FIELD" is set by prior execution of Special Control Function 15_{16} .

3-8

3.5.6 Subtract (SUB)

Op Code = 0010 = 2

A-field = address of A Operand (Minuend)

B-field = address of B Operand (Subtrahend) and Difference

(A)-(B)—**>**B

The 12 bits of the B Operand are subtracted from the 12 bits of the A Operand, using twos-complement addition. The difference replaces the B Operand. The A Operand is unchanged. The B Operand is always a General Register, as noted in 3.5.5.

3.5.7 Compare (CPR)

Op Code = 0000 = 0

A-field = address of A Operand (Minuend)

B-field = address of B Operand (Subtrahend)

(A)-(B) → Condition flip-flops

The 12 bits of the B operand are subtracted from the 12 bits of the A Operand. The difference is not stored or saved anywhere—the purpose of this instruction is to set conditions which can be tested by a subsequent Branch instruction. Neither operand is changed. The B Operand is always a General Register, as noted in 3.5.5.

Resulting Conditions are stored in the Zero and Minus flip-flops as follows:

	ZERO	MINUS
Difference is positive* Difference is Zero Difference is Negative*	Reset Set Reset	Reset Reset Set

^{*}Provided system limits are not exceeded, causing carry or borrow to affect sign bit (MSB).

3.5.8 And (AND)

```
Op Code = 0011 = 3
A-field = address of A Operand
B-field = address of B Operand and Product
(A) AND (B)→B
```

The 12 bits of the A Operand are logically ANDed with the 12 bits of the B Operand. The product replaces the B Operand. The A Operand is unchanged. The B Operand is always a General Register, as noted in 3.5.5.

3.5.9 <u>Or</u> (OR)

```
Op Code = 0100 = 4
A-field = address of A Operand
B-field = address of B Operand and Sum
(A) OR (B)—▶B
```

The 12 bits of the A Operand are logically ORed with the 12 bits of the B Operand. The sum replaces the B Operand. The A Operand is unchanged. The B Operand is always a General Register, as noted in 3.5.5.

3.5.10 Exclusive Or (XOR)

```
Op Code = 1001 = 9
A-field = address of A Operand
B-field = address of B Operand and Difference
(A) XOR (B)→B
```

The 12 bits of the A Operand are EXCLUSIVE-ORed with the 12 bits of the B Operand. The difference replaces the B Operand. The A Operand is unchanged. The B Operand is always a General Register, as noted in 3.5.5.

3.5.11 Load Zero (LDZ)

```
Op Code 11XX = C, D, E, or F
A-field = Data
B-field = Data
PGM Bits 11.10.9-0-G, R. 0
```

Bits 11 and 10 of the instruction both being 1 denote a Load Zero instruction, in which the balance of the instruction bits are loaded into General Register 0. Bits 11 and 10 of General Register 0 are forced to 0. With bit 11 being 0, the Minus condition flip-flop resets upon execution of the Load Zero instruction.

NOTE

The Load Zero instruction always loads General Register 0, even if General Registers 8-15 had been enabled by a prior execution of Special Control Function 13_{16} or 15_{16} . Thus, if a branch is to be made to an address loaded from the Program ROM, the lower General Registers (0-7) must be enabled before the branch occurs. In the following program sequence, a branch would be made to the instruction address specified by General Register 8, NOT General Register 0.

HEX	MNEMONIC	FIEL A	DS B	DESCRIPTION
B13	EAFLD	1	3	Enable A-FIELD (Enable GRs 8-15 in A-field)
Cxx A00	LDZ BR	DA7	ΓA 0	Load GR0 Branch Unconditional

In order to load the new address into General Register 0 and then branch to the new address, the sequence must be modified, such as:

HEX	MNEMONIC	FIE:	LDS B	DESCRIPTION
B13	EAFLD	1	3	Enable A-FIELD (Enable GRs 8-15 in A-field)
	<u></u>			
B12	DAFLD	1	2	Disable A-FIELD (Enable GRs 0-7 in A-field)

3.5.12 Branch (BR)

Op Code = 1010 = A
A-field = address of Operand
B-field = Branch qualifier
(A)→PC, if "B"

If the conditions specified by the qualifier (B-field) are present, the 12 bits of the Operand are loaded into the Program Counter, becoming the address of the next program instruction. The branch qualifiers and corresponding conditions are as follows:

BRANCH QUALIFIER	CONDITION
0	None (Unconditional Branch)
1	Zero
2	Not Zero
3	Minus
4	Not Flag 5 (Status In 5)
5	Not Address Mark Detected
6	(Not Used)
7	(Not Used)

3.5.13 Special Control Functions (SPC)

Op Code = 1011 = B

A-field = MSD of Special Function List

B-field = LSD of Special Function List

AB-►Special Function Decoder

The A-field and B-field are decoded directly into addressable latches which perform the stated function. Once initiated, the function generally remains effective until cancelled by a complementary Special Control Function. The list of functions appears in Table 3-1. Functions pertaining to OUT CONTROL signals are explained more fully in the program manuals for each device.

TABLE 3-1
SPECIAL CONTROL FUNCTIONS

DOC0	MNEMONIC	A-FIELD	B-FIELD	FUNCTION
EOCO	DOC0	0 0 0 0 0 0	0 0 0 0	Disable Output Control 0
EREAD			0 0 0 1	
EREAD		· · · · · · · · · · · · · · · · · · ·	0 0 1 0	
DWTS		0 0 0 0 0 3	0 0 1 1	Enable Read Control
EWTS OCC1 OCC1 OCC2 OCC2 OCC2 OCC2 OCC3		$0 \ 0 \ 0 \ 0 \ 0 \ 4$	0 1 0 0	Disable Write Serial
DOC1		0 0 0 0 0 5	0 1 0 1	Enable Write Serial
EOC1		0 0 0 0 0 6	0 1 1 0	Disable Output Control 1
EOC2	EOC1	0 0 0 0 0 7	0 1 1 1	Enable Output Control 1
DBRASH	DOC2	0 0 0 0 0 8	1 0 0 0	Disable Output Control 2
EBRASH	EOC2	0 0 0 0 0 9	1 0 0 1	Enable Output Control 2
DOC3	DBRASH	0 0 0 0 0 A	1 0 1 0	Disable Bit Ring Auto Shift
EOC3	EBRASH	0 0 0 0 0 B	1 0 1 1	Enable Bit Ring Auto Shift
DOC4	DOC3	$0 \ 0 \ 0 \ 0 \ C$	1 1 0 0	Disable Output Control 3
EOC4	EOC3	$0 \ 0 \ 0 \ 0 \ D$	1 1 0 1	Enable Output Control 3
DAFLD DA	DOC4	0 0 0 0 0 E	1 1 1 0	Disable Output Control 4
DAFLD DAFLD DAFLD 0 0 0 1 1 1 2 0 0 0 0 1 EAFLD 0 0 0 0 1 1 2 2 0 0 0 1 0 Enable Gen. Regs. 0-7 (A-field) EAFLD 0 0 0 1 1 3 0 0 0 1 1 Enable Gen. Regs. 8-15 (A-field) DBFLD 0 0 0 0 1 1 5 0 0 Enable Gen. Regs. 0-7 (B-field) EBFLD 0 0 0 0 1 1 5 0 1 0 Enable Gen. Regs. 0-7 (B-field) EBFLD 0 0 0 0 1 1 6 0 1 1 Enable Gen. Regs. 8-15 (B-field) DOC5 0 0 0 1 1 7 0 1 1 Enable Output Control 5 EOC5 DOC6 0 0 0 1 1 8 1 0 0 0 Disable Output Control 6 EOC6 0 0 0 1 1 8 1 0 0 0 Disable Output Control 6 EOC7 0 0 0 1 1 8 1 0 1 1 Enable Output Control 6 EOC8 0 0 0 1 1 1 B 1 0 1 1 Enable Output Control 7 EOC8 0 0 0 1 1 1 Enable Output Control 8 EOC8 0 0 0 1 1 1 Enable Output Control 8 EOC8 0 0 0 1 1 1 Enable Output Control 8 EOC8 0 0 0 1 1 1 Enable Output Control 8 EOC8 0 0 0 1 1 1 Enable Output Control 8 EOC8 0 0 0 1 1 1 Enable Output Control 8 EOC8 0 0 0 1 1 1 Enable Output Control 8 EOC8 0 0 0 1 1 1 Enable Output Control 8 EOC8 0 0 0 1 1 1 Enable Output Control 8 EOC8 0 0 0 1 1 1 Enable Output Control 8 EOC8 0 0 0 1 0 2 1 0 0 1 0 0 0 Disable Output Control 8 EOC8 0 0 0 1 0 0 1 1 Enable Output Control 8 EOC8 0 0 0 1 0 0 2 1 0 0 0 0 0 0 0 0 0 0 0 0	EOC4	$0 \ 0 \ 0 \ 0 \ \mathbf{F}$	1 1 1 1	Enable Output Control 4
DAFLD DAFLD DAFLD O O O O O O O O O O O O O		$0 \ 0 \ 0 \ 1 \qquad 1 \ 0$	0 0 0 0	
EAFLD		$0 \ 0 \ 0 \ 1 $ $1 \ 1$	$0 \ 0 \ 0 \ 1$	
DBFLD	DAFLD	$0 \ 0 \ 0 \ 1 \qquad 1 \ 2$	0 0 1 0	Enable Gen. Regs. 0-7 (A-field)
EBFLD O	EAFLD	$0 \ 0 \ 0 \ 1 \qquad 1 \ 3$	0 0 1 1	Enable Gen. Regs. 8-15 (A-field)
DOC5	DBFLD	$0 \ 0 \ 0 \ 1 $	0 1 0 0	Enable Gen. Regs. 0-7 (B-field)
EOC5	EBFLD	0 0 0 1 1 5	0 1 0 1	Enable Gen. Regs. 8-15 (B-field)
DOC6	DOC5	$0 \ 0 \ 0 \ 1 $ $1 \ 6$	0 1 1 0	Disable Output Control 5
EOC6	EOC5	$0 \ 0 \ 0 \ 1 $ $1 \ 7$	0 1 1 1	Enable Output Control 5
DOC7	DOC6	$0 \ 0 \ 0 \ 1 $ $1 \ 8$	1 0 0 0	Disable Output Control 6
EOC7 DOC8 DOC8 DOC8 DOC8 DOC9	EOC6	$0 \ 0 \ 0 \ 1 $ $1 \ 9$	1 0 0 1	Enable Output Control 6
DOCS 0 0 1 1 C 1 1 0 0 Disable Output Control 8 EOCS 0 0 1 1 D 1 1 0 1 1 Enable Output Control 8 EOCS 0 0 0 1 1 E 1 1 0 1 1 Enable Output Control 8 EOCS 0 0 0 1 1 F 1	DOC7	0 0 0 1 1 A	1 0 1 0	Disable Output Control 7
EOC8 O O O O D D D D D D	EOC7	0 0 0 1 1 B	1 0 1 1	Enable Output Control 7
DBYMD	DOC8	0 0 0 1 1 C	1 1 0 0	Disable Output Control 8
DBYMD	EOC8	0 0 0 1 1 D	1 1 0 1	Enable Output Control 8
DBYMD DB		0 0 0 1 1 E	1 1 1 0	
DBYMD 0 0 1 0 2 2 2 0 0 1 0 Disable Byte Mode EBYMD 0 0 1 0 2 3 0 0 1 1 Enable Byte Mode DMSCLK 0 0 1 0 2 4 0 1 0 0 Disable Missing Clock Detection EMSCLK 0 0 1 0 2 5 0 1 0 1 Enable Missing Clock Detection DSKCKO 0 0 1 0 2 6 0 1 1 0 Disable Skip Clock Out ESKCKO 0 0 1 0 2 6 0 1 1 0 Disable Skip Clock Out ESKCKO 0 0 1 0 2 8 1 0 0 0 0 0 1 0 2 8 1 0 0 0 0 0 1 0 2 9 1 0 0 1 Enable Skip Clock Out Enable Skip Clock Out TPAL TPAL 0 0 1 0 2 B 1 0 1 1 TPAL 0 0 1 0 2 C 1 1 0 0 Test Point A Low TPAH 0 0 1 0 2 E 1 1 1 0 Test Point B Low TPBH 0 0 1 1 3 2 F 1 1 1 1 Test Point B High WBTRNG 0 0 1 1 3 2 0 0 1 0 Clear Flag Storage CLRFGS 0 0 1 1 3 3 1 0 0 0 0 1 Clear Flag Storage		$0 \ 0 \ 0 \ 1 $	1 1 1 1	
DBYMD 0 0 1 0 2 2 3 0 0 1 0 Disable Byte Mode EBYMD 0 0 1 0 2 3 0 0 1 1 Enable Byte Mode DMSCLK 0 0 1 0 2 4 0 1 0 0 Disable Missing Clock Detection EMSCLK 0 0 1 0 2 5 0 1 0 1 Enable Missing Clock Detection DSKCKO 0 0 1 0 2 6 0 1 1 0 Disable Skip Clock Out ESKCKO 0 1 0 1 0 2 7 0 1 1 1 Enable Skip Clock Out ESKCKO 0 1 0 2 8 1 0 0 0 0 0 1 0 2 8 1 0 0 0 0 0 1 0 2 9 1 0 0 1 0 0 1 0 2 B 1 0 1 1 TPAL 0 0 1 0 2 B 1 0 1 1 TPAL 0 0 1 0 2 C 1 1 0 0 Test Point A Low TPAH 0 0 1 0 2 E 1 1 1 0 Test Point A High TPBL 0 0 1 0 2 F 1 1 1 1 Test Point B Low TPBH 0 0 1 1 3 0 0 0 0 0 Wait for Bit Ring CLRFGS 0 0 1 1 3 1 0 0 0 1 Clear Flag Storage 0 0 1 1 3 2 0 0 1 0 1 Clear Flag Storage		$0 \ 0 \ 1 \ 0 \qquad 2 \ 0$	0 0 0 0	
EBYMD 0 0 1 0 2 3 0 0 1 1 Enable Byte Mode DMSCLK 0 0 1 0 2 4 0 1 0 0 Disable Missing Clock Detection EMSCLK 0 0 1 0 2 5 0 1 0 1 Enable Missing Clock Detection DSKCKO 0 0 1 0 2 6 0 1 1 0 Disable Skip Clock Out ESKCKO 0 1 0 2 7 0 1 1 1 Enable Skip Clock Out ESKCKO 0 1 0 2 8 1 0 0 0 0 0 1 0 2 8 1 0 0 0 0 0 1 0 2 9 1 0 0 1 0 0 1 0 2 B 1 0 1 1 TPAL 0 0 1 0 2 B 1 0 1 1 TPAL 0 0 1 0 2 C 1 1 0 0 Test Point A Low TPAH 0 0 1 0 2 E 1 1 1 0 Test Point B High TPBL 0 0 1 0 2 F 1 1 1 1 Test Point B High WBTRNG 0 0 1 1 3 3 0 0 0 0 0 Wait for Bit Ring CLRFGS 0 0 1 1 3 3 1 0 0 0 1 Clear Flag Storage 0 0 1 1 3 3 2 0 0 1 0 Clear Flag Storage		$0 \ 0 \ 1 \ 0 \qquad 2 \ 1$	0 0 0 1	
DMSCLK 0 0 1 0 2 4 0 1 0 0 Disable Missing Clock Detection EMSCLK 0 0 1 0 2 5 0 1 0 1 Enable Missing Clock Detection DSKCKO 0 0 1 0 1 1 0	DBYMD	$0 \ 0 \ 1 \ 0 \qquad 2 \ 2$	$0 \ 0 \ 1 \ 0$	Disable Byte Mode
EMSCLK 0 0 1 0 2 5 0 1 0 1 Enable Missing Clock Detection DSKCKO 0 0 1 0 2 6 0 1 1 0 0 bisable Skip Clock Out ESKCKO 0 1 0 2 7 0 1 1 Enable Missing Clock Detection DSKCKO 0 1 0 1 </td <td>EBYMD</td> <td>$0 \ 0 \ 1 \ 0 \qquad 2 \ 3$</td> <td>0 0 1 1</td> <td>Enable Byte Mode</td>	EBYMD	$0 \ 0 \ 1 \ 0 \qquad 2 \ 3$	0 0 1 1	Enable Byte Mode
DSKCKO 0 0 1 0 2 6 0 1 1 0 Enable Skip Clock Out ESKCKO 0 0 1 0 2 8 1 0 0 0 0 0 1 0 2 8 1 0 0 0 0 0 1 0 2 9 1 0 0 1 0 0 1 0 2 B 1 0 1 0 TPAL 0 0 1 0 2 B 1 0 1 1 TPAL 0 0 1 0 2 C 1 1 0 0 Test Point A Low TPAH 0 0 1 0 2 D 1 1 0 1 Test Point A High TPBL 0 0 1 0 2 F 1 1 1 1 Test Point B Low TPBH 0 0 1 1 2 F 1 1 1 1 Test Point B High WBTRNG 0 0 1 1 3 0 0 0 0 0 Wait for Bit Ring CLRFGS 0 0 1 1 3 2 0 0 1 0 1 Clear Flag Storage	DMSCLK	$egin{array}{cccccccccccccccccccccccccccccccccccc$	0 1 0 0	Disable Missing Clock Detection
ESKCKO	EMSCLK	$0 \ 0 \ 1 \ 0 \qquad 2 \ 5$	0 1 0 1	Enable Missing Clock Detection
0 0 1 0 2 8 1 0 0 0 0 0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1	DSKCKO	$0 \ 0 \ 1 \ 0 \qquad 2 \ 6$	0 1 1 0	Disable Skip Clock Out
0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1	ESKCKO	$0 \ 0 \ 1 \ 0 \qquad 2 \ 7$	0 1 1 1	Enable Skip Clock Out
0 0 1 0 2 A 1 0 1 0 1 0 1 0 1 0 1		$0 \ 0 \ 1 \ 0 \qquad 2 \ 8$	1 0 0 0	
TPAL 0 0 1 0 2 B 1 0 1 1 TPAL 0 0 1 0 2 C 1 1 0 0 Test Point A Low TPAH 0 0 1 0 2 D 1 1 0 1 Test Point A High TPBL 0 0 1 0 2 E 1 1 1 0 Test Point B Low TPBH 0 0 1 0 2 F 1 1 1 1 Test Point B High WBTRNG 0 0 1 1 3 0 0 0 0 0 Wait for Bit Ring CLRFGS 0 0 1 1 3 1 0 0 0 1 0 CLRFGS 0 0 1 1 3 2 0 0 1 0		$0 \ 0 \ 1 \ 0 \qquad 2 \ 9$	1 0 0 1	
TPAL 0 0 1 0 2 C 1 1 0 0 Test Point A Low TPAH 0 0 1 0 2 D 1 1 0 1 Test Point A High TPBL 0 0 1 0 2 E 1 1 1 0 Test Point B Low TPBH 0 0 1		$0 \ 0 \ 1 \ 0 \qquad 2 \ A$	1 0 1 0	
TPAH 0 0 1 0 2 D 1 1 0 1 Test Point A High TPBL 0 0 1 0 2 E 1 1 1 0 Test Point B Low TPBH 0 0 1 0 0 0 0 0 High WBTRNG 0 0 1 1 3 0 0 0 0 Wait for Bit Ring CLRFGS 0 0 1 1 3 1 0 0 0 1 Clear Flag Storage 0 0 1 1 3 2 0 0 1 0 <td< td=""><td></td><td>0 0 1 0 2 B</td><td>1 0 1 1</td><td></td></td<>		0 0 1 0 2 B	1 0 1 1	
TPBL 0 0 1 0 2 E 1 1 1 0 Test Point B Low TPBH 0 0 1 0 2 F 1 1 1 1 Test Point B High WBTRNG 0 0 1 1 3 0 0 0 0 Wait for Bit Ring CLRFGS 0 0 1 1 3 1 0 0 0 1 Clear Flag Storage 0 0 1 1 3 2 0 0 1 0	TPAL	$egin{array}{cccccccccccccccccccccccccccccccccccc$	1 1 0 0	Test Point A Low
TPBH 0 0 1 0 2 F 1 1 1 1 Test Point B High WBTRNG 0 0 1 1 3 0 0 0 0 Wait for Bit Ring CLRFGS 0 0 1 1 3 1 0 0 0 1 Clear Flag Storage 0 0 1 1 3 2 0 0 1 0	TPAH	I .	1 1 0 1	Test Point A High
WBTRNG 0 0 1 1 3 0 0 0 0 0 Wait for Bit Ring CLRFGS 0 0 1 1 3 1 0 0 0 1 Clear Flag Storage 0 0 1 1 3 2 0 0 1 0	\mathtt{TPBL}	$0 \ 0 \ 1 \ 0 \qquad 2 \ E$	1 1 1 0	Test Point B Low
CLRFGS 0 0 1 1 3 1 0 0 0 1 Clear Flag Storage 0 0 1 1 3 2 0 0 1 0	ТРВН	,		Test Point B High
$egin{array}{c ccccccccccccccccccccccccccccccccccc$	WBTRNG	$0 \ 0 \ 1 \ 1 \qquad 3 \ 0$	0 0 0 0	Wait for Bit Ring
	CLRFGS	$0 \ 0 \ 1 \ 1 \qquad 3 \ 1$	0 0 0 1	Clear Flag Storage
$egin{array}{cccccccccccccccccccccccccccccccccccc$		$0 \ 0 \ 1 \ 1 \qquad 3 \ 2$	0 0 1 0	
		$0 \ 0 \ 1 \ 1 \qquad 3 \ 3$	0 0 1 1	

3.6 LOGIC INTRODUCTION

Immediately following is a brief discussion of the Programmable Tester's logic in general. Then the larger part of this section is devoted to analysis of the logic diagrams.


3.6.1 Positive Logic

Positive logic is used throughout the Programmable Tester. The following relationships are valid:

	TRUE	FALSE		
Nominal	+5V	ov		
Minimum	+2V	\mathbf{ov}		
Maximum	+5.5V	+.8V		

3.6.2 Functional Logic

The Programmable Tester logic diagrams utilize "functional" logic, as opposed to "circuit" or "hardware" logic. This means that the symbol used to depict a gate is the symbol representative of that gate's function in the logic, and not necessarily the symbol appearing in the manufacturer's data sheets. Figure 3-6 illustrates two methods of drawing the same circuitry. The functional example clearly shows that the signal "X" is produced by either of two conditions, A·B or C·D. The functional depiction also identifies signal levels needed at any point in the circuit to produce the desired output: a low level on either of the lines having "bubbles" on its ends will make "X" active.



"HARDWARE" LOGIC VS. "FUNCTIONAL" LOGIC

FIGURE 3-6

3.6.3 Signal Names

Signal names in the tester are not limited to a maximum number of characters or digits, so they are generally self-explanatory. However, in the interface area, many names are general in nature because they must be compatible with a variety of devices. Refer to the interface section (Section 2) for further details.

All signal names are preceded with either a plus sign (+) or a minus sign (-). The plus represents an active high signal; the minus represents an active low signal. For example, if -GEN CLR is low (0 volts), the General Clear function is active. If -GEN CLR is high (+5 volts), the General Clear function is inactive. If +MINUS is low, the Minus flip-flop is reset; if +MINUS is high, the Minus flip-flop is set.

Signal names appearing in the text will be printed in all capital letters so that signals will not be confused with functions that are being performed. For example, +PHASE A is a signal name, whereas Phase A refers to the first phase of instruction execution in general.

3.7 CIRCUIT DESCRIPTION

The remainder of this section is keyed to the logic diagrams, which can be found in the last section of this manual. Each page of each logic diagram will be discussed following the order in which the diagrams appear. It is suggested that these diagrams be kept handy for reference while studying these circuit descriptions.

The five logic printed circuit boards in the Programmable Tester are as follows:

MNEMONIC	PART NO.
PROC	21037
I/O	21035
\mathbf{PRGM}	*
WOSC	21031
DISP	21033
	PROC I/O PRGM WOSC

^{*}Program Board part numbers vary according to the program they contain.

3.7.1 Processor Board


The major elements of the Processor board are Clock Logic, Stack Address Register and Program Counter, Instruction Translator, ALU and General Registers, Multiplexer, Display Registers A and C, and Miscellaneous Controls.

3.7.1.1 Clock Logic (Figure 3-7, PROC-SH1)

The 5MHz crystal oscillator runs whenever power is on, producing +FLAG CLK. In addition to triggering the Clock O/S, +FLAG CLK also leaves the processor board (via P3-6) to be used on the I/O board.

The Stop flip-flop is normally reset, allowing each +FLAG CLK to fire the Clock O/S. Each time the Clock O/S fires (for 70 ns) it does two things: first, it develops either +A CLK or +B CLK, depending upon the setting of the Phase A flip-flop. Second, at the end of the 70 ns period of the Clock O/S, the Phase A flip-flop toggles, enabling the other clock pulse to be developed at the next firing of the Clock O/S.

Both +A CLK and +B CLK develop +CLK and -CLK. +PHASE A and +PHASE B are complementary, alternating as the Phase A flip-flop toggles.




FUNCTIONAL BLOCK DIAGRAM CLOCK LOGIC

FIGURE 3-7

All of these clocks run continuously until either the General Clear button is pushed or a Wait-for-Bit-Ring instruction is executed. In the case of General Clear, releasing the button allows normal operation to resume. In the latter case, Wait-for-Bit-Ring (Special Control Function 30₁₆) develops +CLK HOLD, allowing the Stop flip-flop to set. Then, when the Bit Ring cycle is completed, +CLK HOLD goes low, the Stop flip-flop resets, and normal operation resumes. General Clear can be used to override the Wait-for-Bit-Ring function if desired.

Part of Figure 3-3 is reproduced here as Figure 3-8 to illustrate Clock Logic timing relationships.



BASIC TIMING

FIGURE 3-8

3.7.1.2 Program Counter & Stack Address Register (Figure 3-9, PROC-SH2)

The Program Counter is a 12-bit binary counter that is normally incremented at the end of each A-Clock. Its outputs go to the Program Board to address the Program ROM. The two high-order outputs are not normally used, even though they are taken to the Program Board connector for possible future use.

The counter can be reset to zero by either the General Clear or the Program Reset pushbuttons. One of the two Enable inputs to each counter chip (EN-P) is connected to -BRANCH, which blocks counting when a branch is occurring. The other Enable input (EN-T) of the low-order counter chip is always enabled. The EN-T inputs to the two higher order chips are connected to the Carry output of the preceding chip, allowing each stage to increment only upon a carry from the preceding stage.

Execution of a successful Branch instruction parallel-loads the contents of the +A Bus into the Program Counter, and inhibits the counting operation. The 74161 chip was chosen for this counter because it features synchronous counting of all stages, thus eliminating "slivers" on the outputs.

The Stack Address Register is an 8-bit latch that is parallel-loaded from the +A Bus when the Stack Address Register is called out by the instruction B-Field. It can be cleared to zero by General Clear. Its outputs go to the Program Board to address the constant factor Data Stack ROM.

The Stack Address Register is physically composed of 74195 (9300) shift register chips which are hard-wired for parallel loading only.





FIGURE 3-9

3.7.1.3 Instruction Translator (Figure 3-10, PROC-SH3)

There are two basic sections to the Instruction Translator; the Op Code Decoder and the Address Decoder. All translator outputs come from latches in the ALU & GR Control Register. These outputs supply the control codes to the ALU and provide addressing for A Operand and B Operand selection.

The Op Code Decoder is made up of a 32 x 8-bit ROM and associated ALU & GR Control Register latches. The ROM inputs are the four most significant bits of the instruction (from the Program ROM) and +PHASE A. Five of the eight decoder outputs (+ALU MODE, and +ALU SEL 0-3) combine to form the control code for the ALU. The other three outputs are developed in special cases: -BRANCH IF is developed only by Branch instructions, -GATED SPC INSTRUCTION is developed only by Special Control Function instructions, and +DONT SAVE RESULTS is developed at various times to block all transfer of data between internal registers.

The ROM is programmed so that during Phase B (the Phase B portion of the previous instruction) its output is always B7•B6•B5•B4•B3. The -CLK occurring at the end of Phase B sets this condition into the ALU & GR Control Register, which develops +ALU MODE•-ALU SEL 3•+ALU SEL 2•-ALU SEL 1•+ALU SEL 0 during the subsequent Phase A. This is the -C = B control code mentioned in paragraph 3.3, which results in the complement of the A Operand being transferred to the Temporary Register during the Phase A portion of every instruction.



FUNCTIONAL BLOCK DIAGRAM INSTRUCTION TRANSLATOR

FIGURE 3-10

Also during Phase A the translator ROM decodes the Program ROM bits into the proper bit pattern to effect the desired operation of the ALU. The -CLK occurring at the end of Phase A loads this new configuration into the ALU & GR Control Register so that it is available to the ALU during the subsequent Phase B. Then the process repeats.

+CARRY is the inverse of +PROG BIT 8. It goes high when bit 8 is low, but is not necessarily used in all cases: it is used only in some arithmetic operations.

Table 3-2 summarizes the Op Code Decoder outputs for all instructions. Bear in mind that the ALU control codes appear first at the ROM outputs during a given phase and then are clocked into the ALU & GR Control Register as the phase changes. In other words, the ROM produces the control code during one phase, but this code is not used by the ALU until the following phase. This table can therefore be used as a ROM truth table if the Phase A and Phase B headings are reversed.

The Address Decoder uses a 4 x 2-bit Multiplexer that is enabled for all instructions other than Load Zero. (Load Zero always uses General Register 0, so all address lines are forced to the zero-state.) Its inputs are the four bits representing the A-field and B-field of the instruction. Selection is controlled by the +PHASE B signal so that the A-field bits are actually selected during Phase B, and vice-versa. This allows the Multiplexer output to be set into to the ALU & GR Control Register by the -CLK occurring at the end of each phase. Thus A-field data is in the ALU & GR Control Register during Phase A and B-field data is in it during Phase B.

The +ADDR 1, +ADDR 2, and +ADDR 4 outputs of the ALU & GR Control Register are used for addressing both the General Registers and other input and output registers and logical elements. +ADDR 1A and +ADDR 2A are duplicates of +ADDR 1 and +ADDR 2, and are used exclusively on the I/O Board. The +ADDR 8 output is used only for selecting General Registers 8-15, and is developed by the +A FIELD and +B FIELD signals, which are controlled by special Control Functions 12₁₆ through 15₁₆.

There are three other addressing outputs of the ALU & GR Control Register:

-GEN REG ENA goes low during Phase A if Program Bit 7 is 0, unless a Load Zero instruction is being performed. This provides General Register input to the ALU whenever the A-field is 0 through 7, except during Load Zero. -GEN REG ENA also goes low, during Phase B of every instruction, providing input to or output from the General Registers. This is what forces the B Operand of many instructions to be a General Register, even if the B-field contains 8-15, as explained in paragraph 3.5.5.

+INPUT SEL goes high during Phase A if either Program Bit 7 is a 1 or if Load Zero is being performed: this gates the Multiplexer output, instead of the General Register's output, onto the B Bus. +INPUT SEL is always low during Phase B, because the Multiplexer output is never needed during Phase B.

+OUTPUT SEL goes high when Program Bit 3 is a 1 and Load Zero is NOT being performed. This enables selection of the various output registers, and blocks writing into the General Registers, all during Phase B.

3-14

TABLE 3-2 TRUTH TABLE OP CODE DECODER ROM VERSION DMP3

INSTRUCTION PROGRAM			ALU & GR CONTROL REGISTER OUTPUTS								USED	
BITS									SPECIAL OUTPUTS			DURING
11	10	9	8	MODE	ALU	ALU	ALU	ALU	BRANCH	SPC	DON'T	
					SEL3	SEL2	SEL1	SEL0	IF	INSTR	SAVE	
0	0	0	0	1	0	1	Q	1	0	0	0	
0	0	0	1	1	0	1	0		_		-	
0	0	1	0	1	0	1	0	1	0	-		P
0	0	1	1	1	0	_	0	1 1			-	H
0	1	0	0	1	0			1	-	1	i - I	A
0	1	0	1	1	0		•	1	i .	· -	"	S
0	1	1	0	1	0	_	1	ł i	lt .	-		E
0	1	1	1	1	0			1	II -	-	i -	
1	0	0	0	1	0	. –	1	1		1	•	A
1	0	0	1	1	0	1	0		1			
1	0	1	0	1	0	1	0	_	I -	•	_	
1	0	1	1	1	0	1	0	_	1	-	1	
1	1	X	X	1	0	1	0	1	0	. 0	0	_
_	^	^	^	0	1	0	0	1	0	0	1	
ľ	•	_	-				1	1	1	1	1	
	-	-		1	"	_	_		11	1	1	P
Ĭ	•			1	_		i	1	11	-		н
1	-	_		į .	1 -	_	1	1	11	1 -	1	A
ľ	_	•		1 -	"	_	-		"	0	1 -	s
ľ	-	•	_		"		"	1	~	0	*	E
١	_	_	-	1	-		1 -		11	0	0	
ľ	_	_		1	-	1			11	_	0	В
-	•	•	-	1	1	1	1	1		1 -	0	
i -	·	•	_	1	1	1	1	1	l o	o	1	
_	Ĭ		•	1	_	_	1	1	11	1	1	
	·			1	1	ı	1	1	o	0	0	
1	1	^		1								
				7	6	5	4	3	2	1	0	
	0 0 0 0 0 0 0 0 0 1 1 1	11 10 0 0 0 0 0 0 0 0 0 0 1 0 1 0 1 1 0 1 0	11 10 9 0 0 0 0 0 0 0 0 1 0 1 0 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 1 0 1 0 0 1 0 1 0 1 1 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1	11 10 9 8 0 0 0 0 0 0 0 1 0 0 1 0 0 0 1 0 0 0 1 1 0 1 1 1 0 1<	11 10 9 8 MODE 0 0 0 0 1 0 0 0 1 1 0 0 1 0 1 0 0 1 1 1 0 1 0 0 1 0 1 1 1 1 1 0 0 0 1 1 0 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 1 1 0 1 0 1 0 0 0 1 1 1 1 0 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 1 1 1 1 1 1 1 1	11 10 9 8 MODE ALU SEL3 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 1 0 0 0 1 1 0 0 0 1 0 0 1 0 0 1 0 1 0 0 1 0 0 1 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0	11 10 9 8 MODE ALU SEL3 ALU SEL2 0 0 0 0 1 0 1 0 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1 0 1 0 1 0 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 1 0 1 0 1 1 1 0 1 1 0 1	11 10 9 8 MODE ALU SEL3 SEL2 SEL1 0 0 0 1 0 1 0 0 0 1 0 1 0 0 0 1 0 1 0 0 0 1 0 1 0 0 1 0 1 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 0	11 10 9 8 MODE ALU SEL3 ALU SEL2 ALU SEL1 ALU SEL0 0 0 0 1 0 1 0 1 0 0 0 1 0 1 0 1 0 0 1 0 1 0 1 0 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1	11	11	11

ROM OUTPUT BITS

3.7.1.4 Arithmetic-Logic Section (Figure 3-11, PROC-SH4)

The 16 General Registers are contained in three 16 x 4-bit Random Access Memory (RAM) chips. Each chip contains four bits of each General Register. The RAM at location B33 contains bits 11, 10, 9 and 8; the RAM at location B47 contains bits 7, 6, 5 and 4 and the RAM at locations B61 contains bits 3, 2, 1 and 0.

The RAMs are Tri-State devices: their +B Bus outputs represent a high impedance state which can neither sink nor source current when the -GEN REG ENA signal is high. When this select signal goes low, the outputs are driven to the level dictated by the data stored in the register selected by the ADDR lines. The ADDR lines and the -GEN REG ENA signal come from the Address Decoder portion of the Instruction Translator.

New data is written by first selecting the desired General Register through development of the ADDR lines, and then driving both -GEN REG ENA and -WRITE GEN REGS low. The data on the -A Bus will be written into the selected General Register. When this data is then read back out (-GEN REG ENA low and -WRITE GEN REGS high) its complement appears at the output. This data inversion within the RAM chips is compensated for by inputting the complementary data from the -A Bus, resulting in true data appearing on the +B Bus. Data can also be placed on the +B Bus by either of the multiplexers, one located on the Processor Board and the other on the I/O Board.

The ALU is comprised of three 4-bit ALU chips, each chip handling one-third of the 12-bit data word. Each chip has four data inputs from the -A Bus, and four data inputs from the +B Bus. The ALU commands, or functions, are controlled by five signals, +ALU MODE and +ALU SELECT 0, 1, 2 and 3 from the Op Code Decoder. The control signals are wired to all three chips in parallel. +CARRY is an input to the least significant bit chip. This chip's "carry" output is connected to the next chip's "carry" input, and so on, making possible 12-bit arithmetic operations.

The data outputs of the ALU make up the -C Bus, and +ALU ZERO is developed when all ALU outputs go "high", which is equal to numeric zero on the -C Bus. +ALU ZERO is used to control the Zero flip-flop for Branch conditions.

NOTE

The ALU control codes are summarized in Table 3-3. Some of these control codes are different from those listed in the chip manufacturer's data sheets for corresponding functions because in this case there is a mixture of active-high and active-low data. Because of this, care should be exercised when attempting to compare these control codes with the manufacturer's specifications.

The Temporary Register is comprised of three Quad-D latches having synchronous clock and clear inputs. At every +CLK time, the code on the -C Bus is set into the Temporary Register. Since the -C Bus contains complementary data, the Q outputs of the Temporary Register make up the -A Bus, and the \overline{Q} outputs make up the +A Bus. The -A Bus feeds only the ALU and General Registers. The +A Bus feeds all other output registers and decoders in the tester.

TABLE 3-3
COMPARISON OF ALU CONTROL CODES AND ALU FUNCTIONS

								ALU FUNCTION (F =)			
PHASE	OPERATION	ALU	ALU	ALU	ALU	ALU	CRY	HIGH-ACTIVE	LOW-ACTIVE A-INPUT**		
		MODE	SE L3	SEL2	SEL1	SEL0	IN	INPUTS			
A	ALL	1	0	1	0	1	x*	B	B		
	COMPARE	0	1	0	0	1	1	A plus B	\overline{A} plus $B = \overline{A \text{ minus } B}$		
	ADD	0	0	1	1	0	0	A minus B	\overline{A} minus $B = \overline{A}$ plus \overline{B}		
	SUBTRACT	0	1	0	0	1	1	A plus B	\overline{A} plus $B = \overline{A}$ minus \overline{B}		
	AND	1	1	1	0	1	x	A + B	$\overline{A} + \overline{B} = \overline{A}\overline{B}$		
	OR	1	0	1	1	1	x	ΑB	$\overline{A} \cdot \overline{B} = \overline{A + B}$		
	DECREMENT	0	0	0	0	0	0	A plus 1	$\overline{\mathbf{A}}$ plus $1 = \overline{\mathbf{A}}$ minus $\overline{1}$		
В	INCREMENT	0	1	1	1	1	1	A minus 1	\overline{A} minus 1 = \overline{A} plus 1		
	MOVE	1	1	1	1	1	х	Ā	$\overline{A} = \overline{A}$		
	COMPLEMENT	1	0	0	0	0	х	A	$\overline{\mathbf{A}} = \overline{\mathbf{A}}$		
	EXCLUSIVE OR	1	0	1	1	0	x	A(+)B	$\overline{A} + \overline{B} = \overline{A + B}$		
	BRANCH	1	1	1	1	1	1	A	$\overline{\mathbf{A}} = \overline{\mathbf{A}}$		
	SPEC. FUNC.	1	1	1	1	1	1	A	$\overline{\mathbf{A}} = \overline{\mathbf{A}}$		
	LOAD ZERO	1	1	1	1	1	1	A	$\overline{\mathbf{A}} = \overline{\mathbf{A}}$		

^{*}x = Irrelevar

^{**}Low-active A-input causes high-active function to be reinterpreted so as to obtain the desired answer in complement




Table 3-4 summarizes the type of data contained on each bus during Phase A and Phase B. Since the Temporary Register is reloaded each +CLK time, the A Bus and -C Bus contents also change. Therefore, table 3-4 is valid only for that portion of each phase that occurs before +CLK. Note also that this table is not necessarily valid for Branch, Special Control, or Load instructions.

TABLE 3-4
BUS CONTENTS

	(BE FORE "CLOCK" TIME)							
	PHASE A	PHASE B						
-A Bus	-Result of previous instruction	-A Operand						
+A Bus	+Result of previous instruction	+A Operand						
+B Bus	+A Operand	+B Operand						
-C Bus	-A Operand	-Result of Instruction						


3.7.1.5 Multiplexer (Figure 3-12, PROC-SH5)

The Multiplexer acts as a 12-pole 4-position switch. It takes 12 bits of data from any of four sources, as dictated by the A-field of the instruction, and switches the data onto the +B Bus for input to the ALU. It is one of two identical multiplexers, the other one being located on the I/O Board.

The Multiplexer is physically made up of six dual 4-bit multiplexer chips. Each chip handles two bits of data. The chips must be tri-state devices because they connect to the tri-state B Bus. The chip outputs remain in the high impedance state until the Strobe A and Strobe B inputs go low. Then each output assumes the level of the corresponding input that has been enabled by the Select A and Select B inputs.

This multiplexer is enabled by a combination of +INPUT SEL, which says in effect that input will NOT be from a General Register, and -ADDR 4. The other multiplexer, on the I/O Board, is enabled by +INPUT SEL and +ADDR 4. Table 3-5 shows the relationship between different A-field combinations and the respective multiplexer input used.

3-16



FUNCTIONAL BLOCK DIAGRAM MULTIPLEXER FIGURE 3-12

TABLE 3-5
MULTIPLEXER INPUT SELECTION

A-FIELD	ADDR AD2	ESS SIG AD1	NALS AD0	INPUT SELECTED
1 0 0 0	0	0	0 1	PROGRAM ROM DISP REG C
1 0 1 0	0	1	0 1	SWITCH REG A DATA STACK ROM
1 1 0 0	1	0	0 1	OTHER
1 1 1 0	1 1	1	0	MULTIPLEXER (I/O Board)


3.7.1.6 Display Registers (Figure 3-13, PROC-SH6)

Display Registers A and C are located on the Processor Board. Display Register B is on the I/O Board. All three registers are very similar in construction and operation. Each register is composed of two chips, each containing six D-type latches. Input is from the +A Bus, and output is to the display LEDs on the front panel. Display Register C also has its output routed to the multiplexer for input to the +B Bus.

Data from the +A Bus is set into the Display Register at the trailing edge of -B CLK after the appropriate LOAD DISP REG signal has been enabled. All registers are cleared by -GEN CLR.

Figure 3-13 illustrates the Display Register output circuit. Since the LEDs are connected to +5V, they turn on when the corresponding latch is reset. Thus they actually display the complement of what is stored in the Display Register.

The LED cartridge contains an internal current-limiting resistor.



DISPLAY REGISTERS

FIGURE 3-13

3.7.1.7 Miscellaneous Controls (Figure 3-14, PROC-SH7)

There are two major functions performed by these miscellaneous controls: Branching, and B Operand selection.


The Zero and Minus flip-flops record the conditions present upon completion of an instruction, for testing by a subsequent Branch instruction. Zero sets at +B CLK if the -C Bus contains all "highs" (ALU result = 0), and resets if at least one data bit of the result is 1. Minus sets at the end of -B CLK if the MSB of the result is a 1, and resets if it is a 0.

These conditions are applied to the Branch Logic multiplexer along with other Branch condition signals from the I/O Logic board. When a Branch instruction is performed, the -BRANCH IF signal enables the decoder, and PROGRAM BITS 2, 1, and 0 (representing the instruction B-field) select which of the inputs will be seen at the output. If the selected input is high, -BRANCH will go low and allow the branch to take place. If the selected input is low, -BRANCH remains high and no branching occurs.

The choice of whether the B Operand will be a general register or some other destination is determined by the state of +OUTPUT SEL, from the Instruction Translator.

If +OUTPUT SEL is low and if the instruction DOES save results, then -WRITE GENERAL REGS will go low at B-Clock time.

If +OUTPUT SEL is high, some other register will receive the result of the instruction. A binary-to-decimal (1-of 10) decoder is used to select the destination of the answer. The binary "8" input to this decoder is used as an "enable", effectively making it a 1-of-8 decoder. When the enable goes low, one of the eight decoder outputs will go low, determined by the states of +ADDR 4, 2, and 1. The decoder outputs are routed to the various registers to enable loading them at the end of Phase B.



FUNCTIONAL BLOCK DIAGRAM
MISCELLANEOUS CONTROLS
FIGURE 3-14


3.7.2 I/O Board

The major elements of the I/O Board are the Bit Ring, the Data Input Register and Data Output Register, the Read/Write Logic, the Line Receivers and Flag Storage, the Multiplexer, the Special Function Decoder, and Display Register B. An appropriate place to begin the discussion of the I/O Board is with the Data Input and Data Output Registers on Sheet 2 of the logic diagrams.

3.7.2.1 Data Input Register/Data Output Register (Figure 3-15, I/O-SH2)

These two registers control all microprocessor output data and most input data. Output data from the +A Bus is parallel loaded into the Data Input Register. From here it is available, in parallel form, to the output drivers, or it can be parallel loaded into the Data Output Register and then shifted out serially through the Read/Write Logic, to the device under test.

Serial input data from the Read/Write Logic is shifted into the Data Input Register and then transferred in parallel to the Data Output Register. From here it can be introduced to the +B Bus via the I/O Multiplexer. Parallel input data is received through the Parallel Data In lines, discussed in paragraph 3.7.2.4.



3-18


Each register is composed of three 4-bit shift register chips having parallel-load capability. The Data Input Register is in serial shift mode only when "Read" is turned on, at which time +SERIAL CLK IN O/S Controls shifting and data input is via +BIT DE-TECTED from the Read/Write Logic. In parallel mode, -LOAD DATA INPUT REG and -B CLK control loading.

With "Read" on, the Data Output Register can be loaded in parallel at the coincidence of +SERIAL CLK IN O/S and +BIT RING ZERO. During "Write", shifting of the Data Output Register is controlled by -WRITE CLK PHASE from the Read/Write Logic, and data output to the Read/Write Logic is via +DATA OUTPUT REG 11.

3.7.2.2 Bit Ring (Figures 3-16, 3-17, I/O-SH1)

The purpose of the Bit Ring is to synchronize incoming and outgoing serial data to the microprocessor instruction sequence. For example, during disk read, the incoming serial data cannot be examined until all bits of each word are fully shifted into the Data Input Register and transferred to the Data Output Register. Synchronization is accomplished by loading a single 1-bit into the Bit Ring and then clocking the Bit Ring at the same rate as the incoming data (using +SERIAL IN CLK). The single bit will pass through the Bit Ring 0 position once for each data word received. After processing each data word, the microprocessor executes a 'Wait for Bit Ring' instruction (Special Function 30₁₆). This stops the processor clock, inhibiting instruction execution, until the single bit in the Bit Ring again passes through position 0, signalling that the next data word is available. (Since microprocessor speed is quite high in relation to disk read/write speed, several instructions can be executed while the next data word is being shifted into the Data Input Register.)

The Bit Ring cannot be loaded while either Read Control, Write Serial, or Bit Ring Auto Shift (Special Functions 03, 05, and 0B, respectively) are active. The complementary Special Function (02, 04, or 0A) must be executed before the Bit Ring can be loaded.



When writing, each new data word is automatically strobed from the Data Input Register to the Data Output Register as soon as the preceding word is fully shifted out. In this case, the Bit Ring is needed to delay the microprocessor so it cannot place the next word to be written into the Data Input Register before the preceding word has been transferred to the Data Output Register. During Writing, the Bit Ring is clocked by +WRITE SHIFT, at the same rate as the Data Output Register. After WRITE is turned off, the contents of the Bit Ring cannot be accurately predicted, and it must be reloaded before it can be used again.

When the Read mode is entered, the Bit Ring does not begin shifting immediately. Instead, it waits for +READ SYNC DETECT to synchronize it to the incoming data.

The Bit Ring can be converted from a 12-bit ring to an 8-bit ring by executing Special Function 23_{16} which develops +BYTE MODE. Special Function 22_{16} switches it back to 12-bit operation.

The +CLK HOLD signal is developed after executing the Wait for Bit Ring instruction, and is reset by the single 1-bit passing through position 0. +CLK HOLD goes to the Clock Logic to stop the main microprocessor clock.

+BIT RING ZERO goes to the Data Output Register to enable the parallel loading of data into it from the Data Input Register.


+SKIP CLK OUT is developed for two successive bit cell periods and is used only when writing "address marks", during the formatting of disks in certain configurations. This signal goes to the Write Logic, but has no effect until after Special Function 27₁₆ has been executed. Address marks are discussed further in the Read/Write Logic, following.

READ	Shift w into DI		Shift word into DIR	d n+1	Shift word into DIR	d n+2	Etc.	
-	Wait for Bit Ring		Process word n	Wait	Process word n+1	Wait	Process word n+2	Etc.
	RING ZE	_						
	Process word n DOR	Wait for Bit Ring	Process word n+1 to DOR	Wait	Process word n+2 to DOR	Wait		
WRITE			Shift word out of DOF		Shift word out of DOR		Shift word n dout of DOR	-2

BIT RING FUNCTION
FIGURE 3-17

3.7.2.3 Read/Write Logic (Figure 3-18, I/O-SH3)

Write Logic: The major function of the Write Logic is to mix clocks and data pulses together to develop the double-frequency -SERIAL DATA OUT signal which is sent to a disk drive under test. Clock input is from the Disk Oscillator on the Write Oscillator Board. Data input is from the MSB of the Data Output Register. Whenever +WRITE is developed (Special Control Function 5) the Write Sync flip-flop sets in sync with the Disk Oscillator and writing begins. -WRITE CLOCK PHASE is developed to shift the data out of the Data Output Register, and -WRITE SHIFT is developed between -WRITE CLOCK PHASEs to shift the Bit Ring.




FUNCTIONAL BLOCK DIAGRAM READ/WRITE LOGIC

FIGURE 3-18


Either -WRITE CLOCK PHASE or -WRITE SHIFT may be developed first as +WRITE is initiated, depending upon the state of the Write Phase flip-flop. No elaborate measures have been taken to initially synchronize the Data Output Registers and the Bit Ring to the Write Logic because all data records written begin with a repetitive pattern of all "0"s. Thereafter, synchronization is easily accomplished after several words of zeros have been written. Figure 3-19 illustrates typical timing relationships.

+ENA SKIP CLK OUT from the Special Function Decoder and +SKIP CLK OUT from the Bit Ring are used to prevent the writing of certain clock bits when writing address marks in System 3 format. This function is enabled by executing Special Control Function 27₁₆, and is gated by having the "1" in the proper location of the Bit Ring at the proper time.

Figure 3-20 illustrates the address mark format. For a more detailed description of this format, refer to the Diablo Systems Series 40 Disk Drives Product Description manual, Chapter 3.




BASIC TIMING CHART
WRITE LOGIC
FIGURE 3-19



ADDRESS MARK FORMAT FIGURE 3-20 Read Logic: The Read Logic performs three separate functions. The Serial in Clk O/S and Bit Detected flip-flop interface the incoming signal to the microprocessor; the Read Sync Detected flip-flop synchronizes the incoming data to the Bit Ring; and the Missing Clock O/S and flip-flops recognize incoming System 3 address marks.


The timing chart in Figure 3-21 illustrates the action of the Bit Detected flip-flop in stretching incoming data pulses to a length usable by the microprocessor. Incoming pulse widths shown in the figure are generally representative of Diablo Series 40 Disk Drives. The Serial In Clk O/S provides constant pulse widths (100 ns) regardless of the width of the incoming clock signal. This one-shot is really needed only when the VFI board is used with the VFO option on the series 40 disk drive--otherwise it is redundant.



BASIC TIMING CHART READ LOGIC FIGURE 3-21

The initial reading of a data record usually involves sensing a series of "0"s (preamble) and a single "1" sync bit. The Read Sync Detected flip-flop sets when this "1" arrives in the "4" position of the Data Input Register, and the +READ SYNC DETECTED signal is then used to enable shifting the Bit Ring, thus synchronizing the Bit Ring to the incoming data.

The action of the Missing Clock O/S and flip-flops is illustrated in the timing chart in Figure 3-22. +MISSING CLK ENA (from the Special Function Decoder) has no effect as long as +SERIAL IN CLKs continue to appear, triggering the Serial In Clk O/S, which retriggers the Missing Clock O/S. However, when two successive clocks fail to appear, the Missing Clk O/S times out and sets the Missed Clk flip-flop. Clocks again reappear to trigger and retrigger the Missing Clk O/S, but when the second pair of clocks is missed, the O/S again times out and sets the Address Mark Detect flip-flop. +ADDRESS MARK DETECT then remains high until +MISSING CLK ENA is removed by the execution of Special Function 2416.



TIMING CHART
MISSING CLOCK DETECTION
FIGURE 3-22

3.7.2.4 Line Receivers & Flag Storage (Figure 3-23, I/O-SH4)


All input signals other than serial data and clock inputs are shown on this drawing. All input is via the front panel connector (P8), through the Write Oscillator board and cables P4 and P5, to the line receivers on the I/O board. Incoming signals are low-active, so all lines are terminated with 150Ω resistors to +3.5V. Since there is some signal loss in the cable and connections, the hexinverter receivers are used to restore waveforms to their original values.

Flag storage makes possible the storage of momentary status signals so they can be inspected by the microprogram as required: it eliminates the necessity of requiring the microprogram to run in full synchronism with the external momentary signals, but at the same time provides a degree of synchronism. For example, when strobing a Restore command to a connected disk drive, the RESTORE (-OUT CONTROL 2) and STROBE (-OUT CONTROL 1) signals should not be removed until ADDRESS ACKNOWLEDGE (-FLAG 9) is received from the drive. The microprogram sends OUT CONTROL 2 (RESTORE) and OUT CONTROL 1 (STROBE) and then goes into a loop testing for -FLAG 9 (ADDRESS ACKNOWLEDGE). Since this reply is momentary (as short as 2.5 μ s) it may not appear at the precise moment that it is being tested, so the fact that it had occurred is stored, and the storage is tested when the microprogram "gets around to it". The other stored flags are used in similar instances.

Input lines carry different information, depending upon the device being tested. For example, the PARALLEL DATA IN lines can be used for status or other information when the tester is used with a device that does not provide parallel input data.

Some of the input and flag storage lines are connected directly to the P1 connector, which takes them to the Display board where they illuminate the status LEDs on the front panel.


The +3.5 volt power source pictured here also goes to the Read/Write logic for the serial data and clock inputs.



3-22

3.7.2.5 I/O Multiplexer (Figure 3-24, I/O-SH5)

The I/O Multiplexer is identical to the multiplexer on the Processor board: it acts as a 12-pole 4-position switch, transferring 12 bits of data from any of four sources, as dictated by the A-field of the instruction, onto the +B Bus. It is comprised of six dual 4-bit tri-state multiplexer chips, each chip handling 2 bits of data from each of the four sources. All chip outputs remain in the high-impedance state until the Strobe A and Strobe B inputs go low. Then the outputs assume the levels of the two data inputs that have been enabled by the Select A and Select B inputs.



FUNCTIONAL BLOCK DIAGRAM
I/O MULTIPLEXER
FIGURE 3-24

This multiplexer is enabled by the combination of +INPUT SEL and +ADDR 4. Table 3-6 shows the relationship between different A-field bit combinations and the respective multiplexer inputs.

TABLE 3-6
I/O MULTIPLEXER INPUT SELECTION

A FIELD	ADDR	ESS SIC	NALS AD0	INPUT SELECTED
1 0 0 0	0	0	0	OTHER
1001	0	0	1	MULTIPLEXER (PROCESSOR BOARD)
1010	0	1	0	
1011	0	1	1	
1100	1	0	0	SWITCH REG B
1101	1	0	1	DATA OUTPUT REG
1 1 1 0	1	1	0	PARALLEL DATA IN
1111	1	1	1	STATUS IN


3.7.2.6 Special Function Decoder (Figure 3-25, I/O-SH6)

The Special Function Decoder breaks down Special Control Function instructions into individual lines to activate specific internal or device functions. It is composed of a dual one-of-four decoder and three 8-bit addressable latches.

One-half of the decoder is used to decode the instruction A-field (0011 is the highest A-field value used in SPC instructions) and to enable one of the addressable latch chips or the other half of the decoder. The B-field program bits are applied to the addressable latches and the second half of the decoder: the LSB is the "data" input to the latches and the other three bits address one of the eight latches in the enabled chip. This causes the selected latch to assume the state of the LSB. Once a latch is set, it remains so until it is again addressed and reset, or until -GEN CLR is developed.

The two decoder outputs remain active only as long as the inputs are applied. Since -GATED SPC INSTR is governed by A-Clock, the decoder outputs are low only for a short pulse time, approximating A-Clock time.

Further information concerning the output drivers is contained in Section 2.



FUNCTIONAL BLOCK DIAGRAM SPECIAL FUNCTION DECODER

FIGURE 3-25

3.7.2.7 Display Register B & Output Drivers (Figure 3-26, I/O-SH7)


Display Register B is identical to Display Register A on the Processor board. It is composed of two hex-D latch chips, having common clock and clear.

Data from the +A Bus is set into Display Register B at the trailing edge of -B CLK after -LOAD DISP REG B has been developed by an instruction B-field of 1010. The complement of the register contents is displayed in the front panel LEDs.

The register is cleared by -GEN CLR. The LED cartridges contain current-limiting resistors.

The Parallel Data Output drivers receive data from the Data Input Register and apply it to the device adapter cable through the Write Oscillator board.

Two other signals, +SW REG A5 and +SW REG A4, pass through the I/O board simply because there are not enough connector pins in the P6 connector to run them directly from the Display board to the Processor board.



3.7.3 Program Board

The standard Program board contains a maximum of 1024 12-bit instructions and 256 12-bit constants, all contained in ROM chips. The possibility exists that other Program boards may be released in the future, but at the time of this writing, the "standard" board is the only one available, and the following descriptions pertain to this standard board only.

3.7.3.1 Program ROM (Figure 3-27, PRGM-SH1)


The Program ROM may employ either 256 x 4-bit ROMs or 512 x 4-bit ROMs. Short programs will very likely employ the 256 x 4-bit ROM chips, and long programs will usually employ the 512 x 4-bit ROMs, "Medium-sized" programs may use either type of chip, depending upon cost and availability at the time of manufacture. Two jumper wires are soldered to the board to provide proper addressing for the type of ROMs used.

Addressing input to the ROMs is from the Program Counter on the Processor board. LEDs provide a visual indication of the Program Counter setting should the counter ever stop. Note, however, that these LEDs display the <u>complement</u> of the Program Counter setting.

Program ROM output is in complementary form. For example, bits 11, 10, 9 and 8 of a Branch instruction would measure LHLH, respectively. ROM output goes to the Processor board, where it is inverted to its true form and applied to the Instruction Translator, and to the multiplexer for use during Load Zero instructions.


3.7.3.2 Data Stack ROM (Figure 3-28, PRGM-SH2)

The Data Stack ROM is comprised of three 256 x 4-bit ROM chips. Addressing input is from the Stack Address Register and output is to the multiplexer, both located on the Processor board. Maximum constant-factor data capacity is 256 12-bit words.



FUNCTIONAL BLOCK DIAGRAM PROGRAM ROM

FIGURE 3-27



3.7.4 Write Oscillator Board (Figure 3-29, WOSC-SH1)

The Write Oscillator board performs three basic functions. First, as its name implies, it contains the oscillator that clocks the serial output circuits. Second, it contains circuitry for debouncing the General Clear and Program Reset pushbuttons. Third, it passes all interface signals between the I/O board and the device.

The Write Oscillator frequency is controlled by switching the desired crystal or external signal (from Test Point D--see note below) into the oscillator circuit via the front panel toggle switches. The Write Oscillator frequency, equal to four times the selected bit rate, is divided in two by the Half-Frequency flip-flop. Depending upon the setting of the FULL DENSITY/HALF DENSITY toggle switch, either the Full-Frequency flip-flop output or the Half-Frequency flip-flop output is gated out to become the +DISK OSC signal. This signal is twice the desired bit rate, as it must be to produce double-frequency data and clocks on alternate cycles. +DISK OSC is routed to the Write Logic on the I/O Board, where it synchronizes the data and clocks before they are sent to the disk drive under test.


The pushbutton debouncing circuitry utilizes series resistance, relatively large capacitors, and DTL power inverters to slow down changes appearing on the pushbutton's outputs. This effectively filters out noise spikes and slivers resulting from operation of the buttons, and provides sufficient power to drive the many loads on the -GEN CLR signal.

Figure 3-29 shows that interface signals between the Programmable Tester and the device being tested pass through the Write Oscillator board and the front panel connector (P8) on their way to/from the adapter cable and the I/O board. The P8 connector is mounted directly on the Write Oscillator board, and all signals to/from P8 go directly to either the P4 or P5 connector for routing to the I/O board. The chart on sheet 1 of the Write Oscillator logic diagram lists all interface signals by name, their front panel connector pin designation, their P4 or P5 pin designation, and where they can be found entering or leaving the I/O board logic drawings.

NOTE

Externally-generated frequencies can be used to clock the Write Oscillator. The external signal is introduced via Test Point D. It is selected by turning all Write Frequency switches off. (The FULL DENSITY/HALF DENSITY switch is still functional.) The external frequency can be supplied either from a crystal or a signal generator connected across Test Points D and G. If a signal generator is used, the following output signal characteristics must be observed for proper operation:


- 1. Wave shape--rectangular, short positive pulses.
- 2. Pulse width--<500ns
- 3. Amplitude--+4V max.
- 4. Frequency--to >10 MHz (4 times desired disk writing rate).



FUNCTIONAL BLOCK DIAGRAM
WRITE OSCILLATOR BOARD
FIGURE 3-29

3.7.5 Display Board (Figure 3-30)

The Display Board contains the Switch Register logic and the LEDs providing the visual display of the output of the Display Registers and some status signals.



FUNCTIONAL BLOCK DIAGRAM
DISPLAY BOARD

FIGURE 3-30

3-26

3.7.5.1 Switch Registers (DISP-SH1)

The Switch Register toggle switches are physically mounted on the front panel, in close proximity to the Display board. Short jumper wires connect each switch to the board, and most signals pass directly across the board to the P1 or P6 connector. All signals from Switch Register B pass directly through P1 to the I/O board. Most signals from Switch Register A pass directly through P6 to the Processor board. However, the two high-order switches, A11 and A10, are wired differently and are debounced on the Display board before leaving for the Processor board. This debouncing provides the ability to operate these switches while the microprogram is running, without throwing "glitches" into the sequence of program steps.

The +SW REG A5 and +SW REG A4 signals pass through the I/O board on the way to the Processor multiplexer only because there are not enough pins on the P6 plug.

3.7.5.2 Display LEDs (DISP-SH2)

The LED sockets are soldered directly to the Display board, and the LEDs are inserted from the front of the front panel and plugged into the sockets. All LEDs are returned to +5 Volts, so they are illuminated when the input to the Display board is grounded. In the case of the Display Registers, this is when the corresponding register flip-flop is reset. In the case of the Status signals, the LED lights when the corresponding status signal is ACTIVE. Each LED cartridge contains a current-limiting resistor in series with the LED + lead.

3.7.6 Power Supply

The power supply is comprised mainly of a Powertec model 2C5-6 repackaged by Diablo onto a different heatsink/bracket assembly. The model 2C5-6 is produced by the Powertec Division of Airtronics, Inc., Chatsworth, California 91311. Added to this package is Powertec's model OVP-1 overvoltage protector.

The power supply is a common series regulator with foldback current limiting. There are separate adjustment potentiometers for output voltage level and overvoltage cutoff level. Applicable specifications are as follows:

AC input: 105 to 125 Vac, 57 to 63 Hz.


DC output: 5 V at 6 amps, within expected normal operating temperatures.

Regulation: Better than .25% within rated input and output.

Output Ripple: 1.5 millivolt RMS, 5 mV pk-pk.


Adjustment procedures, troubleshooting hints, and typical voltage readings will be found in Section 4 of this manual.


Section 4
MAINTENANCE



ASSEMBLY STEPS FOR INSTALLING FRONT PANEL ASSEMBLY IN SUITCASE ASSEMBLY.

I. Clean interior of suitcase thoroughly.





4. Install the six screws, adjust Front Panel Assembly to give the latch clearance and then tighten screws.

FRONT PANEL
REMOVAL & INSTALLATION

FIGURE 4-1

Section 4

MAINTENANCE

4.1 PREVENTIVE MAINTENANCE

The Programmable Tester requires no specific periodic preventive maintenance. Only ordinary precautions should be taken, such as not impeding the flow of air through the unit when it is operating, occasionally cleaning the suitcase and front panel with a damp cloth, and other reasonable care. The plastic storage door can be cleaned with soap and water or almost any commercial glass cleaner. The suitcase is water resistant, but if it has been exposed to extreme moisture, the tester should be disassembled and dried.

4.2 LED REPLACEMENT

All LEDs but the Power-On indicator can be replaced from the front of the front panel, without disassembling the tester. All LEDs in Display Registers A, B, and C should light when the General Clear pushbutton is depressed, regardless of the program being run. If an LED status indicator is suspected of being burned out, it can be moved to one of the display registers to be tested.

To remove the LED, simply pull it straight up and out of the panel. To insert an LED, orient the pin marked "+" away from you, toward the suitcase hinge. Then, holding the LED so that the two pins are aligned as close as possible to the sockets on the DISPlay board, move the LED slightly while applying light pressure until the pins are felt to enter the sockets. The key point in "finding" the sockets is to keep the LED pins aligned on a "6 o'clock" line between the front and back of the tester—only a slight twist of the LED will prevent the pins from finding the sockets. (If the chassis is removed from the suitcase, the pins can be lined up visually.)

To replace the Power On indicator, the chassis must be removed from the suitcase. LED replacement is then a simple matter of unplugging and removing the old one, inserting the new one, and attaching the plug.


4.3 REMOVAL OF CHASSIS FROM SUITCASE

Once the tester chassis is removed from the suitcase, the suitcase is top heavy and becomes very unstable and unwieldy. Therefore, precautions should be made to support the suitcase before the chassis is removed. It is also desirable to remove all items from the storage compartment prior to chassis removal. Then perform the following steps:


- 1) Remove the six screws as noted in Figure 4-1.
- 2) Lift the front of the front panel slightly.
- 3) Slide front panel assembly toward you so that the panel overlaps the front of the suitcase.
- 4) Lift the rear of the front panel.
- 5) Slide the front panel to the rear and lift it out.

4.3.1 Replacement of Chassis


The front panel is replaced following the steps and pictures shown in Figure 4-1.




CHASSIS REMOVED FOR SERVICING FIGURE 4-2




ACCESS TO I/O LOGIC BOARD FIGURE 4-3



ACCESS TO DISPLAY & WRITE OSCILLATOR BOARDS
FIGURE 4-4



FULL PC BOARD ACCESS
FIGURE 4-5




TROUBLESHOOTING POSITION
FIGURE 4-6


4.4 ACCESS TO LOGIC BOARDS

Once the front panel has been removed from the suitcase, the PROCessor logic board is accessible, as shown in Figure 4-2. By removing the five screws marked "1" and "2" in Figure 4-2, access can be gained to the I/O logic board, as shown in Figure 4-3. Or, by leaving in the "1" screws and removing the two "2" screws and four "3" screws, both the DISPlay and Write OSCillator boards can be reached, shown in Figure 4-4. By removing all "1", "2", and "3" screws, both sides of the PROCessor and I/O logic boards can be reached, but in this case the tester must be stood on its edge, as shown in Figure 4-5. This is often the best troubleshooting configuration, because in addition to providing the best access to all logic boards, the front panel is also accessible for operating the switches and observing the LEDs, shown in Figure 4-6. The PROGRAM board may be inserted and the program actually run in all positions other than that shown in Figure 4-2. However, if the adapter cable is to be used, the position shown in Figures 4-5 and 4-6 is preferable. When reassembling, note that screws "1" and "3" are the same, but the "2" screws are a different size.

Figure 4-7 (next page) is presented as an aid to proper reassembly of boards and cables in the event cables have to be unplugged for servicing.

INTERNAL CABLE CONNECTIONS FIGURE 4-7





COORDINATE SYSTEM FIGURE 4-8

4.5 COMPONENT LOCATION

The schematics list a letter-number coordinate (eg, D15) which can be used to locate each particular component on a board. Figure 4-8 illustrates the coordinate system used. Letters are printed in the approximate center of the area they refer to, whereas numbers appear at the <u>beginning</u> of their respective area. Card assembly drawings in Section 5 also illustrate the location of the various components, as well as identifying IC chips by type number. Coordinates given for IC chips are the approximate location of pin no. 1.

The DISPlay board does not use the coordinate system because there are so few components mounted on it.

Pin no. 1 of each IC is easily identified from the bottom (solder) side of the board by its square solder pad. This lessens the chance of errors in counting pin numbers.

4.6 COMPONENT REPLACEMENT

No unusual techniques need be employed for component replacement. However, sometimes when component changes are made, certain precautions or procedures should be observed. The points listed in the following paragraphs should be studied before any components are replaced on the respective circuit board.

4.6.1 Processor Logic Board

The chip in the B20 position, a 9601 one-shot, contains the CLOCK O/S, the timing of which is quite critical. Whenever this chip is replaced, the length of the one-shot's pulse should be measured and timing components should be changed in order to bring the time within the 70 ns, +0, -3 ns range. Since the resistor value is quite large in relation to the capacitor value, small changes in the pulse length are much easier to obtain by swapping out the resistor.

The short duration of this pulse makes the one-shot very sensitive to changes in its timing components' values, and even to stray capacitance in the timing circuit. Therefore, a "chip clip" should never be used directly on the one-shot when its length is being checked because the clip introduces enough capacitance to the timing circuit to materially affect the pulse length. Instead the clip should be placed on a chip that receives the one-shot's output and the pulse length checked at B6-3, D20-2, or D20-11.

4.6.2 I/O Logic Board

The I/O Logic board contains two 9600 one-shot chips, A133 and B144. If either of these ICs or any of their timing components are replaced, their pulse lengths should be checked and corrections made in the timing circuitry if necessary. Since the resistor value is quite large in relation to the capacitor value, small changes in the pulse length are much easier to obtain by swapping out the resistor.

4.6.3 Write Oscillator Board

Should any components need replacing on the Write Oscillator board, it is recommended that all wires from the Test Points (5), the Write Frequency Selection switches (7), and the pushbuttons (2) be unsoldered. This allows the board to be completely removed for servicing. Wires should be unsoldered at the circuit board.

4.6.4 Display Board


There are only four components mounted on the Display board. Should it ever become necessary to replace one of these, it should only be necessary to remove one wire—the one connecting E31 to the pushbutton switches. Then, after the necessary screws are removed and the cables unplugged, the board can be rotated on the remaining wires to provide access to the top of the board.

4.7 POWER SUPPLY ADJUSTMENTS

There are only two power supply adjustments; output voltage and overvoltage cutoff. The output voltage must be adjusted to precisely 5.0 V and the overvoltage protector must be adjusted to "short out" the +5 V supply should it ever increase to approximately 6.5 volts due to some malfunction. Since the output voltage must be varied in order to properly check the overvoltage adjustment, the overvoltage protector must be adjusted first. The overvoltage adjustment is more easily accomplished using an ordinary voltmeter, whereas the output voltage adjustment requires a digital voltmeter because of its greater accuracy. Use this procedure.

- 1) Disconnect wires from power supply to Display board. Unplug Power-On LED. Leave the overvoltage protector connected.
- 2) Connect voltmeter to the output terminals.
- 3) Set overvoltage protector potentiometer (see Figure 4-9) fully counter-clockwise, then back 1/8 turn clockwise.
- 4) Turn on power. Monitor the output voltage. Turn the voltage adjusting potentiometer (Figure 4-9) clockwise slowly to increase the output voltage until it suddenly drops to almost zero. Note the point from which it drops: it should be approximately 6.5 + .2 V. If it is within this range, skip to step 8.
- 5) Turn off power. If the voltage cutoff point in the previous step was:
 - too low, turn the <u>OVP</u> pot 1/8 turn clockwise. too high, turn the <u>voltage</u> adjustment pot 1/8 turn counter-clockwise.
- 6) Turn on power. Adjust output voltage to 6.5 volts. Slowly turn the OVP pot counterclockwise until the output voltage drops. Turn off power.

- 7) Turn output voltage pot slightly counterclockwise (1/8 to 1/4 turn). Do not change setting of OVP pot. Turn on power. Slowly increase output voltage (turn pot clockwise) until output drops, again noting voltage at cutoff point. If the cutoff point is between 6.3 and 6.7 volts, go on to step 8. If not, return to step 5.
- 8) Turn off power. Connect digital voltmeter to output terminals. Turn voltage adjustment pot counterclockwise 1/4 to 1/2 turn. Turn on power. Adjust output to 5.0 volts, ± .1 volt.
- 9) Turn off power. Reconnect wires to Display board. Plug in Power-On indicator LED.
- 10) Recheck output voltage and adjust if necessary.



POWER SUPPLY ADJUSTING POTS
FIGURE 4-9

4.8 POWER SUPPLY TROUBLESHOOTING

If the proper power supply adjustments cannot be obtained using the foregoing procedure, there is probably a malfunction in the power supply. Figure 4-10 is supplied by Powertec to aid in troubleshooting the power supply.

TROUBLESHOOT CHECK VOLTAGE TEST POINTS SHOWN ON SCHEME	
FAILURE INDICATION:	CHECK:
1. HIGH INPUT CURRENT, BLOWS FUSES.	C1-C3 SHORTED. CR1-CR4 SHORTED.
2. POOR REGULATION, HIGH OUTPUT RIPPLE.	C1-C3 OPEN. CR1-CR4 OPEN. Q2 SHORTED. POSSIBLE OUTPUT OVERLOAD.
3. HIGH OUTPUT VOLTAGE AND RIPPLE, POOR REGULATION.	Q1, Q2 SHORTED. Q4 OPEN.
4. LOW OUTPUT VOLTAGE WITH EXCESSIVE RIPPLE.	C5 LEAKY CR1-CR4 OPEN Q3 SHORTED POSSIBLE OUTPUT OVERLOAD.
5. EXCESSIVE UNIT HEATING.	IMPROPER INPUT FREQUENCY OR VOLTAGE. POSSIBLE OUTPUT OVERLOAD. INADEQUATE VENTILATION. IMPROPER PRIMARY — SECONDARY TRANSFORMER TAP CONNECTION. (SEE SCHEMATIC)
OVP	UNIT
FAILURE INDICATION	CHECK
UNIT REMAINS SHORTED AFTER AN OVERVOLT- AGE CONDITION IS CORRECTED.	SCR1 SHORTED Q1 SHORTED CR2 SHORTED
UNIT REMAINS SHORTED AFTER ALL VOLTAGE IS REMOVED.	SCR1 SHORTED
3. UNIT TRIGGERS ERRATICALLY ON NOISE SPIKES OR TRANSIENTS.	C1 OPEN
4. UNIT FAILS TO TRIGGER.	SCR1 OPEN Q1 OPEN CR2 OPEN R5 OPEN C1 SHORTED

POWER SUPPLY TROUBLESHOOTING

FIGURE 4-10

AC INPUT: 105 TO 125 VAC, 57 TO 63 HZ OPERATING TEMPERATURE: SEE TABLE BELOW

SPECIFICATIONS:

NOTE: UNLESS OTHERWISE SPECIFIED

DC OUTPUT: 6 A. MAXIMUM


REGULATION: LINE + 0.25%, LOAD + 0.25%

METHOD.

OUTPUT RIPPLE: 1.5 MILLIVOLT RMS, 5 MV. PK-PK
OVERLOAD PROTECTION: UNIT IS PROTECTED FROM

OVERLOAD AND SHORT CIRCUIT USING THE CURRENT FOLDBACK


PERCENT OF FULL RATED LOAD AT TEMP.				
+ 40°C	+ 50°C	+ 60°C	+ 71°C	
100%	75%	50%	30%	



4.9 FRONT PANEL CONNECTOR

Figure 4-11 is included as an aid to locating pins on the front panel connector. It can also be used to locate I/O cable points when the I/O cable is plugged into the front panel.


When checking the tester output lines, bear in mind that these open-collector outputs are pulled up to +5 volts by circuitry within the device being tested--if no device is connected, these lines will not rise to +5 V when they are disabled. If a true representation of these lines is desired (for troubleshooting purposes) with no device connected, each line should be returned to +5V (connector pin r), through a 1k to 5k resistor, as it is being tested.



I/O CONNECTOR PIN LAYOUT FIGURE 4-11

Section 5


PARTS



FRONT PANEL

(Figure 5-2)


ITEM	PART NUMBER	DESCRIPTION
1	20908	Plate, Front Panel, silkscreened
2	70030-04	Screw, $6-32 \times 1/4$, Pan hd. (14)
3	20944	Clip (2)
4	10729-01	Switch, Pushbutton, SPDT (2)
5	10734-03	Cap, Pushbutton switch, Red
6	10734-05	Cap, Pushbutton switch, Yellow
7	10732-01	Indicator LED (45)
8	10579-01	Switch, toggle, SPDT (31)
9	10763	Switch, toggle, DPDT
10	20918	Grille, air inlet (2)
11	70029-04	Screw, 4-40 x 1/4, Pan hd. (4)



FIRST LEVEL HARDWARE

(Figure 5-3)

ITEM	PART NUMBER	DESCRIPTION
1	21037	PROC Logic board assy. (Figure 5-12)
2	21035	I/O Logic board assy. (Figure 5-13)
3	21033	DISP board assy. (Figure 5-15)
4	21031	WOSC board assy. (Figure 5-14)
5	20904	Power supply assy. (Figures 5-7, 5-8, 5-9)
6	21047-01	Cable, P1
7	21047-02	Cable, P4, P5
8	70409-23	Standoff, $1/4 \times 1-7/16$, $6-32$ thd. (4)
9	70409-21	Standoff, $1/4 \times 1-5/16$, $6-32$ thd. (3)
10	70409-12	Standoff, $1/4 \times 3/4$, 6-32 thd. (2)
11	70409-10	Standoff, $1/4 \times 5/8$, 6-32 thd. (4)
12	70030-04	Screw, $6-32 \times 1/4$, Pan hd. (13)
13	70029-10	Screw, $4-40 \times 5/8$, Pan hd. (2)
14	70029-04	Screw, $4-40$, x $1/4$, Pan hd. (12)
15	10553	Insulator, #6 x .003 (4). Mount between PC board and standoff on DISPlay board (early production units only).




FIRST LEVEL HARDWARE FIGURE 5-3

SECOND LEVEL HARDWARE

(Figure 5-4)


PART	
NUMBER	DESCRIPTION
20911	Bracket, Connector Locking, (five 34-position plugs)
70027-03	Screw, $2-56 \times 3/16$ Pan hd. (3)
70169-02	Flat Washer, #2 (3)
10514-10	Ring Terminal, crimped, 14/16 AWG, for #4 stud (18 total)
Not available separately	Wire, #14 AWG (A/R)
10538-01	Wire Tie (3)
10730-02	Jack, yellow (4)
10730-01	Jack, black
	NUMBER 20911 70027-03 70169-02 10514-10 Not available separately 10538-01 10730-02



THIRD LEVEL HARDWARE

(Figure 5-5)

	PART	
ITEM	NUMBER	DESCRIPTION
1	20916	Bracket, PRGM board
2	10724-01	Card Guide, Snap-in, 2-1/2" (2)
3	209 °	Shield, PRGM board
4	700 -04	Screw, $4-40 \times 1/4 \text{ Pan hd.}$ (4) (2 mount 20916
		Bracket to front panel; 2 mount 20941 Shield
		to front panel.)
5	20913	Shield, flat cable
6	70029-04	Screw, 4-40 x 1/4 Pan hd. (2)
7	20912	Support, flat cable shield
8	70029-04	Screw, 4-40 x 1/4 Pan hd. (2) (To mount 20912
		support to front panel.)
9	20910	Bracket, Connector locking (two 34-position plugs)
10	70027-03	Screw, 2-56 x 3/16 Pan hd. (2)
11	70169-02	Flat washer, #2 (2)
12	10514-10	Ring Terminal, crimped, 14/16 AWG, for #4 stud (18 total)
13	Not available	Wire, #14 AWG (A/R)
	separately	
14	10538-01	Wire Tie (2)
15	70030-04	Screw, $6-32 \times 1/4 \text{ Pan hd.}$ (3)



THIRD LEVEL HARDWARE
FIGURE 5-5

AC COMPONENTS

(Figure 5-6)

	PART	
ITEM	NUMBER	DESCRIPTION
_		
1	10638-01	Power Cord
2	10608-01	Strain Relief
3	10705	Fuse Holder
4	10745-01	Fuse, 1 amp Slo-blo, 3AG
5	20919	Bracket, Fan mounting
6	20942	Gasket, PRGM board shield, $2-1/4 \times 4-3/8 \times 1/8$
		Neoprene
7	70029-06	Screw, 4-40 x 3/8 Pan hd.
8	70425-04	Star washer, #4, int star
9	10616-04	Terminal
10	70168-04	Lockwasher, #4
11	70166-04	Hex Nut, 4-40
12	10538-01	Wire Tie
13	10732-01	Indicator LED
14	10702	Washer, Indicator
15	10700	Clip, Indicator mounting
16	10701	Socket, Indicator
17	10763	Switch, Power, DPDT
18	See Fig. 5-7	Power Transistor Q1 & Q2
19	70030-06	Screw, 6-32 x 3/8 Pan hd. (10)
20	10611-01	Fan
21	Not available	Screen, Fan, 29 ga. aluminum wire,
	separately	#15 mesh
22	70168-06	Lockwasher, #6 (4)
23	70166-66	Nut, $6-32 \times 1/4 \text{ Hex } (4)$






FIGURE 5-6



POWER SUPPLY COMPONENTS
FIGURE 5-7



OVERVOLTAGE PROTECTOR
FIGURE 5-8

ITEM	PART NUMBER	DESCRIPTION
1	20904	Heatsink/Power Supply Assy.
		(Includes items 2 through 9)
2	20921	Heatsink
3	70456	Power Supply, Powertec Model 2C5-6
		(Includes Regulator board, Transformer,
		Power Transistors, and Diodes)
		For parts breakdown, refer to Figure 5-7.
4	70457	Overvoltage Protector, Powertec Model OVP-1
		For parts breakdown, refer to Figure 5-8.
5	70031-32	Screw, $8-32 \times 2 (4)$
6	70169-08	Flatwasher, #8 (12)
7	70168-08	Lockwasher, #8 (4)
8	70166-08	Hex nut, 8-32 (4)
9	70029-04	Screw, 4-40 x 1/4 Pan hd. (4)
10	20922	Transformer shield
11	70031-06	Screw, 8-32 x $3/8$ (6)





FIGURE 5-9

STORAGE COMPARTMENT DOOR ASSEMBLY

(Figure 5-10)

ITEM	PART NUMBER	DESCRIPTION
1	20903	Storage Compartment Cover Assy., complete
f 2	20928	Door, Storage Compartment
3	20927	Hinge, Storage Compartment
4	70030-06	Screw, $6-32 \times 3/8$, pan hd. (10)
5	20925	Nut Plate, Storage Compartment Hinge (2)
6	20929	Cover, Storage Compartment
7	20935	Bracket, Cable, Storage Compartment Door
8	70030-08	Screw, $6-32$, x $1/2$, pan hd. (2)
9	70450	Latch, Snapslide Fastener (2)
10	70451	Guide, Snapslide Fastener (2)
11	70452-05	Rivet, Snapslide Fastener (2)
12	70454	Spring Washer, Snapslide Fastener (2)
13	20907	Bracket Assy., PRGM Board Storage (3) (Includes items 14-17)
14	20926	Bracket, PRGM Board Storage (3)
15	20923	Insulation, PRGM Board Storage (3)
16	10724-04	Card Guide, Snap-in, 4-1/2" (6)
17	20967	Gasket, PRGM Board Bracket (6)
18	70029-05	Screw, $4-40 \times 5/16$, pan hd. (12)
19	70414-01	Screw Assy., Spring-Ejected (3) (Includes screw, spring, washer, and standoff.)




STORAGE COMPARTMENT DOOR ASSEMBLY

FIGURE 5-10

SUITCASE ASSEMBLY

(Figure 5-11)

	PART	
ITEM	NUMBER	DESCRIPTION
1	20902	Suitcase Assy., complete
2	20909	Suitcase
3	70453-05	Stud, Snapslide Fastener (2)
4	20937	Spacer (2)
5	70168-13	Lockwasher, $1/4''$ (2)
6	70455	Nut, hex, $1/4-28$ (2)
7	20931	Bracket (2)
8	Not Available	$6-32 \times 1/4$ Phillips hd. screw (4)
	Separately	(Part of item #2.)
. 9	70412-02	Rivet (6)
10	20939	Bracket (3)
11	70411-01	Nut, Floating, 6-32 (9)
12	70412-04	Rivet (2)
13	20915	Bracket (6)
14	70412-03	Rivet (10)
15	20914	Bracket, Support (not visible)
16	20924	Insulation, Neoprene Sponge, 16-3/4 x 7-1/2 x . 060"
17	20930-04	Gasket, Neoprene Sponge, $3/16 \times 5/16 \times 8-7/8$ " long (Cut as needed for shorter lengths.)
18	Not Available Separately	Cover Stop, (Part of item #2)
19	20946	Cable Assy.
20	70030-06	Screw, $6-32 \times 3/8$, Pan hd.
21	70168-06	Lockwasher, #6 (2)
22	70166-06	Nut, hex 6-32 (2)



PROCESSOR LOGIC BOARD (PROC)

HARDWARE:

ITEM	PART NUMBER	DESCRIPTION
1	70175-09	Standoff, $1/4$ dia x $1/8$ high, $4-40$ int thd (4)
2	70168-04	Lockwasher, #4 (4)
3	70029-04	Screw, $4-40 \times 1/4 \text{ pan hd } (4)$
4	10757	Terminal, miniature feed-through (3)
5	10500	Terminal, miniature turret type (3)
6	10731-01	Connector, P7
7	21046-01	Cable assy, flat, 3.2" long, P2 & P3 (2)
8	21046-02	Cable assy, flat, 5.6" long, P6

INTEGRATED CIRCUITS:

	PART	
LOCATION	NUMBER	DESCRIPTION

B144	10307	74H00 quad 2-input NAND
D20, D144	10135	7402 quad 2-input NOR
A20, E131	10136	7404 Hexinverter
A131, B131, F104	10324	74S04 Hexinverter
D131	10119	7408 quad 2-input AND
E6, E144	10302	7432 quad 2-input OR
D6	10146	7442 1-of-10 Decoder
B6, F131	10139	7474 dual D-type Flip-flop
D75, D90, E75,	10333	8214 dual 4-input Multiplexer, Tri-State
E90, F75, F90		
B33, B47, B61	10334	8599 64-bit RAM, Tri-state
F117	10152	9312 8-input Multiplexer
B20	10159	9601 one-shot
B104	10157	74157/9322 quad 2-input Multiplexer
B75, B90, D104	10335	74161/9316 synchronous 4-bit Counter
D117, E20, E33, E47,	10336	74174 hex D-type Flip-flop
E61, E104, E117		
D33, D47, D61	10337	74175 quad D-type Flip-flop
A30, A45, A59	10338	74181 ALU
A74, A143	10150	74195/9300 4-bit Shift Register
B117	21073	DMP-3 ROM

RESISTORS: (All 5%, 1/4 Watt)

LOCATION	PART NUMBER	DESCRIPTION
A127, A128, A129,	10022-33	330 Ω
A138, A139, A140,		
B127, B128, B129,		
B138, B139, B140		
B114, B115, B116, B126	10022-43	430 Ω
D115, D116, D127, D128	·	
F129	10022-62	620 Ω
A19, A23, B14, B16, B18,	10023-10	1K
F86, F112, F126, F127, F128		
A21, A22	10023-18	1.8K
B25	10023-75	7.5K


CAPACITORS:

	PART	
LOCATION	NUMBER	DESCRIPTION

B26	10061-10	10 pf, Mica, 500V
A24	10062-20	200 pf, Mica, 500V
A18, A43, A149, B28, B59,	10094-10	.01 \mu f, Ceramic, 25V
B102, D18, D59, D101, E18,		
E59, E101, F142		
A138, B31, D30, D139,	10077-39	$39\mu\mathrm{f}$, Tantalum electrolytic , $10\mathrm{V}$
E17, E139, F17, F139		

MISCELLANEOUS:

LOCATION	PART NUMBER	DESCRIPTION
A16	10449	Crystal, 5.000 MHz



HARDWARE:

ITEM	PART NUMBER	DESCRIPTION
1	70175-09	Standoff, 1/4 dia x 1/8 high, 4-40 int thd (4)
2	70168-04	Lockwasher, #4 (4)
3	70029-04	Screw, 4-40 x 1/4 pan hd (4)
4	10757	Terminal, miniature feed-through (3)
5	10641	Post Connector (170)
6	16577-02	Standoff, 7/16 high, 2-56 int thd (3)

INTEGRATED CIRCUITS:

LOCATIO	NO

PART NUMBER

DESCRIPTION

		
E90, E104, E117, F90,	10132	858 DTL quad 2-input NAND
F104, F117		
A60, A146, D6, F47	10134	7400 quad 2-input NAND
E6	10135	7402 quad 2-input NOR
B60, B144, D90, D104,	10136	7404 Hexinverter
D117, D131, E131		
A74	10125	7420 dual 4-input NAND
B6	10344	74S20 dual 4-input NAND
F6, F131	10302	7432 quad 2-input OR
B104, B117	10139	7474 dual D-type Flip-flop
B90	10349	74S74 dual D-type Flip-flop
B75	10138	7476 dual J-K Flip-flop
D60, D75, E60,	10333	8214 dual 4-input Multiplexer, Tri-state
E75, F60, F75		
B131	10153	9314 4-bit Dual Mode Latch
A6	10156	9321 dual 1-of-4 Decoder
A20, A33, A47	10339	9334 8-bit Addressable Latch
A133, D144	10340	9600 One-shot
E20, F20	10336	74174 hex D-type Flip-flop
B20, B33, B47, D20, D33,	10150	74195/9300 4-bit Shift Register
D47, E33, E47, F33		

RESISTORS: (All 5% 1/4 Watt unless otherwise specified)


LOCATION	PART NUMBER	DESCRIPTION
D99, D129	10021-82	82 Ω
B95, B127, B147, D85-88,	10022-15	150 Ω
D97, D98, D100-102,		
D112-116, D125-128, D138,		
D139		
B74, B116, B129, E111	10023-10	1K
E146	10023-51	5.1K
A134	10004-23	16.9K, 1% 1/8 Watt
A100, A143	10022-51	510 Ω

CAPACITORS:

LOCATION	PART NUMBER	DESCRIPTION
E145	10061-10	10 pf, 500V
A135	10062-15	150 pf, 5%, 500V
D145	10077-10	$10\mu\mathrm{f}$, $20\mathrm{V}$
B15, B142, D15, D142, E14, E142, F14, F140	10077-39	$39\mu\mathrm{f}$, $10\mathrm{V}$
A17, B17, B141, D17, D141, E17, E141, F17, F141	10094-10	$.01\mu\mathrm{f}$, Ceramic, 25V

MISCELLANEOUS:

LOCATION	PART NUMBER	DESCRIPTION
B145, B146	10101	A14F Diode



HARDWARE:

ITEM	PART NUMBER	DESCRIPTION
1	70175-09	Standoff, $1/4$ dia x $1/8$ high, $4-40$ int thd (2)
2	70168-04	Lockwasher, #4 (2)
3	70029-04	Screw, $4-40 \times 1/4 \text{ pan hd } (2)$
4	10641	Post Connector (68)
5	70410-11	Standoff, $1/4$ dia x $11/16$ high, $6-32$ int thd (4)
6	20920	Bracket
7	10667-02	Connector (P8), female, Winchester MRAC 50 SJ6
8	10583-02	Socket contact (50)
9	Not Available Separately	Guide pin, connector (P8) (Part of item #7)

INTEGRATED CIRCUITS:

LOCATION	PART NUMBER	DESCRIPTION
B74	10132	858 DTL quad 2-input NAND
B142	10134	7400 quad 2-input NAND
B132	101399	7474 dual D-type flip-flop

RESISTORS: (All 5%, 1/4 Watt)


LOCATION	PART NUMBER	DESCRIPTION
A78, A82	10021-10	10 Ω
B122	10022-33	330 Ω
A83	10022-50	500Ω
B69, B78	10022-51	510Ω
B71, B76, B123,	10023-10	1K
B128, B129, B130		
A77		
B117	10023-33	3.3K
B116	10025-47	470K

CAPACITORS:

LOCATION	PART NUMBER	DESCRIPTION
B114, B112	10061-20	20pf, 500V
B124	10070-10	$.001{}^{\mu}{ m f}$, $200{ m V}$
B72	10094-10	$.01 \mu m f$, Ceramic, $25 m V$
A79, A81, B82	10077-39	39 μf, 10V


MISCELLANEOUS:


LOCATION	PART NUMBER	DESCRIPTION			
B118	10327	Transistor, MPS2369			
B119	10328	Transistor, MPS 3640			
A144	10450	Crystal, 5.760 MHz			
A134	10202-06	Crystal, 6.248 MHz			
A124	10451	Crystal, 10.163 MHz			




DISPLAY BOARD (DISP)

ITEM	PART NUMBER	DESCRIPTION
1	70175-09	Standoff, 1/4 dia x 1/8 high, 4-40 int thd (2)
2	70168-04	Lockwasher, #4 (2)
3	70029-04	Screw, 4-40 x 1/4 pan hd (2)
4	10641	Post connector (68)
5	16577-02	Standoff, 7/16 high, 2-56 int thd (2)
6	10592	Jack, closed entry (88)
7	10322	Integrated circuit (U1), 836 hexinverter
8	10095-01	Capacitor (C1), $.1\mu f$, $10V$
9	10023-10	Resistor (R1, R2), 1K, 5%, 1/4 Watt






DISPLAY BOARD FIGURE 5-15



PROGRAM BOARD (PRGM)


	PART	
ITEM	NUMBER	DESCRIPTION
1	21039	PRGM board, complete, less ROMs
2	21038	Circuit board, less components
3	10733-01	Indicator (LED), type MV-55 (10)
4	10022-51	Resistor (B27-B32, D27-D32),
		510 Ω , 5%, 1/4 Watt (12)
5	10023-33	Resistor (B33-B37, D33-D37),
		3.3K, 5%, 1/4 Watt (10)
6	10786	IC socket (9)
7	10095-01	Capacitor (A4, A12, A20), $.1\mu f$, 10V (3)

FOR PART NUMBERS OF ROMS SEE APPLICABLE PROGRAM MANUAL



J	K	4	DIMENSIONS ARE IN INCHES UNLESS OTHERWISE SPECIFIED	Green	DATE 11.16.72							_
G	н	=	TOLERANCES ARE	CHECKED	111016				ystems		orpo	iate
E	F		INEAR ± ANGULAR ±		-		<u> </u>		fornia 94545			····
<u> </u>	D	—— ['	MATERIAL	ENGR	7/5/22	[ASS	SEM	IBL	Υ			
<u> </u>				Komenson	7/5/73	PGN	1 E	BOAR	<u> </u>			
A	В		IEAT TREAT	MFG		SCALE 2		SHE	-	-	тот ви	4
	REVISIONS			-	1		0 1	┪				
FIRST USEC)		INISH		INFORMATION. OR USE PROHIB		ED	SIZE C	210) E	39	

Section 6
LOGIC DIAGRAMS & SCHEMATICS



LOGIC DIAGRAM NOTATION

FIGURE 6-1

Section 6

LOGIC DIAGRAMS & SCHEMATICS

6.1 LOGIC DIAGRAM NOTATION

The various types of notation used on the logic diagrams are illustrated in Figure 6-1. All of the information contained in the logic diagrams, as well as the special diagramming techniques used, are explained in sample form.

6.2 INTEGRATED CIRCUITS

Figure 6-2 lists all of the integrated circuits used in the Model 500, along with Diablo part numbers and a "where used" list. The following twelve pages contain logic symbols, truth tables, and other information pertaining to the individual chips.

6.3 DIAGRAMS & SCHEMATICS

The logic diagrams and schematics will be found at the end of this manual, following the integrated circuit section, which ends on page 6-13. The diagrams are arranged in the following sequence.

Processor Logic board (PROC), 7 pages I/O Logic board (I/O), 7 pages Write Oscillator board (WOSC), 1 page Display board (DISP), 2 pages Program board (PRGM), 2 pages Power Supply & DC Power Distribution, 1 page

PC board assembly drawings will be found at the end of Section 5.

		WHERE USED			DIABLO
TYPE	DESCRIPTION	PROC	I/O	WOSC	PART NUMBER
858	DTL Quad 2-input NAND Power Gate, O.C.		_	-	10100
7400	TTL Quad 2-input NAND Power Gate, O.C.		6	1	10132
74H00	TTL Quad 2-input NAND TTL Quad 2-input NAND Hi-speed		4	1	10134
7402	TTL Quad 2-input NAND HI-speed TTL Quad 2-input NOR	1	_		10307
836	DTL Hexinverter	2	1 -	YGD 1 1	10135
7404	TTL Hexinverter			DISP bd)	10322
74S04		2	7		10136
7408	TTL Hexinverter, Schottky TTL Quad 2-input AND	3			10324
7420	•	1	مد		10119
74S20	TTL Dual 4-input NAND		1		10125
7432	TTL Dual 4-input NAND, Schottky		1		10344
	TTL Quad 2-input OR	2	2		10302
7442	TTL 1-of-10 Decoder	1			10146
7474 7476	TTL Dual D F/F	2	3	1	10139
1	TTL Dual J-K Master-Slave F/F		1		10138
74157/	WW. O. 10 : 4 35 10 1				
9322	TTL Quad 2-input Multiplexer	1			10157
74161/	mmr 414 g 1 1	_			
9316	TTL 4-bit Synchronous Binary Counter	3	_		10335
74174	TTL Hex D Latch	7	2		10336
74175	TTL Quad D Latch	3			10337
74181	TTL Arithmetic/Logical Unit	3			1033 8
74195/					
9300	TTL 4-bit Shift Register	2	9		10150
8214	TTL Dual 4-input Multiplexer, Tri-state	6	6		10333
8599	TTL 16 x 4-bit RAM, Tri-state	3			10334
9312	TTL 8-input Multiplexer	1			10152
9314	TTL 4-bit Dual-Mode Latch		1		10153
9321	TTL-Dual 1-of-4 Decoder		1		10156
9334	TTL 8-bit Addressable Latch		3		10339
9600	TTL Retriggerable O/S		2		10340
9601	TTL Retriggerable O/S	1			10159
DMP3	32 x 8-bit Read Only Memory	1			21073
				i	

PROGRAM BOARD

Typical Unprogrammed PROMs


(Refer to individual Program Manual for Diablo part numbers.)

MM 6300/ HPROM-1024A	256 x 4-Bit Programmable Read Only Memory
MM 6305 HPROM-2048A	512 x 4-Bit Programmable Read Only Memory

LIST OF INTEGRATED CIRCUITS

FIGURE 6-2

6-1




The 74H00 has a slightly shorter propagation delay than the 7400, especially in the low-to-high transition of the output. It also has higher output current.


Truth Table

Logic Symbol	Alternate Symbol	<u>Truth Table</u>
$ \frac{1}{2} \underbrace{) \frac{3}{10}}_{10} \underbrace{) \frac{8}{8}}_{10} \underbrace{) \frac{4}{5}}_{10} \underbrace{) \frac{6}{13}}_{10} \underbrace{) \frac{11}{11}}_{11} Y $	A — Y	A B Y L L H H L H L H H L H
TTL Quad 2-input NOR	Part No. 10135	Type 7402
Logic Symbol	Alternate Symbol	Truth Table
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	A — Y	A B Y L L H H L L L H L H L

DTL Hexinverter	Part No. 10322	Type 836
TTL Hexinverter	Part No. 10136	Type 7404
TTL Hexinverter, Schottky	Part No. 10324	Type 74S04

The 74S04 has propagation delays of 1/2 to 1/4 that of the 7404





Type 7420

TTL BCD-To-Decimal Decoder Part No. 10146

Type 7442


TTL Dual 4-input NAND, Schottky

Part No. 10344

Type 74S20

The 74S20 has a propagation delay of 1/2 to 1/4 that of the 7420. The 74S20 has a more nearly symmetrical propagation delay in both directions.


Logic Symbol



Pins 38 II not used

Alternate Symbol

VCC-14, GND-7



Truth Table


L L L H H L L H H L H H H L H H H L H H H H H H H H H H H	1	В	C	D	Y
L L H L H L H H L H H L H H H L H H H H H H H H H H L H H H H L H H H H L H H H H L H H H H L H H		L	\mathbf{L}	L	Н
L L H H H L H H L H H L H H H H H H H H H H H H L H H H L H H H L H H H H H H H H H H H H H H H H H H		L	\mathbf{L}	Н	Η
L H L H H L H L H H L H H H H L H H H H H L L H H H L H H H H H L H H H H H H H H H H H H		L	Н	\mathbf{L}	Н
H L H H H L H H H L H H H L H H H L H H H L H H H L H H H L H H H H L H H H H H L H		L	Н	Н	Н
H H L H L H L H L L L H H L L H H H L H H H L H H H L H H H H L H	٦	Η	\mathbf{L}	\mathbf{L}	Н
H H H H H L L H H L H H H L H H H L H H H H H H	_	Н	\mathbf{L}	Н	Н
H L L L H H L H H H L H H H L H H H H H H	_	Н	Н	L	Η
H L L H H H L H H H L H H H H L H	٦	Н	Н	Н	Н
H L H L H H L H H H H L H H H H L H H	I	${f L}$	\mathbf{L}	${f L}$	Н
H L H H H H H L H H H H L H H	I	L	\mathbf{L}	Н	Н
H H L L H H H L H H	I	L	Н	\mathbf{L}	Η
н L н н н н L н	I	L	Н	Н	Η
н н н г н	I	H	\mathbf{L}	\mathbf{L}	Η
- 1 1 1 1	I	Н	L	Н	Η
н н н г	Ι	Н	Н	\mathbf{L}	Н
	I	Н	Н	Н	Γ


TTL Quad 2-input OR

Part No. 10302


Type 7432

Logic Symbol






Alternate Symbol



Truth Table

A	В	Y
L	L	L
L	H	Н
Н	L	H
Н	н	Н

Logic Symbol



VCC = 16 GND = 8

A1-A8 = Binary address input 0-9 = Decimal output

Loading:

Inputs 1 Unit Load Outputs 10 Unit Loads

Truth Table

A_8	A_4	A_2	$^{\mathrm{A}_{1}}$	0	1	2	3	4	5	6	7	8	9
0	0	0	0	0	1	1	1	1	1	1	1	1	1
0	0	0	1	1	0	1	1	1	1	1	1	1	1
0	0	1	0	1	1	0	1	1	1	1	1	1	1
0	0	1	1	1	1	1	0	1	1	1	1	1	1
0	1	0	0	1	1	1	1	0	1	1	1	1	1
0	1	0	1	1	1	1	1	1	0	1	1	1	1
0	1	1	0	1	1	1	1	1	1	0	1	1	1
0	1	1	1	1	1	1	1	1	1	1	0	1	1
1	0	0	0	1	1	1	1	1	1	1	1	0	1
1	0	0	1	1	1	1	1	1	1	1	1	1	0
1	0	1	0	1	1	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1	1	1	1	1
1	1	0	0	1	1	1	1	1	1	1	1	1	1
1	1	0	1	1	1	1	1	1	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1

TTL Dual D Flip-flop

Part No. 10139

Type 7474

TTL Dual J-K Master-Slave Flip-flop

Logic Symbol

Part No. 10138


Note that VCC and GND connections to this device are non-standard.


Type 7476


The 7474 contains two D-type edge-triggered flip-flops with direct preset and clear inputs. A low level on the preset or clear input will set or reset the flip-flop, respectively, regardless of other input conditions. When both the preset and clear are high, the logic level on D is transferred to Q on the positive-going edge of the clock.

Logic Symbol









P = Preset input

VCC-14 GND-7

D = Data input

CLK = Clock input

C = Clear input


 $Q, \overline{Q} = Data outputs$

Loading:

C, CLK 2 Unit Loads
D, P 1 Unit Load
Outputs 10 Unit Loads

less of other input conditions. When both the preset and clear are high, the logic level on D is transferred to Q on the positive-going edge of the clock.

Timing Waveforms




VCC-5 GND-13

Loading:

P, C, CLK 2 Unit Loads
J, K 1 Unit Load
Outputs 10 Unit Loads

Timing Waveform



- I. Isolate slave from master
- 2. Enable entry of data from J and K inputs to master
- 3. Disable entry of data from J and K inputs
- 4. Transfer information from master to slave

P = Preset input

J, K = Data inputs

CLK = CLock input

C = CLear inputs

Q, Q = Data outputs

Logic Symbol

13	4B 4A	4Y	12
10	3 B 3 A	3Y	9
<u>6</u> 5	2B 2A	2 Y	7
2	IB IA	IY:	4
1 15 O	SEL Ena		·

VCC-16, GND-8

Loading:

Inputs 1 Unit Load Outputs 10 Unit Loads

Truth Table

	INPUTS						
ENA	SELECT	A	В	Y			
Н	X	X	X	L			
L	${f L}$	L	X	L			
L	L	Н	X	H			
L	Н	X	${f L}$	L			
L	Н	X	H	H			


H = high level, L = low level,
X = irrelevant

LA-4A = No I data inputs
IB-4B = No 2 data inputs
SEL = Select No.I or No.2 inputs
ENA = Low active Enable inputs
IY-4Y = Data outputs

All flip-flops in this chip are clocked simultaneously, so all output changes occur simultaneously. A low on the Clear input overrides all other inputs and drives all outputs low.


Logic Symbol

TTL 4-bit Synchronous Binary Counter



VCC-16 GND-8

Timing Waveforms



1,2,4,8 = Data parallel inputs

CLK = Clock input, clocks both loading and counting.

LOAD = Low active parallel-load input

EN-P, EN-T = Load and count enable

C = Clear input

CRY = Carry output

1,2,4,8 = Parallel data outputs

1. Clear outputs to zero

2. Preset to binary twelve

3. Count to thirteen, fourteen, fifteen, zero, one, and two.

4. Inhibit

Loading:

CLK, EN-T 2 Unit Loads
All other inputs 1 Unit Load
Outputs 10 Unit Loads


TTL Hex D Latch

Part No. 10336

Type 74174

All flip-flops in this chip are clocked or cleared simultaneously. A low on the clear input overrides all other inputs.

Logic Symbol



Inputs 1 Unit Load Outputs 10 Unit Loads

<u>Truth Table</u> (Each Flip-flop)

NPUT	OUTPUT	
CLK	D	Q
Х	X	Н
A	H	Н
À	L	L
Ĺ	X	Q_0
	CLK X	X X H L

H = High level


L = Low level

X = Irrelevant

Transition from low to high level

Q₀ = The level of Q before the indicated input conditions were established. All flip-flops in this chip are clocked or cleared simultaneously. A low on the clear input overrides all other inputs.

Logic Symbol



Truth Table
(Each Flip-flop)

INPUTS			OUTI	PUTS
С	CLK	D	Q	IQ
L	X	X.	Н	L
H	♦	H	H	L
H	∔	L	L	н Б
H	Ĺ	X	Q_0	\bar{Q}_0

H = High level

L = Low level

X = Irrelevant

= Transition from low to high level

Q₀= The level of Q before the indicated input conditions were established.

Loading:

Inputs 1 Unit Load Outputs 10 Unit Loads

Logic Symbol

Function Tables

Part No. 10338

	16	
امر	CRY OUT	
19 21 23	A3 A2	
23	AI	
18	AØ B3 F3	13
20	B2 F2 B1 F1	11 10 9
	BØ FØ	9
8	AM	14 A = B
3 4 5	AS3 AS2	15 17 Y
- 5	ASI	1 Y
9	ASØ	
	CRY IN	
	7	
,	VCC-24,6	SND-12

SE	LEC	TIC	N		LOW = ACTIVE DATA				
				AM = H	AM = L : ARITHMENT ARTICLE A	METIC OPERATIONS			
A S 3	A S 2	A S 1	A S 0	LOGIC FUNCTIONS	$CRY\ IN = 0 = L$	CRY IN = 1 = H			
	L L H H L L L H H	L H H L L H H L L H	L H L H L H L H L H L	$F = \overline{A}$ $F = \overline{AB}$ $F = \overline{A} + B$ $F = 1$ $F = \overline{A} + \overline{B}$ $F = A + \overline{B}$ $F = A + \overline{B}$ $F = A + B$ $F = A $	F = A MINUS 1 $F = AB MINUS 1$ $F = AB MINUS 1$ $F = MINUS 1 (2's COMP)$ $F = A PLUS (A + B)$ $F = AB PLUS (A + B)$ $F = A MINUS B MINUS 1$ $F = A + B$ $F = A PLUS (A + B)$ $F = A PLUS B$ $F = AB PLUS (A + B)$ $F = A B$ $F = A B PLUS (A + B)$ $F = A B PLUS A*$ $F = AB PLUS A$	F = A $F = AB$ $F = AB$ $F = ZERO$ $F = A PLUS (A + B) PLUS 1$ $F = AB PLUS (A + B) PLUS 1$ $F = A MINUS B$ $F = (A + B) PLUS 1$ $F = A PLUS (A + B) PLUS 1$ $F = A PLUS (A + B) PLUS 1$ $F = A PLUS B PLUS 1$ $F = AB PLUS (A + B) PLUS 1$ $F = AB PLUS A PLUS 1$			
H	H	H	H	F = A	F = A	F = A PLUS 1			

SELECTION		HIGH = A	CTIVE DATA				
	AM = H	AM = L : ARITHI	METIC OPERATIONS				
A A A A A S S S S 3 2 1 0	LOGIC FUNCTIONS	CRY IN = 0 = H	CRY IN = 1 = L				
L L L L L L L H	$F = \overline{A}$ $F = \overline{A + B}$	F = A F = A + B	F = A PLUS 1 F = (A + B) PLUS 1				
LLHL	$F = \overline{A}B$ $F = 0$	$F = A + \overline{B}$ $F = MINUS 1 (2's COMP)$	$F = (A + \overline{B}) \text{ PLUS } 1$ F = ZERO				
LHLL	$F = \overline{AB}$ $F = \overline{B}$	F = A PLUS AB F = (A + B) PLUS AB	F = A PLUS AB PLUS 1 F = (A + B) PLUS AB PLUS 1				
	$F = A \oplus B$ $F = A \overline{B}$	$F = A \text{ MINUS B MINUS 1}$ $F = A\overline{B} \text{ MINUS 1}$	$F = A \text{ MINUS B}$ $F = A\overline{B}$				
H L L L	$F = \overline{A} + B$	F = A PLUS AB	F = A PLUS AB PLUS 1				
H L L H H L H L	$F = \overline{A + B}$ $F = B$	$F = A PLUS B$ $F = (A + \overline{B}) PLUS AB$	F = A PLUS B PLUS 1 $F = (A + \overline{B}) PLUS AB PLUS 1$				
H L H H H H L L	F = AB F = 1	F = AB MINUS 1 F = A PLUS A*	F = AB F = A PLUS A PLUS 1				
H H L H	$F = A + \overline{B}$ $F = A + B$	F = (A + B) PLUS A $F = (A + B) PLUS A$	F = (A + B) PLUS A PLUS 1 $F = (A + B) PLUS A PLUS 1$				
н н н н	F = A	F = A MINUS 1	F = A				

*Each bit is shifted to the next more significant position.

AM = ALU Mode

High = Logic

74182 Look-Ahead Carry Generator

Low = Arithmetic

= ALU Select Inputs ASØ-AS3 Loading: $A\emptyset -A3$ = A-Factor Inputs Inputs BØ −B3 = B-Factor Inputs 1 Unit Load Mode CRY IN = Carry Input 3 Unit Loads Any A or B CRY OUT = Carry Output 4 Unit Loads Any AS = Data Outputs FØ-F35 Unit Loads Carry In = High If A = BA = BOutputs Low If $A \neq B$ ALL 10 Unit Loads = Used Only In Conjunction with X & Y

Data can be loaded into this register either serially or in parallel. When Parallel Enable (PE) is low, parallel data is loaded into the flip-flops on every positive-going clock. When PE is high, data is shifted from the J and \overline{K} inputs to flip-flop A, and from A to B, B to C, and C to D, at each positive-going clock transition. A low on the Clear (C) input overrides all other controls.

Logic Symbol

D 7 D Q (D) 12

Q (D) 11

C 6 D Q (C) 13

B 5 D Q (B) 14

A 4 D Q (A) 15

PE CLK

2 J K

- Q C

VCC-16, GND-8

Truth Table

Inputs at J	t <u>n</u> K	QA	Outpu QB	its at t QC	n + 1 QD	$\overline{ m QD}$
L L H	H L H	QA _n L H	QA _n QA _n QA _n	$egin{array}{l} \mathrm{QB}_n \\ \mathrm{QB}_n \\ \mathrm{QB}_n \\ \mathrm{QB}_n \end{array}$	$\begin{array}{c} \mathrm{QC}_n \\ \mathrm{QC}_n \\ \mathrm{QC}_n \\ \mathrm{QC}_n \end{array}$	$\frac{\overline{\mathrm{QC_n}}}{\overline{\mathrm{QC_n}}}$

H = High level L = Low level

output

= Bit time before clock pulse

 t_{n+1} = Bit time after clock pulse

 $\overline{QA_n}$ = State of QA at t_n

Pin Names PE


A,B,C,D J K CLK C

C QA,QB,QC,QD

	Active
Parallel Enable	Low
Parallel inputs	High
First Stage J input	High
First Stage K input	Low
Clock Pulse input	High — goin
Master Clear input	Low
Parallel outputs	High
Last Stage complementary	Low

Loading:

Inputs 1 Unit Load Outputs 10 Unit Loads This is a Tri-State device: its outputs can neither sink nor source current when in the high-impedance (Hi-Z) state. Thus its outputs have three states: "high", "low", and "off". When enabled (both STB-1 and STB-2 low), its outputs go either high or low, depending upon the level of the selected input. When either STB-1 or STB-2 (or both) goes low, the output assumes the Hi-Z state, effectively isolating the multiplexers from the rest of the circuitry.



Truth Table

ADDI	RESS INPU	TS DA	ATA	INPU	TS	STROBE	OUTPUT
SELI	SE SE	LA A	В	C	D	STB	Y
х	X	x	X	X	X	Н	Hi-Z
L	I	L	X	X	X	L	L
L	I	H	X	X	X	L	H
L	H	I X	L	X	X	L	L
L	H	I X	H	X	X	L	Н
H	I	_ X	X	\mathbf{L}	X	L	L
H	1	. X	X	H	X	L	H
H	F	1 X	X	X	L	L	L
H	H	I X	X	X	H	L	H

(each section)


Address inputs SELA and SELB are common to both sections. H = high level, L = low level, X = irrelevant.

high-impedance (Hi-Z) state. Thus its outputs have three states; "high", "low", and "off". When enabled (SEL low) and NOT writing (WT high), it is in the "Read" mode and all memories except one are gated into the Hi-Z state while the one selected memory exhibits the normal low-impedance output characteristics of TTL. (During reading, the output is equal to the <u>complement</u> of the previously stored data.) When either WT goes low or SEL goes high, the outputs all assume the Hi-Z state, effectively isolating them from the rest of the circuitry. When SEL is high writing is also disabled.

This is a Tri-State device: its outputs can neither sink nor source current when in the

Logic Symbol

TTL 16 x 4-bit Random Access Memory, Tri-State



VCC - 16, GND - 8


Truth Table

Memory Enable SEL	Write Enable WT	OPERATION	Sense Outputs S1-S4
L	L	Write	Hi-Z State
L	H	Read	Complement of Data Stored in Memory
Н	X	Hold	Hi-Z State

X = Irrelevant

D1-D4 = Data inputs
AD0-AD3 = Address inputs
SEL = Select enable
WT = Write enable
S1-S4 = Data output

Logic Symbol



E = Enable input

SO-S2 = Select inputs

0-7 = Data inputs

 $Z, \overline{Z} = Data outputs$

VCC - 16, GND-8

Loading:

Inputs 1 Unit Load
Outputs 10 Unit Loads

Truth Table

E	s_2	s_1	s_0	I ₀	I ₁	I_2	I_3	I_4	I_5	I_6	17	\overline{z}	Z
H	X	X	X	X	X	X	X	X	X	X	X	Н	L
L	${f L}$	${f L}$	L	${f L}$	X	X	X	X	X	X	X	Η	L
L	${f L}$	\mathbf{L}	${f L}$	H	X	X	X	X	X	X	X	L	Н
L	L	\mathbf{L}	H	X	\mathbf{L}	X	X	X	X	\mathbf{X}	X	Н	L
L	${f L}$	${f L}$	H	\mathbf{X}	H	X	X	\mathbf{X}	\mathbf{X}	X	X	L	Н
L	\mathbf{L}	Η	${f L}$	X	X	L	X	X	X	X	X	H	L
L	${f L}$	H	L	X	X	H	\mathbf{X}	X	X	X	X	Ŀ	Н
L	${f L}$	H	H	X	X	\mathbf{X}	\mathbf{L}	X	X	X	X	Н	L
L	${f L}$	H	H	X	X	X	H	\mathbf{X}	X	X	X	L	Н
L	H	L	\mathbf{L}	X	X	\mathbf{X}	\mathbf{X}	L	\mathbf{X}	X	X	H	L
L	H	L	${f L}$	\mathbf{X}	X	X	X	H	X	X	X	L	H
L	H	L	H	X	X	\mathbf{X}	X	X	$\mathbf L$	X	X	Н	L
L	H	${f L}$	H	X	X	X	X	\mathbf{X}	H	X	X	L	Н
L	H	H	L	X	X	\mathbf{X}	X	\mathbf{X}	X	${f L}$	X	Н	L
L	H	H	${f L}$	\mathbf{X}	X	\mathbf{X}	X	X	X	H	X	L	Н
L	H	H	H	X	X	X	\mathbf{X}	X	X	X	L	Н	L
L	H	H	H	X	X	X	X	X	X	\mathbf{X}	H	L	Н

H = HIGH voltage level

L = LOW voltage level


X = Irrelevant

The 9314 is a multifunctional 4 bit latch. The master reset when activated overrides all other input conditions forcing all outputs LOW.

Each of the four latches can be operated in one of two modes:

D TYPE LATCH- For D type operation the S input of a latch is held LOW. While the clock is LOW the latch output follows the D input. Information present at the latch output is stored in the latch when the clock goes HIGH.

SET/RESET LATCH- During set/reset operation when the clock is LOW a latch is reset by a LOW on the D input, and can be set by a LOW on the S input if the D input is HIGH. If both S and D inputs are LOW, the D input will dominate and the latch will be reset. When the clock goes HIGH, the latch remains in the last state prior to the LOW-to-HIGH transition.




Truth Table

С	CLK	D	s	$Q_{\mathbf{n}}$	OPERATION
Н	L	L	L	L	D MODE
Н	L	Н	L	н	
H	H	X	X	Q_{n-1}	
H	L	L	L	L	R/S MODE
Н	L	H	L	Н	
H	L	L	Н	L	
H	L	H	Н	Q_{n-1}	
H	Н	X	X	Q_{n-1}	
L	X	X	X	L	RESET

 $\begin{array}{lll} L & = & LOW \ Voltage \ Level \\ H & = & HIGH \ Voltage \ Level \\ Q_{n-1} & = & Previous \ Output \ State \\ Q_n & = & Present \ Output \ State \\ \end{array}$

X = Irrelevant



Pin Names

1 111 14011103	
CLK	(Active LOW) Clock Input
DO,DI,D2,D3	Data input
SO, S1,S2, S3	Set (Active LOW)Inputs
С	Clear (Active LOW) Input
Q0,Q1,Q2,Q3	Latch Outputs (Note b)

Loading:

CLK	1.5 Unit Loads
All other inputs	1 Unit Load
Outputs	10 Unit Loads

TTL Dual 1-of-4 Decoder

Part No. 10156

Type 9321

TTL 8-bit Addressable Latch

low-active enable.

inputs.

Type 9334

Logic Symbol

14

VCC-16, GND-8

Truth Table

DECODER 1 & 2

$\overline{\overline{\mathbf{E}}}$	A ₀	A ₁	0	$\overline{1}$	$\overline{2}$	$\overline{\overline{3}}$
L	L	\mathbf{L}	L	Н	H	Н
L	H	${f L}$	H	${f L}$	H	H
L	${f L}$	H	Н	H	${f L}$	H
L	H	H	Н	H	H	\mathbf{L}
Н	X	X	H	H	H	H

H = HIGH Voltage Level

L = LOW Voltage Level

X = Irrelevant

Loading:

Inputs 1 Unit Load Outputs 10 Unit Loads

9334 Truth Table

PRESENT OUTPUT STATES


С	Е	D	A_0	A ₁	$\mathbf{A_2}$	Q_0	Q_1	$\mathbf{Q_2}$	Q_3	Q_4	Q_5	Q_6	Q_7	MODE
L	H	X	X	Х	Х	L	L	L	L	L	L	L	L	CLEAR
L	L	L	L	L	L	L	L	L	L	$\overline{\mathbf{L}}$	$\overline{\mathbf{L}}$	$\overline{\mathbf{L}}$	L	DEMULTIPLEX
L	L	Н	Ĺ	L	L	H	L	L	${f L}$	${f L}$	${f L}$	${f L}$	L	
L	L	L	H	L	L	L	$^{ m L}$	\mathbf{L}	L	${f L}$	${f L}$	${f L}$	L	
L	L	H	Н	L	L	L	H	L	${f L}$	L	${f L}$	L	${f L}$	
-	ш				_	_		_						•
1.	•	•		•					•					
1.	•	•		•		1			-					
L	L	• H	Н	• H	Н	L	${f L}$	${f L}$	L	L	${f L}$	${f L}$	Н	
H	<u>н</u>	$\frac{\pi}{X}$	$\frac{\pi}{X}$	<u>X</u>	X	Q _{N-1}								MEMORY
H	L	$\frac{\Lambda}{L}$	$\frac{\Lambda}{L}$	$\frac{\Lambda}{L}$	L	L	QN ₁ 1	Q _{N-1}	QN_1			_		ADDRESSABLE
H	L	H	L	L	L	H		Q_{N-1}						LATCH
1	L	L	H	L	L	Q_{N-1}	L L	Q_{N-1}						
H		_	H	L	L			OM 1						
H	L	H	п	ь	1	Q _{N-1}	11	Q_{N-1}						
	•	•		•				•						
•	•	•		•				•						
•	•	•		•	**			•			_	0 4	L	
H	${f L}$	\mathbf{L}	H	H	H	Q_{N-1}						Q _{N-1}		÷
H	L	H	H	H	H	Q_{N-1}						Q_{N-1}	H	<u> </u>

= LOW Voltage Level

= HIGH Voltage Level

 Q_{N-1} = Previous Output State

= Irrelevant



Logic Diagram

Part No. 10339

The 9334 is a multifunctional device capable of storing single line data in eight addressable latches, and being a one-of-eight decoder and demultiplexer with high-active outputs. The

device also incorporates a low-active common clear for resetting all latches, as well as a

The 9334 has two modes of operation which are shown in the mode selection table. In the addressable latch mode, when E is LOW, data on the data line (D) is written into the


In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the

When E is HIGH and C is LOW all outputs are LOW and unaffected by the address and data

addressed latch. The addressed latch will follow the data input, with all nonaddressed latches remaining in their previous states. When E is HIGH all latches remain in their previous state and are unaffected by the data or address inputs. When operating the 9334 as an addressable latch, changing more than one bit of the address could impose a transient

wrong address. Therefore, this should only be done while E is HIGH.

state of the D input, with all other outputs in the LOW state.



Mode Selection

С	Mode	Ε	Function
	Addressable	۲	Data store
Н	Latch	Н	Memory
	8 - Channel	اـ	Active
L	Demultiplexer	Н	Clear

Truth Table


E = Enable input C = Clear input QO - Q7 = Data output

Loading:

E 1.5 Unit Loads All other inputs 1 Unit Load 6 Unit Loads Outputs

Logic Symbol

Waveforms



Triggering Truth Table

	OPERATION						
1	2	3	4	5	9	10	
H→L	Н	Н	Н	Н	Н	Н	Trigger
Н	H → L	H	H	H	H	H	Trigger
L	X	L → H	H	H	H	\mathbf{H}	Trigger
X	${f L}$	L→H	H	H	H	H	Trigger
L	X	H	L→H	H	H	H	Trigger
X	${f L}$	H	L→H	H	H	H	Trigger
L	X	H	H	L→H	H	H	Trigger
X	${f L}$	H	H	L → H	H	\mathbf{H}	Trigger
X	X	X	X	X	${f L}$	X	Reset
X	X	X	X	X	X	${f L}$	Reset

H = HIGH Voltage Level

H→L = Transition from HIGH to


L = LOW Voltage Level

LOW Voltage Level

X = Irrelevant

L→H = Transition from LOW to HIGH Voltage Level

Logic Symbol



VCC-14, GND-7
(Pins 5,9,10, and 12 not used)

Triggering Truth Table

Pin Number								
1	2	3	4					
H → L	H	Н	Н					
H	H → L	H	H					
L	X	L→H	Н					
X	L	L→H	H					
L	X	H	L→H					
X	L	H	L → H					

 $T (trigger) = (1+2) \cdot 3 \cdot 4$

Change of T from FALSE to TRUE causes trigger.

H = HIGH voltage level

L = LOW voltage

 $L \rightarrow H = transition from LOW$

to HIGH voltage level

H→L = transition from HIGH to LOW voltage level

X = Irrelevant

This ROM is made from a type 8256 Programmable ROM, part no. 10332. It is coded to provide the Instruction Translator function in the Model 500 Programmable Tester.

Logic Symbol

14	A4	B 7	9
13	A3	В6	7
12	A2	B5	6
11	AI	B4	5
10	AO	B3	4
		B2	3
15	Ε	BI	2
		во	
		ВО	ŀ

VCC-16, GND-8

AO-A4 = Address inputs
E = Enable input
BO-B7 = Data outputs

Truth	Table
DMP3	Codin


WORD	INPUTS					OUTPUTS								
NUMBER	E	<u>A</u> 4	A3	A2	A1	A 0	В7	B 6	В5	B4	В3	B2	B1	В0
X	Н	X	X	X	X	X	H	H	H	Н	Η	H	H	H
0	L	L	${f L}$	${f L}$	\mathbf{L}	\mathbf{L}	H	${f L}$	H	\mathbf{L}	H	${f L}$	${f L}$	L
1	L	${f L}$	\mathbf{L}	${f L}$	${f L}$	H	Н	\mathbf{L}	H	${f L}$	H	${f L}$	\mathbf{L}	L
2	L	${f L}$	${f L}$	L	\mathbf{H}	${f L}$	Н	\mathbf{L}	H	\mathbf{L}	H	\mathbf{L}	\mathbf{L}	L
3	L	\mathbf{L}	${f L}$	${f L}$	H	H	Н	${f L}$	H	\mathbf{L}	H	\mathbf{L}	\mathbf{L}	L
4	L	L	L	H	L	\mathbf{L}	H	\mathbf{L}	H	L	H	${f L}$	\mathbf{L}	L
5	L	\mathbf{L}	\mathbf{L}	H	\mathbf{L}	H	Н	\mathbf{L}	H	\mathbf{L}	H	\mathbf{L}	\mathbf{L}	L
6	L	\mathbf{L}	\mathbf{L}	Η	H	\mathbf{L}	Н	\mathbf{L}	H	L	H	\mathbf{L}	\mathbf{L}	L
7	L	L	${f L}$	H	H	H	H	${f L}$	H	\mathbf{L}	H	${f L}$	\mathbf{L}	L
8	L	\mathbf{L}	H	\mathbf{L}	${f L}$	\mathbf{L}	H	\mathbf{L}	H	\mathbf{L}	H	${f L}$	L	L
9	L	${f L}$	H	\mathbf{L}	${f L}$	H	H	\mathbf{L}	H	\mathbf{L}	H	L	L	L
10	L	\mathbf{L}	H	${f L}$	H	${f L}$	Н	${f L}$	H	\mathbf{L}	H	H	L	L
11	L	${f L}$	H	\mathbf{L}	H	Η	H	L	H	\mathbf{L}	H	L	H	H
12	L	${f L}$	H	H	\mathbf{L}	${f L}$	H	L	H	\mathbf{L}	H	L	L	L
13	L	\mathbf{L}	H	H	\mathbf{L}	Н	H	L	H	\mathbf{L}	H	L	L	L
14	L	\mathbf{L}	H	Н	H	L	H	\mathbf{L}	H	L	H	L	L	L
15	L	\mathbf{L}	H	H	H	H	H	\mathbf{L}	H	L	H	L	L	L
16	L	H	${f L}$	\mathbf{L}	${f L}$	Ĺ	L	H	\mathbf{L}	L	H	L	L	H
17	L	H	${f L}$	\mathbf{L}	\mathbf{L}	H	L	\mathbf{L}	H	H	L	L	L	L
18	L	H	\mathbf{L}	\mathbf{L}	H	L	L	Н	\mathbf{L}	L	H	L	L	L
19	L	H	${f L}$	\mathbf{L}	H	H	H	H	H	\mathbf{L}	H	L	L	L
20	L	H	L	H	\mathbf{L}	${f L}$	H	${f L}$	H	H	H	· L	L	L
21	L	H	L	H	\mathbf{L}	H	L	\mathbf{L}	\mathbf{L}	L	L	L	L	L
22	L	H	\mathbf{L}	H	H	L	L	H	H	H	H	L	L	L
23	L	H	L	H	H	H	H	H	H	H	H	L	L	L
24	L	H	H	${f L}$	\mathbf{L}	L	H	L	L	L	.L	L	L	L
25	L		H	\mathbf{L}	${f L}$	H	H	L	H	H	L	L	L	L
26	L		H	L	H	${f L}$	H	H	H	Η	H	L	L	H
27	L			L	H		H	H	H	H	H	L	H	H
28	L			H	L	L	H		H	H	H	L	L	L
29	L					H	H		H	H	H	L	L	L
30	L						H		H	H	H	L	L	L
31	L	H	H	H	Н	H	H	H	H	H	H	L	m L	L

256 x 4-bit Read Only Memory

Part No. 10341 Part No. 10345 Type MM6300 Type HPROM1024A

This is a Programmable Read-Only Memory chip which is normally programmed by the Vendor. No truth table appears here because each program requires a separate table. Note that the part number above is the Diablo number for the <u>unprogrammed ROM</u>: a new number is assigned when the ROM is programmed. Part numbers for programmed ROMs appear in the individual Program Manuals. Access time is typically 50 ns. Output is open-collector, so pull-up resistors are required. With either Enable (E) high, all outputs are high: both Enables must go low to allow the stored code to be seen at the output.

Logic Symbol




AO - A7 = Address inputs E = Enable OI - O4 = Data outputs 512 x 4-bit Read Only Memory

Part No. 10342 Part No. 10343 Type MM6305
Type HPROM2048A

These devices are Programmable Read-Only chips which are normally programmed by the Vendor. No truth table appears here because each program requires a separate table. Note that the part numbers above are the Diablo numbers for the unprogrammed ROMS: a new number is assigned when the ROM is programmed. Part numbers for programmed ROMs appear in the individual Program Manuals. Access time is typically 50 ns. Output is open-collector, so pull-up resistors are required. With Enable (E) high, all outputs are high: Enable must go low to allow the stored code to be seen at the output.

Logic Symbol



VCC-16, GND-8

AO-A8= Address inputs
E = Enable input
OI-O4= Data outputs

