



DATA GENERAL
CORPORATION

Southboro,
Massachusetts 01772
(617) 485-9100

PROGRAM

Memory Checkboard II

TAPES

Binary: 095-000007

ABSTRACT

This routine is a worst case memory noise test.

MEMORY CHECKERBOARD

:1. ABSTRACT

: CHECKERBOARD IS A MAINTENANCE PROGRAM DESIGNED
: TO PRODUCE WORST CASE NOISE CONDITIONS ON THE
: SENSE/INHIBIT WIRES. THE PROGRAM SHOULD BE RUN
: TO INSURE PROPER OPERATION OF SENSE AMPS, INHIBIT
: DRIVERS, AND MEMORY CURRENTS.

:2. MACHINE REQUIREMENTS

:2.1 STANDRED NOVA PROCESSOR
:2.2 4K READ/WRITE MEMORY (SEE 4.6.2 FOR OTHER SIZES)

:3. SWITCH SETTINGS

:3.1 STARTING ADDRESS =000002
:3.2 SWITCH 0(1) =1024 READ/WRITE DISTURBS
:3.3 SWITCH 15(1) =INHIBIT HALT ON ERROR

:4. OPERATING PROCEDURE

:4.1 LOAD THE PROGRAM VIA THE BINARY LOADER
:4.2 SET SWITCHES TO 000002
:4.3 PRESS START
:4.4 IF THE FAILURES ARE MARGINAL, SETTING SWITCH
: 0 MAY AID IN INDUCING A FAILURE TO OCCURE.
:4.5 WHEN SCOPING OR ADJUSTING CURRENTS, SETTING
: SWITCH 15 WILL INHIBIT THE ERROR HALT. THE
: BELL WILL STILL BE RUNG.
:4.6 PROGRAM MODIFICATIONS
:4.6.1 C(3)=ADR THE STARTING PATTERN ADDRESS
:4.6.2 C(4)=FINAL THE ENDING PATTERN ADDRESS
: BITS 10-15 MUST=77.
:4.6.3 C(5)=INHIBIT INHIBIT THE CHECKERBOARD
: PATTERN ON CLEARED BITS.

:5. PROGRAM OUTPUT/ERROR DISCRPTION
:5.1 AT EACH OCCURANCE OF ERROR, IF THE TELETYPE IS NOT
: BUSY THE BELL WILL BE RUNG. IF SWITCH (15) IS ZERO
: THE PROGRAM WILL HALT AT LOCATION "ER".
:5.2 WHEN A E ERROR HALT OCCURES:
: C(CARRY)=1 IF EITS HAVE BEEN PICKED UP
: C(CARRY)=0 IF EITS HAVE BEEN DROPED
: C(1)=THE ERROR WORD
: C(2)=THE ERROR ADDRESS
:5.3 SET SWITCH (15) IF SCOPING, PRESS CONTINUE.
:5.4 SYNC PUL SFS
: A "P" PULSE (A74) IN STORE CYCLE.
: A "S" PULSE (A52) CHECK ONES PATTERN WORD.
: A "C" PULSE (A50) CHECK ZEROS PATTERN WORD.

:6. PROGRAM DISCRPTION
:6.1 STORE THE CHECKERBOARD PATTERN
:6.2 IF SWITCH 0(1) DISTURB THE CONTENTS OF MFMORY BY
: REFFERANCING LOCATIONS 0101,0202,0303,ETC. 512
: TIMES. THIS PRODUCES 1024 READ/WRITE DISTURBS.
:6.3 CHECK THE PATTERN WORD
:6.4 COMPLEMENT AND CHECK THE WORD
:6.5 RESTORE THE WORD
:6.6 WHEN THE END OF THE PATTERN IS REACHED THE
: PROGRAM COMPLEMENTS THE PATTERN WORD AND RE-
: TURNS TO STEP 6.1 .

:7. LIMITATIONS
: NONE

```

000002 000002  *LOC 2
000002 000024      JMP BEGIN

000003 000157  ADR:      CEND+1      ;PATTERN STARTING ADDRESS
000004 007577  FINAL:    7577      ;PATTERN FINAL ADDRESS
000005 177777  INH:      -1        ;MASK FOR INHIBITED BITS
000006 000000  PATT:    0          ;PATTERN WORD
000007 000000  ERET:    0

000100 000017  C17:      17
000101 000400  C400:    400
000102 000077  C77:      77
000103 007777  C7777:   7777
000104 000207  C207:    207
000105 000101  C101:    101
000106 060200  CNIOC:   NIOC 0
000107 060100  CNIOS:   NIOS 0
000200 070000  C070000: 070000
000201 000000  MODUAL:  0
000202 000000  EDIST:   0

000203 063077      HALT          ;OPERATOR ERROR FIX C(ADR)
000204 034003  BEGIN:    LDA 3,ADR
000205 030020      LDA 2,C070000
000206 020004      LDA 0,FINAL
000207 143400      AND 2,0
000300 040022      STA 0,EDIST
000301 173400      AND 3,2
000302 050021      STA 2,MODUAL ;THE MEMORY MODUAL
000303 024156      LDA 1,CEND
000304 136033      ADCE# 1,3,SNC ;STERT MUST BE <
000305 000023      JMP BEGIN-1 ;STOP OR ,OPERATOR GOOF

000306 034012  IPAT:    LDA 3,C77      ;INITIALIZE A PATTERN
000307 030003      LDA 2,ADR
000400 024011      LDA 1,C400
000401 020006      LDA 0,PATT    ;PRESET PATTERN
000402 147404      AND 2,1,SZR
000403 100000  IPAT1:   COM 0,0
000404 024005      LDA 1,INH
000405 123400      AND 1,0        ;MASK INHIBITED BITS
000406 024010      LDA 1,C17

000407 060300  FILL:   NIOP 0      ;SYNC AT A74
000500 041000      STA 0,0,2      ;FILL MEMORY WITH
000501 151400      INC 2,2        ;PATTERN
000502 133414      AND# 1,2,SZR   ;SKIP EVERY 16 TIMES
000503 000047      JMP FILL
000504 157414      AND# 2,3,SZR   ;SKIP EVERY 64 TIMES
000505 000043      JMP IPAT1
000506 020004      LDA 0,FINAL    ;TEST FOR FINAL ADDRESS
000507 142432      SUB2# 2,0,SEC  ;EVERY 64 LOC. 4K
000600 000040      JMP IPAT+2     ;FILL TIME=100MS.

```

```

00061 030021 DISTURB: LDA 2,MODUAL ;DISTURB MODULE SELECT
00062 020013 LDA 0,C7777 ;DISTURB AT LOCATION
00063 024022 LDA 1,EDIST ;0101,0202,0303,ETC.
00064 123000 ADD 1,0
00065 024015 LDA 1,C101 ;EVERY OTHER CORE IN MEMORY
00066 133000 ADD 1,2 ;IS DISTURBED AT LEAST
00067 074477 READS 3 ;1024 TIMES+INHIBIT DISTURBS.
00070 175112 MOVL# 3,3,SEC ;BUT ONLY IF SWITCH 0
00071 142433 SUB# 2,0,SNC ;IS SET TO A ONE.
00072 000100 JMP ICHECK ;END OF DISTURB
00073 176400 SUB 3,3
00074 025000 LDA 1,0,2 ;REFERENCE MEMORY
00075 175704 INCS 3,3,SZR
00076 000074 JMP -2
00077 000065 JMP DISTURB+4

00100 030003 ICHECK: LDA 2,ADR ;INITIALIZE CHECK CYCLE
00101 024011 LDA 1,C400
00102 020006 LDA 0,PATT ;X LINE INIT PATTERN
00103 133414 AND# 1,2,SZR
00104 100000 ICK: COM 0,0
00105 034005 LDA 3,INH ;MASK INHIBITED BITS
00106 163400 AND 3,0 ;"S" PULSE
00107 024017 LDA 1,CN10S ;"C" PULSE
00110 114044 COMO 0,3,SER ;ON I/O DISTURB SIGNALS
00111 024016 LDA 1,CN10C
00112 044113 STA 1,CHECK

00113 000000 CHECK: 0 ;A SYNC PULSE ISSUED
00114 025000 LDA 1,0,2 ;SIGNALS RWV2,RWV1
00115 106414 SUB# 0,1,SZR
00116 004142 JSR ERR1
00117 055000 STA 3,0,2
00120 025000 LDA 1,0,2
00121 136414 SUB# 1,3,SZR ;SIGNALS UV1,UV2
00122 004143 JSR ERR2
00123 041000 STA 0,0,2
00124 151400 INC 2,2
00125 034010 LDA 3,C17 ;COUNT 16 TIMES
00126 157414 AND# 2,3,SZR
00127 000113 JMP CHECK

00130 034012 ECHECK: LDA 3,C77
00131 157414 AND# 2,3,SER ;CHECK FOR END OF
00132 000104 JMP ICK ;LINE
00133 024004 LDA 1,FINAL ;EVERY 64 TIMES
00134 146432 SUB# 2,1,SEC ;CHECK FOR END OF CORE
00135 000101 JMP ICHECK+1
00136 020006 LDA 0,PATT ;COMP THE
00137 100000 COM 0,0 ;PATTERN
00140 040006 STA 0,PATT
00141 000024 JMP BEGIN

```