

DataGeneral

**TECHNICAL
STATEMENT**

TEXT LISTING

068-000646-01

PROGRAM

ECL MULTI-PROGRAMMING RELI TST
(SHORT)

TEXT TAPE

097-000646-01

ABSTRACT

THE ECLMORT ECLIPSE MULTIPROGRAMMING RELIABILITY TEST
CONSISTS OF A SERIES OF INDIVIDUAL PROCESSOR AND PERIPHERAL
TESTS AND A SUPERVISOR PROGRAM, THE DIAGNOSTIC LINKER.

```

0001 SEMKT      AOS ASSEMBLER REV 02.02      20:01:55 03/01/79
01 *****
02 *****
03 *****
04 *****
05 *****
06 *****
07 *****
08 *****
09 *****
10 *****
11 *****
12 *****
13 *****
14 *****
15 *****
16 *****
17 *****
18 *****
19 *****
20 *****
21 *****
22 *****
23 *****
24 *****
25 *****
26 *****
27 *****
28 *****
29 *****
30 *****
31 *****
32 *****
33 *****

*****
* 0= INCLUDE TEST
* 1= DON'T INCLUDE TEST
*****
* FILE FOR ECLMORT-S(CPU TESTS ONLY)
*****
* ERROR CORRECTION TEST
*CHECKER BOARD RANDUM
*ADDRESS TEST
*EIS/MAT TEST
*ARITHMETIC TEST
*EXTENDED ADDRESSING TEST
*FLOATING POINT TEST
*LEFT/MAP ERROR TEST
*COMMERCIAL TEST
*SC MEMORY TEST
*DCU-50/200 TEST
*ARRAY PROCESSOR TEST
*WCS TEST
*PRIMARY PAGING DISK(6063/64) TEST
*PRIMARY MOVING HEAD DISK TEST
*PRIMARY ZEBRA DISK(6060 SERIES) TEST
*PRIMARY MAGNETIC TAPE TEST
*PRIMARY LINE PRINTER TEST
*SECONDARY PAGING DISK(6063/64) TEST
*SECONDARY ZEBRA(6060 SERIES)DISK TEST
*SECONDARY MOVING HEAD DISK TEST
*SECONDARY MAG TAPE TEST
*I/O TESTER TEST

*****
* NAME: ECLMORTS.IX
* P.N. 097-000546
* DESCRIPTION: ECLMORT(ECLIPSE MULTI-PROGRAMMING RELIABILITY
* TEST, SHORT VERSION)
* REVISION HISTORY
* REV. DATE
* 00 09/15/78
* 01 03/01/79
* COPYRIGHT © DATA GENERAL CORPORATION 1978, 1979
* ALL RIGHTS RESERVED.
*****

```

10002 SEMKT

```

01 *****
02 *****
03 *****
04 *****
05 *****
06 *****
07 *****
08 *****
09 *****
10 *****
11 *****
12 *****
13 *****
14 *****
15 *****
16 *****
17 *****
18 *****
19 *****
20 *****
21 *****
22 *****
23 *****
24 *****
25 *****
26 *****
27 *****
28 *****
29 *****
30 *****
31 *****
32 *****
33 *****

```

```

10003 SEMRT
01 ? 0.
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?
32 ?
33 ?
34 ?
35 ?
36 ?
37 ?

REVISION HISTORY
REV. 0 INITIAL RELEASE FOR M600,S130 SUPPORT
REV. 1 UPDATE TO SUPPORT:
IOP ARRAY PROCESSOR
MULTIPLE IOP SUPPORT
PIT TEST REMOVED
DCU-200 SUPPORT ADDED

ABSTRACT
THE (ECLMORT) ECLIPSE MULTIPROGRAMMING RELIABILITY TEST
CONSISTS OF A SERIES OF INDIVIDUAL PROCESSOR
AND PERIPHERAL TESTS AND A
SUPERVISOR PROGRAM. (THE DIAGNOSTIC LINKER)

THE DIAGNOSTIC LINKER IS A PROGRAM
DESIGNED TO "LINK" THE VARIETY OF
PROCESSOR AND PERIPHERAL TESTS IN
SUCH A FASHION THAT THEY MAY BE
RUN CONCURRENTLY. THEREBY, TESTING
THE INTERACTIVE CAPABILITIES OF
THE PROCESSOR AND ITS PERIPHERAL
EQUIPMENT.

THIS TEST IS PROVIDED IN THREE VERSIONS:
SHORT, LONG, PERIPHERAL.

ALL THREE VERSIONS WILL PERMIT RUNNING OF
SLAVE IOPS CONTAINING IPMORT IF THEY
WERE LOADED BY DTOS. (HIOP DIRECTORY)

THE SHORT VERSION ONLY INCLUDES THOSE TESTS
THAT APPLY TO THE CPU, MEMORY, FLOATING POINT,
MAP, DEMAND PAGING, CHARACTER/COMMERCIAL,
ARRAY PROCESSOR, DCU-50/200, I/O TESTER,
RTC, ETC.

```

```

10004 SEMRT
01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?

HARDWARE CONFIGURATIONS SUPPORTED
MINIMUM MACHINE REQUIREMENTS
ECLIPSE M600,S130,S250,C350,C150 PROCESSOR
32K OF READ WRITE MEMORY (MUST
BE CONTIGUOUS )
TTY/CONSOLE(DEV. 10/11)

OPTIONAL EQUIPMENT
1024K OF READ/WRITE MEMORY(MUST BE CONTIGUOUS)
ERROR CORRECTION
RMPU1
RMPU2 (DEMAND PAGING)
CHARACTER/COMMERCIAL INSTRUCTION SET
FLOATING POINT UNIT,FLT.PT.FUNCTIONS
DCU 50 COMMUNICATIONS CONTROLLER
I/O PROCESSORS(DEV. 60-67)
ARRAY PROCESSOR(AP)
6060 SERIES DISK (ANY/ALL DRIVES)
6063/64 DISK (ANY/ALL DRIVES)
MOVING HEAD DISK (ANY/ALL DRIVES)
MAGNETIC TAPE (ANY/ALL DRIVES)
LINE PRINTER (DCH/REG.,DEV.17 ONLY)
REAL TIME CLOCK(DEV. 14)
I/O TESTER(DEV. 0)

```

10005 SEMRT

```
01 PREREQUISITES
02 SOFTWARE PREREQUISITES
03 THE SYSTEM SHOULD BE CAPABLE
04 OF RUNNING ALL INDIVIDUAL LOGIC AND
05 RELIABILITY TESTS PERTAINING TO THE
06 PROCESSOR AND ITS PERIPHERAL EQUIPMENT
07 BEFORE ATTEMPTING TO RUN THIS TEST
08 NOTE: ALTHOUGH THIS TEST MAY AT TIMES BE USEFUL
09 IN DETERMINING THE GO/NO GO STATUS OF AN
10 UNKNOWN SYSTEM, IT IS RECOMMENDED THAT:
11 A. ALL OTHER DIAGNOSTICS BE RUN EVEN IN THE
12 EVENT THAT THIS TEST FINDS NO PROBLEMS.
13 B. AN ATTEMPT BE MADE TO ISOLATE ANY PROBLEMS
14 FOUND BY FIRST UTILIZING THE LOWER
15 LEVEL TESTS FOR MORE CONCISE ERROR REPORTS.
16 2.3.2 SYSTEM SETUP
17 2.3.2.4 IF THE DCU IS TO BE RUN AT A DEVICE CODE OTHER THAN
18 64 THEN ONE MEMORY LOCATION NEEDS TO BE UPDATED TO CONTAIN
19 THE DCU 507200 DEVICE CODE. SEE DCU TEST LOCATION DCUDV.
20 047670 PATCH=DCUDV
21
22 OPTIONAL STARTING ADDRESS
23 200 AUTO-SIZE AND GO START
24 202 MANUAL SELECT/DELETE TESTS START
25 204 RUN UP TO FIRST 32K UNMAPPED START
26 206 RESTART LAST TEST SELECTIONS
27 210 START IN THE DDT
28 212 AUTO-START WITH IPMURT
29
30 NOTE: THIS PROGRAM CONTAINS AN OCTAL DEBUGGER
31 TO ASSIST IN DETERMINING ERROR INFO
32 OR TO BE UTILIZED TO PATCH THE TEST
33 BEFORE STARTING.
34
35 IF STARTED FROM DTOS AND THIS PROGRAM
36 VERSION IS ECLMORT L OR ECLMORT P THEN IT
37 WILL AUTOMATICALLY START AT ADDRESS
38 210 TO ALLOW SELECTION OF TESTS/PATCHING
39 AND OR OPERATOR SETUP. TYPE P TO SELECT
40 A 202 START, OR TYPE XXXX (WHERE XXXX=200,
41 202,204,212) FOR OTHER STARTS.
```

10006 SEMRT

```
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

:3.7 KEY ENTERED SWITCH OPTIONS(SWREG)
:
: KEY 0 LOCKS THE SWPACKAGE INTO INPUT MODE
: ALLOWING SETUP OF THE CONTENTS OF "SWREG".
: TYPE A CARPAGE RETURN TO EXIT.
:
: TYPING KEY'S 1 - 9, A - F SETS/RESETS SWREG BITS
: 1 - 9, 10 - 15 RESPECTIVELY. EACH KEY ENTRY
: COMPLEMENTS THE PREVIOUS STATE OF THE SWREG BIT.
:
: SWREG BIT FUNCTION
:-----
: 1 1 = 1 DOESN'T RELEASE OR ALLOW REASSIGNMENT
: OF SCRATCH AREAS AFTER ERROR.
:
: 2 2 = 1 DELETE TTY TYPEOUTS
:
: 3 3 = 1 INCREASE CHANCE OF ENTERING THE TTY
: AND THE LPT TESTS.
:
: 4 4 TYPING A 4 WILL CAUSE THE ELAPSED RUN
: TIME AND ACCUMULATED ERRORS
: TO BE TYPED ON THE TTY.
: (NOTE: A RTC MUST EXIST)
:
: 5 5 = 1 DIRECT ERROR AND RUNTIME TYPEOUTS
: ALSO TO THE LINE PRINTER.
:
: 6 6 = 1 THE ERROR ROUTINE WILL PAUSE AFTER
: EACH PHASE OF AN ERROR TYPEOUT.
: TYPING A CR KEY ON DEVICE TTI TO PROCEED.
:
: 7 7 TYPING A 7 WILL CAUSE
: INDIVIDUAL RUN STATISTICS OF
: EACH TEST TO BE LISTED.
:
: 9 9 = 1 INHIBIT MPMU2 PAGE AND BREAKPOINT FAULTS
:
: A 10 = 1 INHIBIT MPMU2 BREAKPOINT FAULTS
:
: B 11 = 1 DELETE CONTEXT BLK FROM TYPEOUTS
:
: D 13 = 1 INCREASE NUMBER OF MPMU2 FAULTS
: TAKEN IF DEMAND PAGING TEST ENABLED
: AND SWREG 9 = 0.
:
: E 14 = 1 PROGRAMMED WAIT WHILE PRINTING MPMU2
: CONTEXT TABLE AND UDT MAP TABLE OUTPUTS.
:
: NOTE: (C) = CONTROL KEY
:
: I SET INPUT MODE TO IOP. ALL
: FOLLOWING KEY INPUTS ARE DIRECTED
: TO IOP.
:
: H SET INPUT MODE TO LOCAL. (CLEANS
: IOP INPUT MODE).
:
: M PRINTS THE CURRENT CONTENTS OF SWREG.
```

0007 SEMRT

```

01 ;(C)D
02 ;
03 ;
04 ;(C)R
05 ;
06 ;
07 ; EXAMPLE:
08 ; TO DELETE EMRUK TYPEOUTS AND LOOP ON FAILING
09 ; SCRATCH AREAS TYPE 0,1,2, AND CR.

```

10008 SEMRT

```

01 OPERATING PROCEDURES
02 LOAD THE PROGRAM VIA THE BINARY LOADER
03
04 SET SWITCHES TO:
05
06 200 FOR AUTO SIZE AND GO
07 202 FOR MANUAL SELECT/DELETE
08 204 TO IGNORE MMPU
09 206 TO RESTART LAST TESTS SELECTED
10 210 TO START IN OUT
11 212 TO AUTO START WITH IPMORT
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

```

```

14. OPERATING PROCEDURES
14.1 LOAD THE PROGRAM VIA THE BINARY LOADER
14.2 SET SWITCHES TO:
200 FOR AUTO SIZE AND GO
202 FOR MANUAL SELECT/DELETE
204 TO IGNORE MMPU
206 TO RESTART LAST TESTS SELECTED
210 TO START IN OUT
212 TO AUTO START WITH IPMORT
NOTE: THE TEST MUST HAVE BEEN STARTED
AND RUN FOR A FEW SECONDS
BEFORE ADRS 206 MAY BE UTILIZED
PRESS START
PROCESSOR WILL TYPE:
ECLMORT-(S,L,P) (MULTI-PROGRAMMING REL. TEST XXX VER.)
TOTAL #IK'S=XXX(DECIMAL) MMPU1 OR NO MMPU1
IOP EXISTS(IF FOUND)
PROGRAM RUN LIST
PROGR DESCRIPTION
14.4 IF START WAS 200 (OR 206) THE LIST OF
PROGRAMS TO BE RUN CONCURRENTLY WILL
THEN BE LISTED AND THE TEST SYSTEM
WILL AUTO START
IF START WAS 202 LINKER WILL
PAUSE AT THE END OF EACH TEST
DESCRIPTION AND WAIT FOR KEYBOARD
INPUT. TYPING IN A SPACE WILL
ENABLE THAT TEST TO BE RUN.
TYPING IN ANY OTHER CHARACTER WILL
DELETE THAT TEST FROM BEING RUN
IF THE STARTING ADDRESS WAS 204 THE LINKER
WILL SIZE MEMORY WITHOUT UTILIZING
OR EVEN LOOKING FOR THE MMPU1 OPTION
AND THEN PROCEED AS IN STARTING AT ADRS. 202
WITH THE MMPU1 NONEXISTENT.
14.7 IF THE ODT WAS STARTED (ADDRESS 210) AND "P"
IS TYPED THE TEST WILL BE STARTED AS IF
IT WAS STARTED AT 202.
OPTION SET UP
14.8 THE PROGRAM WILL PAUSE AFTER PRINTING
"ENTER OPTIONS,CR TO CONTINUE" AND ALLOW
KEY ENTRY OF SWITCH REG. OPTIONS. TYPE
A "CR" KEY TO START TESTS.
14.8.2 IF AN AUTOSTART ADDRESS WASN'T USED
AND AN IOP WAS FOUND DURING SIZING
THE OPERATOR WILL BE ASKED TO SPECIFY THE
IOP STARTING ADDRESS FOR EACH IOP.
ENTER VALUE FROM 200 TO 214 TO START, 0 TO DELETE.
THIS RANGE WILL NOT BE ACCEPTED.)
(SEE IPMORT LISTING FOR STARTING ADDRESS
DESCRIPTIONS).
14.9 IF STARTED THE IOPS WILL OUTPUT THEIR HEADER
AND RUN LISTS AT THIS TIME AND IF NOT AN AUTO
START WILL ALLOW TEST SELECTION/DELETION
AND OPTION SETUP.
EACH TEST WHICH HAS SIZING INFORMATION
WILL PRINT THAT INFORMATION THE FIRST TIME
THE TEST IS SELECTED FOR EXECUTION.

```


10013 SEMRT

01 ? 5.3.2 ARITHMETIC TEST
02 ?
03 ? THE AC'S WILL BE TYPED AS THEY WERE AT THE
04 ? TIME OF ERROR DETECTION
05 ?
06 ? IN ADDITION THE FOLLOWING LOCATIONS ARE TYPED:
07 ? AT.LC STARTING ADDRESS OF ARITH IN SCRATCH
08 ? AT.LO LOW LIMIT OF SCRATCH AREA AFTER IT IS
09 ? REMAPPED FOR EXECUTION
10 ? AT.LA AT.LC IN RELATION TO AT.LO
11 ? (LOGICAL START OF ARITH AFTER REMAPPING)
12 ? THE LAST THREE RANDOM NUMBERS GENERATED
13 ? (SEE DISCUSSION OF ST.LA,ETC AT PARA.5.1.6)
14 ?
15 ? 5.3.3 EIS/MRI TEST
16 ?
17 ? THE AC'S WILL BE TYPED AS THEY WERE AT THE
18 ? TIME OF ERROR DETECTION
19 ?
20 ? IN ADDITION THE FOLLOWING LOCATIONS ARE TYPED:
21 ? EI.TK SEE DISCUSSION OF TEST FOR THE
22 ? SEQUENCE BEING EXECUTED
23 ? EI.LO LOW LIMIT OF SCRATCH AREA AFTER IT WAS
24 ? REMAPPED FOR EXECUTION
25 ? EI.LA LOGICAL START OF TEST AFTER REMAP
26 ? (SEE DISCUSSION OF ST.LA,ETC AT PARA.5.1.6)
27 ?
28 ? 5.3.4 FLT PT AND FLT PT FUNCTIONS TEST
29 ?
30 ? THE AC'S WILL BE TYPED AS THEY WERE AT THE
31 ? TIME OF ERROR DETECTION
32 ?
33 ? IN ADDITION THE FOLLOWING LOCATIONS ARE TYPED:
34 ? FP.LC START ADRS. OF FLT. PT. TEST
35 ? FOR RELOCATION
36 ? FP.LO LOW LIMIT OF SCRATCH AREA AFTER IT WAS
37 ? REMAPPED FOR EXECUTION
38 ? FP.LA LOGICAL START OF TEST AFTER REMAP
39 ? (SEE DISCUSSION OF ST.LA,ETC AT PARA.5.1.6)
40 ?
41 ? 5.3.5 EXTENDED ADDRESSING TEST TEST
42 ?
43 ? THE AC'S WILL BE TYPED AS THEY WERE AT THE
44 ? TIME OF ERROR DETECTION
45 ?
46 ? IN ADDITION THE FOLLOWING LOCATIONS ARE TYPED:
47 ? EA.LC START ADRS. OF TEST
48 ? FOR RELOCATION
49 ? EA.LO LOW LIMIT OF SCRATCH AREA AFTER IT WAS
50 ? REMAPPED FOR EXECUTION
51 ? EA.LA LOGICAL START OF TEST AFTER REMAP
52 ? (SEE DISCUSSION OF ST.LA,ETC AT PARA.5.1.6)

10014 SEMRT

01 ? 5.3.6 LEF/ERROR TEST
02 ?
03 ? THE AC'S WILL BE TYPED AS THEY WERE AT THE
04 ? TIME OF ERROR DETECTION
05 ?
06 ? IN ADDITION THE FOLLOWING LOCATIONS ARE TYPED:
07 ? LF.LC START ADRS. OF TEST
08 ? FOR RELOCATION
09 ? LF.LO LOW LIMIT OF SCRATCH AREA AFTER IT WAS
10 ? REMAPPED FOR EXECUTION
11 ? LF.LA LOGICAL START OF TEST AFTER REMAP
12 ? (SEE DISCUSSION OF ST.LA,ETC AT PARA.5.1.6)
13 ?
14 ? 5.3.7 ADDRESS TEST
15 ?
16 ? THE AC'S 0 1 AND 2 WILL
17 ? BE TYPED AS THEY
18 ? WERE AT THE TIME OF ERROR
19 ? ACO WILL CONTAIN THE ADDRESS THAT COMPARE WILL
20 ? STOP AT (ACO<AC2=COMPARE IS TOP TO BOTTOM)
21 ? AC1 WILL CONTAIN THE DATA FOUND TO BE INCORRECT
22 ? AC2 WILL CONTAIN THE ADDRESS OR COMPLIMENT
23 ? OF THE ADDRESS THAT FAILED
24 ? AC3 WILL CONTAIN THE CURRENT RANDOM OFFSET
25 ? IN ADDITION THE FOLLOWING LOC.'S WILL BE TYPED:
26 ? A.TSK TEST COUNTER
27 ? 0 ADRS. TO ADRS. LOADED LOW TO HIGH
28 ? 2 COM. ADRS TO ADRS LOW TO HIGH
29 ? 4 ADRS. TO ADRS LOADED HIGH TO LOW
30 ? 6 COM. ADRS TO ADRS LOADED HIGH TO LOW
31 ? 10 ADRS TO ADRS LOADED LOW TO HIGH
32 ? 1,5, AND 11 COMPARE EACH ADRS. TO EQUAL ITSELF
33 ? 3 AND 7 COMPARE EACH ADRS. TO EQUAL ITS COM.
34 ? AD.ST STARTING ADDRESS OF TEST IN CORE
35 ? AD.S5 ADRS. (AC3) OF ERROR CALL
36 ?


```

10015 SEMRT
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57

;5.3.9 ARRAY PROCESSOR TEST
;
; THE AC'S AT THE TIME OF ERROR WILL BE PRINTED
; ALONG WITH THE FOLLOWING.
;
; AP-LC START OF TEST BEFORE REMAPPING
; AP-LO SCRATCH LOW AFTER REMAPPING
; AP-LA LOGICAL START OF TEST AFTER REMAPPING
; (SEE DISCUSSION OF ST.LA,ETC. AT PARAG. 5.1.6)
;
; ALSO THERE ARE THREE DIFFERENT ERROR PRINTOUTS
; THAT MAY ARISE DURING THE AP TESTS:
;
; 1. WHEN COMPARING REAL ARRAYS THE ROUTINE .RCMP
; IS USED. THE FIRST 3 BAD COMPARISONS ARE PRINTED OUT.
; PRINTED ON THE FIRST LINE, OF THIS AP OUTPUT SECTION,
; IS THE INDEX OF THE ERROR AND THE GOOD PIECE OF DATA.
; THE NEXT LINE CONTAINS THE BAD DATA ADDRESS AND THE BAD
; PIECE OF DATA. THE ADDRESS OF THE GOOD DATA CAN BE FOUND
; ON THE LISTING. IN THE SUBROUTINE CALL.
; AFTER A MAXIMUM OF THREE ERROR ARE PRINTED A
; FINAL LINE WILL CONTAIN THE FOLLOWING:
; A) THE NUMBER OF ELEMENTS COMPARED - N
; B) THE GOOD ARRAY INDEX VALUE - IJ
; C) THE BAD ARRAY INDEX VALUE - IK
;
; THE INTEGER ARRAY COMPARE ROUTINE. .ICMP, HAS
; A VERY SIMILAR OUTPUT TO .RCMP. THE EXCEPTIONS ARE:
; A) LINE ONE CONTAINS THE INDEX OF THE BAD DATA AND
; THE ADDRESS OF THE BAD DATA.
; B) THE NEXT LINE CONTAINS THE GOOD DATA AND THE
; BAD DATA.
;
; *****
; *
; * NOTE: THIS TEST ASSUMES THAT THE ARRAY
; * PROCESSOR MICRO-CODE HAS BEEN
; * PREVIOUSLY LOADED
; *
; *****
;
;5.3.10 WCS TEST
;
; THE AC'S WILL BE TYPED AS THEY WERE AT THE TIME
; OF ERROR DETECTION.
;
; IN ADDITION THE FOLLOWING LOCATIONS ARE TYPED:
;
; WS-LC STARTING ADDRESS OF WCS TEST IN SCRATCH
; WS-LO LOW LIMIT OF SCRATCH AREA AFTER IT IS
; REMAPPED FOR EXECUTION.
; WS-LA WS-LC IN RELATION TO WS-LO
; (LOGICAL START OF WCS TEST AFTER REMAPPING)
; THE LAST THREE NUMBERS GENERATED
; (SEE DISCUSSION OF ST.LA,ETC. AT PARAGRAPH X.X.X)
;
;
;5.3.11 COMMERCIAL INSTRUCTION TEST
;
; THE AC'S WILL BE TYPED AS THEY WERE AT THE
; TIME OF ERROR DETECTION
;
; IN ADDITION THE FOLLOWING LOCATIONS ARE TYPED:
; CM-LC START ADRS OF TEST (RELUCATED)
; CM-LO LOW LIMIT OF SCRATCH AREA AFTER IT
; WAS REMAPPED FOR EXECUTION
; CM-LA LOGICAL START OF TEST AFTER REMAP
; (SEE DISCUSSION OF ST.LA,ETC. AT PAKA, 5.1.6)
;
; A COMMERCIAL FAULT WILL CAUSE AN ADDITIONAL
; STACK ENTRY TO BE PUSHED WHICH WILL CONTAIN
; THE AC'S AT THE TIME OF ERROR PLUS THE PC
; OF THE RELUCATED INSTRUCTION CAUSING THE FAULT.
; THE SECOND STACK ENTRY WILL BE PUSHED BY
; THE ERROR HANDLER AND AC1 WILL CONTAIN
; THE FAULT CODE AS DETERMINED BY THE HARDWARE.
;
; *****
; COMMERCIAL FAULT CODES:
; *****
; CODE MEANING
; 0 "EDIT" INSTRUCTION TRIED TO
; PROCESS AN INVALID OP CODE.
; 1 INVALID DATA TYPE
; 2 INVALID SIGN
; 3 INVALID DIGIT OR CHARACTER
; 4 NUMBER OUT OF RANGE USING
; LOI OR STI INSTRUCTION
;
;5.3.12 DCU-50/200 TEST
;
; THIS IS AN ARITHMETIC TEST PERFORMED BY THE
; DCU-50/200 USING THE DATA CHANNEL.
;
; THE AC'S AT THE TIME OF ERROR DETECTION WILL
; BE TYPED.
;
; IN ADDITION THE FOLLOWING DATA IS TYPED:
; RANDOM DATA AC0,AC1,AC2
; DCLOR LOGICAL START OF LOOP
; DCLPK LOOP COUNT
; DCLER LOGICAL ERR ADDR
; DC.LA LOGICAL START OF TEST
; DC.LP LISTING START OF LOOP
; ERROR LISTING ADDR OF ERROR
;

```

10017 SEMRT
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21

5.3.13 SC MEMORY TEST
THIS IS AN ISZ/USZ TEST FOR SC-MEMORIES.
THE AC'S AT ERROR WILL INDICATE:
ACU AC1 AC2
ACTUAL EXPECTED LOGICAL ADDRESS
IN ADDITION THE FOLLOWING LOCATIONS ARE TYPED:
MM.TK ERROR NUMBER:
0 PATTERN STORING ERROR(SHD BE -1)
1 LOCATION NOT -1 BEFORE DOING ISZ
2 ISZ DION'T SKIP
3 LOCATION NOT EQUAL TO 0 AFTER ISZ
4 USZ SKIP ERROR
5 USZ TEST-LOCATION NOT -1 AFTER DSZ
6 SAME AS 1, EXCEPT TESTING IN REV DIRECTION
7 SAME AS 2, EXCEPT " " " "
10 SAME AS 3, EXCEPT " " " "
MM.SE INSTRUCTION ADDRESS FOLLOWING ERROR CALL
LOCATION ADDRESS OF FAILING LOCATION(LOGICAL)

10018 SEMRT
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21

5.3.14 I/O TESTER TEST
THE AC'S WILL BE TYPED AS THEY WERE AT THE TIME
OF ERROR DETECTION.
IN ADDITION THE FOLLOWING LOCATIONS ARE TYPED:
IO.LC COMMAND BEING PERFORMED
IO.BLK # OF BLK'S READ/Written
ERRR BLK # IN ERROR
ERRDST LOGICAL ADDR. OF LOC CONTAINING BAD DATA
IUCST BEGINNING DCH ADDRESS
NOTE: IF THE OPERATION BEING PERFORMED WAS A
WRITE(BIT 1 OF IO.OC = 0) AND IF
A) AC2 IS WITHIN SCALO/HI LIMITS
THEN ERROR IS DUE TO CHECK OF OUTPUT
BUFFER AREA AFTER A WRITE COMMAND.
B) AC2 IS NOT WITHIN SCALO/HI LIMITS
THEN ERROR IS AN XOR RESULT ERROR.

```

10019 SEMRT
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

? 5.4 SPECIAL CASE ERROR TIMEOUTS
?
?
? 5.4.1 POWER FAIL INTERRUPT
? UPON DETECTION OF A POWER FAIL INTERRUPT
? THE LOGICAL ADDR. OF THE P.C. AT INTERRUPT
? WILL BE SAVED.
? IF AUTO-RESTART IS ENABLED OR THE POWER
? FAIL WAS ONLY MOMENTARY, THE TEST WILL RE-
? START AS IN A START AT 206 AFTER TYPING
? POWER FAIL @XXXXX (WHERE XXXXXX IS THE PC AT INTR.)
?
? 5.4.2 ILLEGAL SUPERVISOR CALL
?
? SUPERVISOR CALLS IN MULTI-PROGRAMMING ARE OF THE
? FORMAT:
?     SVC      3*3      ;SUPERVISOR CALL
?     JSR      @XXXX    ;SUBROUTINE CALL
?
? WHERE XXXX IS A PAGE 0 ADDRESS WITHIN
? SPECIFIED MEMORY LIMITS.
?
? THESE CALLS IN THIS PROGRAM ALLOW A MAPPED
? TEST TO MAKE CALLS TO SUBROUTINES CONTAINED
? IN THE LINKER AND RETURN. THE JSR IS EXECUTED
? IN UNMAPPED SPACE BY THE CALL HANDLER.
? THERE ARE SEVERAL CASES OF ILLEGAL SUPER-CALL'S
? 1.) IF THE LOCATION INDICATED IS 00001
? THEN THE PROGRAM DETECTED THAT FOR SOME REASON
? LOCATION 00000 WAS EXECUTED. THE ILLEGAL
? SUPERCALL WAS FORCED BY THE ERROR HANDLER
? TO INDICATE WHICH TEST WAS EXECUTING AT THE
? TIME OF ERROR AND ITS ASSOCIATED INFORMATION.
? 2.) IF OTHER THAN LOCATION 00001 THEN
? THE SUPERCALL HANDLER WAS ENTERED AND UPON
? CHECKING THE LOCATION FOLLOWING THE SUPER~
? CALL THERE WASN'T A VALID "JSR @XXXX".
? THIS COULD HAPPEN IN SEVERAL WAYS:
? A.) THE PROGRAM COULD HAVE JUMPED INTO
? A DATA AREA WHICH CONTAINED A WORD
? RECOGNIZED AS A SUPERCALL IN THIS
? CASE AC3 OF THE SECOND ENTRY OF THE
? STACK USUALLY ISN'T 177510(SYC 3,5).
? B.) THE JSR @XXXX WORD WAS OVERWRITTEN
? BY ANOTHER TEST.
? C.) THE 177510(SYC 3,3) OR THE JSR @XXXX
? WAS IN A BAD MEMORY AREA CAUSING THE
? WORDS TO DROP OR ADD BITS.
? D.) THE JSR @XXXX WAS IN A DIFFERENT MAP
? PAGE WHOSE CONTENTS ISN'T CORRECT.
? E.) SOME OTHER REASON ??
?
? IN ANY CASE THE FOLLOWING INFORMATION IS TYPED:
? THE STACK SHOULD CONTAIN TWO BLOCKS.
? THE FIRST IS PUSHED BY THE ILLEGAL CALL.
? (IF SYC 3,3 THEN HEADER IS CORRECT)
? THE SECOND IS BUILT BY THE ILLEGAL CALL
? HANDLER AND INCLUDES THE FOLLOWING INFO.
? AC0 ILLEGAL CALL IN LOC. XXXXX
? AC3 CONTENTS OF LOC. XXXXX=1
? (SHOULD = SYC 3,3 OR 177510)

```

```

0020 SEMRT
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

? 5.4.3 ERROR TRAP
? AN I/O WRITE, DEFER OK VALIDITY TRAP
? OCCURED THAT WAS NOT FORCED BY ANY TEST
? THE STATE BLOCK TYPED IS THAT PUSHED AS A
? RESULT OF THE TRAP.
? IN ADDITION THE FOLLOWING ARE TYPED:
?
? ***** MAP STATUS AS FOLLOWS *****
? DIA ***** MAP STATUS AS FOLLOWS *****
?
? BIT 1 EXT. FAULT
? BIT 2 I/O PROTECT TRAP
? BIT 3 WRITE PROTECT TRAP
? BIT 4 DEFER PROTECT TRAP
? BIT 5 SINGLE REF. TRAP
? BIT 6-8 FORMAT BITS
? BIT 9 LEF MODE
? BIT 10 I/O PROTECT ENABLE
? BIT 11 WRITE PROTECT ENABLE
? BIT 12 DEFER PROTECT ENABLE
? BIT 13 A/B USER SEL.
? BIT 14 DCH ENABLE
? BIT 15 USER MODE
? *****
? INSTN-THE INSTRUCTION WHICH IS LOCATED AT
? PC-1 AND SHOULD BE CAUSING THE TRAP.
?
? ***** MAP STATUS "C" AS FOLLOWS *****
? DIC ***** MAP STATUS "C" AS FOLLOWS *****
? *****
? BIT 0 WRITE PROTECT BIT
? BIT 1-3 FORMAT BITS
? BIT 5 EXT PAGE
? BITS 6-15 PHYSICAL BLK #
? (1777=VALIDITY PROTECT)

```


10023 SEMRT

```
01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?
32 ?
33 ?
34 ?
35 ?
36 ?
37 ?
38 ?
39 ?
40 ?
41 ?
42 ?
43 ?
44 ?
45 ?
46 ?
47 ?
48 ?
```

PROGRAM INITIALIZE
THE DIAGNOSTIC LINKER INITIALIZES ITSELF
AND INDIVIDUAL TESTS IN THE FOLLOWING
SEQUENCE:
1. SYSTEM IS RESET, MAP OPTION IS
DETERMINED TO EXIST OR NOT EXIST
AND SWITCHES ARE SET UP
ACCORDINGLY
2. ANY OTHER NECESSARY CONSTANTS
ARE INITIALIZED
(MEM ALLOCATION TABLES)
3. INTERRUPT VECTOR TABLES ARE SET UP TO
PROCESS UNEXPECTED DEVICE INTERRUPTS
4. MEMORY IS SIZED IN 1K INCREMENTS
FROM 0 TO 1024K AND BUILDS A 64 WORD
BIT MAP OF EXISTING CONTIGUOUS
MEMORY
5. THE EXIST MAP IS MOVED TO THE
AVAILABLE MAP AND EACH BIT
CORRESPONDING TO 1K OF UTILIZED
MEMORY IS REMOVED FROM THE MAP
SO THAT IT WILL NOT BE ASSIGNED
AS A SCRATCH AREA TO ANY TEST.
(INCLUDES PROGRAM STORAGE, MEMORY ALLOC.
TABLES, INTERRUPT MASKS AND STACK AREA AND
THE LAST 1K OF MEMORY TO PRESERVE THE
BINARY LOADER)
6. EACH TEST IS ENTERED IN SEQUENCE AT ITS
INIT. ENTRY POINT. OPTION TESTS DETERMINE
IF THE DEVICE THEY ARE ASSOC. WITH EXISTS
OR NOT AND PASS INTERRUPT SERVICE PARAM'S
TO THE LINKER.
(DEV#, MASK AND INTERRUPT SERVICE
ADDRESS)
7. LINKER THEN TYPES THE SYSTEM SIZE
INFORMATION ALONG WITH THE PROGRAM
RUN LIST. THE OPERATOR CAN THEN
SELECT OR DELETE SPECIFIC TESTS,
START THE IOP, AND ENTER KEY OPTIONS
IF START WAS 202 OR 204.
8. AFTER STARTING, THOSE TESTS THAT HAVE
"SIZED" THEIR SUBSYSTEM FOR SPECIFIC
PARAMETERS TYPE AN INDICATION OF THE PARAMETERS
THEY DETERMINED TO EXIST. (SEE THE
INDIVIDUAL DISK TEST DESCRIPTIONS.)

10024 SEMRT

```
01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?
32 ?
```

PROGRAM RUN
ONCE THE LINKER HAS COMPLETED ALL
INITIALIZATION THE FOLLOWING SERIES
OF OPERATIONS IS LOOPED THROUGH

1. LINKER RANDOMLY SELECTS ONE OF
THE INDIVIDUAL TESTS UNTIL IT
FINDS ONE THAT IS NOT WAITING
FOR INTERRUPT (WAIT IS BIT 0 OF
THE THIRD WORD IN TEST#) AND THAT
THE NEXT RANDOM NUMBER FALLS WITHIN
ITS ENTER LIMITS

2. IF THE MAP OPTION EXISTS, ALL LOGICAL PAGES
EXCEPT PAGE 0 ARE ACCESS PROTECTED WITH
THE PHYSICAL AREA OF THE SELECTED TEST
MAPPED TO ITSELF AND ANY ASSIGNED
SCRATCH AREA MAPPED TO START AT 1K
ABOVE THE TEST, MEMORY LOCATIONS SCRU
AND SCRHI (SCRATCH LOW AND HIGH) ARE
SET TO INDICATE THE LIMITS OF
THE SCRATCH AREA AVAILABLE TO THE TEST.

3. DATA CHANNEL LIMITS (DCHLO AND DCHHI)
ARE CALCULATED AND ENTERED (IF USED)

4. BMC LIMITS ARE CALCULATED AND SETUP.
(IF USED)

5. THE SELECTED TEST IS ENTERED AT
ITS SPECIFIED EXECUTE ENTRY POINT

10025 SEMRT

```
01  
02  
03  
04  
05  
06  
07  
08  
09  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
?6.4  
? INDIVIDUAL TEST DESCRIPTIONS  
?  
?6.4.1 DEMAND PAGING TEST  
?  
? THIS TEST DOESN'T RUN IF THE OPTION TO RUN UNMAPPED  
? WAS SELECTED. IF ENABLED THIS TEST CAUSES THE CPU TESTS  
? WHICH REMAP AND RELOCATE TO TAKE PAGE FAULTS AND BREAKPOINT  
? FAULTS IN THEIR NORMAL PROCESS OF TESTING.  
? TO ACCOMMODATE THE FAULTING PROCESS THE TESTS ARE RESTRICTED  
? TO USER "B" AND THE TESTS WHICH REMAP WILL DO SO IN USER "A".  
? INSTEAD OF SETTING UP THE MAP FOR USER "A" AS REQUIRED  
? BY THE TEST WHICH IS REMAPPING, ALL PAGES ARE SETUP TO PAGE  
? FAULT. THE TEST IS ENTERED BY FAULTING INTO THE STARTING  
? PAGE, AS EACH FAULT OCCURS THE MICRO-CODE PUSHES A CONTEXT  
? BLOCK AND GIVES CONTROL TO THE SUPERVISOR'S FAULT HANDLER.  
? THE FAULT HANDLER SETS UP THE MAP AS REQUIRED BY THE TEST  
? FOR THAT IK AND INVALIDATES THE LAST 1K USED. THE FAULT  
? HANDLER THEN SAVES THE CONTEXT BLOCK IN A PUSH DOWN STACK.  
? AFTER WHICH IT RESTARTS THE TEST VIA A UPOB INSTRUCTION.  
? CONTENTS OF THE PUSH DOWN STACK UPON OCCURRING AN ERROR  
? IF SW11 IS NOT SET.
```

10026 SEMRT

```
01  
02  
03  
04  
05  
06  
07  
08  
09  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
?6.4.2 ERROR CORRECTION  
?  
? THE ERROR CORRECTION OPTION IN MULTIPROGRAMMING  
? NORMALLY ENABLES ERROR CORRECTION IN MODE 3 (CORRECT  
? AND INTERRUPT). IF AN ERROR CORRECTION INTERRUPT OCCURS THIS  
? TEST SAVES ALL INFORMATION AVAILABLE PERTAINING TO THE FIRST  
? ERROR FOR LATER TYPEOUT. BETWEEN THE TIME OF THE ERROR CORRECTION  
? INTERRUPT AND COMPLETION OF THE TYPEOUT ERROR CORRECTION IS  
? RE-ENABLED IN "MODE 3". HOWEVER, UNTIL THE TYPEOUT IS COMPLETED,  
? ERROR CORRECTION INTERRUPTS ARE ONLY COUNTED  
? NOTE: THE TYPEOUT DOES NOT OCCUR IMMEDIATELY AT THE TIME  
? OF INTERRUPT, IT IS INITIATED AFTER  
? COMPLETION OF THE CURRENT PASS OF THE TEST THAT  
? WAS RUNNING WHEN THE INTERRUPT OCCURRED. ALSO,  
? IF THE ADDRESS OF THE ERROR WAS OUTSIDE OF THE  
? SCRATCH AND RESIDENT AREAS OF THE TEST THAT WAS  
? RUNNING, ONE SHOULD SUSPECT THAT THE ERROR  
? COULD HAVE OCCURRED DURING A DATA CHANNEL.  
?  
?6.4.3 CHECKERBOARD RAN  
?  
? THIS MEMORY CHECKER BOARD TEST IS A SUBSET OF OTHER MEMORY  
? CHECKERBOARDS. A COMPLETE TEST OF AN AVAILABLE SCRATCH  
? AREA IS COMPRISED OF THE FOLLOWING SEQUENCE:  
?  
?CB.TK=0  
? LOCATE THE EXECUTE PORTION OF CHECKERBOARD  
? INTO SCRATCH AND GENERATE THE CHECKERBOARD  
? PATTERN  
?  
?CB.TK=1  
? DISRUPT PASS-COMPLIMENT A SINGLE BIT IN EACH  
? OF THE FIRST 16 WORDS OF SCRATCH, SHUFFLE THESE  
? WORDS 16 TIMES SUCH THAT THEY END UP IN THEIR  
? ORIGINAL POSITION, RE-COMPLIMENT THE SINGLE  
? BIT IN EACH WORD--PROCEED WITH EACH GROUP OF  
? 16 WORDS UNTIL ALL MEMORY HAS BEEN EXERCISED.  
?  
?CB.TK=2  
? CHECK PASS-COMPARE EACH WORD IN SCRATCH WITH  
? THE PATTERN EXPECTED  
?  
?CB.TK=3  
? FAST CHECKSUM MEMORY TO ENSURE THAT ALL DATA  
? IS INTACT (RETURNS TO CHECK PASS IF CHECK-  
? SUM DOES NOT AGREE.)  
?
```

10027 SEMRT

```

01 10.4.4 ADDRESS TEST
02 ?
03 ?THE MULTIPROGRAMMING ADDRESS TEST GENERATES A VARIETY OF
04 ?A ADDRESS AND COMPLIMENT ADDRESS. PATTERNS IN AVAILABLE
05 ?SCRATCH. THE TEST SET FOLLOWS:
06 ?
07 ?A.TSK=0
08 ?SELECT A SCRATCH AREA TO WORK IN, MOVE THE
09 ?EXECUTE PORTION OF THE ADDRESS TEST TO
10 ?EITHER THE HIGH OR LOW END OF SCRATCH
11 ?GENERATE THE ADDRESS TO ADDRESS PAT-
12 ?TERN IN THE UPWARD (LOW SCRATCH TO HIGH
13 ?SCRATCH) DIRECTION, THE PATTERN IS GEN-
14 ?ERATED IN TWO STEPS. FIRST A RANDOM # OF
15 ?WORDS (OFFSET A.AUS) IS FILLED VIA A BAM
16 ?REST OF SCRATCH IS FILLED VIA A SECOND BAM
17 ?(ADRS (AC2))+(OFFSET+1(AC0) TO ADRS AC3.
18 ?
19 ?A.TSK=1
20 ?VERIFY THAT EACH SCRATCH LOCATION CONTAINS
21 ?ITS OWN LOGICAL ADDRESS.
22 ?
23 ?A.TSK=2
24 ?PATTERN GENERATION IS PERFORMED AS IN
25 ?A.TSK=0 EXCEPT THAT THE 2 BAM'S FILL EACH
26 ?SCRATCH LOCATION WITH THE 1'S COMPLIMENT OF
27 ?ITS LOGICAL ADDRESS.
28 ?
29 ?A.TSK=3
30 ?VERIFY THAT EACH LOCATION CONTAINS THE 1'S
31 ?COMPLIMENT OF ITS LOGICAL ADDRESS.
32 ?
33 ?A.TSK=4
34 ?EACH SCRATCH LOCATION IS AGAIN FILLED WITH
35 ?ITS OWN LOGICAL ADDRESS. HOWEVER, THE PATTERN IS
36 ?GENERATED IN THE DOWNWARD DIRECTION (HIGH SCRATCH
37 ?TO LOW SCRATCH) TWO STEPS ARE TAKEN. A RANDOM
38 ?# OF WORDS EQUAL TO OFFSET (A.AUS) ARE FILLED
39 ?WITH THEIR LOGICAL ADMS. THE REST OF SCRATCH IS
40 ?THEN FILLED VIA AN ELDA AC2+OFFSET, OFFSET IS
41 ?SUBTRACTED AND THE AN STM INTO THE LOWER
42 ?LOCATION,
43 ?
44 ?A.TSK=5
45 ?(SEE A.TSK=1)
46 ?
47 ?A.TSK=6
48 ?GENERATION IS AS A.TSK=4 EXCEPT EACH LOCATION
49 ?IS FILLED WITH THE 1'S COMPLIMENT OF ITS
50 ?LOGICAL ADDRESS
51 ?
52 ?A.TSK=7
53 ?(SEE A.TSK=3)
54 ?
55 ?A.TSK=10
56 ?THE PATTERN GENERATION OF A.TSK=0 IS RERUN
57 ?
58 ?A.TSK=11
59 ?(SEE A.TSK=1)

```

10028 SEMRT

```

01 10.4.5 EIS/MRI TEST
02 ?
03 ?THE MULTIPROGRAMMING EXTENDED INSTRUCTION SET - MEMORY
04 ?REFERENCE INSTRUCTION TEST IS ESSENTIALLY ANOTHER MEMORY
05 ?CHECKERBOARD EXERCISE. THIS TEST, HOWEVER, INCLUDES 19
06 ?BIT PATTERNS FOR ERROR CONNECTION MEMORY'S AND UTILIZES
07 ?BITE, BIT AND BLM INSTRUCTIONS TO EXERCISE THE MEM-
08 ?ORY. A COMPLETE PASS OF THE EIS/MRI TEST INCLUDES ALL
09 ?OF THE FOLLOWING:
10 ?
11 ?E1.TK=0
12 ?ASSIGN SCRATCH (1 TO 32K), RANDOMLY RE-
13 ?LOCATE EXECUTABLE CODE INTO THE SCRATCH AREA,
14 ?GENERATE CHECKERBOARD PATTERN.(1 OF 4 RANDOM
15 ?SELECTED IF ERROR CORRECTION)
16 ?
17 ?E1.TK=1
18 ?VERIFY THAT THE SCRATCH AREA CONTAINS THE
19 ?CORRECT CHECKERBOARD PATTERN
20 ?
21 ?E1.TK=2
22 ?RANDOMLY SELECT GROUPS OF 16 WORDS COMPLIMENT
23 ?A SINGLE BIT IN EACH WORD, SHUFFLE 16 WORDS
24 ?16 TIMES, RECOMPLIMENT THE SINGLE BIT IN
25 ?EACH WORD.
26 ?
27 ?E1.TK=3
28 ?(SEE E1.TK=1) COMPARE
29 ?
30 ?E1.TK=4
31 ?SELECT RANDOM X DRIVERS, COMPLIMENT A
32 ?SINGLE BIT ON EACH OF 16 DRIVERS (EVERY 64TH WORKU)
33 ?RECOMPLIMENT ALL OF THE PATTERN AREA BACK TO ITSELF,
34 ?
35 ?E1.TK=5
36 ?(SEE E1.TK=1) COMPARE
37 ?BLM THE PATTERN AREA TO ITSELF
38 ?
39 ?E1.TK=6-7-10
40 ?(SEE E1.TK=1) COMPARE
41 ?
42 ?E1.TK=11
43 ?BYTE TEST - LDB = COMPLIMENT
44 ?
45 ?E1.TK=12
46 ?STB LDB = RE-COMPLIMENT - STB EACH
47 ?SEQUENTIAL BYTE IN THE PATTERN AREA.
48 ?(COMPARE AGAIN)
49 ?
50 ?E1.TK=13
51 ?GENERATE COMPLIMENT WORST CASE PATTERN
52 ?
53 ?E1.TK=14
54 ?(SEE E1.TK=1) COMPARE
55 ?
56 ?E1.TK=15
57 ?(SEE E1.TK=2) BIT TEST
58 ?
59 ?E1.TK=16
60 ?(SEE E1.TK=3) COMPARE
61 ?
62 ?E1.TK=17
63 ?(SEE E1.TK=4) DRIVERS
64 ?
65 ?E1.TK=21
66 ?(SEE E1.TK=5) COMPARE
67 ?
68 ?E1.TK=22,23,23
69 ?(SEE E1.TK=6,7,10) BLM'S
70 ?
71 ?E1.TK=25
72 ?(SEE E1.TK=11) COMPARE
73 ?
74 ?E1.TK=26
75 ?(SEE E1.TK=12) BYTES
76 ?
77 ?E1.TK=27
78 ?(SEE E1.TK=13) COMPARE

```

```

10029 SEMRT
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
;6.4.6 ARITHMETIC TEST
;
;THE MULTIPROGRAMMING RELIABILITY ARITHMETIC TEST WAS
;DERIVED FROM THE STAND ALONE ARITHMETIC TEST. THIS TEST
;REQUIRES 2K OF SCRATCH FOR EXECUTION. THE EXECUTE POK-
;TION OF THE TEST IS RANDOMLY RELOCATED WITHIN AVAILABLE
;SCRATCH. IF THE SYSTEM IS MAPPED, (HAS AN MMPV) THE
;SCRATCH AREA IS RANDOMLY REMAPPED TO SOME OTHER LOGICAL AD-
;RESS FOR EXECUTION. AT THE END OF EACH EXECUTION PASS SCRATCH
;AREA IS RANDOMLY RELEASED OR HELD. IF HELD, THE NEXT TIME
;THE TEST IS ENTERED, THE EXECUTABLE PORTION OF THE TEST WILL
;AGAIN BE RANDOMLY RELOCATED WITHIN SCRATCH FOR EXECUTION.
;
;6.4.7 FLOATING POINT TEST
;
;THE MULTIPROGRAMMING FLOATING POINT TEST IS SIMILAR IN OP-
;ERATION TO THE ARITHMETIC TEST. THE FPU TEST DATA BUFFER IS
;LOCATED RANDOMLY WITHIN 32 WORDS IN THE CENTER OF THE EX-
;ECUTE PORTION OF THE FLT PT TEST. THE FLT. PT. NUMBERS PRO-
;CESSED BY THIS TEST ARE FIXED (NOT RANDOM) AND CAN BE FOUND
;SPECIFIED ON THE LISTING FOR EACH TEST.
;
;6.4.8 FLOATING POINT FUNCTIONS TEST
;
;FLOATING POINT FUNCTIONS BEING TESTED INCLUDE: SQUARE ROOT,
;EXPONENTIAL, NATURAL LOGARITHM, SINE, COSINE, AND POLYNOMIAL
;(SINGLE AND DOUBLE PRECISION FOR ALL TESTS). THE TEST IS RANDOMLY
;RELOCATED TO THE ASSIGNED SCRATCH AREA WHERE IT IS EXECUTED.
;
;6.4.9 LEF/ERROR TEST
;
;THE LEF MODE - ERROR TEST IN MULTIPROGRAMMING RELIABILITY IS
;ONLY RUN IF AN MMPV EXISTS. THE LEF PORTION OF THIS TEST VERIFIES
;THAT THE LEF ENABLE ON THE MMPU FUNCTIONS IN ALL ADDRESSING
;MODES. THE ERROR PORTION OF THE TEST VERIFIES THAT THE WRITE, I/O
;DEFER AND VALIDITY PROTECT FEATURES OF THE MMPU FUNCTION
;CORRECTLY. SCRATCH AND EXECUTION ARE TREATED AS IN ARITH-
;METIC TEST.
;
;6.4.10 EXTENDED ADDRESSING TEST
;
;THE EXTENDED ADDRESSING TEST
;VERIFIES THE CORRECT OPERATION OF THE DOUBLE LENGTH
;INSTRUCTIONS, THE IMMEDIATE MODE DOUBLE LENGTH,
;DISPA, CLW, MSP, HLV AND ELEF.
;SCRATCH AREA IS TREATED AS INTHE EIS/MRI TEST
;WITH TEST EXECUTION SIMILAR TO THE ARITH,FLT PT.
;AND LEF/ERROR TESTS

```

```

10030 SEMRT
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
;6.4.11 ARRAY PROCESSOR TEST
;
;THIS TEST, VERIFIES THE LDR AND
;STR INSTRUCTIONS AS A PAIR. USING LDR, AN ARRAY OF 128.
;SEQUENTIAL, FLOATING POINT NUMBERS, ARE LOADED TO AP RAM
;FROM MAIN (MEMORY BUFFER #1 ALL TESTS USE FIRST 1K
;OF AP RAM. THEN USING STR INSTRUCTION, THE ARRAY IN RAM
;IS STORED BACK TO MM IN BUFFER #2. BUFFERS #1 AND #2
;ARE THEN COMPARED AND SHOULD BE THE SAME.
;
;THE SRS AND ARS INSTRUCTIONS ARE ALSO TESTED AS
;A PAIR. USING THE SEQUENTIAL, FLOATING POINT DATA AL-
;READY LOADED IN RAM FROM PREVIOUS TEST AND THE ARS IN-
;STRUCTION, 1.0 IS ADDED TO THIS ARRAY (CALL IT ARRAY A).
;THE RESULT OF THIS OPERATION IS PUT RIGHT ABOVE ARRAY A.
;IN AP RAM (ARRAY B) THEN USING SRS INSTRUCTION 1.0 IS
;SUBTRACTED FROM ARRAY B. THE RESULT OF THIS OPERATION
;IS STILL IN ARRAY B. ARRAYS A AND B ARE THEN COMPARED
;AND SHOULD BE THE SAME.
;
;THE 3RD AND FINAL TEST IS MUCH MORE COMPLICATED.
;THIS TEST FOURIER TRANSFORMS AN IMPULSE TO A STEP, THE
;STEP IS THEN INVERSE TRANSFORMED BACK TO AN IMPULSE.
;THE OUTPUT SHOULD EQUAL THE INPUT.
;
;FIRST AN IMPULSE FUNCTION OF STRENGTH ONE, 128.
;ELEMENTS LONG IS CREATED IN MM AS AN INTEGER ARRAY.
;USING FLL INSTRUCTION, IT IS CONVERTED TO A FLOATING
;POINT ARRAY AND LOADED TO AP RAM. THIS ARRAY IS FOURIER
;TRANSFORMED USING FFTC INSTRUCTION, THE RESULT SHOULD
;BE A STEP WHICH IS STORED IN A COMPLEX FORM, ALL 128
;REAL PARTS ARE 1.0. ALL 128 IMAGINARY PARTS ARE 0.0.
;THIS IS TESTED USING THE CMS EQ INSTRUCTION. IF THERE
;IS AN ERROR HERE, THE ACS WILL BE PRINTED WITH ACO
;CONTAINING RETURNED VALUE AND AC1 CONTAINING EXPECTED
;VALUE. THE STEP IS NOW INVERSE TRANSFORMED USING THE
;FFTC INSTRUCTION, THE RESULT SHOULD BE AN IMPULSE
;WITH MAXIMUM HEIGHT 128. THIS MAX ELEMENT SHOULD BE
;THE ZEROth ELEMENT IN THE ARRAY. BOTH THESE CONDITIONS
;ARE CHECKED USING THE MXP INSTRUCTION. ALL OTHER REAL
;AND IMAGINARY ELEMENTS OF THIS IMPULSE ARRAY SHOULD
;BE 0.0. THIS IS CHECKED VIA THE CMS EQ INSTRUCTION.
;THIS IMPULSE FUNCTION ARRAY IN AP RAM IS THEN SCALED
;DOWN TO STRENGTH ONE USING THE MRS INSTRUCTION. THEN
;THE RESULTING REAL IMPULSE ARRAY IS INTEGRATED BACK
;TO MM USING THE FXS INSTRUCTION. THE RESULTING INTEGER
;ARRAY IS CHECKED AGAINST THE ORIGINAL IMPULSE ARRAY.
;THEY SHOULD BE THE SAME.

```



```

:0031 SEMRT
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

:16.4.12 WCS TEST
:
: THIS TEST CAN'T BE RUN WITH THE ARRAY
: PROCESSOR TEST. IF THE ARRAY PROCESSOR
: IS INSTALLED BUT NOT TO BE TESTED, A
: PATCH IS REQUIRED TO ENABLE THE WCS
: TEST BEFORE IT CAN BE RUN.
:
: APSEL ;PATCH TO 401
:
: THE WCS TEST IS DIVIDED INTO FOUR MAIN
: AREAS WHICH ARE DESCRIBED BELOW.
:
:16.4.12.1 DEC1,DEC2 TEST
:
: A DEC1 IS PERFORMED TO A RANDOM LOCATION
: IN WCS, FROM THERE A DEC2 IS PERFORMED
: TO ANOTHER RANDOM LOCATION IN WCS AND THEN
: AN EXIT OCCURS. THE LAST THREE RANDOM
: NUMBERS ARE USED AS FOLLOWS:
:
: AC0 BITS 12-15 = ENTRY # =DEC1 ADDRESS
: AC1 BITS 1-4 = ACS *ACD
: ADDRESS FOR DEC2 = 6-9,1-4, FROM XOP1
:
:16.4.12.2 FILE TEST
:
: A RANDOM LOCATION IN THE FILE IS LOADED
: WITH RANDOM DATA. THE FILE IS THEN READ AND
: CHECKED.
:
: AC0 = RANDOM DATA
: AC2 = RANDOM ADDRESS (BITS 8-15)
:
:16.4.12.3 ALU TEST
:
: THE ALU TEST IS A GROUP OF MICRO-INSTRUCTIONS
: WHICH ARE LOADED WITH A RANDOM STARTING LOCATION
: IN WCS AND WHICH EXERCISE ALL THE ALU FUNCTIONS
: ALONG WITH FUNCTIONS IN THE FOLLOWING FIELDS:
: A=PORT,A=INPUT,B=PORT,SHIFT,LOAD, AND CARRY.
:
: THE THREE RANDOM #'S IN AC0,AC1,AC2 ARE USED AS
: OPERANDS AND THE RESULTS FROM EXECUTION
: OF THE WCS SEQUENCE ARE COMPARED WITH SIMULATED
: RESULTS.
:
: THE LAST THREE RANDOM NUMBERS ARE USED AS FOLLOWS:
: AC0 BITS 8-15 =FIRST ADDRESS IN WCS
: AC2 BITS 12-15 =ENTRY # (0-17)
: AC0 =OPERAND 1
: AC1 =OPERAND 2
: AC2 =OPERAND 3
:
:16.4.12.4 MEMORY TEST
:
: THE WCS MEMORY TEST PRIMARILY EXERCISES THE
: MA AND MBUS FIELDS.
:
: THE TEST SEQUENCE IN WCS GENERATES TWO
: NEW WORDS DEPENDENT UPON THE

```

0032 SEMRT

```

01
02
03
04
05
06
07
08
09
10
11

: ORIGINAL RANDOM NUMBER IN TWO WORK LOCATIONS.
: THE MAIN PROGRAM SIMULATES THE PROCEDURE AND
: COMPARES THE ACTUAL WITH THE EXPECTED RESULTS.
:
: THE LAST THREE RANDOM NUMBERS ARE USED AS FOLLOWS:
: AC0 BITS 8-15 =FIRST ADDRESS IN WCS
: AC2 BITS 12-15 =ENTRY # (0-17)
: AC0 =ORIGINAL MR0
: AC1 =ORIGINAL MR1
:

```

10033 SEMRT

```
01 ;
02 ;
03 ;
04 ;
05 ;
06 ;
07 ;
08 ;
09 ;
10 ;
11 ;
12 ;
13 ;
14 ;
15 ;
16 ;
17 ;
18 ;
19 ;
20 ;
21 ;
22 ;
23 ;
24 ;
25 ;
26 ;
27 ;
28 ;
29 ;
30 ;
31 ;
32 ;
33 ;
34 ;
35 ;
36 ;
37 ;
38 ;
39 ;
40 ;
41 ;
42 ;
43 ;
44 ;
45 ;
46 ;
47 ;
48 ;
49 ;
50 ;
51 ;
52 ;
53 ;
54 ;

;6-4.13 COMMERCIAL INSTRUCTION TEST
;
;UPON ENTERING FOR INITIALIZATION THIS TEST DOES A TRIAL
;INSTRUCTION TO DETERMINE IF THE COMMERCIAL OPTION AND
;THE FLOATING POINT OPTION ARE INSTALLED TOGETHER
;UPON ENTERING FOR EXECUTION THE TEST TRIES TO ACQUIRE
;4K OF SCRATCH, IF OBTAINED THE TEST MODULE IS
;MOVED UP INTO SCRATCH LEAVING THE AREA ABOVE AND
;BELOW THE TEST AS DATA SCRATCH BUFFERS.
;THE SIX INSTRUCTIONS TESTED ARE: ELDB, ESTB, CMV, CMP
;CTR, AND CMT.
;THE EXTENDED LOAD BYTE, STORE BYTE INSTRUCTIONS ARE
;TESTED TOGETHER, A RANDOM BYTE ADDRESS IS GENERATED IN
;EITHER THE HIGH OR THE LOW SCRATCH BUFFER. A RANDOM
;NUMBER (16 BITS) IS THEN STORED INTO MEMORY LOCATION
;CONTAINING THAT BYTE. BITS 8-15 OF THIS RANDOM NUMBER
;IS AGAIN STORED INTO THAT BYTE ADDRESS BY THE ESTB INSTR
;THESE TWO ADJACENT BYTES OF THE SAME WORD ARE THEN LOAD
;ONE AT A TIME BY THE ELDB INSTRUCTION BACK INTO THE ACCU
;THE RANDOM NUMBER IS RENEWED RECONSTRUCTED AND COMPARED WITH
;THE ORIGINAL FOR ERROR. THIS EXERCISE CHECKS THAT THE EL
;ESTB INSTRUCTIONS DO NOT DISTURB THE ADJACENT BYTES.
;ALL FOUR ADDRESSING MODES ARE TESTED SEPARATELY.
;THE CMV, CMP, CTR, AND CMT INSTRUCTIONS ALL DEAL
;WITH STRINGS OF BYTES FROM A SOURCE TO A DESTINATION
;FIELD. THE SIZES OF THE LOW AND HIGH BUFFER ARE COMPARED
;AND THE SMALLER BUFFER IS SELECTED AS THE SOURCE
;BUFFER WHILE THE LARGER IS THE DESTINATION. THE SOURCE
;BUFFER IS FILLED WITH RANDOM DATA AT THE START OF THE
;TEST IN ORDER TO MINIMIZE THE USE OF THE RANDOM DATA
;GENERATOR. THE CMV AND CMP INSTRUCTIONS ARE EXERCISED TO
;THE CTR AND CMT INSTR. ARE EXERCISED SEPARATELY
;AND THEIR TRASLATION TABLE IS LOCATED RANDOMLY IN THE
;BUFFER. SINCE THE CTR INSTRUCTION REQUIRES A TRANSLATION
;OF 128 WORDS, A SCHEME IS SETUP WHICH DIVIDES THE
;LARGER BUFFER INTO TWO HALVES IF THE SMALLER BUFFER
;SIZE IS LESS OF 256 WORDS. IN THIS CASE THE LOWER HAL
;CHOSEN AS THE SOURCE AND THE UPPER HALF AS THE DESTINATION
;BUFFER.
;THE LDI, STI, LDIX, LSN AND FINI INSTRUCTIONS HANDLE THE
;CONVERSION OF INTEGERS AND FLOATING POINT NUMBERS.
;A RANDOM NUMBER IS FLOATED FROM MEMORY INTO FPACO,
;THE EXPONENT OF WHICH IS THEN RANDOMIZED. FPACO IS
;INTEGRIZED (BY FINI) AND STORED (BY STI) AS AN
;INTEGER 16 BYTES LONG. THIS INTEGER IS THEN LOADED BY
;LDI INTO FPACI, AND COMPARED WITH FPACO FOR ERROR.
;AND THE RETURNED CODE IN AC1 IS EXAMINED FOR ERROR
;A SIMILAR APPROACH IS USED IN TESTING THE LDIX, STIX
;INSTRUCTIONS. ALL EIGHT FORMATS OF INTEGERS (TYPES 0-7)
;ARE TESTED SEPARATELY.
;THE EDIT INSTRUCTION IS USED TO CONVERT INTEGERS
;FROM ONE FORMAT TO THE OTHER. THREE TESTS ARE
;WRITTEN IN WHICH ALL EDIT OP CODES ARE EXERCISED.
```

10034 SEMRT

```
01 ;
02 ;
03 ;
04 ;
05 ;
06 ;
07 ;
08 ;
09 ;
10 ;
11 ;
12 ;
13 ;
14 ;
15 ;
16 ;
17 ;
18 ;
19 ;
20 ;
21 ;
22 ;
23 ;
24 ;
25 ;
26 ;
27 ;
28 ;
29 ;
30 ;
31 ;
32 ;
33 ;
34 ;
35 ;
36 ;
37 ;
38 ;
39 ;
40 ;
41 ;
42 ;
43 ;
44 ;

;6-4.14 DCU-50/200 TEST
;
;THE MULTI-PROGRAMMING DCU-50/200 TEST RUNS
;AN ARITHMETIC TEST VIA THE DATA CHANNEL INTO
;THE HOST MEMORY.
;THE DCU-50/200 INTERRUPTS THE HOST CPU WHEN EITHER IT
;COMPLETES THE TEST OR UPON DETECTING AN ERROR.
;THIS TEST WILL AUTO-SIZE FOR THE EXISTENCE OF THE DCU AT
;DEVICE CODE 64. IF OTHER DEVICE CODES ARE TO BE USED,
;PATCH THEM INTO LOCATION DCUOVV. IF NOT FOUND THE TEST
;WILL BE AUTOMATICALLY DELETED.
;
;6-4.15 SC MEMORY TEST
;
;THIS MEMORY TEST DOES A READ/MODIFY/WRITE TO THE AVAILABLE
;SCRATCH AREA USING THE "ISZ AND DSZ" INSTRUCTION.
;THE ISZ/DSZ TEST IS MOVED INTO SCRATCH AT EITHER END
;AND TESTED AREA IS THE UNOCCUPIED SCRATCH AREA.
;THE TEST IS BROKEN INTO THE
;FOLLOWING CHECKS:
;
;MM.TK= 0 WRITE INTO EACH MEMORY LOCATION A MINUS
;ONE AND VERIFY EACH LOCATION.
;
;MM.TK= 1 READ A LOCATION BEFORE DOING THE ISZ
;TO VERIFY IT HASN'T BEEN DISTURBED.
;
;MM.TK= 2 ISZ DIDN'T SKIP
;
;MM.TK= 3 LOCATION NOT 0 AFTER ISZ
;
;MM.TK= 4 DSZ SKIPPED-ERROR
;
;MM.TK= 5 DSZ TEST- LOCATION NOT -1 AFTER DSZ
;
;MM.TK= 6 SAME AS 1, EXCEPT TESTING IN THE REVERSE
;DIRECTION
;
;MM.TK= 7 SAME AS 2, EXCEPT TESTING IN THE REVERSE
;DIRECTION.
;
;MM.TK= 10 SAME AS 3, EXCEPT TESTING IN THE REVERSE
;DIRECTION.
```

10035 SEMRT

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20

```
:6.4.21 REAL TIME CLOCK  
:  
:THE REAL TIME CLOCK IS RUN AT 100 HERTZ. RUNTIME ALONG  
:WITH ACCUMULATED ERROR COUNT ARE PRINTED AT 5 MINUTES  
:15 MINUTES, 30 MINUTES AND EVERY 30 MINUTES OF RUNTIME  
:THEREAFTER. THIS TYPEDOUT ALSO OCCURS AFTER EVERY ERROR  
:TYPEDOUT OR IF TTY KEY 4 IS TYPED.  
: * * * * * NOTE * * * * *  
: * * * * * WHEN RUNNING THIS TEST WITH THE DCU-50/200 TEST AND/OR  
: * * * * * WITH IPMORT STARTED USING IT'S MAP, THE PRINTED TIME  
: * * * * * CAN LOSE TIME WITH RESPECT TO REAL RUN TIME. THIS IS  
: * * * * * DUE TO THE HEAVY CONCENTRATION OF DCH ACTIVITY CAUSED BY  
: * * * * * THESE DEVICES AS TESTED BY MULTI-PROGRAMMING REL. TEST  
: * * * * *  
:6.4.22 TELETYPE TEST  
:  
:THE TELETYPE TEST PRINTS A SINGLE LINE CONSISTING OF THE  
:CHARACTERS SPACE TO Z. THE TEST WILL ALSO ECHO CHARACTERS  
:AS TYPED.
```

10036 SEMRT

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31

```
:6.4.23 I/O TESTER TEST  
:  
:THIS TEST UTILIZES THE I/O TESTER TO PERFORM  
:DATA CHANNEL OPERATIONS. IF THE SYSTEM  
:HAS A MPMUI(NEW MAP) INSTALLED AND THE I/O TESTER  
:IS AT THE PROPER ECO LEVEL BOTH DCH MAPS A AND  
:B WILL BE USED IN MAPPED MODE.  
:  
:THE I/O TESTER IS ASSUMED TO BE ASSIGNED TO DEVICE  
:CODE 4G.  
:READ OR WRITE OPERATIONS ARE SELECTED RANDOMLY.  
:2 TO 4 K OF SCRATCH ARFA ARE ASSIGNED TO THIS TEST.  
:  
:READ OPERATION:  
:THE I/O TESTER BUFFER IS LOADED WITH A RANDOM WORD  
:AND THE BLK SIZE IS SET UP FOR 64 WORDS. READ COMMAND IS  
:GIVEN AND REPEATED UNTIL ENOUGH BLKS TO FILL SCRATCH  
:ARE RECEIVED. THEN SCRATCH AREA IS CHECKED FOR  
:THE PROPER DATA WORD.  
:  
:WRITE OPERATION:  
:64 RANDOM WORDS ARE GENERATED AND THEN MOVED INTO  
:SCRATCH AREA REPEATEDLY UNTIL AREA IS FILLED.  
:WRITE COMMAND IS GIVEN AFTER SETTING BLK SIZE  
:TO 64 WORDS. THE I/O TESTER INTERRUPTS AFTER EACH BLK  
:AND THE DATA BUFFER REGISTER IS READ AND STORED FOR  
:LATER CHECK. THIS IS REPEATED UNTIL ALL BLKS HAVE BEEN  
:RECEIVED. NEXT THE SCRATCH AREA IS CHECKED TO INSURE  
:IT WASN'T DISTURBED AND THEN A SOFTWARE XOR OF THE  
:64 WORDS OF DATA IS FORMED AND EACH RECEIVED WORD  
:IS COMPARED TO IT.
```

10037 SEMRT

```

01 REQUESTING THE ODT EDITOR
02 TO ENTER THE ODT TYPE A CONTROL 0 ON
03 THE TTI. THIS CAN BE DONE AT ANY POINT IN THE
04 PROGRAM.
05 RESPONSE.
06 ON ENTERING THE ODT A CARRIAGE RETURN, LINE FEED
07 AND AN @ IS TYPED ON THE TIO.
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

```

7.0 ODT EDITOR

7.1 REQUESTING THE ODT EDITOR
TO ENTER THE ODT TYPE A CONTROL 0 ON
THE TTI. THIS CAN BE DONE AT ANY POINT IN THE
PROGRAM.
RESPONSE.

7.2 ON ENTERING THE ODT A CARRIAGE RETURN, LINE FEED
AND AN @ IS TYPED ON THE TIO.

7.3 CONVENTIONS AND SYMBOLS IN COMMAND LINES
=====

CR PRESSING THE RETURN KEY IS REPRESENTED BY CR .

LF PRESSING THE LINE FEED KEY IS REPRESENTED BY LF .

? PRESSING AN ILLEGAL KEY CAUSES THE ODT TO RESPOND WITH
A ?

^ PRESSING AN UP-ARROW KEY IS REPRESENTED BY ^ .

@ ODT IS READY AND AT YOUR SERVICE.

7.4 COMMAND STRUCTURE
=====

AN ODT COMMAND HAS THE GENERAL FORMAT:

(ARGUMENT) [COMMAND]

ARGUMENT MAY BE ONE OF THE FOLLOWING:

ADR AN OCTAL ADDRESS OR AN EXPRESSION OF THE FORM:
xxxxx...
WHERE EACH X IS AN OCTAL INTEGER, SEPARATED
FROM THE FOLLOWING X BY EITHER +(PLUS)
OR -(MINUS). LEADING ZEROS NEED NOT BE TYPED.

N AN OCTAL INTEGER.

A COMMAND IS A SINGLE TELETYPE CHARACTER

CHARACTERS USED TO OPEN/CLOSE LOCATIONS INCLUDE:
"/" "CR" "LF" "@"

CHARACTERS USED TO ENTER/EXIT ODT INCLUDE:
"0" (CTRL 0) "R" "P"

CHARACTERS USED TO MODIFY CURRENT ARGUMENTS ARE:
"RUBOUT" "+" "-" AND THE INTEGERS 0 TO 7

THE CHARACTER "=" ALLOWS THE CURRENT ARGUMENT TO BE
EXAMINED WITHOUT OPENING OR CLOSING THE CURRENT LOC.

CHARACTERS TO SPECIFY IOP OR HOST INCLUDE:
"I" "P" "R" "H"

NOTE: A "R" OR "P" WHILE IN "I" MODE PLACES ODT IN
HOST MODE.

CHARACTERS USED TO MANIPULATE THE ECLIPSE MAP INCLUDE:
"MM" "MA" "MB" "MJ" "MT" "MNE" "MNL"

0038 SEMRT

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27

```

7.5 COMMANDS TO OPEN/CLOSE A LOCATION
=====

THE MEMORY LOCATION TO BE OPENED IS TYPED OUT.
OPEN THE LOCATION AND PRINT ITS CONTENTS
OPEN THE LOCATION CURRENTLY POINTED BY THE POINTER
AND PRINT ITS CONTENTS.

+ADR/ ADD ADR TO THE POINTER, OPEN THE LOCATION AND
PRINT ITS CONTENTS.

-ADR/ SUBTRACT ADR FROM THE POINTER, OPEN THE LOCATION AND
PRINT ADR CONTENTS.

CR CLOSE THE OPEN LOCATION WITH OR WITHOUT
MODIFICATION OF ITS CONTENTS.

LF CLOSE THE OPEN LOCATION WITH OR WITHOUT
MODIFICATION OF ITS CONTENTS AND OPEN THE
SUCCEEDING LOCATION.

/ CLOSE THE OPEN LOCATION WITHOUT MODIFYING
ITS CONTENTS AND OPEN THE CELL POINTED
BY ITS CONTENTS

+ADR/ CLOSE THE OPEN LOCATION WITHOUT MODIFYING
ITS CONTENTS AND OPEN THE LOCATION POINTED
BY ITS CONTENTS+ADR

-ADR/ CLOSE THE OPEN LOCATION WITHOUT MODIFYING ITS
CONTENTS AND OPEN THE LOCATION POINTED BY
ITS CONTENTS-ADR.

^ CLOSE THE CURRENT LOCATION AND OPEN "-1"

10039 SEMRT

01 : 17.6 OTHER COMMANDS
02 : *****
03 :
04 : RUBOUT THE RUBOUT KEY IS USED TO DELETE ERRONEOUSLY TYPED
05 : DIGITS EACH TIME THE RUBOUT KEY IS PRESSED. THE RIGHT
06 : MOST DIGIT IS DELETED AND ECHOED ON THE TERMINAL.
07 : IF THE RUBOUT KEY IS PRESSED RIGHT AFTER OPENING A CELL
08 : THEN IT ALLOWS THE MODIFICATION OF THE CONTENTS AS IF
09 : THEY WERE TYPED JUST BEFORE THE KEY WAS PRESSED.
10 :
11 : P RESTART THE EXECUTION OF THE PROGRAM AT THE LOCATION
12 : FOLLOWING THE ONE WHICH CALLED ENTRY TO ODT. IF IN
13 : "I" MODE, THE IOP WILL BE STARTED AT THE SAVED PC
14 : AND THE MODE WILL BE CHANGED TO "H"(HOST).
15 :
16 : ADDR START EXECUTION OF THE PROGRAM AT LOCATION ADDR AFTER
17 : AN IO RESET. IF IN "I" MODE, THE SART WILL BE TO THE
18 : IOP AND THE MODE WILL BE SET TO "H"(HOST). USE ONLY
19 : THE STARTING ADDRESSES 200 TO 212 AS APPROPRIATE.
20 :
21 : I STOPS THE IOP, SETS MODE TO IOP. ALL FOLLOWING COMMANDS
22 : WILL BE INTERPRETED AS IOP COMMANDS UNTIL EITHER
23 : "H,P,R " ARE TYPED.
24 :
25 : NA TYPE THE CONTENTS OF SAVED ACCUMULATOR "N".
26 :
27 : K KILL THE STRING TYPED SO FAR. ODT RESPONDS WITH A ? AND
28 : THE OPEN LOCATION IS CLOSED WITHOUT MODIFICATION.
29 :
30 : = PRINT THE CURRENT ARGUMENT (I.E. TYPING "= " WILL
31 : PRINT THE ADDR OF THE LAST OPENED LOCATION)

10040 SEMRT

01 : 7.7 MAPPED COMMANDS
02 :
03 : ALL MAPPED COMMANDS MUST BE PRECEDED WITH A "M"
04 : COMMAND, I.E. "MM" "MA" "MB" "MC" "MT" "MNE" "MNL"
05 : ETC.
06 : ALL MAPPED COMMANDS ARE VALID ONLY UNDER LOCAL MODE.
07 : IE. NOT TO AN IOP
08 :
09 : MM SETS SWITCH SO THAT ALL MEMORY ACCESSES ARE
10 : MAPPED USING THE LAST USER'S SETUP UNTIL A "MU"
11 : "MA" OR "MB" IS INPUTTED.
12 :
13 : MA SETS SWITCH SO THAT ALL FURTHER MEMORY ACCESSES
14 : ARE MAPPED USING USER=A UNTIL A "MB" OR "MU" IS
15 : ENTERED.
16 :
17 : MB SETS SWITCH SO THAT ALL FURTHER MEMORY ACCESSES
18 : ARE MAPPED USING USER=B UNTIL A "MA" OR "MU"
19 : IS ENTERED.
20 :
21 : MC PRINTS THE CONTENTS OF THE LAST FIVE CONTEXT BLOCKS
22 : NOTE: FIRST TWO WILL BE IDENTICAL COPIES IF THE
23 : MOST RECENT PUSH WASN'T A MAP VIOLATION TRAP.
24 : THE "MC" COMMAND IS USEFUL ONLY ON MRP2 TYPE
25 : PROCESSORS.
26 :
27 : MT PRINTS THE CURRENT CONTENTS OF ALL MAP ENTRY TABLES
28 :
29 : MNE PRINTS THE MAP ENTRY CORRESPONDING TO THE VALUE OF
30 : N TYPED, WHERE N IS THE LOGICAL PAGE ADDRESS.
31 : IF NO VALUE FOR N IS ENTERED THEN THE NEXT
32 : LOGICAL MAP ENTRY IS TYPED.
33 :
34 : MNL SETS MAP LAST BLOCK TO VALUE ENTERED.
35 : OCTAL VALUES CAN RANGE FROM 0 TO 377.
36 : COMMANDS "A,B" CAN BE USED TO MODIFY FORMAT IF CALLED
37 : BEFORE "L" COMMAND.
38 :
39 : MU CLEARS MAP MODE TO STOP MAPPING OF MEMORY ACCESSES.
40 :
41 : MNS PRINTS THE CONTENTS OF THE BMC MAP WHICH CORRESPONDS
42 : TO THE LOGICAL PAGE ENTERED "N".
43 :
44 : NOTE: ENTERING OR EXITING ODT CLEARS MAPPED MODE.
45 :

10041 SEMRT

01 ;
02 ; 7.8 MODIFICATION OF A LOCATION
03 ; -----
04 ;
05 ; ONCE A LOCATION HAS BEEN OPENED ITS CONTENTS CAN BE
06 ; MODIFIED IN ONE OF THE FOLLOWING WAYS:
07 ;
08 ; 1) TYPE THE OCTAL NUMBER OR A STRING OF NUMBERS SEPERATED
09 ; BY + OR -. FOLLOWED BY CR , OR LF . IN THIS CASE THE SUM
10 ; OF THE TOTAL NUMBERS TYPED-IN WILL BE DEPOSITED. LEADING
11 ; ZEROS NEED NOT BE TYPED.
12 ;
13 ; 2) TYPE + OR - FOLLOWED BY A NUMBER OR A STRING OF NUMBERS
14 ; SEPERATED BY + OR -, FOLLOWED BY CR , OR LF . IN THIS
15 ; CASE SUM OF THE TOTAL NUMBERS TYPED IN WILL BE ADDED TO
16 ; OR SUBTRACTED FROM THE PREVIOUS CONTENTS OF THE LOCATION.
17 ; LEADING ZEROS NEED NOT BE TYPED.
18 ;
19 ; 3) ADDRESS ITSELF OR AN OCTAL NUMBER RELATIVE TO THE
20 ; ADDRESS OF THE LOCATION CAN BE DEPOSITED IN A MEMORY
21 ; LOCATION BY TYPING A CR -ADR FOLLOWED BY A CR , OR LF .
22 ; 4) LOCATION A RUBOUT COMMAND GIVEN RIGHT AFTER OPENING A
23 ; LOCATION ALLOWS THE MODIFICATION OF ITS CONTENTS
24 ; AS IF THEY WERE TYPED IN JUST BEFORE THE COMMAND
25 ; WAS ISSUED.