

TEXT LISTING

068-000514-01

PROGRAM

S-130 WRITABLE CONTROL  
STORE DIAGNOSTIC; PART 2

TEXT TAPE

097-000514-01

ABSTRACT

THIS PROGRAM IS 1 OF 5 DESIGNED TO TEST THE FUNCTIONAL OPERATION OF THE WRITABLE CONTROL STORE OPTION (WCS). THIS PROGRAM SHOULD NOT BE RUN UNTIL ALL THE C.P. AND I/O TEST PROGRAMS HAVE BEEN SUCCESSFULLY EXECUTED. THE LAST STEP IN THE TEST PROCEDURE SHOULD BE THE EXECUTION OF ALL THE WCS TEST PROGRAMS WITH THE CAT/KITTEN RUNNING IN THE BACKGROUND.

```

0001 MCS          MACRO REV 06.20          14:20:07 11/09/77          10002 WCS
01
02
03
04
05
06
07 *****
08 ; NAME: EMLACSB.TX          PART NUMBER: 097-000514
09 ;
10 ;
11 ; DESCRIPTION: S-130 WRITABLE CONTROL STORE DIAGNOSTIC; PART 2
12 ; TEXT FILE
13 ;
14 ;
15 ; REVISION HISTORY:
16 ;
17 ; REV.          DATE
18 ;
19 ; 00          05/20/77
20 ; 01          11/11/77
21 ;
22 ; COPYRIGHT © DATA GENERAL CORPORATION, 1977
23 ; ALL RIGHTS RESERVED.
24 ; *****
25 ; *****

```

```

;
; TITLE WCS
; ECLIPSE WRITABLE CONTROL STORE TEST
; PART 2

```

```

01
03
04
05
06

```



10005 WCS

01  
02  
03  
04  
05  
06  
07  
08  
09  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55

ERROR DESCRIPTION  
4.1  
NORMAL  
UPON THE DETECTION OF AN ERROR, THE CARRY, PC AND THE AC'S WILL BE PRINTED AND THEN THE PROGRAM WILL LOOP ON THE FAILING TEST. THE ADDRESS OF THE TEST FAILING IS CONTAINED IN LOCATION 201. CONSULT THE LISTING FOR A DETAILED TEST DESCRIPTION.  
ABNORMAL  
4.2  
THERE ARE SEVERAL TYPES OF UNEXPECTED FAILURES WHICH WILL CAUSE A PROGRAM HALT. THEY ARE AS FOLLOWS:  
UNEXPECTED INTERRUPT  
STACK OVERFLOW OR UNDERFLOW  
THE CAUSE OF ANY OF THESE FAILURES SHOULD BE CORRECTED BEFORE RESUMING TESTING.

PROGRAM DESCRIPTION  
5.0  
5.1 COMMON SUBROUTINE CALLS  
THE DIAGNOSTIC IS COMPRISED OF A SERIES OF SHORT TESTS. BASICALLY, EACH TEST CONSISTS OF A SETUP PROCEDURE, ONE OR MORE EVALUATING CASES WITH ERROR CALLS, AND A LOOP CAPABILITY. EACH PARTICULAR TEST CASE IS DESCRIBED IN THE LISTING. THE COMMON ROUTINES FOR SETUP (SETUP), ERROR CALLS (EHALT), AND LOOP (LOOP) ARE DESCRIBED HERE ALONG WITH OTHER COMMONLY USED ROUTINES.  
SETUP  
EACH TEST BEGINS WITH A CALL TO SETUP. THIS ROUTINE SETS THE LOOP ADDRESS, RESETS CERTAIN ERROR SWITCHES AND ITERATION COUNTS, AND INITIALIZES THE USER STACK.  
EHALT  
THIS ROUTINE IS CALLED WHEN AN ERROR IS DETECTED. INITIALLY IT WILL CAUSE A PROGRAM HALT. IT WILL THEN PERFORM SPECIFIC FUNCTIONS AS SELECTED VIA THE SWITCH REGISTER.  
LOOP  
THIS ROUTINE IS CALLED AT THE END OF EACH TEST SEQUENCE. IT IS USED TO ITERATE THE SEQUENCE 3 TIMES IF NO ERROR HAS BEEN DETECTED. IF AN ERROR HAS BEEN DETECTED, IT IS USED TO MAINTAIN THE SCOPE LOOP AND INTERROGATE THE SWITCHES, ETC. THE USER STACK IS ALSO INITIALIZED.

10006 WCS

01  
02  
03  
04  
05  
06  
07  
08  
09  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60

LOAD EVERY LOCATION IN THE WCS RAM WITH THE MICRO-WORD THAT FOLLOWS THE CALL.  
ARL  
LOAD ONE LOCATION IN THE WCS RAM WITH THE MICRO-WORD WHICH FOLLOWS THE CALL. THE LAST ENTRY IN THE MICRO-ORDER STRING DENOTES THE ADDRESS INTO WHICH THE MICRO-WORD WILL BE LOADED.  
SRL  
LOAD ONE LOCATION IN THE WCS RAM WITH THE MICRO-WORD WHICH FOLLOWS THE CALL. THE LAST ENTRY IN THE MICRO-ORDER STRING DENOTES THE ADDRESS INTO WHICH THE MICRO-WORD WILL BE LOADED.  
L-6.  
SKL AR PC ACS A1 F0 L N S N N JUMP 0 10 0 4377  
THE SPECIFIED MICRO-WORD FOLLOWING THE SRL CALL WOULD BE LOADED INTO LOCATION 4377 OCTAL IN THE WCS RAM.  
5.2 TEST DESCRIPTION  
EACH TEST STARTS VIA A CALL SETUP TO INITIALIZE THE STATE OF THE C.P.  
THE AC'S ARE SET UP TO THEIR TEST VALUES, THE DECI AND DECI ROMS ARE PRE-LOADED AS REQUIRED, AND A "TEST" MICRO-ROUTINE IS LOADED INTO THE WCS RAM. IN MOST CASES THIS "TEST" MICRO-ROUTINE STARTS AT LOCATION U-AN X0P1 IS THEN EXECUTED TO ENTER WCS. THE "TEST" MICRO-ROUTINE IS EXECUTED AND WCS IS EXITED. THE PROGRAM THEN CHECKS FOR EXPECTED RESULTS.  
5.3 ERROR ANALYSIS  
WCS ENTRY ERROR  
IF A DECI ADDRESSING ERROR OCCURS WHILE ATTEMPTING TO ENTER WCS VIA AN X0P1 INSTRUCTION, THE PROGRAM WILL PROBABLY EXECUTE ONE MICRO-INSTRUCTION IN WCS RAM AND RETURN TO THE LOCATION OF THE X0P1+1. THE PROGRAM MUST BE MICRO-INSTRUCTED STARTING AT THE X0P1 INSTRUCTION TO TRACE THE FAILING FLOW.  
WCS EXIT ERROR  
IF AN ERROR OCCURS IN AN ATTEMPT TO EXIT WCS, THE TEST WOULD RETURN TO THE LOCATION SPECIFIED BY THE PC.  
EXPECTED RESULTS INCORRECT  
IF THE "TEST" MICRO-ROUTINE CAN BE EXECUTED IN WCS AND A SUCCESSFUL EXIT IS MADE BACK TO THE TEST PROGRAM, BUT THE RESULTS ARE INCORRECT, THE "TEST" MICRO-ROUTINE MUST BE CAREFULLY EXAMINED TO DETERMINE ITS PROPER EXECUTION.

0007 WCS  
 01  
 02  
 03  
 04  
 05

AC1=# OF MICROINSTRUCTIONS  
 AC2=SOURCE LOCATION IN MAIN MEMORY  
 AC3=DESTINATION LOCATION IN WCS

0008 WCS  
 01  
 02  
 03  
 04  
 05

THE FALLING SEQUENCE MAY BE SINGLE INSTRUCTED STARTING AT THE POINT PRECEDING THE XOP1 INSTRUCTION WHERE THE AC'S ETC. ARE INITIALIZED UP TO BUT NOT INCLUDING THE XOP1 INSTRUCTION. AT THE XOP1 INSTRUCTION, ONE MAY MICRO INSTRUCT THROUGH THE XOP1 AND INTO WCS. NOTE THAT THE SECTOR BITS ON THE ROM ADDRESS LIGHTS WILL EQUAL 10 WHEN ENTRY TO SECTOR 2 WCS IS MADE. THE MICRO-ROUTINE MAY THEN BE MICRO-INSTRUCTED.

5.4 MONITOR LOCATIONS

THE FOLLOWING LOCATIONS IN PAGE U MAY BE MONITORED/EXAMINED TO PROVIDE ADDITIONAL INFORMATION.

- LOOPR LUC 200 USED BY DTOS
- LUC 201 ADDRESS OF SETUP +1 OF LAST TEST ENTERED
- ISTART LUC 202 PROGRAM STARTING ADDRESS
- PCNTR LUC 203 PROGRAM PASS COUNT
- ITRCT LUC 204 ITERATION COUNT
- RTCS LUC 205 RTC SWITCH, 0=NO, 1=C
- IOYS LUC 206 I/O TESTER SWITCH, 0=NO

6.0 PROGRAMMING DESCRIPTION FOR WCS FEATURE

6.1 XOP1 INSTRUCTION

XOP1 ACS,ACD,ENTRY NUMBER

WHEN AN XOP1 INSTRUCTION IS LOADED INTO THE IK BY A LDIR OR WLDIR MICRO-ORDER, THE SUBSEQUENT PHANTOM MICROINSTRUCTION HAS A DEC1 MICRO-ORDER IN ITS STATE CHANGE FIELD, AND SPECIAL HARDWARE FORCES THE SUCCEEDING MICROINSTRUCTION TO BE READ FROM SECTOR 2, PAGE 0 (THE CONTROL STORE RAM). SINCE DEC1 MAY YIELD A UNIQUE ADDRESS FOR EACH OF THE SIXTEEN POTENTIAL ENTRY NUMBERS IN AN XOP1 INSTRUCTION, EACH ENTRY NUMBER MAY SELECT THE BEGINNING OF A DIFFERENT MICROROUTINE IN THE CONTROL STORE RAM.

6.2 LCSF INSTRUCTION

THE LCSF INSTRUCTION MAY BE USED TO LOAD WCS.

ACU=UNUSED

0007 WCS  
 01  
 02  
 03  
 04  
 05  
 06  
 07  
 08  
 09  
 10  
 11  
 12  
 13  
 14  
 15  
 16  
 17  
 18  
 19  
 20  
 21  
 22  
 23  
 24  
 25  
 26  
 27  
 28  
 29  
 30  
 31  
 32  
 33  
 34  
 35  
 36  
 37  
 38  
 39  
 40  
 41  
 42  
 43  
 44  
 45  
 46  
 47  
 48  
 49  
 50  
 51  
 52  
 53  
 54  
 55  
 56  
 57  
 58  
 59  
 60



0011 MCS

```

01 000013 .DUSR RC=13 ;RIGHT,CRY ENAB=SHIFTO
02 000014 .DUSR SW=14 ;SWAP BYTES
03
04
05
06
07 000001 .DUSR L=1 ;SHIFT<0-15> = AREG<0-15> (4)
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
000000 .DUSR ; STATE CHANGE FIELD OF ROM WORD (9)
000001 .DUSR LDIR=0 ;PHANTOM:MEM=IR,17-COUNT,1-UBIT,
;0-ALU0 SAVE,0 = ION PEND (6)(10)
000001 .DUSR DECI=1 ;DECODE 1

```

0012 MCS

```

01 000002 .DUSR ;DECODE 2
02 000005 .DUSR ;1
03 000007 .DUSR ;PHANTOM:MEM=IR,17-COUNT,1-UBIT,
;0-ALU0 SAVE,0 = ION PEND (6)(15)
04
05 000010 .DUSR ALU15=10 ;IF ALU15=1,ELSE F
06 000011 .DUSR ALU14=11 ;IF ALU14=1,ELSE F
07 000012 .DUSR ALU12=12 ;IF ALU12=1,ELSE F
08 000013 .DUSR ALU0=13 ;IF ALU0=1,ELSE F
09 000014 .DUSR CRY12B=14 ;IF CRY12=1,ELSE T
10 000015 .DUSR SCRY=15 ;IF A0 XOR B0 XOR CRY0=1,ELSE F
11 000016 .DUSR DCRY=16 ;IF CRY12=1 OR ALU<12-15> >9,ELSE F
12 000017 .DUSR CRY0B=17 ;IF CRY0=1,ELSE T
13 000020 .DUSR AUTIX=20 ;IF 20 UCTAL < 0X EQUAL,ELSE F
14
15 000021 .DUSR IASB01=21 ;IF IAS=1,ELSE DECODE 1
16 000022 .DUSR AUB01=22 ;IF A0=1,ELSE DECODE1
17 000023 .DUSR ACEU1=23 ;IF IR<1-2>=IR<3-4>,ELSE T;
18
19 000024 .DUSR ACEG0=24 ;INCREMENT IR<1-2> (14)
20
21 000025 .DUSR C&TND=25 ;IF IR<1-2>=IR<3-4>,ELSE T;
22 000026 .DUSR LINK=26 ;DECREMENT IR<1-2> (14)
23
24 000030 .DUSR INTR=30 ;IF LINK = 1,ELSE F
25 000031 .DUSR IOSAPR=31 ;IF INTERRUPT WAITING,ELSE F
26 000032 .DUSR CONKR=32 ;IF I/O SKIP TEST TRUE,ELSE T
27 000033 .DUSR LOCKR=33 ;IF IF CONSOLE SWITCH PRESSED,ELSE F
28 000034 .DUSR OB1T=34 ;IF IF POWER SWITCH IN LOCK POS.,ELSE T
29 000035 .DUSR CARRY=35 ;IF CARRY = 1,ELSE F
30 000036 .DUSR A0=36 ;IF A0=1,ELSE F
31 000037 .DUSR ALU7=37 ;IF ALU<0-15> = 0,ELSE F
32 000050 .DUSR LEAP0=50 ;LEAP 0
33 000051 .DUSR LEAP1=51 ;LEAP 1
34 000052 .DUSR LEAP2=52 ;LEAP 2
35 000053 .DUSR LEAP3=53 ;LEAP 3
36 000004 .DUSR ACABUS=4 ;MCS ADDRESS
37 000055 .DUSR MCSBUS=55 ;MCS DATA
38 000056 .DUSR BUSMD=56 ;MD TO BUS
39 000057 .DUSR BUSMJ=57 ;MQ TO BUS
40 000060 .DUSR MDPAD=60 ;PAD TO MD
41 000061 .DUSR MDRUS=61 ;RUS TO MD
42 000062 .DUSR MGPAD=62 ;PAD TO MQ
43 000063 .DUSR MRUS=63 ;RUS TO MQ
44 000064 .DUSR PVPAD=64 ;POST DIVIDE
45 000065 .DUSR DIVPAD=65 ;DIVIDE
46 000066 .DUSR MUPAD=66 ;MULTIPLY
47 000067 .DUSR PADBUS=67 ;BUS TO PAD
48 000070 .DUSR JMPER1=70 ;JUMPER 1 TEST
49 000071 .DUSR JMPER2=71 ;JUMPER 2 TEST
50 000072 .DUSR BUSPAD=72 ;PAD TO BUS
51 000073 .DUSR SLEAP=73 ;SECTOR LEAP
52 000074 .DUSR HOP=74 ;HOP
53 000075 .DUSR MARSUS=75 ;RUS TO MAR
54 000076 .DUSR MRPAD=76 ;PAD TO MAR
55
56
57
58
59
60

```

NOTES PERTAINING TO MICRO-ORDERS ABOVE.  
1. COUNT MUST BE > 7

```

0015 WCS
01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?
32 ?
33 ?
34 ?
35 ?
36 ?
37 ?
38 ?
39 ?
40 ?
41 ?
42 ?
43 ?
44 ?
45 ?
46 ?
47 ?
48 ?
49 ?
50 ?
51 ?
52 ?
53 ?
54 ?
55 ?
56 ?
57 ?
58 ?
59 ?
60 ?

I-0 TESTER DESCRIPTION
9.0
9.1 TEST BOARD COMMANDS
IOBST - CLEAR THE TESTER
NIUC 0 - CLEAR THE TESTER(NEW MODE)
UIA - READ THE DATA BUFFER (NOT NEW MODE)
UIB - READ THE DATA BUFFER
UIA - READ THE DCH ADDRESS BUFFER (NEW MODE)
UOA - LOAD THE DATA BUFFER
UOB - LOAD THE FUNCTION BUFFER
UOC - LOAD THE DATA AND DCH ADDRESS BUFFERS

9.2 FUNCTION REGISTER BIT ASSIGNMENTS
BIT 0 SET UCH SYNC
BIT 1 SET UCH MODE0
BIT 2 SET UCH MODE1
BIT 3 SET PI SYNC
BIT 4 BUSY (IF NOT NEW MODE)
BIT 5 DONE (IF NOT NEW MODE)
BIT 6 NEW MODE
BITS 7-9 THE # OF ROENB PULSES BETWEEN SUCCESSIVE DCH CYCLES.
BITS 10-15 # OF DCH CYCLES

9.3 PULSE DETECTOR BIT ASSIGNMENTS
BIT 0 IOPLS
BIT 1 INTA (INTA + DCHP)
BIT 2 MSKO
BIT 3 OCHI
BIT 4 UVFLO-NOT USED ON ECLIPSE
BIT 5 DCHO
BIT 6 DCHA
BIT 7 ROENB
BIT 8 DUA
BIT 9 UOB
BIT 10 DDC
BIT 11 DIA
BIT 12 DIP
BIT 13 DIC (NOT SET IF DEV. CODE=0)
BIT 14 STRI
BIT 15 CLR

PLEASE NOTE THAT DCH PRIORITY MUST BE WIRED TO THE SLOT IN WHICH THE I-0 TESTER IS RESIDEMT. FAILURE TO DO THIS WILL CAUSE ERRORS WITH ANY TESTS WHICH ARE TESTING THE INTA PULSE DETECTOR AND/OR DATA CHANNEL.

```

```

:0014 ACS
01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?
32 ?
33 ?
34 ?
35 ?
36 ?
37 ?
38 ?
39 ?
40 ?
41 ?
42 ?
43 ?
44 ?
45 ?
46 ?
47 ?
48 ?
49 ?
50 ?
51 ?
52 ?
53 ?
54 ?
55 ?
56 ?
57 ?
58 ?
59 ?
60 ?

2.CINE(DECL AND CARRY)OR(ALC AND IR7)
3.LINK MODIFIED BY LEFT AND RIGHT SHIFTS
4.UNLESS ALC WITH IR12=1
5.ALLOWS DCH BREAK UNLESS STIR OR SCND
6.DO NOT ALLOW UCH BREAK
7.DISABLE DCH BREAK
8.DO NOT CODE WITH ACE01 OR ACE00
9.FALSE ADDRESS IS IN CURRENT PAGE, TRUE ADDRESS MAY CHANGE CURRENT PAGE
10.INHIBITED BY HALT/STOP(IF RBUF55=0), INTERRUPT WAITING, OR REXAM
13.INHIBITED BY HALT/STOP (IF RBUF55=0)
14.DO NOT CODE WITH STIR
FOR A COMPLETE DESCRIPTION OF THE MICRO-ORDERS, PLEASE CONSULT THE DATA GENERAL USERS MANUAL "S-130 MICROPROGRAMMING ACS FEATURE" 015-69-00

```





10017 MCS

\*\*00000 TOTAL ERRORS, 00000 PASS 1 ERRORS