

DataGeneral

TECHNICAL STATEMENT

TEXT LISTING

068-000476-02

PROGRAM

DG/DAC ANALOG CONVERSION
SYSTEM EXERCISER

TEXT TAPE

097-000476-02

ABSTRACT

THIS IS AN EXERCISER PROGRAM FOR THE ANALOG CONVERSION SECTION OF THE DG/DAC PROGRAMMED I/O SYSTEM. THE ANALOG CONVERSION SECTION INCLUDES: 1) 4280 SERIES ANALOG TO DIGITAL CONVERTERS, 2) 4281/82 SERIES ANALOG MULTIPLEXORS AND 3) 4288/89 SERIES DIGITAL TO ANALOG CONVERTERS.

0001 .MAIN

MACRO REV 06.30

08:40:12 05/16/79

10002 .MAIN

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
*****
NAME: DACAC.IX
PART NUMBER: 097-000476
DESCRIPTION: UG/DAC ANALOG CONVERSION SYSTEM EXERCISER
REVISION HISTORY
REV. DATE
00 02/04/77
01 01/13/78
02 01/27/79
*****
COPYRIGHT © DATA GENERAL CORPORATION, 1977, 1978, 1979
ALL RIGHTS RESERVED
*****

```

SECTION #	CONTENTS	PAGE
1	PROGRAM NAME	1
2	REVISION HISTORY	1
3.0	MACHINE REQUIREMENTS	1
3.1	OPTIONAL EQUIPMENT TABLE	1
4	TEST REQUIREMENTS	2
5	SUMMARY	2
6	RESTRICTIONS	2
7	PROGRAM DESCRIPTIONS:	
7.0	STARTING ADDRESS - 500:	3
7.1.0	CHASSIS SLOT CONFIGURATION	3
7.1.1	STARTING ADDRESS - 501:	3
7.1.1	D/A CALIBRATION	4
7.2	D/A CONVERTER CALIBRATION PROCEDURES	4
7.2	STARTING ADDRESS - 502:	5
7.2.0	D/A BASIC FUNCTION TEST	10
7.2.1	- D/A RAMP (STAIRCASE) GENERATOR	10
7.3	- DUMP, CLEAR, RESET, CROSSTALK	10
7.3	STARTING ADDRESS - 503:	13
7.4	D/A VARIABLE PULSE HEIGHT	15
7.4	STARTING ADDRESS - 504:	15
7.5.0	D/A VARIABLE PULSE WIDTH	16
7.5.0	STARTING ADDRESSES - 505, 506:	16
7.5.1	A/D CALIBRATION (STAND ALONE & W/MUX)	17
7.6	A/D CONVERTER SUB-SYSTEM CALIBRATION PROCEDURES	20
7.6	STARTING ADDRESSES - 507, 514:	20
7.7.0	A/D HISTOGRAM (514 IS W/DCH EXERCISER)	24
7.7.1	STARTING ADDRESS - 510:	24
7.7.1	MUX CALIBRATION	28
7.8	ANALOG MULTIPLEXOR CALIBRATION PROCEDURES	30
7.8	STARTING ADDRESS 511:	30
7.9	MUX CHANNEL SCANNER	32
7.9	STARTING ADDRESS - 512:	32
7.10	TRANSDUCER TEST FOR PROGRAMMABLE MUX	34
7.10	STARTING ADDRESS - 513:	34
7.11	MULTIPLEXOR ANALOG INPUT TEST	37
7.11	STARTING ADDRESSES - 515, 516:	37
8.0	D/A TO A/D LOOP AROUND TEST (516 IS WITH DCH EXERCISER)	44
8.0	OPERATING MODES/SWREG, DREG FORMATS	44
8.1	DREG FORMATS	71
8.2	SWREG SETTINGS	73
8.3	OTHER TTY CONTROL	75
9.0	OPERATING PROCEDURES (GENERAL)	76
9.1	PROGRAM/CHASSIS INITIALIZATION	76
9.2	BASIC A/D INITIALIZATION SEQUENCE	77
9.3	GENERAL INFORMATION	78
10	PROGRAM OUTPUTS/ERROR DESCRIPTIONS	79
11	DEBUG HELP	80
11.0	RECOMMENDED ANALOG DEVICES TEST PROCEDURE	85
11.1	UG/DAC INSTRUCTION SET	86
12	SPECIAL NOTES/SPECIAL FEATURES	91
13	RUN TIME	91

```

01 PROGRAM NAME: DACAC.SR
02 -----
03
04
05 DG/DAC ANALOG KONVERSION SYSTEM EXERCISER
06
07 REVISION HISTORY:
08 -----
09
10 00 02/04/77
11 01 01/13/78
12
13 MACHINE REQUIREMENTS:
14 -----
15
16 1. NOVA CENTRAL PROCESSOR WITH AT
17 LEAST 8K READ/WRITE MEMORY
18
19 2. DG/DAC CHASSIS CONTROL CARD
20
21 3. DG/DAC I/O CHASSIS (W/POWER SUPPLY)
22
23 4. BASIC I/O TELETYPE INTERFACE AND CONTROL

```

OPTIONAL EQUIPMENT TABLE:

```

24 -----
25 BOARD TYPE ID MODEL #
26 -----
27
28
29 A/D CONVERTERS:
30 (+/- 10 VOLTS) 41 4280
31 (+/- 5 VOLTS) 41 4280-A
32 (0 - 10 VOLTS) 41 4280-B
33 (0 - 5 VOLTS) 41 4280-C
34
35 ANALOG MUX GATES:
36 -----
37
38 50 MA DIFFERENTIAL 42 4281-C
39 CURRENT INPUTS
40 DIFFERENTIAL VOLTAGE 42
41 INPUTS
42 DIFFERENTIAL VOLTAGE 42
43 INPUTS (PROG. GAIN) 42
44 SINGLE-ENDED VOLTAGE 42
45 INPUTS 42
46
47 D/A CONVERTERS:
48 -----
49 CURRENT OUTPUT 44 4289
50 +/- 10 VOLTAGE OUT 44 4288
51 +/- 5 VOLTAGE OUT 44 4288-A
52 0 - 10 VOLTAGE OUT 44 4288-B
53
54 ANALOG TEST ADAPTERS:
55 -----
56 VOLTAGE TYPE 1125-A
57 CURRENT TYPE 1125-B
58
59 THIS PROGRAM MAY BE RUN IN A HOST/DCU COMPUTER
60 CONFIGURATION.

```

```

01 TEST REQUIREMENTS
02
03
04 THE MULTIPLEXOR ANALOG INPUT TEST AND THE D/A TO A/D
05 LOOP AROUND TEST REQUIREME MODEL 1125 ANALOG
06 TEST ADAPTERS - SEE INDIVIDUAL TEST DESCRIPTIONS FOR
07 OTHER TEST REQUIREMENTS. (SECTION 7)
08
09
10 THIS IS AN EXERCISER PROGRAM FOR THE ANALOG KONVERSION
11 SECTION OF THE DG/DAC PROGRAMMED I/O SYSTEM. THE ANALOG
12 KONVERSION SECTION INCLUDES: 1) 4280 SERIES ANALOG TO
13 DIGITAL CONVERTERS, 2) 4281/82 SERIES ANALOG MULTIPLEXORS
14 AND 3) 4288/89 SERIES DIGITAL TO ANALOG CONVERTERS.
15
16 THE PROGRAM ASSUMES ONLY THE EXISTENCE OF A DG/DAC I/O
17 CHASSIS AND CHASSIS CONTROLLER. THE REST OF THE SYSTEM
18 CAN HAVE ESSENTIALLY ANY VALID CONFIGURATION OF A/D'S,
19 ANALOG MUX'S AND/OR D/A'S. NOTE THAT THE ANALOG
20 MULTIPLEXORS MUST BE USED IN CONJUNCTION WITH AN A/D
21 FOR ALL TESTS EXCEPT MUX CALIBRATION.
22
23 TESTS INCLUDE: D/A CONVERTER CALIBRATION AND FUNCTION
24 TESTS, A/D CONVERTER CALIBRATION AND HISTOGRAM TESTS,
25 MUX CALIBRATION (STAND ALONE), MUX CHANNEL SCANNER,
26 A PROGRAMMABLE MUX TRANSDUCER TEST, A MUX ANALOG INPUT
27 TEST AND A D/A TO A/D LOOP AROUND TEST (MUX INPUT AND
28 LOOP AROUND TESTS REQUIRE SPECIAL ANALOG TEST ADAPTERS).
29
30 THERE IS ALSO A CHASSIS SLOT CONFIGURATION
31 ROUTINE THAT LIST THE SLOTS AND THEIR CORRESPONDING
32 DEVICE CONTENTS. EQUIPMENT THAT WILL BE
33 NEEDED FOR ACCUARTE CALIBRATION AND TESTING ARE
34 PRECISION VOLTAGE SOURCES, A DVM OR VOLTMETER, AND
35 AN OSCILLOSCOPE (NEEDED FOR MONITORING INPUT/OUTPUT
36 SIGNALS FROM THE VARIOUS ANALOG DEVICES).
37
38 RESTRICTIONS:
39 -----
40
41 IF THIS PROGRAM IS RUNNING UNDER A DCU-50, THE A/D CAN
42 NOT BE RUN IN DATA CHANNEL MODE. SEE INDIVIDUAL PROGRAM
43 DESCRIPTIONS (SECTION 7) FOR ANY FURTHER RESTRICTIONS.

```

```

10005 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53

: PAGE 3
PROGRAM DESCRIPTIONS/THEORY OF OPERATIONS:
-----
:7) STARTING ADDRESS <500> - CHASSIS SLOT CONFIGURATION
:
: AFTER THE INITIALIZATION OF THE CHASSIS
: THE PROGRAM DETERMINES THE SLOT CONFIG-
: INDIVIDUALLY WHILE CHECKING THE DEVICE
: CODES OF THE BOARDS (IF ANY) IN THEM.
: THE INFORMATION IS STORED IN A TABLE
: WHICH IS OUTPUT TO THE TTY. THE OUTPUT
: CONSISTS OF THE SLOT #'S AND THE DEVICE ID'S
: OF THE BOARDS IN THE SLOTS (IF ANY).
: IF THE BOARD IS A MULTIPLEXOR THAT
: HAS A PARENT A/D BOARD, THEN ITS MUX SELECT #
: IS ALSO GIVEN. IF THE MUX DOES NOT BELONG
: TO A VALID A/D-MUX SET-UP, THEN NO MUX
: SELECT # IS PRINTED. IF THERE IS AN ERROR
: WITH EITHER THE MUX SELECT LOGIC OR THE DEVICE
: STATUS LOGIC, THEN THE MUX SELECT # WILL = 20.
: THIS ROUTINE ASSUMES THAT ALL ID'S RECEIVED FROM
: THE SLOTS ARE CORRECT. ANY ERRORS MUST BE
: DETERMINED BY THE OPERATOR. AFTER OUTPUT OF THE
: TABLE, THE PROGRAM WILL HALT.

:7.0) STARTING ADDRESS <501> - D/A CALIBRATION (DREG DUMP)
:
: THE ONLY SET-UP REQUIRED FOR THIS TEST IS THE
: ENTRY OF THE SLOT # OF THE D/A UNDER TEST, AND THE
: INITIAL DREG VALUE.
:
: DREG(SEE 8.1) DUMP:
:
: THIS ROUTINE IS USED IN CONJUNCTION WITH THE D/A
: CALIBRATION PROCEDURES DETAILED IN SECTION 7.1.1.
: THE ROUTINE CONSISTS SOLELY OF A DREG
: "READ AND OUTPUT" TO THE D/A UNDER TEST.
: AFTER INITIALIZATION, THE DREG IS
: READ APPROX. EVERY 100 USEC. THE SWITCHES
: CONTAIN BOTH THE DATA THAT IS TO BE
: CONVERTED TO AN ANALOG CURRENT OR VOLTAGE
: AND THE INDIVIDUAL D/A CHANNEL (OF WHICH
: THERE ARE 4 ON EACH D/A BOARD) FOR OUTPUT.
: AFTER THE SWITCHES ARE READ, THE DATA IS
: OUTPUT TO THE HOLDING REGISTER OF THE
: SWITCH SELECTED D/A CHANNEL FOR CONVERSION
: TO ITS ANALOG EQUIVALENT. THE SIGNAL
: CAN THEN BE CHECKED WITH A DVM OR SCOPE.
: IN THE CASE OF A CURRENT D/A, VOLTAGE MEASURE-
: MENTS SHOULD BE MADE ACROSS A 500 OHM RESISTOR
: CONNECTED BETWEEN THE OUTPUT TERMINAL AND A
: SOURCE OF POSITIVE VOLTAGE (I.E. +24 TERMINAL).
:
: THE DREG FORMAT IS:
:
: BITS 0 - 9 = DATA - CURRENT A/D
: RESOLUTION = 10 BITS
: BIT 0 = MSB, BIT 9 = LSB
:
: BITS 0 - 11 = DATA - VOLTAGE D/A
: RESOLUTION = 12 BITS
: UNIPOLAR - BIT 0 = MSB, BIT 11 = LSB;
: BIPOLAR - BIT 0 = SIGN, BIT 1 = MSB, BIT 11 = LSB
:
: BITS 14/15 = D/A CHANNEL # (0 - 3)
:
: THE D/A IS AN OUTPUT ONLY DEVICE. THEREFORE
: THERE ARE NO ERRORS DETECTED OR REPORTED AND
: THERE IS NO PASS/FAIL OUTPUT FOR THIS TEST.
: THE DECISION AS TO THE ACCEPTABILITY OF THE
: DAC IS THE OPERATOR'S. THE D/A CALIBRATION
: PROCEDURES ARE CONTAINED IN SECTION 7.1.1 OF
: THIS LISTING. THEY CONSIST OF A SYSTEMATIC SET
: OF CALIBRATION STEPS AND ARE ACCOMPANIED BY
: SEVERAL DREG SETTING VS VOLTAGE (CURRENT)
: TABLES.

```

10007 .MAIN

: PAGE 5

: 7.1.1) U/A CONVERTER CALIBRATION PROCEDURES

: CALIBRATION OF 4289 CURRENT OUTPUT D/A CONVERTER

: # OF DATA BIT = 10
: RESOLUTION = 15.625 UA/BIT
: OUTPUT RANGES = 0 - 16 MA
: = 4 - 20 MA

: "DATA" IN THE FOLLOWING PROCEDURE REFERS TO
: DATA BITS 0 - 9. BIT 0 IS THE MOST SIGNIFICANT BIT
: (MSB) AND BIT 9 IS THE LEAST SIGNIFICANT BIT (LSB).
: TO CALIBRATE THE 4289 D/A CONVERTER, FIRST START THE
: D/A CALIBRATION (STARTING ADDRESS = 501; REFER TO
: TEST DESCRIPTION FOR SPECIFIC TEST INFORMATION).

: THE OUTPUT CURRENT OF THE D/A SHOULD BE CONVERTED TO
: A VOLTAGE BY SINKING THE OUTPUT CURRENT THROUGH A
: RESISTOR WHICH IS CONNECTED TO A SOURCE OF POSITIVE
: VOLTAGE. TO GUARANTEE THE ABSOLUTE ACCURACY OF
: THE CALIBRATION, A .05% RESISTOR MUST BE USED IN
: CONJUNCTION WITH A 4 1/2 DIGIT DVM. USING PARTS
: OTHER THAN THOSE SPECIFIED ABOVE WILL COMPROMISE
: THE ACCURACY TO THE EXTENT THAT THE MEASURING
: EQUIPMENT USED DIFFERS FROM AN ABSOLUTE ACCURACY
: OF .05%.

: CONNECT ONE EACH OF FOUR 500 OHM 1/2 W, .05% RESISTORS
: BETWEEN THE +24 VOLT POWER SUPPLY TERMINALS AND
: EACH "I-OUT" D/A OUTPUT TERMINAL. THE VOLTAGES
: REFERRED TO IN THE FOLLOWING DESCRIPTIONS WILL BE
: THE VOLTAGES MEASURED ACROSS THESE RESISTORS.
: NOTE THAT THE VOLTAGES BETWEEN THE I-OUT TERMINALS
: AND GROUND ARE NOT CONSIDERED.

: BEFORE PERFORMING THE FOLLOWING CALIBRATION PROCEDURES,
: IT IS NECESSARY TO CALIBRATE THE + 10 VOLT REFERENCE
: SOURCE. CONNECT A VOLT METER (CAUTION: MAKE SURE THAT
: THE METER TERMINALS ARE FLOATING) BETWEEN PINS 6 AND 4
: OF CHIP U25. ADJUST THE "+10V ADJ" TRIMPOT TO OBTAIN
: A VOLTAGE READING OF 10.0000 +/- .0025 VOLTS.
: REMOVE THE METER PROBES AND PROCEED TO THE CALIBRATION
: ROUTINE FOR THE SELECTED OUTPUT CURRENT RANGE.

10008 .MAIN

: PAGE 6

: USING THE CALIBRATION ROUTINE, DO THE FOLLOWING:

: 0 - 16 MA RANGE:

: 1) SET THE DATA TO 1 LSB (BIT 9). ADJUST THE ZERO
: POT FOR 0.0078 VOLTS ON THE DVM. DO THIS AS
: ACCURATELY AS POSSIBLE.

: 2) SET DATA TO ALL 0'S. OUTPUT SHOULD BE 0.0000
: + OR - THE TOLERANCE.

: 3) SET DATA TO ALL 1'S. ADJUST GAIN POT FOR
: 7.992 VOLTS.

: 4) REPEAT STEPS 1 - 3, RE-ADJUSTING IF NECESSARY TO
: SET ZERO AND FULL SCALE READINGS.

: 5) TO CHECK D/A LINEARITY, SET THE BITS INDIVIDUALLY
: (WITH ALL OTHER BITS = 0) AND COMPARE THE
: VOLTAGES PRODUCED AGAINST THE FOLLOWING TABLE. ALL
: VOLTAGES SHOULD BE WITHIN THE STATED TOLERANCES.

: 4 - 20 MA:

: 6) PERFORM STEPS 1 - 5 ABOVE FIRST WITH THE D/A
: IN THE 0 - 16 MA RANGE. THEN INSERT THE JUMPER
: FOR 4 MA OFFSET, TO PUT THE D/A IN THE 4 - 20 MA
: RANGE. SET DATA TO ALL 0'S AND ADJUST
: OFFSET POT FOR 2.0000 VOLTS (+/- TOLERANCE).

: 7) SET DATA TO ALL 1'S. CHECK AND TRIM FULL SCALE
: READING IF NECESSARY. TO CHECK LINEARITY, COMPARE
: THE VOLTAGES PRODUCED BY THE INDIVIDUAL BIT
: SETTINGS, WITH THOSE IN THE FOLLOWING TABLE. ALL
: ALL SHOULD BE WITHIN TOLERANCE LEVELS.

: 4289 - OUTPUT VOLTAGES - (R LOAD = 500 OHM .05%, +V = 24 V)

BIT SET	0 - 16 MA	RANGE	4 - 20 MA
0 (MSB)	4.0000	-----	-----
1	2.0000	6.0000	6.0000
2	1.0000	4.0000	4.0000
3	0.5000	3.0000	3.0000
4	0.2500	2.5000	2.5000
5	0.1250	2.1250	2.1250
6	0.0625	2.0625	2.0625
7	0.0313	2.0313	2.0313
8	0.0156	2.0156	2.0156
9 (LSB)	0.0078	2.0078	2.0078

: IN ADDITION:

: ALL 1'S (0-9) 7.9922
: ALL 0'S (0-9) 0.0000
: TOLERANCE (+/-) 0.0039 (+/- 1/2 LSB)

10007 .MAIN

: PAGE 5

: 7.1.1) U/A CONVERTER CALIBRATION PROCEDURES

: CALIBRATION OF 4289 CURRENT OUTPUT D/A CONVERTER

: # OF DATA BIT = 10
: RESOLUTION = 15.625 UA/BIT
: OUTPUT RANGES = 0 - 16 MA
: = 4 - 20 MA

: "DATA" IN THE FOLLOWING PROCEDURE REFERS TO
: DATA BITS 0 - 9. BIT 0 IS THE MOST SIGNIFICANT BIT
: (MSB) AND BIT 9 IS THE LEAST SIGNIFICANT BIT (LSB).
: TO CALIBRATE THE 4289 D/A CONVERTER, FIRST START THE
: D/A CALIBRATION (STARTING ADDRESS = 501; REFER TO
: TEST DESCRIPTION FOR SPECIFIC TEST INFORMATION).

: THE OUTPUT CURRENT OF THE D/A SHOULD BE CONVERTED TO
: A VOLTAGE BY SINKING THE OUTPUT CURRENT THROUGH A
: RESISTOR WHICH IS CONNECTED TO A SOURCE OF POSITIVE
: VOLTAGE. TO GUARANTEE THE ABSOLUTE ACCURACY OF
: THE CALIBRATION, A .05% RESISTOR MUST BE USED IN
: CONJUNCTION WITH A 4 1/2 DIGIT DVM. USING PARTS
: OTHER THAN THOSE SPECIFIED ABOVE WILL COMPROMISE
: THE ACCURACY TO THE EXTENT THAT THE MEASURING
: EQUIPMENT USED DIFFERS FROM AN ABSOLUTE ACCURACY
: OF .05%.

: CONNECT ONE EACH OF FOUR 500 OHM 1/2 W, .05% RESISTORS
: BETWEEN THE +24 VOLT POWER SUPPLY TERMINALS AND
: EACH "I-OUT" D/A OUTPUT TERMINAL. THE VOLTAGES
: REFERRED TO IN THE FOLLOWING DESCRIPTIONS WILL BE
: THE VOLTAGES MEASURED ACROSS THESE RESISTORS.
: NOTE THAT THE VOLTAGES BETWEEN THE I-OUT TERMINALS
: AND GROUND ARE NOT CONSIDERED.

: BEFORE PERFORMING THE FOLLOWING CALIBRATION PROCEDURES,
: IT IS NECESSARY TO CALIBRATE THE + 10 VOLT REFERENCE
: SOURCE. CONNECT A VOLT METER (CAUTION: MAKE SURE THAT
: THE METER TERMINALS ARE FLOATING) BETWEEN PINS 6 AND 4
: OF CHIP U25. ADJUST THE "+10V ADJ" TRIMPOT TO OBTAIN
: A VOLTAGE READING OF 10.0000 +/- .0025 VOLTS.
: REMOVE THE METER PROBES AND PROCEED TO THE CALIBRATION
: ROUTINE FOR THE SELECTED OUTPUT CURRENT RANGE.

10008 .MAIN

: PAGE 6

: USING THE CALIBRATION ROUTINE, DO THE FOLLOWING:

: 0 - 16 MA RANGE:

: 1) SET THE DATA TO 1 LSB (BIT 9). ADJUST THE ZERO
: POT FOR 0.0078 VOLTS ON THE DVM. DO THIS AS
: ACCURATELY AS POSSIBLE.

: 2) SET DATA TO ALL 0'S. OUTPUT SHOULD BE 0.0000
: + OR - THE TOLERANCE.

: 3) SET DATA TO ALL 1'S. ADJUST GAIN POT FOR
: 7.992 VOLTS.

: 4) REPEAT STEPS 1 - 3, RE-ADJUSTING IF NECESSARY TO
: SET ZERO AND FULL SCALE READINGS.

: 5) TO CHECK D/A LINEARITY, SET THE BITS INDIVIDUALLY
: (WITH ALL OTHER BITS = 0) AND COMPARE THE
: VOLTAGES PRODUCED AGAINST THE FOLLOWING TABLE. ALL
: VOLTAGES SHOULD BE WITHIN THE STATED TOLERANCES.

: 4 - 20 MA:

: 6) PERFORM STEPS 1 - 5 ABOVE FIRST WITH THE D/A
: IN THE 0 - 16 MA RANGE. THEN INSERT THE JUMPER
: FOR 4 MA OFFSET, TO PUT THE D/A IN THE 4 - 20 MA
: RANGE. SET DATA TO ALL 0'S AND ADJUST
: OFFSET POT FOR 2.0000 VOLTS (+/- TOLERANCE).

: 7) SET DATA TO ALL 1'S. CHECK AND TRIM FULL SCALE
: READING IF NECESSARY. TO CHECK LINEARITY, COMPARE
: THE VOLTAGES PRODUCED BY THE INDIVIDUAL BIT
: SETTINGS, WITH THOSE IN THE FOLLOWING TABLE. ALL
: ALL SHOULD BE WITHIN TOLERANCE LEVELS.

: 4289 - OUTPUT VOLTAGES - (R LOAD = 500 OHM .05%, +V = 24 V)

BIT SET	0 - 16 MA	RANGE	4 - 20 MA
0 (MSB)	4.0000	-----	-----
1	2.0000	6.0000	6.0000
2	1.0000	4.0000	4.0000
3	0.5000	3.0000	3.0000
4	0.2500	2.5000	2.5000
5	0.1250	2.1250	2.1250
6	0.0625	2.0625	2.0625
7	0.0313	2.0313	2.0313
8	0.0156	2.0156	2.0156
9 (LSB)	0.0078	2.0078	2.0078

: IN ADDITION:

: ALL 1'S (0-9) 7.9922
: ALL 0'S (0-9) 0.0000
: TOLERANCE (+/-) 0.0039 (+/- 1/2 LSB)

10009 .MAIN

; PAGE 7

1 CALIBRATION OF 4288 VOLTAGE OUTPUT D/A CONVERTER
 2
 3
 4 # OF DATA BITS = 12
 5 RESOLUTION (MV/BIT): 1.22 FOR UNIPOLAR 5 V FULL SCALE
 6 2.44 FOR UNIPOLAR 10 V FULL SCALE
 7 2.44 FOR BIPOLAR 5 V FULL SCALE
 8 4.88 BIPOLAR 10 V FULL SCALE
 9 OUTPUT RANGES = 0 - 5, 0 - 10, +/- 5, +/- 10 VOLTS
 10
 11 "DATA" IN THE FOLLOWING PROCEDURE REFERS TO DATA
 12 BITS 0 - 11. BIT 0 = MSB, BIT 11 = LSB FOR
 13 UNIPOLAR MODE, BIT 0 = SIGN, BIT 1 = MSB
 14 AND BIT 11 = LSB FOR BIPOLAR MODES.
 15
 16 TO CALIBRATE THE 4288 D/A CONVERTER, FIRST START THE
 17 D/A CALIBRATION (STARTING ADDRESS 501; REFER TO
 18 TEST DESCRIPTION FOR SPECIFIC TEST INFORMATION).
 19
 20 ANY EXTERNAL LOADS SHOULD BE DISCONNECTED FROM THE
 21 D/A. THE SENSE HI, SENSE LO LINES SHOULD THEN BE
 22 CONNECTED TO THE V-OUT AND GND TERMINALS RESPECTIVELY.
 23 THE VOLTAGES CONTAINED IN THE FOLLOWING TABLES ARE
 24 MEASURED BETWEEN THE SENSE HI AND THE SENSE LO
 25 TERMINALS. NOTE THAT TO CALIBRATE THE 4288 TO WITHIN
 26 ITS SPECIFIED ACCURACY, A .01% INSTRUMENT IS REQUIRED.
 27 THE ABSOLUTE ACCURACY OF THE 4288 WILL DIFFER FROM
 28 THAT SPECIFIED BY THE AMOUNT THAT THE CALIBRATING
 29 INSTRUMENT DIFFERS FROM .01%.
 30
 31 4288 VOLTAGE D/A OPERATING MODE SWITCH SETTINGS:

VOLTAGE		SWITCH SETTINGS								CODING	
RANGE		1	2	3	4	5	6	7	8	JUMPER	
+/- 2.5V	X	OFF	ON	ON	ON	OFF	ON	ON	ON	IN	
+/- 5.0V	X	OFF	ON	OFF	ON	OFF	ON	OFF	ON	IN	
+/- 10.0V	X	ON	OFF	OFF	ON	ON	OFF	OFF	ON	IN	
0 - 5V	X	OFF	ON	ON	OFF	OFF	ON	ON	OFF	OUT	
0 - 10V	X	OFF	ON	OFF	OFF	OFF	ON	ON	OFF	OUT	

WHERE:
 X = DON'T CARE
 +/- 2.5V AND 0 - 5V RANGES ARE NOT FACTORY WIRED
 OPERATING RANGES.

10010 .MAIN

; PAGE 8

1 USING THE CALIBRATION ROUTINE DO THE FOLLOWING:
 2
 3 UNIPOLAR CALIBRATION - OFFSET JUMPERS REMOVED, SWITCHES
 4 SET FOR DESIRED VOLTAGE RANGE
 5
 6 1) SET DATA TO ALL 0'S (0-11)
 7
 8 2) DISCONNECT SENSE LO TERMINAL FROM GND.
 9
 10 3) INSERT A 0.5 VOLT SOURCE (W/REVERSING SWITCH)
 11 BETWEEN THE SENSE LO TERMINAL AND GND.
 12
 13 4) SWITCH THE VOLTAGE BACK AND FORTH (BETWEEN +/-)
 14 NOTING THE VOLTAGE BETWEEN THE SENSE LINES IN
 15 EACH CASE. ADJUST THE ZERO POT SO THAT
 16 THESE TWO VOLTAGES ARE OF EQUAL MAGNITUDE.
 17
 18 5) ADJUST THE SENSE BAL. POT UNTIL THE V-OUT IS ZERO
 19 (+/- THE TOLERANCE) IN EITHER POSITION OF SWITCH.
 20
 21 6) REMOVE THE 0.5 VOLT SOURCE. RECONNECT THE SENSE
 22 LO TERMINAL TO GND.
 23
 24 7) SET THE DATA TO ALL 1'S. ADJUST THE GAIN POT FOR
 25 THE PROPER FULL SCALE READING (+/- TOLERANCE).
 26
 27 8) REPEAT STEPS 1 - 7 ABOVE. RETRIM IF NECESSARY.
 28
 29 9) TO CHECK D/A LINEARITY, TURN ON EACH BIT
 30 INDIVIDUALLY (W/ALL OTHER BITS = 0) AND
 31 COMPARE THE VOLTAGES RECEIVED FROM V-OUT
 32 AGAINST THE FOLLOWING TABLE. ALL SHOULD BE
 33 WITHIN SPECIFIED TOLERANCE LEVELS.

OUTPUT VOLTAGES: UNIPOLAR OPERATION

BIT SET	0 - 5 V --	RANGE --	0 - 10 V
0 (MSB)	2.5000		5.0000
1	1.2500		2.5000
2	0.6250		1.2500
3	0.3125		0.6250
4	0.1563		0.3125
5	0.0781		0.1563
6	0.0391		0.0781
7	0.0195		0.0391
8	0.0098		0.0195
9	0.0049		0.0098
10	0.0024		0.0049
11 (LSB)	0.0012		0.0024

IN ADDITION:
 ALL 0'S (0-11) 0.0000
 ALL 1'S (0-11) 4.9988
 TOLERANCE (+/-) 0.0006 (+/- 1/2 LSB)
 (+/- 1/2 LSB)

10011 .MAIN

01 ; ; ; PAGE 9
02 ; ; ;
03 ; ; ;
04 ; ; ;
05 ; ; ;
06 ; ; ;
07 ; ; ;
08 ; ; ;
09 ; ; ;
10 ; ; ;
11 ; ; ;
12 ; ; ;
13 ; ; ;
14 ; ; ;
15 ; ; ;
16 ; ; ;
17 ; ; ;
18 ; ; ;
19 ; ; ;
20 ; ; ;
21 ; ; ;
22 ; ; ;
23 ; ; ;
24 ; ; ;
25 ; ; ;
26 ; ; ;
27 ; ; ;
28 ; ; ;
29 ; ; ;
30 ; ; ;
31 ; ; ;
32 ; ; ;
33 ; ; ;
34 ; ; ;
35 ; ; ;
36 ; ; ;
37 ; ; ;
38 ; ; ;
39 ; ; ;
40 ; ; ;
41 ; ; ;
42 ; ; ;
43 ; ; ;
44 ; ; ;
45 ; ; ;
46 ; ; ;
47 ; ; ;
48 ; ; ;
49 ; ; ;
50 ; ; ;
51 ; ; ;
52 ; ; ;
53 ; ; ;
54 ; ; ;
55 ; ; ;
56 ; ; ;
57 ; ; ;

BIPOLAR CALIBRATION - OFFSET JUMPERS IN PLACE, SWITCHES
SET FOR DESIRED VOLTAGE RANGE
(BIT 0 = SIGN BIT: = 0 - POSITIVE, = 1 - NEGATIVE)
1) OPEN SWITCH 5 OF THE DAC TO BE CALIBRATED.
SET BIT 0 = 1. SET THE DATA TO ALL 0'S (1-11).
2) DO STEPS 2 - 6 OF THE UNIPOLAR CALIBRATION
ROUTINE.
3) CLOSE SWITCH 5. ADJUST THE BIPOLAR ADJUST POT
FOR -5.0000 OR -10.0000 V, DEPENDING ON THE
SELECTED RANGE.
4) SET BIT 0 = 0. SET THE DATA TO ALL 1'S (1-11).
ADJUST THE GAIN POT FOR THE (+) FULL SCALE VOLTAGE
FOR THE SELECTED RANGE.
5) COMPLEMENT THE DATA AND CHECK FOR (-) FULL SCALE.
COMPLEMENT DATA AGAIN AND CHECK FOR (+) FULL
SCALE. RETRIM IF NECESSARY.
6) TO CHECK LINEARITY, TURN ON THE BITS INDIVIDUALLY
(1 - 11 WITH BIT 0 SET AND CLEARED) AND CHECK
VOLTAGES RECEIVED AGAINST VALUES IN THE FOLLOWING
TABLE.

OUTPUT VOLTAGES: BIPOLAR OPERATION

BIT SET	SIGN	-	BIT 0=0	+/- 5V	+/- 10 V	-	RANGES	+/- 10 V	+/- 10 V
0	0	0	BIT 0=1	BIT 0=0	BIT 0=1	BIT 0=0			
1 (MSB)		-2.5000		-2.5000	5.0000		-5.0000		-5.0000
2		1.2500		-3.7500	2.5000		-7.5000		-7.5000
3		0.6250		-4.3750	1.2500		-8.7500		-8.7500
4		0.3125		-4.6875	0.6250		-9.3750		-9.3750
5		0.1563		-4.8437	0.3125		-9.6875		-9.6875
6		0.0781		-4.9219	0.1563		-9.8437		-9.8437
7		0.0391		-4.9609	0.0781		-9.9219		-9.9219
8		0.0195		-4.9805	0.0391		-9.9609		-9.9609
9		0.0098		-4.9902	0.0195		-9.9805		-9.9805
10		0.0049		-4.9951	0.0098		-9.9902		-9.9902
11 (LSB)		0.0024		-4.9976	0.0049		-9.9952		-9.9952

IN ADDITION:

ALL 0'S (1-11) 0.0000 -5.0000 0.0000 -10.0000
ALL 1'S (1-11) 4.9976 -0.0024 9.9952 -0.0048
TOLERANCE (1/2 LSB 1/2 LSB 1/2 LSB 1/2 LSB)

10012 .MAIN

01 ; ; ; PAGE 10
02 ; ; ;
03 ; ; ;
04 ; ; ;
05 ; ; ;
06 ; ; ;
07 ; ; ;
08 ; ; ;
09 ; ; ;
10 ; ; ;
11 ; ; ;
12 ; ; ;
13 ; ; ;
14 ; ; ;
15 ; ; ;
16 ; ; ;
17 ; ; ;
18 ; ; ;
19 ; ; ;
20 ; ; ;
21 ; ; ;
22 ; ; ;
23 ; ; ;
24 ; ; ;
25 ; ; ;
26 ; ; ;
27 ; ; ;
28 ; ; ;
29 ; ; ;
30 ; ; ;
31 ; ; ;
32 ; ; ;
33 ; ; ;
34 ; ; ;
35 ; ; ;
36 ; ; ;
37 ; ; ;
38 ; ; ;
39 ; ; ;
40 ; ; ;
41 ; ; ;

STARTING ADDRESS = <502> D/A BASIC FUNCTION TEST ;
DUMP, CLEAR, RESET AND SLOT/CHANNEL CROSSTALK
INTRODUCTION:
THIS ROUTINE IS USED TO TEST THE FOLLOWING D/A
FUNCTIONS THROUGH THE USE OF SPECIAL DREG(SEE 8.1)
DUMP ROUTINES:
0) DEVICE ID CODE
1) D/A CHANNEL DATA HOLDING REGISTERS (DUMP)
2) BOARD CLEAR (DUMP AND NI0C)
3) BOARD RESET (DUMP AND IORST)
4) SLOT INDEPENDENCE (DUMP W/SLOT DISTURBANCE)
5) CHANNEL INDEPENDENCE (DUMP W/CHANNEL DISTURBANCE)
TEST INITIALIZATION:
INITIAL DREG VALUE(SEE 8.1)
SLOT # OF D/A BOARD UNDER TEST
TEST PROCEDURES:
SEE SECTION 7.1.0 (D/A CALIBRATION)
TEST OPERATION:
THE FIRST TEST PERFORMED IS A D/A DEVICE ID CHECK
(DID = 44). THE PROGRAM FIRST CHECKS THE
DEVICE ID CODE OF THE SELECTED SLOT. IF THE
CORRECT D/A ID IS RETURNED THE TEST THEN ASKS
FOR THE DEVICE CODE AGAIN, THIS TIME WHEN
THE D/A SLOT IS NOT SELECTED (NO ID EXPECTED).
IF EITHER OF THESE TESTS FAIL, A SET - UP ERROR
IS REPORTED, AND THE PROGRAM WILL LOOP
CONSTANTLY ON THE ID CHECK TO FACILITATE
DIAGNOSIS OF THE ERROR. IF THE TESTS PASS,
PROCEED TO THE BASIC FUNCTION TESTS.

D/A BASIC FUNCTION TESTS:

THERE ARE FIVE DIFFERENT TEST MODES POSSIBLE. EACH TEST IS STARTED BY HITTING ITS RESPECTIVE TEST NUMBER ON THE TTY KEYBOARD AS FOLLOWS:

ENTER ON TTY: FOR TEST:

A DREG DUMP ONLY (DEFAULT TEST)

B DREG DUMP FOLLOWED BY A "CLR" (CLEAR) PULSE

C DREG DUMP FOLLOWED BY AN "IORST" **

D DREG DUMP FOLLOWED BY OUTPUT OF A 16-BIT RANDOM WORD TO A RANDOM SLOT # (NOT THE D/A SLOT UNDER TEST)

E DREG DUMP FOLLOWED BY OUTPUT OF RANDOM DATA TO A RANDOM D/A CHANNEL (NOT THE D/A CHANNEL UNDER TEST)

ANY OTHER TTY KEY HIT RESULTS IN NO TEST CHANGE. THE DREG DATA IS ALWAYS TO THE D/A CHANNEL SELECTED BY DREG BITS 14 & 15. SEE SECTION 8.1 FOR DATA/CHANNEL DREG DATA FORMATS.

CLEAR/RESET FUNCTIONS:

ALL BITS OF ALL 4 D/A CHANNEL DATA HOLDING REGISTERS SHOULD RESET TO THEIR TRUE ZERO STATES ON RECEIVING AN I/O COMMAND WITH "C" (CLEAR) APPENDED TO IT (SENT TO THE D/A SLOT), OR ANY SYSTEM RESET (IORST) INSTRUCTION.

** BECAUSE AN "IORST" IS A NON-SELECTIVE RESET, THE TELETYPE WILL BE LOCKED OUT, THUS PREVENTING THE OPERATOR FROM ENTERING INFORMATION FROM THE TTY. THUS, THE ONLY MEANS OF EXITING THIS TEST (IE. DUMP WITH IORST) IS BY RESETTING THE CPU AND RESTARTING THE PROGRAM.

SLOT INDEPENDENCE:

TEST (4) CHECKS IF ANY INTERACTION EXISTS BETWEEN OTHER SLOTS AND THE D/A SLOT BY SENDING 16-BIT RANDOM DATA PATTERNS TO RANDOMLY CHOSEN SLOTS (OTHER THAN THE D/A). TO TEST FOR SLOT INTERACTIVITY, PLACE A SCOPE PROBE ON THE OUTPUT OF ANY OF THE FOUR D/A CHANNELS (SEE 7.1.0) AND SET THE CONSOLE SWITCHES TO SELECT THAT CHANNEL. THE SCOPE SHOULD DISPLAY A DC VOLTAGE FROM THE OUTPUT OF THE CHANNEL FOR A CONSTANT SWITCH SETTING. IF ANY PULSES APPEAR AROUND THE DC LEVEL, A PROBLEM EXISTS WITH THE CHASSIS SLOT SELECTION LOGIC.

CHANNEL INDEPENDENCE:

TEST (5) CHECKS IF ANY INTERACTION EXISTS BETWEEN D/A CHANNELS 0-3 BY SENDING RANDOM DATA PATTERNS TO THE OTHER CHANNELS WHILE SENDING THE CONSOLE SWITCH DATA TO THE SELECTED D/A CHANNEL UNDER TEST. THE SCOPE TRACE FROM THE OUTPUT OF THE D/A TEST CHANNEL SHOULD BE A CLEAN DC VOLTAGE WITH NO INTERFERENCE PRODUCED FROM THE OTHER CHANNELS. THIS INTERFERENCE, IF ANY, WILL APPEAR AS RANDOM PULSES AROUND THE DC LEVEL.

***** ** CAUTION **

EXTREME CARE SHOULD BE TAKEN WHEN USING FORM A AND/OR C RELAY BOARDS IN A DG/DAC CHASSIS WHILE PERFORMING ANY TEST THAT PRODUCES HIGH-SPEED OUTPUTS OF DISTURBANCE DATA TO RANDOM SLOTS. RELAYS CAN EASILY BE DAMAGED PERMANENTLY BY EVEN SHORT PERIODS OF RAPID CONTACT ACTIVITY. IT IS SUGGESTED THAT THE TTL OR OTHER TYPES OF DG/DAC DEVICES BE USED INSTEAD OF RELAY BOARDS FOR INTERFERENCE TESTING. ALSO, SINCE THE OUTPUT PERIODS ARE SO SHORT, RELAY BOARD STROBES WILL NOT PULSE WHEN DISTURBANCE DATA IS OUTPUT TO THE BOARDS.

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49

10015 .MAIN

: PAGE 13

```

01 17.2.1) D/A RAMP (STAIRCASE) GENERATOR
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46

```

THIS SECTION OF THE BASIC FUNCTION TEST IS USED TO GENERATE A STAIRCASE OR RAMP WHICH CAN BE VIEWED BY AN OSCILLOSCOPE AND CAN BE USED FOR TESTING VARIOUS D/A FUNCTIONS SUCH AS MONOTONICITY. IT IS MERELY A VARIABLE STEP UP/DOWN COUNTER. THE BASE (TOP/BOTTOM) STEP OF THE COUNT IS OUTPUT FIRST TO THE D/A CHANNEL BEING TESTED FOLLOWED BY SUCCESSIVE INCREMENTS/DECREMENTS UNTIL THE FINAL STEP IS REACHED. EACH OUTPUT IS FOLLOWED BY A 50 USEC DELAY FOR SETTLE TIME. AFTER THE FINAL STEP IS OUTPUT, THE DRGS IS READ FOR THE D/A CHANNEL # AND THE PROCESS IS REPEATED.

TEST INITIALIZATION:

THE STARTING ADDRESS IS <502> (D/A BASIC FUNCTION TEST). WHEN ASKED FOR THE D/A SLOT #, REPLY AS FOLLOWS:

"D/A SLOT # - " ##,R

WHERE ## IS THE D/A SLOT # IN OCTAL.

THEN ANSWER THE FOLLOWING QUESTIONS:

"D/A TYPE - "
C = CURRENT TYPE, V = VOLTAGE TYPE

"LOW COUNT - " (OCTAL DATA)

"HIGH COUNT - " (OCTAL DATA)

"DIRECTION - "
U = UP, D = DOWN

TO SKIP THE RAMP GENERATOR INITIALIZATION SEQUENCE RESPOND AS FOLLOWS WHEN ASKED THE QUESTION:

"D/A SLOT # - " ##,NO

WHERE ## IS THE D/A SLOT # IN OCTAL AND WHERE "NO" INDICATES RAMP W/NO SET-UP SEQUENCE. (NOTE: YOU MUST INITIALIZE THE TEST AT LEAST ONCE BEFORE INITIALIZATION CAN BE SKIPPED).

10016 .MAIN

: PAGE 14

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32

```

RAMP GENERATOR DATA FORMATS:

THE LOW AND HIGH COUNTS ARE OCTAL DATA WORDS AND MUST BE IN THE STANDARD A/D-D/A DATA WORD FORMATS. THE DATA WORDS MUST BE LEFT JUSTIFIED WITH DATA IN BITS 0-11 FOR VOLTAGE, 0-9 FOR CURRENT TYPE D/A'S ONLY. IN ADDITION, THE HIGH COUNT MUST BE GREATER THAN THE LOW COUNT.

EXCEPT FOR THE INPUT OF AN ILLEGAL CHARACTER, THE DATA WORDS INPUT ARE NOT CHECKED UNTIL THE HIGH COUNT HAS BEEN ENTERED. IF A FORMAT ERROR IS MADE, THE QUESTION SEQUENCE WILL BE RE-STARTED FROM THE QUESTION IN ERROR. IF THE HIGH COUNT IS < = LOW COUNT, THEN BOTH VALUES WILL BE ASKED FOR, EXCEPT FOR THE D/A SLOT #, ALL QUESTIONS CAN BE SKIPPED BY HITTING "CR" AS THE RESPONSE.

SPECIAL CONSIDERATIONS:

THE ROUTINE IS ONLY AN OCTAL DATA WORD COUNTER. IN OTHER WORDS IT IS UP TO THE OPERATOR TO CHOOSE THE CORRECT DATA WORDS TO ACHIEVE THE TYPE OF RAMP DESIRED. THE PROGRAM DOES NOT KNOW OR CARE WHAT TYPE OF D/A IT IS SENDING THE DATA TO. FOR EXAMPLE A LOW COUNT OF 077760 AND A HIGH COUNT OF 100050 WILL PRODUCE A RAMP OF (1/2 FULL SCALE - 1 LSB) TO (1/2 FULL SCALE + 1 LSB) FOR A UNIPOLAR VOLTAGE D/A. THIS SAME COUNT WILL PRODUCE A TRANSITION FROM (+ FULL SCALE - 1 LSB) TO (- FULL SCALE + 1 LSB) (MAJOR CARRY TRANSITION) FOR A BIPOLAR VOLTAGE D/A.

```

10017 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
: 7.3) STARTING ADDRESS <503> - D/A VARIABLE PULSE HEIGHT ; PAGE 15
:
: THIS ROUTINE IS INCLUDED TO CHECK THE BASIC DYNAMIC
: ABILITY OF THE D/A UNDER TEST. NOTE THAT THIS
: ROUTINE, IN CONJUNCTION WITH A STANDARD OSCILLO-
: SCOPE CANNOT BE USED AS A BASIS FOR MAKING A
: ACCURATE MEASUREMENT OF SPECIFIC D/A PARAMETERS SUCH
: AS SETTLING TIMES OR SLEW RATES. IT IS INCLUDED
: ONLY AS AN OPTIONAL FUNCTION TEST.
:
: THE FOLLOWING INITIALIZATION SEQUENCE WILL BE ASKED:
:
: "D/A SLOT # - " (0-17)
:
: "TIMER VALUE = " (AN OCTAL #)
: (THIS VALUE IS USED TO DETERMINE THE PULSE WIDTH.
: IT IS ONLY AN OCTAL VALUE, AND IS NOT INTENDED TO BE
: USED FOR MAKING ACCURATE TIMING MEASUREMENTS FOR
: THE D/A OUTPUT. LARGER VALUES WILL PRODUCE
: LONGER PULSE WIDTHS). "CR" SKIPS QUESTION.
:
: "VALUE # 1 (DREG,SEE 8.1) =
:
: "VALUE # 2 ="
: (INPUT THE OCTAL NUMBER REPRESENTING THE BASE VALUE.
: VALUE MUST BE LEFT JUSTIFIED TO BIT 0). "CR" TO SKIP.
:
: TEST OPERATION:
:
: THERE ARE TWO ROUTINES CONTAINED IN THIS TEST.
: IF DREG BIT 13 = 0 (CLEARED), THEN THE OUTPUT
: TO THE D/A CHANNEL IS ALTERNATED BETWEEN VALUE # 1
: (UNDER DREG CONTROL/SEE 8.1) AND VALUE # 2
: (OPERATOR INPUT) WITH THE SWITCHING TIME (PULSE WIDTH)
: DETERMINED BY THE TIMER VALUE INPUT BY THE OPERATOR.
: THE D/A OUTPUT SHOULD APPEAR AS A SQUARE WAVE
: WHEN VIEWED WITH AN OSCILLOSCOPE.
:
: IF DREG BIT 13 = 1 (SET) OUTPUT THE FOLLOWING
: TO THE SELECTED D/A CHANNEL:
: ALL 0'S (RESET VALUE) IF DREG BIT 12 = 0
: ALL 1'S (FULL VALUE) IF DREG BIT 12 = 1.
:
: FOR VOLTAGE D/A'S OPERATING IN BIPOLAR MODE:
:
: BIT 0 = 0 PRODUCES POSITIVE FULL SCALE AND
: BIT 0 = 1 PRODUCES NEGATIVE FULL SCALE.
: (NOTE: FOR ANY OTHER TYPE OF D/A, SETTING
: BIT 0 WILL DECREASE THE D/A OUTPUT VALUE
: BY AN AMOUNT EQUAL TO THE MSB VALUE).
:
: DREG(VALUE # 1) FORMAT IS:
:
: BITS: 0 - 9 CURRENT/0 - 11 VOLTAGE = DATA VALUE #1
: BITS: 14/15 = D/A OUTPUT CHANNEL #
:
: OTHER SWITCHES ARE AS DESCRIBED ABOVE.

```

10018 .MAIN

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
: 7.4) STARTING ADDRESS <504> - D/A VARIABLE PULSE WIDTH ; PAGE 16
:
: THIS ROUTINE IS INCLUDED TO CHECK THE BASIC DYNAMIC
: ABILITY OF THE D/A UNDER TEST. NOTE THAT THIS
: ROUTINE, IN CONJUNCTION WITH A STANDARD OSCILLO-
: SCOPE CANNOT BE USED AS A BASIS FOR MAKING A
: ACCURATE MEASUREMENT OF SPECIFIC D/A PARAMETERS SUCH
: AS SETTLING TIMES OR SLEW RATES. IT IS INCLUDED
: ONLY AS AN OPTIONAL FUNCTION TEST.
:
: THE FOLLOWING INITIALIZATION SEQUENCE WILL BE ASKED:
:
: "D/A SLOT # - " (0-17)
:
: "TIMER VALUE(DREG,SEE 8.1) =
: (THIS VALUE IS USED TO DETERMINE THE PULSE WIDTH. IT
: IS ONLY AN OCTAL VALUE, AND IS NOT INTENDED TO BE
: USED FOR MAKING ACCURATE TIMING MEASUREMENTS FOR
: THE D/A OUTPUT. LARGER VALUES WILL PRODUCE
: LONGER PULSE WIDTHS).
:
: "VALUE # 1 ="
: (INPUT THE OCTAL NUMBER REPRESENTING THE MAX VALUE.
: VALUE MUST BE LEFT JUSTIFIED TO BIT 0). "CR" TO SKIP.
:
: "VALUE # 2 ="
: (INPUT THE OCTAL NUMBER REPRESENTING THE MIN VALUE.
: VALUE MUST BE LEFT JUSTIFIED TO BIT 0). "CR" TO SKIP.
:
: TEST OPERATION:
:
: THE OUTPUT TO THE SELECTED D/A CHANNEL IS
: ALTERNATED BETWEEN VALUE # 1 AND VALUE # 2 (BOTH
: OPERATOR INPUT) AT A RATE DETERMINED BY THE DELAY
: VALUE THAT APPEARS IN DREG BITS 0-9(SEE 5.2).
: THE D/A OUTPUT SHOULD APPEAR AS A SQUARE WAVE
: WHEN VIEWED WITH AN OSCILLOSCOPE.
:
: DREG(TIMER VALUE) FORMAT IS:
:
: BITS: 0 - 9 = TIMER VALUE (BIT 0=MSB, BIT 9=LSB)
: BITS: 14/15 = D/A OUTPUT CHANNEL #
:
: BECAUSE THE DREG(TTI INPUT) ARE READ EVERY 512
: PASSES THRU THE DUMP LOOP, WHEN A LARGE TIMER VALUE
: IS SELECTED BY THE SWITCHES, A SHORT DELAY
: WILL OCCUR BEFORE THE NEW TIMER VALUE IS READ.

```

10019 .MAIN

: PAGE 17

```

01 ; 7.5.0) STARTING ADDRESS <505>--A/D CALIBRATION (STAND ALONE)
02 ; STARTING ADDRESS <506>--A/D CALIBRATION (W/MUX)
03 ;
04 ; THIS PROGRAM IS INTENDED TO BE USED IN CONJUNCTION
05 ; WITH THE A/D CALIBRATION PROCEDURES OUTLINES IN
06 ; SECTION 7.5.1, FOR CALIBRATION OF AN A/D CONVERTER.
07 ;
08 ; PROGRAM FIRST GETS THE A/D SYSTEM SET-UP INFORMATION.
09 ; OPERATOR MUST ANSWER THE FOLLOWING QUESTIONS:
10 ;
11 ; A/D STAND ALONE CALIBRATION (NO MUX):
12 ; QUESTIONS 1 - 5 OF A/D BASIC INITIALIZATION (9.2)
13 ;
14 ;
15 ; A/D CALIBRATION (MUX IN SYSTEM):
16 ; QUESTIONS 1 - 5 OF A/D BASIC INITIALIZATION (9.2)

```

10020 .MAIN

: PAGE 18

```

01 ; TEST OPERATION:
02 ;
03 ; AFTER DETERMINING THE SYSTEM SET-UP, PROGRAM CHECKS
04 ; THE SLOTS FOR CORRECT DEVICE ID(S). IF STAND ALONE
05 ; CALIBRATION, PROCEED TO TEST. IF THERE IS A MUX
06 ; IN THE A/D SUBSYSTEM, IT LOADS THE MUX WITH
07 ; THE SELECT # AND INPUT CHANNEL #, THEN CHECKS IF
08 ; THE MUX IS SELECTED. IF ANY ERROR IS FOUND, PROGRAM
09 ; REPORTS ERROR AND HALTS. OTHERWISE TRIGGER
10 ; CONVERSIONS (ACCORDING TO SPECIFIED TRIGGER SELECT),
11 ; GET THE DATA (018 TO A/D SLOT) AND DO THE FOLLOWING
12 ; ACCORDING TO STATUS OF SWREG(SEE 9.2) 0-1:
13 ;
14 ; SWREG 0 = 0: OUTPUT THE CONVERTED DATA TO THE TTY
15 ; WITH THE OUTPUT FORMAT DETERMINED BY
16 ; SWREG 1:
17 ;
18 ; SWREG 1 = 0: OUTPUT DATA AS AN OCTAL
19 ; VALUE.
20 ;
21 ; SWREG 1 = 1: OUTPUT DATA AS A VOLTAGE
22 ; ACCORDING TO THE A/D
23 ; POLARITY/RANGE. THE
24 ; VOLTAGE OUTPUT IS A
25 ; +/- DECIMAL MILLIVOLT
26 ; VALUE AND IS ACCURATE
27 ; TO +/- 1 LSB.
28 ;
29 ; SWREG 0 = 1: DO NOT OUTPUT THE CONVERTED DATA TO THE
30 ; TTY. ONLY TRIGGER CONVERSIONS AT MAXIMUM
31 ; SPEED. THIS LOOPING IS USED AS AN
32 ; EXTERNAL SYNCHRONIZATION SIGNAL FOR
33 ; DIAGNOSIS OF THE A/D SECTION WITH
34 ; AN OSCILLOSCOPE.
35 ;
36 ; NOTE: IF A 50 MA CURRENT LOOP MUX IS BEING USED
37 ; AS THE INPUT DEVICE FOR THE A/D (4281-C) AND
38 ; THE TTY DATA OUTPUT IS IN THE MILLIVOLT MODE,
39 ; THE MILLIVOLT OUTPUT PRINTED IS THE VOLTAGE THAT
40 ; THE CURRENT TRANSDUCER PRODUCES, AS THE A/D
41 ; IS A VOLTAGE-TYPE DEVICE. IN THIS CASE
42 ; TO CONVERT THE MILLIVOLT READING TO A CURRENT VALUE,
43 ; DIVIDE THE VOLTAGE BY THE MUX INPUT RESISTANCE
44 ; (DIFFERENTIAL INPUT IMPEDANCE) THIS IS
45 ; NOMINALLY 200 OHMS.
46 ;
47 ; (EXT CLK IS PIN # 58 ON B/P)
48 ;

```

10021 .MAIN

01

; IN PIO MODE, A CONVERSION IS TRIGGERED ACCORDING TO THE SELECTED TRIGGER MODE, AN INTERRUPT IS REQUESTED, THE DATA IS RETRIEVED AND EITHER OUTPUT TO THE TTY OR THE CYCLE IS REPEATED WITH NO TTY OUTPUT.

02

; IN DCH MODE HOWEVER, THE DCH CYCLE IS SET UP TO PERFORM EIGHT (8) CONVERSIONS, AN INTERRUPT IS EXPECTED ON COMPLETION OF THE EIGHTH CONVERSION. ON RECEIVING THE INTERRUPT, THE DATA IS EITHER OUTPUT TO THE TTY OR THE DCH CYCLE IS REPEATED WITH NO TTY OUTPUT.

03

; THE FOLLOWING ARE TIME LIMITS ALLOWED FOR THE END OF CONVERSION(S) INTERRUPT BEFORE A TIME-OUT ERROR IS REPORTED:

MODE	TRIGGER SELECT	TIME (USEC)
PIO	SLOT START	50
PIO	INTERNAL CLOCK	400
PIO	EXTERNAL CLOCK	NO LIMIT
DCH	EXTERNAL CLOCK	NO LIMIT
DCH	SLOT START	400
DCH	INTERNAL CLOCK	1200
DCH	DCHI	1200

; (FOR DCH MODE, TIME IS FOR 8 CONVERSIONS. INTERNAL CLOCK TIMES TO ALLOW FOR MAXIMUM INTERNAL CLOCK PERIOD: APPROX = 120 US)

04

05

06

07

08

09

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

10022 .MAIN

01

; 7.5.1) A/D CONVERTER - ANALOG MULTIPLEXOR SUB-SYSTEM CALIBRATION PROCEDURES

02

; CALIBRATION OF AN A/D SUBSYSTEM:

03

; THE A/D SUBSYSTEM CONSISTS OF ONE A/D CARD AND FROM 0 TO 15 MUX CARDS IN CONTIGUOUS SLOTS. SINCE MORE THAN ONE A/D SUBSYSTEM CAN RESIDE IN A DG/DAC CHASSIS, THE FOLLOWING CALIBRATION PROCEDURES MUST BE PERFORMED ON EACH SEPERATELY. THE A/D CARD SHOULD BE CALIBRATED FIRST FOR GAIN AND OFFSET, FOLLOWED BY OFFSET AND GAIN ADJUSTMENT FOR EACH MUX IN THE SYSTEM.

04

05

06

07

08

09

10

11

12

13

14

15

16

1:0023 .MAIN

: PAGE 21

CALIBRATION OF 4280 SERIES A/D CONVERTERS

OF BITS =12
 RESOLUTION (MV/BIT):
 1.22 FOR UNIPOLAR 5V FULL SCALE
 2.44 FOR UNIPOLAR 10V FULL SCALE
 2.44 FOR BIPOLAR 5V FULL SCALE
 4.88 FOR BIPOLAR 10V FULL SCALE

OUTPUT RANGES 0-5, 0-10, +/-5, +/-10 VOLTS

"DATA" IN THE FOLLOWING PROCEDURE REFERS TO
 DATA 0-11: BIT 0=MSB, BIT 11=LSB FOR
 UNIPOLAR MODE; BIT 0=SIGN, BIT 1=MSB AND
 BIT 11=LSB FOR BIPOLAR MODES. WHEN RE-
 PRESENTED IN OCTAL, DATA IS LEFT JUSTIFIED
 WITH UNUSED BITS=0.

TO CALIBRATE THE 4280 A/D CONVERTER ON A
 STAND ALONE BASIS, FIRST START THE A/D
 CALIBRATION (STAND ALONE); STARTING ADDRESS
 505 (REFER TO TEST DESCRIPTION FOR SPECIFIC
 TEST INFORMATION).

A/D CALIBRATION IS ACCOMPLISHED BY APPLYING
 A KNOWN, ACCURATE VOLTAGE DIRECTLY TO THE INPUT
 OF THE A/D CARD AND ADJUSTING THE GAIN AND
 OFFSET TRIMPOTS FOR APPROPRIATE A/D OUTPUT
 DATA. A PRECISION VOLTAGE SOURCE AND A 1/2
 DIGIT DMM ARE NECESSARY.

V-TEST: PINS 47,48 V-TEST RETURN: 45,46 (ANALOG BUS)

1:0024 .MAIN

: PAGE 22

UNIPOLAR CALIBRATION

LISTED BELOW ARE VOLTAGES TO BE APPLIED TO
 THE A/D INPUT, THEIR CORRESPONDING A/D OUTPUT
 CODES WHEN CORRECTLY ADJUSTED AND THE TRIMPOT
 USED TO ACHIEVE THE CORRECT ADJUSTMENT

STEPS 1 AND 2 ARE FOR TRIMPOT ADJUSTMENT TO
 GIVE CORRECT CODE FOR APPLIED VOLTAGES. ASTERISKS
 INDICATE A VOLTAGE/CODE CHECK ONLY. IF DATA IS
 INCORRECT, REPEAT STEPS 1 AND 2.

STEP	INPUT VOLTAGE	A/D OUTPUT CODE	TRIMPOT RANGE
1	0.0024	000040	0-5V
2	4.9984	177720	0-5
3	0.0000	000000	*
4	4.9988	177760	*
1	0.0048	000020	0-10V
2	9.9926	177720	0-10
3	0.0000	000000	*
4	9.9976	177760	*

10025 .MAIN

: PAGE 23

```

01 BIPOLAR CALIBRATION
02
03 LISTED BELOW ARE VOLTAGES TO BE APPLIED TO THE
04 A/D INPUT, THEIR CORRESPONDING A/D OUTPUT
05 CODES WHEN CORRECTLY ADJUSTED AND THE TRIMPOT
06 USED TO ACHIEVE THE CORRECT ADJUSTMENT.
07
08 STEPS 1 AND 2 ARE INTENDED FOR TRIMPOT ADJUST-
09 MENT TO GIVE CORRECT OUTPUTS FOR
10 SPECIFIC APPLIED VOLTAGES. STEPS 3-5 ARE CHECKS.
11 IF INCORRECT DATA REPEAT STEPS 1 AND 2, THEN
12 RE-CHECK.
13
14
15 STEP INPUT VOLTAGE OUTPUT CODE TRIMPOT RANGE
16 1 -4.9952 100040 OFFSET +/-5V
17 2 +4.9928 077720 OFFSET +/-5V
18 3 -5.0000 100000 GAIN * +/-5
19 4 0.0000 000000 * +/-5
20 5 +4.9976 077760 * +/-5
21
22 1 -9.9040 100040 OFFSET +/-10V
23 2 +9.9865 077720 GAIN +/-10
24 3 0.0000 000000 * +/-10
25 4 -10.0000 100000 * +/-10
26 5 +9.9961 077760 * +/-10

```

10026 .MAIN

: PAGE 24

```

01 STARTING ADDRESS <507> - A/D HISTOGRAM
02 STARTING ADDRESS <514> - A/D HISTOGRAM
03 W/DCH EXERCISER (CATS/KITTEN)*
04
05 THIS PROGRAM IS INTENDED TO BE USED AS A
06 MEANS OF CHECKING A/D CONVERTER SUB-SYSTEM
07 STABILITY.
08
09 THE FOLLOWING INFORMATION IS REQUESTED
10 DURING TEST INITIALIZATION:
11 QUESTIONS 1 - 5 OF THE BASIC A/D
12 INITIALIZATION SEQUENCE (SECTION 9.2)
13
14 THE HISTOGRAM CAN BE RUN WITHOUT A MULTIPLEXOR
15 BY RESPONDING WITH A NON-NUMERIC CODE WHEN ASKED
16 FOR THE MUX SLOT #.
17
18 AFTER BASIC SET-UP SEQUENCE=
19 "SAMPLE CENTER VALUE"-
20
21 THIS IS A 6- DIGIT OCTAL CODE
22 REPRESENTING THE HISTOGRAM CENTER
23 VALUE. THE 12- BIT A/D DATA WORD
24 INPUT, LEFT JUSTIFIED, WITH ALL UNUSED
25 BITS EQUAL TO 0. FOR EXAMPLE 1 LSB IS
26 REPRESENTED AS OCTAL 20. AND A FULL COUNT
27 CORRESPONDS TO OCTAL 177760. LEADING
28 ZEROS ARE NOT NECESSARY. IF "CR", SKIP
29 QUESTION WITHOUT CHANGING CENTER VALUE.
30
31 IF A/D IS OPERATING IN PIO MODE=
32 "# OF SAMPLES "-
33
34 ENTER A POSITIVE DECIMAL NUMBER
35 < = 65,536 IF A SHORT TERM HISTOGRAM
36 IS DESIRED. ENTER A NON-NUMERIC CHARACTER
37 IF LONG TERM HISTOGRAM IS DESIRED. IF "CR", SKIP
38 QUESTION WITHOUT CHANGING SAMPLE #.
39
40 * STARTING ADDRESS <514> RUNS THE SAME AS <507> EXCEPT
41 THAT THE CATS/KITTEN (DTOS MH DISK DCH EXERCISER)
42 PROGRAM RUNS CONCURRENTLY WITH THE HISTOGRAM. SEE
43 DGC PART # 094-782 FOR INFORMATION PERTAINING TO
44 DTOS MH DISK DCH EXERCISER.
45
46
47
48
49

```

```

01 TEST OPERATION:
02
03 THE PROGRAM FIRST DOES A SET-UP CHECK
04 TO MAKE SURE THAT THE BOARD(S) ARE IN THE
05 CORRECT SLOT(S). AN ERROR IS REPORTED IF
06 SET-UP DOES NOT AGREE WITH OPERATOR INPUT
07 SET-UP INFORMATION.
08
09 FOLLOWING THE A/D SYSTEM CHECK, THE
10 PROGRAM INITIALIZES THE A/D - MUX
11 SUB-SYSTEM TO THE DESIRED STATE, THEN
12 STARTS THE HISTOGRAM.
13
14 PIO MODE OPERATION:
15
16 THE PROGRAM TRIGGERS CONVERSIONS ON THE
17 SELECTED MUX/CHANNEL ONE AT A TIME, SORTING
18 EACH DATUM, IMMEDIATELY AFTER RECEIVING IT
19 FROM THE A/D. IF A NUMBER WAS INPUT FOR
20 THE SAMPLE COUNT, THAT # OF CONVERSIONS ARE
21 MADE AND SORTED BEFORE THE HISTOGRAM
22 PRINTS OUT ON THE TTY. IF A LONG TERM
23 HISTOGRAM WAS SELECTED, THE SAMPLE/SORT
24 CYCLE WILL CONTINUE UNTIL AN T OR S IS RECEIVED
25 FROM THE TTY, WHICH TERMINATES THE CYCLE AND PRINTS
26 THE HISTOGRAM. THE HISTOGRAM IS THEN RESUMED.
27 IF KEY IS AN S, THEN A NEW HISTOGRAM
28 WILL BE STARTED AFTER HISTOGRAM PRINTOUT.
29
30 DCH MODE OPERATION:
31
32 PROGRAM OPERATION IS SIMILAR TO PIO MODE
33 EXCEPT THAT HISTOGRAM RUNS LONG TERM
34 ONLY. A RANDOM CONVERSION COUNT IS LOADED
35 INTO THE DCH CONVERSION COUNTER AND A
36 DATA BLOCK STARTING ADDRESS INTO THE DCH
37 ADDRESS REGISTER. THE DCH CYCLE IS STARTED
38 AND CONTINUES UNTIL ALL OF THE CONVERSION
39 SPECIFIED BY THE RANDOM COUNT ARE DONE. THE
40 DATA IS STORED CONTIGUOUSLY IN THE DATA
41 BLOCK. ON COMPLETION, THE DATA BLOCK IS
42 SORTED INTO THE HISTOGRAM. AFTER SORTING,
43 A NEW SAMPLE COUNT IS GENERATED AND THE
44 CYCLE REPEATS. TO PRINT THE HISTOGRAM AND THEN
45 RESUME THE CURRENT HISTOGRAM, HIT A T ON THE KEYBOARD.
46 TO PRINT THE RESULTS AND START A NEW HISTOGRAM,
47 HIT AN S ON THE KEYBOARD.
48
49 TIMES ALLOWED FOR END OF CONVERSION(S) INTERRUPTS
50 FROM THE A/D AFTER START BEFORE TIME OUT IS REPORTED
51 ARE AS FOLLOWS:
52
53 MODE TRIGGERING TIME
54 ----
55 PIO START,INT CLK 400 US
56 PIO/DCH EXT CLK NO-LIMIT
57 DCH START,DCHI, 100 MS
58 INT/CLK
59

```

```

01 THEORY OF OPERATION:
02
03 THE HISTOGRAM RESULTS ARE PRINTED OUT AS
04 FOLLOWS:
05
06 CO=XXXXXX MV=YYYY # OF SAMPLES(##)
07 MUX SEL = (#) MUX CHAN = (#) MMM/TTTT
08
09 --- (DECIMAL #)
10 -5: "
11 -4: "
12 -3: "
13 -2: "
14 -1: "
15 C0: "
16 +1: "
17 +2: "
18 +3: "
19 +4: "
20 +5: "
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53

```

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53

```

10029 .MAIN

01
02
03
04
05
06
07
08
09

: PAGE 27

```
;  
;  
;  
BY LOOKING AT THE HISTOGRAM RESULTS ONE  
CAN GET A FEEL FOR THE A/D CONVERTER  
STABILITY. A STABLE A/D SHOULD HAVE A  
MAJOR PERCENTAGE OF THE TOTAL SAMPLES  
TAKEN EQUAL TO THE CENTER VALUE WITH  
RELATIVELY SMALL DISTRIBUTION AROUND IT,  
AND WITH THE SAMPLE COUNTS DECREASING  
RAPIDLY AS THE LSB DEVIATION INCREASES.  
;
```

10030 .MAIN

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32

: PAGE 28

```
17.7.0) STARTING ADDRESS <S10> - MUX CALIBRATION  
;  
;  
THIS ROUTINE IS INTENDED TO BE USED IN CONJUNCTION  
WITH THE PROCEDURES OUTLINED IN SECTION 7.7.1  
FOR CALIBRATION OF AN ANALOG MULTIPLEXOR ON A  
STAND ALONE BASIS. NOTE THAT THIS IS THE ONLY  
TEST IN WHICH IT IS POSSIBLE TO HAVE A MUX  
WITHOUT AN ACCOMPANYING A/D.  
;  
;  
THE ONLY REQUIRED TEST INITIALIZATION IS THE  
INPUT OF THE STARTING SLOT #. (IF "CR" IS  
ENTERED, SKIP THE QUESTION). THIS CAN EITHER  
BE THE SLOT # OF AN A/D OR A MUX. HOWEVER,  
IF THE SLOT IS THAT OF A MUX, AND NOT AN A/D,  
IT WILL BE NECESSARY FOR THE OPERATOR TO  
MANUALLY CONNECT THE FOLLOWING SIGNALS TO GROUND:  
"BUS ENABLE IN" AND "21.5 RETURN" (BACKPANEL PINS  
# 65 AND 71) OF THE SELECTED STARTING SLOT #.  
THIS ASSERTS THE ANALOG GROUND OF THE MUX AND  
ALSO ENABLES THE MUX REGISTERS SO THAT THEY CAN  
BE LOADED VIA A "DOC" COMMAND TO THE SELECTED  
STARTING SLOT. IN EITHER CASE (I.E. AN A/D  
OR A MUX W/ "BUS ENABLE IN" GROUNDED)  
THIS SLOT STARTS A MUX TEST/CALIBRATION  
SET-UP. OTHER MUX'S CAN BE PLACED IN CONTIGIOUS  
SLOTS (UP TO THE MAXIMUM # OF SLOTS) FOR  
TESTING AND/OR CALIBRATION. AN EMPTY SLOT  
OR A SLOT WITH A NON-MULTIPLEXOR IN IT  
FOLLOWING THE STARTING SLOT (AND SUBSEQUENT  
MUXS IF ANY) WILL BREAK THE "BUS ENABLE"  
SIGNAL, THUS TERMINATING THE MUX SET-UP.  
;
```



```

01 ;
02 ;
03 ;
04 ;
05 ;
06 ;
07 ;
08 ;
09 ;
10 ;
11 ;
12 ;
13 ;
14 ;
15 ;
16 ;
17 ;
18 ;
19 ;
20 ;
21 ;
22 ;
23 ;
24 ;
25 ;
26 ;
27 ;

```

TEST OPERATION:

THE ROUTINE READS THE DREG(SEE 8.1) TO OBTAIN 1) MUX SELECT #, 2) MUX CHANNEL # 3) GAIN (USED ONLY BY PROGRAMMABLE MUXS).

THIS INFORMATION IS THEN SENT TO ALL OF THE MUXS IN THE SPECIFIED MUX TEST SET-UP. ANY MUX IN THE SET-UP WHOSE MUX SELECT # IS THE SAME AS THAT INPUT ON THE CONSOLE SWITCHES WILL BE SELECTED. ALSO, THE CHANNEL # ON THAT MUX THAT CORRESPONDS TO THE CHANNEL # ON THE CONSOLE SWITCHES WILL BE THE PARTICULAR CHANNEL SELECTED.

WITH A MUX/CHANNEL SELECTED, THE OPERATOR CAN APPLY VOLTAGES/CURRENTS TO THE ANALOG INPUTS OF A MUX, AND MONITOR THE MUX OUTPUT (I.E. OUTPUT OF THE INSTRUMENTATION AMPLIFIERS) WITH A DMM OR SCOPE.

DREG(SEE 8.1) FORMAT:

BITS 6/7: GAIN (0,1,2,3) = GAIN X (1,2,4,8)
 BITS 8-11: MUX SELECT # (0-17)
 BITS 12-15: MUX CHANNEL # (0-17)

```

01 ;
02 ;
03 ;
04 ;
05 ;
06 ;
07 ;
08 ;
09 ;
10 ;
11 ;
12 ;
13 ;
14 ;
15 ;
16 ;
17 ;
18 ;
19 ;
20 ;
21 ;
22 ;
23 ;
24 ;
25 ;
26 ;
27 ;
28 ;
29 ;
30 ;
31 ;

```

7.7.1) ANALOG MULTIPLEXOR CALIBRATION PROCEDURES

CALIBRATION OF 4281/82 SERIES ANALOG MULTIPLEXORS

TO CALIBRATE THE 4281/82 MULTIPLEXORS, FIRST START THE MUX CALIBRATION (STARTING ADDRESS = 510; REFER TO TEST DESCRIPTION FOR SPECIFIC TEST INFORMATION).

IF NO A/D CONVERTER IS USED IN CONJUNCTION WITH THE MUX, IT WILL BE NECESSARY TO CONNECT THE FOLLOWING SIGNALS TO GROUND: "BUS ENABLE IN" "21.5 RETURN" (BACKPANEL PINS 65 AND 71 OF MUX SLOT).

MUX CALIBRATION IS ACCOMPLISHED BY APPLYING KNOWN ACCURATE VOLTAGE SOURCES TO THE ANALOG INPUT OF THE CARD WHILE MONITORING THE MUX ANALOG OUTPUT DIRECTLY AT THE ANALOG BUSS WITH A DMM. V-OUT IS MEASURED AT PIN 45 FOR ALL MULTIPLEXOR CALIBRATIONS. (V-OUT RETURN IS PIN 47).

CHANNEL 0 WILL BE THE 0.000V CHANNEL. SHORT PINS 1,2,3 ON CONNECTOR P2 TOGETHER. CHANNEL 1 WILL BE THE V-IN CHANNEL. SHORT PINS 26 AND 28 TOGETHER. APPLY THE TEST V-IN TO PIN 27 AND CONNECT THE V-IN RETURN TO PIN 28. INSERT JUMPER W2 ON ALL DIFFERENTIAL CARDS.

```

10033 .MAIN                                     : PAGE 31
01
02 CALIBRATION OF 4282 SINGLE-ENDED MULTIPLEXOR
03
04 SELECT CHANNEL 0. ADJUST THE OFFSET TRIMPOT
05 FOR V-OUT OF 0.0000V. SET THE TEST V-IN TO
06 10.0000V. SELECT CHANNEL 1. CHECK THE V-OUT.
07 IT SHOULD BE 10.0000V +/-1MV. NO GAIN
08 ADJUSTMENT IS PROVIDED ON THIS CARD. IF THE
09 CHANNEL 1 READING IS INCORRECT ADJUST THE
10 OFFSET TRIMPOT AND RECHECK. INCORRECT VOLTAGES
11 INDICATE PARTS WHICH SHOULD BE REPLACED. STILL
12 USING CHANNEL 1 SET V-IN TO -10.0000V. V-OUT
13 SHOULD BE THE SAME +/-1MV.
14
15 CALIBRATION OF 4281 DIFFERENTIAL MUX (STRAP GAIN)
16
17 SELECT THE GAIN AT WHICH THE CARD WILL BE OPERATED.
18 INSERT THE JUMPER FOR GAIN =1, DELETE THE JUMPER
19 FOR GAIN=2. SELECT CHANNEL 0. ADJUST THE OFFSET
20 TRIMPOT FOR V-OUT OF 0.0000V. SELECT CHANNEL 1.
21 FOR GAIN =1 BOARDS SET V-IN TO 10.0000V. FOR GAIN
22 =2 BOARDS. SET V-IN TO 5.0000V. ADJUST THE GAIN
23 TRIMPOT FOR V-OUT OF 10.0000V. REPEAT THE ABOVE STEPS
24 MAKING SURE THAT EACH READING OF V-OUT IS CORRECT TO A
25 TOLERANCE OF +/-1MV. APPLY -10.0000V. TO CHANNEL 1 AND
26 SELECT IT. V-OUT SHOULD NOW BE -10.0000V +/-1MV.
27
28 CALIBRATION OF 4281-G DIFFERENTIAL MUX
29 (PROGRAMMABLE GAIN)
30
31 SET GAIN =8. SELECT CHANNEL 0. ADJUST THE OFFSET
32 TRIMPOT FOR V-OUT OF 0.0000V. TRY TO GET AS NEAR
33 TO 0 ERROR AS POSSIBLE. SET V-IN TO 1.25V.
34 SELECT CHANNEL 1. ADJUST THE GAIN TRIMPOT FOR
35 V-OUT OF 10.0000V. TRY FOR 0 ERROR ON THIS
36 ADJUSTMENT. REPEAT THE ABOVE STEPS REITERATING
37 IF NECESSARY TO GIVE THE SMALLEST POSSIBLE DEVIATION
38 AT THE TWO VOLTAGE LEVELS. USING THE FOLLOWING
39 GAIN/V-IN COMBINATIONS V-OUT SHOULD BE 10.0000V.
40 +/-3MV IN ALL CASES:
41
42 GAIN V-IN
43 4 2.5000
44 2 5.0000
45 1 10.0000
46
47 REPEAT THE ABOVE STEPS USING NEGATIVE INPUT
48 VOLTAGES. HOWEVER DO NOT READJUST THE GAIN OF
49 OFFSET TRIMPOTS. V-OUT SHOULD BE WITHIN 3MV
50 OF THE -10.0000V READING IN ALL CASES.
51
52
53
54
55
56

10034 .MAIN                                     : PAGE 32
01
02 STARTING ADDRESS <511> - MUX CHANNEL SCANNER
03
04 THIS PROGRAM CAN BE USED AS A QUICK CHECK OF THE
05 VOLTAGES/CURRENTS PRESENT AT THE ANALOG INPUTS OF
06 A SELECTED MUX. THE ROUTINE SCANS AND SAMPLES ALL
07 CHANNELS OF A MUX AND OUTPUTS THE RESULTS TO
08 THE TTY IN TABULAR FORM.
09
10 TEST INITIALIZATION:
11
12 QUESTIONS 1 & 2 OF A/D BASIC INITIALIZATION (9.2)
13
14 TEST OPERATION:
15
16 AFTER THE INITIALIZATION, THE PROGRAM WILL TYPE
17 "INITIALIZE DREG (OCTAL INPUT,SEE 8.1)
18 SET THE DREG TO THE DESIRED TEST MODE, THEN START.
19 TEST AUTOSCAN ALL CHANNELS OF MUX UNDER TEST IN
20 SELECTED MODE/TRIGGERING (ALL CONSOLE SWITCH
21 SELECTED), WHILE THE A/D CONVERTER SAMPLES AND
22 CONVERTS EACH CHANNEL'S ANALOG INPUT. THE DATA IS
23 STORED IN A TABLE FOR SUBSEQUENT OUTPUT. THE CYCLE
24 IS REPEATED AFTER TABLE OUTPUT.
25
26 DREG(SEE 8.1) FORMAT:
27
28 BIT 0: A/D MODE: (0 = PID, 1 = DCH)
29 BITS 6/7: GAIN (0,1,2,3) = GAIN X (1,2,4,8)
30 BITS 8-11: MUX SELECT # (0-17 OCTAL)
31 BITS 14/15: A/D CONVERSION TRIGGER SELECT
32 0 0 = SLOT START
33 0 1 = DCH
34 1 0 = EXTERNAL CLOCK
35 1 1 = INTERNAL CLOCK
36
37 OUTPUT FORMAT:
38
39 CHANNEL DATA MV AAA/BBB (#)
40 0 XXXXX YYYY
41 1 XXXXX YYYY
42 .
43 .
44 .
45 17 XXXXX YYYY
46
47 WHERE:
48 AAA/BBB = A/D MODE/TRIGGERING
49 XXXXXX = CHANNEL VALUE CONVERTED BY A/D
50 (OCTAL DATA LEFT JUSTIFIED TO BIT 0)
51 YYYY = THE +/- MILLIVOLT EQUIVALENT
52 (DECIMAL: +/- 1 LSR ACCURACY)
53 (#) = MUX SELECT # (FROM CONSOLE SWITCHES)
54
55 TO STOP THE MUX SCAN PROGRAM FOR INSPECTION OF
56 A PARTICULAR TEST RESULT, HIT ANY TTY KEY.
57 HIT ANY TTY KEY TO RESUME MUX SCAN & PRINTOUT.

```

:0035 .MAIN

: PAGE 33

```
01 :  
02 : IF NO MUX IN THE A/D SUBSYSTEM CORRESPONDS TO  
03 : THE MUX SELECT # APPEARING ON THE CONSOLE SWITCHES  
04 : OR MORE THAN ONE MUX CORRESPONDS TO THAT MUX  
05 : SELECT #, THEN THE DATA RETURNED WILL BE INVALID.  
06 :  
07 : NOTE THAT THE COMBINATION "PIO MODE/DCHI TRIGGERING" IS  
08 : NOT A VALID A/D OPERATING MODE, AND WILL BE REPORTED  
09 : AS "INVALID A/D OPERATION".  
10 :  
11 : SEE SECTION 7.6 FOR ALLOWED CONVERSION TIMES.
```

:0036 .MAIN

: PAGE 34

```
01 : STARTING ADDRESS <512> - TRANSDUCER TEST FOR  
02 : PROGRAMMABLE MULTIPLEXORS  
03 :  
04 : THIS TEST IS INTENDED FOR USE WITH THE 4281-G  
05 : PROGRAMMABLE VOLTAGE ANALOG MULTIPLEXORS AS A  
06 : MEANS OF CHECKING THE MUX INPUTS.  
07 :  
08 : WHEN THE PROGRAMMABLE MUX IS IN TEST MODE, A SMALL  
09 : TEST CURRENT (TYPICALLY 100 - 120 UA) IS INJECTED  
10 : THROUGH A MUX INPUT AND ANY ASSOCIATED TRANSDUCER  
11 : CONNECTED TO IT) THUS PRODUCING A VOLTAGE THAT  
12 : CAN BE READ BY THE A/D. IN TEST MODE MINUS, THE  
13 : TEST CURRENT REVERSES DIRECTION FOR MEASUREMENT  
14 : OF POLARITY SENSITIVITY OF TRANSDUCERS IN  
15 : BIPOLAR A/D MODES. PART OF THE TOTAL VOLTAGE DROP  
16 : PRODUCED BY THE TEST CURRENT IS ACROSS  
17 : PROTECTION RESISTORS AND THE MUX GATE RESISTANCE  
18 : IN SERIES WITH THE INPUT PINS. THESE VOLTAGES  
19 : SHOULD BE SUBTRACTED FROM THE MEASUREMENT TO  
20 : GET THE ACTUAL TRANSDUCER AND CABLE VOLTAGE  
21 : DROP. FOR EACH LEG OF A MUX INPUT THERE IS  
22 : A 600 OHM SWITCH RESISTANCE AND A 1000 OHM  
23 : PROTECTION. THEREFORE TYPICAL RESISTANCE OF  
24 : A MUX INPUT IS 1.6 K OHM PER LEG OR 3.2 K OHM  
25 : TOTAL. OPEN MUX INPUTS SHOULD PRODUCE FULL  
26 : SCALE VOLTAGES DURING TRANSDUCER TESTING.  
27 : SHORTED INPUTS WILL PRODUCE A SMALL VOLTAGE  
28 : OUTPUT (APPROX. 300-350 MV).  
29 :  
30 : TEST INITIALIZATION:  
31 :  
32 : QUESTIONS 1.2 & 4 OF THE BASIC A/D INITIALIZATION  
33 : (9.2) SEQUENCE ARE THE ONLY REQUESTED INFORMATION.  
34 : PROGRAM THEN PROCEEDS TO TEST PHASE ONE.  
35 :
```

10037 .MAIN

: PAGE 35

: 01

TEST OPERATION - PHASE ONE:

02 ROUTINE FIRST FINDS THE MUX SELECT # OF THE
03 MUX SLOT SELECTED BY THE OPERATOR. A SET-UP
04 ERROR IS REPORTED IF THE SELECT # CAN NOT
05 BE FOUND. THE A/D SUBSYSTEM IS THEN PLACED
06 IN TEST MODE-PLUS, AFTER WHICH ALL 16 CHANNELS
07 OF THE MUX UNDER TEST ARE SCANNED AND SAMPLED.
08 THE CONVERTED A/D DATA IS CHANGED TO A VOLTAGE
09 AND STORED IN A TABLE FOR SUBSEQUENT OUTPUT.
10 IF THE A/D IS OPERATING IN BIPOLAR MODE, THE
11 CHANNELS ARE RE-SCANNED AND SAMPLED. THIS
12 TIME WITH THE A/D IN TEST MODE-MINUS. THE TABLE
13 IS OUTPUT TO THE TTY ON COMPLETION
14 OF SAMPLING. THE ENTIRE CYCLE IS THEN REPEATED
15 UNLESS ANY TTY CHARACTER IS ENCOUNTERED IN
16 WHICH CASE THE PROGRAM PROCEEDS TO PHASE TWO.
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49

10038 .MAIN

: 01

OUTPUT FORMAT (PHASE ONE):

02 CHANNEL PLUS MINUS
03 0 XXXX -YYYY
04 1 XXXX -YYYY
05 . . .
06 . . .
07 . . .
08 . . .
09 17 XXXX -YYYY
10
11
12
13
14
15
16
17
18
19
20

WHERE: XXXX = VALUE OF TRANSDUCER TEST FOR PARTICULAR
MUX INPUT IN TEST MODE-PLUS

-YYYY = VALUE OF TRANSDUCER TEST FOR PARTICULAR
MUX INPUT IN TEST MODE-MINUS (BIPOLAR
MODE ONLY)

ALL VALUES ARE +/- MILLIVOLTS (DECIMAL).
ACCURACY IS +/- 1 LSB.

: PAGE 36

: 01

TEST OPERATION - PHASE TWO:

02 THE PROGRAM CONTINUOUSLY READS THE DREG
03 FOR THE MUX SELECT #, MUX CHANNEL #
04 AND THE TEST MODE POLARITY. THIS INFORMATION IS
05 SENT TO ALL MUX'S IN THE A/D SUB-SYSTEM.
06 THIS SELECTS A PARTICULAR MUX/CHANNEL IN EITHER
07 TEST MODE PLUS OR MINUS FOR EXTERNAL MEASUREMENT
08 BY THE OPERATOR (I.E. VOLTAGE MEASUREMENT ACROSS
09 A TRANSDUCER WITH A DMM). TEST MODE ONLY AFFECTS
10 4281-G PROGRAMMABLE MUXS. NOTE THAT SHIELD DRIVERS
11 ARE NOT TESTED.
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49

DREG(SEE 8.1) FORMAT:

BIT 0: TEST MODE POLARITY

= 0 TEST MODE PLUS

= 1 TEST MODE MINUS

BITS 8-11: MUX SELECT # (0-17 OCTAL)

BITS 12-15: MUX CHANNEL # (0-17 OCTAL)

TO RETURN TO TEST PHASE ONE, HIT ANY TTY KEY.

CAUTION: SOME TRANSDUCERS MAY BE DAMAGED BY
REVERSE CURRENT APPLICATION. IF THIS
IS THE CASE, A UNIPOLAR TEST SHOULD BE
PERFORMED ONLY.

50 USEC ALLOWED BEFORE CONVERSION TIME OUT
IS REPORTED (1 CONVERSION).

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58

: 7.10) STARTING ADDRESS <513> - MULTIPLEXOR ANALOG INPUT TEST
:
: INTRODUCTION:
:
: THIS IS A STATIC (DC) TEST USED TO VERIFY THE PROPER
: FUNCTIONING AND INDEPENDENCE OF THE 16 ANALOG INPUTS
: OF THE DG/DAC 4281 AND 4282 SERIES MULTIPLEXORS AND
: IS INTENDED TO BE USED IN CONJUNCTION WITH A SPECIAL
: ANALOG TEST ADAPTER, MODEL 1125 AS FOLLOWS:
:
: 1125-A IS THE VOLTAGE ANALOG TEST ADAPTER AND IS USED
: WITH EITHER A 4281 OR 4281-G DIFFERENTIAL
: OR A 4282 SINGLE ENDED VOLTAGE MUX.
:
: 1125-B IS THE CURRENT ANALOG TEST ADAPTER AND IS USED
: WITH A 4281-C 50 MA CURRENT MUX
:
: ALSO NEEDED IS AN EXTERNAL DC POWER SUPPLY THAT
: ACTS AS THE LADDER NETWORK SOURCE VOLTAGE. NOTE THAT
: THE MAXIMUM APPLIED VOLTAGE IS +/- 10 VDC.
:
: ALL 16-CHANNELS OF ONE MUX CAN BE AUTOMATICALLY TESTED
: AT A TIME BY THE LADDER NETWORK SECTION OF THE 1125
: TEST ADAPTERS.
:
: TEST PROCEDURES:
:
: THE DG/DAC CHASSIS AND ANY EXTERNAL VOLTAGE
: SOURCES SHOULD BE POWERED DOWN WHILE MAKING
: CONNECTIONS TO THE BOARDS. THE FIRST STEP IS TO
: REMOVE ANY D/A CONVERTERS FROM THE "D/A" CONNECTOR
: (J1) ON THE 1125 TEST CARD. NEXT SET THE SWITCHES ON
: THE TEST ADAPTER AS FOLLOWS:
:
: ADAPTER MUX TYPE SET SWITCHES (ON)
: 1125-A 4282 1,2,3,4
: 1125-A 4281,4281-G 1,2,3,4,5,6,7,8 (ALL)
: 1125-B 4281-C 1,2,3,4 (ALL)
:
: AFTER SETTING THE SWITCHES, CONNECT THE MUX UNDER
: TEST TO THE "MUX" (J2) CONNECTOR ON THE TEST CARD.
: THIS CAN BE CONNECTED DIRECTLY TO THE MUX OR WITH
: A 50-PIN MALE TO FEMALE ANALOG CABLE (005-007-016)
: CONNECTED BETWEEN THE TEST CARD & MUX. CONNECT THE OC
: EXTERNAL VOLTAGE SOURCE TO THE "V+" AND "RET"
: TERMINALS OF THE TEST CARD. FINALLY, POWER UP THE
: DG/DAC CHASSIS AND POWER SUPPLY. LOAD AND START THE
: MUX ANALOG INPUT TEST (SA 513) AND INITIALIZE THE
: TEST.
:
: NOTE: POWER SUPPLY GROUND (FOR LADDER SOURCE VOLTAGE)
: SHOULD BE THE SAME AS CHASSIS GROUND TO ASSURE
: CORRECT VOLTAGE LEVELS AT LADDER CHANNEL OUTPUTS.
:
: IT IS ASSUMED THAT THE A/D CONVERTER AND ANALOG
: MULTIPLEXOR ARE BOTH PROPERLY CALIBRATED FOR OFFSET
: AND GAIN BEFORE RUNNING THIS TEST.

```

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

: TEST INITIALIZATION:
:
: QUESTIONS 1,2 AND 4 OF THE A/D BASIC INITIALIZATION
: SEQUENCE (9,2) ARE ASKED FIRST, FOLLOWED BY:
:
: "MUX TYPE - "
: ENTER: - "C" FOR 4281-C 50 MA CURRENT LOOP MUX
: - "S" FOR 4282 SINGLE ENDED VOLTAGE MUX
: - "D" FOR 4281 MANUAL DIFFERENTIAL VOLT MUX
: - "P" FOR 4281-G PROGRAM DIFFERENTIAL VOLT MUX
:
: "MUX GAIN - "
: ALLOWED GAIN SETTINGS (DECIMAL) ARE:
: MUX TYPE GAIN(S) GAIN TYPE
: C 1,2 STRAP
: S 1 (QUESTION SKIPPED)
: D 1,2 STRAP
: P 1,2,4,8 PROGRAMMABLE
:
: "LADDER SOURCE VOLTAGE - "
: ENTERED IN +/- DECIMAL MILLIVOLTS, +/- 10V MAX,
: 1 MV MIN. NEGATIVE SOURCE VOLTAGES ARE ALLOWED ONLY
: WHEN A/D IS IN BIPOLAR MODE FOR VOLTAGE LADDER TEST.
: FOR CURRENT LADDER TEST USING A NEGATIVE SOURCE, ONLY
: THE POSITIVE CHANNELS WILL BE TESTED. IN ADDITION,
: THE FOLLOWING ARE CONDITIONS THAT PRODUCE A/D
: DATA OVERFLOW:
: ADAPTER MUX GAIN(S) OVERFLOW CONDITION
: 1125-A S 1 V-IN > F.S.
: 1125-A D,P 1 NO OVERFLOW
: 1125-A 2 (40% OF V-IN) X GAIN > F.S.
: 1125-B P 2,4,8 "
: 1125-B C 1,2 NO OVERFLOW
: WHERE: V-IN = LADDER SOURCE VOLTAGE MAGNITUDE
: F.S. = A/D FULL SCALE VOLTAGE MAGNITUDE
: IF A COMBINATION OF MUX GAIN AND SOURCE VOLTAGE
: WILL PRODUCE AN A/D OVERFLOW CONDITION FOR THE
: TYPE OF MUX BEING TESTED AND THE A/D FULL SCALE
: VOLTAGE, THE FOLLOWING MESSAGE WILL BE PRINTED
: "SOURCE VOLTAGE TOO HIGH FOR GAIN" AND THE QUESTION
: SEQUENCE WILL GO BACK TO "MUX GAIN - ". THE
: SEQUENCE WILL PROCEED NORMALLY ONCE A VALID
: COMBINATION OF MUX GAIN AND LADDER SOURCE VOLTAGE
: IS ENTERED.
:
: "% ALLOWED ERROR - "
: VALID RANGE IS 1 - 25. % (DECIMAL).
: RECOMMENDED TESTING RANGE IS 5% - 10.%
: THIS IS THE +/- PERCENTAGE ERROR THAT IS ALLOWED
: BEFORE A MUX CHANNEL DATA ERROR IS REPORTED.
:
: ALL QUESTIONS MAY BE SKIPPED BY ENTERING A "CR"
: AS THE RESPONSE (ALSO 0 FOR GAIN, SOURCE VOLTAGE
: AND % ERROR QUESTIONS), AND THE ASSOCIATED PARAMETERS
: WILL REMAIN UNCHANGED FROM THE PREVIOUS TEST
: INITIALIZATION. HOWEVER, WHEN RE-INITIALIZING A TEST
: ALL NEW PARAMETERS ENTERED MUST BE COMPATIBLE WITH
: PREVIOUS RESPONSES, AS INVALID COMBINATIONS
: AND OVERFLOW CONDITIONS ARE ALWAYS CHECKED EVEN
: THOUGH ONE OR MORE QUESTIONS HAVE BEEN SKIPPED.

```

01 : TEST OPERATION:

02 :

03 : AFTER THE TEST INITIALIZATION, THE 16-MUX CHANNELS

04 : ARE TESTED ONE AT A TIME. EIGHT CONVERSIONS ARE MADE

05 : ON EACH CHANNEL (TRIGGERED BY SLOT START/PIO MODE) AND

06 : AN AVERAGE VALUE IS DETERMINED FROM THE 8 CONVERSIONS.

07 : THIS AVERAGE IS COMPARED AGAINST THE EXPECTED MINIMUM

08 : AND MAXIMUM VALUES THAT WERE CALCULATED FOR THE CHANNEL.

09 : IF THE AVERAGE DATA RECEIVED FROM THE CHANNEL IS WITHIN

10 : THE CALCULATED RANGE, THEN THE TRANSFER COUNT FOR THAT

11 : CHANNEL IS INCREMENTED AND THE PROGRAM AUTOSCANNS TO THE

12 : NEXT CHANNEL. IF THE DATA FALLS OUTSIDE OF THE RANGE,

13 : THE TRANSFER AND ERROR COUNTS FOR THAT CHANNEL IS

14 : INCREMENTED AND AN ERROR IS REPORTED FOR THAT CHANNEL.

15 : THE TEST THEN PROCEEDS TO THE NEXT CHANNEL. AFTER ALL

16 : 16 CHANNELS HAVE BEEN TESTED THE SEQUENCE IS REPEATED

17 : STARTING WITH CHANNEL 0 AGAIN. THIS WILL CONTINUE UNTIL

18 : THE TEST IS OPERATOR TERMINATED. THE MUX SELECT #

19 : AND CHANNEL # REGISTER IS CHECKED EACH TIME A

20 : CHANNEL IS TESTED TO INSURE THAT THE REGISTER

21 : AND AUTOSCAN LOGIC FUNCTIONS PROPERLY. IF AN

22 : ERROR IS FOUND, A MULTIPLEXOR ERROR IS REPORTED

23 : AND THE ENTIRE TEST IS RESTARTED (FROM CHAN 0).

24 :

25 : MUX ERROR FORMATS:

26 :

27 :

28 :

29 : IF A MUX CHANNEL DATA ERROR IS FOUND:

30 : CHANNEL*MUX SOURCE

31 : (M) (S)

32 : DATA: EXPECTED RECEIVED

33 : XXXXXX YYYYYY

34 : MAX EXP MIN EXP X ERR EXP

35 : AAAAAA BBBB88 (E)

36 : WHERE: XXXXXX = EXPECTED CENTER VALUE FOR CHANNEL

37 : YYYYYY = ACTUAL VALUE RECEIVED FROM CHANNEL

38 : AAAAAA = EXPECTED MAXIMUM VALUE FOR CHANNEL

39 : BBBB88 = EXPECTED MINIMUM VALUE FOR CHANNEL

40 : (E) = OPERATOR INPUT ERROR ALLOWANCE

41 : (M) = MUX CHANNEL TESTED

42 : (S) = ASSOCIATED SOURCE CHANNEL

43 : A/D DATA VALUES ARE AS FOLLOWS:

44 : SWREG 0 = 0 DATA IS 12-BIT OCTAL, LEFT JUSTIFIED

45 : (UNUSED BITS = 0)

46 : SWREG 0 = 1 DATA IS SIGNED DECIMAL MILLIVOLTS

47 : SEE 8.2 FOR SWREG CONTROL

48 : CHANNELS ARE IN OCTAL, X ERROR IS DECIMAL.

49 : DATA ERROR REPORTS INHIBITED BY SETTING SWITCH 4.

50 :

51 : IF A MUX REGISTER/AUTOSCAN ERROR IS FOUND:

52 :

53 : MULTIPLEXOR ERROR

54 : SELECT #/CHANNEL #

55 : GOOD BAD

56 : GGGGGG BBBB88

57 :

58 : WHERE: GGGGGG = CORRECT MUX REGISTER CONTENTS

59 : BBBB88 = INCORRECT MUX REGISTER CONTENTS

60 :

01 : OTHER FEATURES:

02 :

03 :

04 : THE TRANSFER AND ERROR COUNTS FOR THE MUX

05 : CHANNELS BEING TESTED CAN BE PRINTED OUT TO

06 : THE TTY AND/OR LPT IN TABULAR FORM BY HITTING

07 : THE LETTER T ON THE TTY KEYBOARD.

08 : THE OUTPUT WILL APPEAR AS FOLLOWS:

09 :

10 : CHANNEL TRANSFERS/ERRORS (DECIMAL #)

11 : 0 " " .

12 : 1 " " .

13 : " " .

14 : " " .

15 : 17 (DECIMAL #) (DECIMAL #)

16 :

17 : THE MAXIMUM ERROR COUNT IS 65.536.

18 :

19 : THE TEST SET-UP INFORMATION CAN BE PRINTED OUT

20 : TO THE TTY AND/OR LPT BY HITTING THE LETTER

21 : S ON THE TTY KEYBOARD.

22 : FORMAT IS:

23 :

24 : V-IN = XXXX PLR/RNG

25 : A/D: SLOT # P R

26 :

27 : MUX: SLOT SEL # GAIN TYPE

28 : # # # G T

29 :

30 : WHERE: XXXX = LADDER SOURCE VOLTAGE

31 : (+/- DECIMAL MILLIVOLTS)

32 :

33 : P = A/D POLARITY: U = UNIPOLAR, B = BIPOLAR

34 : R = A/D RANGE: L = LOW (5V), H = HI (10V)

35 : G = MUX GAIN (DECIMAL)

36 : T = MUX TYPE: C = CURRENT S = SINGLE ENDED VOLTAGE

37 : D = DIFFERENTIAL VOLT

38 : (MANUAL/PROGRAMMABLE)

39 :

40 : SLOT AND SELECT #'S ARE IN OCTAL.

41 :

42 : SWREG(SEE 8.2) CONTROL SUMMARY:

43 :

44 : SWREG 2 AND 5 ENABLE/DISABLE PRINTOUTS TO

45 : THE TELETYPE AND LINE PRINTER (SEE 3.E). ALL

46 : OUTPUT IS DIRECTLY CONTROLLED BY THESE

47 : SWREG SETTINGS. IN ADDITION THE FOLLOWING

48 : FUNCTIONS ARE CONTROLLED BY THEIR RESPECTIVE

49 : SWREG SETTINGS:

50 :

51 : SWREG 0 = 0 PRINT A/D ERROR DATA IN OCTAL

52 : SWREG 0 = 1 PRINT A/D ERROR DATA IN DECIMAL MILLIVOLTS

53 :

54 : SWREG 4 = 0 REPORT ON MUX DATA ERROR

55 : SWREG 4 = 1 INHIBIT DATA ERROR REPORTS

THEORY OF OPERATION:
 THE 1125 ANALOG TEST ADAPTERS ACT AS VOLTAGE OR CURRENT LADDER NETWORKS. WHEN THE TEST ADAPTER IS PROPERLY SET AND CONNECTED TO THE MUX BEING TESTED AND THE EXTERNAL SOURCE VOLTAGE IS APPLIED TO THE CARD, EACH MUX CHANNEL WILL SEE 1 OF 4 DIFFERENT VOLTAGES OR CURRENTS. MUX CHANNELS ARE CONNECTED TO TEST CARD SOURCE CHANNELS IN THE FOLLOWING, NON-REPETITIVE ORDER:

MUX CHANNEL	SOURCE CHANNEL
0	0
1	1
2	2
3	3
4	1
5	2
6	3
7	0
10	2
11	3
12	0
13	1
14	3
15	0
16	1
17	2

THE VALUES (CURRENT OR VOLTAGE) THAT APPEAR AT THE SOURCE CHANNEL OUTPUTS DEPEND ON THE LADDER SOURCE VOLTAGE (V-IN OR V+) AND THE FOLLOWING:

1125-A VOLTAGE ANALOG TEST ADAPTER	
SOURCE CHANNEL	% OF V-IN AT OUTPUT (SOURCE)
0	SINGLE ENDED
1	DIFFERENTIAL
2	100.
3	90.
4	70.
5	40.

1125-B CURRENT ANALOG TEST ADAPTER	
SOURCE CHANNEL	MA/V-IN AT OUTPUT (SOURCE)
0	.017
1	.227
2	.156
3	.122

FOR THE 1128-A VOLTAGE TEST ADAPTER, THE OUTPUT CHANNELS PRODUCE VOLTAGES OF THE SAME POLARITY AS THE LADDER SOURCE VOLTAGE (V-IN).

FOR THE 1125-B CURRENT TEST ADAPTER, THE OUTPUT CHANNEL CURRENTS PRODUCE DIFFERENT POLARITY A/D VOLTAGES, DEPENDING ON THE POLARITY OF THE LADDER SOURCE VOLTAGE (V -IN) AS FOLLOWS:

V-IN POLARITY	MUX CHANNEL POLARITY
0	0 - 7
1	8 - 10
2	11 - 17
3	POSITIVE
4	NEGATIVE
5	POSITIVE
6	NEGATIVE
7	POSITIVE
8	NEGATIVE

1. VOLTAGE POLARITIES ARE WITH RESPECT TO GROUND.
 2. NEGATIVE CHANNELS TESTED ONLY IF A/D IS BIPOLAR.

FOR EACH MUX CHANNEL BEING TESTED, ITS ASSOCIATED SOURCE CHANNEL IS DETERMINED, AND THE CORRESPONDING 'SOURCE CHANNEL CONSTANT' IS OBTAINED FOR USE IN CALCULATION OF THE EXPECTED CENTER, MAXIMUM AND MINIMUM VALUES FOR THE MUX CHANNEL (AS SEEN BY THE A/D). THE CALCULATION PROCEDURE IS DIFFERENT FOR THE VOLTAGE AND CURRENT CASES.

FOR VOLTAGE MUXS, THE ESTIMATED CENTER VALUE IS OBTAINED BY MULTIPLYING THE SOURCE CONSTANT, WHICH IS % OF V-IN, BY V-IN AND DIVIDING THE PRODUCT BY 100. THIS IS THEN MULTIPLIED BY THE MUX GAIN. THE RESULT IS THE EXPECTED CENTER VALUE. USING THE OPERATOR INPUT % ALLOWED ERROR, THE CENTER VALUE DEVIATION CAN BE CALCULATED. THE MAXIMUM EXPECTED VALUE IS THE CENTER + DEVIATION AND THE MINIMUM EXPECTED VALUE IS THE CENTER - DEVIATION. FINALLY, THESE VALUES ARE CONVERTED TO THEIR EQUIVALENT 12-BIT A/D VALUE WHICH DEPENDS ON THE A/D POLARITY/RANGE.

FOR CURRENT MUXS, THE # OF MA/V-IN IS MULTIPLIED BY V-IN TO DETERMINE THE TOTAL CURRENT PRODUCED BY THE SOURCE CHANNEL. THIS IS MULTIPLIED BY THE MUX INPUT RESISTANCE (200 OHMS) WHICH CONVERTS THE CURRENT TO A VOLTAGE (MV). THIS PRODUCT IS THEN MULTIPLIED BY THE MUX GAIN AND REPRESENTS THE EXPECTED CENTER VALUE. AS IN THE VOLTAGE CASE, THE % ALLOWED ERROR IS USED TO CALCULATE THE ALLOWED VALUE DEVIATION. MAX EXPECTED = CENTER + DEVIATION, MIN EXPECTED = CENTER - DEVIATION. THE ABOVE CALCULATED VALUES ARE CONVERTED TO 12-BIT A/D DATA EQUIVALENTS FOR LATER COMPARISON.

10045 .MAIN ; PAGE 45

01 AFTER THE CALCULATIONS ARE MADE FOR THE MUX CHANNEL,
02 IT IS SAMPLED 8 TIMES AND AN AVERAGE IS DETERMINED.
03 FOR EACH CHANNEL SAMPLED, THE CHANNEL AVERAGE
04 RECEIVED BY THE A/D MUST BE:
05 MIN EXPECTED < = CHANNEL AVERAGE < = MAX EXPECTED
06 IF THE CHANNEL AVERAGE FALLS OUTSIDE OF THE ABOVE
07 RANGE, A DATA ERROR HAS RESULTED.
08
09 MISCELLANEOUS:
10
11 THE TIME ALLOWED FOR 'EOC' AFTER A CONVERSION
12 IS TRIGGERED, BEFORE A TIMEOUT IS REPORTED, IS
13 50 USEC (TRIGGERED IN PID MODE BY SLOT START).
14 IF A CONVERSION TIME OUT OCCURS, THE PROGRAM
15 WILL RETURN TO THE SAMPLE LOOP AND TRY TO
16 TRIGGER THE CONVERSION AGAIN. BY INHIBITING
17 ALL PRINTOUTS, A SCOPE LOOP WILL BE ESTABLISHED
18 FOR FURTHER DIAGNOSIS OF THE PROBLEM. CHECK
19 THE DG/DAC CHASSIS TO MAKE SURE THAT THE
20 A/D AND MUX ARE IN THEIR CORRECT SLOTS AND
21 ARE FIRMLY SEATED.
22
23 IF EITHER THE A/D OR MUX CARD DOES NOT RESPOND TO
24 ITS DEVICE ID, A SET-UP ERROR IS REPORTED. IN
25 ADDITION, A MUX SELECT ERROR IS REPORTED IF THE
26 MUX SELECT # CAN NOT BE DETERMINED (SEE SEC 10).

10046 .MAIN ; PAGE 44

01 STARTING ADDRESS <515> - D/A TO A/D LOOP AROUND TEST ;
02 (SINGLE LOOP)
03 STARTING ADDRESS <516> - D/A TO A/D LOOP AROUND TEST
04 W/DCH EXERCISER (CATS/KITTEN)*
05
06 INTRODUCTION:
07
08 THIS IS A SINGLE LOOP ANALOG SYSTEMS TEST. A SINGLE
09 LOOP WILL CONSIST OF A D/A CONVERTER LOOPED BACK TO AN
10 A/D CONVERTER WITH ANALOG MULTIPLEXOR VIA AN ANALOG
11 TEST ADAPTER. THERE ARE TWO BASIC CLASSES OF LOOP BACK
12 SET-UPS, CURRENT AND VOLTAGE. WITHIN THESE TWO CLASSES
13 THERE ARE DIFFERENT COMBINATIONS THAT CAN OCCUR. THE
14 FOLLOWING ARE THE ALLOWED LOOP BACK COMBINATIONS:
15
16 CLASS D/A MUX A/D ADAPTER
17 -----
18 CURRENT 4289 4281-C CURRENT 4280 1125-B
19 VOLTAGE 4288 4261 MAN DIFF 4280 1125-A
20 VOLTAGE 4288 4261-G PROG DIFF 4280 1125-A
21 VOLTAGE 4288 4282 SING END 4280 1125-A
22
23 4288 SERIES D/A CONVERTERS: 4288 4288-A 4288-B
24 4280 SERIES A/D CONVERTERS: 4280 4280-A 4280-B 4280-C
25
26 THROUGH A SERIES OF TESTS, THIS ROUTINE WILL CHECK:
27 D/A CHANNELS AND FUNCTIONS; MUX CHANNELS, SELECTION,
28 GAINS AND FUNCTIONS; A/D OPERATING MODES, ANALOG
29 SECTIONS AND FUNCTIONS; SPECIFIC DIAGNOSTIC ERRORS
30 ARE DETECTED AND REPORTED AS WELL AS MORE GENERAL
31 INFORMATION SUCH AS TEST SET-UP DATA AND TRANSFER/
32 ERROR SUMMARY REPORTS.
33
34 TEST PROCEDURES:
35
36 THE DG/DAC CHASSIS AND ANY EXTERNAL VOLTAGE SOURCES
37 SHOULD BE POWERED DOWN WHILE MAKING ANY CONNECTIONS
38 TO THE BOARDS. **FIRST, REMOVE ANY EXTERNAL VOLTAGE
39 SOURCE FROM THE 1125 TEST CARD TERMINALS, V+ AND RET,
40 USED FOR MUX ANALOG INPUT TESTING. NEXT SET ALL SWITCHES
41 "OFF" ON THE TEST CARD (1 - 8 FOR 1125-A, 1 - 4 FOR
42 1125-B). AFTER SETTING THE SWITCHES OFF, CONNECT THE
43 MUX UNDER TEST TO THE "MUX" (J2) CONNECTOR AND THE D/A
44 UNDER TEST TO THE "D/A" (J1) CONNECTOR ON THE 1125
45 TEST CARD. NOTE THAT THE MUX MUST BE PART OF A VALID
46 SET-UP (I.E. THE MUX MUST HAVE A PARENT A/D). THE
47 CONNECTIONS CAN BE MADE DIRECTLY TO THE MUX AND D/A,
48 OR WITH 2 50-PIN MALE TO FEMALE ANALOG CABLES (PART #
49 005-007-016) CONNECTED BETWEEN THE TEST CARD AND MUX,
50 AND BETWEEN THE TEST CARD AND D/A. HOWEVER, IF THE
51 CONNECTIONS ARE MADE DIRECTLY TO THE CARDS WITHOUT
52 CABLES, A PHYSICAL RESTRICTION EXISTS. IF THE MUX
53 IS IN SLOT # "X" THEN THE D/A MUST BE IN SLOT # "X+4".
54 FOR EXAMPLE, IF THE A/D IN SLOT 0 AND THE MUX IN
55 SLOT 1, THEN THE D/A MUST BE IN SLOT 5 IN ORDER FOR
56 THE 1125 TEST ADAPTER TO FIT DIRECTLY BETWEEN THE
57 D/A AND MUX CARDS. THERE IS ONLY ONE WAY IN WHICH THE
58 ADAPTER WILL FIT ON THE CONNECTORS.
59

10045 .MAIN ; PAGE 45

01 AFTER THE CALCULATIONS ARE MADE FOR THE MUX CHANNEL,
02 IT IS SAMPLED 8 TIMES AND AN AVERAGE IS DETERMINED.
03 FOR EACH CHANNEL SAMPLED, THE CHANNEL AVERAGE
04 RECEIVED BY THE A/D MUST BE:
05 MIN EXPECTED < = CHANNEL AVERAGE < = MAX EXPECTED
06 IF THE CHANNEL AVERAGE FALLS OUTSIDE OF THE ABOVE
07 RANGE, A DATA ERROR HAS RESULTED.
08
09 MISCELLANEOUS:
10
11 THE TIME ALLOWED FOR 'EOC' AFTER A CONVERSION
12 IS TRIGGERED, BEFORE A TIMEOUT IS REPORTED, IS
13 50 USEC (TRIGGERED IN PID MODE BY SLOT START).
14 IF A CONVERSION TIME OUT OCCURS, THE PROGRAM
15 WILL RETURN TO THE SAMPLE LOOP AND TRY TO
16 TRIGGER THE CONVERSION AGAIN. BY INHIBITING
17 ALL PRINTOUTS, A SCOPE LOOP WILL BE ESTABLISHED
18 FOR FURTHER DIAGNOSIS OF THE PROBLEM. CHECK
19 THE DG/DAC CHASSIS TO MAKE SURE THAT THE
20 A/D AND MUX ARE IN THEIR CORRECT SLOTS AND
21 ARE FIRMLY SEATED.
22
23 IF EITHER THE A/D OR MUX CARD DOES NOT RESPOND TO
24 ITS DEVICE ID, A SET-UP ERROR IS REPORTED. IN
25 ADDITION, A MUX SELECT ERROR IS REPORTED IF THE
26 MUX SELECT # CAN NOT BE DETERMINED (SEE SEC 10).


```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21

```

; PAGE 45

**NOTE: FOR THE CURRENT LOOP (1125-B) A SOURCE OF (+) POSITIVE VOLTAGE MUST BE CONNECTED TO THE V+ AND RET TERMINALS OF THE ADAPTER. THIS VOLTAGE MUST BE IN THE RANGE OF 4 - 10. VDC AND ACTS AS A CURRENT SINK FOR THE D/A OUTPUTS. P/S GND MUST = CHASSIS GND.

FINALLY, POWER UP THE DG/DAC CHASSIS (ALSO THE EXTERNAL POWER SUPPLY FOR CURRENT LOOP), THEN LOAD AND START THE "D/A TO A/D LOOP AROUND TEST" (SA 515) AND INITIALIZE THE TEST.

IT IS ASSUMED THAT THE A/D CONVERTER, THE D/A CONVERTER AND THE MULTIPLEXOR ARE PROPERLY CALIBRATED. IF NOT, THE TEST RESULTS WILL BE UNPREDICTABLE AND INCORRECT.

+ STARTING ADDRESS <516> RUNS THE SAME AS <515> EXCEPT THAT THE CATS/KITTEM (OTOS MH DISK DCH EXERCISER) PROGRAM RUNS CONCURRENTLY WITH THE LOOP AROUND. SEE DCC PART # 094-782 FOR INFORMATION PERTAINING TO OTOS MH DISK DCH EXERCISER.

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53

```

; PAGE 46

TEST INITIALIZATION:

IF THE TEST INITIALIZATION IS PERFORMED, THE FOLLOWING QUESTION SEQUENCE WILL OCCUR:

"D/A SLOT # - " (0-17 OCTAL)

"D/A TYPE - "

ENTER: V - FOR 4288 SERIES VOLTAGE D/A (DEFAULT)
 C - FOR 4289 CURRENT D/A

"D/A RANGE - "

RESPOND AS FOLLOWS:

FOR CURRENT D/A: L - FOR 0 - 16 MA (LOW) RANGE
 H - FOR 4 - 20 MA (HIGH) RANGE

FOR VOLTAGE D/A: L - FOR 0 - 5 OR +/- 5 V (LOW) RANGE
 H - FOR 0 - 10 OR +/- 10 V (HIGH) RANGE

ALL FOUR D/A CHANNEL RANGES WILL BE SET ACCORDING TO THE OPERATOR RESPONSE (L OR H). ANY OTHER RESPONSE INDICATES TO THE PROGRAM THAT ALL 4 D/A CHANNELS DO NOT HAVE THE SAME RANGE, IN WHICH CASE THE FOLLOWING QUESTION IS ASKED:

"D/A CHANNEL RANGE (0,1,2,3) - "

FOR EACH OF THE 4 D/A CHANNELS, ENTER THE ABOVE RESPONSES, SEPERATED WITH COMMAS OR SPACES.
 I.E. ENTER "L,H,H,L" - CHANNELS 0 & 3 ARE LOW RANGE
 CHANNELS 1 & 2 ARE HIGH RANGE

NOTE: YOU MUST ENTER THE CORRECT CODES (L OR H) FOR EACH CHANNEL. IF AN ILLEGAL CODE IS ENTERED FOR A CHANNEL, THE DEFAULT RANGE (LOW) IS ASSUMED.

IF A VOLTAGE D/A WAS INDICATED THEN:

"D/A POLARITY - "

RESPOND AS FOLLOWS:

U - FOR UNIPOLAR VOLTAGE D/A
 B - FOR BIPOLAR VOLTAGE D/A

ALL 4 D/A CHANNEL POLARITIES WILL BE SET ACCORDING TO THE OPERATOR RESPONSE (U OR B). ANY OTHER RESPONSE INDICATES TO THE PROGRAM THAT ALL 4 D/A CHANNELS DO NOT HAVE THE SAME POLARITY, IN WHICH CASE THE FOLLOWING QUESTION IS ASKED:

"D/A CHANNEL POLARITY (0,1,2,3) - "

FOR EACH OF THE 4 D/A CHANNELS, ENTER THE ABOVE RESPONSES, SEPERATED WITH COMMAS OR SPACES.
 I.E. ENTER "U,U,B,U" - CHANNELS 0,1,3 ARE UNIPOLAR
 CHANNEL 2 IS BIPOLAR

NOTE: YOU MUST ENTER THE CORRECT CODES (U OR B) FOR EACH CHANNEL. IF AN ILLEGAL CODE IS ENTERED FOR A CHANNEL, THE DEFAULT POLARITY (UNIPOLAR) IS ASSUMED.

```

01 THE NEXT THREE QUESTIONS ARE ASKED FROM THE BASIC
02 A/D INITIALIZATION SEQUENCE (SEE 9.2); QUESTIONS
03 1,2 AND 4 (A/D SLOT #, A/D POLARITY/RANGE AND MUX
04 SLOT #). IF THE A/D OR MUX SLOT #'S ARE THE SAME
05 AS THE D/A SLOT #, THEN THE THREE A/D-MUX QUESTIONS
06 WILL BE RE-ASKED.
07
08
09 IF A CURRENT D/A (4289) WAS INDICATED, A 50 MA CURRENT
10 MUX (4281-C) IS AUTOMATICALLY ASSUMED, IN WHICH CASE THE
11 FOLLOWING QUESTION IS SKIPPED. IF A VOLTAGE D/A (4288)
12 WAS INDICATED, THEN THE FOLLOWING QUESTION IS ASKED:
13
14 "MUX TYPE = "
15 ENTER: S - FOR SINGLE-ENDED VOLTAGE MUX (4282)
16 D - FOR MANUAL DIFFERENTIAL VOLT MUX (4281)
17 P - PROGRAMMABLE DIFFERENTIAL VOLT MUX (4281-G)
18 ANY OTHER RESPONSE IS INVALID.
19
20 "MUX GAIN = "
21 ALLOWED GAIN SETTINGS (DECIMAL) ARE:
22 MUX TYPE GAIN(S) GAIN TYPE
23 C 1,2 STRAP
24 S 1,2 QUESTION SKIPPED
25 D 1,2 STRAP
26 P 1,2,4,8 PROGRAMMABLE
27 FOR "P" TYPE MUXES, IF AN ASCII CHARACTER IS THE
28 RESPONSE, ALL GAINS (1,2,4,8) WILL BE TESTED.
29
30 AFTER THE INITIALIZATION, THE PROGRAM WILL TYPE
31
32 "SET SWREG, HIT CR TO CONTINUE"
33
34 SET SWREG TO THE DESIRED POSITIONS (SEE SWREG
35 SETTINGS, 7.11A OR 8.2), THEN HIT A CR TO START THE TEST.
36
37 EXCEPT FOR THE D/A SLOT # QUESTION, ALL QUESTIONS
38 MAY BE SKIPPED BY ENTERING A "CR" AS THE RESPONSE, AND
39 THE ASSOCIATED PARAMETERS WILL REMAIN UNCHANGED FROM
40 THE PREVIOUS TEST INITIALIZATION. HOWEVER, WHEN RE-
41 INITIALIZING A TEST, ALL NEW PARAMETERS ENTERED MUST
42 BE COMPATIBLE WITH PREVIOUS ENTRIES, AS INVALID
43 COMBINATIONS ARE CHECKED, EVEN THOUGH ONE OR MORE
44 QUESTIONS HAVE BEEN SKIPPED.

```

```

01 TEST OPERATION:
02
03 AFTER STARTING OF THE PROGRAM, A TABLE OF RANGES
04 TESTED FOR BOTH THE D/A AND A/D IS PRINTED AS
05 FOLLOWS.
06
07
08 LOOP TEST VOLTAGE RANGES FOR MUX GAIN = (#)
09
10 CHANNEL MAX MIN
11 0 XXXX YYY YYY XXXX YYY
12 1 XXXX YYY YYY XXXX YYY
13 2 XXXX YYY YYY XXXX YYY
14 3 XXXX YYY YYY XXXX YYY
15
16 WHERE: XXXX = MAX VOLTAGE TESTED FOR D/A OR A/D
17 YYY Y = MIN VOLTAGE TESTED FOR D/A OR A/D
18 (0 FOR UNIPOLAR TEST, NEGATIVE IF
19 BIPOLAR TEST)
20 ALL VALUES ARE IN SIGNED, DECIMAL MILLIVOLTS.
21 GAIN IS DECIMAL.
22
23 NOTES:
24 1) IN THE CASE OF A CURRENT D/A, THE VALUE IS
25 THE AMOUNT OF VOLTAGE PRODUCED BY THE MAX/MIN
26 CURRENT WHEN APPLIED ACROSS THE COMPOSITE
27 MUX SHUNT RESISTANCE (2 - 200. OHMS RESISTORS
28 IN PARALLEL = 100. OHMS).
29
30 2) IN THE CASE OF A PROGRAMMABLE MUX WHERE ALL
31 GAINS ARE TO BE TESTED, VALUES ARE FOR MUX
32 GAIN = 1.
33
34 3) FOR A CURRENT LOOP TEST, IF THE A/D IS BIPOLAR
35 THE ABOVE VALUES ARE FOR MUX CHANNELS 0 - 8
36 (POSITIVE CHANNELS). FOR MUX CHANNELS 9 - 16.
37 (NEGATIVE CHANNELS), THE TEST RANGES ARE INVERTED
38 (I.E. MAX = 0, MIN = -XXXX)
39
40 SEE THEORY OF OPERATION FOR A DESCRIPTION ON HOW TEST
41 RANGES ARE DETERMINED.

```

```

10051 .MAIN                                     ; PAGE 49
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46

THE LOOP AROUND TESTS BEGIN FOLLOWING THE TABLE
OUTPUT. THE TESTS ARE BROKEN INTO TWO SECTIONS.
PART I CONSISTS OF THE BASIC DATA AND FUNCTION TESTS
FOR THE LOOP SET-UP (CONSISTING OF THE O/A CONVERTER
1125 ADAPTER, MULTIPLEXOR AND A/D CONVERTER).
IF THE MUX IS A 4261-6 (PROGRAMMABLE DIFF. VOLTAGE),
THEN THE INDIVIDUAL GAINS (1,2,4,8) ARE ALSO
TESTED IN PART I. PART II IS AN EXTENDED DATA
TEST, USED TO CHECK D/A-A/D LINEARITY. DURING THE
COURSE OF TESTING, THE FOLLOWING FUNCTIONS ARE
CHECKED:

D/A:
O/A CHANNELS 0 - 3
- DATA HOLDING REGISTERS
- BASIC ANALOG FUNCTIONCE
- CHANNEL INDEPENDENCE
- CHANNEL LINEARITY

MUX: (CHANNELS 0 - 17)
- OPEN MUX CHANNEL TEST
- GND MUX CHANNEL TEST
- MUX CHANNEL INDEPENDENCE
- AUTOSCAN
- MUX SELECT/CHANNEL REGISTER
- MUX GAIN (PROGRAMMABLE MUX ONLY)

A/D:
- MUXES (PIO/DCH)
- TRIGGER SELECT
  (STRT, DCHI, INT/EXT CLK)
- STATUS
  (CLK OVERRUN, LAST CHANNEL)
- BASIC ANALOG FUNCTIONS
  (S/H, CONVERTER MODULE ETC.)
- LINEARITY
- INTERRUPTS

SET SWREG(SEE 8.2) BIT 8 = 1 TO TEST EXTERNAL CLOCK.

DATA CHANNEL MODES, AS WELL AS THE INTERNAL/EXTERNAL
CLOCK FUNCTIONS, WILL NOT BE TESTED IF THE CRASSIS
IS BEING CONTROLLED BY A DATA CONTROL UNIT (DCU).
THIS WILL NOT AFFECT THE TESTING OF THE ANALOG
SECTIONS.

10052 .MAIN                                     ; PAGE 50
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49

REGARDLESS OF THE SPECIFIC TEST BEING PERFORMED,
ALL TESTS HAVE THE SAME BASIC FORMAT. AFTER THE TEST
DATA HAS BEEN DETERMINED, ALL FOUR O/A CHANNELS ARE
LOADED WITH THE SEND DATA. THEN THE 16. MUX CHANNELS
ARE AUTOSCANED 8. TIMES BY THE A/D (128. CONVERSIONS).
THESE SAMPLES ARE CONVERTED INTO 16. MUX CHANNEL
AVERAGES, WHICH REPRESENT THE ACTUAL LOOP RECEIVE
VALUES. THE AVERAGES ARE THEN COMPARED AGAINST EXPECTED
CHANNEL VALUES FOR THESE SAME CHANNELS. FOR EACH
CHANNEL TESTED, THE VALUE RECEIVE FROM IT MUST FALL
WITHIN THE EXPECTED RANGE (MAXIMUM AND MINIMUM). IF
IT DOES, THEN THE TRANSFER COUNT FOR THAT CHANNEL
IS INCREMENTED. IF IT DOES NOT, A DATA TRANSFER
ERROR IS REPORTED, AND BOTH THE CHANNEL TRANSFER
AND ERROR COUNTS ARE INCREMENTED.

ALL 16. CHANNELS ARE EXERCISED EACH TIME ANY DATA
TEST IS PERFORMED. THE TESTS ARE PERFORMED SEQUENTIALLY
UNTIL ANY ERROR OCCURS. THE ACTION TAKEN ON ERROR
DETECTION DEPENDS ON THE VALUE OF SWITCH 1. IF = 0,
THEN THE PROGRAM WILL LOOP ON THE TEST IN WHICH
THE ERROR IS DETECTED. NOTE THAT THE TEST (SCOPE)
LOOP WILL CONSIST OF THE ENTIRE DATA TEST IN
WHICH THE ERROR(S) WAS DETECTED. THIS MEANS, FOR
EXAMPLE, IF DURING THE MAX VALUE SUBTEST OF THE
BASIC DATA TESTS, CHANNEL 7 REPORTED AN ERROR, AND
IT IS DESIRED TO LOOP ON THIS TEST, ALL 16. CHANNELS
WILL BE EXERCISED, REGARDLESS OF ERROR. IT IS ONLY
NECESSARY TO SCOPE THE CHANNEL(S) IN QUESTION. IF
SWREG BIT 1 = 1, THEN THE ERROR(S) WILL BE
REPORTED ONLY, AND THE NORMAL TEST FLOW WILL CONTINUE.
WHEN ALL APPLICABLE TESTS HAVE BEEN PERFORMED, AN
END OF PASS MESSAGE WILL BE PRINTED, AND ALL TESTS
REPEATED. THIS MESSAGE IS ONLY AN INDICATION OF
WHERE THE PROGRAM IS, AND DOES NOT CONSTITUTE
CORRECT SYSTEM FUNCTIONING. SYSTEM PERFORMANCE MUST
BE MADE ON AN EVALUATION OF THE NUMBERS AND TYPES
OF ERRORS REPORTED (IF ANY) DURING PROGRAM OPERATION.

REFER TO "THEORY OF OPERATION" FOR A MORE DETAILED
DESCRIPTION OF TEST OPERATION. REFER TO THE
"ERROR FORMAT AND DESCRIPTION" SECTION FOR DETAILED
INFORMATION ON THE TYPES OF ERRORS DETECTED AND
REPORTED. TEST SET-UP INFORMATION AND A PROGRAM
TRANSFER/ERROR COUNT TABLE ARE AVAILABLE (SEE "OTHER
FEATURES" SECTION AND/OR "SWREG SUMMARY-8.2").
DEBUGGING AIDS ARE GIVEN AT THE END OF THIS TEST
DESCRIPTION SECTION.

```

```

01 ERROR FORMATS AND DESCRIPTIONS:
02
03 (A)
04 A DATA TRANSFER ERROR IS REPORTED WHEN DATA
05 RECEIVED FROM THE A/D IS NOT WITHIN THE
06 CALCULATED EXPECTED VALUE RANGE FOR A PARTICULAR
07 LOOP. AN INDIVIDUAL LOOP CONSISTS OF A D/A SOURCE
08 (OUTPUT) CHANNEL WHICH IS CONNECTED TO AN ANALOG
09 MULTIPLEXOR (INPUT) CHANNEL VIA THE 1125 ADAPTER.
10 THE PRINTOUT HAS THE FOLLOWING FORMAT:
11
12 DATA TRANSFER ERROR AT (TTTTT) (CALLED BY (CCCCC))
13 CHANNEL:MUX D/A
14 (M)
15 (O)
16 SEND RECEIVE EXPECTED
17 SSSSS RRRRR EEEEE
18
19 WHERE: TTTTT = ADDRESS WHERE DATA ERROR OCCURED
20 CCCCC = ADDRESS OF SUPERIOR (CALLING) TEST
21 (IF ANY)
22 (M) = MUX CHANNEL TESTED
23 (O) = ASSOCIATED D/A (SOURCE) CHANNEL
24 SSSSS = DATA VALUE SENT TO D/A CHANNEL (O)
25 RRRRR = AVERAGE DATA VALUE RECEIVED FROM A/D
26 VIA MUX CHANNEL (M) = ERROR VALUE
27 EEEEE = EXPECTED VALUE FROM A/D VIA
28 MUX CHANNEL (M) = CORRECT VALUE
29
30 NOTES:
31 THE ADDRESS WHERE THE DATA ERROR OCCURS (TTTTT)
32 IS ALWAYS THE ADDRESS OF A CALL TO SUBROUTINE
33 "CHECK" WHICH IS A ROUTINE THAT COMPARES RECEIVED
34 DATA AVERAGES WITH EXPECTED VALUES THAT HAVE BEEN
35 PREVIOUSLY CALCULATED BY THE ROUTINE "CONVT". IF
36 THIS ADDRESS POINTS TO AN ADDRESS WITHIN THE
37 "BASIC TEST" SECTION, THEN AN INDIVIDUAL SURTEST
38 WITHIN THE BASIC TESTS HAS FAILED. THE BASIC TESTS
39 ARE PERFORMED BY CALLING THE SUBROUTINE "BTEST".
40 THEREFORE WHEN A DATA TRANSFER ERROR OCCURS IN A
41 SURTEST OF THE BASIC TESTS (CALLED BY BTEST), THE
42 ERROR LOCATION (TTTTT) IS THE ADDRESS OF A
43 "CHECK" SUBROUTINE CALL WITHIN THE BASIC TEST SEC-
44 TION AND THE CALLING LOCATION (CCCCC) IS THE
45 ADDRESS OF THE "BTEST" SUBROUTINE CALL IN THE
46 SUPERIOR TEST. THIS IS ALWAYS THE CASE IF THE ERROR
47 OCCURS IN LOOP BACK TEST PART 1, WHICH CONSISTS OF
48 THE BASIC DATA/FUNCTION TESTS AND THE GAIN TESTS
49 FOR PROGRAMMABLE DIFFERENTIAL VOLTAGE MUX. IF THE
50 ERROR OCCURS IN THE EXTENDED DATA TESTS (PART 2)
51 NO SUPERIOR TEST EXISTS, AND THE CALLING ADDRESS
52 IS OMITTED.
53
54 THE MUX AND D/A CHANNEL #'S ARE OCTAL.
55
56 ALL OCTAL D/A AND A/D DATA IS LEFT JUSTIFIED TO
57 BIT 0, WITH UNUSED BITS = 0.
58
59 THE SEND DATA (SSSSS) IS ALWAYS PRINTED IN OCTAL.
60 D/A DATA IS 12 - BIT FOR VOLTAGE TYPE, 9 - BIT FOR
    CURRENT TYPE D/A'S (SEE NOTE 3).

```

```

01
02 THE A/D DATA VALUES (RRRRR, EEEEE) ARE AS FOLLOWS:
03 SWREG 0 = 0 DATA IS 12 - BIT OCTAL (SEE NOTE 3)
04 SWREG 0 = 1 DATA IS SIGNED DECIMAL MILLIVOLTS
05
06 DATA TRANSFER REPORTS CAN BE INHIBITED BY SETTING
07 SWREG 4. THIS WILL NOT INHIBIT ANY OTHER TYPE
08 OF ERROR OUTPUT.
09
10 LOOP/NO-LOOP ON ERROR IS AS FOLLOWS:
11 SWREG 1 = 0 LOOP ON ERROR
12 SWREG 1 = 1 DO NOT LOOP ON ERROR
13 IT IS POSSIBLE TO LOOP ON ANY ERROR. NOTE THAT
14 WHEN LOOPING ON A DATA ERROR (I.E. IN BASIC
15 DATA TESTS) THE ENTIRE SURTEST IS REPEATED. THIS
16 MEANS THAT ALL 16 MUX CHANNELS ARE SIMULTANEOUSLY
17 BEING SAMPLED WITHIN THE SUBTEST THAT THE ERROR
18 (OR ERRORS) WAS DETECTED. THE # OF SAMPLES TAKEN
19 BY THE A/D IS ALWAYS 8. SAMPLES ON EACH OF THE
20 16 MUX CHANNELS OR 128 CONVERSIONS.
21
22 THE SCOPE LOOP IS BEST ACHIEVED BY INHIBITING
23 ALL TTY/LPT OUTPUT.
24
25 THE EXPECTED VALUE (EEEE) IS THE EXPECTED
26 CENTER VALUE. THE ACTUAL RANGE IS AS FOLLOWS:
27 MAXIMUM EXPECTED = EXPECTED CENTER + 8 LSR'S
28 MINIMUM EXPECTED = EXPECTED CENTER - 8 LSR'S.
29
30 THE MAXIMUM EXPECTED IS ALWAYS < = (+) FULL SCALE.
31 THE MINIMUM EXPECTED IS ALWAYS > = 0 FOR UNIPOLAR
32 A/D'S AND ALWAYS > = (-) FULL SCALE FOR BIPOLAR
33 A/D'S. MAXIMUM VALUES ARE ALWAYS MORE POSITIVE
34 THAN MINIMUM VALUES.
35
36 THEREFORE IN ORDER FOR A RECEIVED DATA VALUE
37 TO BE CORRECT THE FOLLOWING MUST BE TRUE:
38
39 MIN EXPECTED < = RECEIVE DATA < = MAX EXPECTED
40
41 IF A MUX REGISTER/AUTO SCAN ERROR IS FOUND THEN A
42 MUX ERROR IS REPORTED AS FOLLOWS:
43
44 MULTIPLEXOR ERROR
45 SELECT #/CHANNEL #
46 GOOD BAD
47 GGGGG 88888
48
49 WHERE: GGGGG = CORRECT MUX REGISTER CONTENTS
50 88888 = INCORRECT MUX REGISTER CONTENTS
51
52 THIS ERROR IS REPORTED IN THE A/D SCANNER ROUTINE
53 "SCANR". THE MULTIPLEXOR REGISTER IS ONLY CHECKED
54 IN PIO MODE WITH "START" PULSE TRIGGERING.
55
56 A TIME OUT IS REPORTED WHEN AN INTERRUPT FROM THE
57 A/D IS NOT RECEIVED WHEN EXPECTED (SEE SECTION 10).
58
59
60

```

```

: (D)
:
: IF AN ILLEGAL STATUS OCCURS DURING PROGRAM OPERATION
: THE FOLLOWING IS REPORTED:
:
: A/D STATUS ERROR
: GOOD/BAD
: GGGGGG - 888888
:
: WHERE: GGGGGG = GOOD A/D STATUS
:         888888 = BAD A/D STATUS
:
: THIS WILL OCCUR, FOR EXAMPLE, IF "CLOCK OVERRUN"
: OCCURS DURING A DATA CHANNEL OPERATION. NO ACTION
: IS TAKEN OTHER THAN REPORTING OF THE ERROR.
:
: A/D STATUS BITS ARE:
:
: 0 = BUSY
: 1 = DONE
: 2 = INTERRUPT DISABLE
: 3 = CLOCK OVERRUN
: 4 = LAST CHANNEL (UCH)
: 12 - 15 = A/D SLOT #
:
: SEE SECTION 10 FOR ADDITIONAL ERROR INFORMATION.

```

```

: OTHER FEATURES/OUTPUTS:
:
: THE TRANSFERS AND ERROR COUNTS FOR THE MUX CHANNELS
: BEING TESTED CAN BE PRINTED OUT TO THE TTY AND/OR
: LPT IN TABULAR FORM BY HITTING THE LETTER T ON THE
: TTY KEYBOARD.
:
: CHANNEL TRANSFERS/ERRORS (DECIMAL #)
: 0 " " " "
: 1 " " " "
: " " " "
: " " " "
: 17 (DECIMAL #) (DECIMAL #)
:
: THE MAXIMUM ERROR COUNT IS 65,536.
:
: THE TEST SETUP INFORMATION CAN BE PRINTED OUT TO THE TTY
: AND/OR LPT BY HITTING THE LETTER S ON THE TTY KEYBOARD.
:
: D/A: SLOT TYPE
: # CHAN PLR/RNG
: 0 P R
: 1 P R
: 2 P R
: 3 P R
: A/D: SLOT PLR/RNG
: # #
: MUX: SLOT SEL# GAIN TYPE
: # # G M
:
: WHERE: D = D/A TYPE: V = VOLTAGE, C = CURRENT
: P = D/A OR A/D POLARITY: U = UNIPOLAR B = BIPOLAR
: (FOR A D/A, POLARITY APPLIES ONLY IF VOLTAGE
: TYPE, OTHERWISE AN * FOR CURRENT TYPE).
: R = D/A OR A/D RANGE: L = LOW (5V = VOLTAGE,
: 16 MA = CURRENT); H = HIGH (10V = VOLTAGE,
: 20 MA = CURRENT).
: G = MUX GAIN (DECIMAL)
: T = MUX TYPE: C = CURRENT
: S = SINGLE ENDED VOLTAGE
: D = DIFFERENTIAL VOLT
: (MANUAL/PROGRAMMABLE)
:
: SLOT #'S AND SELECT #'S ARE IN OCTAL.
:
: EXTERNAL CLOCK TRIGGERING:
:
: IF AN EXTERNAL CLOCK TEST IS DESIRED (INDICATED BY
: SETTING SWITCH 8 = 1) "TESTING EXTERNAL CLOCK" WILL
: BE PRINTED WHENEVER THE PROGRAM TESTS THIS FUNCTION.
: CONVERSION TIME OUTS ARE NOT REPORTED IN EXTERNAL
: CLOCK TRIGGERING MODES. IF THE EXTERNAL CLOCK
: TRIGGERING IS NOT FUNCTIONING, THE PROGRAM REMAINS
: IN THE A/D SCANNING LOOP. AN A/D INTERRUPT ONLY WILL
: CALL IT OUT OF THIS LOOP, OTHERWISE RE-START THE TEST.
:
: "END OF PASS # (#)" IS PRINTED ON COMPLETION OF ALL
: APPLICABLE LOOP TESTS.

```

```

01 ;
02 ;
03 ;
04 ;
05 ;
06 ;
07 ;
08 ;
09 ;
10 ;
11 ;
12 ;
13 ;
14 ;
15 ;
16 ;
17 ;
18 ;
19 ;
20 ;
21 ;

```

SWREG(SEE 8.2) SUMMARY:

SWREG BITS 2 AND 5 ENABLE/DISABLE PRINTOUTS TO THE TELETYPE AND LINE PRINTER (SEE 3.E). ALL OUTPUT IS DIRECTLY CONTROLLED BY THESE SWREG SETTINGS. IN ADDITION THE FOLLOWING FUNCTIONS ARE CONTROLLED BY THEIR RESPECTIVE SWREG SETTINGS:

SWREG 0 = 0 PRINT A/D ERROR DATA IN OCTAL
SWREG 0 = 1 PRINT A/D ERROR DATA IN DECIMAL MILLIVOLTS

SWREG 1 = 0 LOOP ON ERROR
SWREG 1 = 1 DO NOT LOOP ON ERROR

SWREG 4 = 0 REPORT ON MUX DATA ERROR
SWREG 4 = 1 INHIBIT DATA ERROR REPORTS

SWREG 8 = 0 NO EXTERNAL CLOCK IN SYSTEM
SWREG 8 = 1 EXTERNAL CLOCK IN SYSTEM

```

01 ;
02 ;
03 ;
04 ;
05 ;
06 ;
07 ;
08 ;
09 ;
10 ;
11 ;
12 ;
13 ;
14 ;
15 ;
16 ;
17 ;
18 ;
19 ;
20 ;
21 ;
22 ;
23 ;
24 ;
25 ;
26 ;
27 ;
28 ;
29 ;
30 ;
31 ;
32 ;
33 ;
34 ;
35 ;
36 ;
37 ;
38 ;
39 ;
40 ;
41 ;
42 ;
43 ;
44 ;
45 ;
46 ;
47 ;
48 ;
49 ;
50 ;
51 ;
52 ;
53 ;
54 ;
55 ;
56 ;
57 ;
58 ;
59 ;
60 ;

```

THEORY OF OPERATION:

THIS SECTION CONTAINS DETAILED DESCRIPTIONS OF VARIOUS ASPECTS OF THE LOOP AROUND TEST.

THE 1125 ANALOG TEST ADAPTERS, WHEN USED IN THE LOOP AROUND MODE, SERVE AS AN INTERCONNECTION BETWEEN THE 4 - D/A CONVERTER CHANNEL OUTPUTS (SOURCES) AND THE A/D CONVERTER INPUT VIA THE 16 CHANNELS OF THE ANALOG MULTIPLEXOR. WHEN THE TEST ADAPTER IS PROPERLY SET AND CONNECTED TO THE D/A AND MUX (WITH A/D) BEING TESTED, 16 INDIVIDUAL LOOPS ARE FORMED. EACH MUX CHANNEL IS CONNECTED TO 1 OF 4 DIFFERENT D/A SOURCE CHANNELS. THESE CHANNELS (SOURCES) CAN THEN BE USED TO PRESENT TO THE MUX INPUT CHANNELS, 4 SEPARATE CURRENTS OR VOLTAGES, DEPENDING ON THE LOOP TYPE. MUX CHANNELS ARE CONNECTED TO THE D/A CHANNELS IN THE FOLLOWING, NON-REPETITIVE ORDER:

MUX CHANNEL	D/A CHANNEL
0	0
1	1
2	2
3	3
4	1
5	2
6	3
7	0
8	1
9	2
10	3
11	0
12	1
13	2
14	3
15	0
16	1
17	2

THIS INTERCONNECTION SCHEME IS USED TO TEST BOTH ANALOG PATH CONTINUITY AND CHANNEL (D/A AND MUX) INDEPENDENCE.

AFTER THE PROGRAM SET-UP SEQUENCE HAS BEEN PERFORMED, THE CHASSIS (CONTROLLER, A/D, D/A AND MUX) IS INITIALIZED. DURING THIS INITIALIZATION, A CHECK IS MADE TO INSURE THAT ALL BOARDS ARE IN THE CORRECT SLOTS (AS SPECIFIED BY THE SET-UP CONFIGURATION), AND THAT THE MUX IS SELECTED. IF ANY ERRORS OCCUR, THEY ARE REPORTED (SEE ERROR SECTION). AFTER THIS, THE TEST RANGES FOR THE D/A AND A/D ARE DETERMINED. THE TEST RANGES ARE THE MAXIMUM AND MINIMUM DATA VALUES THAT CAN BE SENT TO D/A CHANNELS, AT THE SPECIFIED MUX GAIN, THAT WILL NOT CAUSE AN A/D DATA OVERFLOW (VOLTAGES PRODUCED BY D/A CHANNELS OUT OF A/D'S VOLTAGE RANGE). NO RESTRICTION IS PLACED ON THE OPERATING MODES OF THE CHANNELS OF THE D/A OR THE A/D, OR THE MUX GAIN USED, EXCEPT THAT THE LOOP MUST BE CURRENT TYPE, OR VOLTAGE TYPE (I.E. YOU CAN NOT CONNECT A #288 CURRENT D/A TO A VOLTAGE MUX ETC.). OTHER THAN

THIS, EACH OF THE D/A CHANNELS, AND THE A/D CAN HAVE DIFFERENT RANGES AND POLARITIES (IF VOLTAGE TYPE).

BECAUSE OF THE POSSIBILITY OF DIFFERENT RANGES ETC., A LIMITATION MAY EXIST IN THE FULL RANGE ANALOG TESTING OF THE A/D - D/A MODULES. FOR EXAMPLE, IF, AT MUX GAIN = 1, THE VOLTAGE D/A HAS ITS CHANNELS CALIBRATED FOR UNIPOLAR LOW RANGE (0-5V), AND THE A/D IS UNIPOLAR HIGH RANGE (0-10V), THEN THE RANGE FROM 5 TO 10V ON THE A/D CAN NOT BE TESTED. LIKEWISE, IF ONE MODULE IS UNIPOLAR AND THE OTHER BIPOLAR (+/- VOLTAGES), THE NEGATIVE VOLTAGE RANGE CANNOT BE TESTED. TEST RANGES ARE DETERMINED DIFFERENTLY FOR VOLTAGE AND CURRENT LOOPS.

CURRENT LOOP AROUND:

EACH OF THE 4 - CURRENT D/A CHANNELS IS CONNECTED TO 4 CURRENT MUX CHANNELS. THE D/A OUTPUTS ARE TRUE CURRENT SOURCES TO THESE MUX CHANNELS. THESE CURRENTS ARE CONVERTED TO VOLTAGES AT THE CURRENT MUX CARD INPUTS, AS THE A/D IS ALWAYS A VOLTAGE TYPE. THE POSITIVE VOLTAGE ON THE 1125-B CARD IS A CURRENT SINK. THE D/A CHANNEL TO MUX CHANNEL INTERCONNECTION VIA THE ADAPTER IS SUCH THAT THE CURRENT FROM THE D/A'S OUTPUT IS SPLIT BETWEEN TWO MUX CHANNELS WITH THE CURRENT FLOW GOING IN ONE DIRECTION, AND TWO MUX CHANNELS WITH THE CURRENT FLOW IN THE OPPOSITE DIRECTION. THIS PRODUCES BOTH POSITIVE AND NEGATIVE VOLTAGES AT THE MUX CHANNELS INPUTS. THE POSITIVE VOLTAGES ARE SEEN AT MUX CHANNELS 0 - 8. AND THE NEGATIVE VOLTAGES AT MUX CHANNELS 9 - 16. THIS ALLOWS TESTING OF +/- VOLTAGES BY THE A/D WITH A CURRENT LOOP SET-UP. NOTE THAT THE NEGATIVE VOLTAGE CHANNELS CAN ONLY BE TESTED IF THE A/D IS IN BIPOLAR MODE. THIS INTERCONNECTION SCHEME PUTS THE TWO 200 OHMS SHUNT RESISTORS AT THE CURRENT MUX INPUTS IN PARALLEL. THE RESULTING RESISTANCE BECOMES 100 OHMS. THIS IS THE RESISTANCE VALUE USED WHEN CONVERTING THE CURRENT OUTPUT TO A VOLTAGE (FOR THE A/D).

THE CURRENT D/A'S ARE 10-BIT CONVERTERS. THE CURRENT OUTPUT RANGES ARE 0 - 16 MA (LOW), AND 4 - 20 MA (HIGH). WITH A COMPOSITE MUX INPUT AND 4 - 20 MA (HIGH), NO A/D DATA OVERFLOW CAN OCCUR, REGARDLESS OF D/A RANGE, CURRENT MUX GAIN (1 OR 2) OR A/D POLARITY/RANGE. THE VOLTAGES PRODUCED BY THE D/A OUTPUT CURRENTS ARE:

D/A RANGE	MUX GAIN	MAX A/D VDC
0 - 16 MA	1	1.6
4 - 20 MA	1	2.0
0 - 16 MA	2	3.2
4 - 20 MA	2	4.0

THE MINIMUM DATA VALUE = 0 000 000 000 (0000000)
 THE MAXIMUM DATA VALUE = 1 111 111 111 (177700)
 (OCTAL VALUES ARE 10-BIT LEFT JUSTIFIED)

VOLTAGE LOOP AROUND:

FOR THE VOLTAGE LOOP AROUND, THE FIRST STEP IS TO DETERMINE THE TEST RANGE AND THE TEST POLARITY FOR EACH D/A CHANNEL. THEY ARE DETERMINED AS FOLLOWS:

D/A RANGE	A/D RANGE	TEST RANGE
LOW	LOW	LOW
LOW	HIGH	LOW
HIGH	LOW	LOW
HIGH	HIGH	HIGH

D/A PLR A/D PLR TEST PLR

UNIPOLAR	UNIPOLAR	UNIPOLAR
BIPOLAR	BIPOLAR	UNIPOLAR
BIPOLAR	UNIPOLAR	BIPOLAR
BIPOLAR	BIPOLAR	BIPOLAR

THEREFORE LOW RANGE AND UNIPOLAR MODE BECOME THE LIMITING FACTORS. IT BECOMES APPARENT THAT THE ONLY WAY TO FULLY TEST A BIPOLAR HIGH RANGE D/A IS WITH A BIPOLAR HIGH RANGE A/D.

THE VOLTAGES THEN TESTED AT MUX GAIN = 1 ARE:

TEST PLR	TEST RNG	TEST RANGE (VOLTS DC)
UNIPOLAR	LOW	0 - 5
UNIPOLAR	HIGH	0 - 10
BIPOLAR	LOW	-5 - +5
BIPOLAR	HIGH	-10 - +10

```

: THESE TEST VOLTAGE RANGES ARE THEN CONVERTED TO
: MAXIMUM AND MINIMUM D/A CHANNEL SEND DATA VALUES.
: THE 4280 SERIES A/D'S ARE 12 - BIT CONVERTERS.
: THE POSSIBLE MINIMUM DATA VALUES (@ MUX GAIN=1) ARE:
:
: UNIPOLAR TEST: MINIMUM = 000 000 000 000 (0000000)
: BIPOLAR TEST: MINIMUM = 100 000 000 000 (1000000)
: D/A RANGE > TEST RANGE
: MINIMUM = 110 000 000 000 (1400000)
:
: THE POSSIBLE MAXIMUM VALUES (@ MUX GAIN=1) ARE:
:
: D/A TEST D/A TEST MAXIMUM
: PLR RNG RNG VALUE - BINARY OCTAL
: --- ---
: UNIPOLAR UNIPOLAR LOW HIGH 111 111 111 111 (177760)
: UNIPOLAR UNIPOLAR HIGH HIGH 111 111 111 111 (177760)
: UNIPOLAR UNIPOLAR LOW LOW 100 000 000 000 (1000000)
: BIPOLAR BIPOLAR LOW LOW 011 111 111 111 (077760)
: BIPOLAR BIPOLAR HIGH HIGH 011 111 111 111 (077760)
: BIPOLAR BIPOLAR HIGH LOW 010 000 000 000 (0400000)
: BIPOLAR UNIPOLAR LOW LOW 011 111 111 111 (077760)
: BIPOLAR UNIPOLAR HIGH HIGH 011 111 111 111 (077760)

```

```

: (ALL OCTAL VALUES ARE 12-BIT LEFT JUSTIFIED)

```

```

: FOR MINIMUM VALUES:

```

```

: 000000 = TRUE ZERO
: 100000 = BIPOLAR (-) FULL SCALE
: 140000 = BIPOLAR (-) HALF SCALE
:
: FOR MAXIMUM VALUES:
: 177760 = UNIPOLAR FULL SCALE
: 077760 = BIPOLAR (+) FULL SCALE
: 100000 = UNIPOLAR HALF SCALE
: 040000 = BIPOLAR (+) HALF SCALE

```

```

: FINALLY, THESE VALUES ARE ADJUSTED FOR THE MUX GAIN.
: IF THE D/A RANGE > = A/D RANGE AND THE GAIN > 1,
: TO EACH MAXIMUM AND MINIMUM VALUE (EXCEPT 0),
: DIVIDE VALUES BY THE MUX GAIN (2,4,8).
: IF THE D/A RANGE < A/D RANGE, AND THE GAIN > 2,
: TO EACH MAXIMUM AND MINIMUM VALUE (EXCEPT 0),
: DIVIDE THE VALUES BY 1/2 OF THE MUX GAIN.

```

METHOD OF TESTING:

```

: THIS PROGRAM IS DESIGNED TO TEST SEVERAL AREAS
: OF OPERATION ON THE A/D, D/A AND MUX CARDS. IT
: IS PRIMARILY AN ANALOG SECTIONS TEST. HOWEVER, MOST
: LOGIC FUNCTIONS ON THESE MODULES ARE CHECKED IN THE
: COURSE OF PROGRAM OPERATION. THE PURPOSE OF THIS
: PROGRAM IS TO EVALUATE, ON A FAIRLY DETAILED BASIS, THE
: OVERALL FUNCTIONING OF THE MODULES THAT MAKE UP THE
: SINGLE LOOP ANALOG SYSTEM. ONCE AN ERROR HAS BEEN
: DETECTED, THE OPERATOR CAN THEN GO TO ONE OF THE
: OTHER TESTS IN THIS DIAGNOSTIC FOR FURTHER ANALYSIS
: OF THE PROBLEM, OR IN SOME CASES, THE ERROR MIGHT
: BE EASILY LOCATED SIMPLY BY USING THE LOOP TEST.
: THE "DEBUGGING AIDS" SECTION GIVES SOME GUIDELINES
: ON HOW TO USE THE LOOP TEST ERROR INFORMATION TO
: EVALUATE PROBLEMS THAT ARISE DURING TESTING.

```

```

: TESTING IS CENTERED AROUND THE USE OF SEVERAL DATA
: TESTS. THERE IS A BASIC DATA TEST SECTION (PART I),
: AND AN EXTENDED DATA TEST SECTION (PART II). THE BASIC
: DATA TEST SECTION CONTAINS 5-6 SUBTESTS THAT ARE
: INTENDED TO EASILY DETECT OPEN, GROUNDED OR NON-
: FUNCTIONING ANALOG PATHS AND LOGIC ON THE D/A,
: A/D AND MUX CARDS. (SEE "SUBROUTINE DESCRIPTION"
: SECTION FOR THE SUBTEST BREAKDOWN). THESE BASIC TESTS
: ARE RUN IN THE TWO A/D MODES (PIU & DCH) AND ALL
: TRIGGERING SELECTS (STR1, DCHI, INT & EXT CLK), TO
: INSURE THAT THESE FUNCTIONS WORK, AND THAT THEY
: DO NOT AFFECT DATA INTEGRITY. THE PROGRAMMABLE
: GAINS CAN ALSO BE TESTED. IN THE EXTENDED DATA
: TESTS, BOTH D/A AND A/D LINEARITY (AND TO SOME
: EXTENT MONOTONICITY) ARE TESTED BY TRANSFER-
: ING EQUALLY SPACED VALUES ACROSS THE LOOP PATHS.

```

```

: REGARDLESS OF THE TEST, ALL DATA TESTS HAVE THE
: SAME STRUCTURE. ONCE THE DATA TO BE USED FOR A
: SPECIFIC TEST HAS BEEN DETERMINED (AS WELL AS THE
: GAIN AND A/D OPERATING CONDITIONS), THE FOLLOWING
: SEQUENCE OF EVENTS (SUBROUTINE CALLS) WILL BE USED
: TO ACTUALLY IMPLEMENT THE TEST:

```

- "SENSOR" - SEND THE DATA TO THE D/A CHANNELS (0 - 3)
- "CSCAN" - SCAN 16. MUX CHANNELS VIA THE A/D 8. TIMES (16. X 8. = 128. CONVERSIONS)
- "CAVG" - CALCULATE THE MUX CHANNEL ACTUAL AVERAGES FROM THE DATA TAKEN BY "CSCAN"
- "CONVT" - CALCULATE THE MUX CHANNEL EXPECTED AVERAGES FROM THE D/A SEND DATA USED. THE A/D - D/A TYPES (TYPE, RANGE/POLARITY INFORMATION) AND THE MUX GAIN (ALLOWED RANGE IS +/- 8 BITS FROM CENTER VALUE).
- "CHECK" - CHECK IF THE ACTUAL RECEIVE AVERAGES EQUAL THE EXPECTED RECEIVE VALUES FOR THE MUX CHANNELS. IF NOT, REPORT A DATA TRANSFER ERROR FOR THE INCORRECT MUX CHANNEL.


```

?
? AS STATED BEFORE, FOR ANY TEST, A MUX CHANNEL WILL
? ONLY SEE 1 OF THE 4 D/A CHANNEL'S VALUES (EXCEPT IN
? THE CASE OF A CURRENT LOOP WHEN THE VOLTAGES PRODUCED
? BY THE D/A CHANNELS ARE INVERTED ON MUX CHANNELS
? 9. - 16.). THIS METHOD OF TESTING SIMPLIFIES THE
? NUMBER OF CALCULATIONS THAT HAVE TO BE MADE DURING
? A DATA TEST, AS WELL AS DETECTING DATA ERRORS.
?
? DEBUGGING AN ANALOG SYSTEM USING LOOP AROUND:
?
? TO PROPERLY DEBUG THE MODULES USING THE LOOP
? AROUND TEST, IT IS IMPORTANT TO KNOW HOW TO
? INTERPRET THE TEST RESULTS AND ERROR REPORTS,
? AND HOW TO USE THE BUILT IN FEATURES TO HELP
? ISOLATE THE PROBLEM(S) INCURRED DURING TESTING.
? THE FIRST STEP IN THE DEBUGGING PROCESS IS TO
? INSURE THAT THE MODULES AND ADAPTERS (AS WELL
? AS THE POWER REQUIREMENT FOR CURRENT LOOP TESTING)
? ARE PROPERLY SET-UP AND INSTALLED IN THE DG/DAC
? CHASSIS (SEE TEST PROCEDURES). NEXT, MAKE SURE
? THAT THE TEST IS INITIALIZED PROPERLY BY ENTERING
? THE CORRECT INFORMATION FOR ALL QUESTIONS ASKED
? DURING THE SET-UP SEQUENCE.
?
? SET-UP AND SELECT ERRORS MAY INDICATE ONE OF TWO
? THINGS: 1) THE TEST WAS INITIALIZED IMPROPERLY OR
? 2) THE LOGIC (DEVICE CODE FOR SET-UP ERRORS, MUX
? SELECT FOR SELECT ERRORS) IS IN FACT IN ERROR.
? FOR THE FIRST CASE, RE-INITIALIZE THE TEST. FOR
? THE SECOND CASE, FIRST IDENTIFY THE MODULE (BY
? THE SLOT # REPORTED) IN ERROR, THEN SET-UP A SCOPE
? LOOP BY INHIBITTING TTL/LPT OUTPUT AND TRACE THE
? ERROR WITH AN OSCILLOSCOPE. SECTION 10 CONTAINS
? INFORMATION REGARDING THESE TYPES OF ERRORS.
? CONVERSION TIME OUTS INDICATE THAT THE A/D IN NOT
? PERFORMING CONVERSIONS FOR ONE OF SEVERAL REASONS.
? 1) THE A/D MODULE ITSELF DOES NOT FUNCTION; 2) END
? OF CONVERSION (EOC) IS NOT ASSERTED AT THE END OF A
? CONVERSION; 3) DONE AND/OR THE INTERRUPT LOGIC IS
? IN ERROR. THESE ERRORS CAN ALSO BE TRACED AS DESCRIBED
? ABOVE.
?
? DATA TRANSFER ERRORS INDICATE THAT THE ANALOG SECTIONS
? ON ONE OR MORE D/A CHANNELS AND/OR MUX CHANNELS AND/OR
? THE A/D (MODULE, SAMPLE/HOLD) ARE NOT FUNCTIONING.
? THESE ERRORS CAN OCCUR AS A RESULT OF SEVERAL DIFFERENT
? REASONS. THE ERROR MESSAGES, ALONG WITH THE PROGRAM
? TRANSFER/ERROR COUNT TABLE AND THE TEST SET-UP
? INFORMATION WILL GREATLY AID IN THE DEBUGGING PROCESS.
? THESE DATA ERRORS CAN BE PLACED IN A COUPLE OF DIFFERENT
? CATEGORIES AS FOLLOWS:

```

```

?
? PROBLEM: INCORRECT TEST INITIALIZATION
? SYMPTOMS: ACTUAL AND EXPECTED RECEIVE VALUES DIFFER
?           BY A SCALER (INTEGER OR FRACTIONAL)
? NOTES:   THIS WILL OCCUR IF THE WRONG INFORMATION
?           IS INPUT DURING THE INITIALIZATION
?           SEQUENCE SUCH AS D/A TYPE, D/A RANGE
?           OR POLARITY, A/D RANGE/POLARITY OR MUX
?           GAIN.
?
? EXAMPLE: THE A/D IS ACTUALLY UNIPOLAR HIGH, AND
?           THE OPERATOR INPUT UNIPOLAR LOW. THE DATA
?           TRANSFER ERRORS WILL SHOW THAT THE A/D
?           ACTUAL (RECEIVE) VALUES WILL BE ONE HALF
?           THE EXPECTED VALUE. FOR EXAMPLE:
? SEND RECEIVE EXPECTED
? 17760 100000 177760
? (D/A = UNIPOLAR LOW, MUX GAIN = 1)
? SOLUTION: RE-INITIALIZE THE TEST
?
? PROBLEM: D/A CHANNEL DOES NOT FUNCTION
? SYMPTOMS: DATA TRANSFER ERRORS ARE OCCURRING ON
?           ALL MUX CHANNELS CONNECTED TO THE D/A
?           CHANNEL IN ERROR.
? NOTES:   IF A D/A CHANNEL(S) DOES NOT WORK BECAUSE
?           OF AN OPEN/GROUNDED OUTPUT, IS NOT
?           CALIBRATED OR OUTPUTS INCONSISTANT OR
?           INCORRECT DATA, THERE SHOULD BE A
?           TRANSFER ERROR REPORTED ON ALL
?           CHANNELS CONNECTED TO IT. THE
?           CONNECTION SCHEME IS:
? D/A CHANNEL MUX CHANNELS
? -----
? 0 0,7,12,15
? 1 1,4,13,16
? 2 2,5,10,17
? 3 3,6,11,14
?
? EXAMPLE: D/A CHANNEL 2 HAS A DEAD SHORT ON ITS
?           OUTPUT. DURING THE MAXIMUM VALUE SUB-
?           TEST OF THE BASIC DATA TEST, A DATA
?           TRANSFER ERROR WAS REPORTED ON MUX
?           CHANNELS 2, 5, 10 & 17. I.E.:
? SEND RECEIVE EXPECTED
? 17760 000000 177760
? SOLUTION: IDENTIFY THE CHANNEL(S) IN ERROR
?           AND ISOLATE THE PROBLEM USING THE
?           D/A BASIC FUNCTION TEST (SA=501).
?           MAKE SURE THAT ALL D/A CHANNELS
?           ARE PROPERLY SET TO THE CORRECT OPERATING
?           CONDITIONS (I.E. CHECK JUMPERS/SWITCHES).

```

```

01 1:3)
02  ;
03  PROBLEM: MUX CHANNEL DUES NOT WORK
04  SYMPTOMS: DATA TRANSFER ERRORS ARE BEING REPORTED
05  ON A MUX CHANNEL(S). IF MORE THAN ONE
06  MUX CHANNEL IS NOT FUNCTIONING, THEY
07  DO NOT NECESSARILY HAVE THE SAME D/A
08  AS A SOURCE CHANNEL.
09  NOTES: THIS IS PROBABLY THE MOST COMMON ERROR
10  THAT WILL OCCUR. IT USUALLY INDICATES THAT
11  AN ERROR EXISTS ON THE MULTIPLEXOR CHIP
12  ON THE MUX CARD, OR THAT THE ETCH RUN(S)
13  CONNECTED TO IT ARE OPEN/SHORTED, ETC.
14  THE DATA TYPE BEING TESTED HERE IS
15  AN IMPORTANT ASPECT OF THE DIAGNOSIS.
16  IF A PARTICULAR MUX CHANNEL IS OPEN,
17  IT WILL FAIL THE FIRST BASIC DATA TEST
18  WHICH IS THE ZERO DATA TEST. IF THE
19  CHANNEL IS SHORTED (AND IS NOT ALSO
20  SHORTING THE D/A OUTPUT, CAUSING
21  SEVERAL MUX CHANNELS TO FAIL) IT WILL
22  FAIL THE SECOND TEST WHICH IS THE MAXIMUM
23  VALUE TEST ETC.
24  SOLUTION: ISOLATE (IDENTIFY) THE MUX CHANNELS
25  IN ERROR, AND TRACE THE PROBLEM USING
26  THE MUX CALIBRATION TEST (SA=510) OR
27  THE MUX CHANNEL SCANNER (SA=511).
28  PROBLEM: ONE OR MORE MODULES NOT PROPERLY
29  CALIBRATED (OFFSET AND/OR GAIN)
30  SYMPTOMS: ACTUAL (RECEIVE) VALUES APPEAR TO
31  BE OFFSET ABOVE OR BELOW THE
32  EXPECTED VALUES. SEVERAL OR ALL CHANNELS
33  ARE REPORTING ERRORS.
34  NOTES: THIS MOSTLY REFERS TO THE CALIBRATION
35  OF THE A/D AND MUX MODULES, AS THIS
36  WOULD AFFECT ALL DATA VALUES BEING
37  PASSED ACROSS THE VARIOUS LOOPS.
38  IF AN INDIVIDUAL D/A CHANNEL IS
39  OFF OF CALIBRATION, THE SYMPTOMS WILL
40  PROBABLY APPEAR AS IN #2 ABOVE. THE
41  EXPECTED VALUE RANGE IS +/- 8 LSB'S
42  FROM THE EXPECTED CENTER VALUE FOR
43  EACH CHANNEL. IT IS POSSIBLE TO OFFSET
44  ADJUST BY SEVERAL BITS FROM TRUE ZERO
45  ON THE ANALOG MODULES. IF THIS IS
46  THE CASE, DATA TRANSFER ERRORS WILL OCCUR.
47  A VOLTAGE D/A - A/D ARE BOTH UNIPOLAR
48  HIGH AND THE MUX GAIN=1. THE A/D HAS
49  A +/-2 MV OFFSET ERROR. IN THIS CASE,
50  IT REPRESENTS 8 LSB'S OF ERROR. DATA
51  TRANSFER ERRORS WERE DETECTED IN THE
52  LADDER VOLTAGE TEST OF THE BASIC DATA
53  TESTS AS FOLLOWS:
54  SEND RECEIVE EXPECTED - D/A CHANNEL
55  177760 177760 0
56  100000 100200 1
57  040000 040200 2
58  020000 020200 3
59  SOLUTION: ISOLATE THE BOARD IN ERROR AND RECALIBRATE
60  USING THE CORRECT CALIBRATION ROUTINE.

```

```

01  ;
02  IF TWO OR MORE ADJACENT MUX CHANNELS ARE REPORTING
03  ERRORS, THERE MIGHT BE CHANNEL INTERFERENCE (CROSS-
04  TALK) BETWEEN THEM. SYMPTOMS WOULD BE SIMILAR TO
05  PROBLEM #3 EXCEPT THAT TWO OR MORE CHANNELS WOULD
06  BE REPORTING ERRORS (ADJACENT). IT IS ALSO POSSIBLE
07  FOR TWO OR MORE D/A CHANNELS TO INTERFERE. THESE
08  PROBLEMS CAN BE DETECTED THE SAME AS FOR OPEN AND
09  SHORTED CHANNELS. SPIRIOUS NOISE FROM THE SYSTEM
10  CAN ALSO CAUSE DATA ERRORS. MAKE SURE THAT ALL
11  ANALOG BOARDS HAVE THEIR NOISE SHIELDS CORRECTLY
12  INSTALLED.
13  ;
14  THE ADDRESS INFORMATION THAT ACCOMPANIES THE DATA
15  TRANSFER ERROR REPORT IS USED TO ISOLATE THE
16  PROBLEM. THE ADDRESS FOLLOWING "DATA TRANSFER
17  ERROR AT -" TELLS THE OPERATOR WHAT DATA TEST
18  FAILED. REFER TO THE ADDRESS IN THE LISTING TO
19  FIND OUT WHAT KIND OF DATA WAS BEING USED.
20  THE ADDRESS FOLLOWING "CALLED BY" (IF ANY)
21  WILL TELL THE OPERATOR 1) THE OPERATING
22  CONDITIONS OF THE A/D, 2) THE MUX GAIN AND
23  3) MISCELLANEOUS INFORMATION. THIS INFORMATION
24  MAY BE HELPFUL, FOR EXAMPLE, TO DETERMINE IF
25  THE PROGRAMMABLE GAIN FUNCTION (4281-G MUX)
26  IS NOT WORKING OR IF THE DATA INTEGRITY IS
27  AFFECTED BY THE A/D MODE (I.E. CONVERSIONS
28  BEING IMPROPERLY TRIGGERED).
29  ;
30  OTHER ERRORS:
31  ;
32  MULTIPLEXOR ERRORS ARE REPORTED IF THE SELECT #
33  AND CHANNEL # REGISTER DOES NOT FUNCTION. THIS
34  REGISTER IS CHECKED DURING PIO MODE WITH START
35  PULSE TRIGGERING FOR PROPER CHANNEL INCREMENTATION
36  (CHANNEL COUNT INCREMENTS ONCE FOR EVERY CONVERSION
37  WHEN A/D IS IN AUTOSCAN MODE). IF IT DOES NOT
38  INCREMENT AT ALL, OR IF IT IS INCREMENTING
39  INCORRECTLY, THE AUTOSCAN SIGNALS OR THE MUX
40  CHANNEL LATCH/COUNTER MAY BE AT FAULT. IF A MUX
41  ERROR IS REPORTED, IT IS SUGGESTED THAT THE OPERATOR
42  RUN THE "DG/DAC ANALOG CONVERSION SYSTEM DIAGNOSTIC"
43  (DACAD - LISTING # 096-874) FOR ERROR ISOLATION.
44  ;
45  STATUS ERRORS THAT ARE REPORTED DURING TEST OPERATION
46  INDICATE IMPROPER A/D OPERATION. IF CLOCK OVERRUNS
47  ARE OCCURRING, THIS INDICATES THAT THE CONVERSION
48  RATE IS TOO FAST FOR THE A/D (OCCURS AS A RESULT
49  OF TWO SUCCESSIVE "EOC'S" WITHOUT DATA BEING
50  READ IN). THIS WILL HAPPEN IN INTERNAL/EXTERNAL
51  CLOCK TRIGGERING MODES IF THE CLOCK FREQUENCY IS
52  TOO FAST (MAXIMUM FREQUENCY IS 30 KHZ). REDUCING
53  THE CLOCK FREQUENCY SHOULD ELIMINATE THE PROBLEM.
54  IN DCH MODES, LAST CHANNEL SHOULD BE PRESENT AT THE
55  END OF A DATA CYCLE OPERATION. IF NOT IT INDICATES
56  AN INCOMPLETE CYCLE, A STATUS BIT OR OTHER DCH
57  LOGIC ERROR. INCORRECT BUSY/DONE STATUS INDICATES
58  A/D CONVERSION CYCLE, BUSY/DONE LOGIC OR STATUS INFORMA-
59  TION ERRORS. IF A/D STATUS ERRORS OCCUR DURING LOOP
60  AROUND TESTING, RUN THE ANALOG DIAGNOSTIC (SEE ABOVE).

```

0067 .MAIN

```

01
02
03
04
05
06
07

```

DCH DATA AND/OR CONVERSION ERRORS CAN OCCUR AS
A RESULT OF DCH ADDRESS REGISTER, DCH WORD COUNT
REGISTER OR DCH CONTROL LOGIC/SIGNAL ERRORS. RUN
THE ANALOG DIAGNOSTIC (DACAD - SEE ABOVE). NOTE:
DCH PRIORITY (DCHP) MUST BE CORRECTLY JUMPERED
FOR DATA CHANNEL OPERATIONS.

0068 .MAIN

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55

```

LOOP AROUND SUBROUTINE DESCRIPTIONS: ; PAGE 66

THE FOLLOWING IS A DESCRIPTION OF THE SUBROUTINES
USED FOR DATA MANIPULATION, DATA/FUNCTION TESTING
AND OTHER UTILITIES.

CALL: ZERO
ARGUMENTS: NONE
FUNCTION: SET THE D/A SEND DATA = 000000
FOR CHANNELS 0 - 3.
NOTES: THE D/A SEND DATA RESIDES IN THE "DAPRT"
TABLE. (DAPRT+10 - DAPRT+13).

CALL: ANODE
ARGUMENTS: CALL + 1 = MODE #
(0 - 6)
FUNCTION: SET THE A/D MODE WORD LOCATION
"D08WD" TO THE SPECIFIED MODE.
NOTES: A/D MODES USED ARE:
0 = PIO/STRT
1 = DCH/STRT
2 = DCH/DCHI
3 = DCH/EXT CLK
4 = DCH INT CLK
5 = DCH EXT CLK
6 = DCH INT CLK
DCH MODES ARE NOT TESTED IF THE DG/DAC
CHASSIS IS BEING CONTROLLED BY A DCU-50.
(THIS INCLUDES TESTING OF THE INT/EXT
CLK, SINCE THEY ARE ONLY CHECKED IN
DCH MODE).

CALL: LCALL
ARGUMENTS: NONE
FUNCTION: CALCULATE THE MAXIMUM AND MINIMUM
DATA THAT CAN BE SENT TO EACH OF
THE FOUR D/A CHANNELS, BEFORE AN
A/D DATA OVERFLOW WILL OCCUR IN
THE LOOP.
NOTES: THE MAX/MIN VALUES ARE DETERMINED
BY THE LOOP TYPE (CURRENT OR VOLTAGE),
THE D/A RANGE AND POLARITY (IF ANY),
THE A/D RANGE AND POLARITY, THE MUX
GAIN. VALUES ARE STORED IN TABLE
"MAXMT".

CALL: DASET
ARGUMENTS: NONE
FUNCTION: INITIALIZE THE PARAMETERS FOR THE
D/A CHANNELS SOFTWARE SIMULATOR
"DASIM" FOR THE PRESENT D/A CHANNEL
(0 - 3) BEING TESTED.
NOTES: THE D/A SIMULATOR PARAMETERS MUST BE
PROPERLY INITIALIZED FOR EACH D/A
CHANNEL SIMULATED, OTHERWISE INVALID
CHANNELS SIMULATION WILL OCCUR.

```

1:0069 .MAIN                                ; PAGE 67
01
02 DASTM
03 ON RETURN: AC1 = UCTAL DATA FOR CONVERSION
04 D/A CHANNEL SOFTWARE SIMULATOR.
05 CONVERTS UCTAL DATA TO ITS MILLIVOLTS
06 EQUIVALENT VALUE FOR THE PRESENT D/A
07 CHANNEL UNDER TEST.
08
09 NOTES:
10 THE SIMULATOR PARAMETERS MUST BE
11 INITIALIZED USING "DASET" (SEE ABOVE)
12 FOR PROPER SIMULATION. IN THE CASE
13 OF A CURRENT D/A, THE MILLIVOLT
14 VALUE IS DETERMINED BY CONVERTING
15 THE UCTAL DATA TO MICROAMPS, THEN
16 MULTIPLYING BY THE MUX INPUT RESISTANCE.
17 THE IS = 100 OHMS FOR THE LOOP
18 AROUND TEST (SEE THEORY OF OPERATION).
19
20 ONCE THE DATA TO BE USED FOR A SPECIFIC SUBTEST HAS
21 BEEN DETERMINED (AND PLACED IN THE SEND TABLE) THE
22 FOLLOWING SEQUENCE OF SUBROUTINE CALLS WILL BE USED
23 TO ACTUALLY IMPLEMENT THE TEST:
24
25 SENDR      ;SEND DATA TO D/A CHANNELS
26 CSCAN     ;SCAN MUX CHANNELS (16. X 8.)
27 CAVG      ;CALC MUX CHAN ACTUAL AVERAGES
28 CONV      ;CALC MUX CHAN EXPECTED AVERAGES
29 CHECK     ;CHECK IF ACTUAL = EXPECTED AVGS
30
31 THE ABOVE SEQUENCE IS SET-UP BY THE MACRO "LTEST".
32
33 CALL:
34 ARGUMENTS:
35 FUNCTION:
36
37 NOTES:
38 SEND THE DATA FROM D/A SEND TABLE
39 TO THE D/A CHANNELS (0 - 3)
40 BEFORE THE SUBTEST IS DETERMINED
41 RESIDES IN THE TABLE "DAPT"
42 (DAPT+10 = DAPT+15 = D/A SEND
43 DATA FOR CHANNELS 0 - 3 RESPECTIVELY).
44 A 50 US WAIT FOLLOWS THE DATA
45 OUTPUT TO ALLOW FOR SETTLE TIME.
46
47 CSCAN
48 SCAN AND SAMPLE THE 16. MUX CHANNELS
49 8. TIMES EACH VIA THE A/D CONVERTER
50 (128 CONVERSIONS). THE SCAN IS PERFORMED
51 IN THE A/D MODE (PI0/OCH) AND
52 TRIGGER SELECT (STRT, OCHI INT/EXT CLK)
53 SELECTED BY THE A/D MODE WORD "DOBWD".
54 THE A/D MODE WORD IS SET BY A CALL
55 TO SUBROUTINE "AMODE" (SEE ABOVE).
56 CONVERSION TIME OUTS, MULTIPLE XOR
57 ERRORS, A/D STATUS ERRORS AND OCH
58 CONVERSION/DATA ERRORS ARE DETECTED
59 AND REPORTED FROM THIS SUBROUTINE.
60 SEE ERROR SECTION FOR INFORMATION
    REGARDING FORMATS AND DESCRIPTIONS
    OF THESE TYPES OF ERRORS.

```

```

0070 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54

```

```

; PAGE 68
THE DATA TAKEN BY THE SCAN ROUTINE IS
PLACED SEQUENTIALLY IN THE STORAGE
TABLE "DTBLK" (DTBLK = DTBLK + 177)
IN THE FOLLOWING FORMAT:
LOCATION      VALUE
-----
DTBLK      MUX CHAN 0 - 1ST SAMPLE
DTBLK+1    MUX CHAN 1 - 1ST SAMPLE
DTBLK+2    MUX CHAN 2 - 1ST SAMPLE
.
.
DTBLK+16   MUX CHAN 16 - 1ST SAMPLE
DTBLK+17   MUX CHAN 17 - 1ST SAMPLE
DTBLK+20   MUX CHAN 0 - 2ND SAMPLE
DTBLK+21   MUX CHAN 1 - 2ND SAMPLE
.
.
DTBLK+37   MUX CHAN 17 - 2ND SAMPLE
.
.
DTBLK+160  MUX CHAN 0 - 8TH SAMPLE
DTBLK+161  MUX CHAN 1 - 8TH SAMPLE
.
.
DTBLK+176  MUX CHAN 16 - 8TH SAMPLE
DTBLK+177  MUX CHAN 17 - 8TH SAMPLE
.
.
CAVG
NONE
Determine the actual MUX CHANNEL
AVERAGES FROM THE DATA TAKEN BY
THE CHANNELS SCANNER (CSCAN) FOR
MUX CHANNELS 0 - 16.
THE DATA VALUES ARE TAKEN FROM THE
DATA STORED IN "DTBLK" (SEE ABOVE)
AND THE CHANNEL RECEIVE AVERAGES
ARE STORED IN DATA TABLE "ADACT".
CONVT
NONE
CONVERT THE D/A SEND DATA TO A/D
EXPECTED RECEIVE DATA FOR LOOP
CHANNELS (0 - 3). AN EXPECTED
CENTER, MAXIMUM AND MINIMUM
VALUE IS CALCULATED FOR EACH.
THE MUX CHANNEL ACTUAL RECEIVE
DATA AVERAGES (SAMPLED BY "SCANR"
AND AVERAGED BY "CAVG") MUST FALL
WITHIN THESE CALCULATED EXPECTED
RANGES, OTHERWISE DATA TRANSFER
ERRORS ARE REPORTED. THE ALLOWED
DATA ERROR RANGE IS CENTER +/- 8 BITS.

```

```

CALL:
ARGUMENTS:
FUNCTION:
NOTES:
CALL:
ARGUMENTS:
FUNCTION:

```

```

D/A CHANNELS ARE CONNECTED TO THE
A/D VIA MUX CHANNELS AS FOLLOWS:
D/A CHANNEL  MUX CHANNELS
-----
0
1 0.7,12,15
2 1.4,13,16
3 2.5,10,17
4 3.6,11,14
SEE THEORY OF OPERATION SECTION FOR
MORE INFORMATION REGARDING LOOP
CONFIGURATION AND TESTING.
THE EXPECTED CHANNEL AVERAGES ARE
STORED IN DATA TABLE "ADEXP".

CALL:
ARGUMENTS:

FUNCTION:

NOTES:

```

```

BTST
NONE
PERFORM THE BASIC LOOP DATA TEST.
THE BASIC TESTS CONSIST OF SEVEN
SEPARATE DATA SUB-TESTS AS FOLLOWS:
TEST 0 - ZERO VALUE TEST
- SEND ZERO DATA TO
  D/A CHANNELS 0 - 3
TEST 1 - MAX VALUE TEST
- SEND MAX VALUES TO D/A
  CHANNELS 0 - 3 (POS)
TEST 2 - MIN VALUE TEST
- SEND MIN VALUES TO D/A
  CHANNELS 0 - 3
  (0 IF UNIPOLAR TEST)
  (NEG IF BIPOLAR TEST)
TEST 3 - LADDER VALUE TEST #1
- CHAN 0 = MAX (POS)
  CHAN 1 = MAX/2
  CHAN 2 = MAX/4
  CHAN 3 = MAX/8
TEST 4 - LADDER VALUE TEST #2
- CHAN 0 = MAX/8
  CHAN 1 = MAX/4
  CHAN 2 = MAX/2
  CHAN 3 = MAX (POS)
TEST 5 - POSITIVE BIT SET TEST
- SHIFT A "1" FROM THE LSB TO
  THE MSB (OR UNTIL DATA
  BECOMES > MAX VALUE) OF THE
  D/A SEND DATA WORD
TEST 6 - NEGATIVE BIT SET TEST
- SHIFT A "0" FROM THE LSB TO
  THE MSB (BIT 1) (OR UNTIL
  DATA BECOMES < MIN VALUE)
  OF THE D/A SEND DATA WORD.
  (DONE ONLY IF BIPOLAR TEST)

EACH SUBTEST IS A COMPLETE TEST.
WHEN A DATA TRANSFER ERROR OCCURS
IN ONE OF THESE SUBTESTS, THE
ADDRESS OF THE "CHECK" ROUTINE IN
WHICH THE ERROR WAS DETECTED IS
REPORTED, ALONG WITH THE ADDRESS
OF THE CALL ("BTST") TO THE BASIC
TESTS. SEE THEORY OF OPERATION SECTION
FOR MORE INFORMATION.

```

```

CALL:
ARGUMENTS:
FUNCTION:
NOTES:

```

```

D/A CHANNELS ARE CONNECTED TO THE
A/D VIA MUX CHANNELS AS FOLLOWS:
D/A CHANNEL  MUX CHANNELS
-----
0
1 0.7,12,15
2 1.4,13,16
3 2.5,10,17
4 3.6,11,14
SEE THEORY OF OPERATION SECTION FOR
MORE INFORMATION REGARDING LOOP
CONFIGURATION AND TESTING.
THE EXPECTED CHANNEL AVERAGES ARE
STORED IN DATA TABLE "ADEXP".

CALL:
ARGUMENTS:

FUNCTION:

NOTES:

```

```

BTST
NONE
PERFORM THE BASIC LOOP DATA TEST.
THE BASIC TESTS CONSIST OF SEVEN
SEPARATE DATA SUB-TESTS AS FOLLOWS:
TEST 0 - ZERO VALUE TEST
- SEND ZERO DATA TO
  D/A CHANNELS 0 - 3
TEST 1 - MAX VALUE TEST
- SEND MAX VALUES TO D/A
  CHANNELS 0 - 3 (POS)
TEST 2 - MIN VALUE TEST
- SEND MIN VALUES TO D/A
  CHANNELS 0 - 3
  (0 IF UNIPOLAR TEST)
  (NEG IF BIPOLAR TEST)
TEST 3 - LADDER VALUE TEST #1
- CHAN 0 = MAX (POS)
  CHAN 1 = MAX/2
  CHAN 2 = MAX/4
  CHAN 3 = MAX/8
TEST 4 - LADDER VALUE TEST #2
- CHAN 0 = MAX/8
  CHAN 1 = MAX/4
  CHAN 2 = MAX/2
  CHAN 3 = MAX (POS)
TEST 5 - POSITIVE BIT SET TEST
- SHIFT A "1" FROM THE LSB TO
  THE MSB (OR UNTIL DATA
  BECOMES > MAX VALUE) OF THE
  D/A SEND DATA WORD
TEST 6 - NEGATIVE BIT SET TEST
- SHIFT A "0" FROM THE LSB TO
  THE MSB (BIT 1) (OR UNTIL
  DATA BECOMES < MIN VALUE)
  OF THE D/A SEND DATA WORD.
  (DONE ONLY IF BIPOLAR TEST)

EACH SUBTEST IS A COMPLETE TEST.
WHEN A DATA TRANSFER ERROR OCCURS
IN ONE OF THESE SUBTESTS, THE
ADDRESS OF THE "CHECK" ROUTINE IN
WHICH THE ERROR WAS DETECTED IS
REPORTED, ALONG WITH THE ADDRESS
OF THE CALL ("BTST") TO THE BASIC
TESTS. SEE THEORY OF OPERATION SECTION
FOR MORE INFORMATION.

```

```

CALL:
ARGUMENTS:
FUNCTION:
NOTES:

```

```

D/A CHANNELS ARE CONNECTED TO THE
A/D VIA MUX CHANNELS AS FOLLOWS:
D/A CHANNEL  MUX CHANNELS
-----
0
1 0.7,12,15
2 1.4,13,16
3 2.5,10,17
4 3.6,11,14
SEE THEORY OF OPERATION SECTION FOR
MORE INFORMATION REGARDING LOOP
CONFIGURATION AND TESTING.
THE EXPECTED CHANNEL AVERAGES ARE
STORED IN DATA TABLE "ADEXP".

CALL:
ARGUMENTS:

FUNCTION:

NOTES:

```

```

10073 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
: 8. : OPERATING MODES/SWREG,DREG SETTINGS
: 8.0 : THERE ARE TWO DATA REGISTERS CONTROLLED BY THE KEYBOARD,
: : AND USED FOR PROGRAM DATA AND CONTROL PURPOSES.
: 8.1 : THE FIRST IS CALLED DREG AND IS INITIALIZED BY
: : OCTAL KEYBOARD INPUT TO A PROGRAM QUERY.
: : ONCE INITIALIZED, THE VALUE MAY BE CHANGED DURING
: : PROGRAM EXECUTION BY TYPING THE LETTER 'O', FOLLOWED
: : BY ANOTHER OCTAL INPUT. THE MEANING OF THE DREG
: : VALUE WILL VARY FROM PROGRAM TO PROGRAM.(SEE PROGRAM
: : DESCRIPTIONS) IN GENERAL THE REGISTER WILL BE USED
: : FOR PROGRAM DATA PURPOSES.
: 8.1A : THE DREG FORMATS ARE SHOWN BELOW FOR THE RESPECTIVE
: : TEST START ADDRESSES.
: : SA 501.502 DREG FORMAT///
: : BITS 0 - 9 = DATA - CURRENT A/D
: : RESOLUTION = 10 BITS
: : BIT 0 = MSB, BIT 9 = LSB
: : BITS 0 - 11 = DATA - VOLTAGE D/A
: : RESOLUTION = 12 BITS
: : UNIPOLAR - BIT 0 = MSB, BIT 11 = LSB,
: : BIPOLAR - BIT 0 = SIGN, BIT 1 = MSB, BIT 11 = LSB
: : BITS 14/15 = D/A CHANNEL # (0 - 3)
: : SA 503 DREG FORMAT///
: : BITS: 0 - 9 CURRENT/0 - 11 VOLTAGE VALUES
: : IF DREG BIT 13 =1, OUTPUT THE FOLLOWING
: : TO THE SELECTED D/A CHANNEL:
: : ALL 0'S (RESET VALUE) IF DREG BIT 12 = 0
: : ALL 1'S (FULL VALUE) IF DREG BIT 12 =1
: : FOR VOLTAGE D/A'S OPERATING IN THE BIPOLAR MODE:
: : BIT 0 = 0 PRODUCES POSITIVE FULL SCALE
: : BIT 0 = 1 PRODUCES NEGATIVE FULL SCALE
: : (NOTE: FOR ANY OTHER TYPE OF D/A, SETTING BIT 0
: : WILL DECREASE THE D/A OUTPUT VALUE BY AN AMOUNT
: : EQUAL TO THE MSB VALUE.
: : BITS: 14.15 = D/A OUTPUT CHANNEL #

```

```

10074 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
: SA 504 DREG FORMAT///
: DREG(TIMER VALUE) FORMAT IS:
: BITS: 0 - 9 = TIMER VALUE (BIT 0=MSB, BIT 9=LSB)
: BITS: 14/15 = D/A OUTPUT CHANNEL #
: SA 510 DREG FORMAT///
: BITS 6/7: GAIN (0,1,2,3) = GAIN X (1,2,4,8)
: BITS 8-11: MUX SELECT # (0-17)
: BITS 12-15: MUX CHANNEL # (0-17)
: SA 511 DREG FORMAT///
: BIT 0: A/D MODE: (0 = PIO, 1 = DCH)
: BITS 6/7: GAIN (0,1,2,3) = GAIN X (1,2,4,8)
: BITS 8-11: MUX SELECT # (0-17 OCTAL)
: BITS 14/15: A/D CONVERSION TRIGGER SELECT
: : 0 0 = SLOT START
: : 0 1 = DCHI
: : 1 0 = EXTERNAL CLOCK
: : 1 1 = INTERNAL CLOCK
: SA 512 DREG FORMAT///
: BIT 0: TEST MODE POLARITY
: = 0 TEST MODE PLUS
: = 1 TEST MODE MINUS
: BITS 8-11: MUX SELECT # (0-17 OCTAL)
: BITS 12-15: MUX CHANNEL # (0-17 OCTAL)

```

```

10075 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59

: PAGE 75
:
: THE 2ND REGISTER IS REFERRED TO AS SWREG, AND IS MAINLY
: USED FOR PROGRAM CONTROL. THE CONTROL OF THE REGISTER
: IS DESCRIBED BELOW.
:
: LOCATION "SWREG" IS USED TO SELECT THE PROGRAM OPTIONS
: (NOT SYSTEM CONFIGURATION). WHILE RUNNING UNDER DTOS,
: THIS LOCATION WILL BE LOADED BY THE MONITOR.
: HOWEVER UNDER STAND ALONE AND PROGRAM LOAD MODES THIS
: LOCATION WILL BE SET ACCORDING TO THE ANSWERS SUPPLIED
: BY THE OPERATOR. IN ANY CASE THE OPTIONS CAN BE CHANGED
: OR VERIFIED BY USING ONE OF THE COMMANDS GIVEN IN SEC.
: 8.23
:
: SWITCH OPTIONS
: DIFFERENT BITS AND THEIR INTERPRETATION AT LOCATION
: "SWREG" IS AS FOLLOWS:
:
: BIT OCTAL BINARY INTERPRETATION
: VALUE VALUE
:
: 2 20000 0 PRINT TO CONSOLE
: 1 1 20000 1 ABORT PRINT OUT TO CONSOLE
:
: 5 02000 0 DO NOT PRINT ON THE LINE PRINTER
: 1 02000 1 PRINT ON THE LINE PRINTER
:
: OTHER SWITCH MEANINGS WILL VARY FROM PROGRAM TO PROGRAM,
: AND THEIR MEANINGS WILL BE DESCRIBED FOR THE INDIVIDUAL
: PROGRAM STARTING ADDRESSES.
:
: 8.21A THE ADDITIONAL SWREG MEANINGS ARE SHOWN BELOW FOR
: THEIR RESPECTIVE TEST START ADDRESSES.
:
: SA'S 505,506
:
: SWREG 0 = 0: OUTPUT THE CONVERTED DATA TO THE TTY
: WITH THE OUTPUT FORMAT DETERMINED BY
: SWREG 1:
:
: SWREG 1 = 0: OUTPUT DATA AS AN OCTAL
: VALUE.
: SWREG 1 = 1: OUTPUT DATA AS A VOLTAGE
: ACCORDING TO THE A/D
: POLARITY/RANGE. THE
: VOLTAGE OUTPUT IS A
: +/- DECIMAL MILLIVOLT
: VALUE AND IS ACCURATE
: TO +/- 1 LSB.
:
: SWREG 0 = 1: DO NOT OUTPUT THE CONVERTED DATA TO THE
: TTY. ONLY TRIGGER CONVERSIONS AT MAXIMUM
: SPEED. THIS LOOPING IS USED AS AN
: EXTERNAL SYNCHRONIZATION SIGNAL FOR
: DIAGNOSIS OF THE A/D SECTION WITH
: AN OSCILLOSCOPE.
:
: 10076 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59

: PAGE 74
:
: SA 513 SWREG SETTINGS
:
: SWREG 0 = 0 PRINT A/D ERROR DATA IN OCTAL
: SWREG 0 = 1 PRINT A/D ERROR DATA IN DECIMAL MILLIVOLTS
:
: SWREG 4 = 0 REPORT ON MUX DATA ERROR
: SWREG 4 = 1 INHIBIT DATA ERROR REPORTS
:
: SA'S 515,516 SWREG SETTINGS
:
: SWREG 0 = 0 PRINT A/D ERROR DATA IN OCTAL
: SWREG 0 = 1 PRINT A/D ERROR DATA IN DECIMAL MILLIVOLTS
:
: SWREG 1 = 0 LOOP ON ERROR
: SWREG 1 = 1 DO NOT LOOP ON ERROR
:
: SWREG 4 = 0 REPORT ON MUX DATA ERROR
: SWREG 4 = 1 INHIBIT DATA ERROR REPORTS
:
: SWREG 8 = 0 NO EXTERNAL CLOCK IN SYSTEM
: SWREG 8 = 1 EXTERNAL CLOCK IN SYSTEM
:
: SWITCH COMMANDS
: 8.22 ONCE THE PROGRAM STARTS EXECUTING THE STATE OF ANY OF
: THE BITS CAN BE CHANGED BY HITTING KEYS 1-9, A-F. THE
: PROGRAM WILL CONTINUE RUNNING AFTER UPDATING THE OPTIONS.
: EACH KEY WILL COMPLEMENT THE STATE OF THE BIT AFFILIAT-
: ED WITH IT, THUS BIT 4 CAN BE ALTERED BY HITTING KEY 4.
: SETTING OF ANY BIT OF LOCATION "SWREG" WILL SET BIT 0.
: (DEFAULT MODE IS DEFINED AS ALL BITS OF SWREG SET TO 0)
:
: 8.23 OTHER COMMANDS (* = CONTROL KEY)
:
: "CR" A "RETURN" CAN BE TYPED TO CONTINUE THE PROGRAM
: AFTER ITS LOCKED IN A SWITCH MODIFICATION MODE
:
: "D THIS COMMAND GIVEN AT ANY TIME WILL RESET "SWREG"
: TO DEFAULT MODE AND RESTART THE PROGRAM.
:
: "R THIS COMMAND GIVEN AT ANY TIME WILL RESTART THE
: PROGRAM. SWITCHES ARE LEFT WITH THE VALUES THEY
: HAD BEFORE THE COMMAND WAS ISSUED.
:
: "U THIS COMMAND GIVEN AT ANY TIME WILL CAUSE THE
: PROGRAM CONTROL TO GO TO ODT (NOTE: THIS IS AN
: OPTIONAL COMMAND AND IS AVAILBLE ONLY IF
: ODTPK IS PRESENT)
:
: M THIS COMMAND GIVEN AT ANY TIME WILL PRINT THE
: CURRENT OPERATING MODES.
:
: 0 THIS COMMAND GIVEN AT ANY TIME WILL LOCK THE
: PROGRAM INTO SWITCH MODIFICATION MODE WHERE
: MORE THAN 1 BIT CAN BE CHANGED.

```

```

01 18.3 OTHER TTY FUNCTIONS
02
03
04 SA 502///
05
06 THERE ARE FIVE DIFFERENT TEST MODES POSSIBLE.
07 EACH TEST IS STARTED BY HITTING ITS RESPECTIVE
08 TEST NUMBER ON THE TTY KEYBOARD AS FOLLOWS:
09
10 ENTER ON TTY:
11 -----
12 A DREG DUMP ONLY
13 (DEFAULT TEST)
14
15 B DREG DUMP FOLLOWED
16 BY A "CLR" (CLEAR) PULSE
17
18 C DREG DUMP FOLLOWED
19 BY AN "IORST" **
20
21 D DREG DUMP FOLLOWED BY
22 OUTPUT OF A 16-BIT RANDOM
23 WORD TO A RANDOM SLOT #
24 (NOT THE D/A SLOT UNDER TEST)
25
26 E DREG DUMP FOLLOWED BY
27 OUTPUT OF RANDOM DATA TO A
28 RANDOM D/A CHANNEL (NOT
29 THE D/A CHANNEL UNDER TEST)
30
31 ANY OTHER TTY KEY HIT RESULTS IN NO TEST CHANGE.
32 THE DREG DATA IS ALWAYS TO THE D/A
33 CHANNEL SELECTED BY DREG BITS 14 & 15.
34 SEE SECTION 8.1 FOR DATA/CHANNEL DREG DATA FORMATS.
35
36 SA'S 507,514///
37
38 T - PRINT HISTOGRAM DATA
39 S - PRINT HISTOGRAM DATA AND START NEW HISTOGRAM
40
41 SA 511///
42
43 ANY KEY EXCEPT O (OPENS DREG) STOPS MUX SCAN
44 ,FOLLOWING KEY RESUMES SCAN.
45
46 SA 512///
47
48 ANY KEY EXCEPT O (OPENS DREG) ALLOWS PROGRAM TO PROCEED FROM
49 PHASE 1 TESTING TO PHASE 2 TESTING.
50
51 SA'S 513,515,516///
52
53 S - PRINT TEST SETUP INFORMATION
54 T - PRINT ERROR/TRANSFER SUMMARY
55
56
57
58
59

```

```

01 OPERATING PROCEDURE/OPERATOR INPUT:
02 -----
03
04 STARTING ADDRESSES
05
06 500 CHASSIS CONFIGURATION
07 D/A CALIBRATION (SWITCH DUMP)
08 501 D/A BASIC FUNCTION TEST
09 502 D/A VARIABLE PULSE HEIGHT
10 503 D/A VARIABLE PULSE WIDTH
11 504 D/A CALIBRATION (STAND ALONE)
12 505 A/D CALIBRATION (W/MUX)
13 506 A/D HISTOGRAM
14 507 MUX CALIBRATION
15 510 MUX CHANNEL SCANNER
16 511 PROGRAMMABLE MUX TRANSDUCER TEST
17 512 MULTIPLEXOR ANALOG INPUT TEST
18 513 A/D HISTOGRAM WITH DCH EXERCISER*
19 514 D/A TO A/D LOOP AROUND TEST
20 515 D/A TO A/D LOOP AROUND TEST
21 516 LOOP AROUND TEST WITH DCH EXERCISER*
22
23 *ICATS IS AUTOMATICALLY SET TO (MEM TOP) - 1375
24 (LOCATION 2)
25
26 OPERATING PROCEDURES:
27 -----
28
29 19.0
30
31 1. LOAD PROGRAM VIA BINARY LOADER OR DTOS TAPE
32 (INITIAL STARTING ADDRESS = 200 (500) IF DTOS)
33 WILL SIZE CHASSIS CONFIGURATION AND EXIT TO ODT.
34 (SEE 11.2 FOR ODT EXPLANATION)
35
36 2. MAKE NECESSARY HARDWARE CONNECTIONS
37 PERTAINING TO THE INPUT/OUTPUT TYPES AND OK
38 SYSTEM CONFIGURATION.
39
40 3. ENTER THE OCTAL STARTING ADDRESS FOLLOWED
41 BY THE LETTER R TO START THE PROGRAM AT ONE
42 OF THE VARIOUS STARTING ADDRESSES.
43
44 4. ANSWER QUESTIONS PERTAINING TO CHASSIS
45 INITIALIZATION (SECTION 9.1) AND/OR TEST
46 INITIALIZATION (SEE SPECIFIC TEST DESCRIPTIONS
IN SECTION 7).

```



```

01 ;
02 ;
03 ;
04 ;
05 ;
06 ;
07 ;
08 ;
09 ;
10 ;
11 ;
12 ;
13 ;
14 ;
15 ;
16 ;
17 ;
18 ;
19 ;
20 ;
21 ;
22 ;
23 ;
24 ;
25 ;
26 ;
27 ;
28 ;
29 ;
30 ;
31 ;
32 ;
33 ;
34 ;
35 ;
36 ;
37 ;
38 ;
39 ;
40 ;
41 ;
42 ;
43 ;
44 ;
45 ;
46 ;
47 ;
48 ;
49 ;
50 ;
51 ;
52 ;
53 ;
54 ;
55 ;
56 ;
57 ;
58 ;
59 ;

```

PROGRAM/CHASSIS INITIALIZATION

IN THE ABSENSE OF A REAL-TIME CLOCK, THE FOLLOWING IS ASKED TO ESTABLISH THE TIME BASE -

"TTO BAUD RATE?" (3-DIGIT DECIMAL #)

ON STARTING OF A ROUTINE (EXCEPT SA = 500), THE TEST TITLE WILL BE PRINTED (I.E. *** A/D CALIBRATION ***), FOLLOWED BY:

"TOP OF MEMORY = (X)"
(X = HIGHEST LOGICAL STORAGE ADDRESS IN OCTAL)

ALL TEST SET-UPS ARE PROCEEDED BY THE CHASSIS INITIALIZATION SEQUENCE, UNLESS SPECIFICALLY SKIPPED BY ANSWERING "NO" TO THE FOLLOWING QUESTION-

"INITIALIZE? - "

THIS IS THE FIRST QUESTION ASKED WHEN STARTING ANY TEST. IF NO IS THE RESPONSE, THE FOLLOWING QUESTIONS ARE OMITTED (RETAINING THE PREVIOUS CONFIGURATION) AND THE PROGRAM PROCEEDS TO THE INDIVIDUAL TEST SET-UP. OTHERWISE THE FOLLOWING WILL BE ASKED-

"CHASSIS DEVICE CODE - "
(VALID RANGE = 40 - 76: PRIMARY = 40)

"CHASSIS MASK BIT - " (0 - 17)

THIS IS THE DEVICE MASK BIT FOR THE 'CPU MASKO' INSTRUCTION AND IS JUMPER SELECTED ON THE CONTROL CARD.

"DCU? - " (YES OR NO)

YES INDICATES THAT THE DG/DAC CHASSIS IS BEING CONTROLLED BY A DCU-50 (DATA CONTROL UNIT) AND THE FOLLOWING IS ASKED-

"DCU DEVICE CODE - "
(VALID RANGE = 20 - 76: PRIMARY = 34)

QUESTIONS ARE RE-TYPED IF INCORRECT RESPONSES ARE MADE. THE PROGRAM PROCEEDS TO THE INDIVIDUAL TEST SET-UPS AFTER INITIALIZATION.

NOTE THAT THE INITIALIZATION SEQUENCE MUST BE DONE WHEN STARTING THIS DIAGNOSTIC FOR THE FIRST TIME (I.E. ON INITIAL PROGRAM LOADING). WHEN DOING MULTIPLE TESTS, THE INITIALIZATION CAN GENERALLY BE SKIPPED AFTER THE FIRST TEST SET-UP.

"DCU HALTED" WILL BE TYPED IF THE DCU IS EITHER NOT IN THE SYSTEM OR THE INCORRECT DEVICE CODE WAS INPUT.

```

01 ;
02 ;
03 ;
04 ;
05 ;
06 ;
07 ;
08 ;
09 ;
10 ;
11 ;
12 ;
13 ;
14 ;
15 ;
16 ;
17 ;
18 ;
19 ;
20 ;
21 ;
22 ;
23 ;
24 ;
25 ;
26 ;
27 ;
28 ;
29 ;
30 ;
31 ;
32 ;
33 ;
34 ;
35 ;
36 ;
37 ;
38 ;
39 ;
40 ;
41 ;
42 ;
43 ;
44 ;
45 ;
46 ;
47 ;
48 ;
49 ;
50 ;
51 ;

```

BASIC A/D TEST INITIALIZATION SEQUENCE

THESE ARE CERTAIN TEST PARAMETERS THAT ARE NEEDED TO ADEQUATELY DESCRIBE THE OPERATING CONDITIONS OF AN A/D SUBSYSTEM. THE FOLLOWING ARE FIVE BASIC SET-UP INFORMATION REQUESTS THAT ARE USED BY THE VARIOUS A/D AND MUX CALIBRATION/TEST ROUTINES. SOME TESTS DO NOT REQUIRE THE ENTIRE SET-UP SEQUENCE. THE SPECIFIC TEST DESCRIPTIONS WILL REFER TO THE QUESTIONS ASKED FROM THE A/D BASIC INITIALIZATION SEQUENCE BY THEIR CORRESPONDING NUMBER.

1) "A/D SLOT # - " (0-17 OCTAL)

2) "A/D INPUT TYPE (POLARITY,RANGE) - "
RESPOND USING THE FOLLOWING CODES:
POLARITY - U FOR UNIPOLAR (DEFAULT)
- B FOR BIPOLAR
RANGE - L FOR 0-5 UNIPOLAR, +/- 5 BIPOLAR (DEFAULT)
- H FOR 0-10 UNIPOLAR, +/- 10 BIPOLAR

3) "A/D OPERATION (MODE,TRIGGERING) - "
RESPOND USING THE FOLLOWING CODES:
MODE - P FOR PROGRAMMED I/O (PIO) MODE (DEFAULT)
- D FOR DATA CHANNEL (DCH) MODE
TRIGGERING - 0 FOR SLOT START (DEFAULT)
- 1 FOR DCHI
- 2 FOR EXTERNAL CLOCK
- 3 FOR INTERNAL CLOCK
(PIO MODE & DCHI TRIGGERING IS INVALID OPERATION).

4) "MUX SLOT # - " (0-17 OCTAL)
(MUX SLOT # MUST BE > A/D SLOT #)
IF THE RESPONSE IS NON-NUMERIC, NO MUX IS ASSUMED AND QUESTION #5 IS NOT ASKED.

5) "(SELECT #,CHANNEL #,GAIN) OF MUX - "
SELECT #/CHANNEL # BOTH 0-17 OCTAL:
GAIN = 0,1,2,3 CORRESPONDS TO GAIN X 1,2,4,8
(GAIN USED ONLY BY PROGRAMMABLE MUX'S)

NOTE: FOR QUESTIONS REQUIRING MULTIPLE INPUTS (QUESTIONS 2,3,5), RESPONSES MUST BE SEPERATED BY A COMMA OR SPACE.

IF THE RESPONSE TO ANY OF THE ABOVE QUESTIONS IS A CARRIAGE RETURN (CR), THEN THE QUESTION IS SKIPPED AND THE PARAMETERS ASSOCIATED WITH THE QUESTION ARE UNCHANGED.

ALL INPUTS TO THE PROGRAM (SUCH AS SLOT #'S, DEVICE CODES) ARE EXPECTED TO BE IN OCTAL UNLESS OTHERWISE NOTED.

THE FOLLOWING FORMAT IS ALWAYS USED IN THIS PROGRAM FOR OCTAL VALUES THAT ARE USED AS DATA, EITHER INPUT OR OUTPUT, TO ANY ANALOG DEVICE (A/D OR D/A CONVERTER):

DATA VALUES = XXXXX - ONE FULL OCTAL WORD (16 BITS) DATA LEFT JUSTIFIED TO BIT 0 WITH ALL UNUSED BITS = 0.

ANALOG AND DIGITAL CONVERTER VALUE/DATA CORRESPONDANCE LEFT JUSTIFIED OCTAL DATA:

-----OCTAL DATA EQUIVALENTS-----		12-BIT A/D & D/A		10-BIT D/A	
ANALOG VALUE	UNIPOLAR	BIPOLAR	UNIPOLAR	BIPOLAR	BIPOLAR
+ FS - 1 LSB	177760	077760	177700	077700	
+ 1/2 FS	100000	040000	100000	040000	
+ 1 LSB	000020	000020	000100	000100	
0 (TRUE ZERO)	000000	000000	000000	000000	
- 1 LSB	-----	177760	-----	177700	
- 1/2 FS	-----	140000	-----	140000	
- FS + 1 LSB	-----	100020	-----	100100	
- FS	-----	100000	-----	100000	

WHERE: FS = A/D OR D/A FULL SCALE VOLTAGE/CURRENT
LSB = LEAST SIGNIFICANT BIT

THE FOLLOWING IS A TABLE OF DATA WORD FORMATS FOR THE VARIOUS TYPES OF DG/DAC ANALOG DEVICES:

DEVICE	TYPE	# BITS	SIGN BIT	MSB	LSB	RES
A/D	UNIPOLAR	12	NONE	0	11	12
A/D	BIPOLAR	12	0	1	11	11
D/A	UNIPOLAR	12	NONE	0	11	12
D/A	BIPOLAR	12	0	1	11	11
D/A	CURRENT	10	NONE	0	9	10

MSB/LSB = MOST/LEAST SIGNIFICANT BITS.
RES = RESOLUTION = THE # OF ACTUAL DATA BITS PER DATA WORD (NOT INCLUDING THE SIGN BIT). 2**RES IS THE TOTAL # OF INCREMENTS THAT THE FULL SCALE VALUE CAN BE BROKEN DOWN INTO. FOR EXAMPLE, A 12-BIT A/D (OR D/A) HAS 2**12. = 4096. POSSIBLE DATA VALUES.

THE FOLLOWING IS A TABLE OF ACTUAL RESOLUTION VALUES FOR THE VARIOUS MODES OF OPERATION FOR THE DG/DAC ANALOG DEVICES:

DEVICE	MODE	FULL SCALE	RESOLUTION
A/D-D/A	UNIPOLAR	5 V	1.22 MV/BIT
A/D-D/A	BIPOLAR	10 V	2.44 MV/BIT
A/D-D/A	BIPOLAR	5 V	2.44 MV/BIT
A/D-D/A	BIPOLAR	10 V	4.88 MV/BIT
D/A	CURRENT	16 MA	15.625 UA/BIT
D/A	CURRENT	20 MA	15.625 UA/BIT

PROGRAM OUTPUTS/ERROR DESCRIPTIONS:

FOLLOWING IS A TABLE CONTAINING THE ROUTINE STARTING ADDRESSES AND A LIST OF ERROR CODES, AN (X) INDICATES THAT THE ERROR TYPE IS REPORTED FOR THE RESPECTIVE ROUTINE. SEE FOLLOWING PAGE FOR FORMATS AND DESCRIPTIONS FOR THE ERROR CODES AND ANY ADDITIONAL ERROR INFORMATION:

PROGRAM	(A)	(B)	(C)	(D)	(E)	(F)	NOTES
500							NO ERRORS
501							NO ERRORS
502	X						(1)
503							NO ERRORS
504							NO ERRORS
505	X	X	X	X	X	X	
506	X	X	X	X	X	X	
507	X	X	X	X	X	X	(2)
510							NO ERRORS
511	X	X	X	X	X	X	
512	X						
513	X	X	X	X	X	X	(3)
514	X	X	X	X	X	X	(2)
515	X	X	X	X	X	X	(4)
516	X	X	X	X	X	X	(4)

ERROR FORMATS:

- (A) "SET-UP ERROR: SLOT # - (X) ID = (Y)"
- (B) "CONVERSION TIME OUT DIA = (A/D STATUS) (MODE/TRIGGER SELECT) CONVERSIONS: EXPECTED = (X) RECEIVED = (Y)"
- (C) "DCH CONVERSION ERROR DIC = (DCH ADDRESS REGISTER) CONVERSIONS: EXPECTED = (X) RECEIVED = (Y)"
- (D) "DCH DATA ERROR AT (ADDR)"
- (E) "INVALID A/D OPERATION"
- (F) "MUX SELECT ERROR: SLOT # - (X)"

ERROR DESCRIPTIONS:

- (A) MOST ROUTINES CHECK IF THE BOARDS SPECIFIED BY THE OPERATOR AS BEING PART OF A TEST CONFIGURATION ARE IN THE CORRECT SLOTS. IN THE CASE OF A MULTIPLEXOR, A CHECK IS ALSO MADE TO INSURE THAT THE MUX SELECTS PROPERLY. A SET-UP ERROR IS REPORTED IF A BOARD IS NOT IN A SPECIFIED SLOT (WHERE (X) IS THE SLOT # AND (Y) IS THE ID RECEIVED FROM THE SLOT). IF A MUX DOES NOT SELECT PROPERLY, A MUX SELECT ERROR WILL BE REPORTED ALONG WITH THE SLOT # (SEE ERROR F). AFTER REPORTING THE ERROR, THE SEQUENCE WILL REPEAT. IF THE ERROR PERSISTS IT IS POSSIBLE TO SET UP A SCOPE LOOP FOR DIAGNOSIS OF THE ERROR WITH AN OSCILLOSCOPE BY SETTING CONSOLE SWITCH "2" TO INHIBIT ERROR MESSAGE PRINTOUT. A/D SET-UP ERROR IS PART OF ROUTINE "SETCK".
- (B) A CONVERSION TIME OUT IS REPORTED IN THE EVENT THAT AN INTERRUPT IS NOT REQUESTED WITHIN A SPECIFIED AMOUNT OF TIME AFTER THE STARTING OF A CONVERSION OR DCH CONVERSION CYCLE. THIS INTERRUPT RESULTS FROM "END OF CONVERSION" (EOC) IN PIO MODE OR "LAST CHANNEL" (AS A RESULT OF THE LAST CONVERSION OF A DCH CYCLE) IN DCH MODE. THE A/D MODE (PIO OR DCH) AND THE TRIGGER SELECT (STRT, INT CLK, EXT CLK, DCHI) ARE PRINTED AS WELL AS THE A/D STATUS/SLOT # (DIA). SEE SECTION 11.1 FOR A/D STATUS WORD INFORMATION. THE # OF CONVERSIONS EXPECTED AND RECEIVED ARE ALSO REPORTED AS FOLLOWS:
PIO MODE: (I) EXPECTED, (O) RECEIVED
DCH MODE: (I - 256.) EXPECTED (DEPENDING ON TEST), (Y) RECEIVED. (Y) IS CALCULATED BY SUBTRACTING THE DCH STARTING ADDRESS TO DETERMINE THE ACTUAL # OF CONVERSIONS PERFORMED.

```

0085 .MAIN ; PAGE 83
01 THE CYCLE THAT THE ROUTINE WAS PERFORMING
02 IS REPEATED IN THE CASE OF A TIME OUT. A
03 SCOPE LOOP FOR DIAGNOSIS OF THE ERROR
04 IS ACCOMPLISHED BY SETTING CONSOLE SWITCH
05 "2" TO INHIBIT ERROR MESSAGE PRINTOUT.
06
07 IF A TIME OUT OCCURS, FIRST CHECK IF THE
08 TEST CONFIGURATION IS AS SPECIFIED,
09 AND THE CHASSIS POWER SUPPLY IS "ON".
10
11 SEE INDIVIDUAL TEST DESCRIPTIONS FOR
12 ALLOWED CONVERSION TIME(S).
13
14
15 (C) AN A/D CONVERTER DCH ADDRESS CHECK IS
16 PERFORMED ON ALL ROUTINES WHEN OPERATING
17 IN DCH MODE TO INSURE THAT THE # OF
18 CONVERSIONS ACTUALLY RECEIVED IS
19 EQUAL TO THE # THAT ARE EXPECTED.
20 IF THEY ARE NOT EQUAL, A DCH CONVERSION
21 ERROR IS REPORTED ALONG WITH THE #
22 EXPECTED AND RECEIVED. THE DCH CYCLE IS
23 THEN ATTEMPTED AGAIN. IF THE ERROR
24 PERSISTS, SCOPE LOOPING IS ACCOMPLISHED
25 BY SETTING CONSOLE SWITCH "2" TO
26 INHIBIT ERROR MESSAGE PRINTOUT.
27 THE DCH ADDRESS REGISTER CONTENTS (DIC)
28 ARE ALSO REPORTED (OCTAL).
29
30
31 (D) IN ADDITION TO AN ADDRESS CHECK (SEE ABOVE)
32 AFTER A DCH CYCLE, THE DCH DATA BLOCK IS
33 ALSO CHECKED TO MAKE SURE THAT ALL ADDRESSES
34 WERE ACTUALLY WRITTEN INTO WITH A/D DATA.
35 BEFORE A DCH CYCLE, THE DCH DATA BLOCK IS
36 INITIALIZED WITH -1'S (17777). IF AFTER THE
37 DCH CYCLE ANY LOCATION WITHIN THE DEFINED
38 DCH BLOCK (SPECIFIED BY THE DCH STARTING
39 ADDRESS AND WORD COUNT) IS STILL = -1 THEN
40 A DCH DATA ERROR IS REPORTED. (ADDR) IS THE
41 DATA WORD ERROR LOCATION.
42
43 (E) INVALID A/D OPERATION IS REPORTED BY
44 SOME ROUTINES WHEN ATTEMPTING TO
45 OPERATE AN A/D IN PIO MODE WITH
46 DCHI TRIGGERING OF CONVERSIONS.
47
48 (F) A MUX SELECT ERROR IS REPORTED IF THE MUX
49 SELECT # FOR THE OPERATOR SPECIFIED MUX SLOT
50 CAN NOT BE DETERMINED (DURING "GTMSN" ROUTINE),
51 OR IF THE MUX WILL NOT SELECT FOR THE MUX SLOT #
52 AND MUX SELECT # INPUT BY THE OPERATOR (DURING
53 "SETCK" ROUTINE). IN EITHER CASE, A SCOPE LOOP
54 CAN BE ESTABLISHED BY INHIBITTING THE IY/LPT
55 ERROR MESSAGE PRINTOUT. NOTE THAT SOME TESTS USE
56 BOTH "GTMSN" AND "SETCK" ROUTINES. IN THIS CASE
57 THE MUX SELECT ERROR WILL BE DETECTED IN THE
58 FIRST ROUTINE CALLED ("GTMSN").

```

```

10086 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

```

NOTES:

- (1) A SET-UP ERROR IS REPORTED IN THE EVENT THAT THE D/A DEVICE CODE LOGIC IS NOT FUNCTIONING CORRECTLY. THE PROGRAM WILL THEN LOOP ON THE ERROR FOR DIAGNOSIS.
- (2) IF A CONVERSION TIME OUT OR DCH CONVERSION ERROR IS FOUND, ANY DATA TAKEN AND STORED FROM THAT DCH CYCLE WILL NOT BE SORTED INTO THE HISTOGRAM AND ANOTHER DCH CYCLE WILL BE ATTEMPTED.
- (3) SINCE THIS IS A MUX ANALOG INPUT TEST, THIS ROUTINE DETECTS AND REPORTS SPECIAL PURPOSE MULTIPLEXOR ERRORS. FOR THESE ADDITIONAL ERROR TYPES AND OUTPUT FORMATS, REFER TO SECTION 7.10.
- (4) THE D/A TO A/D LOOP AROUND TEST HAS SEVERAL TYPES OF ERRORS THAT IT CAN DETECT AND REPORT BESIDES THE ONES LISTED IN THE TABLE. SEE THE SPECIFIC TEST DESCRIPTION FOR OTHER ERROR TYPES AND FORMATS (SECTION 7.11).

```

01 DEBUS HELP:
02 -----
03
04
05 RECOMMENDED ANALOG DEVICES TEST PROCEDURES
06
07
08 THE FOLLOWING IS AN OUTLINE FOR TESTING OF
09 THE VARIOUS DG/DAC ANALOG DEVICES:
10
11 A/D CONVERTER AND ANALOG MULTIPLEXORS
12 -----
13 FOR EACH A/D - MUX SET-UP:
14
15 1) RUN THE DG/DAC ANALOG SYSTEM DIAGNOSTIC
16 FOR LOGIC LEVEL AND BASIC FUNCTION TESTING
17
18 2) CALIBRATE A/D
19
20 2A) (OPTIONAL) RUN LONG VERSION HISTOGRAM FOR
21 A/D STABILITY TESTING
22
23 3) CALIBRATE MUX(S) (IF ANY)
24
25 4) (OPTIONAL) RUN MUX ANALOG INPUT TEST
26 (SPECIAL 1125 ANALOG TEST ADAPTER REQUIRED)
27
28 D/A CONVERTER
29 -----
30 FOR EACH D/A:
31
32 1) CALIBRATE CHANNELS 0 - 3
33
34 2) TEST BASIC FUNCTIONS
35
36 3) (OPTIONAL) RUN EITHER THE D/A
37 VARIABLE PULSE HEIGHT OR VARIABLE
38 PULSE WIDTH FOR DYNAMIC CHECK OF
39 D/A CHANNELS
40
41 ALL CALIBRATIONS ARE ASSUMED TO BE DONE
42 WITHIN SPECIFIED TOLERANCE LEVELS.
43
44 D/A - A/D (MUX) ANALOG LOOP
45 -----
46
47 USE D/A TO A/D ANALOG LOOP AROUND TEST AS A
48 SINGLE LOOP GO/NO GO ANALOG SYSTEM FUNCTION
49 TEST (REQUIRES 1125 TEST ADAPTERS).
50

```

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53

```

```

:11.1) DG/DAC INSTRUCTION SET
:
: CHASSIS CONTROLLER INSTRUCTIONS
:
: DUA SPECIFY ADDRESS AND CONTEXT
:
: BIT 0 = 1 SET PENDING CLEAR
: BIT 8 = 1 PUT CONTROLLER IN ID MODE (DIB)
: BITS 11 - 15 CONTROL MODE AND ADDRESS
: - IF = 0 - 17, SELECT A SPECIFIC SLOT
: - IF > 17, SELECT THE CHASSIS CONTROLLER
:
: DIA HEAD CONTROLLER STATUS
:
: BIT 0 = BUSY
: BIT 1 = CHASSIS INTERRUPT
: BIT 2 = CLEAR PENDING
: BIT 3 = Y TIME OUT
: BIT 4 = OVER TEMP
: BIT 5 = ACTIVE
: BIT 6 = Y ACTIVE
: BIT 7 = Y BUSY
: BIT 8 = POWER FAIL
: BIT 9 = POWER UP
: BIT 10 = TIME OUT
: BITS 11 - 15 = ADDRESS
:
: ABOVE ARE ACTIVE WHEN CORRESPONDING BITS = 1.
: CHASSIS CONTROLLER MUST BE SELECTED.
:
: DIAP IDENTIFY SUBSYSTEM INTERRUPT
:
: BITS 0 - 15 PREVIOUSLY SELECTED DEVICE STATUS
:
: DOC SPECIFY CONTROLLER SUBMASK
:
: BIT 3 = MODULE SLOT INTERRUPTS
: BIT 4 = OVER TEMP (CHASSIS) INTERRUPT
: BIT 5 = ACTIVE DONE (CHASSIS) INTERRUPT
: BIT 6 = Y ACTIVE DONE (CHASSIS) INTERRUPT
: BIT 7 = Y BUSY (CHASSIS) INTERRUPT
: BIT 10 = Y TIME OUT (CHASSIS) INTERRUPT
:
: ABOVE INTERRUPTS DISABLED WHEN CORRESPONDING
: BIT = 1. CONTROLLER MUST BE SELECTED.
:
: DOB SPECIFY MODULE SUBMASK
:
: BITS 0 - 15 CORRESPOND TO CHASSIS SLOTS 1 - 16.
: SLOT INTERRUPT DISABLED WHEN CORRESPONDING
: BIT IS SET. CONTROLLER MUST BE SELECTED.

```

10089 .MAIN ; PAGE 87

01 A/D CONVERTER INSTRUCTIONS ;

02 IDENTIFY MODULE ;

03 - ID MODE MUST BE SET BY DOA INSTRUCTION ;

04 ;

05 ;

06 ;

07 ;

08 ;

09 ;

10 ;

11 ;

12 ;

13 ;

14 ;

15 ;

16 ;

17 ;

18 ;

19 ;

20 ;

21 ;

22 ;

23 ;

24 ;

25 ;

26 ;

27 ;

28 ;

29 ;

30 ;

31 ;

32 ;

33 ;

34 ;

35 ;

36 ;

37 ;

38 ;

39 ;

40 ;

41 ;

42 ;

43 ;

44 ;

45 ;

46 ;

47 ;

48 ;

49 ;

10090 .MAIN ; PAGE 88

01 SPECIFY MUX ADDRESS ;

02 - MUX BUS IS ENABLED (SEE DOB) ;

03 ;

04 ;

05 ;

06 ;

07 ;

08 ;

09 ;

10 ;

11 ;

12 ;

13 ;

14 ;

15 ;

16 ;

17 ;

18 ;

19 ;

20 ;

21 ;

22 ;

23 ;

24 ;

25 ;

26 ;

27 ;

28 ;

29 ;

30 ;

31 ;

32 ;

33 ;

34 ;

35 ;

36 ;

37 ;

38 ;

39 ;

40 ;

41 ;

42 ;

43 ;

44 ;

45 ;

46 ;

47 ;

48 ;

49 ;

01 IDENTIFY MODULE ;

02 - ID MODE MUST BE SET BY DOA INSTRUCTION ;

03 ;

04 ;

05 ;

06 ;

07 ;

08 ;

09 ;

10 ;

11 ;

12 ;

13 ;

14 ;

15 ;

16 ;

17 ;

18 ;

19 ;

20 ;

21 ;

22 ;

23 ;

24 ;

25 ;

26 ;

27 ;

28 ;

29 ;

30 ;

31 ;

32 ;

33 ;

34 ;

35 ;

36 ;

37 ;

38 ;

39 ;

40 ;

41 ;

42 ;

43 ;

44 ;

45 ;

46 ;

47 ;

48 ;

49 ;

```

1:0091 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

070TD 11.2
OCTAL DEBUG TOOL (OUT)

11.2.
THE DIAGNOSTIC IS EQUIPPED WITH A BUILT IN ODT WHICH CAN
BE ACCESSED BY HITTING CONTROL 0 ("0") AT ANY TIME DURING
THE EXECUTION OF THE PROGRAM (AFTER SETTING THE PARA-
METERS).
ON ENTERING ODT THE ADDRESS OF THE LOCATION HAVING THE
NEXT INSTRUCTION TO BE EXECUTED WILL BE TYPED-OUT.

11.2.1 CONVENTIONS AND SYMBOLS
THE FOLLOWING CONVENTIONS ARE USED BY THE ODT:
PRESSING ANY ILLEGAL KEY CAUSES THE ODT TO RES-
POND WITH A "?".
@ ODT IS READY AND AT YOUR SERVICE.

11.2.2 COMMAND STRUCTURE
AN ODT COMMAND HAS THE FOLLOWING FORMAT:
(ARGUMENT) (COMMAND)
AN ARGUMENT MAY BE ONE OF THE FOLLOWING:
"EXP" AN OCTAL EXPRESSION CONSISTING OF OCTAL NUMBERS
SEPARATED BY PLUS (+) OR MINUS (-) SIGNS. LEAD-
ING ZEROS NEED NOT BE TYPED.
"ADR" AN ADDRESS IS THE SAME AS AN EXPRESSION EXCEPT
THAT BIT 0 IS NEGLECTED.
A COMMAND IS A SINGLE TELETYPE CHARACTER

11.2.3 ODT COMMANDS
THE LOCATIONS THAT CAN BE EXAMINED AND MODIFIED BY THE
USER ARE CALLED CELLS. THESE CELLS ARE OF TWO TYPES:
INTERNAL CPU CELLS AND MEMORY LOCATIONS.

11.2.3.1 OPENING INTERNAL CELLS
THE COMMAND TO OPEN ONE OF THE INTERNAL REGISTERS IS OF
THE FORM "NA" WHERE N IS ANY OCTAL EXPRESSION BETWEEN
0 AND 7
0-3 FOR ACCUMULATORS 0-3
4 FOR PC OF THE NEXT INSTRUCTION TO BE EXECUTED IN
THE EVENT OF A "P" COMMAND.
5 CPU AND I/O STATUS
BIT INTERPRETATION
15 STATUS OF I/O DONE FLAG
14 STATUS OF INTERRUPTS (I/O FLAG)
13 STATUS OF CARRY BIT
6 ADDRESS OF THE LOCATION HAVING THE BREAK POINT (IF
ANY)
7 INSTRUCTION AT THE BREAK POINT LOCATION
OTHER COMMANDS TO OPEN CELLS ARE:
"ADR"/ OPEN THE CELL AND PRINT ITS CONTENTS
./ OPEN THE CELL CURRENTLY POINTED TO BY THE POINTER,
AND PRINT ITS CONTENTS.
* "ADR"/ ADD "ADR" TO THE POINTER, OPEN THE CELL
AND PRINT ITS CONTENTS.
- "ADR"/ SUBTRACT "ADR" FROM THE POINTER, OPEN
THE CELL AND PRINT ITS CONTENTS.
"CR" THE RETURN KEY IS USED TO CLOSE THE OPEN CELL

0092 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59

WITH OR WITHOUT MODIFICATION.
LINE FEED IS USED TO CLOSE THE OPEN CELL WITH OR
WITHOUT MODIFICATION AND TO OPEN THE SUCCEEDING
CELL.
CLOSE THE OPEN CELL WITH OR WITHOUT MODIFICATION
AND OPEN THE PRECEDING CELL.
CLOSE THE OPEN CELL WITHOUT MODIFICATION, AND
OPEN THE CELL POINTED TO BY ITS CONTENTS.
* "ADR"/ CLOSE THE OPEN CELL WITHOUT MODIFICATION, AND
OPEN THE CELL POINTED TO BY ITS CONTENTS + "ADR".
- "ADR"/ CLOSE THE OPEN CELL WITHOUT MODIFICATION, AND
OPEN THE CELL POINTED TO BY ITS CONTENTS - "ADR".

11.2.5.2 MODIFICATION OF A CELL
ONCE A CELL HAS BEEN OPENED ITS CONTENTS CAN BE MODIFIED
BY TYPING THE NEW VALUE THE CELL IS TO CONTAIN IN THE
FORM OF AN OCTAL EXPRESSION FOLLOWED BY "CR" OR "LF".
IF A + OR - IS TYPED AS THE FIRST CHARACTER OF THE EX-
PRESSION THEN THE VALUE OF THE EXPRESSION IS ADDED TO OR
SUBTRACTED FROM THE OLD CONTENTS OF THE CELL. THE
ADDRESS ITSELF OR AN EXPRESSION RELATIVE TO THE ADDRESS
CAN BE DEPOSITED BY TYPING A " " OR "+/-OCTAL EXPRESS-
ION". A RUBOUT COMMAND GIVEN RIGHT AFTER OPENING A CELL
ALLOWS THE MODIFICATION OF ITS CONTENTS AS IF THEY WERE
TYPED IN JUST BEFORE THE COMMAND WAS ISSUED.

OTHER ODT COMMANDS
THIS KEY IS USED TO DELETE ERRONEOUSLY TYPED
DIGITS. EACH TIME THE KEY IS PRESSED THE RIGHT MOST
DIGIT IS DELETED AND ECHOED ON THE TERMINAL. IF
THE RUBOUT KEY IS PRESSED RIGHT AFTER OPENING A
CELL THEN IT DELETES THE RIGHT MOST DIGIT OF THE CELLS
CONTENTS. THIS ALLOWS THE MODIFICATION OF THE CELL
AS IF ITS CONTENTS WERE TYPED IN JUST BEFORE THE
KEY WAS PRESSED.
"ADR"B INSERT A BREAK POINT AT LOCATION "ADR".
ONLY ONE BREAK POINT CAN BE INSERTED AND ANY
ENTRY TO ODT AFTER EXECUTING A BREAK POINT WILL
CAUSE IT TO BE DELETED.
D DELETE THE BREAK POINT IF ANY.
P RESTART THE EXECUTION OF THE PROGRAM AT LOCATION
POINTED BY "A".
"ADR"H START EXECUTING THE PROGRAM AT "ADR" AFTER AN
I/O-RESET.
K KILL THE STRING TYPED SO FAR. THE ODT RESPONDS
WITH A "?" AND THE OPEN CELL IS CLOSED WITHOUT
MODIFICATION.
= PRINT THE OCTAL VALUE OF THE INPUT ONLY.
THIS WILL CLOSE ANY OPEN CELLS WITHOUT
MODIFICATION AND WILL NOT OPEN A CELL

NOTE:
IN PROGRAMS WHICH RELOCATE THEMSELVES THE
THE USER SHOULD PLACE BREAK POINTS ONLY IN THE
ORIGINAL PROGRAM AREA. IF A BREAK POINT IS
PLACED OUTSIDE THIS AREA THE RESULTS WILL
BE UNPREDICTABLE.

```

10093 .MAIN

01
02
03
04
05
06
07
08
09

:12.
;
;

:13.
;
;

SPECIAL NOTES/SPECIAL FEATURES:

SEE INDIVIDUAL TEST DESCRIPTIONS (SECTION 7).

RUN TIME:

N/A

.EOT

0094 .MAIN

**00000 TOTAL ERRORS, 00000 PASS 1 ERRORS

0095 .MAIN
020TD 000524 MC 91/02