

**DataGeneral**

---

---

**TECHNICAL  
STATEMENT**

---

---

TEXT LISTING

068-000268-03

PROGRAM

ECLIPSE MAP DIAGNOSTIC, PART A

TEXT TAPE

097-000268-03

ABSTRACT

THIS IS THE FIRST OF 2 PROGRAMS (EMAPA,EMAPB) DESIGNED TO  
VERIFY THE OPERATION OF THE MEMORY ALLUCATION AND PROTECTION  
(MAP) FEATURE.

```

0001 EMAPA          MACRO REV 06.30          14:31:36 02/14/79
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

;*****
; NAME: EMAPA.IX          PART NUMBER: 097-000268
; DESCRIPTION: ECLIPSE MAP DIAGNOSTIC, PART A
; REVISION HISTORY:
;
; REV.          DATE
; 00          04/11/75
; 01          11/07/75
; 02          08/06/76
; 03          12/31/76
;
; COPYRIGHT © DATA GENERAL CORPORATION, 1975, 1976
; ALL RIGHT RESERVED.
;*****

;*****
; TITLE EMAPA
; ECLIPSE MEMORY PROTECTION AND MANAGEMENT TEST
; PART 1
; EJECT

```

```

;0002 EMAPA
01

```

0003 EMAPA

01 ?EMAP  
02 ?MAP DIAGNOSTIC= 1 OF 2  
03 ?  
04 ?THIS DIAGNOSTIC IS DESIGNED TO RUN IN AN  
05 ?AUTO-LOAD AUTO-RUN ENVIRONMENT.  
06 ?  
07 ?1.0 ABSTRACT  
08 ? THIS IS THE FIRST OF 2 PROGRAMS (EMAPA,EMAPB)  
09 ? DESIGNED TO VERIFY THE OPERATION OF THE  
10 ? MEMORY ALLOCATION AND PROTECTION (MAP) FEATURE.  
11 ? THIS PROGRAM VERIFIES THE OPERATION OF MPMU.  
12 ? THE FIRST PROGRAM IS A PREREQUISITE TO THE  
13 ? SECOND AND THEY ARE BOTH PREREQUISITES TO THE  
14 ? MULTIPROGRAMMING RELIABILITY TEST PROGRAM.  
15 ?  
16 ?  
17 ?2.0 MACHINE REQUIREMENTS  
18 ? 2.1 ECLIPSE PROCESSOR WITH MAP OPTION.  
19 ? 2.2 8K OF READ/WRITE MEMORY.  
20 ? 2.3 TTY  
21 ? 2.4 RTC (OPTIONAL)  
22 ? 2.5 I/O TESTER (OPTIONAL)  
23 ?  
24 ?  
25 ?3.0 OPERATING PROCEDURE  
26 ?  
27 ? 3.1 LOADING  
28 ? LOAD PROGRAM VIA THE BINARY LOADER.  
29 ? START ADDRESS  
30 ? SET SWITCHES TO 200 OCTAL.  
31 ? PRESS START.  
32 ? THE PROGRAM STARTS BY PRINTING OUT THE  
33 ? PROGRAM NAME AND REVISION NUMBER. IF MAP  
34 ? FEATURE MPMU DOES NOT EXIST AND THE PROGRAM  
35 ? IS RUN IN AUTO MODE IT PRINTS A MESSAGE AND  
36 ? EXITS TO DIOS. IT THEN INFORMS THE OPERATOR OF THE  
37 ? EXISTENCE I/O TESTER. THIS IS FOLLOWED BY THE  
38 ? PHY NUMBER OF 1K MEMORY BLOCKS IN THE SYSTEM.  
39 ? IT IS QUITE POSSIBLE THAT IF THERE IS A  
40 ? FAILURE IN THE SYSTEM, THIS NUMBER WILL  
41 ? BE INCORRECT.  
42 ?  
43 ? 3.3 SWITCH SETTINGS  
44 ? SWITCH 0 (0) = USE CONTENTS OF "SWREG"  
45 ? SWITCH 0 (1) = USE DATA SWITCHES  
46 ? SWITCH 1 (1) = PROCEED FROM ERROR  
47 ? SWITCH 2 (1) = INHIBIT PRINTOUT TO TTY  
48 ? SWITCH 3 (1) = PRINT FAILURE RATE  
49 ? SWITCH 4 (1) = INHIBIT PRINTING OF PASS COUNT  
50 ? SWITCH 5 (1) = ENABLE PRINTOUT TO LPT  
51 ?  
52 ? PLEASE NOTE THAT THE SELECTION TO USE THE DATA  
53 ? SWITCHES OR THE CONTENTS OF "SWREG" MAY BE  
54 ? MADE ONLY AT THE BEGINNING OF THE PROGRAM  
55 ? OR FOLLOWING AN ERROR HALT.  
56 ?  
57 ? 3.4 NORMAL OPERATION  
58 ? PROGRAM WILL EXECUTE ALL TESTS IN SEQUENCE  
59 ? AND AUTOMATICALLY LOOP. IF SWITCH 4 IS CLEAR,  
60 ? A MESSAGE "PASS" WILL BE PRINTED AT THE

0004 EMAPA

01 ?  
02 ?  
03 ?  
04 ?  
05 ?  
06 ?  
07 ?  
08 ?  
09 ?  
10 ?  
11 ?

END OF EACH PASS ALONG WITH THE  
PASS COUNT IN DECIMAL. IF SWITCH 4 IS SET,  
THE PASS COUNT WILL BE ACCUMULATED, BUT NOT  
PRINTED.

IF AN I/O TESTER OR AN RTC IS NOT IN THE SYSTEM,  
THE TTY WILL ECHO RUBOUT CODES AT VARIOUS TIMES  
IN THE PROGRAM. THIS IS NECESSARY TO PRODUCE  
INTERRUPTS.

10005 EMAPA

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

```

4.0 ERROR DESCRIPTION  
4.1 NORMAL  
UPON THE DETECTION OF AN ERROR, THE PROGRAM WILL PRINT THE C/PC AND AC'S AND THEN LOOP. CONSULT THE LISTING FOR A TEST DESCRIPTION. SET THE SWITCHES TO CONTINUE.

4.2 ABNORMAL  
THERE ARE SEVERAL TYPES OF UNEXPECTED FAILURES WHICH WILL CAUSE A PROGRAM HALT. THEY ARE AS FOLLOWS:  
UNEXPECTED INTERRUPT  
STACK OVERFLOW OR UNDERFLOW  
THE CAUSE OF ANY OF THESE FAILURES SHOULD BE CORRECTED BEFORE RESUMING TESTING.

4.3 MAP DATA  
THE CONTENTS OF THE USER AND DCH MAPS MAY BE PRINTED ON THE ITY/CRT FOR VISUAL ANALYSIS BY SETTING THE SWITCHES TO 206 OCTAL AND PESSING START.

5.0 PROGRAM DESCRIPTION  
5.1 COMMON SUBROUTINE CALLS  
THE DIAGNOSTIC IS COMPRISED OF A SERIES OF SHORT TESTS. BASICALLY, EACH TEST CONSISTS OF A SETUP PROCEDURE, ONE OR MORE EVALUATING CASES WITH ERROR CALLS, AND A LOOP CAPABILITY. EACH PARTICULAR TEST CASE IS DESCRIBED IN THE LISTING. THE COMMON ROUTINES FOR SETUP (SETUP), ERROR CALLS (EHALT), AND LOOP (LOOP) ARE DESCRIBED HERE, ALONG WITH OTHER COMMONLY CALLED ROUTINES.

SETUP  
EACH TEST BEGINS WITH A CALL TO SETUP. THIS ROUTINE ISSUES AN TORST, SETS UP THE LOOP ADDRESS, RESETS CERTAIN ERROR SWITCHES AND ITERATION COUNTS. IT ALSO STORES AN ADDRESS OF 60 INTO LOCATIONS 0,1,2,3 AND 45. LUC 60 IS SET AS A JMP INDIRECT TO LOC 61. LUC 61 CONTAINS AN ADDRESS WITHIN THE TEST WHICH POINTS TO SETUP+1. THE USER STACK AND VECTOR STACKS ARE ALSO INITIALIZED.

EHALT  
THIS ROUTINE IS CALLED WHEN AN ERROR IS DETECTED. SOMETIMES AN ERROR MIGHT OCCUR WITH USER MODE ENABLED. FOR THIS REASON, UPON ENTRY INTO EHALT, AN SCL IS EXECUTED TO REMOVE USER MODE. THE ROUTINE WILL THEN PROCEED TO HALT. THIS ROUTINE WILL ALSO INTERROGATE ERROR SWITCHES AND PRINT ERROR DATA.

LOOP  
THIS ROUTINE IS CALLED AT THE END OF EACH TEST SEQUENCE. IT IS USED TO ITERATE THE SEQUENCE 100 TIMES IF NO ERROR HAS BEEN DETECTED.

0006 EMAPA

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

```

IF AN ERROR HAS BEEN DETECTED, IT IS USED TO MAINTAIN THE SCOPE LOOP AND INTERROGATE THE SWITCHES, ETC. THE USER STACK AND VECTOR STACK ARE ALSO INITIALIZED.

LEPAB  
MAP ALL OF MEMORY TO LOGICAL = PHYSICAL

SULMP  
SET UP THE AC'S FOR A LMP INSTRUCTION AS PER THE WORDS FOLLOWING THE CALL.  
WORD 1 = AC0 WORD 2 = AC1  
WORD 3 = AC2 WORD 4 = AC3

SETDONE  
THE DONE FLOP IS SET IN ONE OF THE FOLLOWING DEVICES:  
RTC, I/O TESTER OR ITY/CRT.

SUMAP  
A BLOCK OF MEMORY IS SET UP TO J A BLOCK LOAD OF THE MAP VIA A LMP. THE CALL IS FOLLOWED BY 3 PAIRS OF TWO WORDS. THE FIRST WORD IN EACH PAIR IDENTIFIES WHICH MAP:  
400 = DCH, 1000 = USER A, 1400 = USER B  
THE SECOND WORD IN EACH PAIR DENOTES HOW THAT MAP IS TO BE LOADED:  
0 = 0'S, 1 = 1'S, 2 = ADDRESS

RCBLK  
THIS ROUTINE IS USED FOLLOWING A BLOCK LOAD OF THE MAP BY A LMP TO READ BACK AND CHECK THE LOADED MAPS. AS DESCRIBED ABOVE FOR THE "SUMAP" ROUTINE, THE CALL IS FOLLOWED BY A USER SELECTION WORD AND A LOAD SPECIFIER.

SUJOMAP  
A BLOCK OF MEMORY IS SET UP FOR A LMP TO PERFORM A BLOCK LOAD OF DEVICE PROTECTION. THE CALL IS FOLLOWED BY 2 FIVE WORD BLOCKS. THE FIRST WORD OF EACH 5 WORD BLOCK SPECIFIES THE USER: 0 = USER A, 20000 = USER B. THE NEXT 4 WORDS IN EACH BLOCK SPECIFY THE DEVICE PROTECTION WHICH IS TO BE LOADED FOR THE SELECTED USER.

IOCHK  
THIS ROUTINE IS USED FOLLOWING A BLOCK LOAD OF DEVICE PROTECTION IN THE MAP VIA LMP. IT CREATES A 4 WORD BY 16 BIT MATRIX OF THE DEVICE PROTECTION IN THE MAP AND COMPARES THIS TO THE MATRIX OF THE ORIGINAL LOADED DEVICE PROTECTION

0007 EMAPA

01 ?  
 02 ?  
 03 ?  
 04 ?  
 05 ?  
 06 ?  
 07 ?  
 08 ?  
 09 ?  
 10 ?  
 11 ?  
 12 ?  
 13 ?  
 14 ?  
 15 ?  
 16 ?  
 17 ?  
 18 ?  
 19 ?  
 20 ?  
 21 ?  
 22 ?  
 23 ?  
 24 ?  
 25 ?  
 26 ?  
 27 ?  
 28 ?  
 29 ?  
 30 ?  
 31 ?  
 32 ?  
 33 ?  
 34 ?  
 35 ?  
 36 ?

WHICH HAS BEEN PREVIOUSLY SAVED.  
 THE CALL IS FOLLOWED BY A ONE  
 WORD USER IDENTIFICATION SPECIFIER:  
 0 = USER A, 20000 = USER B.  
 TRAN  
 IF NO ERROR EXISTS, A NEW  
 RANDOM # IS RETURNED IN AC0.  
 IF AN ERROR EXISTS, THE OLD  
 # IS RE-CIRCULATED.  
 SPA1  
 SET ALL DEVICE PROTECTION BITS  
 FOR USER A = 1.  
 SPA0  
 SET ALL DEVICE PROTECTION BITS  
 FOR USER A = 0.  
 SPB1  
 SET ALL DEVICE PROTECTION BITS  
 FOR USER B = 1.  
 SPB0  
 SET ALL DEVICE PROTECTION BITS  
 FOR USER B = 0.  
 IOMAP  
 THE DEVICE PROTECTION MAP FOR A  
 SELECTED USER IS SET AS SPECIFIED  
 BY THE 5 WORD INFORMATION BLOCK  
 FOLLOWING THE CALL.  
 WORD 1 = USER, 0 = USER A, 20000 = USER B.  
 THE NEXT 4 WORDS SPECIFY THE CONTENTS  
 OF THE DEVICE PROTECTION MAP FOR THAT USER.

10008 EMAPA

01 ?  
 02 ?  
 03 ?  
 04 ?  
 05 ?  
 06 ?  
 07 ?  
 08 ?  
 09 ?  
 10 ?  
 11 ?  
 12 ?  
 13 ?  
 14 ?  
 15 ?  
 16 ?  
 17 ?  
 18 ?  
 19 ?  
 20 ?  
 21 ?  
 22 ?  
 23 ?  
 24 ?  
 25 ?  
 26 ?  
 27 ?  
 28 ?  
 29 ?  
 30 ?  
 31 ?  
 32 ?  
 33 ?  
 34 ?  
 35 ?  
 36 ?  
 37 ?  
 38 ?  
 39 ?  
 40 ?  
 41 ?  
 42 ?  
 43 ?  
 44 ?  
 45 ?  
 46 ?  
 47 ?  
 48 ?  
 49 ?  
 50 ?  
 51 ?  
 52 ?  
 53 ?  
 54 ?  
 55 ?  
 56 ?  
 57 ?  
 58 ?  
 59 ?  
 60 ?

5.2 MONITOR LOCATIONS  
 LOC 200 USED BY DTOS  
 LOC 201 CURRENT TEST ADDRESS  
 LOC 202 STARTING ADDRESS FOR PROGRAM  
 LOC 203 PROGRAM PASS COUNT  
 LOC 204 TEST ITERATION COUNT

5.3 MEMORY MAP  
 UNLESS OTHERWISE MENTIONED IN THE  
 SPECIFIC TEST, MEMORY FOR USERS A  
 AND B IS ALWAYS MAPPED TO ITSELF.  
 THAT IS LOGICAL=PHYSICAL.

6.0 SEQUENCE OF TESTING  
 THE TESTING SEQUENCE FOR PROGRAM  
 MAPA IS AS FOLLOWS:  
 BASIC LOADING AND READING BACK OF  
 USER A, USER B, AND DCH MAPS.  
 SINGLE REFERENCE  
 USER SELECTION  
 USER ENABLE  
 DEFER PROTECT  
 VALIDITY PROTECT  
 WRITE PROTECT  
 DEVICE PROTECT  
 PROT. FAULT RESETS USER MODE  
 INTERRUPT  
 USER ENABLE VIA SPECIAL INSTRUCTIONS  
 USER ENABLE VIA @ BIT  
 SUPERVISOR BLOCK  
 PHYSICAL BLOCK 128

7.0 PROGRAMMING DESCRIPTION FOR MAP FEATURE  
 THE INSTRUCTIONS WHICH MAY BE  
 USED TO SETUP AND INTERROGATE

0009 EMAPA

THE MAP FEATURE ARE BRIEFLY DESCRIBED HERE.

7.1 DDA INSTRUCTION

THE DDA INSTRUCTION WITH THE FOLLOWING FORMAT WILL DEFINE THE MAP FOR A SINGLE 1K WORD BLOCK OF LOGICAL MEMORY.

BIT CONTENTS

- 0 UNUSED
- 1-5 LOGICAL BLOCK NUMBER
- 6-7 MAP TYPE
- 10=DATA CHANNEL
- 11=USER A
- 11=USER B
- 9-15 PHYSICAL BLOCK NUMBER

THE DDA INSTRUCTION WITH THE FOLLOWING FORMAT WILL DEFINE THE I/O DEVICES WHICH ARE INACCESSIBLE TO THE USER.

BIT CONTENTS

- 0 UNUSED
- 1 MUST BE 1
- 2 USER SELECTION 0=A, 1=B
- 3-5 DEVICE CLASS
- 6-7 MUST BE 00
- 8-15 DEVICE PROTECT BITS

10010 EMAPA

THE DDA INSTRUCTION WITH THE FOLLOWING FORMAT DEFINES THE PROTECTION FEATURES THAT ARE TO BE ENABLED FOR A USER.

BIT CONTENTS

- 0 UNUSED
- 1 MUST BE 0
- 2 USER SELECTION 0=A, 1=B
- 3-5 UNUSED
- 6-7 MUST BE 00
- 8 UNUSED
- 9 LEF MODE
- 10 I/O PROTECT
- 11 WRITE PROTECT
- 12 INDIRECT PROTECT
- 13 DATA CHANNEL PROTECT
- 14 DATA CHANNEL MAP ENABLE
- 15 USER MAP ENABLE

7.2 DOB INSTRUCTION

THE DOB INSTRUCTION MAY BE USED TO MAP SUPERVISOR BLOC. 31. BITS 9-15 OF THE SPECIFIED AC DE NOTE A PHYSICAL BLOCK NUMBER TO WHICH LOGICAL 31 WILL BE MAPPED WHEN IN THE SUPERVISOR MODE.

7.3 DIA INSTRUCTION

THE DIA INSTRUCTION MAY BE USED TO READ INTO THE SPECIFIED AC THE STATUS OF THE LAST ENABLED USER.

BIT CONTENTS

- 0-1 UNUSED
- 2 USER 0=A, 1=B
- 3-6 UNUSED
- 9 LEF
- 10 I/O PROTECT
- 11 WRITE PROTECT
- 12 INDIRECT PROTECT
- 13 DATA CHANNEL PROTECT
- 14 DATA CHANNEL MAP ENABLE
- 15 USER MODE INTERRUPT

7.4 DIC INSTRUCTION

THE DIC INSTRUCTION MAY BE USED TO READ INTO THE SPECIFIED AC THE CONTENTS OF THE MAP STATUS REGISTER.

BIT CONTENTS

01 ?  
 02 ?  
 03 ?  
 04 ?  
 05 ?  
 06 ?  
 07 ?  
 08 ?  
 09 ?  
 10 ?  
 11 ?  
 12 ?  
 13 ?  
 14 ?  
 15 ?  
 16 ?  
 17 ?  
 18 ?  
 19 ?  
 20 ?  
 21 ?  
 22 ?  
 23 ?  
 24 ?  
 25 ?  
 26 ?  
 27 ?  
 28 ?  
 29 ?  
 30 ?  
 31 ?  
 32 ?  
 33 ?  
 34 ?  
 35 ?  
 36 ?  
 37 ?  
 38 ?  
 39 ?  
 40 ?  
 41 ?  
 42 ?  
 43 ?  
 44 ?  
 45 ?  
 46 ?  
 47 ?  
 48 ?  
 49 ?  
 50 ?  
 51 ?  
 52 ?  
 53 ?  
 54 ?  
 55 ?  
 56 ?  
 57 ?  
 58 ?  
 59 ?  
 60 ?

0011 EMAPA

01 ?  
 02 ?  
 03 ?  
 04 ?  
 05 ?  
 06 ?  
 07 ?  
 08 ?  
 09 ?  
 10 ?  
 11 ?  
 12 ?  
 13 ?  
 14 ?  
 15 ?  
 16 ?  
 17 ?  
 18 ?  
 19 ?  
 20 ?  
 21 ?  
 22 ?  
 23 ?  
 24 ?  
 25 ?  
 26 ?  
 27 ?  
 28 ?  
 29 ?  
 30 ?  
 31 ?  
 32 ?  
 33 ?  
 34 ?  
 35 ?  
 36 ?  
 37 ?  
 38 ?  
 39 ?  
 40 ?  
 41 ?  
 42 ?  
 43 ?  
 44 ?  
 45 ?  
 46 ?  
 47 ?  
 48 ?  
 49 ?

0 DATA CHANNEL PROTECT ERROR  
 1 ERROR DURING MAP SINGLE CYCLE  
 2 WRITE PROTECT ERROR  
 3 VALIDITY PROTECT ERROR  
 4 INDIRECT PROTECT ERROR  
 5 I/O PROTECTION ERROR  
 6 USER LAST ENABLED, 0=2A, 1=B  
 7 PC ON STACK IS UNDEFINED  
 8 WRITE PROTECT  
 9-15 PHYSICAL BLOCK # CORRESPONDING TO THE LOGICAL PAGE NUMBER GIVEN IN LAST TRANSLATE BLOCK INSTRUCTION.

7.5

DOC INSTRUCTION  
 THE DOC INSTRUCTION MAY BE USED TO TRANSLATE A LOGICAL BLOCK NUMBER TO ITS CORRESPONDING PHYSICAL BLOCK NUMBER. THE RESULT IS PLACED IN BITS 9-15 OF THE MAP STATUS REGISTER.

BIT

CONTENTS  
 0 UNUSED  
 1-5 LOGICAL BLOCK NUMBER TO BE TRANSLATED  
 6-7 00=NO TRANSLATION  
 01=DCH MAP  
 10=USER A  
 11=USER B

7.6

MAP SINGLE CYCLE  
 AN IO PULSE ISSUED TO THE MAP ALLOWS THE LAST USER MAP ENABLED TO BE MAPPED FOR ONE MEMORY REFERENCE. THE FIRST MEMORY REFERENCE AFTER THE NEXT LOAD OR STORE INSTRUCTION IS MAPPED. AFTER THE MEMORY CYCLE IS MAPPED, THE USER MAP IS AGAIN DISABLED.

10012 EMAPA

01 ?  
 02 ?  
 03 ?  
 04 ?  
 05 ?  
 06 ?  
 07 ?  
 08 ?  
 09 ?  
 10 ?  
 11 ?  
 12 ?  
 13 ?  
 14 ?  
 15 ?  
 16 ?  
 17 ?  
 18 ?  
 19 ?  
 20 ?  
 21 ?  
 22 ?  
 23 ?  
 24 ?  
 25 ?  
 26 ?  
 27 ?  
 28 ?  
 29 ?  
 30 ?  
 31 ?  
 32 ?  
 33 ?  
 34 ?  
 35 ?  
 36 ?  
 37 ?  
 38 ?  
 39 ?  
 40 ?  
 41 ?  
 42 ?  
 43 ?  
 44 ?  
 45 ?  
 46 ?  
 47 ?  
 48 ?  
 49 ?  
 50 ?  
 51 ?  
 52 ?  
 53 ?  
 54 ?  
 55 ?  
 56 ?  
 57 ?  
 58 ?  
 59 ?  
 60 ?

7.7 LEF INSTRUCTION  
 IF THE LEF MODE BIT IN THE USER STATUS IS 1 FOR A USER, THEN ALL I/O INSTRUCTIONS ISSUED BY THAT USER WILL BE INTERPRETED AS LEF INSTRUCTIONS. THE LOGICAL EFFECTIVE ADDRESS IS COMPUTED FROM BITS 9-15 OF THE INSTRUCTION AND PLACED IN THE SPECIFIED AC.

LMP

7.8

A BLOCK ADD AND MOVE IS PERFORMED. THE RESULT IS LOADED INTO THE MAP FEATURE. THE ACCUMULATORS ARE SET UP IN THE SAME MANNER AS THE BAM INSTRUCTION. THE ONLY EXCEPTION IS THAT DATA IS NOT TRANSFERRED TO THE DESTINATION ADDRESS AND AC3 IS UNUSED.

ACCUMULATORS

AC0 = ADDEND  
 AC1 = NUMBER OF WORDS TO BE MOVED  
 AC2 = SOURCE ADDRESS  
 AC3 = DESTINATION ADDRESS (UNUSED)

THE INFORMATION TO BE LOADED INTO THE MAP IS IN THREE FORMATS AS DESCRIBED IN SECTION 7.1, FOR THE UOA INSTRUCTION.

7.8.0 I/O TESTER HARDWARE DESCRIPTION

8.1 TEST BOARD COMMANDS

IORST = CLEAR THE TESTER  
 NIOC 0 = READ THE TESTER (IF NEW MODE)  
 INTA = READ THE DATA BUFFER (NOT NEW MODE)  
 DATIC = READ THE PULSE DETECTORS  
 DATIA = READ THE DATA BUFFER  
 DATOA = READ THE DCH ADDRESS BUFFER (NEW MODE)  
 DATOB = LOAD THE DATA BUFFER  
 DATOC = LOAD THE FUNCTION BUFFER  
 DATOC = LOAD THE DATA AND DCH ADDRESS BUFFERS

8.2 FUNCTION REGISTER BIT ASSIGNMENTS

BIT 0 SET DCH SYNC  
 BIT 1 SET DCH MODE0  
 BIT 2 SET DCH MODE1  
 BIT 3 SET PI SYNC  
 BIT 4 BUSY (IF NOT IN NEW MODE)  
 BIT 5 DONE (IF NOT IN NEW MODE)

0013 EMAPA

BIT 6 NEW MODE  
 BITS 7-9 AN OCTAL # WHICH SPECIFIES THE  
 # OF RGENB PULSES BETWEEN  
 SUCCESSIVE DCH CYCLES. (NEW MODE ONLY)  
 NOTE THAT 0 SPECIFIES 1 RGENB PULSE.  
 BITS 10-15 # OF DCH CYCLES TO BE RUN.  
 (NEW MODE ONLY)  
 NOTE THAT 0 SPECIFIES 1 DCH CYCLE.

8.3 PULSE DETECTOR BIT ASSIGNMENTS

BIT 0 IOPLS  
 BIT 1 INTA (INTA AND DCHP)  
 BIT 2 MSKU  
 BIT 3 DCHI  
 BIT 4 OVFL0  
 BIT 5 DCHO  
 BIT 6 DCHA  
 BIT 7 RGENB (COMPLEMENTS WITH EACH PULSE)  
 BIT 8 DAT0A  
 BIT 9 DAT0B  
 BIT 10 DAT0C  
 BIT 11 DAT1A  
 BIT 12 DAT1B  
 BIT 13 DAT1C (NOT SET IF DEV CODE = 0)  
 BIT 14 STRT  
 BIT 15 CLR

8.4 TEST BOARD LOGIC

THE TEST BOARD CONTAINS 16 PULSE  
 DETECTOR FLIP FLOPS. THESE FF'S MAY  
 BE READ BY A "DIC" WITH A DEVICE  
 CODE OF 0. THEY MAY BE CLEARED BY  
 FORST OR NI0C 0 (IF IN NEW MODE).  
 A PARTICULAR FF SETS WHENEVER  
 A PULSE OCCURS ON THE LINE TO  
 WHICH IT IS CONNECTED.

THE TEST BOARD ALSO CONTAINS  
 A 16 BIT DATA BUFFER. THIS  
 BUFFER MAY BE LOADED/READ ETC.  
 UNDER PROGRAM CONTROL. THIS  
 BUFFER IS ALSO USED FOR DCH  
 OPERATIONS. IT SHOULD BE NOTED THAT  
 IN NEW MODE, ANY LOAD DATA BUFFER  
 PROCEDURE, ACTUALLY LOADS THE  
 EXCLUSIVE OR OF THE OUTPUT DATA  
 AND THE DATA PREVIOUSLY STORED IN THE BUFFER.

A 15 BIT DCH ADDRESS BUFFER  
 IS USED TO DIRECT DCH REQUESTS  
 TO ANY LOCATION IN/OUT OF MEMORY.

10014 EMAPA

8.3 PULSE DETECTOR BIT ASSIGNMENTS

BIT 0 IOPLS  
 BIT 1 INTA (INTA AND DCHP)  
 BIT 2 MSKU  
 BIT 3 DCHI  
 BIT 4 OVFL0  
 BIT 5 DCHO  
 BIT 6 DCHA  
 BIT 7 RGENB (COMPLEMENTS WITH EACH PULSE)  
 BIT 8 DAT0A  
 BIT 9 DAT0B  
 BIT 10 DAT0C  
 BIT 11 DAT1A  
 BIT 12 DAT1B  
 BIT 13 DAT1C (NOT SET IF DEV CODE = 0)  
 BIT 14 STRT  
 BIT 15 CLR

8.4 TEST BOARD LOGIC

THE TEST BOARD CONTAINS 16 PULSE  
 DETECTOR FLIP FLOPS. THESE FF'S MAY  
 BE READ BY A "DIC" WITH A DEVICE  
 CODE OF 0. THEY MAY BE CLEARED BY  
 FORST OR NI0C 0 (IF IN NEW MODE).  
 A PARTICULAR FF SETS WHENEVER  
 A PULSE OCCURS ON THE LINE TO  
 WHICH IT IS CONNECTED.

THE TEST BOARD ALSO CONTAINS  
 A 16 BIT DATA BUFFER. THIS  
 BUFFER MAY BE LOADED/READ ETC.  
 UNDER PROGRAM CONTROL. THIS  
 BUFFER IS ALSO USED FOR DCH  
 OPERATIONS. IT SHOULD BE NOTED THAT  
 IN NEW MODE, ANY LOAD DATA BUFFER  
 PROCEDURE, ACTUALLY LOADS THE  
 EXCLUSIVE OR OF THE OUTPUT DATA  
 AND THE DATA PREVIOUSLY STORED IN THE BUFFER.

A 15 BIT DCH ADDRESS BUFFER  
 IS USED TO DIRECT DCH REQUESTS  
 TO ANY LOCATION IN/OUT OF MEMORY.

.EOT

0013 EMAPA

BIT 6 NEW MODE  
 BITS 7-9 AN OCTAL # WHICH SPECIFIES THE  
 # OF RGENB PULSES BETWEEN  
 SUCCESSIVE DCH CYCLES. (NEW MODE ONLY)  
 NOTE THAT 0 SPECIFIES 1 RGENB PULSE.  
 BITS 10-15 # OF DCH CYCLES TO BE RUN.  
 (NEW MODE ONLY)  
 NOTE THAT 0 SPECIFIES 1 DCH CYCLE.

8.3 PULSE DETECTOR BIT ASSIGNMENTS

BIT 0 IOPLS  
 BIT 1 INTA (INTA AND DCHP)  
 BIT 2 MSKU  
 BIT 3 DCHI  
 BIT 4 OVFL0  
 BIT 5 DCHO  
 BIT 6 DCHA  
 BIT 7 RGENB (COMPLEMENTS WITH EACH PULSE)  
 BIT 8 DAT0A  
 BIT 9 DAT0B  
 BIT 10 DAT0C  
 BIT 11 DAT1A  
 BIT 12 DAT1B  
 BIT 13 DAT1C (NOT SET IF DEV CODE = 0)  
 BIT 14 STRT  
 BIT 15 CLR

8.4 TEST BOARD LOGIC

THE TEST BOARD CONTAINS 16 PULSE  
 DETECTOR FLIP FLOPS. THESE FF'S MAY  
 BE READ BY A "DIC" WITH A DEVICE  
 CODE OF 0. THEY MAY BE CLEARED BY  
 FORST OR NI0C 0 (IF IN NEW MODE).  
 A PARTICULAR FF SETS WHENEVER  
 A PULSE OCCURS ON THE LINE TO  
 WHICH IT IS CONNECTED.

THE TEST BOARD ALSO CONTAINS  
 A 16 BIT DATA BUFFER. THIS  
 BUFFER MAY BE LOADED/READ ETC.  
 UNDER PROGRAM CONTROL. THIS  
 BUFFER IS ALSO USED FOR DCH  
 OPERATIONS. IT SHOULD BE NOTED THAT  
 IN NEW MODE, ANY LOAD DATA BUFFER  
 PROCEDURE, ACTUALLY LOADS THE  
 EXCLUSIVE OR OF THE OUTPUT DATA  
 AND THE DATA PREVIOUSLY STORED IN THE BUFFER.

A 15 BIT DCH ADDRESS BUFFER  
 IS USED TO DIRECT DCH REQUESTS  
 TO ANY LOCATION IN/OUT OF MEMORY.



0015 EMAPA

\*\*00000 TOTAL ERRORS, 00000 PASS 1 ERRORS