digital

<u>DV11-Ø</u>

Engineering DrawingsDigital Equipment Corporation

The material herein is for information purposes only and is subject to change without notice. Digital Equipment Corporation assumes no responsibility for any errors which may appear herein.

These drawings and specifications herein are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.


Copyright • 1975, Digital Equipment Corporation

digital	QUIPMENT ORPORATION
---------	------------------------

DRAWING DIRECTORY

"THIS BRANING AND SPECIFICATIONS, MEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN MADLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976, DIGITAL EQUIPMENT CORPORATION"

BASIC ASSY (DV11) D-UA-DV11-0-0 ENGINEERING SPEC. A-SP-DV11-0-1 ACCEPTANCE PROCEDURE SOFTWARE LIST D-UA-DV11-0-4 A-SP-DV11-0-1 A-SP-DV11-0-5 A-PL-DV11-0-5 A-PL-DV11-0-6 WIRE LIST D-BD-DV11-0-8 DV11 MODULE TEST PROCEDURE A-SP-DV11-0-3 A-SP-DV11-0-4 A-SP-DV11-0-4 A-SP-DV11-0-4 A-SP-DV11-0-4 DV11 TEST PROCEDURE A-SP-DV11-0-3 A-SP-DV11-0-3 A-SP-DV11-0-3 A-SP-DV11-0-4 DV11-AA COMM. MUX CONTROL UNIT X DV11-BA MODULE SET & DIST. PANEL (SYNCH) X	NT SET
ENGINEERING SPEC. A-SP-DV11-0-1 ACCEPTANCE PROCEDURE A-SP-DV11-0-2 ACCEPTANCE PROCEDURE A-SP-DV11-0-3 SHIPPING LIST A-PL-DV11-0-5 SOFTWARE LIST A-PL-DV11-0-6 WIRE LIST D-BD-DV11-0-8 DV11 MODULE TEST PROCEDURE A-SP-DV11-0-2 A-SP-DV11-0-2 A-SP-DV11-0-3 A-SP-DV11	
ENGINEERING SPEC. A-SP-DV11-0-1 ACCEPTANCE PROCEDURE SHIPPING LIST SOFTWARE LIST A-PL-DV11-0-6 WIRE LIST D-BD-DV11-0-8 DV11 MODULE TEST PROCEDURE A-SP-DV11-0-2 ACCEPTANCE PROCEDURE A-SP-DV11-0-3 A-SP-DV11-0-4 A-SP-DV11-0-3 A-SP-DV11-0-3 A-SP-DV11-0-3 A-SP-DV11-0-3 A-SP-DV11-0-4 A-SP-DV11-0-3 A-SP-DV11-0-4 A	
SHIPPING LIST SOFTWARE LIST A-PL-DV11-0-5 A-PL-DV11-0-6 WIRE LIST A-PL-DV11-0-6 NIRE LIST D-BD-DV11-0-8 ACCEPTANCE PROCEDURE A-SP-DV11-0-4 DV11-AA DV11-AA DV11-AA DV11-BA MODULE SET & DIST. PANEL (SYNCH) X	
SOFTWARE LIST WIRE LIST N-WL-DV11-0-6 DV11-AA DV11-AA D-BD-DV11-0-8 D-BD-DV11-0-8 D-BD-DV11-0-8	
WIRE LIST COMM. MUX CONTROL UNIT X DV11 MODEM CONTROL D-BD-DV11-0-8 DV11-AA COMM. MUX CONTROL UNIT X DV11-BA MODULE SET & DIST. PANEL (SYNCH) X	
DV11 MODEM CONTROL D-BD-DV11-0-8 D-BD-DV11-0-8 D-BD-DV11-0-8	
	┿┿┪╽
INTERCONNECTION DV11 C-IC-DV11-0-9 DV11-BB MODULE SET & DIST, PANEL (ASYNCH) X	1 1 17
DV11_BC SVNCH ASVNCH MODITE CEM	
WIRED ASSY D-IA-7010655-0-0 BACKPLANE ASSY D-IA-7010719-0-0 & DIST. PANEL X	
POWER HARNESS (DV11) D-IA-7010835-0-0	
CIRCUIT SCHEMATIC (BACKPLANE) D-CS-5411420-0-1	
ALU AND TRANSFER BUS D-CS-M7836-0-1	
UNIBUS DATA AND NPR CONTROL D-CS-M7837-0-1 ROM, RAM & BRANCH D-CS-M7838-0-1	$\bot \bot \bot \Box'$
SYNCH MUX LINE CARD D-CS-M7839-0-1	
LINE CARD Ø-3 (SYNCH) D-BS-DV11-0-10	+++1'
LINE CARD 4-7 (SYNCH) .D-BS-DV11-0-11	╅┿┩╵
LINE CARD 8-11 (SYNCH) D-BS-DV11-0-12 LINE CARD 12-15 (SYNCH) D-BS-DV11-0-13	┿┿┩╵
MICROPROGRAM LISTING K-CS-DV11-0-14	++-1!
ASYNCH MUX LINE CARD D-UA-M7833-0-0	
ASYNCH MUX LINE CARD B-PL-M7833-0-0	+++1
ASYNCH MUX LINE CARD D-CS-M7833-0-1 LINE CARD Ø-3 (ASYNCH) D-BS-DV11-0-15	111
LINE CARD Ø-3 (ASYNCH) D-BS-DV11-0-15 LINE CARD 4-7 (ASYNCH) D-BS-DV11-0-16	
LINE CARD 8-11 (ASYNCH) D-BS-DV11-0-17	
LINE CARD 12-15 (ASYNCH) D-BS-DV11-0-18	
BUS CONTROL & MUX D-CS-M7807-0-1	Ш
MODEM CONTROL D-CS-M7808-0-1 INTERNAL BUS CONN. M92Ø C-CS-M920-0-1	+ + + 1
DV11 DIST. PANEL (C.S.) D-CS-5411153-0-1	444
MODEM I/O CABLE ASSY C-UA-BCØ8R-0-0	┸┼┦╏
H325 TEST CONNECTOR D-CS-H325-0-1	┼┼┪╵
H861 TEST CONNECTOR D-CS-H861-0-1 H8612 LINE CARD TEST C-UA-H8612-0-0	┼┼┨╏
CONNECTOR	╁┼┪╹
MODEM CONTROL D-CS-M7147-0-1	
	++-1
NED ON OPTION POOR DATE	
DV11 DATE BASIC ASSY	
S. ROBERTS 4-23-75 PROJENG. DATE S. ROBERTS 4-23-75 PROJENG. DATE	
DV11 CHK'D. DATE BASIC ASSY	
J. E. McNAMARA 4-23-75 PROD. DATE SIZE CODE NUMBER	REV
R. WALL 4-23-75 B DD DV11-0	11
R. WALL 4-23-75 B DO DV11-0 FIELD SERV. DATE O	K
R. WALL 4-23-75 B DO DV11-0	



DEC 16-(325)-1062-3-N871


CUST	OME IT SE	?	_		EL	ECTR	ICAL		CUE	STOM	IER ET				E	ELEC	CTRICAL	
1		150 051	FIND NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE	1		П	# 0 # E	F860 80.	·DRAWING NO.	REY	NO OF	'	OPTION NO./FILE DATE
X		T	1	D-UA-DV11-Ø-Ø	B	9	BASIC ASSY (DV11)		хÌ	十	11	.16	; †	D-CS-M7836-Ø-1	14	10	ALU AND TRANSFER BUS	
X				A-SP-DV11-Ø-1	8	44	ENGINEERING SPEC			\top	11	4	+	K-CO-M7836-Ø-4	 	1		
		K		A-SP-DV11-Ø-2	Α	3	DV11 MODULE TEST PROCEDURE					1	7	D-AH-M7836-Ø-5		1		
		X		A-SP-DV11-Ø-3	B	19	DV11 TEST PROCEDURE			_	11	十	7	В-МН-М7836-Ø-6	+	† i	MODULE ECO HISTORY	
X		X		A-SP-DV11-Ø-4	Α	3	ACCEPTANCE PROCEDURE						T					
X		\perp		A-PL-DV11-Ø-5		1	SHIPPING LIST								_	1		
X				A-PL-DV11-Ø-6	A	1	SOFTWARE LIST			丁	\sqcap	1	1					
X		Ι		D-BD-DV11-Ø-8	A	2	DV11 MODEM CONTROL		x		\Box	17	, †	D-CS-M7837-Ø-1	#	11	. UNIBUS DATA AND NPR CONTROL	
X		\mathbf{I}		C-IC-DV11-Ø-9	Α	1	INTERCONNECTION DV11				† †	Ť	\top	K-CO-M7837-Ø-4	- 1"	1	X-Y COORDINATE HOLE LOCATION	
X				D-BS-DV11-Ø-1Ø	A	8	LINE CARD Ø-3 (SYNCH)		\Box	1	T	十	\dashv	D-AH-M7837-Ø-5		1	ASSY/DRILLING HOLE LAYOUT	
X _		\mathbf{I}		D-BS-DV11-Ø-11		8	LINE CARD 4-7 (SYNCH)			\top	† †	十	\top	B-MH-M7837-Ø-6	+	 	MODULE ECO HISTORY	
X.		T		D-BS-DV11-Ø-12	Α		LINE CARD 8-11 (SYNCH)	†			 	+	+		+	╁	LIOUGE ECO HISTORI	
x		T		D-BS-DV11-Ø-13		- 8	LINE CARD 12-15 (SYNCH)	1	\vdash	+	 	+	+		_	-		
С		T	1	K-CS-DV11-Ø-14		13	MICROPROGRAM LISTING	†	\vdash	+	1 1	+	\dashv		+-	1		
X			1	D-BS-DV11-Ø-15		10	LINE CARD Ø-3 (ASYNCH)	 	\vdash	+-		+	\dashv			├		
X		1	1	D-BS-DV11-Ø-16		10	LINE CARD 4-7 (ASYNCH)		7	+	+ +	18	, +	D-CS-M7838-Ø-1	1/2	11	DOM DAM a DAME	
X		1	1	D-BS-DV11-Ø-17	+	10	LINE CARD 8-11 (ASYNCH)	+	1	+	+ +	+	<u>'</u>	K-CO-M7838-Ø-4		+		
X		1	T	D-BS-DV11-Ø-18	+	10	LINE CARD 12-15 (ASYNCH)	+	\vdash	+	╁┼	╅	\dashv	D-AH-M7838-Ø-5	+-	+ -	X-Y COORDINATE HOLE LOCATION	
		1	t		+	1	DINE CARD 12-15 (ASINCH)		\vdash	+	+ +	+	+	B-MH-M7838-Ø-6		1	ASSY/DRILLING HOLE LAYOUT	
		+	1		+	 			\vdash		╁╌╂╴		-	K-CS-M7838-Ø-8		1		
		+	1		+			+	\vdash	+	╁	+	+			9	(ROM LIST)	
x		+	2	D-AD-7010834-0-0	#	1	LOGIC ASSY (DV11)	+	\vdash	+	╁╂	+	\dashv	K-CS-M7838-Ø-9		9	1	
X	\dashv	+	╁╴	D-1A-7010835 0 0	#		POWER HARNESS (DVII)	 	\vdash		╁╌╂╌		-	K-CS-M7838-Ø-1Ø		9	1 2 112 0112 (1011 1201)	
	-	1	 	B-1A-7010033 0 0	74	+	FOWER HARINESS (DVII)		\vdash	-	+	+	\rightarrow	K-CS-M7838-Ø-11		9		
++	+	+	 		 -	t			\vdash		$oldsymbol{oldsymbol{\perp}}$		_	K-CS-M7838-Ø-12		9		
+	+	╁	1		+					\perp	$oldsymbol{\downarrow}$	1	_	K-CS-M7838-Ø-13		9		
+	+	+-	1							\bot		\bot		K-CS-M7838-Ø-14		9		
-	\perp	上	1	D=1D=7010655=0=0	1 -							\perp		K-CS-M7838-Ø-15		9	23-A1Ø8A2 (ROM LIST)	
#	\equiv	\blacksquare			7		WIRRD ASSY (DV11)					\perp						
	丁	+		A WT 7010655	1		WIRE LIST				$oldsymbol{ol}}}}}}}}}}}}}}}}}}$	\perp	\perp					
	-	╂	<u> </u>	=A WT-7010655-0			AWT REVISION STATUS											
-	\dashv	╁	3	B-DD-7010655-Ø	A	1	DRAWING DIRECTORY											
	-	╀	 		-				X			79	T	D-CS-M7839-Ø-1	#	9	SYNCH MUX LINE CARD	
	\perp	┺			—						П		Т	K-CO-M7839-Ø-4		1		
*		#		D-IA-7010719-0-0	17	1	BACKPLANE ASSY				П		\top	D-AH-M7839-Ø-5		1	ASSY/DRILLING HOLE LAYOUT	
+		1_			\bot							T		B-MH-M7839-Ø-6		1	MODULE ECO HISTORY	
\dashv	\dashv	1	—		1							1	1		1			
	\dashv	1_	—		1		`			1		丁	\top			1		
┵	\dashv	1	<u> </u>	2 66 541146	 _							1	1		\neg			
X	\dashv		15	D-CS-5411420-0-1	#	1	CIRCUIT SCHEMATIC	1		\top		1	\top		1	t		
				K-CO-5411420-0-4		1	X-Y COORDINATE HOLE LOCATION			1		1	_		\top			
+			L	D-AH-5411420-0-5		1	ASSY/DRILLING HOLE LAYOUT			1		1	\top			T^{-}		
+	\bot	\sqcup	L	B-MH-5411420-0-6		1	MODULE ECO HISTORY			1	1	+	+		\top	1		
$\perp \perp$								+	十	+	+	+	+		+	t		
								1	\vdash	+	+	+	+		+	 		
co	OME T SE DES B 1	r	C:	PRINT OF DOCUMENT INCLUDE NCLUDES ALL PRINTS INDICAT CONFIDENTIAL AUTHORIZED S	TED O	n doa	MENT	1	TIT	TLE	В	AS	IC	ASSY (DV11)		ET	SIZE CODE NUMBER 3 OF 5 B DD DV11-Ø	REV

DEC 16-(325)-1062-28-R972


MX


CUST	OMER T SET		Щ,	[A]	ECTE	RICAI			CU	STOM INT B	ER			E	LECT	RICAL	
		6.	8			NO OF		OPTION NO./FILE				9			MO		OPTION NO./FLE
1		18	2	DRAWING NO.		SHIT	DESCRIPTION	DATE	1		1	1	·DRAWING NO.	REV	OF SHT	DESCRIPTION	DATE
X	╟╫	1	10	D-CS-M78Ø7-Ø-1	#	7	BUS CONTROL & MUX		X			, 16		Ħ	1	DM11-BB TEST CONNECTOR	
	┝┼	╀	+	K-CO-M78 \$ 7-\$-4 D-AH-M78 \$ 7-\$-5	+	1	X-Y COORDINATE HOLE LOCATION	_				1_	К-СО-Н861-Ø-4		1	X-Y COORDINATE HOLE LOCATION	
$\vdash \vdash$	$\vdash \vdash$	╁	╂─┤	B-MH-M78 6 7-6-6	┼	1	ASSY/DRILLING HOLE LAYOUT		\vdash	_	\sqcup	 	D-AH-H861-Ø-5		1	ASSY/DRILLING HOLE LAYOUT	
\vdash	\vdash	╁┈	H	B-MH-M/88/-8-6	+-	 	MODULE ECO HISTORY		\vdash		┵	+	В-МН-Н861-Ø-6		1	MODULE ECO HISTORY	
\vdash	\vdash	十	1 1		+	-			\vdash		\vdash	╄			L		
		1	1		+-	 		 	\vdash	+	╁╂╴	+-	<u> </u>	╀	-		
		†			+ -			 		+	╁╁	╁		4			
X			11	D-CS-M7147-Ø-1	7	7	MODEM CONTROL	 	\vdash	+-	++	17	B-DD-H8612-Ø	┿	2	TIME CARD STOR CONTROLS	+
				K-CO-M7147-Ø-4	1	1	X-Y COORDINATE HOLE LOCATION		\mathbf{x}^{\dagger}	+		+=:	C-UA-H8612-Ø-Ø	#	1	1 Constant Const	+
				D-AH-M7147-Ø-5		1	ASSY/DRILLING HOLE LAYOUT	1.		+	1	+		17	+ -	LINE CARD TEST CONNECTOR	+
		1_		B-MH-M7147-Ø-6		1	MODULE ECO HISTORY			1			· · · · · · · · · · · · · · · · · · ·	+	 		+
		$oldsymbol{\perp}$						1				1		+		·	+
		╄	\longrightarrow											+-			+
		╀	\vdash		ļ							18	B-DD-M7833-Ø		1	ASYNCH MUX LINE CARD	1
-	-	╀	12	0 111 110 M d d	-	<u> </u>			X				D-UA-M7833-Ø-Ø	1	3	ASYNCH MUX LINE CARD	+
\vdash	-	╀	12	C-UA-M92Ø-Ø-Ø	+	1	INTERNAL BUS CONN. ASSY		X				B-PL-M7833-Ø-Ø		4	ASYNCH MUX LINE CARD	
x		╀		A-PL-M92Ø-Ø-Ø	-	1	INTERNAL BUS CONN. M92Ø		X				D-CS-M7833-Ø-1		10	ASYNCH MUX LINE CARD	
^	-	╂─		C-CS-M92Ø-Ø-1 K-CO-M92Ø-Ø-4	*	1	INTERNAL BUS CONN. M92Ø			\perp		1	D-MD-5Ø12Ø25-Ø-Ø		3	DRILL AND ETCH DRAWING	
	-	+	┢─┼	D-AH-M92Ø-Ø-5	-	1	X-Y COORDINATE HOLE LOCATION	ļ				1_	B-MH-M7833-Ø-6		1	ASYNCH MUX LINE CARD	
				D MI-MYZD-D-3	┼	+-	ASSY/DRILLING HOLE LAYOUT	 	\vdash	-	\vdash	1_		_			
					 						-	1	0.00 115000	٠.,	ļ <u>.</u>		
	\top	T			 				X	-	├-	111	D-CS-M7808-0-1	推	7	MODEM CONTROL	
					1			 		-	┵	╁	K-CO-M78Ø8-Ø-4		1	X-Y COORDINATE HOLE LOCATION	
:			13	B-DD-H317-Ø-Ø	1.	3	H317 CABLE BOX ASSY	+	$\vdash \vdash$	+-	\vdash	╁┈	D-AH-M78Ø8-Ø-5	+	+-	ASSY/DRILLING HOLE LAYOUT	
X				D-CS-5411153-0-1	#		DV11 DIST. PANEL (C.S.)	 		+-	-	+-	B-MH-M7808-Ø-6	+	├	MODULE ECO HISTORY	
						Ť	JULY DIDI: TRABE (C.S.)	†	\vdash	+-	++	+		+-			
									\vdash	+		╁		+-	├		+
-		\sqcup								+-	- -	+-		+-	 		+
X	_	Ц	14	C-UA-BCØ8R-Ø-Ø	#	1	BCØ8R I/O CABLE			\top		†		+	 		+
\dashv		Ш	\vdash							\top		1		+-	†		
-+-1	+	Н	\vdash									T		1	†		+
	+	Н	$\vdash \vdash$		-		•						· · · · · · · · · · · · · · · · · · ·				1
x	+	H	15	D-CS-H325-Ø-1	اط	\vdash	112.2.6 magazine				\coprod			\mathbf{I}^{-}			
	_	H		K-CO-H325-Ø-4	#	1	H325 TEST CONNECTOR			\bot	\Box						
	+	H	1	C-AH-H325-Ø-5	+-	+++	X-Y COORDINATE HOLE LOCATION ASSY/DRILLING HOLE LAYOUT		\sqcup	4	$oldsymbol{\sqcup}$	1					
_	\top	H		B-MH-H325-Ø-6	\vdash	+	MODULE ECO HISTORY	1		\dashv	igspace	1_		1	L		
11	\top	П	.		$+ \dashv$	┝┋┤	John Dec Histori		$\vdash \downarrow$	\dashv	$\vdash \vdash$	1-		1			
		П	1		1				\vdash		$\vdash \vdash$	┼		4			
								╅━━━┪	\vdash	\dashv	├-╂-	+-		+	 		
								+	-		$oldsymbol{+}$	+-		+	├ ──		↓
\Box								++	\vdash	+-	H	+-		+	┼		
	OMER			PRINT OF DOCUMENT INCLUDE					Tit	rLE		4		_	<u> </u>	SIZE CODE NUMBER	+
	T SET	٠ ا	c =	INCLUDES ALL PRINTS INDICAT	ED O	N DOG	MENT				_						REV
	DES		s =	CONFIDENTIAL AUTHORIZED SK	CNAT	JRE RE	QUIRED			BAS	IC	ASS	Y (DV11)	245	ET4	of 5 B DO DV11-Ø	K
DR	B 10	98															


CUSTO	ME	P	L				MECH	anical		C	UST	OMEI T SET	1			M	ECHA	NICAL	
1		- 1 -		F860 NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FIL DATE	1			┧ ₩	FIED NO.)	RE	NO OF		OPTION MO./FILE DATE
	Ī		I	1	D-UA-DV11-Ø-Ø	В	9	BASIC ASSY (DV11)		十	H		十	<u>.</u>		┿	+		
	\Box	\perp	I		D-MD-7408510-0-0		1	CROSS BAR CABLE BRKT		1			T	1		十	+		1
$\perp \downarrow \downarrow$	\bot	\bot	┸	\bot	C-IA-7408283-0-0		1	SIDE BAR SUPPORT								+			
\dashv	\bot	4	┸	-	C-IA-7411632-0-0		1	STRAIN RELIEF											
++	+	+	+	\dashv	C-IA-7411633-0-0	4-	1	CLAMP, STRAIN RELIEF		1_	Ц		1_	L		$oxed{\mathbb{L}}$			
+++	+	╁	╁	+		╁—	-			4_	\sqcup	\vdash	╄	↓_					
$\dashv +$	+	+	╁	+		-				4_	\sqcup	\vdash	╀	lacksquare		1			
++	+	╁	╆	\dashv		+	-			4-	\vdash	╟	╀-	╄		\downarrow			
++	+	十	+	2	D-AD-7010834-0-0	+-	1	LOGIC ASSY (DV11)		╂	╁┤	\vdash	╀┈	╀		+-	ļ		
++	十	T	十	-	D-IA-7010835-0-0	+-	1	POWER HARNESS (DV11)		╂	╀╌╂	-	╁	╁		+			<u> </u>
	\top	十	1	寸		1		100000000000000000000000000000000000000		╂	H	+	+	╁╴	· · · · · · · · · · · · · · · · · · ·	+	+	· · · · · · · · · · · · · · · · · · ·	
	1	T		\top		1				1	\dagger	\vdash	T	十		+	+	 	
	\Box									1	1 1		†	1		+-	+		
	\perp	L											1	T			+-		
$\bot \bot$	\bot	┸	┸	3	B-DD-7010655-0		1	DV11 WIRED ASSY						T			†		
+	_	1	4	4		 													
+++	4	+	╀	4		<u> </u>							Γ						†
++	+	+-	╁	+		+				1_			$oldsymbol{\perp}$	L		$oxed{\Box}$			
+	+	┿	+	4	D-IA-7010719-0-0			DAGKPLANE-ASSY	`	╂	\sqcup		1_	↓_		\perp			
++	+	╁	+	+		-				╂	\vdash		\bot	1			ļ		
++	+	十	╁	╁		+-				1	╁╌╁	\vdash	╁			\bot			
	\top	十	十	\top		+	1			╊	╁╌╁		╀	╀	 	+	+		ļ
11	十	十	t	\top		 				╂-	╁╌╁	\vdash	╀	╀		+	+		ļ
		1	1:	2	C-UA-M92Ø-Ø-Ø		1	INTERNAL BUS CONN ASSY		╊	╁╌╁	-	╁┈	╁		+	+		ļ
		T	T		A-PL-M92Ø-Ø-Ø		1	INTERNAL BUS CONN. M92Ø		-	+ +		╁	╁		+	+		
		$oldsymbol{\mathbb{L}}$	\mathbf{L}	\Box	A-DC-7407806-0-0		1	DEC UNIBUS DECAL		╊	\dagger	\vdash	╁╴	╁		+	+		
$\perp \downarrow$	丄	\perp		\perp						1	\dagger		T	t		+	+		
$\perp \downarrow$	\perp	┸	L	\perp						1	1 1		1-	t		+	+-		
++	\perp	┸	┸	\bot									1	T		\top			
++	\perp	╀	Ļ ,	<u>.</u>		<u> </u>							1			1			<u> </u>
++	+-	╁	[1]	}	B-DD-H317-Ø	1	3	H317 CABLE BOX ASSY											
++	+	╀	╀	+									L		·				
++	+	╁	╁	+		┼	 			1	\sqcup								
++	+	T	✝	+		+-	╁╼╼╁			1	\sqcup	1	1	_		1	1		
11	+	1	1	1	C-UA-BCØ8R-Ø-Ø	1	1	MODEM I/O CABLE ASSY		1	╁┤		╀	_	-	+	 		
11	1	1	1	*	~	+	 	HODER 1/O CABLE ASSI		! —	\vdash	\vdash	+	1	 	+	+		ļ
	T	1	1	1		\dagger	 			╂	\vdash	-	╀	╂—	 	+			ļ
	I	Ι	Ι							1-	╁┼	-	╀	╂─		+-	+		
\Box	$oldsymbol{oldsymbol{oldsymbol{oldsymbol{\Box}}}$			$oldsymbol{\mathbb{T}}$					1	╂	╁┼┼	+	+	\vdash	 	+-	+	+	
$\bot \bot$	\perp			\perp						╋	+	-+	+	 	 	+-	+-		
			L	\perp						十	╅	+	t^{-}	┢	 	╅	+		
PRINT COD	SE ES	T	C	=	PRINT OF DOCUMENT INCLUDE INCLUDES ALL PRINTS INDICAT CONFIDENTIAL AUTHORIZED SK	ED OI	N DOQ	MENT		ľ	ITLI		ASI	ıc	ASSY (DV11)	31	EET 5	SIZE CODE NUMBER OF B DD DV11-Ø	REV





•




















s drawing and specifications, herein, are the property of Digital uipment Corporation and shall not be reproduced or copied or used whole or in part as the basis for the manufacture or sale of items hout written permission.

DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS **ENGINEERING SPECIFICATION** DATE May 17,] 974 DV11 Communications Multiplexor **REVISIONS** REV DESCRIPTION CHG NO ORIG APPD BY DATE Α ECO CHANGE 00001 J.McNAMARA 5-75 7/K/75 Lu Hemais-В ECO CHANGE 00004 W.SMITH 4-76 JEW Marie 5/28/76

5-23-74 APPD

DEC 16-(392)-1079-N971 DRA 107 **ENGINEERING SPECIFICATION** digiti CONTINUATION SHEET DV11 Communications Multiplexor General Description The DVll is a sixteen line multiplexor for the PDP-11 family of computers. The DVll is designed to achieve very high throughput (16 lines times 1200 characters per second times two directions equals 38,400 characters per second in DDCMP mode, 26,000 characters per second in character oriented protocols) by the use of NPR transfers on both transmission and reception. The use of control bytes stored in core tables makes the DV11 essentially a classical state machine and permits it to achieve hardware throughput capabilities without committing the hardware design to any specific protocol. The DVll is housed in a nine slot double system unit and includes a distribution panel for each eight line group and a complete sixteen line modem control similar to the DM11-BB modem control. RECEIVERS TRANSMITTERS MASTER SCANNER CHARACTER PROCESSOR **RECV** NPR CHAR CONTROL STOR SILO RCV INTERRUPT RAM CHARACTER REGISTER UNIBUS Figure 1: Block Diagram of DV11

DEC FORM NO DEC 16-(381)-1022-N370

SHEET 2 OF 44

REV

В

NUMBER

DV11-0-1

SIZE CODE

NUMBER

DV11-0-1

REV B

SIZE CODE SP

ENGINEERING SPECIFICATION

digitar

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

A DV11-AA is the option designation for the DV11 control logic and double system unit. No lines or distribution panels are implemented with this option. Three option designations are provided for ordering the line cards in eight line groups. Each group contains a distribution panel in addition to the selection type of line cards. Line cards for eight synchronous lines are designated a DV11-BA option. Line cards for eight asynchronous lines are designated a DV11-BB option. For four synchronous, four asynchronous line card mixture, DV11-BC is the option designation.

The basic elements of the DVll are shown in figure 1.

The Receivers (16) assemble characters received from serial communications lines and assert a flag as each character is received. The Transmitters (16) disassemble characters and transmit them on serial communications lines and assert a flag whenever they can accept another character for transmission.

The Master Scanner sequentially checks the Receivers and Transmitters for each line to see if flags exist.

The Character Processor is a ROM controlled microprocessor which handles all characters received or transmitted by the DV11. It controls all non-Unibus data transfers and steps the Master Scanner. Except for those occasions where a Unibus instruction or NPR transfer involving the DV11 is taking place, the microprocessor never stops.

The Received Character Storage Silo is a first-in, first-out storage buffer. While most characters received by the DVll will propagate through this buffer and be directly transferred to PDP-ll core by means of an NPR transfer, the occasion may arise when the attention of the PDP-ll program is required before this is done in the case of a particular character. To prevent the Receivers from experiencing data overruns during the interval that the DVll is awaiting program attention, the microprogram will continue to load the received characters into the first-in first-out buffer, but the action of the Character Processor in withdrawing characters from the buffer will cease until the PDP-Ll program responds to the interrupt caused by the special character at the bottom of the silo buffer.

SIZE CODE NUMBER REV B

DEC FORM NO DEC 16-(381)-1022-N370

SHEET __3 OF __44

ENGINEERING SPECIFICATION

d∃gita⊲

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

The character which requires PDP-11 program attention is copied into the Next Received Character Register at the time the aforementioned interrupt is generated.

The RCV Interrupt Character Register is a Unibus addressable register used by the microprogram to show the PDP-11 program any received character, along with line number and error flags, for which the microprogram requires assistance in processing.

The NPR Control is the hardware which the microprogram uses to gain control of the Unibus in order to store received characters, obtain characters for transmission, and obtain control bytes that direct the character processing.

The RAM contains the current addresses and byte counts used in the aforementioned NPR transfers. The initial values are loaded by the PDP-11 program via the Unibus and these values are subsequently updated by the microprogram. The RAM also contains a line protocol byte for each line by which the PDP-11 program can specify what action is to be taken when the byte count reaches zero and what type of block check polynomial should be used. In addition, a line state byte is stored for each line providing a snapshot of what microprogram activity is in progress on a particular line.

Operation

The Master Scanner checks both Receivers and Transmitters for flags indicating that characters are to be read from them (receivers) or loaded into them (transmitters).

If the Master Scanner finds a receiver flag, the microprocessor performs a data transfer operation reading a character from that Receiver and loading it into the Received Character Storage Silo.

If the Master Scanner finds a transmitter flag, the microprocessor utilizes the NPR Control to obtain a character from core and to obtain a control byte from core. The control byte contains information regarding any special treatment the character is to receive during transmission.

SIZE CODE SP

NUMBER DV11-0-1

В

REV

After any such treatment, the microprocessor loads that character into that Transmitter for transmission.

In addition to servicing Receiver flags and Transmitter flags, the microprocessor also retrieves characters from the Received Character Storage Silo. As removed from the character storage silo, each character is accompanied by its line number and error flags.

If any of the error flags are set, the microprocessor places the character in the Receiver Interrupt Character Register and generates an interrupt. If there are no error flags set, the microprocessor appends "Mode bits*" to the high order end of the character and uses the resultant expanded character as an offset in a core table from which a control byte appropriate to that character and mode is retrieved. The control byte indicates whether or not an interrupt should be generated (i.e., special character), whether or not the character should be included in the block check character calculation, whether or not the character should be stored in the core message table for that line, and whether or not the "Mode bits" for that line should be changed. In those cases where the microprocessor deposits a character in the Receiver Interrupt Character Register (either because of error flags or as a result of information in the control byte), no further action** is taken by the microprocessor in retrieving characters from the Received Character Storage Silo until so directed by the setting of System Control Register bit Ø8 - Receiver Interrupt Response Complete.

The details of DV11 operation are best understood by reference to the register bit explanations which follow on sheets 6 to 36. Most bits are the same for synchronous and asynchronous applications, but where they differ, notes refer the reader to the appropriate information on sheets 37 to 44.

*Mode bits are always loaded into bits Ø8, Ø9, and lØ. Thus, the core tables containing the mode bytes always contain 256 bytes for each mode - i.e., all received characters are treated as 8-bit characters.

**If the program is too tardy in servicing the Receiver Interrupt Character Register, the silo will overflow - See System Control Register (address XØØ) bit 14.

SIZE CODE NUMBER REV
SP DV11-0-1 B

DEC FORM NO DEC 16-(381)-1022-N370

SHEET _5 OF _44_

ENGINEERING SPECIFICATION

dugitar

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

System Control Register - Address XØØ

The System Control Register is a byte addressable register. The bit assignment is as follows:

- <u>Bit</u> Description
- ØØ Microprocessor GO

This bit when set permits the DVll to cycle the Microprocessor that controls the DVll. This is read/write, CLEARED by Initialize. System programs must set this bit for the DVll to function.

- ROM Single Step (For Maintenance Use)

 This bit permits the PDP-11 program to execute one ROM cycle (only). This bit is read/write, cleared by Initialize. When the ROM cycle begins, this bit is automatically cleared.
- ROM Branch Disable (For Maintenance Use)

 This bit when set assures that the DVll microcode will not branch if the ROM cycles to a branch instruction while this bit is set. This bit is read/write, cleared by Initialize.
- ROM Data Source Select (For Maintenance Use)

 This bit when set enables the ROM Data Register (a microprocessor register) to be loaded from the Unibus by doing a write into the Special Functions Register (address X12). This bit is read/write, cleared by Initialize.
- Ø4-Ø5 Memory Extension

The information stored in these bits becomes bits 16 and 17 respectively of any current address or control table base address loaded by the program into the RAM. These bits are read/write (cleared by Initialize) but when read, represent only the status of bits 4 and 5 of the System Control Register, not the status of address bits 16 and 17 of the selected line. See the Line Control Register for further information. This arrangement permits interrupt service routines to save the contents of the System Control Register accurately.

SIZE CODE NUMBER

SP DV11-0-1

ENG	INEERII	NG SPECIFICATION DESCRIPTION CONTINUATION SHEET	-
TITLE	DV11 C	ommunications Multiplexor	
	Ø6	Receiver Interrupt Enable	
		This bit, when set, permits the setting of bit 7 to generate an interrupt request. RW Init. clears.	
	Ø7	Receiver Interrupt (Vector A)	
		This bit, when set, indicates that the microprocessor has either (1) withdrawn a byte from a core control table indicating that an interrupt should be generated for the character presently being processed, or (2) the character presently being processed has one or more of its associated error flags set or (3) experienced a zero byte count, non-existant memory location, or memory parity error in processing this characater. The program should respond to this interrupt by setting SCRØ8. (The program might wish to alter the Control Byte Storage Register before setting SCRØ8.) This bit is read only except when SCRØ9 is set. It is cleared by Initialize.	
	Ø8	Receiver Interrupt Response	
		The setting of this bit clears SCRØ7 and allows the microprocessor to take action on the character in the RICR (according to the information stored in the Receiver Control Byte Storage Register) and to continue removing characters from the receive silo for processing	J.
	Ø9	Bit 7 & 15 Write Enable (Maintenance)	
		This bit, when set, permits the program to write bits 7 and 15 of this register. This bit is read/write, cleared by Initialize. This register must be word addressed when and while this bit (SCRØ9) is set.	
	1ø	NPR Status Overflow Interrupt	
		This bit, when set, indicates that the DV11 hardware checked the NPR status register (a silo) and found that there was no room due to insufficient program attention to servicing this register. All DV11 transmitter action in performing NPR trasnfers will cease until this condition is corrected. This bit is read/write, cleared by Initialize.	
ı			į
		SIZE CODE NUMBER RE	V

ENGINEERING SPECIFICATION digirtail CONTINUATION SHEET DV11 Communications Multiplexor 11 Master Clear This bit, when set, generates "Initialize" within the DVll data handling sections (It does not affect the modem control.). The silos (both received cnaracter and NPR status*) are cleared. The secondary registers are not cleared. This bit is read/ write and is self-clearing. 12 Storage Interrupt Enable This bit, when set, permits the setting of bit 10to generate an interrupt request. Read/write, cleared by Initialize. 13 NPR Status Interrupt Enable This bit, when set, permits the setting of bit 15 to generate an interrupt request. This bit is read/ write, cleared by Initialize. 14 Unused 15 NPR Status Interrupt (Vector B) This bit is set whenever there is one or more entries in the NPR Status Register, which is a silo-type register. The reading of that read-once register clears this bit, but it resets again if a new entry moves down into the register to replace the previously read entry. This bit is read only except when SCRØ9 is set, when it is read/write. This bit is cleared by Initialize *The NPR Status Register Bit 15 ("Entry Present") is cleared by Initialize; the other bits are not. SIZE CODE SP NUMBER DV11-0-1

Receiver Interrupt Character Register - Address x02 This register is read only, cleared by Initialize. Bits Description ### Bits Description These bits contain the interrupting characters, than 8 bits, the parity bit will appear iately to the left of the highest order the character. See special note associal with Error Code 0101 below. #### Bits Indicate the line number on white interrupting character was received. Bit the least significant bit. #### 12-15 Error Code These bits indicate the reason that the ter shown in bits #### 9### 9### 9## 9## 9## 9## 9## 9##	EN	GI	NEE	RING	SPECIFICATION	800	qet		CONTINUATION SHEE	T
### This register is read only, cleared by Initialize. ### Bits	TITLE	E	DVl	L Commu	nications Multiplexo	r				
These bits contain the interrupting character bit \$\eta(\text{M}\). On parity-equipped characters, than \$\eta(\text{bits}\) the least significant bit \$\eta(\text{M}\). On parity-equipped characters, than \$\eta(\text{bits}\) the least significant bit \$\eta(\text{bits}\) the least viall appear iately to the left of the highest order the character. See special note associate with Error Code 0101 below. \$\eta(\text{M}\) 88-11										
These bits contain the interrupting char right justified. The least significant bit \$\mathref{g}\$. On parity-equipped characters, than 8 bits, the parity bit will appear iately to the left of the highest order the character. See special note associa with Error Code 0101 below. \$\mathref{g}\$8-11 Line Number The bits indicate the line number on whi interrupting character was received. Bithe least significant bit. 12-15 Error Code These bits indicate the reason that the ter shown in bits \$\mathref{g}\$\mathref{g}\$-\mathref{g}\$7 generated an in request. Refer to Chart. Error Code Bit Meaning 5 14 13 12 0 0 0 0 SPECIAL CHARACTER The receipt of this character caused the of a control byte which had bit \$\mathref{g}\$\$ (gene interrupt) set indicating that this is a character. 0 0 0 1 PARITY ERROR This character was received with a parit opposite to that selected for this line parity sense switches on the line card. 0 0 1 0 OVERRUN The character(s) preceding this character line has (have) been lost due to failure DVII receiver system to keep up with the			Bits	<u>3</u>	Description					
right justified. The least significant bit \$\psi \mathcal{B} \mathcal{B} \mathcal{B} \mathcal{B} \mathcal{B} \mathcal{B} \mathcal{C} \mathcal{D} \mathcal{D} \mathcal{D} \mathcal{E} \mathcal{D} \math			ØØ-9	17	Interrupting Char	racte	r			
The bits indicate the line number on whi interrupting character was received. Bit the least significant bit. 12-15 Error Code These bits indicate the reason that the ter shown in bits \$\mathref{g}g					right justified. bit ØØ. On parity than 8 bits, the p iately to the left the character. Se	The frame of the second	lea ipp y b the eci	st si ed ch oit wi high al no	gnificant bit is aracters, less ll appear immed- est order bit in	
interrupting character was received. Bithe least significant bit. 12-15 Error Code These bits indicate the reason that the ter shown in bits \$\partial{g}\tau-\partial{g}\t			Ø8-1	.1	Line Number					
These bits indicate the reason that the ter shown in bits 00-07 generated an in request. Refer to Chart. Error Code Bit Meaning 15 14 13 12 0 0 0 0 SPECIAL CHARACTER The receipt of this character caused the of a control byte which had bit 00 (gene interrupt) set indicating that this is a character. 0 0 0 1 PARITY ERROR This character was received with a parit opposite to that selected for this line parity sense switches on the line card. 0 0 1 0 OVERRUN The character(s) preceding this characte line has (have) been lost due to failure DV11 receiver system to keep up with the					interrupting chara	acter	wa	s rec	ber on which the eived. Bit 8 is	
ter shown in bits \$6-67 generated an in request. Refer to Chart. Error Code Bit Meaning 15 14 13 12 0 0 0 0 SPECIAL CHARACTER The receipt of this character caused the of a control byte which had bit \$6 (gene interrupt) set indicating that this is a character. 0 0 0 1 PARITY ERROR This character was received with a parit opposite to that selected for this line parity sense switches on the line card. 0 0 1 0 OVERRUN The character(s) preceding this character line has (have) been lost due to failure DV11 receiver system to keep up with the			12-1	.5	Error Code					
Error Code Bit 15 14 13 12 0 0 0 0 0 SPECIAL CHARACTER The receipt of this character caused the of a control byte which had bit ØØ (gene interrupt) set indicating that this is a character. 0 0 0 1 PARITY ERROR This character was received with a parit opposite to that selected for this line parity sense switches on the line card. 0 0 1 0 OVERRUN The character(s) preceding this character line has (have) been lost due to failure DV11 receiver system to keep up with the					ter shown in bits	te the s ØØ-9	e r Ø7	eason gener	that the charac- ated an interrupt	
15 14 13 12 0 0 0 0 SPECIAL CHARACTER The receipt of this character caused the of a control byte which had bit ØØ (gene interrupt) set indicating that this is a character. 0 0 0 1 PARITY ERROR This character was received with a parit opposite to that selected for this line parity sense switches on the line card. 0 0 1 OVERRUN The character(s) preceding this character line has (have) been lost due to failure DV11 receiver system to keep up with the					Refer to Chart.					
O O O O SPECIAL CHARACTER The receipt of this character caused the of a control byte which had bit ØØ (gene interrupt) set indicating that this is a character. O O O I PARITY ERROR This character was received with a parit opposite to that selected for this line parity sense switches on the line card. O O I O OVERRUN The character(s) preceding this characte line has (have) been lost due to failure DVII receiver system to keep up with the	Erro	or (Code	Bit	Meaning					
The receipt of this character caused the of a control byte which had bit ØØ (gene interrupt) set indicating that this is a character. O O O I PARITY ERROR This character was received with a parit opposite to that selected for this line parity sense switches on the line card. O O I OVERRUN The character(s) preceding this character line has (have) been lost due to failure DVII receiver system to keep up with the				12						
This character was received with a parit opposite to that selected for this line parity sense switches on the line card. O O I O OVERRUN The character(s) preceding this characte line has (have) been lost due to failure DVII receiver system to keep up with the	0	0	0	0	The receipt of thi of a control byte interrupt) set ind	is cha which	ı h	ad bi	t ØØ (generate	
The character(s) preceding this characte line has (have) been lost due to failure DV11 receiver system to keep up with the	0	0	0	1	This character was opposite to that s	select	ed	for	this line by the	
character rate on this line.	0	0	1	0	The character(s) p line has (have) be DVll receiver syst	een lo tem to	st k	due : eep u	to failure of the	
							_	1	NUMBER DV11-0-1	REV

DEC FORM NO DEC 16-(381)-1022-N370 DRA 108

SHEET 9 OF 44

EN	IGI	NEE	RING	SPECIFICATION	d(eq+1)	3/1	CONTINUATION SHEE	T
TITL	.Ε	DVll	Comm	unications Multiplexor				
		<u>Code</u>		Meaning				
15		13		PARITY ERROR AND OV	ERRU	N		
0	0	1	1	(SEE PREVIOUS LISTIN	GS) (1	OR A	SYNCHRONOUS USE	
				SEE SHEETS 42843)				,
0	1	0	0	BYTE COUNT WARNING	•			
0	1	0	1	This character has be character that can be byte count is now ze BLOCK CHECK COMPLETE. A block of text or deck characters have the characters have check characters have check characters.	e sto: ro fo: D ata a: e bee:	red for recent the recent rece	or this line as the prize or this line as the process of the proce	ne ne.
				gram should now check	k the	accur	mulated receiver b	lock
				check; the DV11 pres	ents 1	the OI	of the high and	low
0	1	1	0	bytes of that registe UNDEFINED	er in	bits	00-07 of this reg	jister
0	1	_	1	UNDEFINED				
1	Ō	_	0	BYTE COUNT ZERO				
-	٠	U						_
				This character was no reception on this limplace to store this of	ne is	zero	and thus there is	for
1	9	0	1	UNDEFINED	liarac	cer.		
ī	Ó	1	Ō	UNDEFINED				
ī	0	ì	1	UNDEFINED				
ī	i	ō	ō	PROCESSING ERROR ØØ				
-	-	Ü		A nonexistant memory DV11 attempted to sto	time-	out o	occurred when the	
1	1	0	1	PROCESSING ERROR Ø1				
1	1	1	0	A nonexistent memory DV11 attempted to obtain with this character. PROCESSING ERROR 10	time- ain ţ	out c	occurred when the ontrol byte associ	ated
1	1	1	1	A memory parity error attempted to store the error should never or logic gives alarms or PROCESSING ERROR 11	nis ch ccur,	aract	er. (NOTE: this e memory parity	
-	-	-	-	A memory parity error attempted to obtain the with this character.	: occu	rred ntrol	when the DV11 byte associated	
exa des	mine	thi:	s reg	receiver interrupt (SCF ister (Receiver Interrup in the Receiver Control	t Cha	racte	r Register), make	anv
					SIZE	CODE	NUMBER	REV
				•	A	SP	DV11-0-1	B
						L	L	

DEC FORM NO DEC 16-(381)-1022-N370
DRA 108

SHEET 10 OF 44

ENGINEERING SPECIFICATION

digirtait

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

Note: Line Control Register bit definitions for synchronous lines are shown on sheets 11 to 15. Line Control Register bit definitions for asynchronous lines are shown on sheets 38 to 42.

Line Control Register - Address Ø4

This register controls the maintenance features associated with each line in the DVll and provides an opportunity for the PDP-ll program to read the extended address bits for each line.

The following bits are read only and may be read only after the appropriate bits in the Secondary Register Selection Register have been conditioned to select the appropriate secondary register for the appropriate line: Ø4, Ø5, and Ø7.

The following bits are read/write, but the read is only a read of the most recently written entry into this bit of this register, not a read of the status of this bit for this line (This is referred to as "write/limited read".). A write into one of these bits does not affect the selected line unless bit 15 is also set: Ø8, Ø9, 1Ø, 11, 12, 13, and 14. An example will clarify this. The PDP-11 program can read and write LPR 13 (Receiver Enable) at any time, but reading will only tell the program whether or not LPR 13 is set, not whether or not a particular line's receiver is enabled or not. In addition, the line specified in Secondary Register Selection Register bits ØØ-Ø3 will not be placed in Receiver Enable mode merely by the writing of bit 13 of the LPR. Rather, the line will be placed in Receiver Enable mode only when bit 15 is set in addition (or subsequent to) bit 13 being set.

The line number to which the maintenance information, search sync, or extended address applies is specified by bits $\emptyset\emptyset-\emptyset3$ of the Secondary Register Selection Register.

The bit functional assignments are as follows:

ØØ-Ø1 Reserved for Maintenance

(Caution: Various bits may appear here during normal DV11 operation.)

Ø2-Ø3 Unused

SIZE CODE NUMBER REV
A SP DV11-0-1 B

SHEET 11 OF 44

ENGINEERING SPECIFICATION d|ı^lg|ı.t≀a∃ **CONTINUATION SHEET** TITLE DVll Communications Multiplexor Ø4-Ø5 Extended Address Read (Read Only) For the line number entered in bits $\emptyset\emptyset-\emptyset3$ of the Secondary Register Selection Register these bits represent the status of bits 16 and 17 of the secondary register specified by bits Ø8-11 of the Secondary Register Selection Register. This permits the PDP-11 program to read the Extended Address bits of the Current Address and Control Table Base Address entries in the RAM. Ø6 Unused Ø7 Maintenance Bit Window (Maintenance) When in the maintenance mode Øl only, this bit can be used to monitor the input to the receiver logic of the selected line. The stimulus that creates the input could be either the maintenance Data bit or the serial output of the transmitter, depending on the state of the Transmitter Disable bit. Program read only. This bit does not represent the status of the selected line. Ø8 Maintenance Clock Pulse (Maintenance) (See Bit 15) This bit is used to simulate the Transmitter and Receiver Clock. It is used for diagnostic purposes only. With this bit, the diagnostic has the ability to single step the interface. Setting this bit causes the transmitter to transfer a bit from the internal shift register to the output of the transmitter and causes the receiver to transfer the input of the receiver into the internal shift register. This bit is program write only and is self-clearing. It pulses all DVII lines that are in maintenance mode Ø1. Transmitter Disable (Maintenance) (See Bit 15) This bit, when set, disables the output of this line's Synchronous Transmitter. In this way data from the Maintenance Data bit may be entered into the receiver. This bit is used only for maintenance purposes and is write/limited read.

SIZE CODE

11 & 12 Maintenance Mode Select (See Bit 15)

These bits are used to select any one of the three maintenance modes:

		BIT	SETTING
		12	11
1.	Internal Maintenance Mode	0	1
2.	External Maintenance Mode	1	0
3.	Internal Maintenance Mode		
	for Systems Testing	1	1
4.	Normal Operation	0	0

Internal Maintenance Mode (Ø1)

Internal Maintenance Mode clocking comes from the Maintenance Clock Pulse bit (bit Ø8) driven via the program. While using this mode, the following EIA level converters are disabled (This is done so that the majority of the logic can be diagnosed without disconnecting the modem cable.):

Receiver Clock Transmitter Clock Receiver Data Transmitter Data

Transmitted data is looped to received data on a TTL basis.

External Maintenance Mode (10)

When in the external maintenance mode, all lines connected to the data set must be removed at the data set interface. A special connector replaces the connector of the data set. The function of the special connector is to turn around specified signals after level conversion and bring them back to the DVll as simulated inputs.

Clocking in this mode is under control of internal DVll clocks in the same way as Internal Maintenance Mode 11.

> SIZE CODE NUMBER DV11-0-1

DEC FORM NO DEC 16-(381)-1022-N370

ENGINEERING SPECIFICATION

digita

CONTINUATION SHEET

DV11 Communications Multiplexor

Internal Maintenance Mode for Systems Testing (11)

With bits 12 and 11 both set to a one (mode 11), the internal maintenance mode provides internal clocking for the receiver and transmitter. The clocking rate is controlled by switches on the DVII line cards. Mode II will be the same as mode Øl with respect to data set control leads and TTL data loopback. The only difference is that in mode 11 the receiver and transmitter clocking is derived from internal clocks.

Bits 11 and 12 are write/limited read.

NOTE: If bits 12 and 11 are zero, normal operating mode is assumed.

13 Receiver Enable (See bit 15)

> When this bit is set by the program, a sync search is initiated on this line by the receiver logic. After an initialize, this bit must be set by the program before any reception can begin on this line - i.e., Receiver Active (See "Line State" secondary register) will not set unless this bit has been set.

A switch for each line determines whether the receiver searches for one sync character or for two in a row.

A successful sync search results in the setting of Receiver Active (Line State Bit 00) for this line.

This bit is write/limited read.

NOTE: Should it be desired to resynchronize during the course of reception, the program could accomplish this by setting "Receiver Resynchronize" (Line State \emptyset 1). To shut down reception on a line, the program should clear Receiver Enable and then set Receiver Resynchronize.

SIZE CODE

NUMBER DV11-0-1

DEC FORM NO DEC 16-(381)-1022-N370

SHEET

ENGINEERING SPECIFICATION digital CONTINUATION SHEET DV11 Communications Multiplexor 14 Maintenance Data (Maintenance) (See Bit 15) This bit is used only in the maintenance mode by the diagnostic program. In maintenance mode Øl this bit can be used to simulate data at the receiver input. When used as a simulated input to the receiver, the Transmitter Disable bit must be set to inhibit additional input from the transmitter. This bit should be cleared if it is not being used as the simulated input. If this bit were inadvertently set in maintenance mode and the transmitter Disable bit was clear, the receiver input would have two sources of input. This bit is write/limited read. 15 Maintenance Conditions Strobe (Maintenance) The setting of this bit records the status of bits Ø8, Ø9, 1Ø, 11, 12, 13, and 14 into the status flip-flops associated with the line specified in bits $\emptyset\emptyset-\emptyset3$ of the Secondary Register Selection Register. This bit is self-clearing, hence write only. It may be set at the same time as the bits whose status it records, as its action is delayed until the conclusion of the instruction cycle which set it. This bit is necessary due to "Reads" in the PDP-11/20 being "read-write" cycles, and certain synchronization requirements associated with mode changes during clocking pulses. CAUTION: After setting this bit, do not change bits $\emptyset\emptyset-\emptyset3$ of Secondary Register Selection Register until this bit has self cleared indicating conclusion of the strobe operation. SIZE CODE NUMBER DV11-0-1

REV **ENGINEERING SPECIFICATION** dirgir tari CONTINUATION SHEET DV11 Communications Multiplexor Secondary Register Selector - Address XØ6 The bits in this register provide a path for the program to access the various locations in the DV11 RAM. The program may read or write these locations. The various locations may be thought of as registers. Interrupt service routines must save the contents of this register so that no changes occur between the setting of bits in this register and the reading or writing of the Secondary Register Access Register - Address X10. The bit assignments of the Secondary Register Selector Register are as follows: Bit Description ØØ-Ø3 Line Selection For each type of register selected by bits Ø8-11, there are 16 registers - one per line. The setting of the Line Selection bits determines exactly which of these line registers is to be addressed. Ø4-Ø7 Unused Ø8-11 Register Selection These bits determine which type of register is addressed for the line number specified in bits ØØ−Ø3. Bits <u>11 10 9 8</u> 0 0 Transmitter Primary Current Address 0 Transmitter Primary Byte Count 1 0 Transmitter Secondary Current Address 0 1 1 Transmitter Secondary Byte Count Receiver Current Address 0 1 Receiver Byte Count Transmitter Accumulated Block Check Receiver Accumulated Block Check

0 0 Transmit Control Table Base Address

SIZE CODE

REV

NUMBER

DV11-0-1

SIZE CODE NUMBER Δ | SP DV11-0-1

DEC FORM NO DEC 16-(381)-1022-N370

SHEET 17 OF _44 **ENGINEERING SPECIFICATION**

digintari

CONTINUATION SHEET

DV11 Communications Multiplexor

mission mode when the principal byte count reaches zero; also, the BCC will be transmitted if Line Progress bit 10 is set to one. When bit 15 is set to one by the PDP-11 program, bits 00-02 of the Transmitter Mode Bits secondary register continue to control the line transmission mode. A byte count with bit 15 set to zero (at the time the byte count is loaded by the PDP-11 program) is referred to as a "marked" byte count.

This register is incremented by one with each character transmitted on the associated line by the DVll if the principal message table is being used (Line State 07 set to zero). When this register reaches zero, transmission continues using the transmitter alternate byte count for this line, if the Transmitter Go bit in the Line State secondary register is still set to one.

Transmitter Alternate Current Address The Transmitter Alternate Current Address register has exactly the same function as the Transmitter Principal Current Address register (0000) Tod This register is incremented by one with each character transmitted by the DVll on the associated line if the alternate message table is being used (line State secondary register bit 07 set to one).

0011 Transmitter Alternate Byte Count

The transmitter Alternate Byte Count secondary register contains a 15-bit word that is the two's complement of the number of bytes (characters) remaining to be transmitted on the associated line. The 16th bit (bit 15) is used by the PDP-11 program to enable change of mode and/or BCC transmission based on reaching a zero byte count during transmission in the same fashion as described for Transmitter Principal Byte Count.

This register is incremented by one with each character transmitted on the associated line by the DVII if the alternate message table is being used (line State secondary register bit 07 set to one). When this register reaches zero, transmission continues using the

> SIZE CODE NUMBER DV11-0-1

SHEET 18 OF 44

ENGINEERING SPECIFICATION

digital

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

transmitter principal byte count for this line if the Transmitter Go bit in the Line State secondary register is still set to one.

0100 Receiver Current Address

The Receiver Current Address register contains the 18-bit core memory address for storage of the next character to be received on the associated line. The extended address bits are initially loaded from SCR 04-05 to provide the 18-bit address capability. This register is incremented by one with each character received on the associated line by the DV11.

0101 Receiver Byte Count

The Receiver Byte Count secondary register contains a 15-bit word that is the two's complement of the number of bytes (characters) remaining to be received on the associated line. The 16th bit (bit 15) is used by the PDP-11 program to enable change of mode and/or BCC anticipation based on reaching a zero byte count during reception. When bit 15 is set to zero by the PDP-11 program, bits 13-15 of the Line State secondary register for this line will control the reception mode when the byte count reaches zero; also, the BCC will be expected if Line State bit 10 is set to one. When bit 15 is set to one by the PDPll program, bits 00-02 of the Receiver Mode Bits secondary register continue to control the line reception mode. When this register reaches zero, an interrupt code is set in the Receiver Interrupt Character register and the DV11 stops transferring received characters to core memory.

0110 Transmitter Accumulated Block Check Character

The Transmitter Accumulated Block Check secondary register contains the continuously computed block check character specified by the Line Protocol Parameters secondary register to enable destination stations to check integrity of transmission on the associated line. Characters to be included in the

SIZE CODE NUMBER REV
A SP DV11-0-1 B

DEC FORM NO DEC 16-(381)-1022-N370
DRA 108

SHEET 19 OF 44

ENGINEERING SPECIFICATION

digital

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

block check calculation are specified by bit 03 of the transmitter control bytes for each character. The contents of this register are transmitted as two sequential bytes, low-order eight bits first, except when LRC-8 is the selected block check type, in which case a single byte is transmitted. The DV11 automatically clears this register to zero after transmitting its contents.

NOTE

The DVll computes CRC-16 and CRC-CCITT on a byte at a time basis (parallel), thus the character length must be eight bits. LRC-8 may be selected for characters of 5, 6, 7, or 8 bits.

Olll Receiver Accumulated Block Check Character

The Receiver Accumulated Block Check secondary register contains the continuously computed block check character specified by the Line Protocol Parameters secondary register for checking integrity of data received on the associated line. Characters to be included in the block check calculation are specified by bit 03 of the receiver control byte for that character. The PDP-11 program should clear this register if the accumulated block check at the end of the message is non-zero.

1000 Transmitter Control Table Base Address

The transmitter Control Table Base Address secondary register contains the 18-bit address of the transmitter control table for the associated line. The extended address bits are initially loaded from SCR 04-05 to provide the 18-bit address capability. The contents of this register are used by the microprocessor in the computation of the control byte addresses for transmitted characters.

SIZE CODE NUMBER REV

DEC FORM NO DEC 16-(381)-1022-N370
DRA 108

SHEET ______ OF ___44

ENGI	NEERIN	IG SPECIFICATION MANDED CONTINUATION SHEET
TITLE	DV11 C	ommunications Multiplexor
	1001	Receiver Control Table Base Address
		The Receiver Control Table Base Address secondary register contains the 18-bit address of the receiver control table for the associated line. The extended address bits are initially loaded from SCR 04-05 to provide the 18-bit address capability. The contents of this register are used by the microprocessor in the computation of the control byte addresses for the received characters.
	1010	Line Protocol Parameters
		The Line Protocol Parameters secondary register contains the transmitter Data Link Escape (DLE) character when required by the associated line protocol, plus control bits to implement protocol requirements and handling of synch characters. The PDP-11 program writes the data in this register for reference by the microprogram. Bit assignments are described in the following table:
	LINE PR	ROTOCOL PARAMETERS SECONDARY REGISTER BIT ASSIGNMENTS
	<pre>Bit(s)</pre>	<u>Designation</u>
	00	Idle Mark if both Byte Counts Zero
	01	Strip Leading Syncs
	02	Unused
	03-04	Block Check Type 03 04'
	05	DDCMP Receive
	06	DDCMP Transmit
	07	Unused
	08-15	DLE Character
		SIZE CODE NUMBER REV A SP DV11-0-1 B

DEC FORM NO DEC 16-(381)-1022-N370

SHEET 21 OF 44

ENGINEERING SPECIFICATION digital **CONTINUATION SHEET** DV11 Communications Multiplexor 1011 Line State The Line State secondary register is used by the PDP-11 program and the microprocessor to control and monitor line activities in executing the selected protocol. This register is also used by the PDP-11 program to store mode change and BCC anticipation bits for reference by the microprocessor when a marked receiver byte count reaches zero. LINE STATE SECONDARY REGISTER BIT ASSIGNMENTS Bit(s) Designation Read/Write 00 Receiver Active Read 01 Receiver Resynchronize Write 02 Transmitter Go Read or Write 03 Transmitter Underrun Read or Write zero 04 Transmitter Non-existant Memory (NXM) 05 Transmitter Memory Parity Error Sync Strip On 07 Use Alternate Tables 08-09 Unused 10 Expect BCC 11-12 Unused 13-15 Next Receive Mode on Marked Byte Count = 0

DEC FORM NO DEC 16-(381)-1022-N370
DRA 108

SHEET 22 OF 44

NUMBER DV11-0-1

SIZE CODE

		}
ENG	NEERIN	G SPECIFICATION MINIMATION SHEET
TITLE	DV11 C	ommunications Multiplexor
	1100	Transmitter Mode Bits The Transmitter Mode Bits secondary register contain the 3-bit mode selection field (in bits 00-02) which determines the transmitter control table to be used for controlling transmission on the associated line.
	1101	Receiver Mode Bits The Receiver Mode Bits secondary register contains the 3-bit mode selection field (in bits 00-02) which determines the receiver control table to be used for controlling reception on the associated line.
	1110	Line Progress The Line Progress secondary register contains bits set and referenced by the microprocessor to control and monitor activities on the associated line in executing the selected protocol (these bits are not intended for access by the PDP-11 program). This register also stores mode change and BCC transmission control bits, as set by the PDP-11 program, for use by the microprocessor when a marked transmitter byte count reaches zero.
	LINE P	ROGRESS SECONDARY REGISTER BIT ASSIGNMENTS
	Bit(s)	Designation
	00	Send BCCl Next
	01	Send BCC2 Next
	02	DLE Sending In Progress
	03-04	Unused
	05	Expect BCCl
	06	Expect BCC2 Next
		SIZE CODE NUMBER REV
DEC FOR	M NO 056	6-(381)-1022-N370 CUEET 23 OF 44

			-	··· '9	,	
ENGI	NEERII	NG SPECIFICATION	digi		CONTINUATION SHEE	T
TITLE	DV11 C	Communications Multiplexor				
	07	Resynchronization Fla	g Exp	ected		
	08-09	Unused				
	10	Send BCC				
	11-12	Unused				
	13-15	Next Transmit Mode on	Mark	ed By	te Count = 0	
	1111	Receiver Control Byte Hold	ding			
		The Receiver Control Byte provides a location for the Receiver Control Byte acter processing. The PDD trol byte into this regist DV11 receiver special charp PDP-11 program signals the response is complete (SCR uses the control byte in disposition of the interrupt Receiver Interrupt Character The microprocessor may also write control bytes that sonly, if an error condition condition caused the interspecified in the control by PDP-11 program should not during initialization or in the specifical services of the program of the position of the control by PDP-11 program should not during initialization or in the process of the program	ter witter with the second of	croprodits 00 program into the cept of the	cocessor to store 0-07 during char- am may set a con- cesponding to a cerrupt. When the cits interrupt comic microprocessor cer to control the cacter in the cer. corrected discard block boundary existing mode caltered. The ceregister except	
			SIZE A	CODE SP	NUMBER DV11-0-1	REV B

SHEET 23 OF 44

CONTINUATION SHEET

DVII Communications Multiplexer TITLE

Special Functions Register - Address X12

Reserved for maintenance. Various bits may appear here during normal operations. Word addressable.

NPR Status Register - Address X14

This register is a silo-type register in that it is read once, in that a new entry "falls" into the register if there are additional "entries" existing at the time that the read of this register is completed. This register is read only.

This register reports various interrupt-causing conditions associated with the transmitter NPR hardware. Interrupt conditions related to various transmitter NPR operations are stacked up in a first-in first-out storage buffer along with the line number being serviced when this condition occurred. As soon as the program has finished reading this register once, a new entry is cycled into the register in place of the former entry. The interrupt is SCR 15 (NPR Status Interrupt). This register is read only, not cleared by Initialize, except for bit 15 which is cleared by initialize.

Bits Description

ØØ−Ø3 Line Number

These bits indicate which line was being serviced when the interrupt condition developed. The format of these bits is the same as bits $\emptyset\emptyset-\emptyset3$ of the Secondary Register Selection Register (SRSR) so that the program can load these bits into the SRSR and read the appropriate current address of byte count.

Ø4-Ø7 Unused

 $\emptyset 8-11$ These bits indicate the type of interrupt condition which occurred. The hardware is designed so that simultaneous occurrences on the same line create separate entries (Example: non-existant memory and byte count zero both occur).

NOTE that the condition codes are the addresses of the secondary registers which apply.

> SIZE CODE NUMBER DV11-0-1 SHEET _25 OF _44

DEC FORM NO DEC 16-(381)-1022-N370

dirigir that

CONTINUATION SHEET

DV11 Communications Multiplexor

ENGINEERING SPECIFICATION

<u>Cod</u>e <u>Condition</u>

Transmitter Principal Current Address sent NPR hardware to a non-existant memory location (NXM).

Transmitter Principal Byte Count = \emptyset .

øølø Transmitter Alternate Current Address sent NPR hardware to a non-existant memory location.

 $\emptyset\emptyset$ ll Transmitter Alternate Byte Count = \emptyset .

Transmitter Control Table Base Address - fetching control byte produced NXM or a memory parity error, The program should examine the Line State secondary register for further details.

12-14 Unused

Entry Present

When set, this bit indicates that bits $\emptyset\emptyset$ -11 contain a valid entry. Reading the register or generating initialize clears this bit. It re-sets when another status report entry reaches the "bottom" of the silo and can be read in bits $\emptyset\emptyset$ -ll. Bits $\emptyset\emptyset$ -ll are meaningless unless this bit (15) is set.

Reserved Register - Address X16

Function

Reserved - word addressable

CONTROL BYTE FORMATS

The DVll achieves its high throughut and generalized operating capabilities by having both the transmitter and the receiver character handling apparatus perform NPR cycles to control byte tables in PDP-11 core to determine the next step to take with regard to the particular character being processed. The bit assignments in the control bytes are arranged such that the same control bytes may be used for both transmission and reception if the communications protocol being used progresses from

> SIZE CODE NUMBER DV11-0-1

SHEET _______OF __

DEC FORM NO DEC 16-(381)-1022-N370 DRA 108

ENGI	NEEKIN	NG SPECIFICATION	digita		CONTINUATION SHEE	T
TITLE	DV11 C	ommunications Multiplexo	r			
	receiv includ	o mode in a symmetrical e and provided that the ed in the Block Check Ch	same cha	racte	ers would be	
	BITS	TRANSMITTER CONTROL BYTE FUNCTION	RECE I BYTE		CONTROL CION	
	Ø5-Ø7	NEXT MODE Determines next transmission mode used on this line.		mines	next reception on this line	
	Ø4	RESERVED	chara	mines cter ge ta	CARD whether this is stored in ble or is dis-	
	Ø3	INCLUDE IN BCC YES/NO Determines whether or not this character will be included in the BCC being accumulated for this line.	Deter not t be in	mines his c clude accu	BCC YES/NO whether or character will d in the BCC mulated for	
1, -	Ø2	SEND BCC NEXT Tells Transmitter Logic to send the 16-bit BCC after the character presently being handled (8-bit if LRC selected)	Tells expec after prese	rece t the the ntly	NEXT iver logic to l6-bit BCC character being handled. LRC selected)	
	Ø1	SEND DATA LINK ESCAPE NEXT Tells transmitter logic to send Data Link Escape character from Secondary Register 1010 before sending the character presently being handled. (8-bit if LRC selected).	,	VED		
			SIZE	CODE	NUMBER	RE

ENGINEERING SPECIFICATION digitai **CONTINUATION SHEET** DV11 Communications Multiplexor ØØ RESERVED GENERATE AN INTERRUPT The setting of this bit causes the character presently being processed to generate an interrupt. The microprocessor moves that character to the Receiver Interrupt Character Register and generates an interrupt request. SPECIFICATIONS SYSTEM ADDRESSES The DVll uses the same address space as the DMll-A. The first DVll in a system would be at 775000; the next at 775Ø4Ø; then 7751ØØ; and finally, 77514Ø. If there are DMll-A's in the system already, the first DVll would be at 775040. The DV11 data handling and modem control use a total of ten registers. INTERRUPT VECTORS The DVll requires three interrupt vectors - two for the data handling section and one for the modem control. The interrupt vectors are in the floating vector space that starts at 300. The DV11 modem control follows the DM11-BB which follows the DN11. The DV11 data handling section follows the DUP11 which in turn follows the DU11. TIMING CONSIDERATIONS The modem control timing considerations consist of scan control and CLR SCAN operations. Scan control through the CSR allows the scan to either run free (SCAN EN) or to be sequentially stepped through the line counter line by line (STEP bit of CSR). The Read/Write cycles of the modem control scan logic force the program to wait, after issuing CLR SCAN, until it has cycled through the memories. Also, the scan's Read/Write cycles prevent halting the scan

and changing the line number with one machine cycle.

SIZE CODE

SP

Δ

DEC FORM NO DEC 16-(381)-1022-N370

SHEET 28 OF 44

NUMBER

DV11-0-1

ENGI	NEERING SPECIFIC	ATION	dagatak	C	CONTINUATION SHEET	
TITLE	DV11 Communication	s Multiple	xor			
	Programs should no registers using lo to do so may inter Unibus access inte	ops less t fere with	han 3Ø (oc	tal)	instructions;	
	ORDER NUMBERS					
	DV11-AA	logic ex	cept the l	line c	ains all DV11 ards and b lines are	
	DV11-BA	for eigh 5-1/4 in	t synchror ches of ca	nous l abinet	ation panel ines. Requires space. Two with one DV11-AA.	
			gure an 8 DV11-AA ar		synchronous DV11 DV11-BA.	,
			.gure a 16 DV11-AA ar		synchronous DV11 DV11-BA's.	,
	DV11-BB	eight as 5-1/4 ir	synchronous aches of ca	s line abinet	ntion panel for es. Requires s space. Two with one DV11-AA.	
			gure an 8 DVll-AA an		asynchronous DV1 DV11-BB.	1,
		To confi order l	igure a 16 DV11-AA am	line nd 2 I	asynchronous DV1 DV11-BB's.	1,
	DV11-BC	four syn	nchronous a	and fo	ution panel for our asynchronous inches of cabinet	
	BUS LOADS		•			
	Two bus loads.					
					· ',	
			SIZE	CODE	NUMBER DV11-0-1	REV

SHEET _29 OF _44

ENGINEERING SPECIFICATION digil CONTINUATION SHEET DV11 Communications Multiplexor POWER CONSUMPTION A DV11 system with 16 synchronous lines takes: 17.5 Amps @ +5 Volts 1.0 Amps @ -15 Volts Ø.5 Amps @ +15 Volts A DVll system with 16 asynchronous lines takes: 2Ø.5 Amps @ +5 Volts 1.0 Amps @ -15 Volts Ø.6 Amps @ +15 Volts A DV11 with 8 synchronous and 8 asynchronous lines takes: 19.0 Amps @ +5 Volts 1.0 Amps @ -15 Volts Ø.55 Amps @ +15 Volts **ENVIRONMENTAL** +10 degrees to +50 degrees C with a relative humidity of 20% to 95%. SPACE REQUIREMENTS DV11-AA: Two system units (SU's). DV11-BA: 5-1/4 inches of cabinet space (SM PAN). DV11-BB: 5-1/4 inches of cabinet space (SM PAN). 5-1/4 inches of cabinet space (SM PAN). DV11-BC: CABLES Order BCØ5D-25 modem cables. SIZE CODE NUMBER REV DV11-0-1 В

DEC FORM NO DEC 16-(381)-1022-N370

SHEET 30 OF 44

TITLE DV11	Communications	Multiplexor	TITLE DV11	Communicati
PROGRAMMABI	LE MODEM CONTRO	OL DEVICE REGISTERS	Bit	Status
specific b	it assignments	em control device registers and their are listed in the following paragraphs.	05	SCAN EN
Bit	Status	er (CSR) (Address: 770XX0) Description		
03:00	LINE #	The LINE # bits are the binary address- es for the modem control's 16 lines (0-15) as follows:		
		Bit 3 2 1 0 Line # 0 0 0 0 0 0 0 0 1 1 : : : : : : : : : : : : : : : : : :		
		If the Scan is cleared by INITIALIZE or CLR SCAN, the Line # Register will settle in 16 \(\mu s + 10\) a. When settled, the Line # Register will be set to Line #0(0000).		
		NOTE When the Scan is enabled (or STEP) the next line to be tested will al- ways be Line # +1. These bits are Read/Write and are cleared by INITIALIZE and by CLR SCAN.		
04	BUSY	BUSY provides a program indicator that is set to 1 when the Scan is cycling. This bit is particularly useful to determine when a CLR SCAN (bit 11) has completed the task of cycling 0s into the Scanner's memory elements. In addition, this bit must be tested for 0 if SCAN ENABLE was turned off preparatory to changing the Line #.	06	INTER EN
		In Interrupt Mode, this procedure guarantees that detected transitions are serviced before the Line # is changed. (If functioning with interrupts OFF, then DONE should be tested after BUSY is found to be 0.)		

TLE	DV11	Communications Mul	tiplexor
	Bit	Status	Description
	05	SCAN EN	The SCAN ENABLE flip-flop allows the scan to "free run" testing all lines sequentially if the DONE flip-flop is cleared.
			When the SCAN EN flip-flop is set to l and DONE is 0, a ring counter is allowed to cycle in the following order (from Rest):
			a. Increment line counter.
			b. Store contents of memory (Line# Address) in the HOLD flip-flop.
			c. Write current modem status into memory.
			d. Compare HOLD and contents of memory for Interrupt conditions.
			The ring counter continues to cycle (a to d) if DONE remains 0 and SCAN EN is set. If the SCAN EN flip-flop is negated while the ring counter is cycling (i.e., DONE net set) the ring counter will come to rest in 1.2µs ±10% (MAX). The line #Register must not be changed until BUSY (bit 04) is found to be 0. This bit is Read/Write and cleared by INITIALIZE and CLR SCAN.
	06	INTER EN	If set to 1, Interrupt Enable allows DONE to cause an interrupt on priority four (4). This bit is Read/Write and cleared by INITIALIZE and CLR SCAN.
	07	DONE	The DONE flag, when set to 1, indicates that the hardware Scan has detected a transition on CARRIER, SEC RX, CS, or the RING Modem Status leads. Additionally, DONE freezes the Scan which makes available to the programmer:
			a. The Line # that caused the interrupt
			b. The state of the flags (4 bits)
			c. Modem status (8 bits)
			SIZE CODE NUMBER REV SP DV11-0-1

ENGI	NEERI	NG SPECIFICA	TION	<u> </u>	CONTINUATION SHEET
TITLE	DVll	Communications	Multiplex	or	
			This INITI	bit is Read	d/Write and cleared by CLR SCAN.
	08	STEP	to incline tions SCAN that (mill: trans: ally, STEP	crement the for interreduced in the STEP can the Scan reduced is a second of the Step will bone does requires 1	to 1, causes the Scan e Line # and test that upts causing transi- n be used in place of re should be exercised ate is great enough so that double carrier l be detected. Addition not inhibit STEP. A .2µs +10% to execute. te 1s only.
	09	MAINT MODE	to 1, (RING SEC RI STEP (cises (not the second of the sec	it condit: , CLEAR TO K) to a 1 cor SCAN EN 100 percer the data mu des the int ne address mode provided, as well	MODE flip-flog is set ions the Scan Input SEND, CARRIER, and or ON state. Utilizing with MAINT MODE exerts of the scan logicaltiplexers). This serrupt circuits (M7821) selector (M105). Les a diagnostical as an on-line test modem control's
			intera i s Re a	action with	n the Unibus. This bit
	10	CLEAR MUX	TERMIN flip-f	NAL READY, lops for a s set to l.	s the REQUEST TO SEND, SEC TX, and LINE EN all lines, when this This bit is Write
	11	CLR SCAN	(Line logic, memory cycle tions. useful knowle cLEAR the Sca CLR for al	#, SCAN EN when this play a CLEAR the This further the predge of the TO SEND, Francis enables SCAN, an islan is the term of th	rs all active functions (, etc.) and the memory bit is set to 1. The guires 18.8 μ s ±10% to arough the memory location is especially cogrammer requires to ON states of CARRIER, RING and SEC RX. When oled (or STEP) following enterrupt will occur as as they will appear as OFF to ON transitions
		· · · · · · · · · · · · · · · · · · ·		SIZE COD	NUMBER REV

THILE DV11 Communications Multiplexor The DATA SET READY flag is 1 if an ON to OFF or an OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED or CLR SCAN. 13 CS The CLEAR TO SEND flag is 1 if an ON to OFF to OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED or CLR SCAN. 14 CO The CARRIER flag is 1 if an ON to OFF or OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED and CLR SCAN. 15 RING The RING flag is 1 if an OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED and CLR SCAN. ** FOR ASYNCHRONOUS USE, REFERENCE SHEET 43. Line Status Description OU LINE EN The LINE RNBLE flip-flop, when asserted, enables RING, CO, CS, and SEC RX to be sampled (line status) by the program, and to be tested for transitions.	ENGINEE	RING	SPECIFIC	ATION	<u> વનુષા</u>	ui.	CONTINUATION SHE	ET
ON to OFF or an OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED on CLR SCAN. 13 CS The CLEAR TO SEND flag is 1 if an ON to OFF or OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED or CLR SCAN. 14 CO The CARRIER flag is 1 if an ON to OFF or OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED and CLR SCAN. 15 RING The RING flag is 1 if an OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED and CLR SCAN. # FOR ASYNCHRONOUS USE, REFERENCE SHEET 43. Line Status Description OD LINE EN The LINE ENABLE flip-flop, when asserted, enables RING, CO, CS, and SEC RX to be sampled (line status) by the program, and to be tested for	TITLE DV1	l Comm	unications	Multiple	cor			
INITIALIZED or CLR SCAN. The CLEAR TO SEND flag is 1 if an ON to OFF or OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED or CLR SCAN. 14 CO The CARRIER flag is 1 if an ON to OFF or OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED and CLR SCAN. 15 RING The RING flag is 1 if an OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED and CLR SCAN. # FOR ASYNCHRONOUS USE, REFERENCE SHEET 43. Line Status Description OD LINE EN The LINE ENABLE flip-flop, when asserted, enables RING, CO, CS, and SEC RX to be sampled (line status) by the program, and to be tested for transitions.		12	DSR *	ON has bit cha not bit	to OFF or cocurred is not wanged the cycled for is Read	an O l on t valid LINE for on Only	OFF to ON transitions modem lead. if the program he and the Scan he or more lines. and presents 0 w	ion This as as This
or OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED and CLR SCAN. 15 RING The RING flag is 1 if an OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED and CLR SCAN. # FOR ASYNCHROHOUS USE, REFERENCE SHEET 43. Line Status Register (LSR) (Address: 770XX2) Bit Status Description OD LINE EN The LINE ENABLE flip-flop, when asserted, enables RING, CO, CS, and SEC RX to be sampled (line status) by the program, and to be tested for transitions.		13	cs	The to occ is the for Rea	CLEAR TO OFF or OF urred on not valid LINE # a one or m	SEND F to this if t and th	flag is 1 if an ON transition ha modem lead. Thi he program has ce Scan has not cines. This bit sents 0 when	s s bit hanged ycled
transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED and CLR SCAN. # FOR ASYNCHRONOUS USE, REFERENCE SHEET 43. Line Status Register (LSR) (Address: 770XX2) Bit Status Description OO LINE EN The LINE ENABLE flip-flop, when asserted, enables RING, CO, CS, and SEC RX to be sampled (line status) by the program, and to be tested for transitions.		14	co	or on val LIN one Onl	OFF to ON this mode id if the IE # and to or more y and pre	tran m lea prog he Sc lines sents	sition has occur d. This bit is ram has changed an has not cycle . This bit is R	red not the d for
# FOR ASYNCHRONOUS USE, REFERENCE SHEET 43. Line Status Register (LSR) (Address: 770XX2) Bit Status Description OD LINE EN The LINE ENABLE flip-flop, when asserted, enables RING, CO, CS, and SEC RX to be sampled (line status) by the program, and to be tested for transitions.	·	15	RING	tra lea pro Sca lin pre	nsition h d. This gram has n has not es. This sents 0 w	as oc bit i chang cycl bit	curred on this most valid if the control of the con	odem he d the re
Bit Status Description OO LINE EN The LINE ENABLE flip-flop, when asserted, enables RING, CO, CS, and SEC RX to be sampled (line status) by the program, and to be tested for transitions. SIZE CODE NUMBER REV		*	FOR ASYNC			ERENC	E SHEET 43.	
The LINE ENABLE flip-flop, when asserted, enables RING, CO, CS, and SEC RX to be sampled (line status) by the program, and to be tested for transitions. SIZE CODE NUMBER REV	Line	Stati	us Register	(LSR) (A	ddress: 7	70XX2)	
asserted, enables RING, CO, CS, and SEC RX to be sampled (line status) by the program, and to be tested for transitions. SIZE CODE NUMBER REV	Bit	S	tatus	Des	cription			
	00	L	INE EN	ass SEC the	erted, en RX to be program,	ables samp and	RING, CO, CS, and led (line status	nd) by
					SIZE	CODE	NUMBER	REV

ENGI	NEER	ING SPECIFICATIO		CONTINUATION SHEET	
TITLE	DV11	Communications Multi	plexor .		
		·			
			This bit is Rea by INITIALIZE a	d/Write and cleared nd CLEAR MUX.	
	01	TERM RDY	communications	ing of the data equipment to the hannel (via modem).	
				anual Call originat: stablished call.	ion:
			Auto-Answer: A response to a R	llows "handshaking" ING signal.	in
			This bit is Rea by INITIALIZE a	d/Write and is cleam nd CLEAR MUX.	red
	02	RS	conditions the the communicati established (sw	te and is cleared by	if n nis
	03	ns *	presents a high	01) flip-flop, when to the New Sync lead d/Write and is clear CLEAR MUX.	ad.
·	04	dsr *	Ready lead is a The DSR bit is	of the modem's Data high, this bit is inhibited when the op is 0. This bit	a 1.
The second secon	05	cs	the modem CLEAR indicates that transmit data. often the resul SEND lead. The	t of the REQUEST TO CS bit is inhibited N flip-flop is 0.	ON to
	*	FOR ASYNCHRONOUS	USE, REFERENCE	SHEET 43.	;
<u> </u>			SIZE CO	DE NUMBER	REV
<u></u>		·	A SF		B

				_				*** **
NG	INEER	RING	SPECIFIC	ATION	ð.		CONTINUATION SHE	ET
TLE	DV11	Commu	nications	Multiplex	or			
								·
	06	СО		Of OFI is CO	the mode indicat unsuital bit is	em car ces the ole fo inhibi	ts the current startier detect lead nat the received sor demodulation. ted when the LINE This bit is Read	An Signal The
	07	RII	NG	the is	modem's inhibite	ring d whe	s the current star lead. The RING n the LINE EN fli bit is Read Only	bit p-
						NOT	E	
					The Lin	e Sta ibite	tus Register bits d when LINE EN is	07:0
	System	Addre	esses		•		٠.	
	The DV addres	ll mod s area	em control	L uses two	address	loca	tions in the floa	ting
	Interr	upt Ve	ctors					
	address	ses ar	e assigned	upward f	rom 300 ·	to 771	ctor. The vector 7. The modem con- nments from 300.	trol
	Timing	Consi	derations					
	and CLF scan to through Read/Wr force t cycled	R SCAN Deith Deith Lite c Lite pro Lite	operation or run fre line count ycles of to gram to with the meming the sc	e (SCAN Eler line by he modem dait, after ories. A	control (N) or to (S) line (S) control so issuing lso. the	through be so step to the second large terms of the second large terms	ist of scan control of the CSR allows equentially stepped oit of CSR). The logic (Paragraph 4 SCAN, until it ha s Read/Write cycl e number with one	the ed
					SIZE	CODE	NUMBER	REV
		•			IA	SP	DV11-0-1	A

ENGINEERING SPECIFICATION

digitar

CONTINUATION SHEET

DV11 ASYNCHRONOUS LINE CARD

General Description

The DVll Asynchronous Line Card provides EIA communication capability for the DVll multiplexor. Each ALC contains four double-buffered serial communication lines (UART'S) that are serviced by the DVll character processor.

For Asynchronous reception, the UART assembles the serial communication line's character and presents a receiver flag to the character processor. Upon servicing of that receiver flag, the ALC presents the received character and associated error conditions to the character processor's Received Character Storage Silo for future processing. During Asynchronous transmission, the character processor checks the state of the line card's transmit flag to determine the need for servicing. If conditions exist so that transmission is required on that line, the character processor will send a parallel character to the transmitter register file for serial presentation to the communication line.

Each serial communication line of the ALC can operate with with individual programmable parameters.

The parameters are:

Character length:

5, 6, 7 or 8 bit.

Number of stop bits: 1 or 2 for 5, 6, 7, 8 bit

characters.

Parity generation

and detection:

Odd, Even or None.

Operating Mode:

Half Duplex or Full Duplex

and Receiver Enable.

Transmitter/

Receiver Speed:

50, 75, 110, 134.5, 150, 300,

600, 1200, 1800, 2000, 2400, 3600, 4800, 7200, 9600 and

38,400.

Breaks:

Generation and Detection.

SIZE CODE NUMBER REV DV11-0-1 В

DEC FORM NO DEC 16-(381)-1022-N370

SHEET <u>37</u> OF <u>44</u>

ENGINEE	RING SP	ECIFICAT	ION	d.1 g r		CONTINUATI	ON SHE	ET
TITLE DV	711 ASYNCHR	ONOUS LINE	CARD					
Th ty pe li sh th nu	rtain only ne card. eets 9 thr e Secondar	r controls card. Th to those For synchr ough 15 of	the feat e followi lines ass onous lin this spe	ures ng LC ociat e car cific	assoc. R bit ed wit d fund ation	iated with functions	will hronous er to 03 of	•
Th fo	e bit assi llows:	gnments of	the asyn	chron	ous li	ne card ar	e as	
15	14	13	12		11	10	9	•
LINE CONTROL STROBE	RE	GISTE	R BI	TS		REG SELECT	ISTER ION COI	Œ
		· ·				PRIMARY	REGIS	TER
1	BREAK	RECEIVER ENABLE	EVEN PARITY	-	JLL JPLEX	ø	ø	
						FORMAT	REGIS	TER
	PARITY ENABLE	STOP CODE	CHARACTE	R LEN	GTH			
1		<u> </u>				Ø	1	
						BAUD RATE	REGIS	TER
1	S P	EED	CODE	i				
				_L		MA INTENAN	Ø DEG	rcmpp.
1				INT	ERNAL	MAINTENAN	LE REG.	ISTER
			······································	SIZE	CODE	NUMBI DV11-0-		REV B

DEC FORM NO DEC 16-(381)-1022-N370

SHEET _38 OF _44

ENGI	NEERI	NG	SPECIFICATION		du ga Ca L	CONTINUATION SHEET
ITLE	DV11	ASY	NCHRONOUS LINE CARD			
	BITS	09-	10 REGISTER SELECT	ION C	ODE (Se	e bit 15)
	by th	ne s		. Th	ese reg	that are determined isters are four bits 14.
		Reg	ister		etting	
				10	9	
		1. 2. 3. 4.	Primary Format Baud Rate Maintenance	0 0 1 1	0 1 0 1	
	BIT		PRIMARY REGISTER			
	11		(Primary ØØ) Full	-Dupl	ex/Half	Duplex (See bit 15)
			The per line bit, line to operate in bit is set, the li in half-duplex mod is blinded during	full ne is e, wh	-duplex condit ere the	mode. If this ioned to operate selected receiver
	12		(Primary ØØ) Even	Pari	ty (Se	e bit 15)
			This bit, when set even parity on the characters to have cleared, character on the line and reto have odd parity	line ever s of ceive	e and ex parity odd par	pects received . If this bit is
			The state of this Parity Enable bit is not set. This prior to loading o	(Form	nat Regi nust be	ster - Bit 14) conditioned
	13		(Primary ØØ) Rece	iver	Enable	(See bit 15)
			(Line State Bit ØØ shut down reception	cters it is) will n on er Er e Sta	s from to set, Radio Rad	he serial input eceiver Active quently set. To the program should d then set Receiver Ø1). The program
						• .
					T T -	005

NUMBER REV DV11-0-1 В SHEET 39 OF 44 **ENGINEERING SPECIFICATION** da'q r f a t CONTINUATION SHEET DV11 ASYNCHRONOUS LINE CARD 14 (Primary $\emptyset\emptyset$) Break (See bit 15) This bit, when set, will force a space on that line's output causing a break condition. The break condition may be timed by sending characters during the break interval, since these characters never reach the EIA line. All primary registers will be cleared following a Bus Initialize or DV11 Master Clear. FORMAT REGISTER BIT 11-12 (Format Ø1) Character Length (see bit 15) These bits are set to receive and transmit characters of the length (excluding parity) as shown below. 5 bit 6 bit 7 bit 8 bit 13 (Format Ø1) Two Stop Bits (See bit 15) This bit, when set, conditions the line transmitting with 5, 6, 7 or 8 bit code to transmit characters having two stop bits. One stop bit is sent when this bit is cleared. (Format Ø1) Parity Enable (See bit 15) If this bit is set, characters transmitted on the line have an appropriate parity bit affixed; and characters received on the line have their parity checked. Parity sense is determined by the state of Primary Register bit 12. SIZE CODE REV NUMBER DV11-0-1

SIZE CODE

SP

ENGI	NEERING	SPEC	IFICA	TION	a 1 g		CONTINUATION SHE	ET
TITLE	DV11 AS	YNCHRON	ous LI	NE CARD				
	₽₽	L. 1 1)					
	BIT	BAUD	RATE	+				
	11-14	(Baud	Rate	lø) Spe	eed Code	(See	bit 15)	•
		speed		he trans			the operating eiver of the	
		14	13	12	11	Baud	Rate	
		0	0	0	0	50		
		Ö	Ö	0	1	75		
		0	Ö	1	0	110	!	
		0	0	ì	1	134		
		0	1	0	0	150		
		0	1	0	1	300		
		0	1	1	0			
		0	1		1	600		
		1		1		120		
		-	0	0	0	180		
		1	0	0	1	200		
		1	0	1	0	240	-	
		1	0	1	1	360		
		1	1	0	0	480		
		1	1	0	1	720	0	
		1	1	. 1	0	960	0	
		1	1	1	1	38,	400	
	віт	for 3	to DV: 8.4K ba	ll Busy aud oper	and Dat	a Set B	usy features	
	11	(Main	tenance	- 11) N	Maintena	nce Int	ernal Mode (See	ki+ 1
		This mitte seria in ma EIA r Busy is as ance	per lir r's ser l input intenar eceived feature sumed v Registe	ne bit, cial out t lead o nce mode d data l es are o when thi ers will	when se put lead on a TTL e, the E leads, a lisabled is bit i	t, loop d to th basis. IA tran nd the . Norm s clear ared fo	s the trans- e receiver's While operating smit data leads, remote Data Set al operating mode ed. All Mainten llowing a Bus	g
	12-14	(Main	tenance	e 11) t	Inused			
				·			· '	
					SIZ	E CODE	NUMBER	REV
					A	SP	DV11-0-1	В

DEC FORM NO DEC 16-(381)-1022-N370
DRA 108

SHEET _41_ OF _44_

	NEEF	SINC	3 SI	PECI	FICATION CONTINUATION SHEET
	DV1	l AS	YNCH	RONOU	S LINE CARD .
	BIT	15	LI	NE CC	ONTROL STROBE
			bi as of Th ma st th	ts 09 socia the is bi y be atus e cor	ting of this bit records the status of 0, 10, 11, 12, 13 and 14 into the registers ated for the line specified in bits 00-03 Secondary Register Selection Register. It is self-clearing, hence write only. It set at the same time as the bits whose it records, as its action is delayed until aclusion of the instruction cycle which set
	CAU	TION	: R	etere	ence the CAUTION NOTE located on sheet 15.
	REC	EIVE	R IN	TERRU	JPT CHARACTER REGISTER - ADDRESS XØ2
	by cha	the ract	micr er,	oprog	er is a Unibus Addressable Register used gram to show the PDP-11 program any received g with line number and error flags, for which a requires assistance in processing.
					error flags from an asynchronous line will the RICR register in the following manner:
	Err	or C	ode	Bit	Meaning
	15	14	13	12	
			13 0		Parity Error
	15	14			
-	15	14			Parity Error This character was received with a parity sense opposite to that which was selected
	0	0	0	1	Parity Error This character was received with a parity sense opposite to that which was selected for this line.
	0	0	0	0	Parity Error This character was received with a parity sense opposite to that which was selected for this line. Overrun Error The character(s) preceding this character on this line has (have) been lost due to failure of the DV11 receiver system to keep up with the incoming character rate

NUMBER DV11-0-1

SIZE CODE SP

DV11 ASYNCHRONOUS LINE CARD

A priority encoding scheme is used by an asynchronous line to present a multiple error code condition. Any error flag combination that contains an overrun error will be presented as an Overrun Error (code 0010) in the RICR register. A framing error and parity error combination will be presented as a Framing Error (code 0011) in the RICR Register. A multiple error condition that displays a Parity Error (code 0001) does not exist. This priority scheme is used only by the Asynchronous Line Card. Existing error code bits that are generated on a synchronous line are not affected by this scheme.

PROGRAMMABLE MODEM CONTROL DEVICE REGISTERS

The Asynchronous Line Card uses the existing modem control unit, but with Secondary Receive and Secondary Transmit substituted for Data Set Ready and New Sync respectively. An asynchronous line requires the following changes to the programmable modem control device registers and bit assign-

CONTROL STATUS REGISTER (CSR) (ADDRESS: 770XX0)

Bit Status Description

> SEC Rx The Secondary Receive Flag is a ONE if an ON to OFF or an OFF to ON transition has occurred on this modem lead. This bit is not legitimate if the Program has changed the Line # and the Scan has not cycled for one or more lines. This bit is READ only and shall present a ZERO when INITIALIZED or CLEAR SCAN.

LINE STATUS REGISTER (LSR) (ADDRESS: 770XX2)

- SEC Tx The Secondary Transmit (202) flip flop, when a ONE, presents a MARK to the Modems Secondary Transmit lead. This bit is READ/WRITE and is cleared by INITIALIZE or CLEAR MUX.
- SEC Rx The state of the modem's Secondary Receive Lead, when a ONE, is a MARKING state. The Sec Rx bit is inhibited when the Line Enable Flip Flop is a ZERO. This bit is READ only.

SIZE CODE NUMBER REV SP DV11-0-1 В

ENGINEERING SPECIFICATION

dagatar

CONTINUATION SHEET

TITLE SPECIAL FEATURES FOR HIGH SPEED (38.4K) OPERATION

DV11 BUSY

DV11 Busy is a response that emanates from an asynchronous receiving line to indicate that the character servicing rate for that line isn't being sustained. To insure received data integrity, external hardware must interpret and implement this response in such a fashion as to provide a restraining feature on the remote transmitter.

The "ON" condition of DV11 Busy is indicated by a negative voltage in the 3 to 15 volt range. The "OFF" condition of DVll Busy is indicated by a positive voltage in the 3 to 15 volt range. DV11 Busy will be in the off state following a Unibus Initialized, DVll Master Clear or Receiver Enable being cleared (LCR Primary Register bit 13). The ON duration of this lead is dependent on the servicing rate of the DV11 Character Processor. Therefore, DV11 Busy can be of any minimal period. DV11 Busy will be asserted a maximum of 10/16th of a bit time following the reception of the first stop bit. For an operating speed of 38.4K baud, external hardware must implement the DV11 Busy feature.

DATA SET BUSY

DEC FORM NO DEC 16-(381)-1022-N370

Each asynchronous transmitting line has the capability of having continual transmission remotely started and stopped. This is the complementary feature of DV11 Busy. Data Set Busy must be implemented with external supporting hardware and must be used with an operating speed of 38.4K baud. Line card modification is required for implementing Data Set Busy at a baud rate other than 38.4K baud.

The "ON" condition of Data Set Busy will be interpreted by a negative voltage in the 3 to 15 volt range. The "OFF" condition of Data Set Busy will be interpreted by a positive voltage in the 3 to 15 volt range. Data Set Busy, when on, is defined as a remote stop request.

To inhibit continual character transmission, Data Set Busy must be received prior to 15/16th of the last stop bit interval. Data Set Busy is invalid when the line is being operated in either internal maintenance mode or at an operating speed less than 38.4K baud, assuming no line card modification was performed.

SIZE CODE

NUMBER DV11-0-1

В

REV

12

ENG	SINEER	ING SPECIF		DATE 22 Ap	ril 75			
TITLE	DV11	Acceptance I	Procedure					
			RE	VISIONS				
REV		DESCRIPTION		CHG NO		DATE	APPD BY	DATE
Α	E C O	CHANGE		00004	W.SMITH	4 - 76	J.F. M. Haman	5-21-7
•				•				•
			•					

4-22-75

ENGINEERING SPECIFICATION

digitar

CONTINUATION SHEET

TITLE DV11 Acceptance Procedure

I. Q.C. STATUS

Acceptance must ascertain that hte DV11-AA, DV11-BA, DV11-BB and DV11-BC have been through Q.C.

II. ECO STATUS

All hardware to be shipped with this option must have ell current ECO's installed. Acceptance area will have on hand any and all information required to verify the ECO status of the option to be shipped.

III. Hardware Procedure

A. Requirements

- 1. DV11 logic tests DZDVA through DZDVF
- 2. PDP-11 with 8K of core and a console Teletype
- 3. An expander box suitable for the DV11; i.e. with space for hex modules and capable of supplying the following current requirements:

@ +5 Volts @ -15 Volts @ +15 Volts DV11-AA, 2 DV11-BA 17.5 Amps 1 Amp Ø.5 Amps DV11-AA, 2 DV11-BB 20.5 Amps 1 Amp Ø.6 Amps DV11-AA, DV11-BA, DV11-BB 19.0 Amps 1 Amp Ø.55 Amps

B. Procedure

- 1. Check the module placement against sheet 9 of the Unit Assembly drawing (D-UA-DV11-Ø-Ø).
- 2. Place an H8612 test connector in the jack of each line card. Connect a total of four BCO9R cables from each jack of the M7807 and M7808 modules to each. jack (all are identical) of the H961 test connector. Connect the BCO8R cables such that the smooth side is toward you and the ribbed side is toward the circuit board.
- 3. Load and run diagnostics DZDVA through DZDVF for four error-free passes* each. In the DZDVE diagnostic select the tests appropriate to H961. Refer to the diagnostic writeup for starting procedures. In particular, refer to the DZDVE writeup for manual input of parameters if other than standard addresses, etc. are being used.

*NOTE: RUN ALL DIAGNOSTICS WITH ITERATIONS ENABLED.

SIZE CODE NUMBER REV SP DV11-Ø-4

 $DV11 - \emptyset - 4$ SHEET 1 OF 3

NUMBER

REV

DEC FORM NO DEC 16-(381)-1022-N370

SHEET _2 OF

ENGINEERING SPECIFICATION

da qartaa

CONTINUATION SHEET

TITLE DV11 Acceptance Procedure

- 4. Remove the H9612 and H961 test connectors and reconfigure the apparatus in accordance with Figure 1.
- 5. Load and run four error-free passes* of DZDVE, selecting the tests which utilize the H325 test connector. Note that the DZDVE test can be run with any number of H325's by using the introductory dialog of the DZDVE test to specify which lines are equipped with H325's and then moving the H325's until all lines have been tested.




Figure 1- Test Configuration for Acceptance Procedure

Note for Figure 1: Only one H317C Distribution Panel is shown. This is sufficient to test two line cards simultaneously. If it is desired to test four at a time, a second H317C panel would be used and eight more H325 connectors.

*NOTE: RUN ALL DIAGNOSTICS WITH ITERATIONS ENABLED.


SIZE CODE NUMBER REV
A SP DV11-Ø-4 A


SHEET 3 OF 3


DEC FORM NO DEC 16-(381)-1022-N370


DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS PARTS LIST MADE BY John McNamara DATE April 16, 1975 ENG PROD R. W. Plaware PROD R. W. P. SSUED SECT. DATE PROD R. W. P. SSUED SECT.					QUANTITY/VARIATION									
24.0.5	AS DV	PARTS LIST												
DAT	E BY John McNamara E April 16, 1975	DATE 4-17-75	SECTION											
ENG Shill Mi Planau DATE 4-11-75		PROD R.Well DATE 4-17-75	ISSUED SECT.		1-AA						İ			
ITEM NO.	DWG NO. / PART NO.	DESCRIPTION			DVI									
1.	F.MB-DV11-Ø	DV11 Customer Print Set #1			1			+			_	+-	╁	
2.	ZJ192-RB	DV11 Diagnostic Kit			1				1			+-	┢	
3.	EK-DV11-MM	DV11 Maintenance Manual			1				T			1-	H	
		·		-		_ _	 			\perp		ļ	_	
					_			+	\vdash	_		-		
					+					\dashv				
					\neg			-		\dashv			一	
				_		_								
					+			_		_				
								-		\dashv		-	-	
					+			+		+	+	\vdash		
					1			1			+	i		
_														
					4									
\dashv				-	+			-		+				
				$-\parallel$	+	+		+-		-+		$\ \cdot\ $		
DV11 Shipping List		ASSY NO.	, SI	ZE CO		DV1	NUN 1-96-5	BER			REV.	ECO	NO	
		SHEET 1		DIST.				1	T	Τ		1		
JEC F	ORM DEC 16-(325)-1031-N870						<u> </u>			<u> </u>				


DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS						QUANTITY/VARIATION										
MAD	E BY John McNamara	CHECKED SA PLANTS DATE 4-17-75	SECTION													
ENG DAT	Hu & Mu Mamaes	PROD R. Wall DATE 4-17-75	ISSUED SE	CT.	1-AA											
ITEM NO.	DWG NO. / PART NO.	DESCRIPTION			DV11											
1	ZJ 192-RB	DV11 Diagnostic Kit			1											
			-	·	╢		\vdash		+	╂	<u> </u>	Ŀ		╀	<u> </u>	
					1	-			+	-				╁	├	
			· · · · · · · · · · · · · · · · · · ·		╂					<u> </u>				<u> </u>		
		NOTE: The ZJ192-RB diagnostic	c kit include		∦				+-	 						
		but is not necessarily							\dagger							
		following diagnostics:	•		11											
		Maindec-11-DZDVB, Main	dec-11-DZDVC	,												
		Maindec-11-DZDVD, MAIN	DEC-II-DZDV	/Ε,												
		AND MAINDEC-II-DZDV	F.													
			·	•	4											
					4											
					∦				.							
					\parallel				┦							
-+					\parallel	,			 					\square		
					╟┤							_				
									+							
							-		1	\vdash						
TITLI	E DV11 Software List	ASSY NO.	- 1	SIZE	CODE		וועם	NUM	BER		<u> </u>		Ε V .	ECO DVI	NO I-	
		SHEET 1	OF ¹	DIST		4	-	- 		Т	T	╁	\dashv	$\frac{\infty}{1}$	04	
DEC P	ORM DEC 16-(325)-1031-N870		· · · · · · · · · · · · · · · · · · ·							1						









































































.













































































































































































```
IDLE LOOP
 00000000 0101000001000010
                                                      6/2 JINCREMENT SCANNER
                                      ILOOP 5/C
                                      XFR
 00000001 0011000001010100
                                                      ,5,4 IMOVE MASTER SCAN TO RAM ADDRESS
                                     BRA
BRA
BRA
                                                      2, TSERV | TEST FOR TRANSMIT FLAG WAITING, IF YES BRANCH TO TRANSMIT SERVICE
 00000010 0000001011100100
                                                      4, RSERV JTEST FOR RECEIVER FLAG WAITING, IF YES BRANCH TO RECEIVE FLAG SERV
 00000011 0000010000001010
                                                      3, SSERV ! TEST FOR RECEIVED CHARACTER WAITING, IF YES BRANCH TO RECEIVED CHA
 00000100 0000001101000011
 000000101 0010000000001011
                                     ILOP2 RAM
                                                      0.0.13 JOBTAIN LINE STATE
                                                      1. RSYNC JTEST RAM OUTPUT 01 (RESYNC), IF YES BRANCH TO RESYNCHRONIZE
 000000110 0111000100101110
                                   BRB
BRB
                                                      2, THARK ; TEST RAM OUTPUT 02 (XMIT GO), IF YES BRANCH TO CLEAR THARK
 000000111 0111001000111010
                                                      SISERV ITEST FOR CHARACTER DISPATCH PROCEED, (SCH Ø8) IF YES BRANCH T
 000001000 0000010100101001
                                     ILOP5 BRA
                                                      1. ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
 880001001 000000010000000
                                     BRA
                                      PRECEIVE FLAG SERVICE (LINE STATE IS IN RAM OUTPUT)
 00001010 0010000000001011
                                     RSERV RAM
                                                      0,0,13 JOBTAIN LINE STATE
                                  BRB
BRB
S/C
BRA
                                                      0. TESTX JTEST RAM OUTPUT 00 (RECEIVER ACTIVE), IF YES BRANCH TO TESTX
000001011 0111000000011110
000001100 0111110100001111
                                                  15,8/ACT STEST MATCH DETECT, IF YES BRANCH TO SET ACTIVE
000001101 0101000001000110
                                                      6/6 ISET RESYNC PULSE!
000001110 00000010000000
                                                      1/ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO ILOUP
000001111 0010000000001010
                                     S/ACT RAM
                                                      0.0,12 JOBTAIN DLE/PROTOCOL
000010000 0111000100011000
                                                      1. SACT2 FTEST RAM 01 (STRIP LEADING SYNC), IF YES BRANCH TO SACTE
                                      BRB
202012001 0010000000001011
                                     SACT1 RAM
                                                      0.0.13 JOBTAIN LINE STATE
                                 S/C
RAM
BRB
 000010010 0101000000100111
                                                      5.7 ISET RAM OUTPUT OF (RECEIVER ACTIVE)
 000010011 0010000110111011
                                                      1/13,13 JWRITE NEW LINE STATE
000010100 0111111000010001
                                                      15, SACT1 /TEST FOR WRITE INHIBIT, IF YES BRANCH TO SACT 1
                                     CLRRF S/C
000010101 01010000000010011
                                                      4/3 /SET RECEIVE DATA ENABLE
4/2 /CLEAR RECEIVE DATA ENABLE AND DATA AVAILABLE (FLAG WAITING)
000010110 0101000000010010
                                S/C
Bra
000010111 000000010000000
                                                     1. ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
                                                      1/ILOOP (TEST PUR SURE INCE, ),
0/0,13 /OBTAIN LINE STATE
5/7 /SET RAM OUTPUT 00 (RECEIVER ACTIVE)
7/5 /SET RAM OUTPUT 06 (STRIP SYNC ON)
000011000 001000000000001011
                                    SACT2 RAM
                                  S/C
S/C
RAM
BRB
BRA
000011001 010:000000100111
000011010 0101000010000110
000011011 0010000110111011
000011100 0111111000011000
                                                  19, SACTE STEST FOR WRITE INHIBIT, IF YES BRANCH TO SACT 2
                                                     1/CLRRF ITEST FOR SURE TRUE, IF YES BRANCH TO CLRRF
000011101 0000000100010101
                                                                                       IF TES DRANGE TO USE
000011110 00100000000001011
                                     TESTX RAM
                                                  0,0,13 JOBTAIN LINE STATE
000011111 0111011000103001 BRB
000100000 0000000100100101 TMD BRB
000100001 0111110100010101 TMD BRB
000100010 010100001000010 S/C
000100011 0010000110111011 RAM
000100100 0111111000001010 BRB
                                                      6. THD STEST RAM OUTPUT 06 (STRIP SYNC ON), IF YES BRANCH TO THO
                                                      1.8/RDE JTEST FOR SURE TRUE, IF YES BRANCH TO S/RUE
                                                      15, CLRRF ITEST MATCH DETECT, IF YES BRANCH TO CLRRF
                                                     7.2 CLEAR RAM OUTPUT 06 (STRIP SYNC ON)
1.13,13 (WRITE NEW LINE STATE
                                                      10, RSERV ITEST FOR WRITE INHIBIT, IF YES BHANCH TO RSERV
 000100101 0101000000010011
                                     S/RDE S/C
                                                  4/3 /SET RECEIVE DATA ENABLE
4/1 /SET SILO IN
4/2 /CLEAR RECEIVE DATA ENABLE AND DATA AVAILABLE (FLAG WAITING)
000100110 0101000000010001 S/C 4/1 /SET SILO IN
000100111 0101000000010010 S/C 4/2 /CLEAR RECEIVE DA!A ENABLE AND DATA AVAILABLE (FLAG WAITING)
000101000 000000100000000 BRA 1/ILOOP /TEST FOR SURE TRUE, IF YES BRANCH TO ILOUP
                           PRECEIVE INTERRUPT RESPONSE SERVICE
000101001 0011000011000001 ISERV XFR ,14,1 ; MOVE SILO OUT TO A REGISTER 000101010 0001000000011111 ALU 37 ; LET ALU RESULT = A REGISTER 00-03 000101100 001100100 XFR ,0,4 ; MOVE ALU RESULT 08-11 TO RAM ADDRESS REGISTER 00-03 000101100 0101000000001110 S/C 3,6 ; CLEAR SCROB 000101101 0000000101100010 BRA 1, CTEST ; TEST FOR SURE TRUE, IF YES BRANCH TO CTEST
```

```
PRESYNCHRONIZE (MASTER SCAN IS IN RAM AR, LINE STATE IS IN RAM OUTPUT)
                                                                             0:0,13 : OBTAIN LINE STATE
5:3 : ICLEAR RAM OUTPUT 00 (RECEIVER ACTIVE)
5:1 : ICLEAR RAM OUTPUT 01 (RESYNCHRONIZE)
1:13,13 : HWRITE NEW LINE STATE
   000101110 00100000000001011
                                                      RSYNC RAM
    000101111
                    0101000000100011
                                                                 3/C
    800110000
                    0101000000190001
   000110001
                    0010008110111011
                                                                 RAM
                                                                             1/13,13 JWRITE NEW LINE STATE
10,RSYNC JTEST FOR WRITE INHIBIT, IF YES BMANCH BACK
0:0,16 JOBTAIN LINE PROTUCOL
7:4 JSET RAM OUTPUT 0/
1:13,16 JWRITE NEW LINE PROTOCOL
10,PSI JTEST FOR WRITE INHIBIT, IF YES BRANCH BAUK
4:4 JSET DERVINE BILLSE
   000110010
                    0111111000101110
                                                                 BRB
   000110011
                    00100000000001110
                                                                 RAM
   000110100
                    @1010000100001b0
                                                                S/C
   090110101
                    0010000110111110
   000110110
                    0111111000110011
                                                                BRB
                    0101000001000110
                                                                             090110111
                                                                3/C
   000111000
                   0101000000010001
                                                                3/C
                  0000000100000101
                                                     ICLEAR THARK
  989111918 9101989991989991
989111911 0000000198991989
                                                     THARK S/C
                                                                                         ICLEAR THARK
                                                                             1/ILOPS FTEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP +5
                                                     STEST FOR RESYNC FLAG (LINE NUMBER IN RAM AR, CHARACTER IN ALU RESULT)
  600111100
                  0000000000111110
                                                     TFRF
                                                                            0:CRAM7 STEST BIT IS OF ALU RESULT, IF YES BRANCH TO HERE +2
1:DISC STEST FOR SURE TRUE, IF YES BRANCH TO DISUARD RECEIVED CHARACTER
0:0,16 : JOBTAIN LINE PROTUCOL
                                                                BRA
  880111101
                   0000000110000011
  000111110
                   00100000000001110
                                                     CRAM7
                                                                RAM
  900111111
                   0101080010000000
                                                                S/C
                                                                            7.0 ICLEAR RAM OUTPUT 07 (RESYNCH FLAG NOT FOUND)
1.13,16 JHRITE NEW LINE PHOTOCOL
   831000000
                   0010000110111110
                                                                RAM
  001000001
                   0111111000111110
                                                                BRB
                                                                            10, CRAM7
                                                                                                     ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
  001000010 000000110000011
                                                                            1.DISC STEST FOR SURE TRUE, IF YES BRANCH TO DISCARD RECEIVED CHARACTER
                                                     FRECEIVED CHARACIER SILO SERVICE
  881000011
                                                                           0000010100101001
  001000100
                   0011000011000001
                                                                YFR
  091000101
                   0001000000011111
                                                                ALU
  061000110
                   0011000001100100
  001000111
                   0010000000001011
                                                               RAM
                                                                            8:0,13 JOBTAIN LINE STATE
                                                                          0.0.13 JOBTAIN LINE STATE

1/DISC JTEST RAM OUTPUT 01 (RESYNC), IF YES BRANCH TO DISCARD

0.0.16 JOBTAIN LINE PROTUCOL

7/TFRF JTEST RAM OUTPUT 07, IF YES BRANCH TO TES! FOR RESYNC FLAG

10,POER JTEST BITS 13, 14 OF ALU RESULTS, IF YE3 BRANCH TO PARITY/QVERRUN

6/TBC2 JTEST RAM OUTPUT 06, IF YES BRANCH TO THIS IS BCC 2

5/TBC1 JTEST RAM OUTPUT 05, IF YES BRANCH TO THIS IS BCC 1

0.0.5 JOBTAIN RECEIVER BYTE COUNT

14,CRBC0 JTEST RAM OUTPUT 0-14=0, IF YES 3MANCH TO CHARACTER RECEIVED WHILE

0.0.12 JOBTAIN TRANSMITTER OLE/LINE PROTOCOL 37

5/DOCHM JTEST RAM OUTPUT 05, IF YES BRANCH TO COCHP RECV

0.0.15 JOBTAIN RECEIVER MODE BITS

12,2 JMOVE RAM OUTPUT DATA TRANSLATED 0-2/A-10 TO B RECEIVED
  001001000
                  811188811888911
                                                               BRB
  001001001
                   0010000000001110
                                                               RAM
  001001010
                  0111011100111110
                                                               BRB
  001001011
                  1800100010110001
  001001100
                   01110110101111010
                                                               BRB
  061001101
                   0111010110100101
                                                               BRB
  001001110
                  00100000000000101
  001001111
                   0111110010001100
                                                               BRB
  001010000
                  00100000000001010
0111010101111110
                                                               RAH
  001010001
                                                               BRB
 201010010
                  00100000000001101
                                                               RAM
  061010011
                  0011000010100010
                                                    ZETA
                                                               XFR
                                                                           ,12,2
                                                                                       IMOVE RAM OUTPUT DATA TRANSLATED 0-2/8-10 TO B REGISTER
 001010100
                  01010000000010111
                                                               5/C
                                                                                        ICLEAR ALU RESULT UPPER BYTE
  021010101 0011000011110001
                                                               XFR
                                                                           ,17,1
                                                                                       SMOVE ALU RESULT TO A REGISTER
                                    REV
   K-CS-DVII-Ø-14
                                                                SHEET 4 CF 13
                                                                          001010110 0231000000010110
                                                              ALU
 001010111 ::300011110010
001011000 ::00000000010#1
                                                              RAM
 001011001
                  2011600010110001
                                                              XFR
 001011010 0001030000010110
 801011011 0011002011110011
                                                              XFR
 001011100
                 P100P0000000000000
 001011101
                  01111301010111101
                                                    RBUS1
                                                              888
 001011110 0000011011011010
                                                              BRA
 001011111
                 01111010111010111
                                                              BRB
 801100000 0010000000001111
                                                              RAM
 001100031 0010338,10011111
                                                   SCONTROL BYTE TESTS BEGIN (CHARACTER IS IN SILO OUT, CONTROL BYTE IS IN RAM 17)
861180019 0010000000001111
                                                   CTEST RAM
                                                                           8.0,17 JOBTAIN CONTROL BYTE STORAGE REGISTER
001100011
                 0011000010110010
                                                                          ,13,2 IMOVE RAM OUTPUT TO B REGISTER
5 JLET ALU RESULT = B REGISTER
                                                              XFR
001100100
               00010000000000141
                                                              ALU
001100101
                                                                          1/7,15 IMOVE ALU RESULTS TRANSLATED 5-7/0-2 TO RAM (AND WRITE NEW MODE BLTS 14,08INT ITEST BIT 0 OF ALU RESULT, IF YES BRANCH TO CONTROL BYTE INTERRUPT 14,68CC ITEST BIT 02 OF ALU RESULT, IF YES TANCH TO SET EXPECT BCC 1 NEX! 15,88CC ITEST BIT 03 OF ALU RESULT, IF YES, BRANCH TO CALCULATE RECV B
                 00100001011111101
                                                              RAM
001100110
                                                              BRA
                100010101010101011
801100111
                 0000110010011011
                                                              BRA
001101000 0000110110000161
                                                   EPSIL BRA
                                                   JRETURN FROM RECY BCC (CONTROL BYTE IS STILL IN ALU RESULT)
881181881 0000111018009011
                                                    RHBCC BRA
                                                                          10,013C ITEST BIT 4 OF ALU RESULT, IF YES, BRANCH TO (BIT 4 SET = DISC
                                                                         10,DISC ITEST BIT 4 OF ALU RESULT, IF YES, BHANCH TO (BIT 4 SET = DISC 8/8,4 | JOBTAIN RECEIVER LURRENT ADDRESS | DISC 0.13,3 | JMOVE RAM OUTPUT TO MPR ADDRESS REGISTER | JMOVE SILO OUT TO DATO REGISTER (FOR USE 15 NEXT CHARACTER WILL HAVE 100 NPR TO STORE MECEIVED CHARACTER | JOO NPR TO STORE MECEIVED CHARACTER | 11,RBUS2 | JTEST REQUEST BUS, IF YES, BRANCH TO HERE 6,RNXM | JTEST NXM, IF YES, BRANCH TO RECEIVER NXM | B.0,5 | JOBTAIN RECEIVER PYTE COUNT!
                 0010000000000100
                                                              RAM
                0011001110110011
001101011
                                                              XFR
 001101100
001101101
                 0100000000000000000
                                                              NPR
001101110 0111100101101110
                                                   RBUS2 BRB
001101111
                 9200011011100000
                                                              BRA
                00100000000000101
                                                   DRBC
                                                             RAM
                                                                        0.0.5 JOBTAIN RECEIVER BYTE COUNT.
13,1 JMOVE RAM OUTPUT TO REGISTER A
77 JLET ALU RESULTS = A+1
1,17,5 JMOVE ALU RESULTS TO RAM INPUT (AND WRITE NEW BYTE COUNT)
16,0RBC JTEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE "4
0,00,4 JOBTAIN RECEIVER LURRENT ADDRESS
1,13,1 JMOVE RAM OUTPUT DATA TO REGISTER A
77 JLET ALU RESULTS = A+1
1,17,4 JMOVE ALU RESULTS TO RAM INPUT (AND WRITE NEW ADDRESS)
16,0RCA JTEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE "4
0,00,5 JOBTAIN RECEIVER BYTE COUNT
14,NBC0 JTEST RAM OUTPUT W=14=0, IF YES, BRANCH TU NEXT CHARACTER WILL HAVE
4,00 JSET SILO OUT
                 0011000010110001
001110010 0001000000111111
001110011 00100001111101V1
                                                              ALU
901110100
               0111111001110000
                                                             BRB
001110101 00100000000000100
                                                   ORC .
                                                              RAM
001110110 0011000010110001
001110111 0001000000111111
                                                             XFR
                                                             ALU
               0010000111110100
001111000
001111001
                 0111111001110101
                                                             BRB
               201000000000000101
001111011 0111110010001111
                                                             BRB
 001111100 0101000000010000
                                                                                     ISET SILO OUT
001111101 0000000100000000
                                                             BRA
                                                                         1. ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
                                                   JODCHP RECEPTION
091111110 0010000000001101
                                                                         0.0.15 JOBTAIN RECEIVER MODE BITS
14,DOCM? JTEST RAM OUTPUT 0-14=0, IF YES BNANCH TO DOCM2
1/ZETA JTEST FOR SURE TRUE, IF YES BRANCH TO ZETA
14 JLET ALU RESULT = 0
                                                  DDCMR RAM
001111111 011111001000001
                                                             BRB
010000001 0001000000011b0
                                                             BRA
                                                             ALU
010000018 0000000113000101
```

1/RBCC STEST FOR SURE TRUE, IF YES BRANCH TO CALLULATE RECV BCC

K-CS-DVII-0-14 SHEET SOF 13 IDISCARD RECEIVED CHARACTER DISC S/C ISET SILO OUT 1. ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP BRA (CALCULATE RECV BCC (ASSUME RECEIVED CHAMACTER IN SILO OUT) IMOVE SILO OUT REGISTER TO A REGISTER #18,7 JOBTAIN RECV BCC CALCULATED TO DATE 13,2 JMOVE RAM OUTPUT DATA TO B REGISTER #18,6,12 JOBTAIN TRANSMITTER DLEVLINE PROTOCOL II RAM 010002111 0011000010110010 XFR 010001000 00100000000001010 010001001 0110000000000000 010001010 0610000111100111 1/16,7 JOBIAIN TRANSMITTER DECYLING PROTOGOL II JPERFORM SPECIFIED BCC CALCULATION 1/16,7 JHOVE BCC TO RAM INPUT AND WRITE NEW RECEIVER BCC 1/RRBCC JTEST FOR SURE TRUE, IF YES, BRANCH TO RETURN FROM RECV BCC BCC RAM 010001011 0000000101101001 BRA CHARACTER RECEIVED WHILE HECV BC=0 010001100 0011000011000110 CRBCO XFR 810001101 0101000000001000 3/C 010001110 1000000110110010 INEXT CHARACTER WILL HAVE BC+Ø (SILO OUT HAS BEEN SET, RECEIVER BYTE COUNT IS I 0011000011010110 ,15,6 JMOVE NPR DATO REGISTER TO RICR 3:1 JSET RICR 14 (TO INDICATE RECEPTION OF NEXT CHARACTER WILL BE BC=0) 13,MCBCX JTEST RAM OUTPUT 15, IF TRUE BRANCH TO MODE CHANGE / BCC EXPECT 1,CNACB JTEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL B 010001111 NBCO YFR 010010000 01010000000001001 3/C 010010001 0111131110010011 BRB 010010010 1000903110110010 BRA IMODE CHANGE AND BCC EXPECT 110019011 001000000000001011 MEBCX RAM 0.0,13 JOBTAIN LINE STATE 010010100 0011000010110010 JMOVE RAM OUTPUT TO B REGISTER JMOVE 8 REGISTER 0-15 TO B REGISTER 0-7 ,13,2 XFR 010010101 0011000010000010 010010110 0001000000000101 JLET ALU RESULT = B REGISTER 1,7,15 JHOVE ALU RESULTS TRANSLATED TO RAM AND WHITE NEW RECV MODE BITS ALU 010010111 00100001011111111 RAM 1/7,15 IMOVE ALU RESULTS TRANSLATED TO NAM AND WRITE NEW RECV MODE BITS 1/17,17 IMRITE CONTROL BYTE STORAGE FROM ALU RESULT 14,EBCN ITEST ALU RESULT 02, IF YES BRANCH TO EXPECT BCC NEXT BECAUSE OF DC 1/CNACB ITEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL BY 810811008 0010000111111111 010011001 0000110010100000 BRA 1000000110110010 JEXPECT BCC NEXT BECAUSE OF CONTROL BYTE 010011011 00100000000001110 0.0.16 JOSTAIN LINE PROTUCOL 818011180 0181888818888191 7/5 /SET RAM OUTPUT 05 (EXPECT BCC 1 NEXT) 1/13,16 /WRITE LINE PROTOCOL FROM RAM OUTPUT 10,EBCC /TEST FOR WRITE INHIBIT, IF YES BRANCH BACK 1/EPSIL /TEST FOR SURE THUE, IF YES BRANCH TO EPSIL S/C 010011101 0010300110111110 RAM 010011110 0111111010011011 BRB 010011111 0000000101101000 BRA JEXPECT BCC NEXT BECAUSE OF BC . 0 818189888 8818888888881118 EBCN RAM 0.0,16 JOBTAIN LINE PROTUCOL 010100001 0101000010000101 7:5 JSET RAM OUTPUT 0> (EXPECT SCC1 NEXT) 1:13,16 JHRITE LINE PROTOCOL FROM RAM OUTPUT 10,EBCN JTEST FOR WRITE INHIBIT, IF YES BRANCH TO EBCN S/C 010100010 0010000110111110 RAM 818188811 8111111818181888 BRB K-CS-DVII- Ø-14 SHEET 6 OF 13 010100100 0270000110000011 1/DISC FIEST FOR SURE TRUE, IF YES BRANCH TO DISLARD BRA ITHIS IS BCC 1 0.8,16 JOBTAIN LINE PROTUCOL 7.1 JCLLAR RAM OUTPUT 05 (EXPECT BCC 1 NEXT) 7.6 JSET RAM OUTPUT 06 (EXPECT BCC 2 NEXT) 1.13,16 JWRITE LINE PROTOLOL FROM RAM 10,TBC1 JTEST FOR WRITE INHIBIT, IF YES BRANCH BAUK 1.14,1 JMOVE SILO OUT REGISTER TO A REGISTER 0.0,7 JOBTAIN RECV BCC LALCULATED TO DATE 1.13,2 JMOVE RAM OUTPUT DATA TO B REGISTER 0.0,12 JOBTAIN TRANSMITTER DLE/LINE PROTOCOL II 1.16,7 JMOVE BCC TO RAM INPUT AND WRITE NEW RECEIVER ECC 0.0,12 JOBTAIN TRANSMITTER DLE/LINE PROTOCOL II LTO LOOK FOR LRC) 3.TBC1X JTEST HAM OUTPUT 03 4.TBC1X JTEST HAM OUTPUT 04 0.0,16 JOBTAIN LINE PROTUCOL 7.2 JCLLAR RAM OUTPUT 06 (EXPECT BCC2 NEXT) 1.13,16 JWRITE LINE PROTOLOL 1.5,MRTHA JTEST FOR WRITE INHIBIT, IF YES BMANCH BACK 1.BCCCK JTEST FOR SURE TRUE, IF YES BRANCH TO BCC CHECK COMPLETE 4.0 JSET SILO OUT 1.ILOOP JTEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP TBC1 RAM 3/C 810101000 0010000110111110 RAM 810101001 0111111010100161 ARB 010101010 0011000011000041 XFR 910191911 00100000000000111 RAM 010101120 3011000010110010 RAM BCC RAM RAM 01110120101111200 BRB 610117011 RAM 010110100 0101000010000010 S/C 0010000110111110 0111111010110011 010110101 RAM 010110110 BRB 010110111 0000000111000100 BRA 0101000000010000 TBC1X 010111001 00000010000000 ITHIS IS BCC 2

010111018	881888888888				
		THES	RAM 0,0,1	A INTERN LIVE CONTROL	
010111011	0101000010000010				()
610111100	0010000110111110			ICLEAR RAM DUTPUT MA	
010111101	011111111111111111111111111111111111111		RAM 1,13,	16 PHRITE LINE PROTOLOL	
010111101			BRB 10.TR	CO ITEST FOR LOTHER SALES OF THE SALES OF TH	•
010111110	C011000011000001		. , , ,	CR STEST FOR WRITE INHIBIT, IF YES BRANCH BALK	
010111111	0010000000000111		21.11	INDIC SILO OUT REGISTER TO A RECISTER	
011000000	0011000010110010		RAM 0:0,7	JOSTAIN RECY SCC CALCULATED TO DATE	
011000001			XFR ,13,2	IMOVE RAM OUTBUT DATA TO DESCRIP	
	00100000000001010		RAM 0/0,1		
011000018	01100000000000000		BCC		
611000011	0010000111100111			FPERPURM SPECIFIED BCC CALCULATION	
011000103	00010000000011100		RAM 1/16,	7 IMOVE BCC TO RAM INPUT AND WRITE NEW RECEIVER BCC	
011000101	0101000000011100	BCCCK	ALU 34	TLET ALU RESULT = MINUS 1	
	0101000000010111		8/C 417	ICLEAR ALL ACCULA HORSE BURE	•
011000110	0011000011110001		XFR ,17,1	ICLEAR ALU RESULT UPPER BYTE	
011000111	0011000011000010				
011001000	00010000000001101		XFR ,14,2	IMOVE SILO OUT TO B REGISTER	
011001001	0011000011111		ALU 15	FLET ALU RESULT . AND OF A COMPLEMENT AND B	
011001010	0011000011110010		XFR ,17,2	IMOVE ALL DEGULY TO B DECEMBER AND B	
0.1001010	2011000011100001		XFR ,16,1	THE RESIDENCE OF WESTSTER	
011001011	0001000000011111		7:474	IMOVE BCC TO A REGISTER	
011001108	0101000000010111		ALU 37	ILET ALU RESULT . A	
011001101	8011000011110011		S/C 417	ICLEAR ALU RESULT UPPER BYTE	•
011001110	0011000011110001		XFR ,17,1	IMOVE ALU RESULT TO A REGISTER	• • •
0-1001110	9091999899911119		ALU 36	TIET ALU MESULI IU A MEBISIEM	
011001111	0011000011110001			JLET ALU RESULTS À OR B	
011010000	0011000011100010			IMOVE ALU RESULT TO A REGISTER	•
011010001	0011000010000010		XFR , 16,2	MOVE BCC TO B REGISTER	•
011010010			XFR ,10,2	IMOVE B REGISTER 8-15 TO B REGISTER 8-7 (UPPER BYTE	- 05 000
011010019	0001000000011110		ALU 30	TIET ALL DESIGNER AND IN D. REGISTER MAY CONDER BALE	UP BCC)
011010011	0011000011110110		XFR ,17,6	JLET ALU RESULT . A OR B	
011010103	0101000000001101			IMOVE ALU RESULT TO RICH REGISTER	
011010101	01010000000001001		8/C 3/5	ISET RICR 12	
011010110	100000011011011		5/C 3/1	ISET RICH 14	
	1000000110110010		BRA 1/CNAC	A LIFST FOR SURE TRUE TE MES BRANCH TO COLLEGE	
	•			B STEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL A	CTION CONTR
				· · · · · · · · · · · · · · · · · · ·	

```
REV
       K-CS-DVII-Ø-14
                                                                     SHEET 7 OF 13
                                                           FRECEIVER MPE / CONTROL BYTE
      011010111 0011000011000110
011011000 01010000000110
011011001 000000111011011
                                                                                 ,14,6 ;MOVE SILO DUT TO RICR REGISTER
3.4 ;SET RICR 13
1.GAMMA ;TEST FOR SURE TRUE, IF YES BRANCH TO RECEIVER NXM / CONTROL BYTE +
                                                                      3/C
                                                                     BRA
                                                          PRECEIVER NAM / CONTROL BYTE
     811811818 0011808811808118
811811811 0101888888881181
                                                                                               IMOVE SILO OUT TO RICR REGISTER ISET RICR 12
                                                          RNXMC XFR
                                                          GAMMA S/C
                                                                                  3/5
     811011100 01010000000001001
                                                                    S/C
S/C
                                                                                               ISET RICR 14
                                                          BETA
                                                                                  311
     ISET RICR 15
                                                                                 3.0
                                                                     3/C
     011011111 1000000110110010
                                                                                 1. CNACB ITEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL BY
                                                                     BRA
                                                         PRECEIVER NXM (WE GOT HERE FROM RECEIVED CHARACTER SILO SERVICE)
    011180000 0011000011000110
011180001 000000111011100
                                                                                 ,14,6 | MOVE SILO OUT TO RICR REGISTER
1,BETA | JEST FOR SURE TRUE, IF YES BRANCH TO RECLIVER NXM / CONTROL BYTE +
                                                         INPR SILO OVERFLUM
    011100010 0101000000001010
                                                         NPRSD S/C
                                                                                             JSET SCR 10 INDICATING NPR SILO OVERFLOW
    011180011 00000010000000
                                                                                1/1LOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
                                                         JTRANSMIT SERVICE
                                                         ICHECK FOR BCC THANSMISSION
   011100100
                    00100000000001110
                                                                                8,0,16 JOBTAIN LINE PROTUCOL
13,1 JMOVE RAM OUTPUT DATA TO A REGISTER
3/ JLET ALU RESULT®A REGISTER
   011100101
                    0011000010110001
                                                                   XFR
                                                                               JET ALU RESULT®A REGISTER

14,58C1 | JEST BIT 0 OF ALU RESULT, IF YES BRANCH | 0 SEND BCC 1

15,58C2 | JEST BIT 1 OF ALU RESULT, IF YES BRANCH | 0 SEND BCC 2

7,NPRSD | JEST FOR NPR SILU NOT AVAILABLE, IF YES, PRANCH TO NPR SILO OVERFLO
                     00010000000011111
   011100111
                    1000101010010110
                                                                   BRA
    011101000
                    1000101110100010
                    0000011111100010
   011101001
                                                                   BRA
                                                        PRINCIPAL/ALTERNATE SELECTION
                                                                               0,0,13 JOBTAIN LINE STATE

2,SIGMA JTEST BIT 02 OF RAM, IF YES, BRANCH TO HEME +2 (TESTING TRANSMIT GO

1,ITYPE JTEST FOR SURE TRUE, IF YES BRANCH TO SELECT TYPE OF IDLING

7,USCA JTEST RAM OUTPUT 07, IF YES BRANCH TO USE ALTERNATE CA

1,000 JOBTAIN PRINCIPAL BC (GE TEST)

1,000 JOBTAIN PRINCIPAL CURRENT ADDRESS

1,000 JOBTAIN PRINCIPAL CURRENT ADDRESS

1,000 JTEST FOR SURE TRUE, IF YES BRANCH TO OBTAIN XMIT CONTROL BYTE
   BRB
   011101100
                    1000000101100100
                                                                   BRA
   011101101
                    0111011111110010
                                                        SIGMA
                                                                  BRB
                    001000000000000001
   011101111
                    1111110001000000
                                                                  BRB
   011110000
                    001000000000000000
                                                                   RAM
   011110001 0000000111110161
                                                                  BRA
                                                       JUSE ALTERNATE CA
  011110018 00100000000000011
                                                                               0:0,3 | JOBTAIN ALTERNATE BC. (GE TEST)
                                                                  RAM
   011110011 1111110001010000
                                                                  BRB
  108 JIEST RAM OUTPUT 0-14=0, IF YES BRANCH TO XMIT SBCO JOBTAIN ALTERNATE CURRENT ADDRESS
                                                                  RAM
                                                       JOBTAIN MIT CONTROL BYTE
  K-CS-DVII-Ø-14
                                                                       SHEET 8 OF 13
  011110101 201000018110011
011110110 200000000000
                                                                             I.13,3 ; MOVE DATA FROM RAM DUTPUT TO NPR ADDRESS REGISTER
100 NPR TO GET CHARACTER
11,RBUS3 ; TEST REQUEST BUS, IF YES, BRANCH TO HERE
6,TNXMC; TEST NXM, IF YES, BRANCH TO TRANSMIT NXM/CHARACTER
14,TMPEC ; TEST MEM PAR ERR, IF YES, BRANCH TO TRANSMIT MPE/CHARACTER
11,1 ; MOVE DATA FROM CUC/DATI REGISTER TO A REDISTER
17,5 ; MOVE DATA FROM ALU RESULT TO DATO REGISTER (FOR BCC AND TRANSMITTER
17,5 ; MOVE DATA FROM ALU RESULT TO DATO REGISTER (FOR BCC AND TRANSMITTER
18,0,12 ; OBTAIN TRANSMITTER DLE/LINE PROTUCCUL II
18,0,12 ; OBTAIN MODE BITS
                                                      GXCB
                                                                 XFR
                                                                  NPR
  011110111
                    1111100111110111
  011111000 1000011000110001
                                                                  BRA
  011111001
                  1111101000111001
                                                                  BRB
  011111010 0011030010010001
                                                                  XFR
  011111011 0001000000011111
                                                                  ALU
 011111108 0011000011110101
 011111101 001000000000001010
                                                                 RAM
                  1111011010001100
                                                                 BRB
                                                                             6.DDCMX ;TEST RAM OUTPUT #6, IF YES BRANCH TO DDCMP XMIT (CALCUL #0.014 ;DBTAIN MODE BITS .12.2 ;MOVE RAM OUTPUT DATA TRANSLATED #0-2/8-10 TO B REGISTER .17.2 ;MOVE ALU RESULTS # A PLUS B .17.2 ;MOVE ALU RESULTS TO B REGISTER .13.1 ;MOVE RAM OUTPUT !O A REGISTER .13.1 ;MOVE RAM OUTPUT !O A REGISTER .14.1 ;MOVE RAM OUTPUT !O A REGISTER .15.1 ;MOVE ALU RESULT # A PLUS B ((CHAR+MODE)+BASE ADDR) .1.17.3 ;MOVE ALU RESULT * A PLUS B ((CHAR+MODE)+BASE ADDR) .1.17.3 ;MOVE ALU RESULT * A PLUS B ((CHAR+MODE)+BASE ADDR) .1.17.3 ;MOVE ALU RESULTS TO NPR ADDRESS REGISTER .100 NPR TO GET CONTROL BYTE
 011111111
                  9019999999911=3
                                                                 RAM
  10000000
                 0011000010100010
                                                                 XFR
 100000001
                 0001000000010110
                                                                 ALU
 199280918 0011080011110010
                                                                 XFR
                                                                 RAM
 100000100
                 2011000010110001
  00000131
                 03010000000010110
                                                                 ALU
 100000110
                 0011000011110011
 180000111
                 010000000000000000
                                                                             100 NPR TO GET CONTROL BYTE

11, RBUS4

17EST REQUEST BUS, IF YES, BRANCH TO HERE
6-TNXMC JTEST NXM, IF YES, BRANCH TO TRANSMIT NXM/CONTROL BYTE
14, TMPEC

17EST MEM PAR ERR, IF YES, BRANCH TO TRANSMIT MPE/CONTROL BYTE
11.2

1 MOVE DATI REGISTER TO 8 REGISTER

1 IFT ALL BEGINT = 8 DECITEDED.
                                                                 NPR
                 1111100108001808
                                                                BRB
 180001001
                  1000011000110001
  93801016
                  1111101000111001
                                                                 BRB
 180001011
                  0011000010010010
                                                                 XFR
 188881188 00010800000000101
                                                                             5 | STET ALU RESULT . B REGISTER 13, SDLE STEST BIT 1 OF ALU RESULT, IF YES BRANCH TO SEND DLE FIRST.
                 1000101101110011
                                                     FRETURN FROM DLE SENDING
180001111 00010001011111100
180001111 100011001000010
                                                               RAM
                                                                             1.7.14 #MOVE ALU RESULT TRANSLATED 5-7/8-2 TO RAM (AND WRITE NEW MODE B 14.558N FTEST BIT 2 OF ALU RESULT, IF YES BRANCH TO SET SEND BCC NEXT
                                                                BRA
                                                    FRETURN FROM SSBCCNXT
 100010000 1000110110001111
                                                                            15, XBCC (TEST BIT 3 OF ALU RESULT, IF YES BRANCH TO CALCULATE TRANS BC
                                                    FRETURN FROM MIT BCC -
199919991 11111199991191991
199919919 991199991191999
                                                    RXBCC BRB
ALPHA XFR
                                                                            10, SIDLE STEST FOR DNA FLAG, IF YES BRANCH TO SENT IDLE 15,0 SMOVE DATO REGISTER TO TRANSMITTED DATA BUS 0,0,13 SOBTAIN LINE STATE
                0010000000001011
 100010011
                                                               RAM
190010100 1111011100100011
                                                               BRB
                                                                            7. USBC TEST BIT 7 OF RAM OUTPUT, IF YES BRANCH TO USE ALTERNATE BC
                                                    JUSE PRINCIPAL, BL
100010101 001000000000000001
                                                                           111111000100000
                                                    UPBC
                                                           RAM
100010110
                                                               BRB
100010111
                                                               XFR
100011000
                 00010000000111111
                                                               ALU
 180911091
                0010000111110001
                                                              RAM
100011010
100011011 00100000000000000
                                                               BRB
                                                   OPCA
100011100 0011000010110061
                                                              XFR
190011101
                0001000000111111
100011110 0010000111110000
                                                               ALU
```

1/17,0 SMOVE ALU RESULT TO RAM INPUT AND WRITE NEW PRINCIPAL CURRENT ADDRES

```
K-CS-DVII-Ø-14
                                                                                SHEET 9 OF 13
    10,0PCA JTEST FOR HRITE INHIBIT, IF YES BRANCH TO HERE -4
0,0,1 JOBTAIN PRINCIPAL BYTE COUNT
14,XPBC0 JTEST RAM 0-14-0, IF YES, BRANCH TO XMIT PBCO
1,ILOOP JTEST FOR SURE TRUE AND BRANCH TO IDLE LOUP
                                                                   BRB
                                                                   RAM
                                                                   BRB
                                                                  BRA
                                                       JUSE ALTERNATE BU
                                                                             8,8,3 JOBTAIN ALTERNATE BYTE COUNT
14,X38C0 JTEST RAM 0-14=0
,13,1 JMOVE RAM OUTPUT TO A REGISTER
7? JLET ALU RESULTS = A PLUS 1
1:17,3 JMOVE ALU RESULT TO RAM INPUT AND WRITE NEW ALTERNATE BYTE COUNT
10,USBC JTEST FOR WRITE INMIBIT, IF YES BRANCH TO HERE -4
10,03C JOBTAIN ALTERNATE CURRENT ADDRESS
,13,1 JMOVE RAM OUTPUT TO A REGISTER
7/ JMOVE RAM OUTPUT TO A REGISTER
1:17,2 JMOVE ALU RESULT TO RAM INPUT AND WRITE NEW ALTERNATE CURRENT ADDMES
10,03CA JTEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
8:0,3 JOBTAIN ALTERNATE BYTE COUNT
    100100011 00100000000000011
                                                       USBC - RAM
    180180100 1111110001010000
180100101 0011000019110061
                                                                  BRB
                                                                  XFR
                  0001000000111111
    180100110
    100100111 0010000111110011
                                                                  RAM
    100101000 1111111000100011
                                                                  BRB
    100101001
                   OSCA
    100101010
                   0011000010110001
                                                                  XFR
    190101011
                   0001000000111111
                                                                  ALU
                   3010000111110010
    100101100
                    1111111000101001
                                                                  BRB
                                                                              0,0,3 JOSTAIN ALTERNATE BYTE COUNT
14,X88C0 JTEST RAM 0-14-0, IF YES, BRANCH TO XMIT SBC0
1,1100P JTEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
    180101118 00130000000000011
    100101111
                   1111110001010000
                                                                  BRB
   100110000 0000000100000000
                                                      TRANSMIT NXM/CHARACTER (CURRENT ADDRESS REGISTER ADDRESS IS IN RAM AR)
                                                      FTRANSMIT NXM/CONTROL BYTE (CONTROL TABLE BASE ADDRESS REGISTER ADDRESS IS IN R
  IMOVE TO NPR STATUS REPORT REG.
                                                      IOTA
                                                                 RAM
                                                                              0.0,13 JOBTAIN LINE STATE
   100110011
                   0101000010000111
                                                                 S/C
                                                                             7.7
                                                                                          ISET RAM 84 (TRANSMITTER NXM)
   100110100
                   01010000000001111
                                                                                          JCLEAR NXM
                   0101000000100010
                                                                                           FCLEAR RAM 02 (TRANSMITTER GO)
                                                                 3/C
                                                                              5,2
                                                                             1/13,13 JURITE NEW LINE STATE
16,10TA JTEST FOR WRITE INHIBIT, IF YES BRANCH TO IOTA
1/1LOOP JTEST FOR SURE TRUE, IF YES BRANCH TO IOLE LOOP
   100110110
                  0010000110111011
   100110111
                   1111111000110010
                                                                 BRA
   100111000 00000010000000
                                                      TRANSHIT MPE/CHARACTER (CURRENT ADDRESS REGISTER ADDRESS IS IN RAM AR)
                                                      TRANSMIT MPE/CONTROL BYTE (CONTROL TABLE BASE ADDRESS REGISTER ADDRESS IS IN R
  100111001 0011000000000111
                                                     TMPEC XFR
                                                                             ,0,7 JMOV. TO NPR STATUS REPORT REG.
8,0,13 JOBTAIN LINE STATE
7,5 JSET RAM 05 (TRANSMIT MPE)
  100111010 0010000000001011
                                                     OMEGA RAM
  100111011 0101000010000101
                                                                S/C
                                                                            715
  188111188 0101080000100010
                                                                            5/3 JOLEAN MAN WE LIMANUMIT MEL)
5/2 JCLEAR RAM 02 (TRANSMITTER GO)
1/13,13 JWRITE NEW LINE STATE
10,0MEGA JTEST FOR WRITE INMIBIT, IF YES BMANCH TO MERE -4
1/1LOOP JTEST FOR SURE TRUE, IF YES, BRANCH TO IDLE LOOP
                                                                S/C
  100111101 0010000110111011
                                                                RAM
  100111110 1111111000111010
                                                                BRB
  199111111 000000010000000
                                                                BRA
                                                     JXMIT PBC0
  191999999 9919999999991911
                                                                            0:0,13 JOBTAIN LINE STATE
7:4 JSET RAM OUTPUT BLT 7 (GO TO ALTERNATE)
1:13,13 JMOVE RAM OUTPUT 10 RAM (AND WRITE NEW LINE STATE)
1:0,XPBC0 JTEST FOR WRITE INHIBT, IF YES BRANCH TO MERE -3
                                                     XPBCO RAM
  181080801 0101880818080118
181880818 0818080118111811
181888811 111111180108888
                                                                S/C
                                                                RAH
                                                                BRB
  K- CS-DVII- Ø-14
                                                                          SHEET 10 OF 13
 181888188 881888888888888
                                                               RAM
                                                                            8,8,1 JOBTAIN PRINCIPAL BYTE COUNT
  101200101 (31) 30000000111
                                                               XFR
                                                                                         IMAKE NPR SILO ENTRY
 191000110 1:1.101101001000
                                                                            13,RED FIEST RAM OUTPUT BIT 15, IF YES BRANCH TO HERE +2
1/CBCB FIEST FOR SURE TRUE, IF YES BRANCH TO CHECK FOR BOTH BC=0
1/8,1 FIERO PRINCIPAL BYTE COUNT
                                                               BRB
  101000111 1000000101010111
 REU
                                                               RAM
                                                                            RAM
                                                                XFR
 181881011 0011888810308818
181881188 0301888888888181
                 0011000010000010
                                                               XFR
                                                                           JOVE REGISTER BOTTS TO REGISTER B BOTTS

SLET ALU RESULT & B

1.7,14 JMOVE ALU RESULTS TRANSLATED TO RAM AND WRITE NEW MODE BITS

14,800SB JTEST ALU RESULT 02, IF YES BRANCH TO BCB SEND BCC

1.CBC0 JTEST FOR SURE TRUE, IF YES BRANCH TO CHELK FOR BOTH BC=0
                                                               ALU
 101001101 0010000101111110
                                                               RAM
 181981118 1209110010020111
181381111 120008101010111
                                                               BRA
                                                    IXMIT SBCO
  . 21010032 03100000000001011
                                                                            8.8.13 JOBTAIN LINE STATE
                                                                           0:0,13 JOBIAIN LINE STATE

7:0 JCLEAR RAH OUTPUT BIT 7 (GD TO PRINCIPAL)

1:13,13 JMOVE RAH OUTPUT 10 RAH (AND WRITE NEW LINE STATE)

10,x5HC0 JTEST FOR WRITE INHIBIT, IF YES BMANCH TO HERE -3

0:0,3 JOBIAIN ALTERNATE BYTE COUNT

JMAKE NPR SILO ENIRY

13,ESS JTEST RAH OUTPUT IS, IF YES, BRANCH TO CLEAR ALTERNATE BYTE COUNT
                 @101000010PJ0000
                                                               S/C
 191310010 2310000110111011
                                                               RAM
 101910011
                 1111111201012050
                                                               BRB
 101010103 001000200000011
                                                               RAM
 1818181 03118888888888111
                                                               XFR
181010118 11111011010111161
                                                    ICHECK FOR BOTH BC=0
1010:0111 00100000000000000
                                                   CBCØ
                                                                          0.0.1 JOBTAIN PRINCIPAL BYTE COUNT
14,DELTA JTEST RAM DUTPUT 0-14-0. IF YES, BRANCH TO MERE *2
1. ILOOP JTEST FOR SURE THUE, IF YES, BRANCH TO IDLE LOOP
0.0.3 JOBTAIN ALTERNATE BYTE COUNT
14,C/GO JTEST RAM OUTPUT W-14-0, IF YES, BRANCH TO CLEAR GO
1. ILOOP JTEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
                                                             RAM
                1111110001011010
161011000
                                                              686
                 000000100000000
                                                              BRA
101011010
                00100000000000011
                                                    DELTA
                                                              RAM
 161011011 1111110001011111
                                                              BRB
101011104 000000100000000
                                                    ICLEAR ALTERNATE BYTE COUNT
191911191 001999919999991
181911118 1009999101991991
                                                                           1,0,3 JZERO ALTERNATE BYTE COUNT
                                                                          1.0THB STEST FOR SURE TRUE, BRANCH TO OTHB
                                                              BRA
                                                   ICLEAR GO
C/GO RAM
                                                                      0.0,13 JOBTAIN LINE STATE
                                                                         5/2 JCLEAR RAM 82 (TRANSMITTER GO)
1/13,13 JEHRITE NEW LINE STATE
10,C/GO JTEST FOR WRITE INMIBIT, IF YES BRANCH TO HERE =3
1/LLOOP /TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
                                                             S/C
RAM
101100010 1111111001011111
101100011 00000010000000
                                                              ARR
                                                             BRA
                                                 ISELECT TYPE OF IDLE
. . . . . .
                                                   ITYPE RAM
                                                                          0.0,12 JOBTAIN TRANSMITTER CLE/PROTOCOL II
8.8COCC JTEST RAM OUTPUT 00, IF YES BRANCH TO BCOLG
1.ILOC" JTEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
191190101
               0000000100000000
                                                             BRA
               0101000001000101
                                                                          6.5 | SET THARK
1. ILOUP | TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
                                                   BCØCG
                                                             S/C
191101000 000000100000000
                                                             BRA
                                                   SENT IDLE (LINE STATE IS IN RAM OUTPUT)
```

8:8,13 JOBTAIN LINE STATE

REV

191101001 00100000000001011

SIDLE RAM

```
REV
   K-CS-DVII-Ø-14
                                                                             SHEET II OF 13
 5.4 | SET RAM 03 (TRANSMITTER UNDERRUN)
1.13.13 | MOVE RAM OUTPUT TO RAM (AND WRITE NEW LINE STATE)
10.5 | IDEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE =3
1.4 | LPMA | TEST FOR SURE TRUE, IF YES, BRANCH TO RETURN FROM XMIT BCC +3
                                                                     3/0
                                                                     RAM
                                                                     BRB
                                                         ISENT IDLE/DLE
                                                                                  0/0,13 JOBTAIN LINE STATE
5/4 JSET 03 (UNDERRUN)
1/13,13 JHRITE LINE STATE
 191101110 0010000000001011
                                                                    RAM
 101101111 0101000000100100
                                                                     S/C
  191110000 0010000110111011
                                                                     RAM
                                                                                            ITEST FOR INHIBIT
 101110001 1111111001101110
                                                                     BRB
                                                                                  10,MU
 181110010 1000000101111011
                                                                                              JGO BACK TO SEND IDLE
                                                                                  1 / NU
                                                         ISEND DLE FIRST
                                                         (WE GOT HERE FRUM TRANSMIT SERVICE. THE CONTROL BYTE IS JIN ALU RESULT AND B REGISTER. MASTER SUAN POSITION IS IN
                                                         JRAM ADDRESS REGISTER 0-5).
                                                                                 8:8,16 108TAIN LINE PROTUCOL
2:CRAM2 1TEST RAM OUTPUT 82, IF YES BRANCH TO CLEAR RAM 82
191110011 0010000000001110
191110190 111100100111110
101110191 010100000100110
                                                                    RAM
                                                                    BRB
                                                                                2.CRAM2 JTEST RAM OUTPUT 02, IF YES BRANCH TO CLEAR RAM 02

1.13,16 JMOVE RAM OUTPUT 10 RAM INPUT AND WRITE NEW LINE PROTOCOL

10,50LE JTEST FOR WRITE INHIBIT, IF YES BRANCH BALK

0.0,12 JOBTAIN TRANSMITTER DLE / LINE PROTOCOL II

,13,2 JMOVE RAM OUTPUT 10 REGISTER B

10 MU JTEST FOR DNA FLAG, IF YES BRANCH TO SENT IDLE/DLE
,10,0 JMOVE REGISTER B 15-8 TRANSMITTED DATA BUS

1. ILOOP JTEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
                                                                    S/C
 101110110 0010000110111110
 191110111 11111111001110011
191111000 0010000000001010
                                                                    BRB
                                                                    RAM
 101111001 0011000010110010
                                                                    XFR
 181111018 1111100001101110
                                                                    BRB
 18:11:10:1 001:10000:0000000
18:11:11:00 000000010000000
                                                                    XFR
                                                                    BRA
                                                        ICLEAR RAM 02 (RAM 02 IS DLE SENDING IN PROGRESS)
181111101 0010000000001110
181111110 0101000000100010
                                                                                 0.0,16 JOSTAIN LINE PROTUCOL
                                                                                5/2 JCLEAR RAM OUTPUT 02

1/13,16 JMOVE RAM OUTPUT TO RAM INPUT DATA AND WRITE NEW LINE PROTOCOL

10,CRAM2 JTEST FOR WRITE INHIBIT, IF YES BMANCH BACK

1/ROLE JTEST FOR SURE TRUE, IF YES BRANCH TO RETURN FROM DLE SENDING
                                                                    S/C
 101111111 0010000110111110
                                                                   RAM
 110000000
                  11111110011111101
 110000001 1000000100001110
                                                       ISET SEND BCC NEXT
110000010 0010000000001110
                                                       SSBN
                                                                   RAM
                                                                                 0.0.16 JOBTAIN LINE PROTUCOL
                                                                                5:7 ISET RAM OUTPUT BIT Ø

1:13,16 IMOVE RAM OUTPUT IO RAM INPUT AND WRITE NEW LINE PROTOCOL
10,888 ITEST FOR WRITE INHIBIT, IF YES BRANCH BALK
1:RSSBN ITEST FOR SURE TRUE, IF YES BRANCH TO RETURN FROM SSBCCNXT-
                  0101000000100111
                                                                   S/C
110000100 0010000110111110
  10000101
                  1111111010000010
                                                                   BRB
118080110 1000000100010000
                                                       JBCD SEND BCC
                                                                                0.0,16 JOBTAIN LINE PROTUCOL
5:7 JSET RAM OUTPUT BIT Ø
1:13,16 JMOVE RAM OUTPUT 10 RAM INPUT AND WRITE NEW LINE PROTOCOL
16,8CDSB JTEST FOR WRITE INHIBIT, IF YES BRANCH BACK
1:CBC0 JTEST FOR SURE TRUE, IF YES BRANCH TO CBC0
110000111 0010000000001110
                                                       BC088 RAM
110001000 0101000000100111
                                                                   S/C
110001001 0010000110111110
                                                                   RAM
110001010 1111111010000111
                                                                   BRB
110001011 10000001010101111
                                      REV
 K-CS-DVII-0 - 14
                                                                  SHEET 12 CF 13
                                                       JOOCHP TRANSMIT
0.0,14 JOBTAIN TRANSMITTER MODE BITS
14,xBCC JTEST RAM 0-14=0, IF YES BRANCH TO XBCC
1,PI JTEST FOR SURE TRUE, IF YES BRANCH TO PI
                                                       DDCMX RAM
                                                                   BRB
                                                                   BHA
                                                       ICALCULATE TRANSMITTER BCC
110001111 2011000011010001
                                                       XBCC
                                                                   XFR
                                                                                              IMOVE DATO REGISTER TO A REGISTER
110010000
                                                                                              JOBIAIN TRANSMITTER BCC CALCULATED TO DATE
                                                                   RAM
                                                                                6.0.6
                  0011000018110010
110010001
                                                                                ,13,2
                                                                                              IMOVE RAM DATA TO REGISTER &
110010010
                                                                   RAM
                                                                                              FORTAIN TRANSMITTER DEELLINE PROTOCOL II
110010611
                0110000000000000
                                                                                JPENFORM SPECIFIED BCC CALCULATION

1.16,6 JMOVE BCC TO RAM INPUT AND WRITE NEW TRANSMITTER BCC

1.RXBCC JTEST FOR SURE TRUE, IF YES, BRANCH TO RETURN FROM XMIT BCC
                                                                   BCC
BRA
                                                       ISEND BCC 1
                                                       ; (WE GOT MERE FRUM TRANSMIT SERVICE. THE MASTER SCAN POSITION ; IS IN THE RAM ADDRESS REGISTER \emptyset-3. THE LINE PROTOCOL IS IN ; THE A REGISTER AND THE ALU RESULT REGISTER.)
                                                                               0,0,16

JOBTAIN LINE PROTUCOL

JA,13,1

JMOVE RAM OUTPUT !O A REGISTER

//

JLET ALU RESULT # A PLUS 1

1,17,16

JMOVE ALU RESULT !O RAM INPUT DATA AND WRITE NEW LINE PROTOCOL

10,5861

JTEST FOR WRITE INHIBIT, IF YES BRANCH BALK

0,0,6

JOBTAIN TRANSMITTER BCC

3,03,0

JMOVE RAM OUTPUT DATA TO TRANSMITTED DATA BUS (HIGH ORDER BITS GO INT

0,0,12

JOBTAIN TRANSMITTER DLE/LINE PROTOCOL II !TO LOOK FOR LRC)

3,601DL JTEST RAM OUTPUT 03, IF YES BRANCH TO MERE +4

4,601DL JTEST RAM OUTPUT 04; IF YES BRANCH TO MERE +3

1,6/LU1 JTEST FOR SURE TRUE, IF YES BRANCH TO SENU BCC 2 + 6

1,1LOOP JTEST FOR SURE TRUE. IF YES BRANCH TO IDLE LOOP
110010118 0010000000001110
                                                       SBC1 RAM
110010111 0011000010110001
110011000 0001000000111111
                                                                   XFR
                                                                   ALU
110011001
                 0010000111111110
1100.1010
                                                                   BRB
110011011
                 00100000000000110
                                                                   RAM
 110011100
                 3011000010110000
110011101
                 00100000000001010
                                                                   RAM
110011110
                 1111001110100001
110011111
                 1111010010100001
                                                                   BRB
110100000
                1000000110100101
                                                       GOIDL BRA
                                                                                1. ILOOP STEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
                                                       ISEND BCC2
                                                      (WE GOT HERE FRUM TRANSMIT SERVICE. THE MASTER SCAN POSITION FIS IN THE RAM AUDRESS REGISTER 0-3. THE LINE PROTOCOL IS IN THE A REGISTER AND IN THE ALU RESULT REGISTER.)
110100010 0010000000000110
                                                       SBC2 RAM
                                                                                0,0,6
                                                                                            JOSTAIN TRANSMITTER BCC
110100011 0011000010110010
                                                                                ,13,2
                                                                                             JMOVE RAM OUTPUT DATA TO REGISTER B
JMOVE REGISTER B 0-15/0-7 TO TRANSMITTED DATA BUS
                                                                  XFR
110100100 001100001000000
                                                                  XFR
110100101 0010000100000110
                                                                               C/LU1 PAM
110100110
                 00100000000001110
                                                                  RAM
                 01010000000100001
                                                                  S/C
RAM
110101000 0010000110111110
                 11111110101000101
                                                                  BRB
```

AFILOOP STEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

110101010 000000100000000

BRA

```
K- CS- DVII-Ø-14 REV
```

SHEET 13 OF 13

IRECEIVED ERRORS

CONTROL BYTE INTERRUPT

110101101 110101110 110101111	00100000000001111 010100000100011 001000011011	CBINT RAM S/C RAM XFR S/C BRA	1,13,17 ,14,6 3,3	FREAD CONTROL BYTE HOLDING REGISTER FOLEAR RAM 00 (GENERATE INTERRUPT) FOR SURE CONTROL BYTE HOLDING REGISTER FOR SURE TO RICR REGISTER FOR SURE TRUE, IF YES BRANCH TO	IDLE	LOOP
		• B • B • F • • • • • • • • • • • • • •				


JPARITY AND OVERRUN ERRORS


110110001 0011000011000110 POER XFR ,14,6 ; MOVE SILO OUT TO RICR REGISTER


CREATE NULL ACTION CONTROL BYTE (MODE IS PRESERVED)


	·		* *	- The transfer of the contract
110110010 110110011 110110100 110110101 110110	$\begin{array}{c} 0010000000001111\\ 0101000000100011\\ 0101000000100001\\ 0101000000100000\\ 01010000001000011\\ 0101000010000111\\ 0010100001000010111\\ 0010100001000010111\\ 00000000$	CNACB RAM 3/C 3/C 3/C 3/C 3/C RAM 3/C BRA	5,2 5,0 7,7 1,13,17 3,3	FREAD CONTROL BYTH HOLDING REGISTER FOLEAR RAM 00 FOLEAR RAM 01 FOLEAR RAM 02 FOLEAR RAM 03 FOLEAR RAM 04 FOLEAR RAM 05 FOLEAR RAM 05 FOLEAR RAM 06 FOLEAR RAM 06 FOLEAR RAM 06 FOLEAR RAM 07
		and the second s		· · · · · · · · · · · · · · · · · · ·

END











PA	0	Τ.	C	- 1	т	C	Υ.	


SHE	L4-	A ~	~	-	•	_
	- :	A2	1 1	F	Δ	•


E LIEM	DOCUMENT	MOWREK	PART NUMBER	DESCRIPTION	00		REFERENCE DESIGNATOR
						•	
9 29			1501742-00	DEC2904 PNP 600MW SI 40 40 P	1		Q1
0 30			1503409-00	DEC6534D PNP 310MW SI 40 90	1		Q2
1 31			1605528-00	DELAY= 30NS,0TAPS DL5184	2		DL1,DL2
2 32	*		1811660-02	OSCILLATOR, XTAL 5.0688 MHZ	1	•	E27
3 33			1812396-00	XTAL 2.4576 MHZ	1 ^		Y1
34	•		1909701-00	74154 1 OF 16,BINA	1		E52
35			1910436-00	DEC 74123 ONE SHOT-DUAL, RETRIG	8		E2,E4,E10,E38,E41,E59,E63,E70
36			1905575-00	7400 NAND GATE-QUAD 2IN	1		E68
7 37			1909686-00	7404 INVERTER GATE-HEX 1I	7		E7,E47,E53,E58,E66,E73,E80
38	•		1910091-00	DEC 7437 AND GATE-QUAD 21N, EU	3		E12,E40,E46
39	• •		1910651-00	DEC 74175 FF-D QUAD	6		E8,E13,E14,E24,E49,E88
40	•		1905547-00	7474 FF-D DUAL, EDGE TRIGG	13		E15,E23,E25,E26,E29,E34-E36,E44
						CONT	E45,E55,E74,E84
41	f .		1909937-00	74153 MUX 1 OF 4 (DUAL)	4		E37,E71,E75,E83
.42			1910656-00	74155 DECODER-2 OF 4(DUAL)	4	•	E31,E60,E61,E89
43			1911521-00	7432 OR GATE-QUAD 21N, FO	3		E3,E22,E72.
44	•		1909705-00	DEC 8881 NAND GATE-QUAD 21N O	4		E82,E86,E90,E91
45	• • • •		2112623-00	DUAL BAUD RATE GEN/PROG DIVIDER,	2	•	E51,E57
46	•		1905577-00	7420 NAND GATE-DUAL 4INPU	1		E39
47		* *	1910390-00	DEC 7380 NOR GATE-QUAD 21N,FA	1		E93
48		•	1910837-00	8093 BUFFER CATE-QUAD 2IN	2		E18,E50
49			1912666-00	BUFFER GATE-QUAD 2IN	2		E17,E56
50	•		1909054-00	7493 COUNTER, ASYNCH UP, BI	1		E72
51			1910655-00	74157 MUX 2 TO 1 QUAD	1		E64
52			1909267-00	DEC 74H11 AND GATE-TRIPLE 3INP	2	•	E33,E69
53			1910738-00	DEC 74170 MEMORY READ/WRITE	5		E54,E77,E78.E94,E95
54			1910155-00	DEC 7408 AND GATE, POS. QUAD 21	7		E9,E19,E20,E30,E32,E42,E85
55	· ·		1910454-00	DEC 9318 ENCODER, 8 INPUT PRI	2		E48,E87
56			1910322-00	DEC 1488L DRIVER, LINE, QUAD, EI	2	,	E11,E16
57			1909004-00	DEC 7402 NOR GATE-QUAD 2IN	. 2	•	E21,E43
58		•	1910323-00	DEC 1489L RECEIVER, LINE, QUAD,	2		E5,E6
59	•		1909713-00	DEC 8815 NOR GATE-DUAL 4IN	2		E65,E79
60			2111450-00	UART 40K BAUD VARIATION OF 19-10	. 4		E62,E67,E76,E81
61	•		9008351-00	CAP, TRANSISTOR .320 ID	1 ·		
2 62		•	9009185-00	JUMPER, WIRE, INSULATED, BLACK B	6	•	W1-W6
3 63			9000024-01	EYELET, ROLLED FLANGE, .121 OD X	12		


! !	!	! D !	I	!	G	!	!	т	!!	Α	! ! L		ΙT		SYN	MU	 X L	INE	CAR	D				!	SEC	TION	Α	OF	Α	!	!	!SIZ	E!(ODE!	DOCUM	ENT	NUMBER	!	REV	!
!	! !	! !	. 	.! _!.		! !	! !		! . _ ! _		! !	! _ ! _		 							·····			! !	·	·			·	·! :!	. !	! K !===	! _!_	PL !	M7833	-0-() 	! !!	A `	! !
•	•		:						•						-						• •	•	,		•					•								0	って	-



































































































































































•














-

