

**digital**

**DV11-Ø**

**Engineering Drawings**


**Digital Equipment Corporation**

The material herein is for information purposes only and is subject to change without notice. Digital Equipment Corporation assumes no responsibility for any errors which may appear herein.

These drawings and specifications herein are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

Copyright © 1975, Digital Equipment Corporation





TITLE	SHEET	OF	SIZE	CODE	NUMBER	REV
BASIC ASSY DV11	2	5	B	DD	DV11-Ø	K

*MK*

CUSTOMER PRINT SET		ELECTRICAL					CUSTOMER PRINT SET		ELECTRICAL						
1	MFG. SET	FIND NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE	1	MFG. SET	FIND NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE
X		1	D-DA-DV11-0-0	B	9	BASIC ASSY (DV11)		X		6	D-CS-M7836-0-1	#	10	ALU AND TRANSFER BUS	
X			A-SP-DV11-0-1	B	44	ENGINEERING SPEC					K-CO-M7836-0-4		1	X-Y COORDINATE HOLE LOCATION	
	K		A-SP-DV11-0-2	A	3	DV11 MODULE TEST PROCEDURE					D-AH-M7836-0-5		1	ASSY/DRILLING HOLE LAYOUT	
	X		A-SP-DV11-0-3	B	19	DV11 TEST PROCEDURE					B-MH-M7836-0-6		1	MODULE ECO HISTORY	
X	X		A-SP-DV11-0-4	A	3	ACCEPTANCE PROCEDURE									
X			A-PL-DV11-0-5		1	SHIPPING LIST									
X			A-PL-DV11-0-6	A	1	SOFTWARE LIST									
X			D-BD-DV11-0-8	A	2	DV11 MODEM CONTROL		X		7	D-CS-M7837-0-1	#	11	UNIBUS DATA AND NPR CONTROL	
X			C-IC-DV11-0-9	A	1	INTERCONNECTION DV11					K-CO-M7837-0-4		1	X-Y COORDINATE HOLE LOCATION	
X			D-BS-DV11-0-10	A	8	LINE CARD 0-3 (SYNCH)					D-AH-M7837-0-5		1	ASSY/DRILLING HOLE LAYOUT	
X			D-BS-DV11-0-11	A	8	LINE CARD 4-7 (SYNCH)					B-MH-M7837-0-6		1	MODULE ECO HISTORY	
X			D-BS-DV11-0-12	A	8	LINE CARD 8-11 (SYNCH)									
X			D-BS-DV11-0-13	A	8	LINE CARD 12-15 (SYNCH)									
C			K-CS-DV11-0-14	A	13	MICROPROGRAM LISTING									
X			D-BS-DV11-0-15		10	LINE CARD 0-3 (ASYNCH)									
X			D-BS-DV11-0-16		10	LINE CARD 4-7 (ASYNCH)		X		8	D-CS-M7838-0-1	#	11	ROM, RAM & BRANCH	
X			D-BS-DV11-0-17		10	LINE CARD 8-11 (ASYNCH)					K-CO-M7838-0-4		1	X-Y COORDINATE HOLE LOCATION	
X			D-BS-DV11-0-18		10	LINE CARD 12-15 (ASYNCH)					D-AH-M7838-0-5		1	ASSY/DRILLING HOLE LAYOUT	
											B-MH-M7838-0-6		1	MODULE ECO HISTORY	
											K-CS-M7838-0-8		9	23-A101A2 (ROM LIST)	
											K-CS-M7838-0-9		9	23-A102A2 (ROM LIST)	
X		2	D-AD-7010834-0-0	#	1	LOGIC ASSY (DV11)					K-CS-M7838-0-10		9	23-A103A2 (ROM LIST)	
X			D-IA-7010835 0 0	#	1	POWER HARNESS (DV11)					K-CS-M7838-0-11		9	23-A104A2 (ROM LIST)	
											K-CS-M7838-0-12		9	23-A105A2 (ROM LIST)	
											K-CS-M7838-0-13		9	23-A106A2 (ROM LIST)	
											K-CS-M7838-0-14		9	23-A107A2 (ROM LIST)	
											K-CS-M7838-0-15		9	23-A108A2 (ROM LIST)	
<del>X</del>		<del>3</del>	<del>D-AD-7010655-0-0</del>	<del>#</del>	<del>1</del>	<del>WIRED ASSY (DV11)</del>									
<del>C</del>			<del>K-WL-DV11-0-7</del>	<del>A</del>	<del>1</del>	<del>WIRE LIST</del>									
			<del>A-WT-7010655-0</del>		<del>1</del>	<del>AWT REVISION STATUS</del>									
		3	B-DD-7010655-0	A	1	DRAWING DIRECTORY		X		9	D-CS-M7839-0-1	#	9	SYNCH MUX LINE CARD	
											K-CO-M7839-0-4		1	X-Y COORDINATE HOLE LOCATION	
<del>X</del>		<del>4</del>	<del>D-IA-7010719-0-0</del>	<del>#</del>	<del>1</del>	<del>BACKPLANE ASSY</del>					D-AH-M7839-0-5		1	ASSY/DRILLING HOLE LAYOUT	
											B-MH-M7839-0-6		1	MODULE ECO HISTORY	
X		5	D-CS-5411420-0-1	#	1	CIRCUIT SCHEMATIC									
			K-CO-5411420-0-4		1	X-Y COORDINATE HOLE LOCATION									
			D-AH-5411420-0-5		1	ASSY/DRILLING HOLE LAYOUT									
			B-MH-5411420-0-6		1	MODULE ECO HISTORY									

CUSTOMER PRINT SET CODES  
X = PRINT OF DOCUMENT INCLUDED IN PRINT SET  
C = INCLUDES ALL PRINTS INDICATED ON DOCUMENT  
S = CONFIDENTIAL AUTHORIZED SIGNATURE REQUIRED

TITLE: BASIC ASSY (DV11)  
SIZE CODE: B DD  
NUMBER: DV11-0  
REV: K  
SHEET 3 OF 5

*MK*





CUSTOMER PRINT SET					MECHANICAL					CUSTOMER PRINT SET					MECHANICAL				
1	MFG. SET	FIND NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE		MFG. SET	FIND NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE				
		1	D-UA-DV11- $\beta$ - $\beta$	B	9	BASIC ASSY (DV11)													
			D-MD-7408510-0-0		1	CROSS BAR CABLE BRKT													
			C-IA-7408283-0-0		1	SIDE BAR SUPPORT													
			C-IA-7411632-0-0		1	STRAIN RELIEF													
			C-IA-7411633-0-0		1	CLAMP, STRAIN RELIEF													
		2	D-AD-7010834-0-0		1	LOGIC ASSY (DV11)													
			D-IA-7010835-0-0		1	POWER HARNESS (DV11)													
		3	B-DD-7010655-0		1	DV11 WIRED ASSY													
		4	<del>D-IA-7010719-0-0</del>		1	<del>BACKPLANE ASSY</del>													
		12	C-UA-M92 $\emptyset$ - $\emptyset$ - $\emptyset$		1	INTERNAL BUS CONN ASSY													
			A-PL-M92 $\emptyset$ - $\emptyset$ - $\emptyset$		1	INTERNAL BUS CONN. M92 $\emptyset$													
			A-DC-7407806-0-0		1	DEC UNIBUS DECAL													
		13	B-DD-H317- $\emptyset$		3	H317 CABLE BOX ASSY													
		14	C-UA-BC $\emptyset$ 8R- $\emptyset$ - $\emptyset$		1	MODEM I/O CABLE ASSY													

CUSTOMER PRINT SET CODES  
X = PRINT OF DOCUMENT INCLUDED IN PRINT SET  
C = INCLUDES ALL PRINTS INDICATED ON DOCUMENT  
S = CONFIDENTIAL AUTHORIZED SIGNATURE REQUIRED


TITLE  
BASIC ASSY (DV11)

SHEET 5 OF 5  
SIZE CODE B DD

NUMBER  
DV11- $\beta$

REV  
K

MK



LEGEND	
NUMBER	VARIATION
DVII-AR	COMM MUX CONTROL UNIT
DVII-BA	MODULE SET & DIST. PANEL FOR 8 SYNC LINES
DVII-BB	MODULE SET & DIST. PANEL FOR 8 ASYN LINES
DVII-BC	MODULE SET & DIST. PANEL FOR 4 SYNC LINES AND 4 ASYN LINES

- NOTES:
- 861 POWER CONTROL MUST BE LOCATED AT FRONT OF CABINET TO ALLOW CABLES FROM ITEM (6) TO SWEEP BEHIND AND UNDER ITEM #2
  - EACH H960 CONTAINING A DVII SHALL HAVE ONE STRAIN RELIEF (ITEM #14) AND CLAMP (ITEM #15) FOR EACH CABLE AND ONE STRAIN RELIEF AT THE LOWER REAR OF CABINET, SEE VIEWS A-A AND B-B.
  - A CABINET THAT CONTAINS AN EXPANDER BOX CANNOT HAVE MORE THAN TWO CABLE BOX ASSEMBLIES (ITEM #6) FOR SYSTEMS WITH THREE OR MORE CABLE BOX ASSEMBLIES A SEPARATE CABINET MUST BE USED. UP TO FOUR (4) PANELS CAN BE MOUNTED INTO CABINETS WITHOUT AN EXPANDER E.C.
  - 8 LINE SYSTEM IS SHOWN TO MAKE UP 16 LINE SYSTEM ADD THE FOLLOWING EQUIPMENT (SHOWN WITH PHANTOM LINES): ONE H317-C (ITEM #6) USING MOUNTING HOLES #97, TWO SIDE BAR SUPPORTS (ITEM #8) USING MOUNTING HOLE #99, ONE CROSS BAR CABLE BRKT (ITEM #5), ONE STRAIN RELIEF (ITEM #14), ONE CLAMP STRAIN RELIEF (ITEM #15) AND NECESSARY MOUNTING HARDWARE


	DVII-BC	DVII-BB	DVII-BA	DVII-AR			
1	2	-	-	-	ASYNCH MUX LINE CARD	D-CS-M7833-0-1	27
-	1	1	1	-	H325 TEST CONNECTOR	D-CS-H325-0-1	26
-	-	-	-	1	H861 TEST CONNECTOR	D-CS-H861-0-1	25
2	2	2	-	-	LINE CARD TEST CONNECTOR	C-UA-H8612-0-0	24
-	-	-	-	1	MODEM CONTROL	D-CS-M7147-0-1	23
1	-	2	-	-	SYNC MUX LINE CARD	D-CS-M7839-0-1	22
-	-	-	-	1	ROM, RAM & BRANCH	D-CS-M7838-0-1	21
-	-	-	-	1	UNIBUS DATA AND NFR CONTROL	D-CS-M7837-0-1	20
-	-	-	-	1	ALU AND TRANSFER BUS	D-CS-M7836-0-1	19
-	-	-	-	1	BUS CONTROL & MUX	D-CS-M7887-0-1	18
-	-	-	-	1	INTERNAL BUS COMM M920	C-UA-M920-0-0	17
8	8	8	4	-	SCR PHL PAN HD 10-32 X 3/8 LG	9006071-1	16
1	1	1	-	-	CLAMP, STRAIN RELIEF	C-IA-741633-0-0	15
1	1	1	-	-	STRAIN RELIEF	C-IA-741632-0-0	14
-	-	-	4	-	SCR PHL PAN HD 10-32 X 3/8 LG	9006043-1	13
8	8	8	-	-	SCR PHL PAN HD 10-32 X 3/8 LG	9006074-1	12
8	8	8	4	-	NUT, TINNEMAN 10-32	9007786	11
4	4	4	-	-	I/O CABLE (BC08R)	C-UA-BC08R-12-0	10
-	-	-	-	1	PRIORITY JUMPER LEVEL #5	C-IA-540878-0-0	9
2	2	2	-	-	SIDE BAR SUPPORT	C-IA-740828-0-0	8
-	-	-	4	-	WASHER LOCK 1/8 EXT TOOTH	9008072	7
1	1	1	-	-	H317-C CABLE BOX ASSY	D-UA-H317-C-0	6
1	1	1	-	-	CROSS BAR CABLE BRKT.	D-MD-7408510-0-0	5
8	8	8	-	-	WASHER LOCK 1/8 EXT	9007651	4
-	-	-	-	1	LOGIC ASSY (DVII)	D-AD-740834-0-0	3
REF	REF	REF	REF	REF	MOUNTING BOX ASSY	D-UA-8411-FC-0	2
REF	REF	REF	REF	REF	H960 CABINET	D-UA-H960-CD-0	1

REV.	DATE	BY	CHKD.	APP.
1	1/25/76	W. J. ...	...	...
2	2/23/76	...	...	...
3	4/13/76	...	...	...
4	4/23/76	...	...	...
5	4/27/76	...	...	...

FIRST USED ON OPTIC MODEL		QTY	DESCRIPTION	PART NO.	ITEM NO.
PDP 11					
UNLESS OTHERWISE SPECIFIED DIMENSIONS IN INCHES		PARTS LIST			
TOLERANCES		EQUIPMENT CORPORATION			
DECIMALS	ANGLES	TITLE			
.0005	± .005	BASIC ASSY			
.001	± .01	DVII			
.002	± .02	REV. C			
REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY		MATERIAL			
		NEXT HIGHER ASSY.			
		B-DD-DVII-0			
		SCALE			
		SHEET 1 OF 4			
		DIST.			

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION

0-0-11AD 2



14 REF  
15 REF  
ITEM #15 NOT SHOWN FOR CLARITY

THIS STRAIN RELIEF AND CLAMP FOR 2ND DVII-BA, -BB OR -BC

THIS STRAIN RELIEF AND CLAMP FOR 1ST DVII-BA, DVII-BB OR DVII-BC

14 REF  
NO CLAMP (ITEM #15) IS USED ON THIS STRAIN RELIEF

SEE NOTE #4 (SHEET #1)

DISTANCE EXAGGERATED TO SHOW CABLE DETAIL

NOTE:  
FOR ROUTING BCQ5D CABLES FROM DISTRIBUTION PANELS TO MODEMS, SEE SHEET #3 FOR ROUTING BCQ5R CABLES.


REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	BASIC ASSY DVII	SIZE CODE	D UA	NUMBER	DVII-φ-φ	REV.	C
SCALE	NONE	SHEET	2 OF 9	DIST.			

MK 1

THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1971, DIGITAL EQUIPMENT CORPORATION

0-0-11A0 2



DISTANCE EXAGGERATED TO SHOW CABLE DETAIL

SEE DETAILS "E" & "F" (SHEET #7)

DISTANCE EXAGGERATED TO SHOW CABLE DETAIL

SEE DETAIL "A" (SHEET #5)

SEE DETAILS "B" & "C" (SHEET #6)

RUNNING BC06R CABLES FROM DVII LOGIC IN ONE CABINET TO DVII DISTRIBUTION PANEL IN ADJACENT CABINET

NOTE:  
FOR ROUTING BC06R CABLES FROM DVII LOGIC EXPANDER BOX TO DISTRIBUTION PANELS IN SAME CABINET OR ADJACENT CABINET. SEE SHEET #2 FOR BC05D CABLE ROUTING.

REVISIONS		
CHK	CHANGE NO.	REV.

SEE SHEET NO. AND LIST

TITLE	BASIC ASSY. DVII	SIZE CODE	NUMBER	REV.
SCALE	NONE	SHEET	3 OF 9	C
		DIST.		

MK



REV. C  
NUMBER DUA DVII-0-0

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION, AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION.

0-0-11 0 MTD 2



NOTES:

1. THIS PRINT SHOWS HARNESS ARRANGMENTS FOR 11/40 AND 11/35 WITH SERIAL NO. LESS THAN 6000 OR H960-D,E WITH SERIAL NO. LESS THAN 7000.
2. OPTION BACKPLANES AND HARNESSES REPRESENT TYPICAL INSTALLATION.



NOTES:

1. THIS PRINT SHOWS HARNESS ARRANGMENTS FOR 11/40 AND 11/35 WITH SERIAL NO. GREATER THAN 6000 OR H960-D,E WITH SERIAL NO. GREATER THAN 7000.
2. OPTION BACKPLANES AND HARNESSES REPRESENT TYPICAL INSTALLATION.



FIRST USED ON OPTION/MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.
<b>PDPII</b>				
UNLESS OTHERWISE SPECIFIED DIMENSION IN INCHES				
TOLERANCES				
DECIMALS	ANGLES	DATE		
±.008	±0° 30'	11-17-74		
±.01		DATE		
		4-23-75		
REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY 1				
NEXT HIGHER ASSY.				
B-DD-DVII-0		DATE		
SCALE		11-17-74		
SHEET 4 OF 9		DATE		
		4-23-75		
PARTS LIST				
<b>digital</b> EQUIPMENT CORPORATION				
TITLE				
BASIC ASSY				
DVII				
SIZE/CODR		NUMBER		
DUA		DVII-0-0		
REV.		C		

REVISIONS


REV	NO
1	1
2	1

DUA 11-0-0

MK

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1978 DIGITAL EQUIPMENT CORPORATION

0-0-11A0 2



**DETAIL "A"**  
 ALL CABLES SHOWN ARE BCØBR  
 FOR MODULE PLACEMENT INFORMATION,  
 SEE SHEET#9

REVISIONS		
ONE	CHANGE NO.	REV.


APPLICATION: DVII-AA,BA, BB,BC			
TITLE	BASIC ASSY	SIZE CODE	NUMBER
	DVII	DJA	DVII-0-0
SCALE	NONE	SHEET	5 OF 9
		DISP.	

MK 1


THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION

0-0-11A0 MK 2

NOTES:  
 A. INSTALL VINYL FOAM BETWEEN UNIBUS & OTHER CABLES WHERE UNIBUS GOES THRU CABLE CLAMPS.  
 B. DVII DISTRIBUTION PANEL (H317C) CONTAINING D-CS-541153. REFER TO DETAILS "E" AND "F" ON SHEET # 7.



NOTE THAT UJ9, UJ11, LJ12, LJ10 CABLES CAN PASS THROUGH THE FOLDED AREA AS SHOWN BY DOTTED ARROW AND SOLID ARROW. NOTE THAT FOLDED CABLE IS INSTALLED IN DETAIL "B" UPSIDE DOWN FROM VIEW SHOWN IN DETAIL "C" - REFER TO POSITION OF BEND "A".



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	BASIC ASSY. DVII	SIZE CODE	DUA	NUMBER	DVII-0-0	REV.	C
SCALE	NONE	SHEET	6 OF 9	DIST.			





THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION.

VECTORS:

OCTAL TO SWITCH POSITION CONVERSIONS FOR M7837

	VECTORS						
	8	7	6	5	4	3	2
300	ON	OFF	OFF	ON	ON	ON	*
304	ON	OFF	OFF	ON	ON	ON	*
310	ON	OFF	OFF	ON	ON	OFF	*
314	ON	OFF	OFF	ON	ON	OFF	*
320	ON	OFF	OFF	ON	OFF	ON	*
324	ON	OFF	OFF	ON	OFF	ON	*
330	ON	OFF	OFF	ON	OFF	OFF	*
334	ON	OFF	OFF	ON	OFF	OFF	*
340	ON	OFF	OFF	OFF	ON	ON	*
350	ON	OFF	OFF	OFF	ON	OFF	*
360	ON	OFF	OFF	OFF	OFF	ON	*
370	ON	OFF	OFF	OFF	OFF	OFF	*
400	OFF	ON	ON	ON	ON	ON	*
410	OFF	ON	ON	ON	ON	OFF	*
420	OFF	ON	ON	ON	OFF	ON	*
430	OFF	ON	ON	ON	OFF	OFF	*

\*VECTOR BIT 2 IS CONTROLLED BY DV11 LOGIC

FDP 11 BIT TO OCTAL DIGIT CORRESPONDENCE

BIT	17	16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
EXAMPLE	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
OCTAL	6TH			5TH			4TH			3RD			2ND			1ST		
EXAMPLE	7			7			5			0			0			0		

NOTE: I/O DEVICE ADDRESS IN #11 LITERATURE ARE VARIOUSLY GIVEN AS 760 000 THRU 777 777 AND AS 150 000 THRU 177 777. THESE ARE EQUIVALENT IN MACHINES WITHOUT MEMORY MANAGEMENT, WHENEVER BITS 15, 14, AND 13 ARE ALL "1" (16X XXX OR 17X XXX) THE PROCESSOR ALSO MAKES BITS 17 AND 16 "1" (76X XXX OR 77X XXX) ON MACHINES WITH MEMORY MANAGEMENT I/O DEVICE ADDRESSES ARE IN PHYSICAL MEMORY AT 760 000 THRU 777 777. THEY ARE ONLY AVAILABLE TO A PROGRAM IF SOME VIRTUAL ADDRESS AREA IS MAPPED INTO THIS PHYSICAL AREA.

JUMPERS AND MODIFICATIONS  
BR LEVEL SELECT BOARD - M7837  
BR PLUG SHOULD BE 5480778 (LEVEL #5)  
(AS SUPPLIED STANDARD)

OCTAL TO JUMPER CONVERSIONS FOR M7807

	VECTORS						
	8	7	6	5	4	3	2
300	OUT	IN	IN	OUT	OUT	OUT	OUT
304	OUT	IN	IN	OUT	OUT	OUT	IN
310	OUT	IN	IN	OUT	OUT	IN	OUT
314	OUT	IN	IN	OUT	OUT	IN	IN
320	OUT	IN	IN	OUT	IN	OUT	OUT
324	OUT	IN	IN	OUT	IN	OUT	IN

ADDRESSES:

M7830  
DV11 DATA CONTROL ADDRESS OFF-1, ON-0  
BITS 9, 11, 12 ARE OFF  
BIT 10 IS ON

	VECTORS					
	8	7	6	5 4		
775	000	ON	ON	ON	ON	ON
040	ON	ON	ON	OFF	ON	
100	ON	ON	OFF	ON	ON	
140	ON	ON	OFF	OFF	ON	

M7807  
DV11 MODEM CONTROL ADDRESS OUT-1, IN-0  
BITS 9, 11, 12 ARE OUT  
BIT 10 IS IN

	VECTORS						
	8	7	6	5 4 3			
775	020	IN	IN	IN	IN	OUT	IN
080	IN	IN	IN	OUT	OUT	IN	
120	IN	IN	OUT	IN	OUT	IN	
160	IN	IN	OUT	OUT	OUT	IN	

REVISIONS		
CHK	CHANGE NO	REV

TITLE	BASIC ASSY DV11	SIZE CODE	DJA	NUMBER	DV11-0-0	REV	C
SCALE	1/1	SHEET	8	OF	9	DIST.	

MK





**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

A DV11-AA is the option designation for the DV11 control logic and double system unit. No lines or distribution panels are implemented with this option. Three option designations are provided for ordering the line cards in eight line groups. Each group contains a distribution panel in addition to the selection type of line cards. Line cards for eight synchronous lines are designated a DV11-BA option. Line cards for eight asynchronous lines are designated a DV11-BB option. For four synchronous, four asynchronous line card mixture, DV11-BC is the option designation.

The basic elements of the DV11 are shown in figure 1.

The Receivers (16) assemble characters received from serial communications lines and assert a flag as each character is received. The Transmitters (16) disassemble characters and transmit them on serial communications lines and assert a flag whenever they can accept another character for transmission.

The Master Scanner sequentially checks the Receivers and Transmitters for each line to see if flags exist.

The Character Processor is a ROM controlled microprocessor which handles all characters received or transmitted by the DV11. It controls all non-Unibus data transfers and steps the Master Scanner. Except for those occasions where a Unibus instruction or NPR transfer involving the DV11 is taking place, the microprocessor never stops.

The Received Character Storage Silo is a first-in, first-out storage buffer. While most characters received by the DV11 will propagate through this buffer and be directly transferred to PDP-11 core by means of an NPR transfer, the occasion may arise when the attention of the PDP-11 program is required before this is done in the case of a particular character. To prevent the Receivers from experiencing data overruns during the interval that the DV11 is awaiting program attention, the microprogram will continue to load the received characters into the first-in first-out buffer, but the action of the Character Processor in withdrawing characters from the buffer will cease until the PDP-11 program responds to the interrupt caused by the special character at the bottom of the silo buffer.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

The character which requires PDP-11 program attention is copied into the Next Received Character Register at the time the aforementioned interrupt is generated.

The RCV Interrupt Character Register is a Unibus addressable register used by the microprogram to show the PDP-11 program any received character, along with line number and error flags, for which the microprogram requires assistance in processing.

The NPR Control is the hardware which the microprogram uses to gain control of the Unibus in order to store received characters, obtain characters for transmission, and obtain control bytes that direct the character processing.

The RAM contains the current addresses and byte counts used in the aforementioned NPR transfers. The initial values are loaded by the PDP-11 program via the Unibus and these values are subsequently updated by the microprogram. The RAM also contains a line protocol byte for each line by which the PDP-11 program can specify what action is to be taken when the byte count reaches zero and what type of block check polynomial should be used. In addition, a line state byte is stored for each line providing a snapshot of what microprogram activity is in progress on a particular line.

Operation

The Master Scanner checks both Receivers and Transmitters for flags indicating that characters are to be read from them (receivers) or loaded into them (transmitters).

If the Master Scanner finds a receiver flag, the microprocessor performs a data transfer operation reading a character from that Receiver and loading it into the Received Character Storage Silo.

If the Master Scanner finds a transmitter flag, the microprocessor utilizes the NPR Control to obtain a character from core and to obtain a control byte from core. The control byte contains information regarding any special treatment the character is to receive during transmission.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

TITLE DV11 Communications Multiplexor

After any such treatment, the microprocessor loads that character into that Transmitter for transmission.

In addition to servicing Receiver flags and Transmitter flags, the microprocessor also retrieves characters from the Received Character Storage Silo. As removed from the character storage silo, each character is accompanied by its line number and error flags.

If any of the error flags are set, the microprocessor places the character in the Receiver Interrupt Character Register and generates an interrupt. If there are no error flags set, the microprocessor appends "Mode bits\*" to the high order end of the character and uses the resultant expanded character as an offset in a core table from which a control byte appropriate to that character and mode is retrieved. The control byte indicates whether or not an interrupt should be generated (i.e., special character), whether or not the character should be included in the block check character calculation, whether or not the character should be stored in the core message table for that line, and whether or not the "Mode bits" for that line should be changed. In those cases where the microprocessor deposits a character in the Receiver Interrupt Character Register (either because of error flags or as a result of information in the control byte), no further action\*\* is taken by the microprocessor in retrieving characters from the Received Character Storage Silo until so directed by the setting of System Control Register bit 08 - Receiver Interrupt Response Complete.

The details of DV11 operation are best understood by reference to the register bit explanations which follow on sheets 6 to 36. Most bits are the same for synchronous and asynchronous applications, but where they differ, notes refer the reader to the appropriate information on sheets 37 to 44.

\*Mode bits are always loaded into bits 08, 09, and 10. Thus, the core tables containing the mode bytes always contain 256 bytes for each mode - i.e., all received characters are treated as 8-bit characters.

\*\*If the program is too tardy in servicing the Receiver Interrupt Character Register, the silo will overflow - See System Control Register (address X00) bit 14.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

TITLE DV11 Communications Multiplexor

System Control Register - Address X00

The System Control Register is a byte addressable register. The bit assignment is as follows:

Bit	Description
00	Microprocessor GO This bit when set permits the DV11 to cycle the Microprocessor that controls the DV11. This is read/write, CLEARED by Initialize. System programs must set this bit for the DV11 to function.
01	ROM Single Step (For Maintenance Use) This bit permits the PDP-11 program to execute one ROM cycle (only). This bit is read/write, cleared by Initialize. When the ROM cycle begins, this bit is automatically cleared.
02	ROM Branch Disable (For Maintenance Use) This bit when set assures that the DV11 microcode will not branch if the ROM cycles to a branch instruction while this bit is set. This bit is read/write, cleared by Initialize.
03	ROM Data Source Select (For Maintenance Use) This bit when set enables the ROM Data Register (a microprocessor register) to be loaded from the Unibus by doing a write into the Special Functions Register (address X12). This bit is read/write, cleared by Initialize.
04-05	Memory Extension The information stored in these bits becomes bits 16 and 17 respectively of any current address or control table base address loaded by the program into the RAM. These bits are read/write (cleared by Initialize) but when read, represent only the status of bits 4 and 5 of the System Control Register, not the status of address bits 16 and 17 of the selected line. See the Line Control Register for further information. This arrangement permits interrupt service routines to save the contents of the System Control Register accurately.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

000000

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

- 06 Receiver Interrupt Enable

This bit, when set, permits the setting of bit 7 to generate an interrupt request. RW Init. clears.
- 07 Receiver Interrupt (Vector A)

This bit, when set, indicates that the microprocessor has either (1) withdrawn a byte from a core control table indicating that an interrupt should be generated for the character presently being processed, or (2) the character presently being processed has one or more of its associated error flags set or (3) experienced a zero byte count, non-existent memory location, or memory parity error in processing this character. The program should respond to this interrupt by setting SCR08. (The program might wish to alter the Control Byte Storage Register before setting SCR08.) This bit is read only except when SCR09 is set. It is cleared by Initialize.
- 08 Receiver Interrupt Response

The setting of this bit clears SCR07 and allows the microprocessor to take action on the character in the RICR (according to the information stored in the Receiver Control Byte Storage Register) and to continue removing characters from the receive silo for processing.
- 09 Bit 7 & 15 Write Enable (Maintenance)

This bit, when set, permits the program to write bits 7 and 15 of this register. This bit is read/write, cleared by Initialize. This register must be word addressed when and while this bit (SCR09) is set.
- 10 NPR Status Overflow Interrupt

This bit, when set, indicates that the DV11 hardware checked the NPR status register (a silo) and found that there was no room due to insufficient program attention to servicing this register. All DV11 transmitter action in performing NPR transfers will cease until this condition is corrected. This bit is read/write, cleared by Initialize.

SIZE <b>A</b>	CODE SP	NUMBER DV11-0-1	REV <b>B</b>
------------------	------------	--------------------	-----------------

**ENGINEERING SPECIFICATION**

000000

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

- 11 Master Clear

This bit, when set, generates "Initialize" within the DV11 data handling sections (It does not affect the modem control.). The silos (both received character and NPR status\*) are cleared. The secondary registers are not cleared. This bit is read/write and is self-clearing.
- 12 Storage Interrupt Enable

This bit, when set, permits the setting of bit 10 to generate an interrupt request. Read/write, cleared by Initialize.
- 13 NPR Status Interrupt Enable

This bit, when set, permits the setting of bit 15 to generate an interrupt request. This bit is read/write, cleared by Initialize.
- 14 Unused
- 15 NPR Status Interrupt (Vector B)

This bit is set whenever there is one or more entries in the NPR Status Register, which is a silo-type register. The reading of that read-once register clears this bit, but it resets again if a new entry moves down into the register to replace the previously read entry. This bit is read only except when SCR09 is set, when it is read/write. This bit is cleared by Initialize

\*The NPR Status Register Bit 15 ("Entry Present") is cleared by Initialize; the other bits are not.

SIZE <b>A</b>	CODE SP	NUMBER DV11-0-1	REV <b>B</b>
------------------	------------	--------------------	-----------------

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

Receiver Interrupt Character Register - Address X02

This register is read only, cleared by Initialize.

<u>Bits</u>	<u>Description</u>
00-07	Interrupting Character  These bits contain the interrupting character, right justified. The least significant bit is bit 00. On parity-equipped characters, less than 8 bits, the parity bit will appear immediately to the left of the highest order bit in the character. See special note associated with Error Code 0101 below.

08-11	Line Number  The bits indicate the line number on which the interrupting character was received. Bit 8 is the least significant bit.
-------	--------------------------------------------------------------------------------------------------------------------------------------------

12-15	Error Code  These bits indicate the reason that the character shown in bits 00-07 generated an interrupt request.  Refer to Chart.
-------	------------------------------------------------------------------------------------------------------------------------------------------------

<u>Error Code Bit</u>	<u>Meaning</u>
15 14 13 12	
0 0 0 0	SPECIAL CHARACTER The receipt of this character caused the seizure of a control byte which had bit 00 (generate interrupt) set indicating that this is a special character.
0 0 0 1	PARITY ERROR This character was received with a parity sense opposite to that selected for this line by the parity sense switches on the line card.
0 0 1 0	OVERRUN The character(s) preceding this character on this line has (have) been lost due to failure of the DV11 receiver system to keep up with the incoming character rate on this line.

SIZE A	CODE SP	NUMBER DV11-0-1	REV B
-----------	------------	--------------------	----------

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

<u>Error Code Bit</u>	<u>Meaning</u>
15 14 13 12	
0 0 1 1	PARITY ERROR AND OVERRUN (SEE PREVIOUS LISTINGS) (FOR ASYNCHRONOUS USE, SEE SHEETS 42 & 43)
0 1 0 0	BYTE COUNT WARNING This character has been stored, but it is the last character that can be stored for this line as the byte count is now zero for reception on this line.
0 1 0 1	BLOCK CHECK COMPLETED A block of text or data and the associated block check characters have been received and the program should now check the accumulated receiver block check; the DV11 presents the OR of the high and low bytes of that register in bits 00-07 of this register.
0 1 1 0	UNDEFINED
0 1 1 1	UNDEFINED
1 0 0 0	BYTE COUNT ZERO This character was not stored, as the byte count for reception on this line is zero and thus there is no place to store this character.
1 0 0 1	UNDEFINED
1 0 1 0	UNDEFINED
1 0 1 1	UNDEFINED
1 1 0 0	PROCESSING ERROR 00 A nonexistent memory time-out occurred when the DV11 attempted to store this character.
1 1 0 1	PROCESSING ERROR 01 A nonexistent memory time-out occurred when the DV11 attempted to obtain the control byte associated with this character.
1 1 1 0	PROCESSING ERROR 10 A memory parity error occurred when the DV11 attempted to store this character. (NOTE: this error should never occur, as the memory parity logic gives alarms only on DATO transfers).
1 1 1 1	PROCESSING ERROR 11 A memory parity error occurred when the DV11 attempted to obtain the control byte associated with this character.

In response to a receiver interrupt (SCR07), the PDP-11 Program should examine this register (Receiver Interrupt Character Register), make any desired changes in the Receiver Control Byte Storage Register, and then set SCR08.

SIZE A	CODE SP	NUMBER DV11-0-1	REV B
-----------	------------	--------------------	----------



**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

Note: Line Control Register bit definitions for synchronous lines are shown on sheets 11 to 15. Line Control Register bit definitions for asynchronous lines are shown on sheets 38 to 42.

Line Control Register - Address 04

This register controls the maintenance features associated with each line in the DV11 and provides an opportunity for the PDP-11 program to read the extended address bits for each line.

The following bits are read only and may be read only after the appropriate bits in the Secondary Register Selection Register have been conditioned to select the appropriate secondary register for the appropriate line: 04, 05, and 07.

The following bits are read/write, but the read is only a read of the most recently written entry into this bit of this register, not a read of the status of this bit for this line (This is referred to as "write/limited read"). A write into one of these bits does not affect the selected line unless bit 15 is also set: 08, 09, 10, 11, 12, 13, and 14. An example will clarify this. The PDP-11 program can read and write LPR 13 (Receiver Enable) at any time, but reading will only tell the program whether or not LPR 13 is set, not whether or not a particular line's receiver is enabled or not. In addition, the line specified in Secondary Register Selection Register bits 00-03 will not be placed in Receiver Enable mode merely by the writing of bit 13 of the LPR. Rather, the line will be placed in Receiver Enable mode only when bit 15 is set in addition (or subsequent to) bit 13 being set.

The line number to which the maintenance information, search sync, or extended address applies is specified by bits 00-03 of the Secondary Register Selection Register.

The bit functional assignments are as follows:

- 00-01 Reserved for Maintenance  
(Caution: Various bits may appear here during normal DV11 operation.)
- 02-03 Unused

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

04-05 Extended Address Read (Read Only)

For the line number entered in bits 00-03 of the Secondary Register Selection Register these bits represent the status of bits 16 and 17 of the secondary register specified by bits 08-11 of the Secondary Register Selection Register. This permits the PDP-11 program to read the Extended Address bits of the Current Address and Control Table Base Address entries in the RAM.

06 Unused

07 Maintenance Bit Window (Maintenance)

When in the maintenance mode 01 only, this bit can be used to monitor the input to the receiver logic of the selected line. The stimulus that creates the input could be either the maintenance Data bit or the serial output of the transmitter, depending on the state of the Transmitter Disable bit. Program read only. This bit does not represent the status of the selected line.

08 Maintenance Clock Pulse (Maintenance) (See Bit 15)

This bit is used to simulate the Transmitter and Receiver Clock. It is used for diagnostic purposes only. With this bit, the diagnostic has the ability to single step the interface. Setting this bit causes the transmitter to transfer a bit from the internal shift register to the output of the transmitter and causes the receiver to transfer the input of the receiver into the internal shift register.

This bit is program write only and is self-clearing. It pulses all DV11 lines that are in maintenance mode 01.

09 Transmitter Disable (Maintenance) (See Bit 15)

This bit, when set, disables the output of this line's Synchronous Transmitter. In this way data from the Maintenance Data bit may be entered into the receiver. This bit is used only for maintenance purposes and is write/limited read.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

TITLE DV11 Communications Multiplexor

## 11 &amp; 12 Maintenance Mode Select (See Bit 15)

These bits are used to select any one of the three maintenance modes:

	BIT SETTING	
	12	11
1. Internal Maintenance Mode	0	1
2. External Maintenance Mode	1	0
3. Internal Maintenance Mode for Systems Testing	1	1
4. Normal Operation	0	0

## Internal Maintenance Mode (01)

Internal Maintenance Mode clocking comes from the Maintenance Clock Pulse bit (bit 08) driven via the program. While using this mode, the following EIA level converters are disabled (This is done so that the majority of the logic can be diagnosed without disconnecting the modem cable.):

Receiver Clock  
Transmitter Clock  
Receiver Data  
Transmitter Data

Transmitted data is looped to received data on a TTL basis.

## External Maintenance Mode (10)

When in the external maintenance mode, all lines connected to the data set must be removed at the data set interface. A special connector replaces the connector of the data set. The function of the special connector is to turn around specified signals after level conversion and bring them back to the DV11 as simulated inputs.

Clocking in this mode is under control of internal DV11 clocks in the same way as Internal Maintenance Mode 11.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

TITLE DV11 Communications Multiplexor

## Internal Maintenance Mode for Systems Testing (11)

With bits 12 and 11 both set to a one (mode 11), the internal maintenance mode provides internal clocking for the receiver and transmitter. The clocking rate is controlled by switches on the DV11 line cards. Mode 11 will be the same as mode 01 with respect to data set control leads and TTL data loopback. The only difference is that in mode 11 the receiver and transmitter clocking is derived from internal clocks.

Bits 11 and 12 are write/limited read.

NOTE: If bits 12 and 11 are zero, normal operating mode is assumed.

## 13 Receiver Enable (See bit 15)

When this bit is set by the program, a sync search is initiated on this line by the receiver logic. After an initialize, this bit must be set by the program before any reception can begin on this line - i.e., Receiver Active (See "Line State" secondary register) will not set unless this bit has been set.

A switch for each line determines whether the receiver searches for one sync character or for two in a row.

A successful sync search results in the setting of Receiver Active (Line State Bit 00) for this line.

This bit is write/limited read.

NOTE: Should it be desired to resynchronize during the course of reception, the program could accomplish this by setting "Receiver Resynchronize" (Line State 01). To shut down reception on a line, the program should clear Receiver Enable and then set Receiver Resynchronize.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

14 Maintenance Data (Maintenance) (See Bit 15)

This bit is used only in the maintenance mode by the diagnostic program. In maintenance mode 01 this bit can be used to simulate data at the receiver input. When used as a simulated input to the receiver, the Transmitter Disable bit must be set to inhibit additional input from the transmitter. This bit should be cleared if it is not being used as the simulated input. If this bit were inadvertently set in maintenance mode and the transmitter Disable bit was clear, the receiver input would have two sources of input. This bit is write/limited read.

15 Maintenance Conditions Strobe (Maintenance)

The setting of this bit records the status of bits 08, 09, 10, 11, 12, 13, and 14 into the status flip-flops associated with the line specified in bits 00-03 of the Secondary Register Selection Register. This bit is self-clearing, hence write only. It may be set at the same time as the bits whose status it records, as its action is delayed until the conclusion of the instruction cycle which set it. This bit is necessary due to "Reads" in the PDP-11/20 being "read-write" cycles, and certain synchronization requirements associated with mode changes during clocking pulses.

CAUTION: After setting this bit, do not change bits 00-03 of Secondary Register Selection Register until this bit has self cleared indicating conclusion of the strobe operation.

SIZE A	CODE SP	NUMBER DV11-0-1	REV B
-----------	------------	--------------------	----------

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

Secondary Register Selector - Address X06

The bits in this register provide a path for the program to access the various locations in the DV11 RAM. The program may read or write these locations. The various locations may be thought of as registers.

Interrupt service routines must save the contents of this register so that no changes occur between the setting of bits in this register and the reading or writing of the Secondary Register Access Register - Address X10.

The bit assignments of the Secondary Register Selector Register are as follows:

Bit            Description

00-03            Line Selection

For each type of register selected by bits 08-11, there are 16 registers - one per line. The setting of the Line Selection bits determines exactly which of these line registers is to be addressed.

04-07            Unused

08-11            Register Selection

These bits determine which type of register is addressed for the line number specified in bits 00-03.

Bits

<u>11</u>	<u>10</u>	<u>9</u>	<u>8</u>	
0	0	0	0	Transmitter Primary Current Address
0	0	0	1	Transmitter Primary Byte Count
0	0	1	0	Transmitter Secondary Current Address
0	0	1	1	Transmitter Secondary Byte Count
0	1	0	0	Receiver Current Address
0	1	0	1	Receiver Byte Count
0	1	1	0	Transmitter Accumulated Block Check
0	1	1	1	Receiver Accumulated Block Check
1	0	0	0	Transmit Control Table Base Address

SIZE A	CODE SP	NUMBER DV11-0-1	REV B
-----------	------------	--------------------	----------

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

Bits

<u>11</u>	<u>10</u>	<u>9</u>	<u>8</u>	
1	0	0	1	Receiver Control Table Base Address
1	0	1	0	Line Protocol Parameters
1	0	1	1	Line State
1	1	0	0	Transmitter Mode Bits
1	1	0	1	Receiver Mode Bits
1	1	1	0	Line Progress
1	1	1	1	Receiver Control Byte Storage Register

Secondary Registers

These registers are selected by conditioning bits in the Secondary Register Selector Register (Address X06) and then reading or writing into the Secondary Register Access Register (Address X10).

NOTE: The Secondary Registers are NOT cleared by Initialize.

0000 Transmitter Principal Current Address

The Transmitter Principal Current Address secondary register contains the 18-bit core memory address of the next character to be transmitted on the associated line. The extended address bits are initially loaded from SCR 04-05 to provide the 18-bit address capability. This register is incremented by one with each character transmitted on the associated line by the DV11 if the principal message table is being used (Line State secondary register bit 07 set to zero).

0001 Transmitter Principal Byte Count

The transmitter Principal Byte Count secondary register contains a 15-bit word that is the two's complement of the number of bytes (characters) remaining to be transmitted on the associated line. The 16th bit (bit 15) is used by the PDP-11 program to enable change of mode and/or BCC transmission based on reaching a zero byte count during transmission. When bit 15 is set to zero by the PDP-11 program, bits 13-15 of the Line Progress secondary register for this line will control the trans-

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

mission mode when the principal byte count reaches zero; also, the BCC will be transmitted if Line Progress bit 10 is set to one. When bit 15 is set to one by the PDP-11 program, bits 00-02 of the Transmitter Mode Bits secondary register continue to control the line transmission mode. A byte count with bit 15 set to zero (at the time the byte count is loaded by the PDP-11 program) is referred to as a "marked" byte count.

This register is incremented by one with each character transmitted on the associated line by the DV11 if the principal message table is being used (Line State 07 set to zero). When this register reaches zero, transmission continues using the transmitter alternate byte count for this line, if the Transmitter Go bit in the Line State secondary register is still set to one.

0010 Transmitter Alternate Current Address

The Transmitter Alternate Current Address register has exactly the same function as the Transmitter Principal Current Address register (0000). This register is incremented by one with each character transmitted by the DV11 on the associated line if the alternate message table is being used (line State secondary register bit 07 set to one).

0011 Transmitter Alternate Byte Count

The transmitter Alternate Byte Count secondary register contains a 15-bit word that is the two's complement of the number of bytes (characters) remaining to be transmitted on the associated line. The 16th bit (bit 15) is used by the PDP-11 program to enable change of mode and/or BCC transmission based on reaching a zero byte count during transmission in the same fashion as described for Transmitter Principal Byte Count.

This register is incremented by one with each character transmitted on the associated line by the DV11 if the alternate message table is being used (line State secondary register bit 07 set to one). When this register reaches zero, transmission continues using the

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**



CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

transmitter principal byte count for this line if the Transmitter Go bit in the Line State secondary register is still set to one.

0100 Receiver Current Address

The Receiver Current Address register contains the 18-bit core memory address for storage of the next character to be received on the associated line. The extended address bits are initially loaded from SCR 04-05 to provide the 18-bit address capability. This register is incremented by one with each character received on the associated line by the DV11.

0101 Receiver Byte Count

The Receiver Byte Count secondary register contains a 15-bit word that is the two's complement of the number of bytes (characters) remaining to be received on the associated line. The 16th bit (bit 15) is used by the PDP-11 program to enable change of mode and/or BCC anticipation based on reaching a zero byte count during reception. When bit 15 is set to zero by the PDP-11 program, bits 13-15 of the Line State secondary register for this line will control the reception mode when the byte count reaches zero; also, the BCC will be expected if Line State bit 10 is set to one. When bit 15 is set to one by the PDP-11 program, bits 00-02 of the Receiver Mode Bits secondary register continue to control the line reception mode. When this register reaches zero, an interrupt code is set in the Receiver Interrupt Character register and the DV11 stops transferring received characters to core memory.

0110 Transmitter Accumulated Block Check Character

The Transmitter Accumulated Block Check secondary register contains the continuously computed block check character specified by the Line Protocol Parameters secondary register to enable destination stations to check integrity of transmission on the associated line. Characters to be included in the

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**



CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

block check calculation are specified by bit 03 of the transmitter control bytes for each character. The contents of this register are transmitted as two sequential bytes, low-order eight bits first, except when LRC-8 is the selected block check type, in which case a single byte is transmitted. The DV11 automatically clears this register to zero after transmitting its contents.

NOTE

The DV11 computes CRC-16 and CRC-CCITT on a byte at a time basis (parallel), thus the character length must be eight bits. LRC-8 may be selected for characters of 5, 6, 7, or 8 bits.

0111 Receiver Accumulated Block Check Character

The Receiver Accumulated Block Check secondary register contains the continuously computed block check character specified by the Line Protocol Parameters secondary register for checking integrity of data received on the associated line. Characters to be included in the block check calculation are specified by bit 03 of the receiver control byte for that character. The PDP-11 program should clear this register if the accumulated block check at the end of the message is non-zero.

1000 Transmitter Control Table Base Address

The transmitter Control Table Base Address secondary register contains the 18-bit address of the transmitter control table for the associated line. The extended address bits are initially loaded from SCR 04-05 to provide the 18-bit address capability. The contents of this register are used by the microprocessor in the computation of the control byte addresses for transmitted characters.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

TITLE DV11 Communications Multiplexor

1001 Receiver Control Table Base Address

The Receiver Control Table Base Address secondary register contains the 18-bit address of the receiver control table for the associated line. The extended address bits are initially loaded from SCR 04-05 to provide the 18-bit address capability. The contents of this register are used by the microprocessor in the computation of the control byte addresses for the received characters.

1010 Line Protocol Parameters

The Line Protocol Parameters secondary register contains the transmitter Data Link Escape (DLE) character when required by the associated line protocol, plus control bits to implement protocol requirements and handling of synch characters. The PDP-11 program writes the data in this register for reference by the microprogram. Bit assignments are described in the following table:

LINE PROTOCOL PARAMETERS SECONDARY REGISTER BIT ASSIGNMENTS

Bit(s)	Designation															
00	Idle Mark if both Byte Counts Zero															
01	Strip Leading Syncs															
02	Unused															
03-04	Block Check Type															
	<table border="1"> <thead> <tr> <th>03</th> <th>04</th> <th>BCC Type</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>LRC-8 (XOR)</td> </tr> <tr> <td>1</td> <td>0</td> <td>CRC-16 (<math>X^{16} + X^{15} + X^2 + 1</math>)</td> </tr> <tr> <td>0</td> <td>1</td> <td>Unused-16</td> </tr> <tr> <td>1</td> <td>1</td> <td>CRC-CCITT (<math>X^{16} + X^{12} + X^5 + 1</math>)</td> </tr> </tbody> </table>	03	04	BCC Type	0	0	LRC-8 (XOR)	1	0	CRC-16 ( $X^{16} + X^{15} + X^2 + 1$ )	0	1	Unused-16	1	1	CRC-CCITT ( $X^{16} + X^{12} + X^5 + 1$ )
03	04	BCC Type														
0	0	LRC-8 (XOR)														
1	0	CRC-16 ( $X^{16} + X^{15} + X^2 + 1$ )														
0	1	Unused-16														
1	1	CRC-CCITT ( $X^{16} + X^{12} + X^5 + 1$ )														
05	DDCMP Receive															
06	DDCMP Transmit															
07	Unused															
08-15	DLE Character															

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

TITLE DV11 Communications Multiplexor

1011 Line State

The Line State secondary register is used by the PDP-11 program and the microprocessor to control and monitor line activities in executing the selected protocol. This register is also used by the PDP-11 program to store mode change and BCC anticipation bits for reference by the microprocessor when a marked receiver byte count reaches zero.

LINE STATE SECONDARY REGISTER BIT ASSIGNMENTS

Bit(s)	Designation	Read/Write
00	Receiver Active	Read
01	Receiver Resynchronize	Write
02	Transmitter Go	Read or Write
03	Transmitter Underrun	Read or Write zero
04	Transmitter Non-existent Memory (NXM)	
05	Transmitter Memory Parity Error	
06	Sync Strip On	
07	Use Alternate Tables	
08-09	Unused	
10	Expect BCC	
11-12	Unused	
13-15	Next Receive Mode on Marked Byte Count = 0	

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**



CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

1100 Transmitter Mode Bits

The Transmitter Mode Bits secondary register contain the 3-bit mode selection field (in bits 00-02) which determines the transmitter control table to be used for controlling transmission on the associated line.

1101 Receiver Mode Bits

The Receiver Mode Bits secondary register contains the 3-bit mode selection field (in bits 00-02) which determines the receiver control table to be used for controlling reception on the associated line.

1110 Line Progress

The Line Progress secondary register contains bits set and referenced by the microprocessor to control and monitor activities on the associated line in executing the selected protocol (these bits are not intended for access by the PDP-11 program). This register also stores mode change and BCC transmission control bits, as set by the PDP-11 program, for use by the microprocessor when a marked transmitter byte count reaches zero.

LINE PROGRESS SECONDARY REGISTER BIT ASSIGNMENTS

Bit(s)	Designation
00	Send BCC1 Next
01	Send BCC2 Next
02	DLE Sending In Progress
03-04	Unused
05	Expect BCC1
06	Expect BCC2 Next

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**



CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

07 Resynchronization Flag Expected

08-09 Unused

10 Send BCC

11-12 Unused

13-15 Next Transmit Mode on Marked Byte Count = 0

1111 Receiver Control Byte Holding

The Receiver Control Byte Holding secondary register provides a location for the microprocessor to store the Receiver Control Byte in bits 00-07 during character processing. The PDP-11 program may set a control byte into this register while responding to a DV11 receiver special character interrupt. When the PDP-11 program signals the DV11 that its interrupt response is complete (SCR 08=1), the microprocessor uses the control byte in this register to control the disposition of the interrupting character in the Receiver Interrupt Character register.

The microprocessor may also use this register to write control bytes that specify character discard only, if an error condition or data block boundary condition caused the interrupt; the existing mode specified in the control byte is not altered. The PDP-11 program should not write this register except during initialization or interrupt response cycles.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

000000

CONTINUATION SHEET

TITLE DV11 Communications Multiplexer

**Special Functions Register - Address X12**

Reserved for maintenance. Various bits may appear here during normal operations. Word addressable.

**NPR Status Register - Address X14**

This register is a silo-type register in that it is read once, in that a new entry "falls" into the register if there are additional "entries" existing at the time that the read of this register is completed. This register is read only.

This register reports various interrupt-causing conditions associated with the transmitter NPR hardware. Interrupt conditions related to various transmitter NPR operations are stacked up in a first-in first-out storage buffer along with the line number being serviced when this condition occurred. As soon as the program has finished reading this register once, a new entry is cycled into the register in place of the former entry. The interrupt is SCR 15 (NPR Status Interrupt). This register is read only, not cleared by Initialize, except for bit 15 which is cleared by initialize.

Bits    Description

00-03 Line Number

These bits indicate which line was being serviced when the interrupt condition developed. The format of these bits is the same as bits 00-03 of the Secondary Register Selection Register (SRSR) so that the program can load these bits into the SRSR and read the appropriate current address of byte count.

04-07 Unused

08-11 These bits indicate the type of interrupt condition which occurred. The hardware is designed so that simultaneous occurrences on the same line create separate entries (Example: non-existent memory and byte count zero both occur).

NOTE that the condition codes are the addresses of the secondary registers which apply.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

000000

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

Code    Condition

0000 Transmitter Principal Current Address sent NPR hardware to a non-existent memory location (NXM).

0001 Transmitter Principal Byte Count = 0.

0010 Transmitter Alternate Current Address sent NPR hardware to a non-existent memory location.

0011 Transmitter Alternate Byte Count = 0.

1000 Transmitter Control Table Base Address - fetching control byte produced NXM or a memory parity error. The program should examine the Line State secondary register for further details.

12-14 Unused

15 Entry Present

When set, this bit indicates that bits 00-11 contain a valid entry. Reading the register or generating initialize clears this bit. It re-sets when another status report entry reaches the "bottom" of the silo and can be read in bits 00-11. Bits 00-11 are meaningless unless this bit (15) is set.

**Reserved Register - Address X16**

Bits    Function

00-15 Reserved - word addressable

**CONTROL BYTE FORMATS**

The DV11 achieves its high throughput and generalized operating capabilities by having both the transmitter and the receiver character handling apparatus perform NPR cycles to control byte tables in PDP-11 core to determine the next step to take with regard to the particular character being processed. The bit assignments in the control bytes are arranged such that the same control bytes may be used for both transmission and reception if the communications protocol being used progresses from

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B



**ENGINEERING SPECIFICATION**



CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

mode to mode in a symmetrical fashion on both transmit and receive and provided that the same characters would be included in the Block Check Character in both transmission and reception.

BITS	TRANSMITTER CONTROL BYTE FUNCTION	RECEIVER CONTROL BYTE FUNCTION
05-07	<b>NEXT MODE</b> Determines next transmission mode used on this line.	<b>NEXT MODE</b> Determines next reception mode used on this line
04	RESERVED	<b>STORE/DISCARD</b> Determines whether this character is stored in message table or is discarded.
03	<b>INCLUDE IN BCC YES/NO</b> Determines whether or not this character will be included in the BCC being accumulated for this line.	<b>INCLUDE IN BCC YES/NO</b> Determines whether or not this character will be included in the BCC being accumulated for this line.
02	<b>SEND BCC NEXT</b> Tells Transmitter Logic to send the 16-bit BCC after the character presently being handled. (8-bit if LRC selected)	<b>EXPECT BCC NEXT</b> Tells receiver logic to expect the 16-bit BCC after the character presently being handled. (8-bit if LRC selected)
01	<b>SEND DATA LINK ESCAPE NEXT</b> Tells transmitter logic to send Data Link Escape character from Secondary Register 1010 before sending the character presently being handled. (8-bit if LRC selected).	RESERVED

SIZE A	CODE SP	NUMBER DV11-0-1	REV B
-----------	------------	--------------------	----------

**ENGINEERING SPECIFICATION**



CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

00 RESERVED

**GENERATE AN INTERRUPT**  
 The setting of this bit causes the character presently being processed to generate an interrupt. The microprocessor moves that character to the Receiver Interrupt Character Register and generates an interrupt request.

**SPECIFICATIONS**

**SYSTEM ADDRESSES**

The DV11 uses the same address space as the DM11-A. The first DV11 in a system would be at 775000; the next at 775040; then 775100; and finally, 775140. If there are DM11-A's in the system already, the first DV11 would be at 775040. The DV11 data handling and modem control use a total of ten registers.

**INTERRUPT VECTORS**

The DV11 requires three interrupt vectors - two for the data handling section and one for the modem control. The interrupt vectors are in the floating vector space that starts at 300. The DV11 modem control follows the DM11-BB which follows the DN11. The DV11 data handling section follows the DUP11 which in turn follows the DU11.

**TIMING CONSIDERATIONS**

The modem control timing considerations consist of scan control and CLR SCAN operations. Scan control through the CSR allows the scan to either run free (SCAN EN) or to be sequentially stepped through the line counter line by line (STEP bit of CSR). The Read/Write cycles of the modem control scan logic force the program to wait, after issuing CLR SCAN, until it has cycled through the memories. Also, the scan's Read/Write cycles prevent halting the scan and changing the line number with one machine cycle.

SIZE A	CODE SP	NUMBER DV11-0-1	REV B
-----------	------------	--------------------	----------

**ENGINEERING SPECIFICATION**

000000

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

Programs should not spin on flags in the DV11 secondary registers using loops less than 30 (octal) instructions; to do so may interfere with DV11 RAM microprocessor / Unibus access interlocks.

ORDER NUMBERS

DV11-AA Double System unit contains all DV11 logic except the line cards and distribution panels. No lines are implemented.

DV11-BA Line cards and distribution panel for eight synchronous lines. Requires 5-1/4 inches of cabinet space. Two DV11-BA's can be used with one DV11-AA.

To configure an 8 line synchronous DV11, order 1 DV11-AA and 1 DV11-BA.

To configure a 16 line synchronous DV11, order 1 DV11-AA and 2 DV11-BA's.

DV11-BB Line cards and distribution panel for eight asynchronous lines. Requires 5-1/4 inches of cabinet space. Two DV11-BB's can be used with one DV11-AA.

To configure an 8 line asynchronous DV11, order 1 DV11-AA and 1 DV11-BB.

To configure a 16 line asynchronous DV11, order 1 DV11-AA and 2 DV11-BB's.

DV11-BC Line cards and distribution panel for four synchronous and four asynchronous lines. Requires 5-1/4 inches of cabinet space.

BUS LOADS

Two bus loads.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

000000

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

POWER CONSUMPTION

A DV11 system with 16 synchronous lines takes:

17.5 Amps @ +5 Volts  
1.0 Amps @ -15 Volts  
0.5 Amps @ +15 Volts

A DV11 system with 16 asynchronous lines takes:

20.5 Amps @ +5 Volts  
1.0 Amps @ -15 Volts  
0.6 Amps @ +15 Volts

A DV11 with 8 synchronous and 8 asynchronous lines takes:

19.0 Amps @ +5 Volts  
1.0 Amps @ -15 Volts  
0.55 Amps @ +15 Volts

ENVIRONMENTAL

+10 degrees to +50 degrees C with a relative humidity of 20% to 95%.

SPACE REQUIREMENTS

DV11-AA: Two system units (SU's).  
DV11-BA: 5-1/4 inches of cabinet space (SM PAN).  
DV11-BB: 5-1/4 inches of cabinet space (SM PAN).  
DV11-BC: 5-1/4 inches of cabinet space (SM PAN).

CABLES

Order BC05D-25 modem cables.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

TITLE DV11 Communications Multiplexor

PROGRAMMABLE MODEM CONTROL DEVICE REGISTERS

The two programmable modem control device registers and their specific bit assignments are listed in the following paragraphs.

Control Status Register (CSR) (Address: 770XX0)

Bit	Status	Description																														
03:00	LINE #	The LINE # bits are the binary addresses for the modem control's 16 lines (0-15) as follows:																														
		<table border="1"> <thead> <tr> <th>Bit</th> <th>3</th> <th>2</th> <th>1</th> <th>0</th> <th>Line #</th> </tr> </thead> <tbody> <tr> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td>⋮</td> <td>⋮</td> </tr> <tr> <td></td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>15</td> </tr> </tbody> </table>	Bit	3	2	1	0	Line #		0	0	0	0	0		0	0	0	1	1					⋮	⋮		1	1	1	1	15
Bit	3	2	1	0	Line #																											
	0	0	0	0	0																											
	0	0	0	1	1																											
				⋮	⋮																											
	1	1	1	1	15																											

If the Scan is cleared by INITIALIZE or CLR SCAN, the Line # Register will settle in  $16\mu s \pm 10\%$ . When settled, the Line # Register will be set to Line #0(0000).

NOTE

When the Scan is enabled (or STEP) the next line to be tested will always be Line # +1. These bits are Read/Write and are cleared by INITIALIZE and by CLR SCAN.

04 BUSY  
 BUSY provides a program indicator that is set to 1 when the Scan is cycling. This bit is particularly useful to determine when a CLR SCAN (bit 11) has completed the task of cycling 0s into the Scanner's memory elements.

In addition, this bit must be tested for 0 if SCAN ENABLE was turned off preparatory to changing the Line #.

In Interrupt Mode, this procedure guarantees that detected transitions are serviced before the Line # is changed. (If functioning with interrupts OFF, then DONE should be tested after BUSY is found to be 0.)

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

TITLE DV11 Communications Multiplexor

Bit	Status	Description
05	SCAN EN	<p>The SCAN ENABLE flip-flop allows the scan to "free run" -- testing all lines sequentially if the DONE flip-flop is cleared.</p> <p>When the SCAN EN flip-flop is set to 1 and DONE is 0, a ring counter is allowed to cycle in the following order (from Rest):</p> <ol style="list-style-type: none"> <li>Increment line counter.</li> <li>Store contents of memory (Line # Address) in the HOLD flip-flop.</li> <li>Write current modem status into memory.</li> <li>Compare HOLD and contents of memory for Interrupt conditions.</li> </ol> <p>The ring counter continues to cycle (a to d) if DONE remains 0 and SCAN EN is set. If the SCAN EN flip-flop is negated while the ring counter is cycling (i.e., DONE not set) the ring counter will come to rest in <math>1.2\mu s \pm 10\%</math> (MAX). The line #Register must not be changed until BUSY (bit 04) is found to be 0. This bit is Read/Write and cleared by INITIALIZE and CLR SCAN.</p>
06	INTER EN	<p>If set to 1, Interrupt Enable allows DONE to cause an interrupt on priority four (4). This bit is Read/Write and cleared by INITIALIZE and CLR SCAN.</p>
07	DONE	<p>The DONE flag, when set to 1, indicates that the hardware Scan has detected a transition on CARRIER, SEC RX, CS, or the RING Modem Status leads. Additionally, DONE freezes the Scan which makes available to the programmer:</p> <ol style="list-style-type: none"> <li>The Line # that caused the interrupt</li> <li>The state of the flags (4 bits)</li> <li>Modem status (8 bits)</li> </ol>

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

- 08 STEP  
This bit is Read/Write and cleared by INITIALIZE and CLR SCAN.  
STEP, when set to 1, causes the Scan to increment the Line # and test that line for interrupts causing transitions. STEP can be used in place of SCAN EN, but care should be exercised that the Scan rate is great enough (milliseconds) so that double carrier transitions will be detected. Additionally, DONE does not inhibit STEP. A STEP requires 1.2μs +10% to execute. This bit is Write 1s only.
- 09 MAINT MODE  
When the MAINT MODE flip-flop is set to 1, it conditions the Scan Input (RING, CLEAR TO SEND, CARRIER, and SEC RX) to a 1 or ON state. Utilizing STEP or SCAN EN with MAINT MODE exercises 100 percent of the scan logic (not the data multiplexers). This includes the interrupt circuits (M7821) and the address selector (M105).  
  
This mode provides a diagnostic feature, as well as an on-line test facility for the modem control's interaction with the Unibus. This bit is Read/Write and cleared by INITIALIZE and CLR SCAN.
- 10 CLEAR MUX  
CLEAR MUX clears the REQUEST TO SEND, TERMINAL READY, SEC TX, and LINE EN flip-flops for all lines, when this bit is set to 1. This bit is Write 1s only.
- 11 CLR SCAN  
CLEAR SCAN clears all active functions (Line #, SCAN EN, etc.) and the memory logic, when this bit is set to 1. The memory logic requires 18.8μs +10% to cycle a CLEAR through the memory locations. This function is especially useful if the programmer requires knowledge of the ON states of CARRIER, CLEAR TO SEND, RING and SEC RX. When the Scan is enabled (or STEP) following a CLR SCAN, an interrupt will occur for all ON states as they will appear (to the logic) as OFF to ON transitions.

SIZE A	CODE SP	NUMBER DV11-0-1	REV B
-----------	------------	--------------------	----------

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 Communications Multiplexor

- 12 DSR \*  
The DATA SET READY flag is 1 if an ON to OFF or an OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED or CLR SCAN.
- 13 CS  
The CLEAR TO SEND flag is 1 if an ON to OFF or OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED or CLR SCAN.
- 14 CO  
The CARRIER flag is 1 if an ON to OFF or OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED and CLR SCAN.
- 15 RING  
The RING flag is 1 if an OFF to ON transition has occurred on this modem lead. This bit is not valid if the program has changed the LINE # and the Scan has not cycled for one or more lines. This bit is Read Only and presents 0 when INITIALIZED and CLR SCAN.

\* FOR ASYNCHRONOUS USE, REFERENCE SHEET 43.

Line Status Register (LSR) (Address: 770XX2)

Bit	Status	Description
00	LINE EN	The LINE ENABLE flip-flop, when asserted, enables RING, CO, CS, and SEC RX to be sampled (line status) by the program, and to be tested for transitions.

SIZE A	CODE SP	NUMBER DV11-0-1	REV B
-----------	------------	--------------------	----------

TITLE DV11 Communications Multiplexor .

- 01 TERM RDY
 

This bit is Read/Write and cleared by INITIALIZE and CLEAR MUX.

Controls switching of the data communications equipment to the communication channel (via modem).

Auto-Dial and Manual Call origination: Maintains the established call.

Auto-Answer: Allows "handshaking" in response to a RING signal.

This bit is Read/Write and is cleared by INITIALIZE and CLEAR MUX.
- 02 RS
 

When REQUEST TO SEND is set to 1, it conditions the modem for transmit if the communications channel has been established (switched network). This bit is Read/Write and is cleared by INITIALIZE and CLEAR MUX.
- 03 NS \*
 

The New Sync (201) flip-flop, when 1, presents a high to the New Sync lead. This bit is Read/Write and is cleared by INITIALIZE or CLEAR MUX.
- 04 DSR \*
 

When the state of the modem's Data Set Ready lead is a high, this bit is a 1. The DSR bit is inhibited when the LINE EN flip-flop is 0. This bit is Read Only.
- 05 CS
 

This bit reflects the current state of the modem CLEAR TO SEND lead. An ON indicates that the modem is ready to transmit data. This lead is most often the result of the REQUEST TO SEND lead. The CS bit is inhibited when the LINE EN flip-flop is 0. This bit is Read Only.

\* FOR ASYNCHRONOUS USE, REFERENCE SHEET 43.

SIZE A	CODE SP	NUMBER DV11-0-1	REV B
-----------	------------	--------------------	----------

TITLE DV11 Communications Multiplexor

- 06 CO
 

This bit reflects the current state of the modem carrier detect lead. An OFF indicates that the received signal is unsuitable for demodulation. The CO bit is inhibited when the LINE EN flip-flop is 0. This bit is Read Only.
- 07 RING
 

This bit reflects the current state of the modem's ring lead. The RING bit is inhibited when the LINE EN flip-flop is 0. This bit is Read Only.

NOTE

The Line Status Register bits 07:04 are inhibited when LINE EN is 0.

System Addresses

The DV11 modem control uses two address locations in the floating address area.

Interrupt Vectors

Each modem control requires one interrupt vector. The vector addresses are assigned upward from 300 to 777. The modem control falls in behind the DV11 in contiguous assignments from 300.

Timing Considerations

The modem control timing considerations consist of scan control and CLR SCAN operations. Scan control through the CSR allows the scan to either run free (SCAN EN) or to be sequentially stepped through the line counter line by line (STEP bit of CSR). The Read/Write cycles of the modem control scan logic (Paragraph 4.4) force the program to wait, after issuing CLR SCAN, until it has cycled through the memories. Also, the scan's Read/Write cycles prevent halting the scan and changing the line number with one machine cycle.

SIZE A	CODE SP	NUMBER DV11-0-1	REV A
-----------	------------	--------------------	----------

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 ASYNCHRONOUS LINE CARD

General Description

The DV11 Asynchronous Line Card provides EIA communication capability for the DV11 multiplexor. Each ALC contains four double-buffered serial communication lines (UART'S) that are serviced by the DV11 character processor.

For Asynchronous reception, the UART assembles the serial communication line's character and presents a receiver flag to the character processor. Upon servicing of that receiver flag, the ALC presents the received character and associated error conditions to the character processor's Received Character Storage Silo for future processing. During Asynchronous transmission, the character processor checks the state of the line card's transmit flag to determine the need for servicing. If conditions exist so that transmission is required on that line, the character processor will send a parallel character to the transmitter register file for serial presentation to the communication line.

Each serial communication line of the ALC can operate with with individual programmable parameters.

The parameters are:

- Character length: 5, 6, 7 or 8 bit.
- Number of stop bits: 1 or 2 for 5, 6, 7, 8 bit characters.
- Parity generation and detection: Odd, Even or None.
- Operating Mode: Half Duplex or Full Duplex and Receiver Enable.
- Transmitter/ Receiver Speed: 50, 75, 110, 134.5, 150, 300, 600, 1200, 1800, 2000, 2400, 3600, 4800, 7200, 9600 and 38,400.
- Breaks: Generation and Detection.

SIZE <b>A</b>	CODE SP	NUMBER DV11-0-1	REV B
------------------	------------	--------------------	----------

**ENGINEERING SPECIFICATION**


CONTINUATION SHEET

TITLE DV11 ASYNCHRONOUS LINE CARD

LINE CONTROL REGISTER (LCR) - ADDRESS X04

This register controls the features associated with each type of line card. The following LCR bit functions will pertain only to those lines associated with an asynchronous line card. For synchronous line card functions, refer to sheets 9 through 15 of this specification. Bits 00-03 of the Secondary Register Selection Register specify the line numbers to which the bits in the Line Control Register apply.

The bit assignments of the asynchronous line card are as follows:



SIZE <b>A</b>	CODE SP	NUMBER DV11-0-1	REV B
------------------	------------	--------------------	----------

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 ASYNCHRONOUS LINE CARD

BITS 09-10 REGISTER SELECTION CODE (See bit 15)

Each line has four associated registers that are determined by the states of these bits. These registers are four bits wide and are defined by bits 11 through 14.

Register	Bit Setting	
	10	9
1. Primary	0	0
2. Format	0	1
3. Baud Rate	1	0
4. Maintenance	1	1

BIT PRIMARY REGISTER

11 (Primary 00) Full-Duplex/Half Duplex (See bit 15)

The per line bit, when cleared, conditions the line to operate in full-duplex mode. If this bit is set, the line is conditioned to operate in half-duplex mode, where the selected receiver is blinded during transmission of a character.

12 (Primary 00) Even Parity (See bit 15)

This bit, when set, generates character with even parity on the line and expects received characters to have even parity. If this bit is cleared, characters of odd parity are generated on the line and received characters are expected to have odd parity.

The state of this bit is immaterial if the Parity Enable bit (Format Register - Bit 14) is not set. This bit must be conditioned prior to loading of the Format Register.

13 (Primary 00) Receiver Enable (See bit 15)

This bit must be set before the receiver logic can assemble characters from the serial input line. When this bit is set, Receiver Active (Line State Bit 00) will subsequently set. To shut down reception on a line, the program should first clear Receiver Enable and then set Receiver Resynchronize (Line State Bit 01). The program must wait one character interval after shutdown before restarting a line.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 ASYNCHRONOUS LINE CARD

14 (Primary 00) Break (See bit 15)

This bit, when set, will force a space on that line's output causing a break condition. The break condition may be timed by sending characters during the break interval, since these characters never reach the EIA line.

All primary registers will be cleared following a Bus Initialize or DV11 Master Clear.

BIT FORMAT REGISTER

11-12 (Format 01) Character Length (see bit 15)

These bits are set to receive and transmit characters of the length (excluding parity) as shown below.

12	11	
0	0	5 bit
0	1	6 bit
1	0	7 bit
1	1	8 bit

13 (Format 01) Two Stop Bits (See bit 15)

This bit, when set, conditions the line transmitting with 5, 6, 7 or 8 bit code to transmit characters having two stop bits. One stop bit is sent when this bit is cleared.

14 (Format 01) Parity Enable (See bit 15)

If this bit is set, characters transmitted on the line have an appropriate parity bit affixed; and characters received on the line have their parity checked. Parity sense is determined by the state of Primary Register bit 12.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 ASYNCHRONOUS LINE CARD

BIT BAUD RATE

11-14 (Baud Rate 10) Speed Code (See bit 15)

The state of these bits determine the operating speed for the transmitter and receiver of the selected line.

14	13	12	11	Baud Rate
0	0	0	0	50
0	0	0	1	75
0	0	1	0	110
0	0	1	1	134.5
0	1	0	0	150
0	1	0	1	300
0	1	1	0	600
0	1	1	1	1200
1	0	0	0	1800
1	0	0	1	2000
1	0	1	0	2400
1	0	1	1	3600
1	1	0	0	4800
1	1	0	1	7200
1	1	1	0	9600
1	1	1	1	38,400

Refer to DV11 Busy and Data Set Busy features for 38.4K baud operation.

BIT MAINTENANCE

11 (Maintenance 11) Maintenance Internal Mode (See bit 15)

This per line bit, when set, loops the transmitter's serial output lead to the receiver's serial input lead on a TTL basis. While operating in maintenance mode, the EIA transmit data leads, EIA received data leads, and the remote Data Set Busy features are disabled. Normal operating mode is assumed when this bit is cleared. All Maintenance Registers will be cleared following a Bus Initialize or DV11 Master Clear.

12-14 (Maintenance 11) Unused

SIZE A	CODE SP	NUMBER DV11-0-1	REV B
-----------	------------	--------------------	----------

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 ASYNCHRONOUS LINE CARD

BIT 15 LINE CONTROL STROBE

The setting of this bit records the status of bits 09, 10, 11, 12, 13 and 14 into the registers associated for the line specified in bits 00-03 of the Secondary Register Selection Register. This bit is self-clearing, hence write only. It may be set at the same time as the bits whose status it records, as its action is delayed until the conclusion of the instruction cycle which set it.

CAUTION: Reference the CAUTION NOTE located on sheet 15.

RECEIVER INTERRUPT CHARACTER REGISTER - ADDRESS X02

The RICR Register is a Unibus Addressable Register used by the microprogram to show the PDP-11 program any received character, along with line number and error flags, for which the microprogram requires assistance in processing.

Three individual error flags from an asynchronous line will be presented in the RICR register in the following manner:

Error Code	Bit 15	Bit 14	Bit 13	Bit 12	Meaning
------------	--------	--------	--------	--------	---------

0 0 0 1 Parity Error

This character was received with a parity sense opposite to that which was selected for this line.

0 0 1 0 Overrun Error

The character(s) preceding this character on this line has (have) been lost due to failure of the DV11 receiver system to keep up with the incoming character rate on this line.

0 0 1 1 Framing Error

These bits are set if the received character did not have a stop bit present at the proper time. These bits are usually interpreted as indicating the reception of a break.

Existing error codes not shown above are the same for both the synchronous and asynchronous line cards.

SIZE A	CODE SP	NUMBER DV11-0-1	REV B
-----------	------------	--------------------	----------



**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE DV11 ASYNCHRONOUS LINE CARD

A priority encoding scheme is used by an asynchronous line to present a multiple error code condition. Any error flag combination that contains an overrun error will be presented as an Overrun Error (code 0010) in the RICR register. A framing error and parity error combination will be presented as a Framing Error (code 0011) in the RICR Register. A multiple error condition that displays a Parity Error (code 0001) does not exist. This priority scheme is used only by the Asynchronous Line Card. Existing error code bits that are generated on a synchronous line are not affected by this scheme.

PROGRAMMABLE MODEM CONTROL DEVICE REGISTERS

The Asynchronous Line Card uses the existing modem control unit, but with Secondary Receive and Secondary Transmit substituted for Data Set Ready and New Sync respectively. An asynchronous line requires the following changes to the programmable modem control device registers and bit assignments:

CONTROL STATUS REGISTER (CSR) (ADDRESS: 770XX0)

Bit	Status	Description
12	SEC Rx	The Secondary Receive Flag is a ONE if an ON to OFF or an OFF to ON transition has occurred on this modem lead. This bit is not legitimate if the Program has changed the Line # and the Scan has not cycled for one or more lines. This bit is READ only and shall present a ZERO when INITIALIZED or CLEAR SCAN.

LINE STATUS REGISTER (LSR) (ADDRESS: 770XX2)

3	SEC Tx	The Secondary Transmit (202) flip flop, when a ONE, presents a MARK to the Modems Secondary Transmit lead. This bit is READ/WRITE and is cleared by INITIALIZE or CLEAR MUX.
4	SEC Rx	The state of the modem's Secondary Receive Lead, when a ONE, is a MARKING state. The Sec Rx bit is inhibited when the Line Enable Flip Flop is a ZERO. This bit is READ only.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B

**ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE SPECIAL FEATURES FOR HIGH SPEED (38.4K) OPERATION

DV11 BUSY

DV11 Busy is a response that emanates from an asynchronous receiving line to indicate that the character servicing rate for that line isn't being sustained. To insure received data integrity, external hardware must interpret and implement this response in such a fashion as to provide a restraining feature on the remote transmitter.

The "ON" condition of DV11 Busy is indicated by a negative voltage in the 3 to 15 volt range. The "OFF" condition of DV11 Busy is indicated by a positive voltage in the 3 to 15 volt range. DV11 Busy will be in the off state following a Unibus Initialized, DV11 Master Clear or Receiver Enable being cleared (LCR Primary Register bit 13). The ON duration of this lead is dependent on the servicing rate of the DV11 Character Processor. Therefore, DV11 Busy can be of any minimal period. DV11 Busy will be asserted a maximum of 10/16th of a bit time following the reception of the first stop bit. For an operating speed of 38.4K baud, external hardware must implement the DV11 Busy feature.

DATA SET BUSY

Each asynchronous transmitting line has the capability of having continual transmission remotely started and stopped. This is the complementary feature of DV11 Busy. Data Set Busy must be implemented with external supporting hardware and must be used with an operating speed of 38.4K baud. Line card modification is required for implementing Data Set Busy at a baud rate other than 38.4K baud.

The "ON" condition of Data Set Busy will be interpreted by a negative voltage in the 3 to 15 volt range. The "OFF" condition of Data Set Busy will be interpreted by a positive voltage in the 3 to 15 volt range. Data Set Busy, when on, is defined as a remote stop request.

To inhibit continual character transmission, Data Set Busy must be received prior to 15/16th of the last stop bit interval. Data Set Busy is invalid when the line is being operated in either internal maintenance mode or at an operating speed less than 38.4K baud, assuming no line card modification was performed.

SIZE	CODE	NUMBER	REV
A	SP	DV11-0-1	B



TITLE DV11 Acceptance Procedure

4. Remove the H9612 and H861 test connectors and reconfigure the apparatus in accordance with Figure 1.
5. Load and run four error-free passes\* of DZDVE, selecting the tests which utilize the H325 test connector. Note that the DZDVE test can be run with any number of H325's by using the introductory dialog of the DZDVE test to specify which lines are equipped with H325's and then moving the H325's until all lines have been tested.




Figure 1- Test Configuration for Acceptance Procedure

Note for Figure 1: Only one H317C Distribution Panel is shown. This is sufficient to test two line cards simultaneously. If it is desired to test four at a time, a second H317C panel would be used and eight more H325 connectors.

\*NOTE: RUN ALL DIAGNOSTICS WITH ITERATIONS ENABLED.


SIZE	CODE	NUMBER	REV
A	SP	DV11-0-4	A





THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION

8-0-111A0 2



REV	DATE	BY	CHKD
1	11-11-74	ALH	ALH
2	12-11-74	ALH	ALH
3	1-15-75	ALH	ALH
4	4-17-75	ALH	ALH
5	4-17-75	ALH	ALH
6	4-17-75	ALH	ALH
7	4-17-75	ALH	ALH
8	4-17-75	ALH	ALH

FIRST USED ON OPTION/MODEL		QTY.	DESCRIPTION	PART NO.	ITEM NO.
DVII					
DIMENSIONAL TOLERANCE		PARTS LIST			
DIMENSIONS ARE MILLIMETER UNLESS OTHERWISE SPECIFIED		DRN	DATE	digital	
MILLIMETERS		DATE	DATE	TITLE	
INCHES		DATE	DATE	DVII MODEM CONTROL	
ANGLES		DATE	DATE	REV.	
THIRD ANGLE PROJECTION		DATE	DATE	B	
REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY		NEXT HIGHER ASSEMBLY	SIZE CODE	NUMBER	
MATERIAL		B-DD-DVII-0	D BD	DVII-0-8	
FINISH		SCALE	SHEET	DIST.	
		1 OF 2			


MK



"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT ©1975, DIGITAL EQUIPMENT CORPORATION"

**NOTES:**

1. ON M7807, M7147 OR M7808 MODULES J1 IS THE JACK NEAREST THE EDGE OF THE BOARD.
2. ON H317C DISTRIBUTION PANEL (D-CS-5411153) J9 IS FAR LEFT JACK; J12 IS FAR RIGHT JACK.
3. INSERT CABLES FLAT SIDE TOWARD YOU; RIBBED SIDE AGAINST CIRCUIT BOARD.



REV.	CHG. NO.	DATE	BY
A	00004	2/1/76	J. McNamara
B		23-OCT-78	R. Harrington
		26 OCT 78	R. Harrington

FIRST USED ON OPTION/MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.
DV11				
PARTS LIST				
UNLESS OTHERWISE SPECIFIED DIMENSION IN INCHES	DRN. Robert Kopyanov	DATE 3-28-75		
TOLERANCES	CHK'D. S. Roberts	DATE 4-17-75		
DECIMALS	ENG. M. E. Hannan	DATE 4-17-75		
ANGLES	PROJ. ENG. R. Well	DATE 4-17-75		
REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY V	PROD. R. Well	DATE 4-17-75	TITLE	
			INTERCONNECTION DV11	
MATERIAL	NEXT HIGHER ASSY.		SIZE CODE	NUMBER
+			CIC	DV11-0-9
FINISH	SCALE		DIST.	REV.
+	1/1			B
	SHEET	OF		
	1	1		

REV. B C B





THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION

DO NOT SCALE DRAWING

0-0-0-039010Z [M] 2

NOTES:  
 1. # INDICATES POINT NO. ON ITEM #2 (POWER HARNESS).  
 2. ITEM #2 (POWER HARNESS) TO BE CONNECTED TO ITEM #1 (LOGIC ASSY) AS SHOWN USING SOLDER.



REF	AWT REV STATUS	A-WT-7010834-0	3
1	POWER HARNESS (DVII)	D-IA-7010835-0-0	2
1	WIRED ASS'Y	D-IA-7010655-0-0	1

DESCRIPTION		DWG. PART NO.	ITEM NO.
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES			
ANGLES # 20	CLASS OF ACCURACY	NOMINAL DIMENSION RANGE INCHES	
SURFACE QUALITY IN	CHECK ONE	0 0.3	0.3 0.5 0.7 1.0 1.5 2.0 3.0 4.0 6.0 10.0 15.0 20.0
QUANTITY & VARIATION	MEDIUM	1.004	1.000
	PREFERRED	1.012	1.010

THIRD ANGLE PROJECTION	DATE 1/17/75	FIRST USED ON PDP11
REMOVE BURRS AND BREAK SHARP CORNERS	CHK'D BY [Signature] 1/17/75	TITLE LOGIC ASS'Y (DVII)
DO NOT SCALE DWG	ENG. [Signature] 1/17/75	NUMBER D AD 7010834-0-0
MATERIAL	PROJ. [Signature] 1/17/75	SCALE 1/1
FINISH	PROD. [Signature] 1/17/75	SHEET 1 OF 1

REV. NO. 1  
 CHANGE NO. 1  
 DATE 1/17/75


D AD 7010834-0-0

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION.

DO NOT SCALE DRAWING

NOTES:

1. WIREWRAP ONE END OF ITEM #5 TO PIN PORT1 AND SOLDER THE OTHER END TO ITEM #4 WHICH IS MOUNTED UNDER THE SYSTEM UNIT MOUNTING SCREW.



A/R	COMPRESS-O-CARTON	9905016-4	9
REF	PACKAGING INSTRUCTIONS	3700040-0-0	8
I	DECAL, LOGIC ASSY	7411881-01	7
REF	AWT REVISION STATUS	A-WT-7010655-0	6
A/R	WIRE #34 AWG SOLID	BLK 9107688-00	5
I	TERMINAL LOCKING, SHAKEPROOF	9008150	4
REF	WIRE LIST	K-WL-DVII-6-7	3
A/R	WIRE #30 AWG SOLID YEL	9105740-44	2
I	BACK PLANE ASSY	DAD-7010655-0-0	1

FIRST USED OR OPTION/MODEL		PARTS LIST	
QTY.	DESCRIPTION	PART NO.	ITEM NO.
<b>PDP II</b>			
UNLESS OTHERWISE SPECIFIED DIMENSION IN INCHES		DATE 11-26-74	
TOLERANCES		DATE 8-2-75	
DECIMALS	ANGLES	DATE 2-2-75	
.015 - .005	10° 30'	DATE 8-2-75	
.01 - .005		DATE 7-9-75	
REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY 1		DATE 7-9-75	
MATERIAL		NEXT HIGHER ASSY.	
FINISH		D-AD7010834-0-0	
SCALE		SIZE CODE	
SHEET 1 OF 1		NUMBER	
		DAD 7010655-0-0	
		REV. A	

REV.	CHANGE NO.	DATE	BY
1	A	11-26-74	J. McNamara
2		8-2-75	
3		2-2-75	
4		8-2-75	
5		7-9-75	




DAD 7010655-0-0

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

DO NOT SCALE DRAWING

0-0-6120102V10 2

- NOTES:**
1. INSERT EYELET (ITEM #5) FROM SIDE #2 OF ETCH BOARD.
  2. REWORK ITEM #1 (ETCH BOARD), IF REV C, BY USING CIRCUIT BOARD REWORK DRILL (HOLLOW DRILL .04 ID, .125 OD) AT PIN CITE ALL THE WAY THROUGH. THIS WORK TO BE DONE AFTER ITEM #1 HAS BEEN INSTALLED ON ITEMS #3 & #4. NO REWORK REQUIRED IF ITEM #1 IS REV D OR LATER.



REF	CIRCUIT SCHEMATIC	D-03-541420-0-1	7
15	SCR FILM POS DR B-32 X .62	9006120-6	6
16	EYELET	9009605	5
3	72 PIN CONN. BLOCK	1211425-00	4
6	288 PIN BLOCK H863	1210258	3
1	LOGIC FRAME	1211439	2
1	ETCHED CIRCUIT BOARD	5011419	1

FIRST USED ON OPTION/MODEL		QTY.	DESCRIPTION	PART NO.	ITEM NO.
PDP 11					
UNLESS OTHERWISE SPECIFIED DIMENSION IN INCHES					
TOLERANCES					
DECIMALS	ANGLES				
.001	±0.30°				
.002					
.005					
.010					
REMOVE BURRS AND BREAK SHARP EDGES TO SURFACE QUALITY 1					
MATERIAL		NEXT HIGHER ASSY.		SIZE CODE	NUMBER
1-1		D-AD-7010655-00		DIA	7010719-0-0
FINISH		SCALE		SHEET	OF
1-1		1/1		1	1

**digital** EQUIPMENT CORPORATION  
**BACK PLANE ASSY**


DIA 7010719-0-0

REV	CHANGE NO

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION

ITEM NO	DESCRIPTION		FROM			TO POINT	SIGNAL	WIRE LENGTHS
	AWG	COLOR	POINT	CONNECTION	WITH			
6	14	BLU	9	P1-13	3	1	-15V	10.0"
5	14	BLK	10	P1-8	3	8	GND	10.5"
4	14	RED	11	P1-1	3	5	+5V	9.0"
9	18	GRY	12	P1-2	3	6	+15V	9.5"
8	18	YEL	13	P2-4	3	3	ACLO	8.8"
7	18	VIO	14	P2-3	3	2	DCLO	8.5"
4	14	RED	15	P3-1	3	4	+5V	9.0"
5	14	BLK	16	P3-9	3	7	GND	9.5"

NOTES  
 1. INSULATION AT POINT 1 THRU 8 SHOULD BE STRIPPED BACK .18 INCHES AND WIRES SOLDER TINNED.



QTY	DESCRIPTION	QTY	DESCRIPTION	QTY	DESCRIPTION
X	B	TIE WRAP	9007031	10	
0	A/R	WIRE, #18 AWG (GRY)	9107360-88	9	
0	A/R	WIRE, #18 AWG (YEL)	9107360-44	8	
0	A/R	WIRE, #18 AWG (VIO)	9107360-77	7	
0	A/R	WIRE, #18 AWG (BLU)	9107370-66	6	
0	A/R	WIRE, #18 AWG (BLK)	9107370-00	5	
0	A/R	WIRE, #18 AWG (RED)	9107370-22	4	
8	B	PIN, MALE	1209378-01	3	
1	1	HOUSING, CONN, 6 PIN	1209351-06	2	
2	2	HOUSING, CONN, 15 PIN	1209351-15	1	

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES		FIRST USED ON	
ANGLES OF 30°	CLASS OF ACCURACY	DVII	
SURFACE QUALITY	CHECK ONE	TITLE	
FINISH	PREFERRED	POWER HARNESS (DVI)	
QUANTITY & VARIATION	MICROINCHES	D/E	
DRG. NO. 1-7075	PROJ. ENG. J. S. 21	REV.	
CHG. NO. 1-51-75	PROD. R. W. B. 7-3-75	D	
DO NOT SCALE DRG.	NEXT HIGHER ASSY.	NUMBER	
MATERIAL	D-AD-7010834-0-0	7010835-0-0	
SEE PARTS LIST	SCALE	SHEET 1 OF 1	
FINISH	SHEET 1 OF 1	DST.	


D/A 7010835-C-0

A






THIS DRAWING AND SPECIFICATIONS HEREAFTER ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.


THE DESIGN AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.




THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS UNLESS WRITTEN PERMISSION IS OBTAINED FROM DIGITAL EQUIPMENT CORPORATION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ALU AND TRANSFER BUS (01-3)	SIZE/CODE	DCS	NUMBER	M7836-0-1	REV.	A
SCALE		SHEET	4	OF 10			

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ALU AND TRANSFER BUS (DI-4)	SIZE CODE	DCS	NUMBER	M7836-0-1	REV.	A
SCALE	SHEET 5 OF 10	DIST.					

DCS M7836-0-1

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF THESE EQUIPMENT WITHOUT PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ALU AND TRANSFER BUS (DI-5)	SIZE CODE	DCS	NUMBER	M7836-0-1	REV.	A
SCALE		SHEET	6	OF 10			


DCS M7836-0-1

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE		SIZE CODE	NUMBER	REV.
ALU AND TRANSFER BUS (01-8)		DCS	M7836-0-1	A
SCALE	SHEET 9 OF 10	DIST.		

DCS M7836-0-1

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.





THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1978 - DIGITAL EQUIPMENT CORPORATION


DCS M7837-0-1

2	R3, R45, R16, R46, R73	RES 180R 1/4 W 5%	1301822	37
3	R7, R39, R42	RES 750R 1/4 W 5%	1301801	38
3	R48, R13, R20	RES 390R 1/4 W 5%	1300309	39
1	R7	RES 2.21K, 1/2W, 1% RH60	1312404	40
1	R35	RES 18K 1/4 W 5%	1302869	41
2	R6, R9	RES 2.79K 1/4 W 1% RH55	1309868	42
1	R26	RES 9.7K 1/4 W 5%	1300497	43
3	R49, R48, R49	RES 220-R 1/4 W 5%	1300271	44
1	R16	RES 100R 1/4 W 5%	1300229	45
5	R1, R40, R41, R5, R8	RES 330R 1/4 W 5%	1300295	46
2	R27, R12	RES 6.8K 1/4 W 5%	1301423	47
2	R4, R38	RES 470R 1/4 W 5%	1300316	48
1	R10	RES 27K 1/4 W 5%	1302177	49
1	R21	RES 1.5K 1/4 W 5%	1300391	50
1		SWITCH RKT COVER, B POS	1211284-04	51
1	R19	SOCKET GRAY	1209838	52
1	R1	SWITCH SOCKET DIP	1211164-04	53
2	DL1, DL2	DELAY LINE 30NS	1605528-01	54
2	DL4, DL5	DELAY LINE 50NS	1609428	55
1	DL3	DELAY LINE 100NS	1609359	56
1		HANDLE HEX	1210711-02	57
12		EYELET	9006732	58
1	W1	JUMPER INSULATED	9009185	59
1	R21	I.C. DEC 74193	1910018	60
2	R55, R57	I.C. DEC 3341	2111128	61
1	C114	CAP, 68PF, 100V, 5%	1000014	62
2	E33, E46	I.C. DEC 7432	1911521	63
NR		WIRE, #30 AWG INSULATED	9105740	64
1	R47	RES 15K 1/4 W 5%	1300496	65


CAUTION:  
OFF SHEET PARTS LIST.  
SEE K-PL-M7837-0-2.

REVISIONS		
CHK	CHANGE NO	REV

TITLE UNIBUS DATA AND NPR CONTROL  
SCALE — SHEET 2 OF 11  
SIZE CODE DCS NUMBER M7837-0-1 J  
REV. J



THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION.





DCS M7837-0-1 J

REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION

DCSM7837-0-1




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE UNIBUS DATA & NPR CONTROL (02-2) DCSM7837-0-1  
 SCALE 1:1 SHEET 4 OF 11  
 NUMBER 1 REV. J






THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.


TITLE	UNIBUS DATA & NPR CONTROL (02-7)	SIZE CODE	D CS	NUMBER	M7837-0-1	REV.	J
SCALE		SHEET	9	OF	11	DIST.	

DCS M7837-0-1 J



THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

1-0-2821W SCL 2



\* IN FOR 11/20 WITH KHIL OUT FOR ALL OTHERS.

REVISIONS		
CHK	CHANGE NO.	REV.

8	7	6	5	4	3	2	1	
TITLE UNIBUS DATA & NPR CONTROL (02-a)						SIZE/DOC DCS	NUMBER M7837-0-1	REV. J
SCALE NONE						SHEET 10 OF 11	DIST.	

DCS M7837-0-1 J




"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION"

**NOTES:**  
 1. FOR USE WITH ASYNCHRONOUS LINE CARDS M7833 THIS BOARD MUST BE CS REV E OR LATER.

QTY	REF DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.
1	E90	I.C. DEC 74S175	1910857	52
1		HANDLE ASSY.	1210711-2	53
12		EYELET, HANDLE	9008732	54
1	E4	PROM	23185A2	55
1	E11	PROM	23186A2	56
1	E17	PROM	23187A2	57
1	E24	PROM	23188A2	58
1	E30	PROM	23189A2	59
1	E38	PROM	23190A2	60
1	E43	PROM	23191A2	61
1	E55	PROM	23192A2	62
2	W1, W2	JUMPER, INSULATED	9009185	63
A/R		WIRE #30AWG INSULATED	9105700	64
1	R56	RES 220, 1/4W, 5%	1300271	65
A/R		INSULATED TUBING	9107256-09	66


REF	DESCRIPTION	PART NO.	ITEM NO.	
REF	ASSY/DRILLING HOLE LAYOUT	0-AH-M7838-0-5	2	
REF	MODULE ECO HISTORY	0-MH-M7838-0-6	3	
1	ETCHED CIRCUIT BOARD	5010878	4	
1	C121	CAP 10PF 100V, 5% DM	1000008	5
2	C120, C123	CAP 100PF 100V, 5% DM	1000016	6
2	C122, C124	CAP 1000PF 100V, 5%	1000042	7
110	C1-C119	CAP .01UF 100V, 20%	1001810-01	8
6	C114-C119	CAP 68UF 35V 10% TANT	1005808	9
3	R24, 29, 30	RES. 330 OHM, 1/4W, 5%	1300295	10
2	R25, 28	RES. 470 OHM, 1/4W, 5%	1300316	11
37	R1-18, 27, 38-55, 36, 37.	RES. 1K, 1/4W, 5%	1300365	12
1	R34	RES. 3.3K, 1/4W, 5%	1300439	13
2	R23, 57	RES. 4.7K, 1/4W, 5%	1300447	14
3	R18, 20, 22	RES. 390 OHM, 1/4W, 5%	1300309	15
1	R26	RES. 15K, 1/4W, 5%	1300498	16
3	R17, 19, 21	RES. 180 OHM, 1/4W, 5%	1301322	17
1	R31	RES. 750 OHM, 1/4W, 5%	1301401	18
1	R35	RES. 5.6K, 1/4W, 5%	1301874	19
2	DL2, DL3	DELAY LINE 30NS	1605528-01	20
1	DL4	DELAY LINE 100NS	1609559	21
1	CR1	20MHZ OSCILLATOR 14 PIN DIP	1811880-00	22
1	CR2	5.088MHZ OSCILLATOR 14 PIN DIP	1811880-02	23
5	E50, 15, 22, 23, 26	I.C. DEC 7474	1905547	24
2	E47, 78	I.C. DEC 7400	1905575	25
1	E2	I.C. DEC 7420	1905577	26
2	E97, 102	I.C. DEC 7435	1905578	27
4	E31, 37, 49, 56	I.C. DEC 7401	1905590	28
3	E85, 91, 1	I.C. DEC 7402	1909004	29
1	E105	I.C. DEC 7492	1909053	30
2	E100, 106	I.C. DEC 7493	1909054	31
2	E59, 98	I.C. DEC 7400	1909056	32
1	E95	I.C. DEC 74H11	1909267	33
2	E33, 53	I.C. DEC 8640	1911469	34
4	E84, 88, 89, 16	I.C. DEC 74S74	1910544	35
5	E5, 25, 64, 77, 75	I.C. DEC 7404	1909686	36
1	E21	I.C. DEC 7442	1910046	37
1	E27	I.C. DEC 8881	1909705	38
3	E30, 86	I.C. DEC 8815	1909713	39
5	E61, 65, 67, 72, 74	I.C. DEC 74193	1910018	40
1	E86	I.C. DEC 7437	1910091	41
2	E52, 71	I.C. DEC 74150	1910153	42
3	E92, 29, 34	I.C. DEC 7408	1910155	43
4	E8, 12, 98, 103	I.C. DEC 74121	1910230	44
1	E101	I.C. DEC 74181	1910850	45
10	E3, 14, 42, 44, 46, 48, 50, 54, 60, 62	I.C. DEC 74175	1910851	46
1	E73	I.C. DEC 74174	1910652	47
9	E18, 45, 51, 57, 63, 68, 69, 80, 107	I.C. DEC 74157	1910655	48
4	E75, 40, 41, 83	I.C. DEC 74155	1910656	49
18	E6, 7, 13, 19, 20, 26, 32, 38, E39, 70, 76, 81, 82, 87, 93, 94, E99, 104, 108	I.C. DEC 3106	1910818-02	50
1	E79	I.C. DEC 74H10	1909057	51



IC TYPE	GND	+5V
B640	1	8
7493	10	5
7492	10	5

GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY. EXCEPTIONS ARE STATED ABOVE.

IC PIN LOCATIONS



REV	DATE	DESCRIPTION
1	1-10-80	R. HARRINGTON
2	1-17-80	J. McNAMARA
3	1-20-80	J. McNAMARA
4	1-23-80	J. McNAMARA
5	1-27-80	J. McNAMARA
6	1-30-80	J. McNAMARA
7	2-3-80	J. McNAMARA
8	2-6-80	J. McNAMARA
9	2-9-80	J. McNAMARA
10	2-12-80	J. McNAMARA
11	2-15-80	J. McNAMARA
12	2-18-80	J. McNAMARA
13	2-21-80	J. McNAMARA
14	2-24-80	J. McNAMARA
15	2-27-80	J. McNAMARA
16	2-28-80	J. McNAMARA
17	2-29-80	J. McNAMARA
18	2-29-80	J. McNAMARA
19	2-29-80	J. McNAMARA
20	2-29-80	J. McNAMARA
21	2-29-80	J. McNAMARA
22	2-29-80	J. McNAMARA
23	2-29-80	J. McNAMARA
24	2-29-80	J. McNAMARA
25	2-29-80	J. McNAMARA
26	2-29-80	J. McNAMARA
27	2-29-80	J. McNAMARA
28	2-29-80	J. McNAMARA
29	2-29-80	J. McNAMARA
30	2-29-80	J. McNAMARA
31	2-29-80	J. McNAMARA
32	2-29-80	J. McNAMARA
33	2-29-80	J. McNAMARA
34	2-29-80	J. McNAMARA
35	2-29-80	J. McNAMARA
36	2-29-80	J. McNAMARA
37	2-29-80	J. McNAMARA
38	2-29-80	J. McNAMARA
39	2-29-80	J. McNAMARA
40	2-29-80	J. McNAMARA
41	2-29-80	J. McNAMARA
42	2-29-80	J. McNAMARA
43	2-29-80	J. McNAMARA
44	2-29-80	J. McNAMARA
45	2-29-80	J. McNAMARA
46	2-29-80	J. McNAMARA
47	2-29-80	J. McNAMARA
48	2-29-80	J. McNAMARA
49	2-29-80	J. McNAMARA
50	2-29-80	J. McNAMARA
51	2-29-80	J. McNAMARA

FIRST USED ON OPTION MODEL DV11-AA

ETCH BOARD REV C

PARTS LIST

DRN	DATE	1-6-75
CHK	DATE	1-16-75
ENG	DATE	3-12-75
PROL. ENG.	DATE	3-12-75
PROD.	DATE	3-12-75

TITLE: ROM, RAM AND BRANCH

SIZE CODE: DCSM7838-0-1

NUMBER: K5


SCALE: NONE

SHEET 1 OF 12

SEMICONDUCTOR CONVERSION CHART

DEC NO. EIA NO. DEC NO. EIA NO.

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION.




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	SIZE CODE	NUMBER	REV.
ROM, RAM & BRANCH (D3-1)	DCS	M7838-0-1	K
SCALE	SHEET 2 OF 12	DIST.	



"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION"



REVISIONS		
CHK	CHANGE NO.	REV.

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

TITLE	SIZE CODE	NUMBER	REV.
ROM, RAM & BRANCH (D3-3)	D C S M 7 8 3 8 - 0 - 1	1	K
SCALE	SHEET 4 OF 12	DIST.	

D E S I G N N U M B E R  
D C S M 7 8 3 8 - 0 - 1  
S H E E T N U M B E R  
K

MK

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

8

7



6

5





4

3

1



D3-6 TRANSMITTED DATA BUS CLOCK L



REVISIONS		
CHK	CHANGE NO.	REV.

8

7

6

5


4

3

2

1


THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.



THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	SIZE CODE	NUMBER	REV.
ROM, RAM & BRANCH (D3-6)	DCS	M7838-0-1	K


SCALE: / / SHEET 7 OF 12 DIST. MK

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION.




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	SIZE CODE	NUMBER	REV.
ROM, RAM & BRANCH (D3-8)	DCS	M7838-0-1	K
SCALE	SHEET	OF	DIST.
	9	12	

DCS M7838-0-1 K

MK

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION"





REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ROM, RAM & BRANCH (D3-9)	SIZE CODE	D	NUMBER	DCSM7838-0-1	REV.	K
SCALE	SHEET 10 OF 12		DIST.				

REV. 1  
 DCSM7838-0-1  
 NUMBER

"THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	SIZE/CODE	NUMBER	REV.
ROM, RAM & BRANCH (D3-10)	D CSM7838-0-1	K	
SCALE	SHEET 11 OF 12	DIST.	

DCSM7838-0-1

MR

"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION"



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	DCSM7838-0-1	NUMBER	REV.
ROM, RAM & BRANCH (D3-11)			K
SCALE	SHEET 12 OF 12	DIST.	

MK



THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS UNLESS WRITTEN PERMISSION IS OBTAINED FROM DIGITAL EQUIPMENT CORPORATION.

- NOTES:**
1. SWITCHES ARE MOUNTED FOR "OFF" TO THE LEFT AND "ON" TO THE RIGHT.
  2. FOR SYNC A OR SYNC B SELECTION S4-1 AND S3-1 RESPECTIVELY ARE THE MOST SIGNIFICANT BITS.
  3. PIN ER1 IS AN ASSIGNED BACKPLANE SIGNAL, TRAN DATA 08 H. NO M7830 CIRCUITRY IS CONNECTED TO IT.
  4. PIN BM1 IS AN ASSIGNED BACKPLANE SIGNAL, 230.4KBH. NO M7839 CIRCUITRY IS CONNECTED TO IT.

**BERG PINNING CHART**



J1	SIGNAL
A	GROUND
B	DCE SCR 00
C	GROUND
D	DCE SCR 01
E	GROUND
F	DCE SCR 02
H	GROUND
J	DCE SCR 03
K	GROUND
L	EIA RCV DATA 00
M	GROUND
N	EIA RCV DATA 01
P	GROUND
R	EIA XMIT DATA 00
S	GROUND
T	EIA XMIT DATA 01
U	GROUND
V	DTE SCTE 00
W	GROUND
X	DTE SCTE 01
Y	DTE SCTE 02
Z	GROUND
AA	DTE SCTE 03
BB	GROUND
CC	EIA XMIT DATA 02
DD	GROUND
EE	EIA XMIT DATA 03
FF	GROUND
HH	EIA RCV DATA 02
JJ	GROUND
KK	EIA RCV DATA 03
LL	GROUND
MM	DCE SCT 03
NN	GROUND
PP	DCE SCT 02
RR	GROUND
SS	DCE SCT 01
TT	GROUND
UU	DCE SCT 00
VV	GROUND

**PARAMETER SWITCH SETTINGS**

FUNCTION	SWITCH NAME	SW PACK	SW NO	PARAMETER/SETTING
INTERNAL BAUD RATE	SELECT B SELECT A	S2	3	1200 BAUD ON
			4	2400 BAUD ON
			5	4800 BAUD OFF
			6	9600 BAUD OFF
FULL / HALF DUPLEX	HD3 HD2 HD1 HD0	S2	7	FULL DUPLEX ON
			6	HALF DUPLEX ON
			5	OFF
			4	OFF
PARITY	PI EPE	S1	1	NO PARITY OFF
			2	ODD PARITY ON
			3	EVEN PARITY ON
			4	ON
CHARACTER LENGTH	WLS1 WLS2	S1	3	8 BITS/CHAR OFF
			4	7 BITS/CHAR ON
			5	6 BITS/CHAR ON
			6	5 BITS/CHAR ON
SYNC REQUIREMENT	1 SYNC 00 1 SYNC 01 1 SYNC 02 1 SYNC 03	S1	5	1 SYNC REQUIREMENT OFF
			6	2 SYNC REQUIREMENT ON
			7	ON
			8	ON
SYNC SELECT	LCR10=0 LCR10=1	S4	1	ONE OFF
			2	ZERO ON
LCR10=0	SYNCA	S4	1	OFF
			2	ON
LCR10=1	SYNCB	S3	1	OFF
			2	ON

**PARAMETER SELECTION**

FUNCTION	PARAMETER	SELECTED
TRANSMITTER CLK RATE	CS1	1X BIT RATE
	CS2	GROUND
TRANSMITTER MODE SEL	MS1	GROUND
	MS2	NO CONNECTION
RECEIVER MODE SEL	RMS1	NO CONNECTION
	RMS2	NO CONNECTION
	RM S3	NO CONNECTION




(CHARTS, SWITCHES AND SYNC SELECTOR)

**REVISIONS**

CHK	CHANGE NO.	REV.



THIS DRAWING AND ASSOCIATED SHEETS ARE THE PROPERTY OF GENERAL ELECTRIC COMPANY AND ARE TO BE USED ONLY FOR THE PROJECT AND FOR WHICH IT WAS DESIGNED. ANY REPRODUCTION OR USE OF THIS DRAWING FOR ANY OTHER PROJECT WITHOUT THE WRITTEN PERMISSION OF GENERAL ELECTRIC COMPANY IS PROHIBITED.



REVISIONS		
CHK	CHANGE NO.	REV.

(CARD SELECTION, INIT AND TRAN DATA)


TITLE	REV. NO.	NUMBER	REV.
SYNC MUX LINE CARD (D4-2)		DCS M7839-0-1	F
SCALE	SHEET 3 OF 9	DRG.	

DCS M7839-0-1 F





THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER EQUIPMENT WITHOUT PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

(TRANSMITTERS 02 AND 03)		TITLE SYNC MUX LINE CARD (04-5)		REV. CODE DCS M7839-0-1	NUMBER 1	REV. F
SCALE	DWGT	6 OF 9	DIST.			

MK



THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE CONSTRUCTION OR SALE OF OTHER EQUIPMENT WITHOUT PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
OK	CHANGE NO.	REV.

(RECEIVERS 02 AND 03, RESYNC)		TITLE	SIZE/SCALE	NUMBER	REV.
		SYNC MUX LINE CARD (D4-7)	D CS M7839-0-1	8 OF 9	F
		SCALE	DIST.		

MK

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1973 DIGITAL EQUIPMENT CORPORATION"



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE		NUMBER		REV.
SYNC MUX LINE CARD (D+B)		DCS M7839-0-1		F
SCALE	SHEET 9 OF 9	DIST.		

DCS M7839-0-1

MK


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION.

BERG PINNING CHART


J1	SIGNAL
A	GROUND
B	DCE SCR 00
C	GROUND
D	DCE SCR 01
E	GROUND
F	DCE SCR 02
H	GROUND
J	DCE SCR 03
K	GROUND
L	EIA RCV DATA 00
M	GROUND
N	EIA RCV DATA 01
P	GROUND
R	EIA XMIT DATA 00
S	GROUND
T	EIA XMIT DATA 01
U	GROUND
V	DTE SCTE 00
W	GROUND
X	DTE SCTE 01
Y	DTE SCTE 02
Z	GROUND
AA	DTE SCTE 03
BB	GROUND
CC	EIA XMIT DATA 02
DD	GROUND
EE	EIA XMIT DATA 03
FF	GROUND
HH	EIA RCV DATA 02
JJ	GROUND
KK	EIA RCV DATA 03
LL	GROUND
MM	DCE SCT 03
NN	GROUND
PP	DCE SCT 02
RR	GROUND
SS	DCE SCT 01
TT	GROUND
UU	DCE SCT 00
VV	GROUND

PARAMETER SWITCH SETTINGS					
FUNCTION	SWITCH NAME	SW PACK	SW NO	PARAMETER/SETTING	
INTERNAL BAUD RATE	SELECT B SELECT A	S2	S2	1200 BAUD	ON
				2400 BAUD	OFF
FULL / HALF DUPLEX	HD 03 HD 02 HD 01 HD 00	S2	S2	FULL DUPLEX	ON
				HALF DUPLEX	OFF
PARITY	PI EPE	S1	S1	NO PARITY	OFF
				ODD PARITY	ON
CHARACTER LENGTH	WLS1 WLS2	S1	S1	7 BITS / CHAR	OFF
				8 BITS / CHAR	ON
SYNC REQUIREMENT	1 SYNC 00 1 SYNC 01 1 SYNC 02 1 SYNC 03	S1	S1	1 SYNC REQUIREMENT	OFF
				2 SYNC REQUIREMENT	ON
SYNC SELECT				ONE	ZERO
LCR10=0	SYNCA	S4	8	OFF	ON
LCR10=1	SYNCA	S3	8	OFF	ON

PARAMETER SELECTION		
FUNCTION	PARAMETER	SELECTED
TRANSMITTER CLK RATE	CS1	1X BIT RATE
	CS2	GROUND
TRANSMITTER MODE SEL	MS1	SYNCHRONOUS
	MS2	GROUND
RECEIVER MODE SEL	RM51	NO CONNECTION
	RM52	NO CONNECTION
	RM53	NO CONNECTION



NOTES:  
 1. SWITCHES ARE MOUNTED FOR "OFF" TO THE LEFT AND "ON" TO THE RIGHT.  
 2. FOR SYNC A OR SYNC B SELECTION S4-1 AND S3-1 RESPECTIVELY ARE THE MOST SIGNIFICANT BITS.  
 3. PIN ER1 IS AN ASSIGNED BACKPLANE SIGNAL, TRAN DATA 08 H. NO M7839 CIRCUITRY IS CONNECTED TO IT.  
 4. PIN B M1 IS AN ASSIGNED BACKPLANE SIGNAL, 230.4 KBH. NO M7839 CIRCUITRY IS CONNECTED TO IT.



D3-5 230.4 KB H B M1  
(SEE NOTE 4)

REVISIONS		
CHK	CHANGE NO.	REV.
	DV11-00006	A
	20 2/77	
	J. K. NAMARA	

(CHARTS SWITCHES AND SYNC SELECTOR)			
DRN	4/10/77	FIRST USED ON	DV11
CHKD	4/10/77	TITLE	SYNC MUX LINE CARD
ENG.			LINE 00-03
PROJ. ENG.			(D4-1)
PROD. R	WSE		
NEXT HIGHER ASSY.		SIZE CODE	D BS DV11-0-10
SCALE		NUMBER	1
SHEET	1	OF 8	






THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

NOTE 1) A JUMPER WIRE MAY BE SOLDERED ACROSS THE RESISTOR IF THE CUSTOMER SO REQUESTS. HOWEVER, ALL M7839 MODULES WILL BE SHIPPED WITH THE RESISTOR NOT JUMPERED TO INSURE PROPER OPERATION WITH BELL SYSTEM 201A AND 201B MODEMS.

D3-5 9600 BAUD FF2 3  
 D3-5 4800 BAUD FE2 4  
 D3-5 2400 BAUD FD2 5  
 D3-5 1200 BAUD FDI 6


BAUD RATE	TIME FOR ONE CYCLE (IN MICROSECONDS)
9600	104
4800	208
2400	417
1200	833



(CLOCK SOURCE AND SELECTION)


REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	SYNC MUX LINE CARD	SIZE	0008	NUMBER	D BS DVII-0-10	REV.	A
LINES	00-03	(D4-3)					
SCALE		SHEET	3	OF	8	DIST.	






THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION.



REVISIONS			TITLE		SIZE CODE	NUMBER	REV.
CHEK	CHANGE NO.	REV.	SYNCH MUX LINE CARD		DBS	DV11-0-10	A
			LINES 00-03 (D4-6)				
			SCALE		SHEET 6 OF 8		



THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS UNLESS WRITTEN PERMISSION IS OBTAINED FROM DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE SYNC MUX LINE CARD		SIZE CODE	NUMBER	REV.
LINES 00-03 (D4-B)		DBS	DVII-0-10	A
SCALE	SHEET 8 OF 8	DIST.		

(REC'D DATA MUX S AND TMARK DECODER)









"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"

NOTE 1) A JUMPER WIRE MAY BE SOLDERED ACROSS THE RESISTOR IF THE CUSTOMER SO REQUESTS. HOWEVER, ALL M7839 MODULES WILL BE SHIPPED WITH THE RESISTOR NOT JUMPERED TO INSURE PROPER OPERATION WITH BELL SYSTEM 201A AND 201B MODEMS.

BAUD RATE	TIME FOR ONE CYCLE (IN MICROSECONDS)
9600	104
4800	208
2400	417
1200	833

D3-5 9600 BAUD FF2 3  
 D3-5 4800 BAUD FE2 4  
 D3-5 2400 BAUD FD2 5  
 D3-5 1200 BAUD FDI 6




(CLOCK SOURCE AND SELECTION)

TITLE	SYNC MUX LINE CARD	SIZE	DOOR	NUMBER	REV.
	LINES 04-07		D BS	DVII-0-11	A
SCALE	SHEET 3 OF 8	DIST.			

REVISIONS		
CHK	CHANGE NO.	REV.

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.


(MODE SELECTION, TRANSMITTERS 04 AND 05)		TITLE	SIZE CODE	NUMBER	REV.
		SYNC MIX LINE CARD	D BS	DVII-0-11	A
		LINES 04 - 07 (04-J)	DIST.		
		SCALE	SHEET 4 OF 8		

D BS DVII-0-11






THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

(RECEIVERS 06 AND 07, RESYNC)  
 TITLE SYNC MUX LINE CARD  
 LINES 06-07  
 SCALE ← → SHEET 7 OF 8  
 SIZE CODE D BS  
 NUMBER DVII-0-11  
 REV. A

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
 COPYRIGHT © 1973 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.



THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

NOTES:  
 1. SWITCHES ARE MOUNTED FOR "OFF" TO THE LEFT AND "ON" TO THE RIGHT.  
 2. FOR SYNC A OR SYNC B SELECTION S4-1 AND S3-1 RESPECTIVELY ARE THE MOST SIGNIFICANT BITS.  
 3. PIN ER1 IS AN ASSIGNED BACKPLANE SIGNAL, TRAN DATA 08 H. NO M7839 CIRCUITRY IS CONNECTED TO IT.  
 4. PIN BMI IS AN ASSIGNED BACKPLANE SIGNAL, 230.4KBH. NO M7839 CIRCUITRY IS CONNECTED TO IT.

J1	SIGNAL
A	GROUND
B	DCE SCR 08
C	GROUND
D	DCE SCR 09
E	GROUND
F	DCE SCR 10
H	GROUND
J	DCE SCR 11
K	GROUND
L	EIA RCV DATA 08
M	GROUND
N	EIA RCV DATA 09
P	GROUND
R	EIA XMIT DATA 08
S	GROUND
T	EIA XMIT DATA 09
U	GROUND
V	DTE SCTE 08
W	GROUND
X	DTE SCTE 09
Y	DTE SCTE 10
Z	GROUND
AA	DTE SCTE 11
BB	GROUND
CC	EIA XMIT DATA 10
DD	GROUND
EE	EIA XMIT DATA 11
FF	GROUND
HH	EIA RCV DATA 10
JJ	GROUND
KK	EIA RCV DATA 11
LL	GROUND
MM	DCE SCT 11
NN	GROUND
PP	DCE SCT 10
RR	GROUND
SS	DCE SCT 09
TT	GROUND
UU	DCE SCT 08
VV	GROUND

PARAMETER SWITCH SETTINGS					
FUNCTION	SWITCH NAME	SW PACK	SW NO	PARAMETER / SETTING	
INTERNAL BAUD RATE	SELECT B	S2	3	1200 BAUD	ON
	SELECT A	S2	4	2400 BAUD	ON
FULL / HALF DUPLEX	HD 11	S2	5	4800 BAUD	OFF
	HD 10	S2	6	9600 BAUD	OFF
	HD 09	S2	7	FULL DUPLEX	ON
	HD 08	S2	8	HALF DUPLEX	ON
PARITY	PI	S1	1	NO PARITY	OFF
	EPE	S1	2	ODD PARITY	ON
				EVEN PARITY	ON
CHARACTER LENGTH	WLS1	S1	3	8 BITS / CHAR	OFF
	WLS2	S1	4	7 BITS / CHAR	ON
				6 BITS / CHAR	OFF
				5 BITS / CHAR	ON
SYNC REQUIREMENT	1 SYNC 08	S1	5	1 SYNC REQUIREMENT	OFF
	1 SYNC 09	S1	6	2 SYNC REQUIREMENT	ON
	1 SYNC 10	S1	7		ON
	1 SYNC 11	S1	8		ON
SYNC SELECT				ONE	ZERO
LCR10=0	SYNCA	S4	1	OFF	ON
LCR10=1	SYNCB	S3	1	OFF	ON

PARAMETER SELECTION		
FUNCTION	PARAMETER	SELECTED
TRANSMITTER CLK RATE	CS1	1X BIT RATE
	CS2	GROUND
TRANSMITTER MODE SEL	MS1	SYNCHRONOUS
	MS2	GROUND
RECEIVER MODE SEL	RM1	NO CONNECTION
	RM2	NO CONNECTION
	RM3	NO CONNECTION



D3-5 230.4 KB H BMI  
 (SEE NOTE 4)

(CHARTS, SWITCHES AND SYNC SELECTOR)

DATE: 10/1/77	FIRST USED ON: DV11	DIGITAL
ENG: [Signature]	TITLE: SYNC MUX LINE	
PROJ. ENG: [Signature]	NUMBER: 08--11	
PROD. R: [Signature]	SCALE: 1:1	
NEXT HIGHER ASSY:	SIZE: D	CODE: BS
B-DD-DV11-0	NUMBER: DV11-0-12	REV: A
SHEET 1 OF 8	DIST:	

REV.	CHANGE NO.	REV.
1	0006	A
2	0007	A







THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF BELL SYSTEM CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER EQUIPMENT WITHOUT PERMISSION. COPYRIGHT © 1970 BELL SYSTEM CORPORATION

NOTE 1) A JUMPER WIRE MAY BE SOLDERED ACROSS THE RESISTOR IF THE CUSTOMER SO REQUESTS. HOWEVER, ALL M7839 MODULES WILL BE SHIPPED WITH THE RESISTOR NOT JUMPED TO INSURE PROPER OPERATION WITH BELL SYSTEM 201A AND 201B MODEMS.

BAUD RATE	TIME FOR ONE CYCLE (IN MICROSECONDS)
9600	104
4800	208
2400	417
1200	833




(CLOCK SOURCE AND SELECTION)



DBS LUV11 0-12

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION


21-0-11AD 2



REVISIONS		
CHK	CHANGE NO.	REV.

(TRANSMITTERS 10 AND 11)  
 TITLE SYNC MUX LINE CARD  
 LINES 08-11 (U4-5)  
 SCALE 1:1 SHEET 5 OF 8  
 SIZE CODE D BS  
 NUMBER DV11-0-12  
 REV. A

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF BENTON GRAPHIC CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER DRAWINGS, SPECIFICATIONS OR PARTS WITHOUT THE WRITTEN PERMISSION OF BENTON GRAPHIC CORPORATION.




REVISIONS		
CHK	CHANGE NO.	REV.

(RECEIVERS 08 AND 09, RESYNC)		TITLE SYNC MUX LINE CARD	SIZE CODE	NUMBER	REV.
		LINES 08 12	(04-6)	DBS DVII-0-12	A
SCALE	SHEET 6 OF 8	DWT.			

REV. 10/68 DBS DVII-0-12

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION



REVISIONS			(RECEIVERS 0 AND 11, RESYNC)		TITLE SYNC MUX LINE CARD		SIZE CODE	NUMBER	REV.
CHK	CHANGE NO.	REV.	D BS DVII-0-12		D BS DVII-0-12		D BS	DVII-0-12	A




"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION"


BERGPINNING CHART	
J1	SIGNAL
A	GROUND
B	DCE SCR 12
C	GROUND
D	DCE SCR 13
E	GROUND
F	DCE SCR 14
H	GROUND
J	DCE SCR 15
K	GROUND
L	EIA RCV DATA 12
M	GROUND
N	EIA RCV DATA 13
P	GROUND
R	EIA XMIT DATA 12
S	GROUND
T	EIA XMIT DATA 13
U	GROUND
V	DTE SCTE 12
W	GROUND
X	DTE SCTE 13
Y	DTE SCTE 14
Z	GROUND
AA	DTE SCTE 15
BB	GROUND
CC	EIA XMIT DATA 14
DD	GROUND
EE	EIA XMIT DATA 15
FF	GROUND
HH	EIA RCV DATA 14
JJ	GROUND
KK	EIA RCV DATA 15
LL	GROUND
MM	DCE SCT 15
NN	GROUND
PP	DCE SCT 14
RR	GROUND
SS	DCE SCT 13
TT	GROUND
UU	DCE SCT 12
VV	GROUND

PARAMETER SWITCH SETTINGS							
FUNCTION	SWITCH NAME	SW PACK	SW NO	PARAMETER / SETTING			
				1200 BAUD	2400 BAUD	4800 BAUD	9600 BAUD
INTERNAL BAUD RATE	SELECT B	S2	3	ON	ON	OFF	OFF
	SELECT A	S2	4	ON	OFF	ON	OFF
FULL / HALF DUPLEX	HD 15	S2	5	ON			
	HD 14	S2	6	ON			
	HD 13	S2	7	ON			
	HD 12	S2	8	ON			
PARITY				NO PARITY	ODD PARITY	EVEN PARITY	
	PE	S1	1	OFF	ON	ON	
	EPE	S1	2	OFF	ON	ON	
CHARACTER LENGTH	WLS1	S1	3	OFF	ON	6 BITS / CHAR	8 BITS / CHAR
	WLS2	S1	4	OFF	ON	6 BITS / CHAR	8 BITS / CHAR
	1 SYNC	S1	5	OFF	ON	1 SYNC REQUIREMENT	2 SYNC REQUIREMENT
	1 SYNC	S1	6	OFF	ON	1 SYNC REQUIREMENT	2 SYNC REQUIREMENT
1 SYNC	S1	7	OFF	ON	1 SYNC REQUIREMENT	2 SYNC REQUIREMENT	
1 SYNC	S1	8	OFF	ON	1 SYNC REQUIREMENT	2 SYNC REQUIREMENT	
SYNC SELECT				ONE	ZERO		
LCR10=0	SYNCA	S4	8	OFF	ON		
LCR10=1	SYNCB	S3	8	OFF	ON		

PARAMETER SELECTION		
FUNCTION	PARAMETER	SELECTED
TRANSMITTER CLK RATE	C51	1X BIT RATE
	C52	GROUND
TRANSMITTER MODE SEL	M51	GROUND
	M52	NO CONNECTION
RECEIVER MODE SEL	RM51	NO CONNECTION
	RM52	NO CONNECTION
	RM53	NO CONNECTION



- NOTES:
1. SWITCHES ARE MOUNTED FOR "OFF" TO THE LEFT AND "ON" TO THE RIGHT.
  2. FOR SYNC A OR SYNC B SELECTION S4-1 AND S3-1 RESPECTIVELY ARE THE MOST SIGNIFICANT BITS.
  3. PIN ERI IS AN ASSIGNED BACKPLANE SIGNAL, TRAN DATA 08 H. NO M7839 CIRCUITRY IS CONNECTED TO IT.
  4. PIN BMI IS AN ASSIGNED BACKPLANE SIGNAL, 230.4KBH. NO M7839 CIRCUITRY IS CONNECTED TO IT.




D3-5 230.4 KB H BMI  
(SEE NOTE 4)

REVISIONS		
CHK	CHANGE NO.	REV.
U	DV11-00006	A
J	McNamara 20 July 77	
J	McNamara	

DRAWN BY: [Signature]		FIRST USED ON: DV11	
CHKD BY: [Signature]	DATE: 4-17-77	TITLE: SYNC MUX LINE CARD LINES 12-15	
ENG. BY: [Signature]	DATE: 4-17-77	NEXT HIGHER ASSY. (D4-1)	
PROJ. ENG. BY: [Signature]	DATE: 4-17-77	SIZE: D	CODE: BS
SCALE: 1:1		NUMBER: DV11-0-13	REV. A
SHEET 1 OF 8		DIST. [ ]	






REVISIONS		
CHK	CHANGE NO.	REV.

(CARD SELECTION, INIT AND TRAN DATA)

TITLE	SYNC MUX LINE CARD	SIZE CODE	D BS	NUMBER	DV11-0-13	REV.	A
LINES	12 - 15	(D4-2)					
SCALE		SHEET 2	OF 3	DIST.			

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION

NOTE: 1) A JUMPER WIRE MAY BE SOLDERED ACROSS THE RESISTOR IF THE CUSTOMER SO REQUESTS. HOWEVER, ALL M7839 MODULES WILL BE SHIPPED WITH THE RESISTOR NOT JUMPERED TO INSURE PROPER OPERATION WITH BELL SYSTEM 201A AND 201B MODEMS.



BAUD RATE	TIME FOR ONE CYCLE (IN MICROSECONDS)
9600	104
4800	208
2400	417
1200	833


REVISIONS		
CHK	CHANGE NO.	REV.

(CLOCK SOURCE AND SELECTION)  
 TITLE SYNC MUX LINE CARD  
 LINES 12-15 (D4-3)  
 SIZE CODE D BS  
 NUMBER DV11-0-13  
 REV. A  
 SHEET 3 OF 8






THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO.	REV.

(RECEIVERS 12 AND 13, RESYNC)		TITLE SYNC MUX LINE CARD	SIZE CODE	NUMBER	REV.
		LINE 12 - 15	(D4-6) D BS	DVII-0-13	A
SCALE	SHEET 6	OF 8	DIST.		


"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979 DIGITAL EQUIPMENT CORPORATION"



REVISIONS		
CHK	CHANGE NO.	REV.

(RECEIVERS 14 AND 15, RESYNC)		TITLE SYNC MUX LINE CARD	SIZE CODE D BS	NUMBER DVII-0-13	REV. A
SCALE	SHEET 7 OF 8	DIST.			

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1973, DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE SYNC MUX LINE CARD LINES 12 - 15		SIZE CODE D BS	NUMBER DVII-0-13	REV. A
SCALE	SHEET 8 OF 8	DIST.		

REV. DVII-0-13


This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission. COPYRIGHT © 1975

DIGITAL EQUIPMENT CORPORATION

This microprogram listing lists the 9 bit binary address of each micro instructions, followed by the 16 bit micro instruction as it would appear in the ROM DATA REGISTER (D3-2), followed by an explanation of the micro instruction. Contents of the ROM DATA REGISTER are the complement of the ROM chip outputs. Odd addresses reference one set of 4 ROM chips, even addresses reference the other set of 4 ROM chips.

BITS	ADDRESSES	PART NUMBER	ROM LIST
15-12	even	23-192A2	K-CS-M7838-Ø-15
11-8	even	23-191A2	K-CS-M7838-Ø-14
7-4	even	23-189A2	K-CS-M7838-Ø-12
3-0	even	23-190A2	K-CS-M7838-Ø-13
15-12	odd	23-185A2	K-CS-M7838-Ø-8
11-8	odd	23-186A2	K-CS-M7838-Ø-9
7-4	odd	23-188A2	K-CS-M7838-Ø-11
3-0	odd	23-187A2	K-CS-M7838-Ø-1Ø

Diagnostic DZDVC Test #1 compares ROM DATA REGISTER contents with this listing. Use the above table to determine which ROM is faulty. Bit 15 is at left end of word Bit Ø at right end.

FIRST USED ON OPTION MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.		
DVII						
PARTS LIST						
DRN. <i>Robert Koppner</i>	DATE 3-31-75	 <b>DIGITAL EQUIPMENT CORPORATION</b> <small>MAYNARD, MASSACHUSETTS</small>				
CHK'D <i>Bob Roberts</i>	DATE 4-17-75					
ENG. <i>John F. Hansen</i>	DATE 4-17-75					
PROJ. ENG. <i>John F. Hansen</i>	DATE 4-17-75					
PROD. <i>R. Wall</i>	DATE 4-17-75					
NEXT HIGHER ASSEMBLY B-DD-DVII-Ø		<b>MICROPROGRAM LISTING</b>				
SCALE + +	SIZE CODE KCS				NUMBER DVII-Ø-14	REV. A
SHEET 1 OF 13	DIST.					

REV. A
CHANGE NO. DVII - 00002
CHK <i>JK</i>

DEC FORM NO. DRB 109



!IDLE LOOP

```

00000000 0101000001000010
00000001 0011000001010100
00000010 0000001011100100
00000011 0000010000001010
00000100 0000001101000011
00000101 0010000000001011
00000110 0111000100101110
00000111 0111001000111010
00001000 0000010100101001
00001001 0000000100000000

```

```

ILOOP S/C 6,2 !INCREMENT SCANNER
XFR ,5,4 !MOVE MASTER SCAN TO RAM ADDRESS
BRA 2,TSERV !TEST FOR TRANSMIT FLAG WAITING, IF YES BRANCH TO TRANSMIT SERVICE
BRA 4,RSERV !TEST FOR RECEIVER FLAG WAITING, IF YES BRANCH TO RECEIVE FLAG SERV
BRA 3,SSERV !TEST FOR RECEIVED CHARACTER WAITING, IF YES BRANCH TO RECEIVED CHA
ILOP2 RAM 0,0,13 !OBTAIN LINE STATE
BRB 1,RSYNC !TEST RAM OUTPUT 01 (RESYNC), IF YES BRANCH TO RESYNCHRONIZE
BRB 2,TMARK !TEST RAM OUTPUT 02 (XMIT GO), IF YES BRANCH TO CLEAR TMARK
ILOP5 BRA 5,ISERV !TEST FOR CHARACTER DISPATCH PROCEED, (SCH 08) IF YES BRANCH T
BRA 1,ILOOP !TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

```

!RECEIVE FLAG SERVICE (LINE STATE IS IN RAM OUTPUT)

```

00001010 0010000000001011
00001011 0111000000011110
00001100 0111110100001111
00001101 0101000001000110
00001110 0000000100000000
00001111 0010000000001010
00010000 0111000100011000
00010001 0010000000001011
00010010 0101000000100111
00010011 0010000110111011
00010100 0111111000010001
00010101 0101000000010011
00010110 0101000000010010
00010111 0000000100000000
00011000 0010000000001011
00011001 0101000000100111
00011010 0101000010000110
00011011 0010000110111011
00011100 0111111000011000
00011101 0000000100010101

```

```

RSERV RAM 0,0,13 !OBTAIN LINE STATE
BRB 0,TESTX !TEST RAM OUTPUT 00 (RECEIVER ACTIVE), IF YES BRANCH TO TESTX
BRB 15,S/ACT !TEST MATCH DETECT, IF YES BRANCH TO SET ACTIVE
S/C 6,6 !SET RESYNC PULSE
BRA 1,ILOOP !TEST FOR SURE TRUE, IF YES BRANCH TO ILOUP
S/ACT RAM 0,0,12 !OBTAIN OLE/PROTOCOL
BRB 1,SACT2 !TEST RAM 01 (STRIP LEADING SYNC), IF YES BRANCH TO SACT2
SACT1 RAM 0,0,13 !OBTAIN LINE STATE
S/C 5,7 !SET RAM OUTPUT 00 (RECEIVER ACTIVE)
RAM 1,13,13 !WRITE NEW LINE STATE
BRB 10,SACT1 !TEST FOR WRITE INHIBIT, IF YES BRANCH TO SACT 1
CLRRF S/C 4,3 !SET RECEIVE DATA ENABLE
S/C 4,2 !CLEAR RECEIVE DATA ENABLE AND DATA AVAILABLE (FLAG WAITING)
BRA 1,ILOOP !TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
SACT2 RAM 0,0,13 !OBTAIN LINE STATE
S/C 5,7 !SET RAM OUTPUT 00 (RECEIVER ACTIVE)
S/C 7,5 !SET RAM OUTPUT 00 (STRIP SYNC ON)
RAM 1,13,13 !WRITE NEW LINE STATE
BRB 10,SACT2 !TEST FOR WRITE INHIBIT, IF YES BRANCH TO SACT 2
BRA 1,CLRRF !TEST FOR SURE TRUE, IF YES BRANCH TO CLRRF

```

```

00011110 0010000000001011
00011111 0111011000100001
00010000 0000000100100101
00010001 0111110100010101
00010010 0101000010000010
00010011 0010000110111011
000100100 0111111000001010
000100101 0101000000010011
000100110 0101000000010001
000100111 0101000000010010
000101000 0000000100000000

```

```

TESTX RAM 0,0,13 !OBTAIN LINE STATE
BRB 6,TMD !TEST RAM OUTPUT 06 (STRIP SYNC ON), IF YES BRANCH TO TMD
BRA 1,S/RDE !TEST FOR SURE TRUE, IF YES BRANCH TO S/RDE
TMD BRB 15,CLRRF !TEST MATCH DETECT, IF YES BRANCH TO CLRRF
S/C 7,2 !CLEAR RAM OUTPUT 06 (STRIP SYNC ON)
RAM 1,13,13 !WRITE NEW LINE STATE
BRB 10,RSERV !TEST FOR WRITE INHIBIT, IF YES BRANCH TO RSERV
S/RDE S/C 4,3 !SET RECEIVE DATA ENABLE
S/C 4,1 !SET SILO IN
S/C 4,2 !CLEAR RECEIVE DATA ENABLE AND DATA AVAILABLE (FLAG WAITING)
BRA 1,ILOOP !TEST FOR SURE TRUE, IF YES BRANCH TO ILOUP

```

!RECEIVE INTERRUPT RESPONSE SERVICE

```

000101001 0011000011000001
000101010 0001000000011111
000101011 0011000001100100
000101100 0101000000001110
000101101 0000000101100010

```

```

ISERV XFR ,14,1 !MOVE SILO OUT TO A REGISTER
ALU 37 !LET ALU RESULT = A REGISTER
XFR ,6,4 !MOVE ALU RESULT 08-11 TO RAM ADDRESS REGISTER 00-03
S/C 3,6 !CLEAR SCH08
BRA 1,CTEST !TEST FOR SURE TRUE, IF YES BRANCH TO CTEST

```

RESYNCHRONIZE (MASTER SCAN IS IN RAM AR, LINE STATE IS IN RAM OUTPUT)

00010110 001000000001011
00010111 0101000000100011
00011000 0101000000100001
00011001 0010000110111011
00011010 0111111000101110
00011011 0010000000001110
000110100 0101000010000100
000110101 0010000110111110
000110110 0111111000110011
000110111 0101000001000110
000111000 0101000000100001
000111001 0000000100000101

RSYNC RAM 0:0,13 /OBTAIN LINE STATE
S/C 5:3 /CLEAR RAM OUTPUT 00 (RECEIVER ACTIVE)
S/C 5:1 /CLEAR RAM OUTPUT 01 (RESYNCHRONIZE)
RAM 1:13,13 /WRITE NEW LINE STATE
BRB 10,RSYNC /TEST FOR WRITE INHIBIT, IF YES BRANCH BACK
PSI RAM 0:0,16 /OBTAIN LINE PROTOCOL
S/C 7:4 /SET RAM OUTPUT 07
RAM 1:13,16 /WRITE NEW LINE PROTOCOL
BRB 10,PSI /TEST FOR WRITE INHIBIT, IF YES BRANCH BACK
S/C 6:6 /SET RESYNC PULSE
S/C 4:1 /SET SILO IN
BRA 1:/ILOP2 /TEST FOR SURE TRUE, IF YES BRANCH TO ILOP2 (ILOOP +2)

/CLEAR TMARK

000111010 0101000001000001
000111011 0000000100001000

TMARK S/C 6:1 /CLEAR TMARK
BRA 1:/ILOP5 /TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP +5

/TEST FOR RESYNC FLAG (LINE NUMBER IN RAM AR, CHARACTER IN ALU RESULT)

000111100 000000000111110
000111101 0000000110000011
000111110 001000000001110
000111111 0101000010000000
01000000 0010000110111110
01000001 0111111000111110
01000010 0000000110000011

TFRF BRA 0:/CRAM7 /TEST BIT 15 OF ALU RESULT, IF YES BRANCH TO HERE +2
BRA 1:/DISC /TEST FOR SURE TRUE, IF YES BRANCH TO DISCARD RECEIVED CHARACTER
CRAM7 RAM 0:0,16 /OBTAIN LINE PROTOCOL
S/C 7:0 /CLEAR RAM OUTPUT 07 (RESYNC FLAG NOT FOUND)
RAM 1:13,16 /WRITE NEW LINE PROTOCOL
BRB 10,CRAM7 /TEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1:/DISC /TEST FOR SURE TRUE, IF YES BRANCH TO DISCARD RECEIVED CHARACTER

/RECEIVED CHARACTER SILO SERVICE

001000011 0000010100101001
001000100 0011000011000001
001000101 0001000000011111
001000110 0011000001100100
001000111 001000000001011
001001000 0111000110000011
001001001 001000000001110
001001010 0111011100111100
001001011 1000100010110001
001001100 011101101011010
001001101 0111010110100101
001001110 0010000000000101
001001111 0111110210001100
001010000 001000000001010
001010001 0111010101111110
001010010 0010000000001101
001010011 0011000010100010
001010100 0101000000010111
001010101 0011000011110001

SSERV BRA 5:/ISERV /TEST FOR SCROB (COULD HAVE SET BETWEEN 7 AND 9 INST OF ILOOP)
XFR 1:4,1 /MOVE SILO OUT TO A REGISTER
ALU 3/ /LET ALU RESULT = A REGISTER
XFR 0:4 /MOVE ALU RESULT 00-11 TO RAM ADDRESS REGISTER 00-03
RAM 0:0,13 /OBTAIN LINE STATE
BRB 1:/DISC /TEST RAM OUTPUT 01 (RESYNC), IF YES BRANCH TO DISCARD
RAM 0:0,16 /OBTAIN LINE PROTOCOL
BRB 7:/TFRF /TEST RAM OUTPUT 07, IF YES BRANCH TO TEST FOR RESYNC FLAG
BRA 10,POER /TEST BITS 13, 14 OF ALU RESULTS, IF YES BRANCH TO PARITY/OVERRUN
BRB 6:/TBC2 /TEST RAM OUTPUT 06, IF YES BRANCH TO THIS IS BCC 2
BRB 5:/TBC1 /TEST RAM OUTPUT 05, IF YES BRANCH TO THIS IS BCC 1
RAM 0:0,5 /OBTAIN RECEIVER BYTE COUNT
BRB 14,CRBC0 /TEST RAM OUTPUT 0-14=0, IF YES BRANCH TO CHARACTER RECEIVED WHILE
RAM 0:0,12 /OBTAIN TRANSMITTER OLE/LINE PROTOCOL 17
BRB 5:/DDCMR /TEST RAM OUTPUT 05, IF YES BRANCH TO DDCMP REC V
RAM 0:0,15 /OBTAIN RECEIVER MODE BITS
ZETA XFR 1:12,2 /MOVE RAM OUTPUT DATA TRANSLATED 0-2/8-10 TO B REGISTER
S/C 4:7 /CLEAR ALU RESULT UPPER BYTE
XFR 1:17,1 /MOVE ALU RESULT TO A REGISTER

001010110 0010000000010110
001010111 001000011110010
001011000 0010000000010001
001011001 0011000010110001
001011010 0001000000010110
001011011 0011000011110011
001011100 0100000000000100
001011101 0111100101011101
001011110 0000011011011010
001011111 0111101011010111
001100000 0010000000001111
001100001 0010000110011111

ALU 20 /LET ALU RESULTS = A PLUS B
XFR 1:17,2 /MOVE ALU RESULTS TO B REGISTER
RAM 0:0,11 /OBTAIN RECEIVER CONTROL TABLE BASE ADDRESS
XFR 1:13,1 /MOVE RAM OUTPUT DATA TO A REGISTER (BASE ADDRESS)
ALU 20 /LET ALU RESULTS = A PLUS B (EFFECTIVE ADDRESS)
XFR 1:17,3 /MOVE ALU RESULTS TO NPR ADDRESS REGISTER
NPR /DO NPR TO GET CONTROL BYTE
RBUS1 BRB 11,RBUS1 /TEST REQUEST BUS, IF YES, BRANCH TO HERE
BRA 6:/RNXM /TEST NXM, IF YES, BRANCH TO RECEIVER NXM / CONTROL BYTE
BRB 14,RMPEC /TEST MEM PAR ERR, IF YES, BRANCH TO RECEIVER MPE/CONTROL BYTE
RAM 0:0,17 /OBTAIN CONTROL BYTE STORAGE REGISTER (TO CLEAR INTERLOCK)
RAM 1:11,17 /MOVE DATA REGISTER TO RAM AND WRITE CONTROL BYTE STORAGE REGISTER

/CONTROL BYTE TESTS BEGIN (CHARACTER IS IN SILO OUT, CONTROL BYTE IS IN RAM 17)

001100010 0010000000011111
001100011 0011000010110010
001100100 0001000000000101
001100101 0010000101111101
001100110 1000101010101011
001100111 0000011001001101
001101000 00000110110000101

CTEST RAM 0:0,17 /OBTAIN CONTROL BYTE STORAGE REGISTER
XFR 1:13,2 /MOVE RAM OUTPUT TO B REGISTER
ALU 5 /LET ALU RESULT = B REGISTER
RAM 1:7,15 /MOVE ALU RESULTS TRANSLATED 5-7/0-2 TO RAM (AND WRITE NEW MODE BITS)
BRA 14,CBINT /TEST BIT 0 OF ALU RESULT, IF YES BRANCH TO CONTROL BYTE INTERRUPT
BRA 14,EBCC /TEST BIT 02 OF ALU RESULT, IF YES BRANCH TO SET EXPECT BCC 1 NEXT
EPSIL BRA 15,RBCC /TEST BIT 03 OF ALU RESULT, IF YES, BRANCH TO CALCULATE REC V B

/RETURN FROM REC V BCC (CONTROL BYTE IS STILL IN ALU RESULT)

001101001 0000111010000011
001101010 0010000000000100
001101011 0011001110110011
001101100 0011000011000101
001101101 0100000000000000
001101110 0111100101101110
001101111 0000011011100000
001110000 0010000000000101
001110001 0011000010110001
001110010 0001000000111111
001110011 0010000111110101
001110100 0111111001110000
001110101 0010000000000100
001110110 0011000010110001
001110111 0001000000111111
001111000 0010000111110100
001111001 0111111001110101
001111010 0010000000000101
001111011 0111110010001111
001111100 0101000000010000
001111101 0000000110000000

RBCC BRA 10,DISC /TEST BIT 4 OF ALU RESULT, IF YES, BRANCH TO (BIT 4 SET = DISC)
RAM 0:0,4 /OBTAIN RECEIVER CURRENT ADDRESS
XFR 0:13,3 /MOVE RAM OUTPUT TO NPR ADDRESS REGISTER
XFR 1:14,5 /MOVE SILO OUT TO DATA REGISTER (FOR USE IF NEXT CHARACTER WILL HAVE)
NPR /DO NPR TO STORE RECEIVED CHARACTER
RBUS2 BRB 11,RBUS2 /TEST REQUEST BUS, IF YES, BRANCH TO HERE
BRA 6:/RNXM /TEST NXM, IF YES, BRANCH TO RECEIVER NXM
ORBC RAM 0:0,5 /OBTAIN RECEIVER BYTE COUNT
XFR 1:13,1 /MOVE RAM OUTPUT TO REGISTER A
ALU 7 /LET ALU RESULTS = A+1
RAM 1:17,5 /MOVE ALU RESULTS TO RAM INPUT (AND WRITE NEW BYTE COUNT)
BRB 10,ORBC /TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
ORC- RAM 0:0,4 /OBTAIN RECEIVER CURRENT ADDRESS
XFR 1:13,1 /MOVE RAM OUTPUT DATA TO REGISTER A
ALU 7 /LET ALU RESULTS = A+1
RAM 1:17,4 /MOVE ALU RESULTS TO RAM INPUT (AND WRITE NEW ADDRESS)
BRB 10,ORCA /TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
RAM 0:0,5 /OBTAIN RECEIVER BYTE COUNT
BRB 14,NBCC /TEST RAM OUTPUT 0-14=0, IF YES, BRANCH TO NEXT CHARACTER WILL HAVE
S/C 4:0 /SET SILO OUT
BRA 1:/ILOOP /TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

/DDCMP RECEPTION

001111110 0010000000011001
001111111 0111110010000001
010000000 0000000101010011
010000001 0001000000001100
010000010 0000000110000101

DDCMR RAM 0:0,15 /OBTAIN RECEIVER MODE BITS
BRB 14,DDCMP /TEST RAM OUTPUT 0-14=0, IF YES BRANCH TO DDCM2
BRA 1:/ZETA /TEST FOR SURE TRUE, IF YES BRANCH TO ZETA
ALU 14 /LET ALU RESULT = 0
BRA 1:/RBCC /TEST FOR SURE TRUE, IF YES BRANCH TO CALCULATE REC V BCC

DISCARD RECEIVED CHARACTER

010000011 010100000010000
010000100 0000000100000000

DISC S/C 4:0 ISET SILO OUT
BRA 1:ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

CALCULATE RECV BCC (ASSUME RECEIVED CHARACTER IN SILO OUT)

010000101 0011000011000001
010000110 0010000000000111
010000111 0011000010110010
010000100 0010000000001010
010000101 0110000000000000
010000101 0010000111001111
010000101 0000000101101001

RBCC XFR 14:1 I MOVE SILO OUT REGISTER TO A REGISTER
RAM 0:0,7 I OBTAIN RECV BCC CALCULATED TO DATE
XFR 13:2 I MOVE RAM OUTPUT DATA TO B REGISTER
RAM 0:0,12 I OBTAIN TRANSMITTER DLE/LINE PROTOCOL II
BCC I PERFORM SPECIFIED BCC CALCULATION
RAM 1:16,7 I MOVE BCC TO RAM INPUT AND WRITE NEW RECEIVER BCC
BRA 1:RBCC I TEST FOR SURE TRUE, IF YES, BRANCH TO RETURN FROM RECV BCC

CHARACTER RECEIVED WHILE RECV BC=0

010001100 0011000011000110
010001101 0101000000001000
010001110 1000000110110010

CRBCO XFR 14:6 I MOVE SILO OUT REGISTER TO RICR
S/C 3:0 ISET RICR 15 (TO INDICATE RECEPTION WHILE BC=0)
BRA 1:CNACB ITEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL BY

NEXT CHARACTER WILL HAVE BC=0 (SILO OUT HAS BEEN SET, RECEIVER BYTE COUNT IS 1)

010001111 0011000011010110
010010000 0101000000001001
010010001 0111111110010011
010010010 1000000110110010

NBCO XFR 15:6 I MOVE NPR DATA REGISTER TO RICR
S/C 3:1 ISET RICR 14 (TO INDICATE RECEPTION OF NEXT CHARACTER WILL BE BC=0)
BRB 13:MCBCX ITEST RAM OUTPUT 15, IF TRUE BRANCH TO MODE CHANGE / BCC EXPECT
BRA 1:CNACB ITEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL B

MODE CHANGE AND BCC EXPECT

010010011 0010000000001011
010010100 0011000010110010
010010101 0011000010000010
010010110 0001000000000101
010010111 0010000101111101
010011000 0010000111111111
010011001 0000110010100000
010011010 1000000110110010

MCBCX RAM 0:0,13 I OBTAIN LINE STATE
XFR 13:2 I MOVE RAM OUTPUT TO B REGISTER
XFR 10:2 I MOVE B REGISTER 0-15 TO B REGISTER 0-7
ALU 5 I LET ALU RESULT = B REGISTER
RAM 1:7,15 I MOVE ALU RESULTS TRANSLATED TO RAM AND WRITE NEW RECV MODE BITS
RAM 1:17,17 I WRITE CONTROL BYTE STORAGE FROM ALU RESULT
BRA 14:EBCN ITEST ALU RESULT 02, IF YES BRANCH TO EXPECT BCC NEXT BECAUSE OF BC
BRA 1:CNACB ITEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL BY

EXPECT BCC NEXT BECAUSE OF CONTROL BYTE

010011011 0010000000001110
010011100 0101000010000101
010011101 0010000110111110
010011110 0111111010011011
010011111 0000000101101000

EBCC RAM 0:0,16 I OBTAIN LINE PROTOCOL
S/C 7:5 ISET RAM OUTPUT 05 (EXPECT BCC 1 NEXT)
RAM 1:13,16 I WRITE LINE PROTOCOL FROM RAM OUTPUT
BRB 10:EBCC ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1:EPSIL ITEST FOR SURE TRUE, IF YES BRANCH TO EPSIL

EXPECT BCC NEXT BECAUSE OF BC = 0

010100000 0010000000001110
010100001 0101000010000101
010100010 0010000110111110
010100011 0111111010100000

EBCN RAM 0:0,16 I OBTAIN LINE PROTOCOL
S/C 7:5 ISET RAM OUTPUT 05 (EXPECT BCC1 NEXT)
RAM 1:13,16 I WRITE LINE PROTOCOL FROM RAM OUTPUT
BRB 10:EBCN ITEST FOR WRITE INHIBIT, IF YES BRANCH TO EBCN

010100100 0100000110000011

BRA 1:DISC ITEST FOR SURE TRUE, IF YES BRANCH TO DISCARD

THIS IS BCC 1

010100101 0010000000001110
010100110 0101000010000001
010100111 0101000010000110
010100100 0010000110111110
010100101 0111111010100101
010100101 0011000011000001
010100101 0010000000000111
010100101 0011000010110010
010100101 0010000000001010
010100110 0110000000000000
010100111 0010000111001111
010100000 0010000000001010
010100001 01110001110111000
010100010 01110100101110000
010100011 0010000000001110
010100100 0101000010000010
010100101 0010000110111110
010100110 0111111010110011
010100111 0000000110001000
010110000 0101000000100000
010110001 0000000100000000

TBC1 RAM 0:0,16 I OBTAIN LINE PROTOCOL
S/C 7:1 I CLEAR RAM OUTPUT 05 (EXPECT BCC 1 NEXT)
S/C 7:6 ISET RAM OUTPUT 00 (EXPECT BCC 2 NEXT)
RAM 1:13,16 I WRITE LINE PROTOCOL FROM RAM
BRB 10:TBC1 ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
XFR 14:1 I MOVE SILO OUT REGISTER TO A REGISTER
RAM 0:0,7 I OBTAIN RECV BCC CALCULATED TO DATE
XFR 13:2 I MOVE RAM OUTPUT DATA TO B REGISTER
RAM 0:0,12 I OBTAIN TRANSMITTER DLE/LINE PROTOCOL II
BCC I PERFORM SPECIFIED BCC CALCULATION
RAM 1:16,7 I MOVE BCC TO RAM INPUT AND WRITE NEW RECEIVER BCC
RAM 0:0,12 I OBTAIN TRANSMITTER DLE/LINE PROTOCOL II (TO LOOK FOR LRC)
BRB 3:TBC1X ITEST RAM OUTPUT 03
BRB 4:TBC1X ITEST RAM OUTPUT 04
MRTMA RAM 0:0,16 I OBTAIN LINE PROTOCOL
S/C 7:2 I CLEAR RAM OUTPUT 06 (EXPECT BCC2 NEXT)
RAM 1:13,16 I WRITE LINE PROTOCOL
BRB 10:MRTMA ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
TBC1X IBCCKX ITEST FOR SURE TRUE, IF YES BRANCH TO BCC CHECK COMPLETE
S/C 4:0 ISET SILO OUT
BRA 1:ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

THIS IS BCC 2

01011010 0010000000001110
01011011 0101000010000010
01011100 0010000110111110
01011101 0111111010111010
01011110 0011000011000001
01011111 0010000000000111
011000000 0011000010110010
011000001 0010000000000000
011000010 0110000000000000
011000011 0010000111100111
011000100 0001000000001100
011000101 0101000000010111
011000110 0011000011100001
011000111 0011000011000010
011000000 0001000000001101
011000001 0011000011100010
011000010 0011000011100010
011000011 0001000000001111
011000100 0101000000001011
011000101 0011000011100001
011000110 0001000000001110
011000000 0001000000001110
011000001 0011000011100001
011000010 0011000011100010
011000011 0011000011100010
011000000 0101000000001101
011000001 0101000000001101
011000010 0101000000001001
011000011 1000000110110010

TBC2 RAM 0:0,16 I OBTAIN LINE PROTOCOL
S/C 7:2 I CLEAR RAM OUTPUT 06
RAM 1:13,16 I WRITE LINE PROTOCOL
BRB 10:TBC2 ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
XFR 14:1 I MOVE SILO OUT REGISTER TO A REGISTER
RAM 0:0,7 I OBTAIN RECV BCC CALCULATED TO DATE
XFR 13:2 I MOVE RAM OUTPUT DATA TO B REGISTER
RAM 0:0,12 I OBTAIN TRANSMITTER DLE/LINE PROTOCOL II
BCC I PERFORM SPECIFIED BCC CALCULATION
RAM 1:16,7 I MOVE BCC TO RAM INPUT AND WRITE NEW RECEIVER BCC
ALU 34 I LET ALU RESULT = MINUS 1
S/C 4:7 I CLEAR ALU RESULT UPPER BYTE
XFR 17:1 I MOVE ALU RESULT TO A REGISTER
XFR 14:2 I MOVE SILO OUT TO B REGISTER
ALU 15 I LET ALU RESULT = AND OF A COMPLEMENT AND B
XFR 17:2 I MOVE ALU RESULT TO B REGISTER
XFR 16:1 I MOVE BCC TO A REGISTER
ALU 37 I LET ALU RESULT = A
S/C 4:7 I CLEAR ALU RESULT UPPER BYTE
XFR 17:1 I MOVE ALU RESULT TO A REGISTER
ALU 30 I LET ALU RESULT = A OR B
XFR 17:1 I MOVE ALU RESULT TO A REGISTER
XFR 16:2 I MOVE BCC TO B REGISTER
XFR 10:2 I MOVE B REGISTER 0-15 TO B REGISTER 0-7 (UPPER BYTE OF BCC)
ALU 30 I LET ALU RESULT = A OR B
XFR 17:6 I MOVE ALU RESULT TO RICR REGISTER
S/C 3:5 ISET RICR 12
S/C 3:1 ISET RICR 14
BRA 1:CNACB ITEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL BY

01101011 0011000011000110  
01101100 0101000000001100  
01101100 000000011011011

RMPEC XFR ,14,6 /MOVE SILO OUT TO RICR REGISTER  
S/C 3,4 /SET RICR 13  
BRA 1,GAMMA /TEST FOR SURE TRUE, IF YES BRANCH TO RECEIVER NXM / CONTROL BYTE \*

/RECEIVER NXM / CONTROL BYTE

01101101 0011000011000110  
01101101 0101000000001101  
01101100 0101000000001001  
01101101 0101000000001000  
01101110 0101000000001111  
01101111 1000000110110010

RNXMC XFR ,14,6 /MOVE SILO OUT TO RICR REGISTER  
GAMMA S/C 3,5 /SET RICR 12  
BETA S/C 3,1 /SET RICR 14  
S/C 3,0 /SET RICR 15  
S/C 3,7 /CLEAR NXM  
BRA 1,CNACB /TEST FOR SURE TRUE, IF YES BRANCH TO CREATE NULL ACTION CONTROL BY

/RECEIVER NXM (WE GOT HERE FROM RECEIVED CHARACTER SILO SERVICE)

01110000 0011000011000110  
01110001 000000011011100

RNXM XFR ,14,6 /MOVE SILO OUT TO RICR REGISTER  
BRA 1,BETA /TEST FOR SURE TRUE, IF YES BRANCH TO RECEIVER NXM / CONTROL BYTE \*

/NPR SILO OVERFLOW

01110010 0101000000001010  
01110011 0000000100000000

NPRSD S/C 3,2 /SET SCR 10 INDICATING NPR SILO OVERFLOW  
BRA 1,ILOOP /TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

/TRANSMIT SERVICE

/CHECK FOR BCC TRANSMISSION

01110010 0010000000001110  
01110010 0011000010110001  
01110010 0001000000001111  
01110011 1000101010010110  
01110100 1000101110100010  
01110100 000001111100010

TSERV RAM 0,0,16 /OBTAIN LINE PROTOCOL  
XFR ,13,1 /MOVE RAM OUTPUT DATA TO A REGISTER  
ALU 3 /LET ALU RESULT=A REGISTER  
BRA 12,SBC1 /TEST BIT 0 OF ALU RESULT, IF YES BRANCH TO SEND BCC 1  
BRA 13,SBC2 /TEST BIT 1 OF ALU RESULT, IF YES BRANCH TO SEND BCC 2  
BRA 7,NPRSD /TEST FOR NPR SILO NOT AVAILABLE, IF YES, BRANCH TO NPR SILO OVERFLOW

/PRINCIPAL/ALTERNATE SELECTION

01110101 0010000000001011  
01110101 0111001011011011  
01110100 1000000101100100  
01110101 011101111110010  
01110110 0010000000000001  
01110111 1111100010000000  
01110000 0010000000000000  
01110001 0000000111101011

RAM 0,0,13 /OBTAIN LINE STATE  
BRB 2,SIGMA /TEST BIT 02 OF RAM, IF YES, BRANCH TO HERE +2 (TESTING TRANSMIT LOG  
BRA 1,TYPE /TEST FOR SURE TRUE, IF YES BRANCH TO SELECT TYPE OF IDLING  
SIGMA BRB 7,USCA /TEST RAM OUTPUT 07, IF YES BRANCH TO USE ALTERNATE CA  
RAM 0,0,1 /OBTAIN PRINCIPAL BC (GE TEST)  
BRB 14,XPBC0 /TEST RAM OUTPUT 0-14=0, IF YES BRANCH TO XMIT PBC0  
RAM 0,0,0 /OBTAIN PRINCIPAL CURRENT ADDRESS  
BRA 1,0XC6 /TEST FOR SURE TRUE, IF YES BRANCH TO OBTAIN XMIT CONTROL BYTE

/USE ALTERNATE CA

01110010 0010000000000011  
01110011 1111100010100000  
01110100 0010000000000010

USCA RAM 0,0,3 /OBTAIN ALTERNATE BC. (GE TEST)  
BRB 14,XSBC0 /TEST RAM OUTPUT 0-14=0, IF YES BRANCH TO XMIT SBC0  
RAM 0,0,2 /OBTAIN ALTERNATE CURRENT ADDRESS  
/OBTAIN XMIT CONTROL BYTE

01110101 0010000010110011  
01110110 0000000000000000  
01110111 0111000111101111  
01111000 1000011000110001  
01111001 1111010000110001  
01111010 0011000010010001  
01111011 0001000000011111  
01111100 0011000011110101  
01111101 0010000000001010  
01111110 1111011010001100  
01111111 0010000000001100  
10000000 0011000010100010  
10000001 0001000000001010  
10000010 0011000011110010  
10000011 0210000000001000  
10000100 0011000010110001  
10000101 0001000000001010  
10000110 0011000011110011  
10000111 0100000000000000  
10000100 1111100100001000  
10000101 1000011000110001  
10000101 1111010000110001  
10000101 0011000010010010  
10000110 0001000000001011  
10000110 100010110110011

0XC6 XFR 1,13,3 /MOVE DATA FROM RAM OUTPUT TO NPR ADDRESS REGISTER  
NPR /OOP NPR TO GET CHARACTER  
RBU33 BRB 11,RBU33 /TEST REQUEST BUS, IF YES, BRANCH TO HERE  
BRA 6,TNXMC /TEST NXM, IF YES, BRANCH TO TRANSMIT NXM/CHARACTER  
BRB 12,THPEC /TEST MEM PAR ERR, IF YES, BRANCH TO TRANSMIT MPE/CHARACTER  
XFR ,11,1 /MOVE DATA FROM CUC/DATI REGISTER TO A REGISTER  
ALU 3 /LET ALU RESULT = A REGISTER  
XFR ,17,5 /MOVE DATA FROM ALU RESULT TO DATO REGISTER (FOR BCC AND TRANSMITTER  
RAM 0,0,12 /OBTAIN TRANSMITTER DLE/LINE PROTOCOL II  
BRB 6,DDCMX /TEST RAM OUTPUT 06, IF YES BRANCH TO DDCMP XMIT (CALCULATE BCC)  
PI RAM 0,0,14 /OBTAIN MODE BITS  
XFR ,12,2 /MOVE RAM OUTPUT DATA TRANSLATED 0-2/0-10 TO B REGISTER  
ALU 20 /LET ALU RESULTS = A PLUS B  
XFR ,17,2 /MOVE ALU RESULTS TO B REGISTER  
RAM 0,0,10 /OBTAIN CONTROL TABLE BASE ADDRESS  
XFR ,13,1 /MOVE RAM OUTPUT TO A REGISTER  
ALU 20 /LET ALU RESULT = A PLUS B ((CHAR+MODE)+BASE ADDR)  
XFR 1,17,3 /MOVE ALU RESULTS TO NPR ADDRESS REGISTER  
NPR /OOP NPR TO GET CONTROL BYTE  
RBU34 BRB 11,RBU34 /TEST REQUEST BUS, IF YES, BRANCH TO HERE  
BRA 6,TNXMC /TEST NXM, IF YES, BRANCH TO TRANSMIT NXM/CONTROL BYTE  
BRB 12,THPEC /TEST MEM PAR ERR, IF YES, BRANCH TO TRANSMIT MPE/CONTROL BYTE  
XFR ,11,2 /MOVE DATI REGISTER TO B REGISTER  
ALU 5 /LET ALU RESULT = B REGISTER  
BRA 13,SDLE /TEST BIT 1 OF ALU RESULT, IF YES BRANCH TO SEND DLE FIRST.

/RETURN FROM DLE SENDING

10000110 0010000101111100  
10000111 1000110010000010

RDL RAM 1,7,14 /MOVE ALU RESULT TRANSLATED 5-7/0-2 TO RAM (AND WRITE NEW MODE B  
BRA 14,SSBN /TEST BIT 2 OF ALU RESULT, IF YES BRANCH TO SET SEND BCC NEXT

/RETURN FROM SSBCCNXT

10001000 1000110110001111

RSSBN BRA 13,XBCC /TEST BIT 3 OF ALU RESULT, IF YES BRANCH TO CALCULATE TRANS BC

/RETURN FROM XMIT BCC

10001001 111100001101001  
10001010 0011000011010000  
10001011 0010000000001011  
10001010 1111011001000011

RXBCC BRB 10,SDLE /TEST FOR DDA FLAG, IF YES BRANCH TO SENT IDLE  
ALPHA XFR ,15,0 /MOVE DATO REGISTER TO TRANSMITTED DATA BUS  
RAM 0,0,13 /OBTAIN LINE STATE  
BRB 7,USBC /TEST BIT 7 OF RAM OUTPUT, IF YES BRANCH TO USE ALTERNATE BC

/USE PRINCIPAL BC

10001010 0010000000000001  
10001010 1111100010000000  
10001011 0011000010110001  
10001100 0001000000111111  
10001100 0010000011110001  
10001101 111111000010101  
10001101 0010000000000000  
10001100 0011000010110001  
10001101 0001000000001011  
10001110 0001000000111111  
10001110 0010000111110000

UPBC RAM 0,0,1 /OBTAIN PRINCIPAL BYTE COUNT  
BRB 14,XPBC0 /TEST RAM 0-14=0  
XFR ,13,1 /MOVE RAM OUTPUT TO A REGISTER  
ALU 7 /LET ALU RESULTS = A PLUS 1  
RAM 1,17,1 /MOVE ALU RESULT TO RAM INPUT AND WRITE NEW PRINCIPAL BYTE COUNT  
BRB 10,UPBC /TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4  
OPCA RAM 0,0,0 /OBTAIN PRINCIPAL CURRENT ADDRESS  
XFR ,13,1 /MOVE RAM OUTPUT TO A REGISTER  
ALU 7 /LET ALU RESULT = A PLUS 1  
RAM 1,17,0 /MOVE ALU RESULT TO RAM INPUT AND WRITE NEW PRINCIPAL CURRENT ADDRESS

10001111 111111000011011
10010000 0010000030000001
10010001 1111100010000000
10010010 0000000100000000

BRB 10,OPCA TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
RAM 0,0,1 OBTAIN PRINCIPAL BYTE COUNT
BRB 14,XPBCO TEST RAM 0-14-0, IF YES, BRANCH TO XMIT PBCO
BRA 1,ILOOP TEST FOR SURE TRUE AND BRANCH TO IDLE LOOP

USE ALTERNATE BC

10010011 001000000000011
10010010 111110001010000
100100101 0011000010110001
100100110 0001000000111111
100100111 0010000111100011
100101000 111111000100011
100101001 001000000000010
100101010 0011000010110001
100101011 0001000000111111
100101100 0010000111110010
100101101 111111000101001
100101110 001000000000011
100101111 1111110001010000
100110000 0000000100000000

USBC RAM 0,0,3 OBTAIN ALTERNATE BYTE COUNT
BRB 14,XSBCO TEST RAM 0-14-0
XFR 13,1 MOVE RAM OUTPUT TO A REGISTER
ALU 77 FLET ALU RESULTS = A PLUS 1
RAM 1,17,3 MOVE ALU RESULT TO RAM INPUT AND WRITE NEW ALTERNATE BYTE COUNT
OSCA BRB 10,USBC TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
RAM 0,0,2 OBTAIN ALTERNATE CURRENT ADDRESS
XFR 13,1 MOVE RAM OUTPUT TO A REGISTER
ALU 77 FLET ALU RESULT = A PLUS 1
RAM 1,17,2 MOVE ALU RESULT TO RAM INPUT AND WRITE NEW ALTERNATE CURRENT ADDRESS
BRB 10,OSCA TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
RAM 0,0,3 OBTAIN ALTERNATE BYTE COUNT
BRB 14,XSBCO TEST RAM 0-14-0, IF YES, BRANCH TO XMIT SBCO
BRA 1,ILOOP TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

TRANSMIT NXM/CHARACTER (CURRENT ADDRESS REGISTER ADDRESS IS IN RAM AR)

TRANSMIT NXM/CONTROL BYTE (CONTROL TABLE BASE ADDRESS REGISTER ADDRESS IS IN R

100110001 0011000000000111
100110010 0010000000001011
100110011 0101000010000111
100110100 0101000000001111
100110101 0101000000100010
100110110 0010000110111011
100110111 111111000110010
100110000 0000000100000000

TNXC XFR 0,7 MOVE TO NPR STATUS REPORT REG.
IOTA RAM 0,0,13 OBTAIN LINE STATE
S/C 7,7 SET RAM 05 (TRANSMITTER NXM)
S/C 3,7 CLEAR NXM
S/C 5,2 CLEAR RAM 02 (TRANSMITTER GO)
RAM 1,13,13 WRITE NEW LINE STATE
BRB 10,IOTA TEST FOR WRITE INHIBIT, IF YES BRANCH TO IOTA
BRA 1,ILOOP TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

TRANSMIT MPE/CHARACTER (CURRENT ADDRESS REGISTER ADDRESS IS IN RAM AR)

TRANSMIT MPE/CONTROL BYTE (CONTROL TABLE BASE ADDRESS REGISTER ADDRESS IS IN R

100111001 0011000000000111
100111010 0010000000001011
100111011 0101000010000101
100111100 0101000000100010
100111101 0010000110111011
100111110 111111000111010
100111111 0000000100000000

TMPEC XFR 0,7 MOV. TO NPR STATUS REPORT REG.
OMEGA RAM 0,0,13 OBTAIN LINE STATE
S/C 7,5 SET RAM 05 (TRANSMIT MPE)
S/C 5,2 CLEAR RAM 02 (TRANSMITTER GO)
RAM 1,13,13 WRITE NEW LINE STATE
BRB 10,OMEGA TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -4
BRA 1,ILOOP TEST FOR SURE TRUE, IF YES, BRANCH TO IDLE LOOP

XMIT PBCO

101000000 0010000000001011
101000001 0101000010000100
101000010 0010000110111011
101000011 1111110001000000

XPBCO RAM 0,0,13 OBTAIN LINE STATE
S/C 7,4 SET RAM OUTPUT BIT 7 (GO TO ALTERNATE)
RAM 1,13,13 MOVE RAM OUTPUT TO RAM (AND WRITE NEW LINE STATE)
BRB 10,XPBCO TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -3

101000100 0010000000000001
101000101 0010000000000111
101000110 1111011010010000
101000111 1000000101010111
101001000 0010000100000001
101001001 0010000000000110
101001010 0011000010110010
101001011 0011000010000010
101001100 0001000000000101
101001101 0010000101111100
101001110 10001100010000111
101001111 1000000101010111

RAM 0,0,1 OBTAIN PRINCIPAL BYTE COUNT
XFR 0,7 MAKE NPR SILO ENTRY
BRB 13,PEO TEST RAM OUTPUT BIT 15, IF YES BRANCH TO HERE +2
BRA 1,CBCO TEST FOR SURE TRUE, IF YES BRANCH TO CHECK FOR BOTH BC=0
OTMB RAM 1,0,1 ZERO PRINCIPAL BYTE COUNT
RAM 0,0,16 OBTAIN LINE PROTOCOL
XFR 13,2 MOVE RAM OUTPUT TO REGISTER B
XFR 10,2 MOVE REGISTER 08-15 TO REGISTER B 0-7
ALU 5 FLET ALU RESULT = B
RAM 1,7,14 MOVE ALU RESULTS TRANSLATED TO RAM AND WRITE NEW MODE BITS
BRA 14,BC0SB TEST ALU RESULT 02, IF YES BRANCH TO BC0 SEND MCC
BRA 1,CBCO TEST FOR SURE TRUE, IF YES BRANCH TO CHECK FOR BOTH BC=0

XMIT SBCO

10100030 0010000000001011
101000001 0101000010000000
10100010 010000110111011
10100011 1111110010100000
10100100 0010000000000111
10100101 0011000000000111
10100110 1111011010111011

XSBCO RAM 0,0,13 OBTAIN LINE STATE
S/C 7,0 CLEAR RAM OUTPUT BIT 7 (GO TO PRINCIPAL)
RAM 1,13,13 MOVE RAM OUTPUT TO RAM (AND WRITE NEW LINE STATE)
BRB 10,XSBCO TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -3
RAM 0,0,3 OBTAIN ALTERNATE BYTE COUNT
XFR 0,7 MAKE NPR SILO ENTRY
BRB 13,ESS TEST RAM OUTPUT 15, IF YES, BRANCH TO CLEAR ALTERNATE BYTE COUNT

CHECK FOR BOTH BC=0

10100111 0010000000000001
10101000 1111110001011010
10101001 0000000100000000
10101010 0010000000000111
10101011 1111110001011111
10101100 0000000100000000

CBCO RAM 0,0,1 OBTAIN PRINCIPAL BYTE COUNT
BRB 14,DELTA TEST RAM OUTPUT 0-14-0, IF YES, BRANCH TO HERE +2
BRA 1,ILOOP TEST FOR SURE TRUE, IF YES, BRANCH TO IDLE LOOP
DELTA RAM 0,0,3 OBTAIN ALTERNATE BYTE COUNT
BRB 14,C/GO TEST RAM OUTPUT 0-14-0, IF YES, BRANCH TO CLEAR GO
BRA 1,ILOOP TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

CLEAR ALTERNATE BYTE COUNT

10101101 0010000100000011
10101110 1000000101001001

ESS RAM 1,0,3 ZERO ALTERNATE BYTE COUNT
BRA 1,OTMB TEST FOR SURE TRUE, BRANCH TO OTMB

CLEAR GO

10101111 0010000000001011
10110000 0101000000100010
10110001 0010000110111011
10110010 1111110010111111
10110011 0000000100000000

C/GO RAM 0,0,13 OBTAIN LINE STATE
S/C 5,2 CLEAR RAM 02 (TRANSMITTER GO)
RAM 1,13,13 WRITE NEW LINE STATE
BRB 10,C/GO TEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -3
BRA 1,ILOOP TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

SELECT TYPE OF IDLE

10110010 0010000000001010
101100101 1111000001100111
101100110 0000000100000000
101100111 01010000100010101
101101000 0000000100000000

ITYPE RAM 0,0,12 OBTAIN TRANSMITTER DLE/PROTOCOL II
BRB 0,BC0C TEST RAM OUTPUT 00, IF YES BRANCH TO BC0CG
BRA 1,ILOOP TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
BC0CG S/C 6,5 SET THARK
BRA 1,ILOOP TEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

SENT IDLE (LINE STATE IS IN RAM OUTPUT)

101101001 0010000000001011

SIDLE RAM 0,0,13 OBTAIN LINE STATE

101101010 0101000000100100
101101011 0010000011011011
101101100 111111001101001
101101101 1000000100010010

S/C 5,4 ISET RAM 03 (TRANSMITTER UNDERRUN)
RAM 1,13,13 IMOVE RAM OUTPUT TO RAM (AND WRITE NEW LINE STATE)
BRB 10,SIDLE ITEST FOR WRITE INHIBIT, IF YES BRANCH TO HERE -3
BRA 1,ALPHA ITEST FOR SURE TRUE, IF YES, BRANCH TO RETURN FROM XMIT BCC +3

ISENT IDLE/DLE

101101110 0010000000001011
101101111 0101000000100100
101110000 0010000011011011
101110001 111111001101110
101110010 100000010111011

MU RAM 0,0,13 IObtain LINE STATE
S/C 5,4 ISET 03 (UNDERRUN)
RAM 1,13,13 IWRITE LINE STATE
BRB 10,MU ITEST FOR INHIBIT
BRA 1,NU IGO BACK TO SEND IDLE

ISEND DLE FIRST

(WE GOT HERE FROM TRANSMIT SERVICE. THE CONTROL BYTE IS IN ALU RESULT AND B REGISTER. MASTER SCAN POSITION IS IN RAM ADDRESS REGISTER 0-3).

101110011 0010000000001110
101110100 1111001001111101
101110101 0101000000100110
101110110 0010000110111110
101110111 111111001100110011
101111000 0010000000001010
101111001 0011000010110010
101111010 1111100001101110
101111011 0011000010000000
101111100 0000000100000000

SDLE RAM 0,0,16 IObtain LINE PROTOCOL
BRB 2,CRAM2 ITEST RAM OUTPUT 02, IF YES BRANCH TO CLEAR RAM 02
S/C 5,6 ISET RAM 02
RAM 1,13,16 IMOVE RAM OUTPUT TO RAM INPUT AND WRITE NEW LINE PROTOCOL
BRB 10,SDLE ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
RAM 0,0,12 IObtain TRANSMITTER DLE / LINE PROTOCOL II
XFR 13,2 IMOVE RAM OUTPUT TO REGISTER B
BRB 10,MU ITEST FOR DLA FLAG, IF YES BRANCH TO SENT IDLE/DLE
NU XFR 10,0 IMOVE REGISTER B 15-8 TRANSMITTED DATA BUS
BRA 1,ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

ICLEAR RAM 02 (RAM 02 IS DLE SENDING IN PROGRESS)

101111101 0010000000001110
101111110 0101000000100010
101111111 0010000110111110
110000000 1111110011111101
110000001 1000000100001110

CRAH2 RAM 0,0,16 IObtain LINE PROTOCOL
S/C 5,2 ICLEAR RAM OUTPUT 02
RAM 1,13,16 IMOVE RAM OUTPUT TO RAM INPUT DATA AND WRITE NEW LINE PROTOCOL
BRB 10,CRAH2 ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1,ROLE ITEST FOR SURE TRUE, IF YES BRANCH TO RETURN FROM DLE SENDING

ISET SEND BCC NEXT

110000010 0010000000001110
110000011 0101000000100111
110000100 0010000110111110
110000101 111111010000010
110000110 1000000100010000

SSBN RAM 0,0,16 IObtain LINE PROTOCOL
S/C 5,7 ISET RAM OUTPUT BIT 0
RAM 1,13,16 IMOVE RAM OUTPUT TO RAM INPUT AND WRITE NEW LINE PROTOCOL
BRB 10,SSBN ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1,RSBN ITEST FOR SURE TRUE, IF YES BRANCH TO RETURN FROM SSBCCNEXT

ICB0 SEND BCC

110000111 0010000000001110
110001000 0101000000100111
110001001 0010000110111110
110001010 1111110100000111
110001011 1000000101010111

BC0B0 RAM 0,0,16 IObtain LINE PROTOCOL
S/C 5,7 ISET RAM OUTPUT BIT 0
RAM 1,13,16 IMOVE RAM OUTPUT TO RAM INPUT AND WRITE NEW LINE PROTOCOL
BRB 10,BC0B0 ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1,CB0 ITEST FOR SURE TRUE, IF YES BRANCH TO CBC0

110001100 0010000000001110
110001101 1111110010001111
110001110 1000000100000000

DOCHP TRANSMIT
DOCHX RAM 0,0,14 IObtain TRANSMITTER MODE BITS
BRB 14,XBCC ITEST RAM 0-14=0, IF YES BRANCH TO XBCC
BRA 1,PI ITEST FOR SURE TRUE, IF YES BRANCH TO PI

ICALCULATE TRANSMITTER BCC

110001111 0011000011010001
110010000 0010000000000110
110010001 0011000010110010
110010010 01010000000001010
110010011 0110000000000000
110010100 00100000111100110
110010101 1000000100010001

XBCC XFR 15,1 IMOVE DATA REGISTER TO A REGISTER
RAM 0,0,6 IObtain TRANSMITTER BCC CALCULATED TO DATE
XFR 13,2 IMOVE RAM DATA TO REGISTER B
RAM 0,0,12 IObtain TRANSMITTER DLE/LINE PROTOCOL II
BCC IPERFORM SPECIFIED BCC CALCULATION
RAM 1,16,6 IMOVE BCC TO RAM INPUT AND WRITE NEW TRANSMITTER BCC
BRA 1,AXBCC ITEST FOR SURE TRUE, IF YES, BRANCH TO RETURN FROM XMIT BCC

ISEND BCC 1

(WE GOT HERE FROM TRANSMIT SERVICE. THE MASTER SCAN POSITION IS IN THE RAM ADDRESS REGISTER 0-3. THE LINE PROTOCOL IS IN THE A REGISTER AND THE ALU RESULT REGISTER.)

110010110 0010000000001110
110010111 0011000010110001
110011000 0001000000111111
110011001 0010000011111110
110011010 1111110100101010
110011011 0010000000000110
110011100 0011000010110000
110011101 0010000000001010
110011110 1111001110100001
110011111 1111010010100001
110100000 1000000110100101
110100001 0000000100000000

SBC1 RAM 0,0,16 IObtain LINE PROTOCOL
XFR 13,1 IMOVE RAM OUTPUT TO A REGISTER
ALU 7 ILET ALU RESULT = A PLUS 1
RAM 1,17,16 IMOVE ALU RESULT TO RAM INPUT DATA AND WRITE NEW LINE PROTOCOL
BRB 10,SBC1 ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
RAM 0,0,6 IObtain TRANSMITTER BCC
XFR 13,0 IMOVE RAM OUTPUT DATA TO TRANSMITTED DATA BUS (HIGH ORDER BITS GO INT)
RAM 0,0,12 IObtain TRANSMITTER DLE/LINE PROTOCOL II (TO LOOK FOR LRC)
BRB 3,GOIDL ITEST RAM OUTPUT 03, IF YES BRANCH TO HERE +4
BRB 4,GOIDL ITEST RAM OUTPUT 04, IF YES BRANCH TO HERE +3
BRA 1,C/LU1 ITEST FOR SURE TRUE, IF YES BRANCH TO SEND BCC 2 + 6
GOIDL BRA 1,ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

ISEND BCC2

(WE GOT HERE FROM TRANSMIT SERVICE. THE MASTER SCAN POSITION IS IN THE RAM ADDRESS REGISTER 0-3. THE LINE PROTOCOL IS IN THE A REGISTER AND IN THE ALU RESULT REGISTER.)

110100010 0010000000001110
110100011 0011000010110010
110100100 0011000010000000

SBC2 RAM 0,0,6 IObtain TRANSMITTER BCC
XFR 13,2 IMOVE RAM OUTPUT DATA TO REGISTER B
XFR 10,0 IMOVE REGISTER B 0-15/0-7 TO TRANSMITTED DATA BUS

110100101 0010000100000110
110100110 0010000000001110
110100111 0101000000100001
110101000 0010000110111110
110101001 111111010100101
110101010 0000000100000000

C/LU1 RAM 1,0,6 IMOVE ZERO TO RAM INPUT DATA AND WRITE ZERO TRANSMITTER BCC
RAM 0,0,16 IObtain LINE PROTOCOL
S/C 5,1 ICLEAR RAM BIT 01 (SEND BCC 2)
RAM 1,13,16 IMOVE RAM INPUT TO RAM INPUT DATA AND WRITE NEW LINE PROTOCOL
BRB 10,C/LU1 ITEST FOR WRITE INHIBIT, IF YES BRANCH BACK
BRA 1,ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP

IRECEIVED ERRORS

ICONTROL BYTE INTERRUPT

```
110101011 0010000000001111
110101100 0101000000100011
110101101 0010000110111111
110101110 0011000011000110
110101111 0101000000001011
110110000 0000000100000000
```

```
CBINT RAM 0,0,17 IREAD CONTROL BYTE HOLDING REGISTER
S/C 5,3 ICLEAR RAM 00 (GENERATE INTERRUPT)
RAM 1,13,17 IWRITE CONTROL BYTE HOLDING REGISTER
XFR ,14,6 IMOVE SILO OUT TO RICR REGISTER
S/C 3,3 ISET SCR07 (RECEIVER INTERRUPT)
BRA 1,ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
```

IPARITY AND OVERRUN ERRORS

```
110110001 0011000011000110
```

```
POER XFR ,14,6 IMOVE SILO OUT TO RICR REGISTER
```

ICREATE NULL ACTION CONTROL BYTE (MODE IS PRESERVED)

```
110110010 0010000000001111
110110011 0101000000100011
110110100 0101000000100001
110110101 0101000000100010
110110110 0101000000100000
110110111 0101000010000111
110111000 0010000110111111
110111001 0101000000001011
110111010 0000000100000000
```

```
CNACB RAM 0,0,17 IREAD CONTROL BYTE HOLDING REGISTER
S/C 5,3 ICLEAR RAM 00
S/C 5,1 ICLEAR RAM 01
S/C 5,2 ICLEAR RAM 02
S/C 5,0 ICLEAR RAM 03
S/C 7,7 ISET RAM OUTPUT 04 (DISCARD)
RAM 1,13,17 IWRITE CONTROL BYTE HOLDING REGISTER FROM RAM OUTPUT
S/C 3,3 ISET SCR 07 (RECEIVER INTERRUPT)
BRA 1,ILOOP ITEST FOR SURE TRUE, IF YES BRANCH TO IDLE LOOP
```


IEND



THIS DRAWING AND ASSOCIATED PARTS, AND THE INFORMATION CONTAINED THEREIN, ARE THE PROPERTY OF THE UNITED STATES GOVERNMENT AND ARE LOANED TO YOU. IT IS TO BE USED ONLY FOR THE PURPOSES AND IN THE MANNER SPECIFIED BY THE ISSUING OFFICE. IT IS TO BE RETURNED TO THE ISSUING OFFICE WHEN NO LONGER REQUIRED.

V C-0-222A 7 0 2 1

COMPONENT SIDE VIEW



SEE NOTE I

NOTES: 1. UNUSED FINGERS ARE TO BE REMOVED.

CHANGE NO	REV	DATE	BY	CHK'D
1	A	2-23-76	W. B. ...	...
2	B	2-23-76	...	...

ETCH REV. A
P.C. DESIGN DATA BASE REV. A


SIGNATURES	DATE
DRN. <i>[Signature]</i>	2-23-76
CHK'D. <i>[Signature]</i>	2-23-76
ENG.	
PROJ. ENG.	
PROD.	
SCALE 2/1	
SHT. 1 OF 4	
NEXT HIGHER ASSY. B-DC-M/330-0	

digital	
TITLE ASYNCH MUX LINE CARD	
SIZE CODE	NUMBER
0 U A M 7833-0-0	A

1 MS# 40591



THIS DRAWING IS THE PROPERTY OF THE U.S. GOVERNMENT AND IS TO BE REPRODUCED OR IN PART AS THE BASIS OF OTHER DRAWINGS OR ITEMS WITHOUT PERMISSION IN WRITING FROM THE U.S. GOVERNMENT PRINTING OFFICE: 1970 O-317-000



REV	CHK	CHG

FILE	ASYNCH MUX LINE CARD	DUA	M7833-0-0	A
SCALE	2/1	SHEET	2	4

MK



"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1980 DIGITAL EQUIPMENT CORPORATION"

DJA M7833-0-0 2

REWORK INSTRUCTIONS

ECO#M7833-MK001

1-1 DRILL TWO HOLES #62 AS SHOWN IN FIGURE 1. INSERT C200 IN HOLES. BEND AND SOLDER TOP LEAD TO ETCH CONNECTING C126 TO R11. BEND AND SOLDER BOTTOM LEAD TO GROUND. ETCH FROM E89 PIN8, AS SHOWN IN FIGURE 2.




FIG 1  
COMPONENT SIDE VIEW  
SCALE-NONE




FIG. 2  
SOLDER SIDE VIEW  
SCALE - NONE

REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	SIZE/COO	NUMBER	REV.
ASYNCH MUX LINE CARD	DJA	M7833-0-0	A
SCALE NONE	SHEET 4 OF 4	DIST.	

DJA M7833-0-0 A

MK 1

LINE	ITEM	DOCUMENT NUMBER	PART NUMBER	DESCRIPTION	QTY	PER VARIATION	REFERENCE DESIGNATOR
					00		
1	1	D-MD-5012025-0-0	5012025-00	M7833-ETCH RD	1		
2	2		1002427-00	15.0 MMF 100V 5%200PPM MICA	2		C115,C122
3	3		1005820-00	22.0 MMF 100V 5%200PPM MICA	3		C123,C126,C200
4	4		1001739-00	27.0 MMF 100V 5%200PPM MICA	5		C102,C103,C104,C107,C121
5	5		1000012-00	56.0 MMF 100V 5%200PPM MICA	1		C120
6	6		1000006-00	10.0 MMF 100V 5%200PPM MICA	1		C114
7	7		1000019-00	150.0 MMF 100V 5%200PPM MICA	1		C113
8	8		1000020-00	180.0 MMF 100V 5%200PPM MICA	1		C117
9	9		1000024-00	470.0 MMF 100V 5%200PPM MICA	8		C105,C106,C109,C110,C112,C118,
10	10		1000042-00	1000.0 MMF 100V 5%200PPM MICA	1	CONT	C128,C129
11	11		1001610-01	.01 MFD50/100V +80-20% DISC	99		C127
12	12		1005306-00	6.8MFD 35V 10% S.TANT	7		C1-C95,C111,C125,C108,C116
13	13		1000016-00	100.0 MMF 100V 5%200PPM MICA	1		C96-C101,C124
14	14		1102808-00	1N 752A VZ= 5.6 5% .40W	1		C119
15	15		1105275-00	D 672 TR= 15NS PIV= 60V SI	4		D8
16	16		1110836-00	1N 759A VZ= 12.0 5% .40W	1		D4-D7
17	17		1209941-02	HEADER 100 40POS RT ANGLE	1		D1
18	18		1216988-02	HANDLE,MODULE,HEX TWO EJECTORS	1		J1
19	19		1301317-00	10.0 .25 W 5.0 % CC	4		R44-R47
20	20		1300271-00	220.0 .25 W 5.0 % CC	1		R48
21	21		1300295-00	330.0 .25 W 5.0 % CC	2		R1,R2
22	22		1300309-00	390.0 .25 W 5.0 % CC	2		R26,R39
23	23		1300316-00	470.0 .25 W 5.0 % CC	2		R27,R40
24	24		1300315-00	470.0 .50 W 5.0 % CC	1		R49
25	25		1301401-00	750.0 .25 W 5.0 % CC	2		R3,R4
26	26		1300365-00	1.0 K .25 W 5.0 % CC	18		R5,R6,R11-R21,R31,R35-R38
27	27		1300479-00	10.0 K .25 W 5.0 % CC	17		R7-R10,R22-R25,R28-R30,R32-R34,
28	28		1302336-00	39.0 .50 W 5.0 % CC	1	CONT	R41-R43
							R50

REVISION HISTORY		BASIC PART NO: M7833		IDRN:	B.FRASER	DATE: 15-DEC-80	DIGITAL		
ENG	ECD NUMBER	REV	SECTION A OF A	CHK'D:	J.FALKOWSKI	DATE: 15-DEC-80	TITLE	PARTS LIST	
RM	M8733-MK001	A	SECTION VARIATION INDEX				ASYN MUX LINE CARD		
			[A] 00	DES.ENG:	W.SMITH	DATE: 15-DEC-80	DOCUMENT NUMBER		
			[B]	RESP.ENG.:	<i>R. Harrington</i> 5 MAR 81	DATE: 15-DEC-80	SIZE	CODE	NUMBER
			[C]	MFG.ENG.:	R.WALL	DATE: 15-DEC-80	K	PL	M7833-0-0
			[D]	ASSEMBLY NUMBER:		TOP DOCUMENT NUMBER:	FILE NAME:	EDIT #	
			[E]	D-UA-M7833-0-0		#B-DD-M7833-0	MK0296.PLS	3	
			[F]						
			[G]						
			[H]						
			[I]						
			[J]						
			[K]						
			[L]						
			[M]						
			[N]						

"THIS DRAWING AND SPECIFICATIONS HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT (C) 1981. DIGITAL EQUIPMENT CORPORATION"

MK

LINE ITEM	DOCUMENT NUMBER	PART NUMBER	DESCRIPTION	QTY PER VARIATION 00	REFERENCE DESIGNATOR
29	29	1501742-00	DEC2904 PNP 600MW SI 40 40 P	1	Q1
30	30	1503409-00	DEC6534D PNP 310MW SI 40 90	1	Q2
31	31	1605528-00	DELAY= 30NS,OTAPS DL5184	2	DL1,DL2
32	32	1811660-02	OSCILLATOR, XTAL 5.0688 MHZ	1	E27
33	33	1812396-00	XTAL 2.4576 MHZ	1	Y1
34	34	1909701-00	74154 1 OF 16,BINA	1	E52
35	35	1910436-00	DEC 74123 ONE SHOT-DUAL,RETRIG	8	E2,E4,E10,E38,E41,E59,E63,E70
36	36	1905575-00	7400 NAND GATE-QUAD 2IN	1	E68
37	37	1909686-00	7404 INVERTER GATE-HEX 1I	7	E7,E47,E53,E58,E66,E73,E80
38	38	1910091-00	DEC 7437 AND GATE-QUAD 2IN,BU	3	E12,E40,E46
39	39	1910651-00	DEC 74175 FF-D QUAD	6	E8,E13,E14,E24,E49,E88
40	40	1905547-00	7474 FF-D DUAL,EDGE TRIGG	13	E15,E23,E25,E26,E29,E34-E36,E44, CONT E45,E55,E74,E84
41	41	1909937-00	74153 MUX 1 OF 4 (DUAL)	4	E37,E71,E75,E83
42	42	1910656-00	74155 DECODER-2 OF 4(DUAL)	4	E31,E60,E61,E89
43	43	1911521-00	7432 OR GATE-QUAD 2IN, PO	3	E3,E22,E72
44	44	1909705-00	DEC 8881 NAND GATE-QUAD 2IN O	4	E82,E86,E90,E91
45	45	2112623-00	DUAL BAUD RATE GEN/PROG DIVIDER,	2	E51,E57
46	46	1905577-00	7420 NAND GATE-DUAL 4INPU	1	E39
47	47	1910390-00	DEC 7380 NOR GATE-QUAD 2IN,FA	1	E93
48	48	1910837-00	8093 BUFFER CATE-QUAD 2IN	2	E18,E50
49	49	1912666-00	BUFFER GATE-QUAD 2IN	2	E17,E56
50	50	1909054-00	7493 COUNTER,ASYNCH UP,BI	1	E92
51	51	1910655-00	74157 MUX 2 TO 1 QUAD	1	E64
52	52	1909267-00	DEC 74H11 AND GATE-TRIPLE 3INP	2	E33,E69
53	53	1910738-00	DEC 74170 MEMORY READ/WRITE	5	E54,E77,E78,E94,E95
54	54	1910155-00	DEC 7408 AND GATE,POS.QUAD 2I	7	E9,E19,E20,E30,E32,E42,E85
55	55	1910454-00	DEC 9318 ENCODER, 8 INPUT PRI	2	E48,E87
56	56	1910322-00	DEC 1488L DRIVER,LINE,QUAD,EI	2	E11,E16
57	57	1909004-00	DEC 7402 NOR GATE-QUAD 2IN	2	E21,E43
58	58	1910323-00	DEC 1489L RECEIVER,LINE,QUAD,	2	E5,E6
59	59	1909713-00	DEC 8815 NOR GATE-DUAL 4IN	2	E65,E79
60	60	2111450-00	UART 40K BAUD VARIATION OF 19-10	4	E62,E67,E76,E81
61	61	9008351-00	CAP,TRANSISTOR .320 ID	1	
62	62	9009185-00	JUMPER, WIRE, INSULATED, BLACK B	6	W1-W6
63	63	9000024-01	EYELET, ROLLED FLANGE, .121 OD X	12	




D	I	G	I	T	A	L	TITLE	SECTION A OF A	SIZE	CODE	DOCUMENT NUMBER	REV
							ASYN MUX LINE CARD		K	PL	M7833-0-0	A

mk

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
COPYRIGHT © 1976, DIGITAL EQUIPMENT CORPORATION


1-0-3382W S 2

BERG CONNECTOR



CLOCK GENERATION CHART

CLOCK ADDRESS DCBA	BAUD RATE	PERIOD (USEC)
0000	50	1250.00
0001	75	833.33
0010	110	568.18
0011	134.5	464.68
0100	150	416.67
0101	300	208.33
0110	600	104.17
0111	1200	52.08
1000	1800	34.72
1001	2000	31.25
1010	2400	26.04
1011	3600	17.36
1100	4800	13.02
1101	7200	8.68
1110	9600	6.51
1111	38400	1.63



(CHART, REGULATORS)


DRN: <i>R. HARRINGTON</i>	1-13-76	FIRST USED ON	DV11
CHK: <i>R. HARRINGTON</i>	<i>1/13/76</i>	TITLE	ASYNCH MUX LINE CARD (04-1)
ENG: <i>W. P. ...</i>	<i>1/13/76</i>	SCALE	D CS M7833-0-1 A
PROJ. ENG: <i>W. P. ...</i>	<i>1/13/76</i>	SHEET	OF 10
PROD. P. <i>W. P. ...</i>	<i>1/13/76</i>	DIST.	
NEXT HIGHER ASSY:			
D-VA-M7833-0-0			

REV.	CHG.	BY	DATE
1		R. HARRINGTON	1-13-76
2		R. HARRINGTON	1-13-76


DEC FORM NO. 100 1969

D CS M7833-0-1 A

MK



REVISIONS		
CHK	CHANGE NO.	REV.



REVISIONS		
CHK	CHANGE NO.	REV.


TITLE	ASYNCH MUX LINE CARD (D4-3)	SIZE CODE	DCS	NUMBER	M7833-0-1	REV.	A
SCALE	1:1	SHEET	3	OF	10	DIST.	

MK



THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION

REV. 2  
D E S M 7833-0-1




REVISIONS		
CHK	CHANGE NO	REV.

(CRYSTAL CLOCK GENERATION)

TITLE	ASYNCH MUX LINE CARD (04-4)	SIZE CODE	D CS	NUMBER	M 7833-0-1	REV.	A
SCALE	1:1	SHEET	4	OF	10	DIST.	


MK

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

(RCV FILES... DATA, MATCH LOGIC)



THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION

V 1-0-EEZLW SCD 2




REVISIONS		
CHK	CHANGE NO.	REV.

(EIA IN & OUT. HALF DUPLEX, BREAK, MAINT LOGIC)

TITLE	ASYNCH MUX LINE CARD (D4-7)	SIZE CODE	DCS	NUMBER	M7833-0-1	REV.	A
SCALE	1:1	SHEET	7	OF	10	DIST.	

MK




NOTES:  
 \* JUMPER MUST BE REMOVED TO IMPLEMENT DATA SET BUSY FEATURE AT 9600 BAUD OR LESS.


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION

REVISIONS		
CHK	CHANGE NO.	REV.

TITLE		ASYNCH MUX LINE CARD (D4-0)		SIZE CODE	NUMBER	REV.
SCALE		SHEET 8 OF 10		DIST.	DCS M7833-0-1	A
				MK		

REV. A  
DCS M7833-0-1










THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.


(CARD SELECTION, REGISTERS, STROBES, INIT)

TITLE	ASYNCH MUX LINE	SIZE CODE	D BS	NUMBER	REV.
	CARD LINES 00-03 (04-2)			DVII-0-15	*
SCALE		SHEET	2	OF	10
		DIST.			

DVI-0-15

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976, DIGITAL EQUIPMENT CORPORATION.

SI-D-11110 2




REVISIONS		
CHK	CHANGE NO.	REV.

(SCAN SELECTION, FLAGS)  
 TITLE ASYNCH MUX LINE  
 CARD LINES 00-03 (D4-3)  
 SCALE ++ SHEET 3 OF 10  
 SIZE CODE D BS NUMBER DV11-0-15  
 DIST. REV. \*

THIS DRAWING AND SPECIFICATIONS HEREAFTER ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976, DIGITAL EQUIPMENT CORPORATION.


SI-Q-11AD 2



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE ASYNCH MUX LINE CARD LINES 00-03 (D4-4)		SIZE CODE D BS	NUMBER DVII-015	REV. *
SCALE ++	SHEET 4 OF 10	DIST.		

"THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION"



- D4-6 ENBL ERROR FLAGS L
- D4-10 OR 03
- D4-10 OR 02
- D4-9 OR 01
- D4-9 OR 00
- D4-10 PE 03
- D4-10 PE 02
- D4-9 PE 01
- D4-9 PE 00
- D4-10 FE 03
- D4-10 FE 02
- D4-9 FE 01
- D4-9 FE 00
- D4-9 RDB
- D4-9 RDT
- D4-9 RD6
- D4-9 RDS
- D4-3 BUF MSCAN 00 L
- D4-3 BUF MSCAN 01 L
- D4-3 CARD FLAG SELECT 00-03 L
- D4-9 RD4
- D4-9 RD3
- D4-9 RD2
- D4-9 RD1
- D4-6 RCV FILE LOAD L
- D4-6 RCV FILE ADDRS 01 L
- D4-6 RCV FILE ADDRS 00 L
- D4-3 DATA ENABLE 00-03 H


(RCV FILES, RCV DATA, MATCH LOGIC)

REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ASYNCH MUX LINE	SIZE CODE	NUMBER	REV.
	CARD LINES 00-03 (04-5)	D BS	DVII-0-15	*
SCALE	SHEET	5 OF 10	DIST.	1



"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION"



(EIA IN & OUT, HALF DUPLEX, BREAK, MAINT LOGIC)

REVISIONS		
CHK	CHANGE NO.	REV.


TITLE	ASYNCH MUX LINE CARD LINES 00-03 (D4-7)	SIZE	COOR	NUMBER	REV.
SCALE	+	SHEET	7	OF	10
DIST.					

D E S D V I I - 0 - 1 5

THIS DRAWING AND SPECIFICATIONS HEREAFTER ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER SIMILARLY WRITTEN PERMANENT COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION

NOTES:

- \* JUMPER MUST BE REMOVED TO IMPLEMENT DATA SET BUSY FEATURE AT 9600 BAUD OR LESS.




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE ASYNCH MUX LINE CARD LINES 0003(04-0)		SIZE CODE D BS	NUMBER DV11-0-15	REV. *
SCALE	SHEET 8 OF 10	DIST.		

D BS DV11-0-15

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976, DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.


(UARTS 00 & 01)

TITLE	ASYNCH MUX LINE CARD LINES 00-03 (04-9)	SIZE CODE	D	NUMBER	BS DVII-0-15	REV.	*
SCALE	+	SHEET	9	OF	10	DIST.	

DIRS/DV11-0-15



THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION






REVISIONS		
CHR	CHANGE NO.	REV.

(UARTS 02 & 03)

TITLE	ASYNCH MUX LINE CARD LINES 00-03 (04-10)	SIZE CODE	D	NUMBER	DBS DV11-015	REV.	*
SCALE	1/1	SHEET	0	OF	10	DIST.	


THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976, DIGITAL EQUIPMENT CORPORATION.

BERG CONNECTOR



CLOCK GENERATION CHART

CLOCK ADDRESS	BAUD RATE	PERIOD (USEC)
0000	50	1250.00
0001	75	833.33
0010	110	568.18
0011	134.5	464.68
0100	150	416.67
0101	300	208.33
0110	600	104.17
0111	1200	52.08
1000	1800	34.72
1001	2000	31.25
1010	2400	26.04
1011	3600	17.36
1100	4800	13.02
1101	7200	8.68
1110	9600	6.51
1111	38400	1.63




(CHART, REGULATORS)

DRN: <i>R. J. ...</i>	DATE: 1-13-76	FIRST USED ON: DVII
CHK: <i>...</i>	DATE: 1-15-76	TITLE: ASYNCH MUX LINE CARD
PROJ. ENG: <i>...</i>	DATE: 1-15-76	LINES 04-07 (04-1)
PROD. <i>...</i>	DATE: 1-16-76	
NEXT HIGHER ASSY:		
SIZE: B-DD-DVII-0	CODE: D BS	NUMBER: DVII-0-16
SCALE: <i>...</i>		REV: *
SHEET: 1	OF 10	DIST.:

REV.:	
CHG. NO.:	
CHK:	

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION




(CARD SELECTION, REGISTERS, STROBES, INIT)

REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ASYNCH MUX LINE CARD LINES 04-07 (04-2)	SIZE CODE	D 8S	NUMBER	DVII-0-16	REV.	*
SCALE	+	SHEET	2	OF	10	DIST.	



THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976, DIGITAL EQUIPMENT CORPORATION




(CRYSTAL CLOCK GENERATION)

TITLE	ASYNCH MUX LINE CARD LINES 04-07(04-4)	SIZE CODE	D BS	NUMBER	DVII-0-16	REV.	*
SCALE	1:1	SHEET	4	OF	10	DIST.	

REVISIONS		
CHK	CHANGE NO.	REV.

D VII-0-16

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

(RCV FILES, RCV DATA, MATCH LOGIC)



THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1971 DIGITAL EQUIPMENT CORPORATION



(EIA IN & OUT, HALF DUPLEX, BREAK, MAINT LOGIC)

REVISIONS		
CHK	CHANGE NO.	REV.


TITLE	ASYNCH MUX LINE CARD LINES 04-07 (C4-7)	SIZE CODE	D BS	NUMBER	DV11-0-16	REV.	*
SCALE	1:1	SHEET	7	OF	10	DIST.	



"THE DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF METAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS UNLESS WRITTEN PERMISSION IS OBTAINED FROM METAL EQUIPMENT CORPORATION."  
 COPYRIGHT © 1976 METAL EQUIPMENT CORPORATION


**NOTES:**

- \* JUMPER MUST BE REMOVED TO IMPLEMENT DATA SET BUSY FEATURE AT 9600 BAUD OR LESS.



(TRANSMIT FLAG SERVICING)

THIS DRAWING AND SPECIFICATIONS HEREAFTER ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



(UARTS 04 & 05)

REVISIONS		
CHK	CHANGE NO.	REV.

TITLE ASYNCH MUX LINE CARD LINES 04-07(04-9)		SIZE 0008	NUMBER	REV. *
SCALE 1:1	SHEET 9 OF 10	DWT.		


91-0-1110-0-16

THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

D  
C  
B  
A

D  
C  
B  
A

- D4-9 RD8
- D4-9 RD7
- D4-9 RD6
- D4-9 RD5
- D4-9 RD4
- D4-9 RD3
- D4-9 RD2
- D4-9 RD1







REVISIONS		
CHK	CHANGE NO.	REV.

(UARTS 06 & 07)		TITLE	ASYNCH MUX LINE	SIZE CODE	D	NUMBER	DV11-0-16	REV.	*
SCALE	1:1	SHEET	0	OF	10	DIST.			

D8SDV11-0-16

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF BUSH, NORTON CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 BY THE BUSH NORTON CORPORATION

BERG CONNECTOR



CLOCK GENERATION CHART


CLOCK ADDRESS	BAUD RATE	PERIOD (USEC)
0000	50	1250.00
0001	75	833.33
0010	110	568.18
0011	134.5	464.68
0100	150	416.67
0101	300	208.33
0110	600	104.17
0111	1200	52.08
1000	1800	34.72
1001	2000	31.25
1010	2400	26.04
1011	3600	17.36
1100	4800	13.02
1101	7200	8.68
1110	9600	6.51
1111	38400	1.63

(CHART, REGULATORS)

DRN: <i>Original</i>	DATE: 4-15-76	FIRST USED ON: DV11	REV: 000001
CHK: <i>[Signature]</i>	DATE: 4-15-76	TITLE: ASYNCH MUX LINE CARD LINES 08-11	
ENGR: <i>[Signature]</i>	DATE: 4-15-76		
PROJ. ENGR: <i>[Signature]</i>	DATE: 4-15-76		
PROD. R. W. <i>[Signature]</i>	DATE: 4-16-76		
NEXT HIGHER ASSY:			
B: DD-DV11-0	SIZE CODE: 0	NUMBER: 04-1	REV: *
SCALE: 1:1	DIST. CODE: D	DIST. NUMBER: BS	DIST. NUMBER: DV11-0-17
SHEET: 1	OF: 1	DIST. CODE: 0	

D BS DV11-0-17

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976, DIGITAL EQUIPMENT CORPORATION.




REVISIONS		
CHK	CHANGE NO.	REV.

(CARD SELECTION, REGISTERS, STROBES, INIT)

D BS DV11-0-17

THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION

21-0-11A0 2



REVISIONS		
CHK	CHANGE NO.	REV.

(SCAN SELECTION FLAGS)

TITLE ASYNCH MUX LINE  
CARD LINES 08-11 (04-3)

SCALE 1:1 SHEET 3 OF 10

SIZE CODE D BS


NUMBER DV11-0-17

REV. \*

D BS DV11-0-17

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION

21-0-11A0 2




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ASYNCH MUX LINE CARD LINES 08-11(04-4)	SIZE CODE	D BS	NUMBER	DV11-0-17	REV.	*
SCALE	1:1	SHEET	4	OF	10	DIST.	

D BS DV11-0-17

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.


(RCV FILES, RCV DATA, MATCH LOGIC)

TITLE	ASYNCH MUX LINE CARD LINES 08-11 (04-5)	SIZE CODE	D BS	NUMBER	DVII-0-17	REV.	*
SCALE	+	SHEET	5	OF	10	DIST.	

D BS DVII-0-17



THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1971 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE ASYNCH MUX LINE  
CARD LINES 08-11 (04-0)  
SCALE 1/16" = 1"  
SHEET 6 OF 10  
NUMBER DRS DM11-0-17  
REV. \*



REV. DM11-0-17



THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION

NOTES:

- 1. \* JUMPER MUST BE REMOVED TO IMPLEMENT DATA SET BUSY FEATURE AT 9600 BAUD OR LESS.



(TRANSMIT FLAG SERVICING)

TITLE ASYNCH MUX LINE  
CARD LINES 08-11 (04-0)

SCALE 1:1 SHEET 8 OF 10


SIZE CODE D BS NUMBER DV11-0-17

REV. \*

REVISIONS		
CHK	CHANGE NO.	REV.

DIBS DV11-0-17

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE ASYNCH MUX LINE CARD LINES 08-11 (04-9)		SIZE CODE D BS	NUMBER DV11-0-17	REV. *
SCALE	SHEET 9 OF 10	DIST.		

REV. 08 DV11-0-17

THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976

21-0-11AD 8 2



REVISIONS		
CHK	CHANGE NO.	REV.




(UARTS I0 E II)

TITLE ASYNCH MUX LINE CARD LINES 08-11 (04-10)		SIZE CODE D 8S	NUMBER DVII-0-17	REV. *
SCALE	SHEET 0 OF 10	DIST.		

DIGITAL EQUIPMENT CORPORATION  
DVII-0-17


THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976, DIGITAL EQUIPMENT CORPORATION.

BERG CONNECTOR



CLOCK GENERATION CHART

CLOCK ADDRESS	BAUD RATE	PERIOD (USEC)
0000	50	1250.00
0001	75	833.33
0010	110	568.18
0011	134.5	464.68
0100	150	416.67
0101	300	208.33
0110	600	104.17
1000	1800	34.72
1001	2000	31.25
1010	2400	26.04
1011	3600	17.36
1100	4800	13.02
1101	7200	8.68
1110	3600	6.51
1111	38400	1.63




(CHART, REGULATORS)

DRN: 2/13/76	FIRST USED ON: DVII	REV: 0000-01
CHK: 1/15/76	TITLE: ASYNCH MUX LINE CARD LINES 12-15 (04-1)	
ENG: 1/15/76	SCALE: 1:1	
PROJ. ENG: 1/15/76	SHEET: 1 OF 10	
PROJ. R. W. 1/15/76	DWT: 1	
NEXT HIGHER ASSY:	SIZE CODE: D	NUMBER: 18
B: DD-DVII-0	REV: *	

REV:	
CHG:	


THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976, DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

(CARD SELECTION, REGISTERS, STROBES, INIT)

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE ASYNCH MUX LINE CARD LINES 12-15 (04-3)		SIZE FOR D BS	NUMBER DV11-0-18	REV. *
SCALE	SHEET 3 OF 10	DIST.		

D BS DV11-0-18



THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

(CRYSTAL CLOCK GENERATION)		TITLE	SIZE CODE	NUMBER	REV.
		ASYNCH MUX LINE	D BS	DV11-0-18	*
		CARD LINES 12 - 15(D4-4)			
SCALE	SHEET	OF	DIST.		
	4	10			

D8SDV11-0-18

THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF OTHER EQUIPMENT WITHOUT PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION

81-0-11A0



D4-3 BUF MSCAN 00 L  
 D4-3 BUF MSCAN 01 L  
 D4-3 CARD FLAG SELECT 12-15 L

D4-6 RCV FILE LOAD L  
 D4-6 RCV FILE ADDRS 01 L  
 D4-6 RCV FILE ADDRS 00 L  
 D4-3 DATA ENABLE 12-15 H


(RCV FILES, RCV DATA, MATCH LOGIC)

REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ASYNCH MUX LINE CARD LINES 12-15 (04-5)	SIZE CODE	D BS	NUMBER	DV11-0-18	REV.	*
SCALE	1:1	SHEET	5	OF	10	DIST.	

D BS DV11-0-18

THIS DRAWING AND SPECIFICATION HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1971 BY DIGITAL EQUIPMENT CORPORATION




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	ASYNCH MUX LINE	SIZE CODE	D BS DV11-0-18	NUMBER		REV.	*
SCALE		SHEET	6 OF 10	DIST.			

D BS DV11-0-18

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS UNLESS WRITTEN PERMISSION IS OBTAINED FROM DIGITAL EQUIPMENT CORPORATION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION



(EIA IN & OUT. HALF DUPLEX. BREAK. MAINT LOGIC)

REVISIONS		
CHK	CHANGE NO.	REV.


TITLE ASYNCH MUX LINE CARD LINES 12-15 (D4-7)		SIZE CODE D BS	NUMBER DV11-0-18	REV. *
SCALE	SHEET 7 OF 10	DIST.		

D BS DV11-0-18

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
 COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION

**NOTES:**

1. \* JUMPER MUST BE REMOVED TO IMPLEMENT DATA SET BUSY FEATURE AT 9600 BAUD OR LESS.



(TRANSMIT FLAG SERVICING)


SIZE CODE	NUMBER	REV.
D BS	DV11-0-18	*

TITLE: ASYNCH MUX LINE CARD LINES 12-15(04-8)  
 SCALE: 1/8" = 1" SHEET 8 OF 10

CHK	CHANGE NO.	REV.

THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
 COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION

8F-0-11A0 2




REVISIONS		
CHK	CHANGE NO.	REV.

(UARTS 12 & 13)  
 TITLE ASYNCH MUX LINE  
 CARD LINES 12-15 (04-9)  
 SCALE 1:1 SHEET 9 OF 10  
 SIZE CODE D BS DV11-0-18  
 NUMBER  
 REV. \*

D BS DV11-0-18

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF METAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 METAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

(UARTS 14 & 15)

TITLE	ASYNCH MUX LINE	SIZE CODE	D 8S	NUMBER	DV11-0-18	REV.	*
SCALE	+	SHEET	10	OF	10	DIST.	

DIBS DV11-0-18


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
 COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

- NOTES:**
1. ALL UNUSED PINS ON J1, J2 GO TO GND
  2. THE SIGNALS 'SEC TX' AND 'SEC RX' REFER TO ASYNCHRONOUS OPERATION ONLY. WHEN THE MODULE IS USED IN A SYNCHRONOUS APPLICATION THE SIGNALS MAY BE USED AS 'NEW SYNC' AND 'DATA SET RDY' FOR THAT LINE.


JUMPER	BIT
W1	D00
W2	D02
W3	D03
W4	D06
W5	D07
W6	D05
W7	D04
W8	A12
W9	A09
W10	A08
W11	A10
W12	A04
W13	A05
W14	A11
W15	A03
W16	A06
W17	A07

JUMPER REMOVED INTERRUPT VECTOR = 0

JUMPER REMOVED DEVICE SELECT = 1



REF	X-Y COORDINATE HOLE LOCATION	QTY	REF DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.
REF	ASSY/DRILLING HOLE LAYOUT				8-AH-07007-B-3	2
REF	MODULE PCB HISTORY				8-WH-07007-B-3	3
1	ETCHED CIRCUIT BOARD				0010003	4
8	C04, C06 - C102			CAP 0.01 UF 35V 10%	1000300	5
88	C1 - C00			CAP .01 UF 100V 20%	1001610-0c	6
33	C07 - C03			CAP 470 MMF 100V 5%	1000020	7
1	C95			CAP 330 PF 100V 5%	1000023	8
4	B1, D2, D3, D4			DIODE 1N4733A	11009243	9
16	R1 - R13, R15, R17, R10			RES 1K 1/4W 5%	1300300	10
1	R14			RES 100 1/4W 5%	1300220	11
1	R33			RES 47 1/4W 5%	1300202	12
1	R19			RES 100 1/4W 5%	1301322	13
5	R20 - R23, R30			RES 750 1/4W 5%	1301401	14
8	R25 - R32			RES 33K 1/4W 10%	1300510	15
1	R18			RES 300 1/4W 5%	1300300	16
1	E92			I.C. DEC 7400	1010150	17
1	E4			I.C. DEC 7417	1000020	18
8	E16, E18, E23, E29, E36, E42			I.C. DEC 1488L	1010322	20
8	E3, 5, 6, 9, 12, 17, 24, 30			I.C. DEC 1488L	1010323	21
8	E8, 11, 14, 19, 28, 21, 22, 28			I.C. DEC 74151	1000030	22
8	E10, 13, 25, 28, 32, 33, 34, 35			I.C. DEC 74175	1010051	23
1	E19			I.C. DEC 7410	1005570	24
1	E27			I.C. DEC 7442	1010040	25
6	E1, E7, E40, E54, E55, E60			I.C. DEC 8001	1000705	26
2	E50, E59			I.C. DEC 7400	1005575	27
7	E31, E37, E43, E45, E46, E53, E54			I.C. DEC 8040	1011469	28
1	E58			I.C. DEC 7474	1005547	29
1	E8			I.C. DEC 74004	1000031	30
1	E44			I.C. DEC 74000	1000050	31
3	E39, E40, E47			I.C. DEC 8242	1000712	32
1	E41			I.C. DEC 74123	1010430	33
1	E46			I.C. DEC 74074	1000007	34
1	E20			I.C. DEC 8015	1000713	35
2	E50, E57			I.C. DEC 7402	1009004	36
4				HANDLE FLIP CHIP	0000337-0	37
2	J1, J2			40 PIN HEADER	1200041	38
10	B1 - B10			JUMPER (INSULATED)	0000100	39
8				EYELET HANDLE	0006732	40
1	R30			RES 330 1/4W 5%	1300205	41
2				LEFT LATCH	1209941-03	42
2				RIGHT LATCH	1209941-04	43
1	R24			RES. 10K, 1/4W, 5%	1300475	44



DEC NO.	QTY	IC TYPE	GND	+5V
DEC 8640	1			
DEC IC 7402	8			
DEC IC 74175	8			
DEC IC 74151	8			
IC TYPE		GND		+5V

GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY. EXCEPTIONS ARE STATED ABOVE.

IC PIN LOCATIONS

REV	DATE	BY	CHKD
1	11/29/74	R. HARRINGTON	
2	11/29/74	J. McINTYRE	
3	11/29/74	J. McINTYRE	
4	11/29/74	J. McINTYRE	
5	11/29/74	J. McINTYRE	
6	11/29/74	J. McINTYRE	
7	11/29/74	J. McINTYRE	
8	11/29/74	J. McINTYRE	
9	11/29/74	J. McINTYRE	
10	11/29/74	J. McINTYRE	

FIRST USED ON OPTION MODEL

ETCH BOARD REV 0

REVISIONS

DEC NO. EIA NO. DEC NO. EIA NO.

SEMICONDUCTOR CONVERSION CHART

SCALE 1 OF 7


digital EQUIPMENT CORPORATION

TITLE BUS CONTROL & MUX

NUMBER DCSM7807-0-1


REV H





REVISIONS		
CHK	CHANGE NO.	REV.






THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1977, DIGITAL EQUIPMENT CORPORATION


REVISIONS		
CHK	CHANGE NO.	REV

TITLE BUS CONTROL  
MUX (D3)  
SCALE / / / SHEET 4 OF 7  
SIZE CODE DCS  
NUMBER M7807-0-1  
REV. H

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1970 DIGITAL EQUIPMENT CORPORATION.



D3 B LINE CNT LSB H  
D3 B LINE CNT + H  
D3 B LINE CNT MSB H




D7 D00 H (BNI)  
D7 D03 H (BZE)  
D7 D01 H (BPI)  
D7 D02 H (BHE)

REVISIONS		
CHK	CHANGE NO	REV

TITLE	BUS CONTROL	SIZE CODE	NUMBER	REV.
	1/2 MUX (04)	D CS	M7807-0-1	H
SCALE	7-1	SHEET	5 OF 7	DIST.



"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1976 DIGITAL EQUIPMENT CORPORATION"



\* SEE NOTE 2.

REVISIONS		
CHK	CHANGE NO.	REV.


TITLE	BUS CONTROL & MUX	SIZE CODE	NUMBER	REV.
SCALE	+	(06)	D CS M7807-0-1	H
SHEET	7	OF	7	
DIST.				

DCS M7807-0-1 H



THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

NOTE: \* REMOVE WIRE TO INHIBIT INTERRUPTS FROM TRANSITIONS.




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	MODEM CONTROL (07)	SIZE CODE	DCS	NUMBER	M7808-0-1	REV.	J
SCALE	1/1	SHEET	2 OF 7	DNF.			




THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS UNLESS IN WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	MODEM CONTROL (00)	SIZE CODE	D CS	NUMBER	M7808-0-1	REV.	J
SCALE	→	SHEET	3 OF 7	DIST.			

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1979, DIGITAL EQUIPMENT CORPORATION.




\*SEE NOTE 2.

REVISIONS		
CHK	CHANGE NO.	REV.

TITLE		SCALE	SHEET	NUMBER		REV.
MODEM CONTROL (MUX)		←	4 OF 7	DCSM7808-0-1		J




THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO	REV

TITLE	MODEM CONTROL (D11)	SIZE CODE	DCSM7808-0-1	NUMBER		REV.	J
SCALE		SHEET	6 OF 7	DIST.			

THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION.



\* SEE NOTE 2

REVISIONS		
CHK	CHANGE NO	REV

(EIA LEVEL CONVERTERS)

TITLE	MODEM CONTROL (D12)	SIZE CODE	DCSM7808-0-1	NUMBER		REV.	J
SCALE		SHEET	7 OF 7	DIST.			