

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40

.REM %

IDENTIFICATION

PRODUCT CODE: MAINDEC-11-DGM9A-A-D
PRODUCT NAME: PDP11/60,PDP11/70 ROM
BOOTSTRAP/TEST PROGRAM
PPOGRAM DATE: JANUARY 1977
MAINTAINER: DIAGNOSTIC GROUP
AUTHOR: JIM KAPADIA

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO
CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A
COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL
EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY
ERRORS THAT MAY APPEAR IN THIS DOCUMENT.

THE SOFTWARE DESCRIBED IN THIS DOCUMENT IS FURNISHED
UNDER A LICENSE AND MAY ONLY BE USED OR COPIED IN
ACCORDANCE WITH THE TERMS OF SUCH LICENSE.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO
RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS
SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT (C) 1977 BY DIGITAL EQUIPMENT CORPORATION

41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66

TABLE OF CONTENTS

1.0	ABSTRACT
2.0	DEVICES SUPPORTED
3.0	INITIATION
3.1	POWER-UP START
3.1.1	PDP 11/6X
3.1.2	PDP 11/70
3.2	"BOOT" SWITCH
3.3	CONSOLE
4.0	SWITCH REGISTER - DEVICE CCDES, UNIT NUMBER
5.0	MICRO-SWITCHES ON M9301, OPTION SELECTION
6.0	TEST ROUTINES IN M9301-YH
6.1	CPU TESTS
6.2	MAIN MEMORY TEST
6.3	CACHE TEST
7.0	ERROR RECOVERY AND PENTRY
7.1	ERRORS DURING BOOTING
7.2	ERRORS DURING TESTING

57
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122

1.0 ABSTRACT

THE M9301-Y-H IS DESIGNED TO PROVIDE BOOT STRAPPING CAPABILITIES FOR THE PDP 11/60 AND PDP 11/70 COMPUTERS. IN ADDITION TO THAT THE M9301-Y-H ALSO INCLUDES ROUTINES THAT PROVIDE BASIC TESTS FOR THE CPU, MEMORY AND THE CACHE.

THE EBOOTSTRAP/TEST PROGRAM HAS BEEN DESIGNED FOR FLEXIBILITY OF OPERATION. ITS FUNCTIONS MAY BE INITIATED AUTOMATICALLY ON POWER-UP, OR BY DEPRESSING THE CONSOLE "BOOT" SWITCH OR BY A LOAD ADDRESS AND START SEQUENCE.

A SET OF MICRO-SWITCHES ARE LOCATED ON THE M9301 MODULE. THEY ARE USED BY THE ROUTINES TO DETERMINE WHAT ACTION IS TO BE TAKEN.

2.0 DEVICES SUPPORTED

1. RK11/RK05 DISK
2. RK611/RK06 DISK
3. TC11/TU56 DECTAPE
4. TM11/TU10 MAGTAPE
5. RP11/RP03 DISK
6. RH11/RP04 DISK
7. RH11/TU16 MAGTAPE (800 PPI, NRZI)
8. RH11/RS04 FIXED HEAD DISK
9. RX11/RX01 DISKETTE
10. PC11 HIGH SPEED READER

3.0 INITIATION

THE EBOOTSTRAP TEST PROGRAM CAN BE INITIATED IN ONE OF THE FOLLOWING WAYS:

1. AUTOMATICALLY ON POWER UP
2. DEPRESSING "BOOT" SWITCH ON THE CONSOLE
3. LOAD ADDRESS AND START SEQUENCE FROM THE CONSOLE

3.1 POWER-UP START

3.1.1 PDP 11/6X

ON THE PDP 11/6X THERE IS A THREE-POSITION SLIDE SWITCH (BOOT/RUN/HALT) ON THE CONSOLE. IF THIS SWITCH IS LEFT IN THE "BOOT" POSITION AND POWER-UP OCCURS, AN AUTOMATIC BOOTING WILL OCCUR FROM THE PERIPHERAL SPECIFIED IN THE MICRO-SWITCHES (SEE SEC. 5.C). UNIT 0 OF THE DEVICE WILL BE BOOTED. THE TEST ROUTINES WILL BE EXECUTED PRIOR TO BOOTING DEPENDING ON THE SETTING OF MICRO-SWITCHES, SEE SEC. 5.0.

3.1.2 PDP 11/70

IF MICRO-SWITCH 1 ON THE M9301 MODULE IS ON, THEN

123 AUTOMATIC BOOTSTRAPPING WILL OCCUR ON POWER UP.
124 THE BOOTING WILL BE DONE FROM THE DEVICE SPECIFIED
125 IN THE MICRO-SWITCHES. SEE SEC 5.0.
126

3.2 "BOOT" SWITCH

127
128 WHEN THE BOOT SWITCH ON THE CONSOLE IS DEPRESSED,
129 BOOTING WILL OCCUR FROM THE PERIPHERAL SELECTED IN
130 THE MICRO-SWITCHES, UNIT 0 WILL BE USED. THE TEST
131 ROUTINES WILL BE EXECUTED DEPENDING ON THE SETTING OF
132 MICRO-SWITCHES, SEE SEC. 5.0.
133

3.3 CONSOLE

134
135 THIS MODE OF OPERATION ALLOWS THE USER TO BOOT FROM
136 ANY DEVICE, ANY UNIT NUMBER; (INDICATED
137 IN THE CONSOLE SWITCH REGISTER). IF THE CONSOLE SWITCH REGISTER
138 IS CLEAR (ONLY THE LOW BYTE NEED TO BE CLEARED), THEN
139 THE BOOTING WILL OCCUR FROM THE DEFAULT DEVICE SPECIFIED
140 IN THE MICRO-SWITCHES (SEE SEC 5.0). UNIT 0 OF THE
141 DEFAULT DEVICE WILL BE USED.
142

143 ON THE 11/6X, LOAD ADDRESS 773000.
144 ON THE 11/70, LOAD ADDRESS 17773000.

145
146 IF THE BOOTING IS TO BE DONE FROM THE DEFAULT DEVICE
147 SPECIFIED IN THE MICRO-SWITCHES, THEN CLEAR THE LO-BYTE
148 OF THE SWITCH REGISTER AND PRESS START.
149

150
151 IF THE BOOTING IS TO BE DONE FROM ANY DEVICE, THEN
152 SWREG<2=0> SHOULD CONTAIN THE DRIVE NUMBER AND
153 SWREG<6=3> SHOULD CONTAIN THE DEVICE CODE (SEE SEC 5.0).
154

155 AS BEFORE, THE DIAGNOSTIC TESTS WILL BE EXECUTED
156 (PRIOR TO BOOTING) DEPENDING ON THE POSITION OF
157 MICRO-SWITCHES, SEE SEC. 5.0.
158

4.0 SWITCH REGISTER--DEVICE CODES, UNIT NUMBER

159
160 WHEN THE "LOAD ADDRESS, START" SEQUENCE DESCRIBED IN
161 SEC. 3.2 IS USED TO INITIATE THE BOOTSTRAP, THE
162 BOOTING WILL OCCUR EITHER FROM THE DEFAULT
163 DEVICE SPECIFIED IN THE MICRO-SWITCHES OR THE DEVICE,
164 UNIT SPECIFIED IN THE SWITCH REGISTER. THE PROCEDURE
165 IS TO LOAD ADDRESS, THEN LOAD THE SWITCH REGISTER PROPERLY
166 (SEE TABLE BELOW) AND PRESS START. (CONTROL, START FOR 11/60).
167

STARTING ADDRESS	


171 17773000	PDP 11/70
172 773000	PDP 11/6X
SWREG (LO BYTE)	FUNCTION
-----	-----
174 0	BOOT FROM DEFAULT DEVICE, DRIVE 0
175 NON-ZERO	BOOT FROM DEVICE AND DRIVE NUMBER

176
177
178

179
 180
 181
 182
 183
 184
 185
 186
 187
 188
 189
 190
 191
 192
 193
 194
 195
 196
 197
 198
 199
 200
 201
 202
 203
 204
 205
 206
 207
 208
 209
 210
 211
 212
 213
 214
 215
 216
 217
 218
 219
 220
 221
 222
 223
 224
 225
 226
 227
 228
 229
 230
 231
 232
 233
 234

SPECIFIED IN THE SWITCH REGISTER.

SWITCH REGISTER -----
 !15! !6!5!4!3!2!1!0!



<u>DEVICE CODE (SWREG<6=?>)</u>	<u>DEVICE</u>
0	USE THE DEVICE SPECIFIED IN MICRO-SWITCHES
1	TM11/TU10
2	TC11/TU56
3	RK11/RK05
4	RP11/PP03
5	RK611/RK06
6	RH11/TU16
7	RH11/PP04
10	RP11/RS04
11	RX11/RX01
12	PC11

5.0 MICRO-SWITCHES ON M9301, OPTION SELECTION

THERE IS A FLAT-PACK CONTAINING TEN MICRO-SWITCHES ON THE M9301. DEPENDING ON THE SETTING OF THESE MICRO-SWITCHES THE PROGRAM AND THE MACHINE TAKE DIFFERENT ACTIONS. (THE MICRO-SWITCHES CAN BE ADDRESSED AT UBA XX773024).

<u>MICRO-SWITCHES</u>	<u>DESCRIPTION</u>
10	USED TO SELECT PROCESSOR TYPE IF OFF, THEN 11/70 IF ON, THEN 11/60
09	IF OFF, DO NOT EXECUTE ANY TEST ROUTINES (CPU,CACHE,MEMGRY) IF ON, EXECUTE TEST ROUTINES (NOTE: SEE MICRO-SWITCH 3). SEE SEC 6.0.
08	IF OFF, THE ROM BOOT STRAP PROGRAM WILL NOT CHECK THE CONSOLE SW REG BEFORE BOOTING. IF ON, THE ROM BOOT STRAP PROGRAM WILL CHECK THE CONSOLE SW REG AND WILL BOOT ACCORDINGLY.
07-04	DEVICE CODE, FOR SELECTING THE DEVICE TO BOOT FROM (NORMAL DEVICE).

235 03 IF OFF, EXECUTE MEMORY-MODIFYING
236 TESTS BEFORE BOOTING (SEE SEC 6.0)
237 (JSR,RTS,RTI,MEMORY TESTS, CACHE TESTS)
238 NOTE: THIS MICRO-SWITCH IS LOOKED AT,
239 ONLY IF 9 IS ON.
240
241 C2 SWITCH SHOULD BE OFF FOR 11/60
242 SWITCH SHOULD BE ON FOR 11/70 IF
243 BOOT ON POWER UP IS TO BE USED.
244
245 01 IF OFF, THE LOW ROM (XXX65000-XXX65776)
246 IS DISABLED
247 IF ON, THE LOW ROM IS ENABLED
248 NORMAL POSITION OF SW 01 IS ON.
249

250 MICRO-SWITCH OPTION 8 IS PROVIDED TO PROTECT THE USER AGAINST
251 UNINTENTIONAL OR NON-AUTHORIZED SETTING OF THE CONSOLE SWITCH
252 REGISTER. NORMALLY, ON POWER-UP (SUBSEQUENT TO POWER-FAIL)
253 BOOTING WILL BE DONE FROM THE DEVICE CODE SPECIFIED IN THE
254 MICRO-SWITCHES (ON M9301 MODULE), PROVIDED THE CONSOLE SWITCH
255 REGISTER IS CLEAR. IF THE CONSOLE SWITCH REGISTER IS NOT CLEAR,
256 THE PROGRAM WILL USE THE CODE SPECIFIED IN THE SWITCH REGISTER
257 FOR SELECTING THE DEVICE TO BOOT FROM. IF THE MICRO-SWITCH
258 IS LEFT IN THE OFF POSITION, THE BOOT STRAP PROGRAM WILL NOT
259 SENSE THE CONSOLE SWITCH REGISTER; THUS ELIMINATING THE POSSIBILITY
260 OF ATTEMPTING TO BOOT FROM AN UNDESIREED OR NON-EXISTENT PERIPHERAL
261 IN CASE CONSOLE SWITCH REGISTER IS SET RANDOMLY.
262

263 6.0 TEST ROUTINES IN M9301-YH

264 THE M9301-YH HAS TESTS TO CHECK OUT THE CPU (INSTRUCTIONS),
265 CACHE AND MEMORY (UP TO 28K). THERE ARE TWO TYPES OF TESTS.
266

- 267 1. NON-MEMORY MODIFYING TESTS
- 268 2. MEMORY-MODIFYING TESTS

269 THE CPU INSTRUCTION TESTS ARE NON-MEMORY MODIFYING
270 AND ARE EXECUTED PRIOR TO BOOTING IF MICRO-SWITCH
271 9 IS ON. SEE SEC 5.0.
272

273 THE MEMORY-MODIFYING TESTS CONSTITUTES THE TESTS
274 FOR RTS,RTI,JSR INSTRUCTIONS, TESTS FOR THE CACHE
275 AND THE TESTS FOR THE MEMORY. THESE TESTS
276 ARE EXECUTED PRIOR TO BOOTING IF MICRO-SWITCHES
277 9 IS ON AND MICRO-SWITCH 3 IS OFF. SEE SEC. 5.0.
278

279 6.1 CPU TESTS

280 THIS SECTION CONSISTS OF SEVERAL SUB-TESTS
281 WHICH CHECK THE CPU DATA PATH AND CONTROL LOGIC
282 USING VARIOUS INSTRUCTIONS.
283

284 6.2 MAIN MEMORY TEST

285 THIS TEST CHECKS OUT THE MAIN MEMORY (UP TO 28K),
286 WITH THE CACHE DISABLED. PARITY ERROR VECTOR HAS BEEN
287
288
289

291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327

SET UP, HENCE PARITY ERRORS IF FOUND WILL BE DETECTED.

6.3 CACHE TEST

THIS SECTION HAS TESTS TO CHECK THE CACHE. THE TEST CHECKS IF THE CACHE HITS CAN BE OBTAINED ALL THE WAY THROUGH THE MEMORY. ALSO, THE DATA MEMORY OF THE CACHE IS CHECKED. DIFFERENT TEST PARAMETERS ARE USED (WHERE NEEDED) TO TEST THE PDP 11/60 AND THE PDP 11/70 CACHE.

7.0 ERROR RECOVERY AND RETRY:

7.1 ERRORS DURING BOOTING

IF A DEVICE ERROR IS DETECTED, WHILE TRYING TO BOOT, A "RESET" WILL BE ISSUED AND THE BOOTSTRAP WILL TRY AGAIN. THIS WOULD ALLOW DEVICES TO COME ON-LINE (INTC LOAD POSITION) AFTER A POWER-UP SUBSEQUENT TO POWER-FAIL.

7.2 ERRORS DURING TESTING

IF AN ERROR IS DETECTED DURING THE EXECUTION OF THE TEST ROUTINES THE PROCESSOR WILL HALT, INDICATING TO THE USER THAT A MALFUNCTION HAS BEEN DETECTED. THE CONSOLE LIGHTS WILL INDICATE THE "PC" AT WHICH THE "HALT" OCCURRED. MORE INFORMATION ABOUT THE FAILURE CAN BE OBTAINED BY REFERENCING THE BOOTSTRAP/TEST LISTINGS AT THE ERROR "PC".

IF AN ERROR OCCURS IN CACHE TESTS, THE USER HAS AN OPTION TO CONTINUE AND BOOT BY PRESSING THE "CONTINUE" SWITCH ON THE CONSOLE. HOWEVER, IN THE ABOVE CASE CACHE MISSES WILL BE FORCED, TO PREVENT FURTHER ERRORS FROM CACHE.

8

.MAIN. MACY11 27(1006) 25-APR-77 08:20 PAGE 8
DGM9AA.P11 13-APR-77 11:11

328
329
330
331
332
333
334
335
336
337
338
339

340
341
342 165000
343
344
345
346
347
348
349
350
351 165000
352
353 165000
354
355 165000 000401
356 165002 000000
357
358
359
360
361
362
363
364
365
366 165004
367
368 165004 005006
369 165006 100403
370 165010 102402
371 165012 101001
372 165014 101401
373 165016 000000
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388 165020
389 165020 005306
390 165022 100004
391 165024 001403
392 165026 002002
393 165030 003001
394 165032 003401
395 165034 000000

```
. = BASE1
;*****
.SBTTL TEST1 THIS TEST VERIFIES THE UNCONDITIONAL BRANCH
;*
;* THE REGISTERS AND CONDITION CODES ARE ALL UNDEFINED WHEN
;* THIS TEST IS ENTERED AND THEY SHOULD REMAIN THAT WAY UPON
;* THE COMPLETION OF THIS TEST.
;*****
TST1:
DIAG:
      BR      TST2      ; * BRANCH ALWAYS
      HALT
;*****
.SPTTL TEST2 TEST "CLR", MODE "0", AND "BMI","BVS","BHI","BLOS"
;*
;* THE REGISTERS AND CONDITION CODES ARE ALL UNDEFINED WHEN
;* THIS TEST IS ENTERED. UPON COMPLETION OF THIS TEST THE "SP"
;* (R6) SHOULD BE ZERO AND ONLY THE "Z" FLIP-FLOP WILL BE SET.
;*****
TST2:
      CLR     SP          ;N=0,Z=1,V=0,C=0,SP=000000
      BMI     1$          ; V BRANCH IF N=1
      BVS     1$          ; V BRANCH IF V=1
      BHI     1$          ; V BRANCH IF Z AND C ARE BOTH 0
      ELOS   TST3        ; * BRANCH IF (Z XOR C)=1
1$:   HALT
;*****
.SBTTL TEST3 TEST "DEC", MODE "0", AND "BPL","BEQ","BGE","BGT","BLE"
;*
;* UPON ENTERING THIS TEST THE CONDITION CODES ARE:
;* N = 0, Z = 1, V = 0, AND C = 0.
;* THE REGISTERS ARE: R0 = ?, R1 = ? R2 = ?
;* R3 = ? R4 = ? R5 = ? SP = 000000
;* UPON COMPLETION OF THIS TEST THE CONDITION CODES WILL BE:
;* N = 1, Z = 0, V = 0, AND C = 0
;* THE REGISTERS AFFECTED BY THE TEST ARE:
;* SP = 177777
;*****
TST3:
      DEC     SP          ;N=1,Z=0,V=0,C=0,SP=177777
      BPL     1$          ; V BRANCH IF N=0
      BEQ     1$          ; V BRANCH IF Z=1
      BGE     1$          ; V BRANCH IF (N XOR V)=0
      BGT     1$          ; V BRANCH IF Z AND (N XOR V) ARE BOTH 0
      BLE     TST4        ; * BRANCH IF (Z OR (N XOR V))=1
1$:   HALT
```

396
397
398
399
400
401
402
403
404
405
406
407
408
409
410 165036
411 165036 006006
412 165040 102003
413 165042 103002
414 165044 101001
415 165046 001001
416 165050 000000
417
418
419
420
421
422
423
424
425
426
427
428
429
430 165052
431 165052 000264
432 165054 101003
433 165056 000270
434 165060 002401
435 165062 101401
436 165064 000000
437
438
439
440
441
442
443
444
445
446
447
448
449
450 165065
451 165066 000244

```
TEST3 TEST "DEC", MODE "0", AND "BPL","BEQ","BGE","BGT","BLE"
;*****
.SBTTL TEST4 TEST "RCR", MODE "0", AND "BVC","BHS","BHI","BMC"
;*
;* UPON ENTERING THIS TEST THE CONDITION CODES ARE:
;* N = 1, Z = 0, V = 0, AND C = 0.
;* THE REGISTERS ARE: R0 = ?, R1 = ? R2 = ?
;* R3 = ? R4 = ? R5 = ? SP = 177777
;* UPON COMPLETION OF THIS TEST THE CONDITION CODES WILL BE:
;* N = 0, Z = 0, V = 1, AND C = 1
;* THE REGISTERS AFFECTED BY THE TEST ARE:
;* SP = 077777
;*****
TST4:
      RCR     SP          ;N=0,Z=0,V=1,C=1,SP=077777
      BVC     1$          ; V BRANCH IF V=0
      BHS     1$          ; V BRANCH IF C=0
      BHI     1$          ; V BRANCH IF C AND Z ARE BOTH 0
      BMC     TST5        ; * BRANCH IF Z=0
1$:   HALT
;*****
.SBTTL TEST5 TEST "BHI", "BLT", AND "BLOS"
;*
;* UPON ENTERING THIS TEST THE CONDITION CODES ARE:
;* N = 0, Z = 0, V = 1, AND C = 1.
;* THE REGISTERS ARE: R0 = ?, R1 = ? R2 = ?
;* R3 = ? R4 = ? R5 = ? SP = 077777
;* UPON COMPLETION OF THIS TEST THE CONDITION CODES WILL BE:
;* N = 1, Z = 1, V = 1, AND C = 1
;* THE REGISTERS ARE ALL UNAFFECTED BY THE TEST.
;*****
TST5:
      SEZ     1$          ;N=0,Z=1,V=1,C=1
      BHI     1$          ; V BRANCH IF Z AND C ARE BOTH 0
      SEN     1$          ;N=1,Z=1,V=1,C=1
      BLT     1$          ; V BRANCH IF (N XOR V)=1
      BLOS   TST6        ; * BRANCH IF (Z OR C)=1
1$:   HALT ;STOP HERE IF A BRANCH FAILED
;*****
.SBTTL TEST6 TEST "BLE" AND "BGT"
;*
;* UPON ENTERING THIS TEST THE CONDITION CODES ARE:
;* N = 1, Z = 1, V = 1, AND C = 1.
;* THE REGISTERS ARE: R0 = ?, R1 = ? R2 = ?
;* R3 = ? R4 = ? R5 = ? SP = 077777
;* UPON COMPLETION OF THIS TEST THE CONDITION CODES WILL BE:
;* N = 1, Z = 0, V = 1, AND C = 1
;* THE REGISTERS ARE ALL UNAFFECTED BY THE TEST.
;*****
TST6:
      CLZ          ;N=1,Z=0,V=1,C=1
```

```
452 165070 003401 BLE 1$ ; V BRANCH IF CZ OR (N XOR V)=1
453 165072 003001 BCT TST7 ; * BRANCH IF Z AND (N XOR V) ARE BOTH 0
454 165074 000000 1$: HALT ; STOP HERE IF A BRANCH FAILED
455
456 ;*****
457 ;.SBTTL TEST7 TEST REGISTER DATA PATH
458
459 ;*
460 ;* WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
461 ;* N = 1, Z = 0, V = 1, AND C = 1.
462 ;* THE REGISTERS ARE: R0 = ?, R1 = ?, R2 = ?
463 ;* R3 = ?, R4 = ?, R5 = ?, SP = 077777.
464 ;* UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
465 ;* N = 0, Z = 1, V = 0, AND C = 0.
466 ;* THE REGISTERS ARE LEFT AS FOLLOWS:
467 ;* R0 = 125252, R1 = 000000, R2 = 125252, R3 = 125252
468 ;* R4 = 125252, R5 = 125252, AND SP = 125252
469 ;*
470 ;*****
471 165076 012706 125252 TST7: MOV #125252,SP ;N=1,Z=0,V=0,C=1,SP=125252
472 165102 010600 MCV SP,R0 ;N=1,Z=0,V=0,C=1,R0=125252
473 165104 010001 MOV R0,R1 ;N=1,Z=0,V=0,C=1,R1=125252
474 165106 010102 MOV R1,R2 ;N=1,Z=0,V=0,C=1,R2=125252
475 165110 010203 MOV R2,R3 ;N=1,Z=0,V=0,C=1,R3=125252
476 165112 010304 MOV R3,R4 ;N=1,Z=0,V=0,C=1,R4=125252
477 165114 010405 MOV R4,R5 ;N=1,Z=0,V=0,C=1,R5=125252
478 165116 160501 SUB R5,R1 ;N=0,Z=1,V=0,C=0, AND R1=000000
479 165120 002401 BLT 1$ ; V BRANCH IF (N XOR V)=1
480 165122 001401 BEQ TST10 ; * BRANCH IF Z=1
481 165124 000000 1$: HALT
482
483 ;*****
484 ;.SBTTL TEST10 TEST "ROL", "BCC", "BLT"
485
486 ;*
487 ;* WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
488 ;* N = 0, Z = 1, V = 0, AND C = 0.
489 ;* THE REGISTERS ARE: R0 = 125252, R1 = 000000, R2 = 125252
490 ;* R3 = 125252, R4 = 125252, R5 = 125252, SP = 125252.
491 ;* UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
492 ;* N = 0, Z = 0, V = 1, AND C = 1.
493 ;* THE REGISTERS ARE LEFT UNCHANGED EXCEPT FOR
494 ;* R2 WHICH SHOULD NOW EQUAL 052524.
495 ;*
496 ;*****
497 165126 006102 TST10: ROL R2 ;N=0,Z=0,V=1,C=1, AND R2 = 052524
498 165130 103001 BCC 1$ ; V BRANCH IF C=0
499 165132 002401 BLT TST11 ; * BRANCH IF (N XOR V)=1
500 165134 000000 1$: HALT
501
502 ;*****
503 ;.SBTTL TEST11 TEST "ADD", "INC", "COM", AND "BCS", "BLE"
504
505 ;*
506 ;* WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
507 ;* N = 0, Z = 0, V = 1, AND C = 1.
508 ;* THE REGISTERS ARE: R0 = 125252, R1 = 000000, R2 = 052524
```

```
508 ;* R3 = 125252, R4 = 125252, R5 = 125252, SP = 125252.
509 ;* UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
510 ;* N = 0, Z = 1, V = 0, AND C = 0.
511 ;* THE REGISTERS ARE LEFT UNCHANGED EXCEPT FOR
512 ;* R3 WHICH NOW EQUALS 000000, AND R1 WHICH IS ALSO 000000
513 ;*
514 ;*****
515 165136 TST11:
516 ;(R2 = 052524) + (R3 = 125252)
517 165136 060203 ADD R2,R3 ;N=1,Z=0,V=0,C=0, AND R3=177776
518 165140 005203 INC R3 ;N=1,Z=0,V=0,C=0, AND R3=177777
519 165142 005103 COM R3 ;N=0,Z=1,V=0,C=1, AND R3 = 000000
520 165144 060301 ADD R3,R1 ;N=0,Z=1,V=0,C=0, AND R1 = 000000
521 165146 103401 BCS 1$ ; V BRANCH IF C=1
522 165150 003401 BLE TST12 ; * BRANCH IF CZ OR (N XOR V)=1
523 165152 000000 1$: HALT
524
525 ;*****
526 ;.SBTTL TEST12 TEST "ROR", "BIS", "ADD", AND "BLO", "BGE"
527
528 ;*
529 ;* WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
530 ;* N = 0, Z = 1, V = 0, AND C = 0.
531 ;* THE REGISTERS ARE: R0 = 125252, R1 = 000000, R2 = 052524
532 ;* R3 = 000000, R4 = 125252, R5 = 125252, SP = 125252.
533 ;* UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
534 ;* N = 0, Z = 1, V = 0, AND C = 0.
535 ;* THE REGISTERS ARE LEFT UNCHANGED EXCEPT FOR
536 ;* R3 WHICH SHOULD BE MODIFIED BACK TO 000000, AND
537 ;* R4 WHICH SHOULD NOW EQUAL 052525
538 ;*
539 ;*****
540 165154 TST12: ROR R4 ;N=0,Z=0,V=1,C=0, AND R4 = 052525
541 165156 050403 BIS R4,R3 ;N=0,Z=0,V=0,C=0, AND R3 = 052525
542 165160 060503 ADD R5,R3 ;N=1,Z=0,V=0,C=0, AND R3 = 177777
543 165162 005203 INC R3 ;N=0,Z=1,V=0,C=0, AND R3 = 000000
544 165164 103401 BLO 1$ ; V BRANCH IF C=1
545 165166 002001 BGE TST13 ; * BRANCH IF (N XOR V)=0
546 165170 000000 1$: HALT
547
548 ;*****
549 ;.SBTTL TEST13 TEST "DEC" AND "BLOS", "BLT"
550
551 ;*
552 ;* WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
553 ;* N = 0, Z = 1, V = 0, AND C = 0.
554 ;* THE REGISTERS ARE: R0 = 125252, R1 = 000000, R2 = 052524
555 ;* R3 = 000000, R4 = 052525, R5 = 125252, SP = 125252.
556 ;* UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
557 ;* N = 1, Z = 0, V = 0, AND C = 0.
558 ;* THE REGISTERS ARE LEFT UNCHANGED EXCEPT FOR
559 ;* R1 WHICH SHOULD NOW EQUAL 177777
560 ;*
561 ;*****
562 165172 TST13: DEC R1 ;N=1,Z=0,V=0,C=0,R1=177777
563 165174 101401 BLOS 1$ ; V BRANCH IF (Z OR C)=1
```



```
676 ;*****  
677 .SBTTL TEST20 TEST ASH, AND SWAB  
67E ;*  
679 ;* WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:  
680 ;* N = 0, Z = 0, V = 0, AND C = 0.  
681 ;* THE REGISTERS ARE: RC = 000000, R1 = 000001, R2 = 000000  
682 ;* R3 = 000000, R4 = 052525, R5 = 052525, SP = 125252.  
683 ;* UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:  
684 ;* N = 0, Z = 1, V = 0, AND C = 1.  
685 ;* THE REGISTERS ARE LEFT UNCHANGED EXCEPT FOR  
686 ;* R1 WHICH SHOULD NOW EQUAL 000000  
687 ;*  
68E ;*****  
689 TST20:  
690 ASH #15,R1 ;LEFT SHIFT BIT0 INTO BIT15  
691 ;N=1,Z=0,V=1,C=0, AND R1 = 100000  
692 SWAB R1 ;SWITCH BYTES OF R1, R1 = 000200  
693 ;N=1,Z=0,V=0,C=0  
694 ASH #-10,P1 ;RIGHT SHIFT R1 8 PLACES  
695 ;N=0,Z=1,V=0,C=0, R1 = 000000  
696 BEQ TST21 ; * BRANCH IF Z=1  
697 HALT ;EITHER "SWAB" OR "ASH" FAILED  
69E ;*  
699 ;*****  
700 .SBTTL TEST21 TEST "JSR", "RTS", "RTI", & "JMP"  
701 ;*  
702 ;* THIS TEST FIRST SETS THE STACK POINTER TO 776,  
703 ;* AND THEN VERIFIES THAT "JSR", "RTS", "RTI", AND "JMP"  
704 ;* ALL WORK PROPERLY.  
705 ;*  
706 ;* ON ENTRY TO THIS TEST THE STACK POINTER "SP" IS INITIALIZED  
707 ;* TO 00776 AND IS LEFT THAT WAY ON EXIT.  
70E ;*  
709 ;*****  
710 TST21:  
711 ;  
712 BIT #400,@#173024 ;DO THE MEMORY-MODIFYING  
713 ;GROUP OF TESTS? (THIS TEST,  
714 ;MEMORY TEST, CACHE TEST)  
715 BNE 11$ ;YES  
716 EP JUMPO ;SKIP, GO DIRECTLY TO SCOT  
717 MOV #776,SP ;SET UP THE STACK POINTER  
718 JSR PC,1$ ;TRY TO JSR TO 1$  
719 HALT ;THE "JSR" MUST HAVE FAILED  
720 CMP #10$, (SP) ;WAS THE CORRECT ADDRESS PUSHED?  
721 BEQ 2$ ;BRANCH IF YES  
722 HALT ;WROTE THING PUSHED ON STACK  
723 MOV #3$, (SP) ;CHANGE THE ADDRESS ON THE STACK  
724 RTS ;TRY TO RETURN TO 3$  
725 HALT ;DID NOT RETURN PROPERLY  
726 CLR -(SP) ;PUSH A ZFRC ON THE STACK  
727 MOV #4$, -(SP) ;PUSH THE RETURN ADDRESS ON STACK  
728 RTI ;SEE IF AN "RTI" WORKS  
729 HALT ;THE "RTI" FAILED  
730 JMP @#5$ ;TRY TO "JMP"  
731 HALT ;THE "JMP" FAILED
```

```
732 165436 5$: ;ADDRESS TO "JMP" TO  
733 ;  
734 ;  
735 ;  
736 ;  
737 ;  
73E ;*****  
739 .SETTL TEST22 TEST MAIN MEMORY FROM VIRTUAL 001000 TO LAST ADDR.  
740 ;*  
741 ;* THIS TEST WILL TEST MAIN MEMORY WITH THE CACHE DISABLED, FROM  
742 ;* VIRTUAL ADDRESS 001000 TO LAST ADDR. IF THE DATA DOES NOT COMPARE  
743 ;* PROPERLY THE TEST WILL HALT AT EITHER 165516 OR 165536. IF A  
744 ;* PARITY ERROR OCCURS THE TEST WILL HALT AT ADDRESS 165750, WITH  
745 ;* THE PC + 2 ON THE STACK WHICH IS IN THE KERNEL D-SPACE.  
746 ;*  
747 ;* IN THIS TEST THE REGISTERS ARE INITIALIZED AS FOLLOWS:  
748 ;* R0 = 001000, R1 = DATA FEED, R2 = 001000, R3 = 177746 (CACHE CONTRL REG.)  
749 ;* R4 = COUNT VALUE, R5 = LAST MEMORY ADDRESS SP = 000776  
750 ;*  
751 ;*****  
752 TST22:  
753 MOV #10$,R0 ;SAVE RETURN ADDRESS  
754 JMP @#SIZE ;GET SIZE MEMORY, RETURN WITH R5 CONTAINING  
755 ;THE LAST MEMORY ADDRESS  
756 MOV #CONT,@#114 ;SET UP PARITY VECTOR  
757 CLR @#116 ;SET PROCESSOR STATUS WORD TO ZERO  
758 MOV #177746,R3 ;CACHE CONTROL REGISTER ADDRESS  
759 MOV #MISS,(R3) ;FORCE MISS BOTH GROUPS  
760 MOV #1000,R2 ;FIRST ADDRESS STORAGE  
761 MOV R2,PC ;SETUP FIRST ADDRESS  
762 MOV R0,(R0) ;LOAD EACH ADDRESS WITH ITS  
763 ;OWN ADDRESS  
764 IST (R0)+  
765 CMP R0,P5  
766 BLOS 1$  
767 MOV R2,R0 ;SET STARTING ADDRESS IN R0  
768 MOV (R0),R1 ;GET THE DATA  
769 CMP R0,P1 ;IS IT CORRECT?  
770 BEQ 3$ ;BRANCH IF YES  
771 HALT ;DATA ERROR ON READING MEMORY LOCATION  
772 ;R0=ADDRESS, P1=DATA RECEIVED, R0=DATA EXPECTED  
773 ;COMPLEMENT DATA AND INCREMENT ADDRESS  
774 CDM (R0)+  
775 CMP R0,P5  
776 BLOS 2$  
777 MOV -(R0),R1 ;READ THE DATA (IT SHOULD NOW BE THE  
778 ;COMPLEMENT OF THE ADDRESS)  
779 CDM R1 ;COMPLEMENT BEFORE CHECKING  
780 CMP R0,R1 ;IS THE DATA CORRECT?  
781 BEQ 5$ ;BRANCH IF YES  
782 HALT ;DATA ERROR ON READING MEMORY LOCATION  
783 ;R0=ADDRESS, R1=DATA RECEIVED, R0=DATA EXPECTED
```



```

969
970
971 173112 032737 000010 173024 CHKSWR: BIT #10,@#173024 ;IS MICRO-SWITCH SET TO
972 ;DISABLE LOOKING AT SWITCH REGISTER?
973 173120 001340 BNE START1 ;IF OFF, DONT LOOK AT SWR
974 173122 000734 BR START ;IF ON, SENSE THE CONSOLE SWREG
975
976
977 ;SBTTL THIS IS THE START OF THE TC11/TU56 BOOT STRAP (DECTAPE, TC11-G)
978 ;COMMAND REGISTER ADDRESS IS 177342
979
980 173124 010211 TU56: MOV R7,(R1) ;LOAD UNIT NUMBER INTO C.S.P.
981 173126 052311 BIS (R3)+,(R1) ;"OR" REWIND COMMAND INTO C.S.R.
982 173130 005711 1$: TST (R1) ;SEE IF ERROR BIT IS SET
983 173132 10037F BPL 15 ;WAIT UNTIL BIT 15 OF C.S.R. IS SET
984 173134 005761 177776 TST -2(P1) ;IS THE ERROR "END ZONE"
985 173140 100017 BPL AGAIN ;BRANCH IF NOT "END ZONE"
986 173142 00042F BP RP03
987
988
989 ;SBTTL THIS IS THE START OF THE TM11/TU1C BOOT STRAP (MAGNETIC TAPE, TM11)
990 ;COMMAND REGISTER ADDRESS IS 172522
991
992 173144 010211 TU10: MOV R2,(R1) ;LOAD UNIT NUMBER INTO C.S.R.
993 173146 006061 177776 1$: RDR -2(R1) ;IS THE SELECTED DRIVE ON LINE
994 173152 10337F BCC 15 ;WAIT FOR BIT TO BE SET BY DRIVE
995 173154 052311 BIS (R3)+,(R1) ;"OR" REWIND COMMAND INTO C.S.R.
996
997 173156 105711 2$: TSTB (R1) ;SEE IF THE REWIND IS COMPLETE
998 173160 10037F BPL 25 ;WAIT FOR READY BIT OF C.S.R. TO BE SET
999 173162 012761 177777 000002 MOV #1,2(R1) ;SET RECORD COUNTER TO SKIP ONE RECORD
1000 173170 112311 MOVB (R3)+,(R1) ;LOAD SPACE FORWARD COMMAND INTO C.S.R.
1001 173172
1002 173172 030511 TU10A: BIT R5,(R1) ;TEST FOR "ERROR" AND "READY" BITS
1003 173174 001776 BEC 35 ;BRANCH IF NEITHER SET
1004 173176 100003 BPL CMNSGD ;BRANCH TO COMMON READ IF NO ERRORS
1005
1006
1007 ;SBTTL CODE TO CLEAN UP WORLD AND TRY BOOTSTRAP AGAIN
1008
1009 173200 00000F AGAIN: RESET ;CLEAR ALL DEVICES AFTER ERROR
1010 173202 000743 BR CHKSWR ;GC SET UP MEMCRY MANAGEMENT AND UNIBUS MAP
1011 ;AND ATTEMPT TO BOOT AGAIN.
1012
1013
1014 ;SBTTL THIS IS THE START OF THE RP11/RP03 BOOT STRAP (DISK PACK, RP11-C)
1015 ;COMMAND REGISTER ADDRESS IS 176714
1016 173204 010211 RP03: MOV R2,(R1) ;LOAD THE UNIT NUMBER INTO THE COMMAND REG.
1017
1018
1019
1020 ;SBTTL THIS IS THE START OF THE COMMON READ CODE
1021
1022 173206 012761 177000 000002 CMNSGD: MOV #512,(R1) ;LOAD WORD COUNT OF 256 WORDS
1023 173214 112307 MOVB (R3)+,R2 ;LOAD READ FUNCTION INTO LO BYTE
1024 ;& THEN LOAD READ FUNCTION INTO C.S.R.

```

```

1025 ;NOTE: THE ABOVE IS DONE BECAUSE RK611
1026 ;DOES NOT RECOGNIZE BYTE OPERATIONS
1027 ;ON THE BUS.
1028 173216 042711 000377 BIC #377,(R1) ;CLEAR OUT LO BYTE OF THE C.S.R.
1029 173222 000402 BP CMN1
1030
1031
1032 ;=BASE4
1033 173224 173000 .WORD 173000 ;ASSEMBLED AT 773224 & 773226
1034 173226 000340 .WORD 000340 ;VECTOR TO THE START OF M9301 BOOTSTRAP
1035 ;PROCESSOR STATUS TO ASSUME AT BOOT TIME
1036 173230 050211 CMN1: BIS R7,(R1) ;MOVE THE READ FUNCTION INTO C.S.R.
1037 173232 105711 G01: TSTB (R1) ;TEST FOR "READY" BIT
1038 173234 10037F JPL G01 ;WAIT UNTIL READY IS SET
1039 173236 005711 TST (R1) ;TEST FOR ERROR BIT
1040 173240 10000F BPL CLRCS ;NO ERROR
1041 173242 105713 TSTR (R3) ;IS IT TU16?
1042 173244 00135F RNE AGAIN ;NO
1043 173246 021361 000014 CMP (R3),14(R1) ;IF YES, WAS THE ERROR A FRAME COUNT ERROR?
1044 173252 001352 BNE AGAIN ;IF NOT, TRY TO BOOT AGAIN
1045
1046 173254 105011 CLRCS: CLRB (R1) ;CLEAR COMMAND REGISTER. THIS WILL
1047 ;STOP DECTAPE MOTION IF DEVICE WAS
1048 ;TU56 - DON'T CLEAR HIGH BYTE
1049 173256 005007 CLP PC ;START SECONDARY BOOT AT 0
1050
1051
1052 ;SBTTL THIS IS THE START OF THE RKXX/RK06 BOOT STRAP (DISK DUMMY)
1053 ;COMMAND REGISTER ADDRESS IS 177400
1054
1055 173260 010061 000010 RK06: MOV R0,(R1) ;LOAD DRIVE NUMBER INTO DRIVE SELECT REG.
1056 173264 012711 MOV #3,(R1) ;LOAD PACK ACKNOWLEDGE FUNCTION
1057 173270 000740 BR TU1CA

```

MAIN. MACY11 27(1006) 25-APR-77 08:26 PAGE 21
DCM9AA.P11 13-APR-77 11:11 THIS IS THE START OF THE RH11/RP04 BOOT STRAP (DISK PACK, RVP04)

```
1058 .SBTTL THIS IS THE START OF THE RH11/RP04 BOOT STRAP (DISK PACK, RVP04)
1059 ;COMMAND REGISTER ADDRESS IS 176700
1060
1061 173272 110061 000010 RP04: MOVB R0,10(R1) ;SELECT UNIT NUMBER TO BOOT FROM
1062 173276 112311 MOVB (R3)+,(R1) ;ISSUE READ-IN PRESET COMMAND
1063 173300 012761 014000 000032 MOV #14000,32(R1) ;SET FMT22 & ECC INHIBIT BITS
1064 173306 000470 BR CMNSRH ;GO JOIN THE COMMON RH70 CODE
```

MAIN. MACY11 27(1006) 25-APR-77 08:26 PAGE 24
DCM9AA.P11 13-APR-77 11:11 THIS IS THE START OF THE RH11/RP04 BOOT STRAP (DISK PACK, RWP04)

```
1065 .SBTTL THIS IS THE MEMORY SIZING CODE
1066 ;ENTER WITH R0=RETURN ADDRESS
1067 ;EXIT WITH R5=LAST MEMORY ADDRESS
1068
1069
1070 173310 012705 160000 SIZE: MOV #160000,R5 ;SETUP MEMORY CHECK LIMIT (28K)
1071 173314 005037 000006 CLR #6 ;CLEAR LOC. 6 (TIMEOUT VEC.+2)
1072 173320 012737 17332E 000004 MCV #15,@#4 ;SETUP TIMEOUT VECTOR
1073 173326 012706 000776 1S: MOV #776,SP ;SETUP STACK POINTER
1074 173332 005745 TST -(R5) ;FIND LAST MEM. LOC.
1075 173334 010007 MCV R0,PC ;RETURN
1076
1077
1078 .SBTTL THIS IS THE START OF THE RH11/TU16 BOOT STRAP (MAGNETIC TAPE SYSTEM, TU16)
1079 ;COMMAND REGISTER ADDRESS IS 172440
1080
1081
1082 173336 010061 000032 TU16: MOV R0,32(R1) ;LOAD UNIT NUMBER INTO SLAVE SELECT REG.
1083 173342 052361 000032 BIS (R3)+,32(R1) ;MERGE IN FORMAT AND DENSITY BITS
1084 173346 032761 010000 000012 1S: BIT #MDL,12(R1) ;IS THE MEDIUM ON LINE?
1085 173354 001774 BEQ 1S ;WAIT FOR BIT 12 OF DRIVE STATUS REG
1086 173356 112311 MOVB (R3)+,(R1) ;ISSUE REWIND COMMAND
1087 173360 105761 000012 2S: TSTB 12(R1) ;IS DRIVE READY BIT SET YET?
1088 173364 10037F BPL 2S ;WAIT FOR DRIVE READY BIT
1089 173366 112311 MOVB (R3)+,(R1) ;ISSUE DRIVE CLEAR COMMAND
1090 173370 105761 000012 3S: TSTB 12(R1) ;IS DRIVE READY BIT SET?
1091 173374 10037F BPL 3S ;WAIT UNTIL BIT 07 IS SET
1092 173376 012761 177777 000006 MOV #-1,6(R1) ;SET SKIP COUNT TO 1 RECORD
1093 173404 112311 MOVB (R3)+,(R1) ;ISSUE SPACE FORWARD COMMAND
1094 173406 105761 000012 4S: TSTB 12(R1) ;HAS THE DRIVE FINISHED THE SPACE?
1095 173412 10037F BPL 4S ;WAIT UNTIL BIT 07 IS SET
1096 173414 000425 BR CMNSRH ;GO JOIN COMMON RH70 CODE
1097
1098 .SBTTL THIS IS THE START OF THE PC11 BOOTSTRAP (HIGH SPEED PAPER TAPE READER)
1099 ;THE STATUS REGISTER ADDRESS IS 177550
1100
1101 173416 012700 173424 PC11: MOV #15,R0 ;SAVE RETURN PC
1102 173422 000732 ER SIZE ;GO SIZE MEMORY
1103 ;RETURN WITH R5=LAST ADDR.
1104 173424 010115 1S: MCV R1,(R5)
1105 173426 14270F BICB #74,R5 ;MASK FOR SPECIAL ADDRESS
1106 173432 010515 MOV R5,(R5) ;STORE OWN ADDRESS IN POINTER
1107 173434 011503 2S: MCV (R5),R3 ;GET BYTE POINTER
1108 173436 005211 INC (R1) ;ENABLE TAPE READER
1109 173440 105711 3S: TSTB (R1) ;TEST DONE BIT
1110 173442 10037F BPL 3S ;WAIT UNTIL READY
1111 173444 116113 000002 MOVB 2(R1),(R3) ;STORE DATA AT BYTE POINTER
1112 173450 005215 INC (R5) ;BUMP POINTER
1113 173452 122703 000375 CMPB #375,R3 ;STORED JUMP OFFSET?
1114 173456 001366 RNE 2S ;BRANCH IF NOT YET
1115 173460 105223 INCR (R3)+ ;YES, ALL DONE
1116 173462 000143 JMP -(P3) ;GO EXECUTE AS BRANCH
1117
1118
1119 .SBTTL THIS IS THE START OF THE RH11/RS04 BOOT STRAP (FIXED HEAD DISK, RWS04)
1120 ;COMMAND REGISTER ADDRESS IS 172040
```


1121
1122 173464 110061 000010 RS04: MOVR R0,10(R1) ;LCAU THE DRIVE NUMBER TO BOOT FROM
1123

1124
1125
1126 173470 C16161 000016 000016 CMASRH: MOV 16(P1),16(R1) ;TURN OFF ANY ACTIVE ATTENTION FLAGS
1127 173476 000643 CSRH1: BR CMNSGO ;BRANCH TO COMMON READ CODE
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164

.SBTTL THIS IS THE START OF THE COMMON RH-7C CODE

.SBTTL THIS IS THE START OF THE RX11/RX01 BOOT STRAP (FLOPPY DISK)
;COMMAND REGISTER ADDRESS IS 177170

RX01: BIS #40,R5 ;ADD "DONE" BIT TO "ERRCR" AND "TR" BITS
TST R0 ;TEST UNIT NUMBER
BEQ 15 ;BRANCH IF UNIT 0 WAS SELECTED
TST (R3)+ ;ADD 2 TO FUNCTION CODE POINTER
1\$: BITB R5,(R1) ;TEST FOR "TR" AND "DONE" BITS
BEQ 15 ;WAIT UNTIL ONE IS SET
MOVB (R3)+,(R1) ;LOAD READ COMMAND FOR PROPER DRIVE
MOV #2,R2 ;LOAD LOOP COUNT INTO R2
2\$: TSTB (R1) ;TEST FOR THE "TR" BIT
BPL 25 ;WAIT UNTIL IT IS SET
MOVE #001,2(R1) ;LOAD TRACK ADDRESS THEN SECTOR NUMBER
SOB R2,25 ;LCCP BACK TO LOAD SECTOR NUMBER
3\$: BIT R5,(R1) ;TEST FOR "ERROR", "TR", AND "DONE" BITS
BEQ 35 ;WAIT FOR ONE OF THE BITS
EMI AGAIN ;BRANCH TO RETRY BOOTSTRAP IF "ERROR" BIT SET
MOVB (R3),(R1) ;LOAD EMPTY BUFFER COMMAND FOR PROPER DRIVE
4\$: BITB R5,(R1) ;TEST FOR "TR" OR "DONE" BITS
BEQ 45 ;WAIT FOR ONE OF THE BITS
BPL CHK240 ;BRANCH TO CHECK ADDRESS ZERO IF "DONE" BIT
MOVB 2(R1),(R2)+ ;STORE DATA IN MEMORY (R2 GCS FROM 000 TO 177)
BR 45 ;GO GET NEXT BYTE
CHK240: CMP #240,#0 ;CHECK THE FIRST ADDRESS ROOTED
BNE AGAIN ;BRANCH TO RETRY IF NOT A "NOP"
CLP PC ;START SECONDARY BOOT AT ADDRESS ZER0

.SBTTL THIS IS THE START OF THE RK11/RK05 BOOT STRAP (DECPACK DISK CARTRIDGE, FK11-D)
;COMMAND REGISTER ADDRESS IS 177404

RK05: ASH #5,R2 ;LEFT SHIFT UNIT NUMBR 5 PLACES
MOV R2,6(R1) ;LOAD UNIT NUMBER INTO DEVICE
BR CSRH1 ;BRANCH TO COMMON READ CODE

```
1165  
1166  
1167  
1168 173610 060017  
1169 173612 011  
1170 173613 003  
1171  
1172 173614  
1173 173614 021  
1174 173615 071  
1175  
1176 173616 004003  
1177 173620  
1178 173620 005  
1179  
1180 173621 077  
1181  
1182  
1183  
1184 173622 001300  
1185 173624 007  
1186 173625 011  
1187 173626 031  
1188 173627 071  
1189 173630 001000  
1190  
1191  
1192 173632 007  
1193 173633 003  
1194 173634 027  
1195 173635 023  
1196
```

.SBTTL FUNCTION CODES FOR THE ALL OF THE DEVICES

```
TU10$: .WORD 060017 ;REWIND SELECTED DRIVE AND SET 800 BPI  
.BYTE 011 ;SPACE FORWARD COMMAND FOR TU10  
.BYTE 003 ;READ COMMAND FOR TU10  
;PACK ACKNOWLEDGE FOR RK06  
RK06$:  
RP04$: .BYTE 021 ;READ-IN PRESET FOR RP04; READ FOR RK06  
RS04$: .BYTE 071 ;READ COMMAND FOR RP04 & RS04  
TU56$: .WORD 004003 ;SEARCH FOR BLOCK 0, REVERSE DIRECTION  
RK05$:  
RP03$: .BYTE 005 ;READ COMMAND FOR TU56, RK05, RP03  
;THIS IS A FILLER-NON-ZERO BYTE  
;TO DISTINGUISH FROM THE (BYTE FOLLOWING  
;THE READ FORWARD COMMAND) IN TU16  
TU16$: .WORD 1300 ;FORMAT BITS FOR TU16, 800 BPI, NRZI  
.BYTE 007 ;REWIND SELECTED DRIVE  
.BYTE 011 ;DRIVE CLEAR COMMAND  
.BYTE 031 ;SPACE FORWARD  
.BYTE 071 ;READ FORWARD  
.WORD 1000 ;FRAME COUNT FRRCR  
RX01$: .EVEN ;INSURE WORD BOUNDARY  
.BYTE 007 ;READ SECTOR COMMAND FOR DRIVE ZERO  
.BYTE 003 ;EMPTY BUFFER COMMAND FOR DRIVE ZERO  
.BYTE 027 ;READ SECTOR COMMAND FOR DRIVE ONE  
.BYTE 023 ;EMPTY BUFFER COMMAND FOR DRIVE ONE
```

```
1197  
1198  
1199  
1200 173636 172522  
1201 173640 177342  
1202 173642 177404  
1203 173644 176714  
1204 173646 177440  
1205 173650 172440  
1206 173652 176700  
1207 173654 172040  
1208 173656 177170  
1209 173660 177550  
1210  
1211  
1212  
1213 173662 173610  
1214 173664 173616  
1215 173666 173620  
1216 173670 173620  
1217 173672 173614  
1218 173674 173622  
1219 173676 173614  
1220 173700 173616  
1221 173702 173632  
1222  
1223  
1224  
1225 173704 173144  
1226 173706 173124  
1227 173710 173576  
1228 173712 173204  
1229 173714 173260  
1230 173716 173336  
1231 173720 173272  
1232 173722 173464  
1233 173724 173500  
1234 173726 173416  
1235 173730 000000  
1236 173732 000000  
1237 000001
```

.SBTTL COMMAND AND STATUS REGISTER ADDRESS TABLE

```
CSRPTR: .WORD 172522 ;THIS IS THE C.S.R. ADDRESS FOR TU10  
.WORD 177342 ;THIS IS THE C.S.R. ADDRESS FOR THE TU56  
.WORD 177404 ;THIS IS THE C.S.R. ADDRESS FOR THE RK05  
.WORD 176714 ;THIS IS THE C.S.R. ADDRESS FOR THE RP03  
.WORD 177440 ;THIS IS THE C.S.R. ADDRESS FOR THE RK06  
.WORD 172440 ;THIS IS THE C.S.R. ADDRESS FOR THE RH11/TU16  
.WORD 176700 ;THIS IS THE C.S.R. ADDRESS FOR THE RH11/RP04  
.WORD 172040 ;THIS IS THE C.S.R. ADDRESS FOR THE RH11/RS04  
.WORD 177170 ;THIS IS THE C.S.R. ADDRESS FOR RX11/RX01  
.WORD 177550 ;THIS IS THE C.S.R. ADDRESS FOR THE PC11
```

.SBTTL FUNCTION POINTER TABLE

```
CMLPTR: .WORD TU10$ ;POINTER TO FUNCTION TABLE FOR THE TU10  
.WORD TU56$ ;POINTER TO FUNCTION TABLE FOR THE TU56  
.WORD RP05$ ;POINTER TO FUNCTION TABLE FOR THE RK05  
.WORD RP03$ ;POINTER TO FUNCTION TABLE FOR THE RP03  
.WORD RK06$ ;POINTER TO FUNCTION TABLE FOR THE RK06  
.WORD TU16$ ;POINTER TO FUNCTION TABLE FOR RH11/TU16  
.WORD RP04$ ;POINTER TO FUNCTION TABLE FOR THE RH70/RP04 OR RH11/RP0  
.WORD RS04$ ;POINTER TO FUNCTION TABLE FOR THE PH70/RS04 OR RH11/RP0  
.WORD RX01$ ;POINTER TO FUNCTION TABLE FOR THE RX11/RX01
```

.SBTTL STARTING ADDRESS TABLE

```
ADDRS: .WORD TU10 ;STARTING ADDRESS FOR THE TU11/TU10  
.WORD TU56 ;STARTING ADDRESS FOR THE TU11/TU56  
.WORD RK05 ;STARTING ADDRESS FOR THE RK11/RK05  
.WORD RP03 ;STARTING ADDRESS FOR THE RP11/RP03  
.WORD RK06 ;STARTING ADDRESS FOR THE RK06  
.WORD TU16 ;STARTING ADDRESS FOR THE RH70/TU16 (800 BPI NRZI)  
.WORD RP04 ;STARTING ADDRESS FOR THE RH70/RP04 OR RH11/RP04  
.WORD RS04 ;STARTING ADDRESS FOR THE RH70/RS04 OR RH11/RS04  
.WORD RX01 ;STARTING ADDRESS FOR THE RX11/RX01  
.WORD PC11 ;STARTING ADDRESS FOR THE PC11  
.WORD 0 ;RESERVED  
.WORD 0 ;RESERVED  
.END
```


CCMMEN	328#	788	914												
ENDCUP	328#	798	932												
MSG1	343#	345													
MSG10	483#	485													
MSG11	502#	504													
MSG12	525#	527													
MSG13	548#	550													
MSG14	567#	569													
MSG15	592#	594													
MSG16	618#	620													
MSG17	645#	647													
MSG2	358#	360													
MSG20	676#	678													
MSG21	699#	701													
MSG22	737#	739													
MSG23	800#	802													
MSG24	851#	853													
MSG3	375#	377													
MSG4	397#	399													
MSG5	418#	420													
MSG6	438#	440													
MSG7	456#	458													
NXTTST	328#	343	358	375	397	418	438	456	483	502	525	548	567	592	618
	645	676	699	737	800	851									
SKIP	328#	355	372	394	415	435	453	480	499	522	545	564	589	615	642
	673	696													
STARS	328#	343	350	358	365	375	387	397	409	418	429	438	449	456	469
	483	495	502	514	525	538	548	560	567	580	592	605	618	630	645
	659	676	688	699	709	737	750	800	820	851	869				
\$\$NXT	328#	343	358	375	397	418	438	456	483	502	525	548	567	592	618
	645	676	699	737	800	851									
\$\$SKIP	328#	355	372	394	415	435	453	480	499	522	545	564	589	615	642
	673	696													

- ABS. 173734 000

ERRORS DETECTED: 0
 DEFAULT GLOBALS GENERATED: 0

.DSK2:DQM9AA.SEQ/SOL/CRF=DQM9AA.P11
 RUN-TIME: 2 3 .2 SECONDS
 RUN-TIME RATIO: 43/5=7.3
 CCRE USED: 8K (15 PAGES)