

IDENTIFICATION

PRODUCT CODE:           MAINDEC-11-DCKBH-A1-D  
PRODUCT NAME:           11/45 REGISTERS TEST  
DATE CREATED:            15 MAR 1972  
MAINTAINER:             DIAGNOSTIC GROUP  
AUTHOR:                 JOHN ADAMS

COPYRIGHT(c) 1972  
DIGITAL EQUIPMENT CORPORATION  
MAYNARD, MASS

1,0 ABSTRACT

THIS IS A TEST OF ALL THE 11/45 HARDWARE REGISTERS (R10-15, SUPERVISOR STACK POINTER(R16), USER STACK POINTER(R17), AND THE MICRO BREAK REGISTER, THIS TEST INSURES THAT ALL BITS IN EACH OF THE REGISTERS CAN BE SET AND CLEARED PROPERLY,

2,0 REQUIREMENTS

2,1 EQUIPMENT

BASIC 11/45 SYSTEM

2,2 STORAGE

THIS PROGRAM USES 0 THRU 17500

2,3 PRELIMINARY PROGRAMS

D0AA THRU D0MA

3,0 LOADING PROCEDURE

LOAD PROGRAM USING ABS LOADER

4,0 STARTING PROCEDURE

LOAD ADDRESS 200, PRESS START, THE PROGRAM WILL LOOP AND RING BELL ON PASS COMPLETION,

5,0 OPERATING PROCEDURE

5,1 SWITCH SETTINGS

NONE

5,2 SUBROUTINE ABSTRACTS

5,2,1 SCOPE

SCOPE IS A MOVE PC,R1 AND STORES THE PC+2 IN R1,

5,2,2 HLT

HLT IS A HALT INSTRUCTION,

6,0 ERRORS

ALL ERRORS WILL CAUSE A HALT TRAP AND INTERRUPT ERRORS WILL CAUSE A HALT AT VECTOR+2,

6,1 ERROR RECOVERY

PRESS CONTINUE TO PROCEED TO NEXT TEST

6,2 ERROR LOOPING

TO LOOP ON AN ERROR, PLACE A BRANCH TO THE PREVIOUS SCOPE INSTRUCTION IN PLACE OF THE HALT INSTRUCTION, NOTE THAT IF THE ERROR IS INTERMITTANT THAT THE TEST WILL DROP THRU THE HALT AND PROCEED TO THE NEXT TEST, THEREFORE, TO LOOP THE TEST CONTINUOUSLY REPLACE THE REG ,+1 INSTRUCTION IMMEDIATELY PRECEEDING THE HALT WITH A BRANCH BACK TO THE PREVIOUS SCOPE,

TO LOOP ON TRAP FAILURES, PATCH IN THE FOLLOWING ROUTINE AT THE ADDRESS OF THE TRAP VECTOR,

```
TRAPVEC:      TRAPVEC+4
TRAPVEC+2:    0
TRAPVEC+4:    012716 ;MOVE SCOPE ADDRESS TO STACK
TRAPVEC+6:    ADDRESS ;ADDRESS OF PREVIOUS SCOPE
```

TRAPVEC+101      000006 ;RETURN TO TEST AT SCOPE  
RESTORE ALL LOCATIONS BEFORE PROCEEDING TO NEXT TEST,

7,0      RESTRICTIONS  
          NONE

8,0      MISCELLANEOUS  
          ON TRAP ERRORS THE STACK POINTER(R6) WILL CONTAIN THE  
          ADDRESS WHERE THE TRAP OCCURED,

8,1      EXECUTION TIME  
          THIS PROGRAM TAKES ABOUT 1 MINUTE,

8,2      STACK POINTER  
          THIS PROGRAM INITIALLY SETS THE STACK POINTER AT 500,

1

```

,TITLE MAINDEC-11-DCKBH-A ALL PDP11/45 REGISTERS
,NLIST MC,MD,SEQ
,LIST ME
,ABS
)TEST DCKBH-A THIS DIAGNOSTIC TESTS THAT ALL BITS IN THE NEW 11/45 REGISTERS
)R10-R15, SUPERVISOR & USER STACK POINTER (SSP & USP), AND MICRO BREAK REGISTER
)CAN BE SET AND CLEARED, AND ARE SELECTED PROPERLY.
)NOTE! ALL PREREQUISITE INSTRUCTION TESTS SHOULD BE SUCCESSFULLY RUN
)BEFORE THIS PROGRAM.
)NOTE! R0-R7 REFERS TO CONVENTIONAL (11/22) REGISTERS AND R10-R17 REFERS TO
)ADDITIONAL 11/45 REGISTERS, KSP,SSP,AND USP REFER TO THE KERNEL,SUPERVISOR,
)AND USER STACK POINTERS.
)STARTING PROCEDURE
)LOAD ADDRESS=200
)PRESS START
)KERNEL STACK POINTER IS AT 500
)SUPERVISOR STACK POINTER IS AT 600
)USER STACK POINTER IS AT 700
)BELL WILL RING WHEN TEST IS COMPLETE

```

```

)REGISTER IDENTIFIERS THESE BITS IDENTIFY EACH REGISTER
)REGISTER 0 IDENT
000001 BIT0=1 j " 1 "
000002 BIT1=2 j " 2 "
000004 BIT2=4 j " 3 "
000010 BIT3=10 j " 4 "
000020 BIT4=20 j " 5 "
000040 BIT5=40 j " 6 "
000100 BIT6=100 j " 7 "
000200 BIT7=200 j " 8 "

```

```

)UPPER SET
)REGISTER 10 IDENT
000400 BIT8=400 j " 11 "
001000 BIT9=1000 j " 12 "
002000 BIT10=2000 j " 13 "
004000 BIT11=4000 j " 14 "
010000 BIT12=10000 j " 15 "
020000 BIT13=20000 j " 16 "
040000 BIT14=40000 j " 17 "
100000 BIT15=100000 j " 17 "

```

```

000000 R0=%0
000001 R1=%1
000002 R2=%2
000003 R3=%3
000004 R4=%4
000005 R5=%5
000006 R6=%6
000007 R7=%7
000006 KSP=%6 jKERNEL'S STACK POINTER
000006 SSP=%6 jSUPERVISOR'S STACK POINTER
000006 USP=%6 jUSER'S STACK POINTER
000007 PC=%7

```

```

000000 R10=%0
000001 R11=%1
000002 R12=%2
000003 R13=%3
000004 R14=%4
000005 R15=%5
000006 R16=%6
000007 R17=%7

000500 KPTR=500 jKERNEL'S INITIAL STACK POINTER
000600 SPTR=600 jSUPERVISOR'S INITIAL STACK POINTER
000700 UPTR=700 jUSER'S INITIAL STACK POINTER

)REGISTER ADDRESSES
177570 DISPLAY=177570 jADDRESS OF CONSOLE DISPLAY REGISTER
177776 PSW=177776 jADDRESS OF PROCESSOR STATUS WORD
177770 UBREAK=177770 jADDRESS OF MICRO BREAK REGISTER
177564 TPCSR=177564
177566 TPBUF=177566
177570 SWR=177570 jADDRESS OF CONSOLE SWITCH REGISTER
226226 POP2=226226 jCHR (5)+(6)+POPS 2 WORDS OFF STACK
210701 SCOPE=010701 jMOV PC,R1 (R11)
)HLT=0

)VECTOR ADDRESSES
000004 ERRVEC=4 jADDRESS OF ERROR TRAP VECTOR
000014 TBITVEC=14 jADDRESS OF 17 BIT TRAP VECTOR
000030 EMTVEC=30 jADDRESS OF EMT TRAP VECTOR
000034 TRAPVEC=34 jADDRESS OF TRAP TRAP VECTOR

)BIT ASSIGNMENTS IN PSW
000000 KM=0 jKERNEL MODE
040000 SM=40000 jSUPERVISORY MODE
140000 UM=140000 jUSER MODE

```

```

000000 ,=0
000002 ,+2
000002 000000 HALT
000004 000006 ,+2
000006 000020 HALT
000010 000012 ,+2
000012 000020 HALT
000014 000016 ,+2
000016 000020 HALT
000020 000022 ,+2
000022 000022 HALT
000024 000026 ,+2
000026 000022 HALT
000030 000032 ,+2
000032 000022 HALT
000034 000026 ,+2
000036 000022 HALT
000040 000042 ,+2
000042 000020 HALT
000044 000046 ,+2

```

000046	000070	HALT
000052	000052	,+2
000052	000072	HALT
000054	000056	,+2
000056	000070	HALT
000060	000062	,+2
000062	000070	HALT
000064	000066	,+2
000066	000070	HALT
000070	000072	,+2
000072	000070	HALT
000074	000076	,+2
000076	000070	HALT
000100	000102	,+2
000102	000000	HALT
000104	000106	,+2
000106	000070	HALT
000110	000112	,+2
000112	000070	HALT
000114	000116	,+2
000116	000070	HALT
000120	000122	,+2
000122	000000	HALT
000124	000126	,+2
000126	000000	HALT
000130	000132	,+2
000132	000070	HALT
000134	000136	,+2
000136	000070	HALT
000140	000142	,+2
000142	000070	HALT
000144	000146	,+2
000146	000000	HALT
000150	000152	,+2
000152	000000	HALT
000154	000156	,+2
000156	000000	HALT
000160	000162	,+2
000162	000000	HALT
000164	000166	,+2
000166	000070	HALT
000170	000172	,+2
000172	000000	HALT
000174	000176	,+2
000176	000000	HALT
000200	000202	,+2
000202	000000	HALT
000204	000206	,+2
000206	000000	HALT
000210	000212	,+2
000212	000000	HALT
000214	000216	,+2
000216	000000	HALT
000220	000222	,+2

000222	000070	HALT
000224	000226	,+2
000226	000000	HALT
000230	000232	,+2
000232	000000	HALT
000234	000236	,+2
000236	000070	HALT
000240	000242	,+2
000242	000070	HALT
000244	000246	,+2
000246	000000	HALT
000250	000252	,+2
000252	000000	HALT
000254	000256	,+2
000256	000000	HALT
000260	000262	,+2
000262	000000	HALT
000264	000266	,+2
000266	000000	HALT
000270	000272	,+2
000272	000000	HALT
000274	000276	,+2
000276	000000	HALT
000300	000302	,+2
000302	000000	HALT
000304	000306	,+2
000306	000000	HALT
000310	000312	,+2
000312	000000	HALT
000314	000316	,+2
000316	000000	HALT
000320	000322	,+2
000322	000000	HALT
000324	000326	,+2
000326	000000	HALT
000330	000332	,+2
000332	000070	HALT
000334	000336	,+2
000336	000000	HALT
000340	000342	,+2
000342	000070	HALT
000344	000346	,+2
000346	000070	HALT
000350	000352	,+2
000352	000070	HALT
000354	000356	,+2
000356	000070	HALT
000360	000362	,+2
000362	000070	HALT
000364	000366	,+2
000366	000070	HALT
000370	000372	,+2
000372	000070	HALT
000374	000376	,+2

```

000376 000000      HALT
000200 000000      ,#220
000200 000167 002604      JMP      START
000000      ,#1000
001000      ICNT10      IPASS COUNT
001000      TEMP10
001000      ,#4
001010 005067 177764      START: CLR      ICNT
001014 016737 177760 177570 BEGIN: MOV      ICNT,#0DISPLAY  I DISPLAY PASS COUNT
001022 012706 005000      MOV      #KPTR,KSP      I INITIALIZE THE STACK POINTER
001026 032737 004000 177570      BIT      #400,#SWR      I LOAD MICRO BREAK REGISTER?
001034 001403      BEQ      ,+10
001036 113737 177570 177770      MOVB    #SWR,#UBREAK  I LOAD MICRO BREAK REG WITH SP=7
001044 005067 176726      CLR      PSW
I LOAD EACH REGISTER WITH ITS IDENTIFIER
001050 012700 000001      T01     MOV      #BIT0,R0
001054 012701 000002      MOV      #BIT1,R1
001060 012702 000004      MOV      #BIT2,R2
001064 012703 000010      MOV      #BIT3,R3
001070 012704 000020      MOV      #BIT4,R4
001074 012705 000040      MOV      #BIT5,R5
001100 012767 004000 176670      MOV      #BIT11,PSW      I SET REGISTER SET BIT
001106 012700 000400      MOV      #BIT8,R10
001112 012701 001000      MOV      #BIT9,R11
001116 012702 002000      MOV      #BIT10,R12
001122 012703 004000      MOV      #BIT11,R13
001126 012704 012000      MOV      #BIT12,R14
001132 012705 020000      MOV      #BIT13,R15
001136 005067 176634      CLR      PSW      I SWITCH TO CONVENTIONAL REGISTERS

```

```

I TEST THAT ALL REGISTERS WERE PROPERLY LOADED
001142 022700 000001      CMP      #BIT0,R0
001146 001401      BEQ      ,+4
001150 000000      HLT
001152 022701 000002      CMP      #BIT1,R1
001156 001401      BEQ      ,+4
001160 000000      HLT
001162 022702 000004      CMP      #BIT2,R2
001166 001401      BEQ      ,+4
001170 000000      HLT
001172 022703 000010      CMP      #BIT3,R3
001176 001401      BEQ      ,+4
001200 000000      HLT
001202 022704 000020      CMP      #BIT4,R4
001206 001401      BEQ      ,+4
001210 000000      HLT
001212 022705 000040      CMP      #BIT5,R5
001216 001401      BEQ      ,+4
001220 000000      HLT
001222 022706 000500      CMP      #KPTR,KSP
001226 001401      BEQ      ,+4
001230 000000      HLT
I SWITCH TO UPPER REGISTERS
001232 012767 004000 176536      MOV      #BIT11,PSW
001240 022700 000400      CMP      #BIT8,R10
001244 001401      BEQ      ,+4
001246 000000      HLT
001250 022701 001000      CMP      #BIT9,R11
001254 001401      BEQ      ,+4
001256 000000      HLT
001260 022702 002000      CMP      #BIT10,R12
001264 001401      BEQ      ,+4
001266 000000      HLT
001270 022703 004000      CMP      #BIT11,R13
001274 001401      BEQ      ,+4
001276 000000      HLT
001300 022704 010000      CMP      #BIT12,R14
001304 001401      BEQ      ,+4
001306 000000      HLT
001310 022705 020000      CMP      #BIT13,R15
001314 001401      BEQ      ,+4
001316 000000      HLT
I R7 CHECK
001320 012707 001330      MOV      #T0X,R17
001324 000000      HLT
001326 000000      HLT

```

41

```

001330 005067 176442 T2X: CLR PSW
001334 012721 SCOPE

ICHECK THAT ALL BITS IN R10 CAN BE SET/CLEARED,
001336 012767 024002 176432 A01 MOV #BIT11,PSW
001344 012767 020002 177432 MOV #20,TEMP+2
001352 012720 020001 MOV #1,R10
001356 010067 177420 MOV R10,TEMP
001362 006367 177414 A0A1 ASL TEMP
001366 006320 ASL R10
001370 020067 177406 CMP R10,TEMP
001374 001421 BEQ ,+4
001376 000000 HLT
001400 005367 177400 DEC TEMP+2
001404 001366 BNE A0A
001406 010701 SCOPE

ICHECK THAT ALL BITS IN R11 CAN BE SET/CLEARED,
001410 012767 004000 176360 A11 MOV #BIT11,PSW
001416 012767 000020 177360 MOV #20,TEMP+2
001424 012721 000001 MOV #1,R11
001430 010167 177346 A1A1 MOV R11,TEMP
001434 006367 177342 ASL TEMP
001440 006301 ASL R11
001442 020167 177334 CMP R11,TEMP
001446 001401 BEQ ,+4
001450 000000 HLT
001452 005367 177326 DEC TEMP+2
001456 001366 BNE A1A
001460 010701 SCOPE

ICHECK THAT ALL BITS IN R12 CAN BE SET/CLEARED,
001462 012767 004000 176306 A21 MOV #BIT11,PSW
001470 012767 000020 177306 MOV #20,TEMP+2
001476 012722 000001 MOV #1,R12
001502 010267 177274 A2A1 MOV R12,TEMP
001506 006367 177270 ASL TEMP
001512 006302 ASL R12
001514 020267 177262 CMP R12,TEMP
001520 001401 BEQ ,+4
001522 000000 HLT
001524 005367 177254 DEC TEMP+2
001530 001366 BNE A2A
001532 010701 SCOPE

ICHECK THAT ALL BITS IN R13 CAN BE SET/CLEARED,
001534 012767 004000 176234 A31 MOV #BIT11,PSW
001542 012767 000020 177234 MOV #20,TEMP+2
001550 012723 000001 MOV #1,R13
001554 010367 177222 A3A1 MOV R13,TEMP
001560 006367 177216 ASL TEMP
001564 006303 ASL R13
001566 020367 177210 CMP R13,TEMP
    
```

41

```

001572 001421 BEQ ,+4
001574 000000 HLT
001576 005367 177202 DEC TEMP+2
001622 001366 BNE A3A
001604 010701 SCOPE

ICHECK THAT ALL BITS IN R14 CAN BE SET/CLEARED,
001614 012767 004000 176162 A41 MOV #BIT11,PSW
001616 012767 000020 177162 MOV #20,TEMP+2
001622 012724 000001 MOV #1,R14
001626 010467 177150 A4A1 MOV R14,TEMP
001632 006367 177144 ASL TEMP
001636 006304 ASL R14
001640 020467 177136 CMP R14,TEMP
001644 001401 BEQ ,+4
001646 000000 HLT
001650 005367 177130 DEC TEMP+2
001654 001366 BNE A4A
001656 010701 SCOPE

ICHECK THAT ALL BITS IN R15 CAN BE SET/CLEARED,
001660 012767 004000 176110 A51 MOV #BIT11,PSW
001666 012767 000020 177110 MOV #20,TEMP+2
001674 012725 000001 MOV #1,R15
001700 010567 177076 A5A1 MOV R15,TEMP
001704 006367 177072 ASL TEMP
001710 006325 ASL R15
001712 020567 177064 CMP R15,TEMP
001716 001401 BEQ ,+4
001720 000000 HLT
001722 005367 177056 DEC TEMP+2
001726 001366 BNE A5A
001730 010701 SCOPE

001732 012767 004000 176236 MOV #BIT11,PSW
001740 012720 000400 MOV #BIT8,R10
001744 012721 001000 MOV #BIT9,R11
001750 012722 002000 MOV #BIT10,R12
001754 012723 004000 MOV #BIT11,R13
001760 012724 010000 MOV #BIT12,R14
001764 012725 020000 MOV #BIT13,R15
001770 005067 176002 CLR PSW
001774 010701 SCOPE

001776 012767 024000 175772 T11 MOV #BIT11,PSW
002210 010067 175766 T1A: MOV R10,PSW
002212 016767 175762 MOV PSW,TEMP
002216 032767 000001 R11 #BIT0,TEMP
002220 001421 BEQ ,+4
002226 000000 HLT
002230 005367 175766 *ST TEMP
002234 001421 BEQ ,+4
002236 000000 HLT
    
```

```

IGN UPPER SET
MOVE BITS TO PSW (SWITCHES
INTO 11/20 REAS.)
WAS CORRECT X2 LOADED IN PSW
IF BIT 0 WAS SET 11/22 REG 7
WAS INCORRECTLY SELECTED
IF TRULY R10 PSW WILL BE
CLEAR
ERROR! DID INST AT T1A CLR PSW?
    
```

```

002240 012771 SCOPE
002242 012767 004000 175726 T2: MOV #BIT11,PSW
002250 012067 175722 MOV R10,PSW ;ISL 11/22 REGS.
002254 013067 175716 MOV R0,PSW ;MOVE BIT2 TO PSW (SFTS 0)
002260 103401 PCS ;IS CARRY SET?
002262 000000 HLT ;R0 NOT SELECTED
002264 010701 SCOPE

002266 012767 004000 175702 T3: MOV #BIT11,PSW
002274 040367 175676 R1C R13,PSW ;CLEAR BIT11 IN PSW
002280 010267 175672 MOV R2,PSW ;MOVE R11 TO PSW
002284 016767 175666 176670 MOV PSW,TEMP
002288 022767 000000 176662 CMP #BIT2,TEMP
002292 001401 BEQ ,+4
002296 000000 HLT
002300 010701 SCOPE

002302 012767 004000 175642 T4: MOV #BIT11,PSW
002310 160367 175636 SUB R13,PSW
002314 074267 175632 XOR R2,PSW
002318 016767 175626 176630 MOV PSW,TEMP
002322 022767 000000 176622 CMP #BIT2,TEMP
002326 001401 BEQ ,+4
002330 000000 HLT
002334 010701 SCOPE

002336 012767 004000 175602 T5: MOV #BIT11,PSW
002344 074367 175576 XOR R13,PSW
002348 074367 175572 XOR R3,PSW
002352 016767 175566 176570 MOV PSW,TEMP
002356 022767 000010 176562 CMP #BIT3,TEMP
002360 001401 BEQ ,+4
002364 000000 HLT
002368 010701 SCOPE

002370 012767 004000 175542 T6: MOV #BIT11,PSW
002374 012767 002276 175552 MOV #T6A,TBITVEC
002378 005067 175550 CLR TBITVEC+2
002382 052767 000020 175522 #BIT4,PSW ;ATTEMPT TO SET #T BIT
002386 016767 175516 176520 MOV PSW,TEMP
002390 022767 004000 176512 CMP #BIT11+BIT2,TEMP;#T BIT SHOULD NOT HAVE SET
002394 001404 BEQ T6X ;#T WAS SET BY CLR TBITVEC+2 INST.
002398 000000 HLT ;ERROR! ONLY BIT11 & 2 SHOULD BE SET
002402 000402 BR T6X
002406 000000 HLT T6A: ;ERROR! #T BIT CAUSED A TRAP
002410 000000 HLT POP2
002414 022626 T6X: SCOPE

002416 012767 002344 175502 T7: MOV #T7A,TBITVEC
002420 012767 004000 175456 MOV #BIT11,PSW
002424 012705 004020 MOV #BIT11+BIT4,R15
002428 074567 175446 XOR R15,PSW
002432 016767 175442 176444 MOV PSW,TEMP
002436 001404 BEQ T7X

```

```

002340 000000 HLT
002342 000402 BR T7X
002344 000000 HLT T7A:
002346 022626 POP2
002350 012767 000016 175436 T7X: MOV #16,14
002354 010701 SCOPE

002356 012767 004000 175410 T10: MOV #BIT11,PSW
002360 012705 004000 MOV #BIT11,R15
002364 074567 175400 XOR R15,PSW
002368 074567 175374 XOR R5,PSW
002372 016767 175370 176372 MOV PSW,TEMP
002376 022767 000040 176364 CMP #BIT5,TEMP
002380 001401 BEQ ,+4
002384 000000 HLT
002388 010701 SCOPE

002390 012767 004000 175344 T11: MOV #BIT11,PSW
002394 005000 CLR R10
002398 010067 176342 MOV R10,TEMP
002402 001401 BEQ ,+4
002406 000000 HLT
002410 010701 SCOPE

002412 012767 004000 175322 T12: MOV #BIT11,PSW
002416 005000 CLR R10
002420 012767 000200 176316 MOV #BIT7,TEMP
002424 116700 176312 MOV#B TEMP,R10 ;MOV#B TO A REG; EXTENDS SIGN
002428 020027 177600 R10,#177600 ;DID SIGN EXTEND
002432 001401 BEQ ,+4
002436 000000 HLT
002440 012700 000400 MOV #BIT8,R10
002444 010701 SCOPE

002446 012767 004000 175262 T13: MOV #BIT11,PSW
002450 012701 177777 MOV #-1,R11
002454 010167 176256 MOV R11,TEMP
002458 026727 176252 177777 CMP TEMP,#-1
002462 001401 BEQ ,+4
002466 000000 HLT
002470 010701 SCOPE

002472 012767 004000 175230 T14: ;TEST THAT MOV#B TO A REGISTER EXTENDS *HE SIGN (SIGN = 0)
002476 012701 177777 MOV #BIT11,PSW
002480 012767 017777 MOV #-1,R11
002484 116721 176217 MOV #17777,TEMP
002488 022701 000037 MOV#B TEMP+1,R11
002492 001401 BEQ ,+4
002496 000000 HLT
002500 012701 001000 MOV #BIT9,R11
002504 010701 SCOPE

;TEST THAT XOR %R,%R OPERATES PROPERLY

```



```

227672 212767 224202 175166 T15: MOV #BIT11,PSW
227610 224273 XOR R12,R13
227612 213347 MOV R13,TEMP
227616 224727 176164 226222 NOP TEMP,#R11*17+R11
227674 201421 BEQ ,+4
227626 202020 HLT
227632 212723 224202 MOV #BIT11,R13
227634 212721 SCOPE

JTEST SDR WITH UPPER REGISTER SET
222636 212767 224202 175132 T16: MOV #BIT11,PSW
222644 212704 222221 MOV #1,R14
222650 200422 BR T16B
222652 202020 T16A: HLT
222654 200421 BR T16X
222656 227423 T16B: SDR R14,T16A
222660 212724 212223 T16X: MOV #BIT12,R14
222664 210721 SCOPE

JTEST ADD XR,XR USING UPPER REGISTER SET
222666 227322 T17: ADD R13,R12
222670 212267 176126 MOV R12,TEMP
222674 222767 226222 176100 CMP #BIT10+BIT11,TEMP
222722 201421 BEQ ,+4
222724 200020 HLT
222726 212722 202200 MOV #BIT10,R12
222712 210721 SCOPE

JTEST UPPER REGISTER SET (R13) IN AUTO INCREMENT MODE,
222714 205067 176064 T20: CLR TEMP+2 ;PRE SET MEMORY ADDRESS
222720 212767 177777 176054 MOV #1,TEMP
222726 212767 224202 175042 MOV #BIT11,PSW ;SWITCH TO UPPER REG. SET
222734 212703 201222 MOV #TEMP,R13 ;LOAD REGISTER
222740 212367 176040 MOV (R13),TEMP+2 ;MOVE TEMP TO TEMP+2
222744 222767 177777 176032 CMP #1,TEMP+2 ;WAS TEMP MOVED
222752 201421 BEQ ,+4
222754 200020 HLT ;ERROR!
222756 222723 201024 CMP #TEMP+2,R13 ;DID R13 INCREMENT
222762 201421 BEQ ,+4
222764 200020 HLT ;ERROR! R13 DID NOT AUTO-INCREMENT
222766 210721 SCOPE

JTEST UPPER REG. SET (R14) IN AUTO-DECREMENT MODE
222770 212767 201022 176006 T20A: MOV #TEMP,TEMP+2
222776 205067 176000 CLR TEMP
223022 212767 204200 174766 MOV #BIT11,PSW
223012 212724 201226 MOV #TEMP+4,R14
223014 214467 175762 MOV -(R14),TEMP
223020 222767 201222 175754 CMP #TEMP,TEMP
223026 201421 BEQ ,+4
223032 200020 HLT
223032 222724 201224 CMP #TEMP+2,R14 ;DID REGISTER AUTO-DECREMENT
223036 201421 BEQ ,+4
223040 200020 HLT
    
```

```

223042 210721 SCOPE

JTESTS 21 AND 22 HAVE BEEN DELETED!

JTEST UPPER REGISTER SET REGISTERS AS INDEX REGISTERS
223044 202240 T23: NOP ;THIS LOCATION MAY BE USED TO CLEAR
;REGISTER SET BIT.

223046 212767 201222 175730 MOV #TEMP,TEMP+2
223054 212767 177777 175720 MOV #1,TEMP
223062 212722 177776 MOV #2,R12 ;LOAD INDEX
223066 212225 MOV R12,R15 ;REGISTERS
223070 227275 201226 201006 ADD #TEMP+4(2),#TEMP+4(5) ;ADD TEMP [(TEMP+4(5))] TO ITSELF
223076 103421 BCS ,+4 ;I=I,+1 RESULTS IN CARRY
223102 200020 HLT
223102 222767 177776 175672 CMP #177776,TEMP ;RESULT CORRECT
223110 201421 BEQ ,+4
223112 200020 HLT
223114 210721 SCOPE

JTEST THAT ALL THREE STACK POINTERS (KSP,SSP,AND USP CAN BE SELECTED,
223116 212767 202020 174652 T24: MOV #KM,PSW ;KERNEL MODE!!!
223124 212726 202520 MOV #KPTR,KSP ;LOAD KERNEL STACK POINTER
223130 252767 203020 174640 BIS #SM,PSW ;SUPERVISORY MODE!!!
223136 212726 202620 MOV #SPTR,SSP ;LOAD SUPERVISOR STACK POINTER
223142 252767 142020 174626 BIS #UM,PSW ;USER MODE!!!
223150 212726 202720 MOV #UPTR,USP ;LOAD USER STACK POINTER
223154 212726 202720 MOV USP,TEMP ;GET USER STACK POINTER
223160 242767 122020 174610 RLC #BIT15,PSW ;SUPERVISORY MODE!!!
223166 212767 175612 MOV SSP,TEMP+2 ;GET SUPERVISOR STACK POINTER
223172 205067 174620 CLR PSW ;KERNEL MODE
223176 222726 202520 CMP #KPTR,KSP ;CHECK KERNEL STACK POINTER
223222 201421 BEQ ,+4
223224 200020 HLT ;ERROR! KERNEL STACK POINTER NOT LOADED

223226 222767 222620 175570 CMP #SPTR,TEMP+2 ;CHECK SUPERVISOR STACK POINTER
223214 201421 BEQ ,+4
223216 200020 HLT ;ERROR! SUPERVISOR STACK NOT LOADED

223222 222767 222720 175554 CMP #UPTR,TEMP ;CHECK USER STACK POINTER
223226 201421 BEQ ,+4
223232 200020 HLT ;ERROR! USER STACK POINTER NOT LOADED
223232 210721 SCOPE

JTEST THAT USR INST. OPERATES PROPERLY WITH REG. SET BIT SET
223234 212726 222522 T25: MOV #KPTR,KSP ;INITIALIZE THE STACK POINTER
223240 212720 202021 MOV #BIT0,R2 ;PRE SET RM
223244 212767 204202 174524 MOV #BIT11,PSW ;SPTR REG. SET BIT
223250 212722 202420 MOV #BIT0,R1 ;PRE SET R10
223254 224247 202022 USR R10,T25B ;GO TO T25B & SAVE R10 ON THE STACK
223260 202222 T25A: HLT ;USR DID NOT GO
223264 222726 202426 T25B: CMP #KPTR+2,KSP
223270 201421 BEQ ,+4 ;STACK POINTER DID NOT DECREMENT
223272 202020 HLT
223274 222767 202426 173124 CMP #BIT0,KPTR+2 ;WAS OLD CONTENTS OF R10 SAVED?
    
```

```

003372 01401      REC      ,+4
003374 00270      HLT
003376 02270 003262 CMP      #T25A,R10      ;ERROR! R10 NOT SAVED ON THE STACK
                                ;IN RETURN ADDRESS IN R10
003312 001471     HLT
003314 000000     HLT      ;ERROR! RETURN ADRS. NOT SAVED IN R10
003316 005067 174454 CLR      PSW
003322 02270 000021 CMP      #BIT0,R0      ;R0 LEFT UNCHANGED?
003326 001471     HLT
003330 000000     HLT      ;R0 GOT CHANGED
003332 010701     SCOPE

;TEST JSR INSTRUCTION USING UPPER REG SET IN DEST, CALCULATION
003334 012706 000500 T26:  MOV      #KPTR,KSP
003340 012725 000040      MOV      #BIT5,R5      ;PRE SET R5
003344 012767 004000 174424      MOV      #BIT11,PSW     ;SWITH TO UPPER REG. SET
003352 005005     CLR      R15      ;PRE SET R15
003354 004565 003362      JSR      R15,T26B(5)   ;GO TO T26B
003360 000000     HLT      ;ERROR! JSR FAILED
003362 005767 175110 T26A:  TST      KPTR-2      ;OLD CONTENTS OF R15 SAVED?
                                T26B:  BEQ      ,+4
003366 001401     HLT      ;ERROR! OLD CONTENTS OF R15 NOT SAVED
003370 000000     HLT      ;RETURN ADDRESS IN R15?
003372 022705 003360      CMP      #T26A,R15
003376 001421     HLT
003400 000000     HLT      ;ERROR! R15 DID NOT GET RETURN ADDRESS
003402 005067 174370      CLR      PSW      ;SWITCH TO LOWER REGISTERS
003406 022705 000040      CMP      #BIT5,R5      ;DID R5 CHANGE?
003412 001401     HLT
003414 000000     HLT      ;ERROR! R5 GOT CHANGED
003416 010701     SCOPE

;TEST RTS WITH UPPER REGISTERS
003420 012706 000500 T27:  MOV      #KPTR,KSP
003424 012716 001000      MOV      #BIT9,(KSP)
003430 012702 000004      MOV      #BIT2,R2      ;PRE SET R2
003434 012767 004000 174334      MOV      #BIT11,PSW     ;SWITCH TO UPPER REG. SET
003442 012702 003452      MOV      #T27A,R12     ;LOAD REG. WITH RETURN ADDRESS
003446 000202     RTS      R12      ;RETURN TO T27A [(R12)]
003450 000000     HLT      ;ERROR! RTS FAILED
003452 022706 000502 T27A:  CMP      #KPTR+2,KSP
003456 001401     BEQ      ,+4      ;WAS STACK POINTER INCREMENTED
003460 000000     HLT
003462 022702 001000      CMP      #BIT9,R12     ;ERROR! STACK POINTER WAS NOT INCREMENTED
003466 001401     BEQ      ,+4      ;WAS R12 RESTORED?
003470 000000     HLT
003472 005067 174300      CLR      PSW      ;ERROR! RTS DID NOT RESTORE R12
003476 022702 000004      CMP      #BIT2,R2      ;SWITCH TO LOWER REG. SET
003482 001401     BEQ      ,+4      ;DID R2 CHANGE?
003484 000000     HLT      ;ERROR! R2 CHANGED
003486 010701     SCOPE

;CHECK THAT ALL BITS IN KSP CAN BE SET/CLEARED;
003510 012700 000001      MOV      #1,R0      ;GET /i/ BIT
003514 012767 000000 174254 T30:  MOV      #KH,PSW
003522 010006      MOV      R0,KSP      ;LOAD KSP

```

```

003524 010602      MOV      KSP,R2      ;GET RESULT?
003526 005067 174244      CLR      PSW      ;KERNEL MODE!!!

003532 020200      CMP      R2,R0      ;WAS KSP LOADED CORRECTLY?
003534 001401     BEQ      ,+4
003536 000000     HLT
003540 006300      ASL      R0      ;SHIFT /i/ BIT THRU KSP
003542 103364      BCC      T30      ;UNTIL ALL BITS ARE TESTED
003544 010701     SCOPE

;CHECK THAT ALL BITS IN SSP CAN BE SET/CLEARED;
003546 012700 000001      MOV      #1,R0      ;GET /i/ BIT
003552 012767 040000 174216 T31:  MOV      #SH,PSW
003560 010006      MOV      R0,SSP     ;LOAD SSP
003562 013602      MOV      SSP,R2     ;GET RESULT
003564 005067 174206      CLR      PSW      ;KERNEL MODE!!!

003570 020200      CMP      R2,R0      ;WAS SSP LOADED CORRECTLY?
003572 001401     BEQ      ,+4
003574 000000     HLT
003576 006300      ASL      R0      ;SHIFT /i/ BIT THRU SSP
003600 103364      BCC      T31      ;UNTIL ALL BITS ARE TESTED
003602 010701     SCOPE

;CHECK THAT ALL BITS IN USP CAN BE SET/CLEARED;
003604 012700 000001      MOV      #1,R0      ;GET /i/ BIT
003610 012767 140000 174160 T32:  MOV      #UM,PSW
003616 010006      MOV      R0,USP     ;LOAD USP
003620 010602      MOV      USP,R2     ;GET RESULT
003622 005067 174150      CLR      PSW      ;KERNEL MODE!!!

003626 020200      CMP      R2,R0      ;WAS USP LOADED CORRECTLY?
003630 001401     BEQ      ,+4
003632 000000     HLT
003634 006300      ASL      R0      ;SHIFT /i/ BIT THRU USP
003636 103364      BCC      T32      ;UNTIL ALL BITS ARE TESTED
003640 010701     SCOPE

```

```

;CHECK THAT ALL BITS IN THE MICRO BREAK REGISTER (177772) CAN BE SET
;AND CLEARED
T33:  MOV #1,R0
      MOV #UBREAK,R2 ;GET ADDRESS OF MICRO BREAK REGISTER
T33A: MOV R2,(R2) ;LOAD TEST BIT INTO REGISTER
      MOV (R2),R3 ;GET RESULT
      CMP R0,R3 ;COMPARE RESULT & TEST BIT
      REQ ,+4
      HLT ;ERROR! TEST BIT (R2) DID NOT SET INTO REGISTER
      BIC R0,(R2) ;CLEAR TEST BIT IN REGISTER
      MOV (R2),R3 ;GET RESULT
      REQ ,+4
      HLT ;ERROR! TEST BIT DID NOT GET CLEARED
      ASLB R0 ;SHIFT TEST BIT UNTIL DONE
      BCC T33A
      SCOPE

;CHECK THAT RESET DOES NOT CLEAR MICRO BREAK REGISTER
T34:  MOV #1,#UBREAK ;SET ALL 1/S INTO REGISTER
      CMPB #1,#UBREAK ;CHECK RESULT
      REQ ,+4
      HLT ;ERROR!
      RESET ;RESET DOES NOT CLEAR REGISTER
      CMPB #1,#UBREAK ;CHECK THAT RESET DID NOT CLEAR ANY BITS
      BEQ ,+4
      HLT ;ERROR!
      SCOPE

T3740: 005267 175034 ENDI INC ICNT ;INCREMENT PASS COUNT
T3744: 026727 175030 001000 CMP ICNT,#1000 ;1000 PASSES?
T3752: 001402 BEQ DONE
T3754: 000167 175034 JMP BEGIN
T3760: 012767 000007 173600 DONE1 MOV #7,TP9UF ;RING THE BELL
T3766: 105767 173572 TSTB TPCSR ;WAIT FOR THE BELL
T3772: 100375 BPL ,+4 ;TO RING
T3774: 013702 000042 MOV #42,#2 ;GET DECTAPE MONITOR RETURN ADDRESS
T4000: 001404 BEQ DONE1 ;DO NOT RETURN IF (42)=0
T4002: 004712 JSR 7,(2) ;RETURN TO DECTAPE MONITOR
T4004: 000240 NOP ;ACT11
T4006: 000240 NOP ;OVERLAY
T4008: 000240 NOP ;AREA
T4012: 000167 174772 DONE11 JMP START ;RESTART TEST
      ;END
      000071

```

A0	001336	A0A	001362	A1	001410	A1A	001434
A2	001462	A2A	001506	A3	001534	A3A	001562
A4	001606	A4A	001632	A5	001660	A5A	001704
REGIN	001714	RITZ	000202	RIT1	000002	RIT10	002002
RIT11	004200	RIT12	010000	RIT13	020000	RIT14	040200
RIT15	100000	RIT12	000004	RIT3	000010	RIT4	000200
RIT5	000040	RIT6	000100	RIT7	000200	RIT8	000400
RIT9	001000	DISPLA	177570	DONE	003760	DONE1	004012
EMTVEC	000030	END	003740	ERRVEC	000004	HL*	000000
ICNT	001000	KM	000000	KPTR	000500	KSP	000000
PC	000000	POP2	022626	PSW	177776	R0	000000
R1	000000	R10	000000	R11	000001	R12	000000
R13	000000	R14	000000	R15	000000	R16	000000
R17	000000	R2	000000	R3	000000	R4	000000
R5	000000	R6	000000	R7	000000	SCOPE	010701
SM	000000	SP	000000	SPTR	000600	SSP	000000
START	001010	SWR	177570	TBITVE	000014	TEMP	001002
TPBLF	177566	TPCSR	177564	TRAPVE	000034	T0	001052
T7X	001330	T1	001776	T1A	002004	T10	002360
T11	002424	T12	002446	T13	002506	T14	002540
T15	002402	T16	002636	T16A	002652	T16B	002656
T14X	002460	T17	002666	T2	002042	T20	002714
T20A	002770	T23	003044	T24	003116	T25	003234
T25A	003262	T25B	003264	T26	003334	T26A	003360
T26B	003362	T27	003420	T27A	003452	T3	002066
T30	003514	T31	003552	T32	003610	T33	003642
T33A	003652	T34	003702	T4	002126	T5	002166
T6	002226	T6A	002276	T6X	002302	T7	002304
T7A	002344	T7X	002350	UBREAK	177770	UM	140200
UPTR	002700	USP	000006		004016		

ERRORS DETECTED: 2