

CONTENTS

- 1. ABSTRACT
- 1.1 DESIGN PHILOSOPHY
- 2. REQUIREMENTS
- 2.1 EQUIPMENT
- 2.3 PRELIMINARY PROGRAMS
- 3. LOADING PROCEDURE
- 4. STARTING PROCEDURE
- 4.1 CONTROL SWITCH SETTINGS
- 4.2 STARTING ADDRESS
- 4.3 PROGRAM AND/OR OPERATING PROCEDURE
- 5. OPERATIONAL SWITCH SETTINGS
- 5.1 SUBROUTINE ABSTRACT
- 6. ERRORS
- 7. RESTRICTIONS
- 8. MISCELLANEOUS
- 8.1 EXECUTION TIME
- 8.2 STACK POINTER
- 9. TEST DESCRIPTION

55
39
27
19
11
3
5
13
21
29
37
45
53
61
69
77
85
93
101
109
117
125
133
141
149
157
165
173
181
189
197
205
213
221
229
237
245
253
261
269
277
285
293
301
309
317
325
333
341
349
357
365
373
381
389
397
405
413
421
429
437
445
453
461
469
477
485
493
501
509
517
525
533
541
549
557
565
573
581
589
597
605
613
621
629
637
645
653
661
669
677
685
693
701
709
717
725
733
741
749
757
765
773
781
789
797
805
813
821
829
837
845
853
861
869
877
885
893
901
909
917
925
933
941
949
957
965
973
981
989
997

100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155

1. ABSTRACT

THIS DIAGNOSTIC WILL LET THE OPERATOR SELECT ONE OF TWO MODES OF OPERATION. THE OPERATOR MAY SELECT WHICH DRIVE HE WANTS TESTED OR HE CAN LET THE PROGRAM SEQUENCE THROUGH ALL THE DRIVES ON THE SYSTEM.

THE FIRST PART OF THIS DIAGNOSTIC WILL TEST THE DRIVE REGISTERS ASSOCIATED WITH THE DRIVE UNDER TEST. THE PROGRAM WILL ALSO TEST THE RH CONTROLLER REGISTERS TO CONFIRM THAT, FOR THE MOST PART, THE CONTROLLER IS WORKING CORRECTLY.

THE SECOND PART OF THIS DIAGNOSTIC WILL TEST THE DRIVE IN "MAINTENANCE MODE".

THE RS03 HAS BEEN DESIGNED WITH BUILT-IN TEST CAPABILITIES. THIS "MAINTENANCE MODE" TEST CAPABILITY ISOLATES THE DIGITAL ELECTRONICS FROM THE ANALOG AND ALLOWS INDEPENDENT TESTING OF THE DIGITAL LOGIC. THEREFORE, FAILURES LOCATED ENTIRELY IN THE LOGIC CAN BE SEPARATED FROM FAILURES OCCURRING IN THE ANALOG ELECTRONICS OR THE HEAD/DISK SUBASSEMBLY.

1.1 DESIGN PHILOSOPHY

BY SETTING BIT 00 IN THE MAINTENANCE REGISTER, THE MAINTENANCE MODE LOGIC IS ENABLED, AND THE REMAINING READ/WRITE BITS IN THE MAINTENANCE REGISTER ARE SUBSTITUTED FOR THE CORRESPONDING SIGNALS NORMALLY ORIGINATING FROM THE HEAD/DISK SUBASSEMBLY. THE READ-ONLY BITS IN THE MAINTENANCE REGISTER REFLECT THE STATES OF MAJOR SIGNALS DURING DRIVE OPERATION. BY SETTING AND CLEARING THE READ/WRITE BITS IN PREDETERMINED SEQUENCES AND SIMULTANEOUSLY MONITORING THE READ-ONLY BITS, IT IS POSSIBLE TO VERIFY THE OPERATION OF ALL OF THE DRIVE'S LOGIC. THIS INCLUDES ALL DRIVE TIMING AS WELL AS THE LOGIC ASSOCIATED WITH READING AND WRITING DATA.

--CAUTION--

A THOROUGH UNDERSTANDING OF THE RS03 LOGIC IS REQUIRED TO UTILIZE THIS DIAGNOSTIC EFFECTIVELY. REFER TO SECTIONS 2 AND 3 OF THE "RS03 DECDISK SERVICE MANUAL" (DEC-00 HRS3A-A-D) FOR DESCRIPTIONS OF THE DRIVE LOGIC.

2. REQUIREMENTS

2.1 EQUIPMENT

EO1

MAINDEC-11-DERSC-B
DERSCB.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 5

156
157

POP-11 WITH A MINIMUM OF 8K OF MEMORY AND AN RH11 CONTROLLER WITH A
RS03 DISK.

MAINDEC-11-DERSC-B
DERSCB.P11

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC PAGE 4
DESCRIPTION

158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213

2.3 PRELIMINARY PROGRAMS

NONE

3. LOADING PROCEDURE

USE STANDARD PROCEDURE FOR ABS TAPES.

4. STARTING PROCEDURE

4.1 CONTR . SWITCH SETTINGS

SEE SECTION 5 (ALL DOWN FOR WORST CASE TESTING)

4.2 STARTING ADDRESSES

4.3 PROGRAM AND/OR OPERATOR ACTION

LOAD PROGRAM INTO MEMORY USING ABS LOADER.

STARTING ADDRESSES

1. STARTING ADDRESS 200

A. SET SWITCHES (SEE SECTION 5)

B. PRESS START

C. THE PROGRAM WILL TYPE:

TEST ALL DRIVES? (Y OR N)

D. IF THE OPERATOR TYPES "Y" THE PROGRAM WILL TEST ALL RS03 DRIVES ON THE SYSTEM

E. IF THE OPERATOR TYPES "N" THE PROGRAM WILL TYPE

TYPE UNIT #

THE PROGRAM WILL ONLY TEST THAT DRIVE. THE PROGRAM WILL THEN TYPE:

GO1

MAINDEC-11-DERSC-B
DERSCB.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 7

214
215

"ALL ERROR LIGHTS ON SELECTED UNIT SHOULD
BE ON - CHECK - THEN HIT CONT"

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

THE OPERATOR SHOULD CHECK THESE LIGHTS TO MAKE SURE THAT THEY ARE ALL ON - THEN HIT CONTINUE. THE PROGRAM WILL THEN START TESTING THE UNIT THAT WAS SELECTED.

2. STARTING ADDRESS 220

- A. SET SWITCHES (SEE SECTION 5)
- B. PRESS START
- C. THE PROGRAM WILL THEN TEST ALL RS03 DRIVES ON THE SYSTEM.

5. OPERATIONAL SWITCH SETTINGS

SWITCH SETTINGS ARE:

- SW<15> = 1 HALT ON ERROR
- SW<14> = 1 LOOP ON TEST
- SW<13> = 1 INHIBIT TYPEOUTS
- SW<12> = 1 TYPEOUT ALL ERRORS IN DATA COMPARE ROUTINE
- SW<11> = 1 RUN MAINTENANCE MODE VERIFY TEST
- SW<10> = 1 BELL ON ERROR
- 0 BELL ON PASS COMPLETE
- SW<09> = 1 LOOP ON ERROR
- SW<08> = 1 LOOP ON TEST IN SW<7:0>

5.1 SUBROUTINE ABSTRACTS

THIS PROGRAM USES TRAP INSTRUCTIONS TO EXECUTE CLOCKING AND REGISTER CHECKING. THE TRAP INSTRUCTIONS THAT WE USED, ARE LISTED BELOW WITH A BREIF DESCRIPTION OF WHAT EACH ONE DOES.

5.1.1 CLROK

TRAPS TO A TAG CALLED ".CLROK". THIS ROUTINE CLEARS ALL REGISTERS BY SETTING THE "CLEAR BIT" IN RSCS2. (MOV#40, RMC S2) THE NUMBER OF THE UNIT UNDER TEST IS THEN RELOADED INTO RSCS2 AND THE PROGRAM RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE CLROK INSTRUCTION.

5.1.2 MRDMD

TRAPS TO A TAG CALLED ".MRDMD". THIS ROUTINE PUTS THE DRIVE INTO MAINTENANCE MODE BY LOADING #000001 INTO RSMR AND THEN RETURNS TO THE

216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271

MAINDEC-11-DERSC-B
DERSCB.P11

RS11-R503 MAINTENANCE MODE DIAGNOSTIC I01 MACY11 27(732) 04-OCT-76 12:56 PAGE 9

272

NEXT INSTRUCTION FOLLOWING THE MRDMD INSTRUCTION.

MAINDEC-11-DEPSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 6

5.1.3 MRINT

TRAPS TO A TAG CALLED ".MRINT". CLOCKS THE MAINTENANCE REGISTER TWICE WITH AN 11 AND A 1 AND RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MRINT INSTRUCTION.

5.1.4 MRIND

TRAPS TO A TAG CALLED ".MRIND". CLOCKS AN INDEX PULSE INTO THE MAINTENANCE REGISTER THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MRIND INSTRUCTION.

5.1.5 MRCLK

TRAPS TO A TAG CALLED ".MRCLK". CLOCKS THE MAINTENANCE REGISTER WITH AN 11 AND A 1, UPDATES THE CLOCK COUNTER, AND THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MRCLK INSTRUCTION.

5.1.6 MRCK

TRAPS TO A TAG CALLED ".MRCK". THIS ROUTINE CHECKS THE MAINTENANCE REGISTER TO EQUAL THE VALUE FOLLOWING THE MRCK INSTRUCTION. IF THE MAINTENANCE REGISTER DOES NOT COMPARE, THE PROGRAM RETURNS TO THE "HLT" INSTRUCTION FOLLOWING THE CORRECT VALUE AND PRINTS OUT THE ERROR. IF THE MAINTENANCE REGISTER IS CORRECT, THE PROGRAM RETURNS TO THE INSTRUCTION FOLLOWING THE "HLT" INSTRUCTION.

5.1.7 DSCK

TRAPS TO A TAG CALLED ".DSCK". THIS ROUTINE CHECKS THE DRIVE STATUS REGISTER AND WORKS THE SAME WAY AS THE MRCK ROUTINE.

5.1.8 XBIT

TRAPS TO A TAG CALLED ".XBIT". THIS ROUTINE GETS ONE DATA BIT THAT IS CURRENTLY BEING WRITTEN FROM THE DATA BUFFER IN CORE AND STORES IT IN A LOCATION CALLED NOWOD. THE PREVIOUS CONTENTS OF NOWOD IS STORED IN LASTOD. THIS INFORMATION IS USED BY THE CLKD1 AND CLKD0 ROUTINES TO DETERMINE THE CORRECT STATE OF THE MMDB (BIT 12) BIT IN RSMR WHEN WRITING. THIS ROUTINE MAKES BITS 16 AND 17 OF EACH DATA WORD (RS03 WRITES 18 BIT WORDS) EQUAL ZERO. THE PROGRAM RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE XBIT INSTRUCTION.

273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 7

5.1.9 CLKD1 AND CLKD0

TRAPS TO LOCATIONS ".CLKD1" AND ".CLKD0". THESE TWO ROUTINES USE THE DATA BITS RECEIVED FROM THE XBIT ROUTINE TO DETERMINE THE CORRECT STATE OF MWD8 (BIT 12) IN RSMR WHEN WRITING. THESE ROUTINES ALSO CALCULATE THE CORRECT STATES OF THE CRCW, SB, AND LSR BITS IN RSMR AND DOES A COMPARE FOR THE CORRECT ANSWER. IF THE MAINTENANCE REGISTER DOES NOT COMPARE, THE PROGRAM RETURNS TO THE "HLT" INSTRUCTION FOLLOWING THE TRAP AND TYPES OUT THE ERROR. IF THE MAINTENANCE REGISTER WAS CORRECT, THE PROGRAM RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE "HLT."

5.1.10 RBIT

TRAPS TO A TAG CALLED ".RBIT". THIS ROUTINE GETS THE ONE DATA BIT THAT ARE CURRENTLY BEING "READ" FROM THE DISK FROM THE INBUF DATA TABLE IN CORE AND STORES THAT BIT IN A LOCATION CALLED NOW00. THE PROGRAM THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE RBIT INSTRUCTION.

5.1.11 CLKR1 AND CLKR0

TRAPS TO LOCATIONS ".CLKR1" AND ".CLKR0". THESE TWO ROUTINES USING THE DATA BITS RECEIVED FROM THE RBIT ROUTINE SET AND CLEAR THE MRD8 (BIT 2) BIT IN RSMR IN THE PROPER SEQUENCE CORRESPONDING TO THE DATA PATTERN WHICH IS BEING "READ". THESE ROUTINES ALSO CALCULATE THE CORRECT STATES OF THE CRCW AND SB BITS IN RSMR AND DOES A COMPARE FOR THE CORRECT ANSWER. IF THE MAINTENANCE REGISTER DOES NOT COMPARE, THE PROGRAM RETURNS TO THE "HLT" INSTRUCTION FOLLOWING THE TRAP AND TYPES OUT THE ERROR. IF THE MAINTENANCE REGISTER WAS CORRECT, THE PROGRAM RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE HLT.

5.1.12 MCLK1

TRAPS TO A TAG CALLED ".MCLK1". THIS ROUTINE CLOCKS THE MAINTENANCE REGISTER BY MOVING A 11 INTO RSMR. UPDATES THE CLOCK COUNTER AND THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MCLK1 INSTRUCTION.

5.1.13 MCLK0

TRAPS TO A TAG CALLED ".MCLK0". THIS ROUTINE CLOCKS THE MAINTENANCE REGISTER BY MOVING A 1 INTO RSMR. RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MCLK0 INSTRUCTION.

329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC PAGE 8
DESCRIPTION

5.1.14 MCLKB

TRAPS TO A TAG CALLED ".MCLKB". CLOCKS THE MAINTENANCE REGISTER WITH A 1 AND A 11, UPDATES THE CLOCK COUNTER, AND THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MCLKB INSTRUCTION.

5.1.15 SCOPE

THIS SUBROUTINE CALL IS PLACED BETWEEN EACH SUBTEST IN THE INSTRUCTION SECTION. IT RECORDS THE STARTING ADDRESS OF EACH SUBTEST AS IT IS BEING ENTERED IN LOCATION "LAD". IF A SCOPE LOOP IS REQUESTED, THE CURRENT SUBTEST WILL BE LOOPED UPON. THE CONTENTS OF LAD MAY BE USED TO DETERMINE THE LAST SUBTEST SUCCESSFULLY COMPLETED.

5.1.16 HLT

THIS ROUTINE PRINTS OUT AN ERROR MESSAGE (SEE 6.1). TO INHIBIT TYPEOUTS, PUT SW<13> ON A 1.

5.1.17 TRAPCATCHER

A ".+2" - "HALT" SEQUENCE IS REPEATED FROM 0 - 776 TO CATCH ANY UNEXPECTED TRAPS. THUS ANY UNEXPECTED TRAPS OR INTERRUPTS WILL HALT AT THE VECTOR + 2.

6. ERRORS

6.1 ERROR PRINTOUT

THE FORMAT IS AS FOLLOWS:

ADR CS1 = ----- CS2 = ----- ER = -----
GOOD = ----- BAD = -----

WHERE:

CS1, CS2, ER ETC. = RH11/RS03 REGISTERS.
GOOD = EXPECTED DATA.
BAD = DATA RECEIVED.

TO FIND THE FAILING TEST, LOOK AT THE LISTING ABOVE THE ADDRESS TYPED.

385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 9

6.2 ERROR RECOVERY
RESTART AT 200 OR AT 220

7. RESTRICTIONS
NONE

8. MISCELLANEOUS

8.1 EXECUTION TIME
A BELL WILL RING WITHIN ONE AND A HALF MINUTES WITH ALL SWITCHES DOWN.

8.2 STACK POINTER
STACK IS INITALLY SET TO 500

9. TEST DESCRIPTION

1. TEST FOR ONLINE DRIVES

SET ERROR BITS IN RSER. THIS CAUSES ATTENTION SUMMARY BITS TO SET IN RSAS. DO FOR ALL DRIVES. RSAS HAS NOT YET BEEN TESTED. SO IN THE CASE OF NO BITS IN RSAS SETTING, DRIVE 0 IS TESTED.

2. RESET TEST FOR REGISTERS

SET ALL R/W BITS IN RSCS1, RSCS2, RSBA, RSDA, RSER, RSWC, RSDB, AND RSMR. DO A RESET AND TEST ALL R/W BITS TO BE CLEARED.

3. SET AND CLEAR ALL REGISTERS

SET ALL R/W BITS IN RSCS1, RSCS2, RSBA, RSDA, RSER, RSWC, RSDB AND RSMR AND TEST. SET ALTERNATE BITS AND CHECK TO MAKE SURE BITS ARE NOT TIED TOGETHER. NOW SET ALL BITS AND CLEAR THEM TO MAKE SURE ALL CAN BE CLEARED ONCE SET.

4. TEST "CLEAR BIT" IN RSCS2

460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495

NO1

MSINDEC-11-DERSC-B
DERSCB.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 14

496
497

SET ALL R/W BITS IN RSCS1, RSCS2, RSBA, RSDA, RSER, RSWC
R508, AND RSMR. SET CLEAR BIT IN RSCS2. NOW TEST ALL R/W

1

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 10

BITS FOR 0 IN ALL THE ABOVE REGISTERS.

5. LOAD RSDB WITH ALL ONES AND ALL ZEROS

LOAD RSDB WITH A WORD OF ZEROS AND A WORD OF ONES. WAIT FOR "OR" TO SET AND THEN CHECK OUTPUT OF SILO. IF OR DID NOT SET ERROR MESSAGE APPEARS.

6. TEST PROGRAM INTERRUPT

THE PROGRAM FORCES A INTERRUPT BY MOVING A 300 INTO RSCS1.

7. MAINTENANCE TIMING TEST

THE FOLLOWING TEST ON THE RS03 DISK IS A SINGLE-STEPPED MAINTENANCE MODE TEST ON THE RS03 TIMING LOGIC. THE ACTUAL DISK SURFACE IS SUBSTITUTED BY THE MAINTENANCE REGISTER. I.E., THE PROGRAM WILL SUPPLY ALL "DISK CLOCK" PULSES TO DRIVE THE TIMING LOGIC. WE ARE TESTING THE ENTIRE "TIMING TRACK", INDEX PULSE FUNCTION, RESYNC AREA, SECTOR COUNTER, ETC.

- PUT DRIVE INTO MAINTENANCE MODE.
- ASSERT INDEX PULSE TO INITIALIZE DRIVE TIMING LOGIC.
- INDEX PULSE SHOULD CLEAR LOOK-AHEAD REGISTER.
- CLOCK TIMING TO STEP THROUGH RESYNC PERIOD.
- CHECK FOR SECTOR PULSE.
- PERFORM MAINTENANCE CLOCK OPERATION TO CHECK FOR 64 SECTOR PULSES.
- THE LOOK-AHEAD REGISTER SHOULD NOW POINT TO THE CURRENT SECTOR.
- REPEAT STEPS TO CLOCK THROUGH ALL THE SECTORS TO CHECK SECTOR COUNT.

8. SECTOR FRACTION TEST

CLOCK THROUGH AN ENTIRE TRACK IN MAINTENANCE MODE WHILE CHECKING FOR THE PROPER OPERATION OF THE LOOK-AHEAD REGISTER AND THE SECTOR FRACTION COUNTER.

- INITIALIZE DRIVE AND STEP THROUGH RESYNC AREA.
- CHECK FOR SECTOR PULSE.
- LOOK-AHEAD REGISTER SHOULD = 0.
- STEP THROUGH THE PREAMBLE AREA AND SECTOR DATA AREA WHILE CHECKING THE SECTOR FRACTION.
- CHECK FRACTIONS TO CHANGE AFTER THE CORRECT NUMBER OF MAINTENANCE CLOCKS.

WHEN THE LAST WORD IS BEING TRANSFERRED, SECTOR AND FRACTION IS EQUAL TO 7777 TO INDICATE LAST WORD ON THIS TRACK -- HANDLE END OF TRACK SPECIAL FOR THE LOOK-AHEAD REGISTER WILL. CLEAR THE FRACTION BITS IF ANOTHER WORD IS CLOCKED. RSLA

498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533

CO2

MAINDEC-11-DERSC-B
DERSCB.P11

RS11-RSQ3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 16

554

SHOULD INDICATE 7700 ON ANOTHER MAINTENANCE CLOCK.

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 11

555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610

9. DISK ILLEGAL FUNCTION TEST

TEST ILLEGAL FUNCTION (ILF) IN RSER. SEND AN ILLEGAL FUNCTION CODE TO THE DRIVE CONTROL REGISTER WITHOUT SETTING THE GO BIT. THE "ILF" BIT SHOULD NOT BE SET. THE "GO" BIT IS THEN SET. A CHECK IS THEN MADE FOR "ATA" AND "ERR" TO BE SET IN THE DRIVE STATUS REGISTER (RSDS) AND "ILF" IN THE DRIVE ERROR REGISTER (RSER). ALL ILLEGAL FUNCTION CODES ARE CHECKED.

10. TEST THE DRIVE NO-OP CODES 1 AND 21

THIS IS TESTED WITH AND WITHOUT ERRORS BEING SET TO PROVE THAT IT DOESN'T CHANGE ANYTHING.

11. DRIVE SEARCH TEST 1

A DRIVE SEARCH FUNCTION IS GIVEN TO THE DRIVE FOR SECTOR 3. (SECTOR 41 IF SECTOR INTERLEAVING IS ENABLED) THE POSITIONING IN PROGRESS BIT (PIP) AND THE DRIVE READY BIT (DRY) IN THE DRIVE STATUS REGISTER (RSDS) ARE CHECKED. THE ADDRESS CONFIRM BIT (AC) IS ALSO CHECKED.

12. DRIVE SEARCH TEST 2

THIS TEST INITIALIZES A DRIVE SEARCH FUNCTION FOR SECTOR 0 WHEN THE DRIVE IS CURRENTLY AT THE DESIRED SECTOR. THE SEARCH FUNCTION SHOULD NOT BE COMPLETED UNTIL THE DRIVE MAKES A COMPLETE REVOLUTION AND REACHES THE BEGINNING OF THE DESIRED SECTOR.

13. REGISTER MODIFICATION REFUSED TEST

RMR IN THE DRIVE ERROR REGISTER (RSER) SHOULD SET BY TRYING TO MODIFY ONE OF THREE DRIVE REGISTERS WHILE THE DRIVE IS BUSY DURING A DRIVE SEARCH FUNCTION.

1. RSCS1
2. RSDA
3. RSER

TEST THAT RMR DOES NOT SET WHEN MODIFYING THE ATTENTION SUMMARY REGISTER (RSAS).

14. DRIVE SELECT TEST

THE PROGRAM LOADS A DRIVE REGISTER, OF THE DRIVE UNDER TEST, TO ALL ONES. THE PROGRAM THEN FINDS A NON-EXISTENT DRIVE AND TRIES TO LOAD ITS REGISTER WITH ALTERNATE ONES AND ZEROS. THIS SHOULD CAUSE "RED" TO SET IN RSCS2. THE PROGRAM RE-SELECTS THE DRIVE UNDER TEST AND CHECKS ITS REGISTER TO SEE IF IT WAS MODIFIED. IT SHOULD CONTAIN ALL ONES.

E02

MAINDEC-11-DERSC-B
DERSCB.P11

RS11-REG3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 18

611
612

15. MAINTENANCE WRITE TEST

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 12

613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668

THIS IS AN RS03 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR WRITE TEST. WE ARE TESTING THE COMPLETE DATA PATH FOR A DATA TRANSFER TO THE DISK. MILLER ENCODED DATA TO BOTH SURFACES IS CHECKED ALONG WITH CORRECT GENERATION OF THE CRC WORD AT THE END OF THE SECTOR. INDEX PULSES, RESYNC, TIMING PREAMBLE, AND SECTOR PULSES ARE ALSO CHECKED.

16. MAINTENANCE READ TEST

THIS IS AN RS03 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR READ TEST. WE ARE TESTING THE COMPLETE DATA PATH FROM THE DISK DECODING LOGIC TO CORE MEMORY. (THE PHASE LOCK LOOP IS NOT TESTED IN MAINTENANCE MODE.)

17. MAINTENANCE MODE DATA WRITE CHECK TEST

A ONE SECTOR TRANSFER IS DONE WITH A WRITE CHECK FUNCTION. WITHIN THE RS03, A WRITE CHECK FUNCTION IS IDENTICAL TO A READ FUNCTION.

18. MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)

THE RS03 DISK IS SET UP TO READ (IN MAINTENANCE MODE) ONE SECTOR OF A SPECIALLY CREATED DATA PATTERN WHICH LEAVES ONLY ONE BIT SET IN THE CRC REGISTER PRIOR TO CHECKING THE CRC WORD. THE CORRESPONDING CRC WORD IS THEN "READ" RESULTING IN NO DCK ERROR. THE DATA PATTERN IS THEN MODIFIED (BY SHIFTING) AND THE ENTIRE READ SEQUENCE REPEATED UNTIL ALL 16 BITS IN THE CRC REGISTER HAVE BEEN CHECKED.

19. MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)

THIS TEST IS SIMILAR TO CRC TEST 1 EXCEPT THAT THE DATA PATTERN HAS BEEN MODIFIED TO LEAVE A SINGLE BIT SET IN THE CRC REGISTER AFTER BOTH DATA AND CRC WORDS HAVE BEEN "READ". THIS CAUSES A DCK ERROR. THE READ SEQUENCE IS REPEATED 16 TIMES TO TEST THAT EACH BIT IN THE CRC REGISTER CAN CAUSE A DCK ERROR.

20. IGNORE FUNCTION TEST

PUT THE DISK IN MAINTENANCE MODE AND SET ERROR CONDITIONS IN THE DRIVE ERROR REGISTER (RSER). TRY TO START A READ TRANSFER. THE "GO" BIT IN RSCS1 SHOULD NOT SET. MISSED TRANSFER ERROR (MXF) SHOULD SET IN RSCS2 WHICH IN TURN SHOULD CAUSE "TRE" AND "SC" TO SET IN RSCS1.

21. INVALID ADDRESS TEST

FLOAT A 1 THROUGH THE FOUR SPARE ADDRESS BITS IN THE DISK ADDRESS REGISTER (RSDA). THIS SHOULD CAUSE "IAE" TO SET IN THE ERROR REGISTER (RSER) WHEN A READ FUNCTION IS LOADED INTO

G02

MAINDEC-11-DERSC-B
DERSCB.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 20

669
670

RSCS1 WHICH IN TURN SHOULD CAUSE ATTENTION TO SET IN THE
DRIVE STATUS REGISTER (RSDS) AND "TRE" AND "SC" TO SET IN THE

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726

CONTROL REGISTER (RSCS1).

22. DISK OPERATION INCOMPLETE (OPI) ERROR TEST

PUT DISK IN MAINTENANCE MODE AND START A READ COMMAND. THEN ISSUE THREE DISK "INDEX" PULSES TO SIMULATE A COMPLETE ROTATION OF THIS DISK SURFACE. THE THIRD INDEX PULSE SHOULD CAUSE OPERATION INCOMPLETE (OPI) TO SET IN THE DRIVE ERROR REGISTER (RSER) AND "ATA" AND "ERR" IN THE DRIVE STATUS REGISTER (RSDS).

23. PARITY ERROR TEST

SET "PAT" BIT IN RSCS2. WRITE A DRIVE REGISTER. "PAR" SHOULD SET IN THE DRIVE ERROR REGISTER (RSER) WHICH SHOULD CAUSE "ATA" TO SET IN RSAS AND 'SC' TO SET IN RSCS1.

24. MAINTENANCE MODE INTERRUPT TEST

IN THIS TEST THE INTERRUPT ENABLE (I.E.) BIT IS SET. A TWO SECTOR WRITE COMMAND IS GIVEN. AN "RMR" ERROR IS THEN CAUSED WHILE THE FIRST SECTOR IS BEING WRITTEN. WHEN THE FUNCTION IS COMPLETED, THE DRIVE SHOULD INTERRUPT.

25. DISK ADDRESS OVERFLOW (AOE) TEST

SET UP TO TRANSFER 2 SECTORS TO THE DISK, STARTING AT TRACK 77 SECTOR 77 TO CAUSE A DISK ADDRESS OVERFLOW CONDITION. ALSO CHECK LAST BLOCK TRANSFER (LBT) BIT TO SET IN THE RSDS REGISTER.

26. MAINTENANCE VERIFY TEST

THIS TEST WILL ONLY RUN IF SWITCH 11 IS SET IN THE "SWITCH REGISTER" FOR IT WILL ACTUALLY WRITE DATA ONTO THE DISK. IT WILL WRITE ONE TRACK OF ALL ONES. THE DRIVE IS THEN PLACED IN MAINTENANCE MODE AND IT WILL THEN WRITE ONE SECTOR OF THE SAME TRACK WITH ALL ZEROS. THE DRIVE IS THEN TAKEN OUT OF "MAINTENANCE MODE" AND THE TRACK IS THEN READ. THE TRACK SHOULD CONTAIN ALL ONES.

.TITLE MAINDEC-11-DERSC-B RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
;COPYRIGHT 1974,1975,1976 DIGITAL EQUIPMENT CORP., MAYNARD, MASS.
;PROGRAM BY STANLEY KARACKIEWICZ

SWITCH	USE
SW15= 100000	;HALT ON ERROR
SW14= 40000	;LOOP ON TEST

100000
040000

727	020000				SW13=	20000					
728	010000				SW12=	10000					
729	004000				SW11=	4000					
730	002000				SW10=	2000					
731											
732	001000				SW9=	1000					
733	000400				SW8=	400					
734	000000				.	0					
735	000200				.	200					
736	000200	000137	000232		JMP		2#BEGIN1				
737											
738	000220				.	220					
739	000220	052767	000100	000720	BIS		#BIT6, FLAG3			; TEST ALL DRIVES	
740	000226	000137	001236		BEGIN2.	JMP	2#BEGIN				
741											
742	000232	042767	000100	000706	BEGIN1:	BIC	#BIT6, FLAG3			; CLEAR MULTI DRIVE FLAG	
743	000240	000772			BR		BEGIN2				
744											
745											

```

;INHIBIT ERROR TYPEOUTS
;TYPEOUT ALL ERRORS IN DATA COMPARE ROUTINE
;RUN MAINTENANCE MODE VERIFY TEST
;0 - BELL ON PASS COMPLETE
;1 - BELL ON ERROR
;LOOP ON ERROR
;LOOP ON TEST IN SW<7:0>
;TRAP CATCHER FROM 0 - 776
    
```

746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780

000001
104000
177776
177776
177570
177570
000007
000000
000001
000002
000003
000004
000005
000006
000007
000001
000002
000004
000010
000020
000040
000100
000200
000400
001000
002000
004000
010000
020000
040000
100000
000001
000000

N= 1
HLT= EMT
PS= 177775
PSW= PS
SWR= 177570
DISPLAY=SWR
BELL= 7
R0= %0
R1= %1
R2= %2
R3= %3
R4= %4
R5= %5
SP= %6
PC= %7
BIT0= 1
BIT1= 2
BIT2= 4
BIT3= 10
BIT4= 20
BIT5= 40
BIT6= 100
BIT7= 200
BIT8= 400
BIT9= 1000
BIT10= 2000
BIT11= 4000
BIT12= 10000
BIT13= 20000
BIT14= 40000
BIT15= 100000

GOOD= %1
BAD= %0

; INITIALIZE FOR NEWTST
; SET HLT TO EMT FOR ERROR TYPEOUTS
; PROCESSOR STATUS
; PROCESSOR STATUS WORD
; SWITCH REGISTER
; DISPLAY REGISTER
; BELL
; R0 - DEFINE REGISTERS
; R1
; R2
; R3
; R4
; R5
; R6 - STACK POINTER
; R7 - PROGRAM COUNTER
; BIT EQUATES

; FOR GOOD DATA
; FOR BAD DATA

781 001000
782
783 001000 000000
784 001002 000000
785 001004 000000 DC0000
786 001010 000000
787 001012 000000
788 001014 001000
789 001016 177564
790 001020 177566
791
792 001100
793
794
795
796 001100 172040
797 001102 172050
798 001104 172042
799 001106 172044
800 001110 172046
801 001112 172052
802 001114 172054
803 001116 172056
804 001120 172060
805 001122 172062
806 001124 172064
807 001126 172066
808 001130 000204
809 001132 000206
810 001134 172041
811 001136 172051
812 001140 172043
813 001142 172045
814

. = 1000

ICNT: 0
ERRORS: 0
PCNT: 0,0
LAD: 0
HLADR: 0
FILCHR: 1000
TPS: 177564
TPB: 177566

; LH = ITERATION COUNT ; RH = TEST NO.
; ERROR COUNT
; 2 WORD PASS COUNT
; LOOP ADDRESS FOR SCOPE
; ADDRESS OF LAST HLT INSTRUCTION EXECUTED
; FILCHR=0 (CHAR) ; FILCHR+1=2 (COUNT)
; OUTPUT STATUS REGISTER
; OUTPUT BUFFER

. = 1100

;DISK I/O REGISTERS

RSCS1: 172040
RSCS2: 172050
RSMC: 172042
RSBA: 172044
RSDA: 172046
RSDS: 172052
RSER: 172054
RSAS: 172056
RSLA: 172060
RSD8: 172062
RSMR: 172064
RSDT: 172066
RSVEC: 204
RSVCPS: 206
RSCS1B: 172041
RSCS2B: 172051
RSMCB: 172043
RSBAB: 172045

; DISK CONTROL + STATUS REGISTER
; DISK CONTROL + STATUS REGISTER
; WORD COUNT REGISTER
; BUS ADDRESS
; DISK ADDRESS (DESIRED ADDRESS)
; DRIVE STATUS
; ERROR REG.
; ATTENTION SUMMARY
; LOOK AHEAD
; DATA BUFFER REGISTER
; MAINTENANCE REGISTER
; DRIVE TYPE REGISTER
; INTERRUPT VECTOR
; INTERRUPT PRIO. VECTOR
; ODD BYTE ADD FOR CS1
; ODD BYTE ADD FOR CS2
; ODD BYTE ADD FOR CW
; ODD BYTE ADD FOR BA

815
 816
 817
 818
 819
 820
 821
 822
 823
 824
 825
 826
 827
 828
 829
 830
 831
 832
 833
 834
 835
 836
 837
 838
 839
 840
 841
 842
 843
 844
 845
 846
 847
 848
 849
 850
 851
 852
 853
 854
 855
 856

000001
 000002
 000004
 000010
 000020
 000040
 000100
 000200
 000204
 000210
 000220
 000240

 040000
 100000
 000100
 000200
 002000
 010000
 040000
 100000
 000200
 020000
 002000
 040000
 100000
 001000
 100000
 000010
 000100

```

;BIT ASSIGNMENTS FOR ERROR TYPEOUTS
;THE RS REGISTERS ARE DIVIDED INTO 3 GROUPS.
;CS1,CS2 AND ER ARE IN THE FIRST GROUP.THIS GROUP IS ALWAYS
;TYPED WITH EITHER OF THE OTHER GROUPS. AS,BA,DA, WC AND DS
;ARE IN THE SECOND GROUP. DT,DB,MR, AND LA ARE IN THE 3RD
;GROUP.YOU CAN NOT INTERMIX GROUP 2 OR 3. THEY HAVE
;TO BE TYPED SEPERATELY.
;EXAMPLE:  HLT !CS1 AS BA
           HLT !CS1!DT!DB
  
```

```

CS1=1      ;CONTROL AND STATUS 1
ER=2       ;CONTROL AND STATUS 2
DA=4       ;DESIRED ADD
WC=10      ;WORD COUNT
BA=20      ;BUS ADDRESS
DS=40      ;DRIVE STATUS
AS=100     ;ATTENTION SUMMARY
CS2=200    ;CONTROL AND STATUS REG
LA=204     ;LOOK AHEAD
DB=210     ;DATA BUFFER
MR=220     ;MAINTENANCE
DT=240     ;DRIVE TYPE
  
```

;BIT ASSIGNMENTS FOR THE REGISTER BITS

```

TRE=40000  ;TRANSFER ERROR CS1
SC=100000  ;SPECIAL CONDITIONS CS1
IR=100     ;INPUT READY CS2
OR=200     ;OUTPUT READY CS2
PGE=2000   ;PROGRAM ERROR-CS2
NED=10000  ;NON-EXISTENT DRIVE CS2
WCE=40000  ;WRITE CHECK ERROR-CS2
DLT=100000 ;DATA LATE ERROR CS2
DRY=200    ;DRIVE READY DS
PIP=20000  ;POSITIONING IN PROGRESS DS
LBT=2000   ;LAST BLOCK TRANSFER-DS
ERR=40000  ;ERROR DS
ATA=100000 ;ATTENTION ACTIVE-DS
DAO=1000   ;DISK OVERFLOW ERROR-ER
DCK=100000 ;DATA CHECK ERROR-ER
BAI=10     ;BUS ADDR INCREMENT INHIBIT
IE=100    ;INTERRUPT INABLE CS1
  
```


857
858
859 001144 000000
860 001146 000000
861 001150 000000
862 001152 000000
863 001154 000000
864 001156 000000
865 001160 000000
866 001162 000000
867 001164 000000
868 001166 000000
869 001170 000000
870 001172 000000
871 172100
872 001174 000000
873 001176 000000 000000
874 001202 000000
875 001204 000000
876 001206 000000
877 001210 000000
878 001212 000000
879 001214 000000
880 001216 000000
881 001220 000000
882 001222 000000
883 001224 000000
884 001226 000000
885 001230 000000
886 001232 000000
887 001234 000000

,WORKING LOCATIONS

FLAG2: 0
FLAG3: 0
LSTEV: 0
LSTOD: 0
NOWEV: 0
NOWOD: 0
RSU: 0
UNNUM: 0
UNITSV: 0
UNCMF: 0
ONCEE: 0
TIMSV: 0
MPRO=172100
SAVEE: 0
MCCNT: 0,0
WCRC: 0
REPT: 0
REPT1: 0
CLKCNT: 0
INBIT: 0
WK15: 0
WORK: 0
WORK0: 0
WORK1: 0
WORK2: 0
WORK3: 0
WORK4: 0
WORK5: 0
WORK6: 0

:SECOND FLAG WORD
:3RD FLAG WD
:LAST EVEN BIT TRANSFERED
:LAST ODD BIT TRANSFERED
:PRESENT EVEN BIT BEING XFERED
:PRESENT ODD BIT BEING XFERED
:SAME
:UNIT CURRENTLY BEING TESTED
:SET BIT=UNIT ON BUS
:FOR COMPARING FOR # OF DEVICE
:DID WE TEST ANY DRIVES
:SAVE LOC FOR TIME
:PARITY REG
:WORK LOC
:MAINT CLOCK COUNT
:WORK LOC FOR CREATING CRC WORD
:REPEAT COUNTER
:REPEAT COUNTER
:CLOCK COUNTER FOR EACH WORD
:USED IN CRC CAL ROUTINE
:USED IN CRC CAL ROUTINE

;DISCRIPTION OF BITS IN LOCATION ONCEE

888 ;BIT0 MEANS FOUND DRIVE
889 ;BIT1 ERROR DO NOT CHANGE ILLEGAL FUNCTION
890 ;BIT2 ERROR FLAG
891 ;BIT3 TESTING CODE 21 FLAG
892 ;BIT5 TYPEOUT CLOCK COUNT
893 ;BIT6 1ST TRANSFER WORD FLAG
894 ;BIT7 WRITTING LAST WORD OF SECOTR
895 ;BIT8 TRANSFERRING CRC WORD
896 ;BIT9 FOR INTERLEAVED DRIVES
897 ;BIT10 1ST TIME FLAG IN SECTOR FRACTION TEST
898 ;BIT11 DO TKSEL TEST
899 ;BIT12 TYPE COULD NOT FIND NED ONLY ONCE
900 ;BIT13 TYPE NO MEM ON B PORT ONLY ONCE
901 ;BIT14 0- DO WCE WITH 0 -1 DO WCE WITH 1
902 ;BIT15 MEANS ERROR FOUND

;DISCRIPTION OF BITS IN LOCATION FLAG2

903 ;BIT0 SWITCH FOR RWCLK IN MR REG
904 ;BIT1 MAINTENANCE MODE VERIFY TEST
905 ;BIT2 IN WRITE CK TEST FOR CLKRI ROUTINE
906 ;BIT3 DONE 1ST CRC WD IN CRC TEST
907 ;BIT4 1ST TIME THROUGH IN CRC TEST
908 ;BIT5 .. CRC TEST
909 ;BIT7 DOING FIRST XFER WD IN XBIT
910 ;BIT8 XFER DATA BITS 16 AND 17 IN XBIT ROUTINE
911 ;BIT9 SAME
912 ;BIT10 XFER CRC BITS 16 AND 17 IN XBIT ROUTINE
913 ;BIT11 USED IN RBIT ROUTINE FOR DATA BITS 17 AND 16
914
915
916
917
918

```

919 001236 012706 000500 BEGIN: MOV #500,SP ;SET STACK TO *** 500 ***
920 001242 012737 025066 000024 MOV #.POWER,2#24 ;SET UP PF VECTOR
921 001250 012737 000340 000026 MOV #340,2#26 ;LOCK OUT THE WORLD
922 001256 012737 024516 000030 MOV #.HLT,2#30 ;SET EMT VECTOR
923 001264 012737 000340 000032 MOV #340,2#32 ;LOCK UP
924 001272 012737 025470 000034 MOV #.TRAP,2#34 ;SET TRAP VECTOR
925 001300 012737 000340 000036 MOV #340,2#36 ;LOCK UP
926 001306 005067 177466 CLR ICNT ;INIT ICNT
927 001312 005067 177472 CLR LAD ;INIT LAD
928 001316 042767 000020 177622 BIC #BIT4,FLAG3 ;CLEAR TEST ONLY ONE DRIVE FLAG
929 001324 042767 177677 177612 BIC #177677,FLAG2
930 001332 042767 153777 177630 BIC #153777,ONCEE
931 001340 032767 000100 177600 BIT #BIT6,FLAG3 ;TEST ALL DRIVES?
932 001346 001402 BEQ 55 ;ASK
933 001350 000137 001702 JMP 2#MULTII
934 001354 104402 001360 55: TYPE ,.+2 ;.ASCIZ <15><12>"TEST ALL DRIVES? (Y OR N) "
935 001354 104412 ROLIN
936 001416 122767 000131 024022 CMPB #'Y,INPUT ;TEST FOR YES
937 001420 001525 BEQ MULTII ;YES
938 001430 052767 000020 177510 BIS #BIT4,FLAG3 ;SET TEST ONLY ONE DRIVE FLAG
939 001436 104402 001442 15: TYPE ,.+2 ;.ASCIZ "TYPE UNIT #"
940 001436 104410 RDOCT
941 001460 012604 MOV (6)+,R4 ;GET NUMBER
942 001462 022704 000010 CMP #10,R4 ;CORRECT #
943 001466 101763 BLOS 15 ;NO
944 001470 010467 177466 MOV R4,UNUM ;SET UNIT #
945 001474 005002 CLR R2 ;CLEAR WORK AREA
946 001476 000261 SEC ;SET CARRY
947 001500 006102 25: ROL R2 ;SET WORK BIT
948 001502 005704 TST R4 ;IS THIS BIT CORRESPOND WITH CORRECT DRIVE #
949 001504 001402 BEQ 35 ;YES
950 001506 005304 DEC R4 ;NO TRY AGAIN
951 001510 000773 BR 25 ;TEST AGAIN
952 001512 010267 177446 35: MOV R2,UNITSV ;SET DRIVE BIT IN UNITSV
953 001516 010267 177444 MOV R2,UNCMP ;SET UNIT COMPARE
954 001522 016777 177434 177352 MOV UNUM,RSAS2 ;LOAD DRIVE
955 001530 012777 177777 177356 MOV #-1,RSER ;LOAD ERRORS
956 001536 104402 001542 TYPE ,.+2 ;.ASCIZ "ALL ERROR LIGHTS ON SELECTED UNIT SHOULD BE ON
957 001652 000000 HALT ;WAIT FOR LIGHTS TO BE CHECKED
958 001654 026777 177304 177234 CMP UNITSV,RSAS ;DID CORRECT ATA SET
959 001662 001405 BEQ 45
960 001664 017700 177226 MOV RSAS,BAD ;GET RSAS
961 001670 016701 177270 MOV UNITSV,GOOD ;GET CORRECT AND
962 001674 104000 HLT ;RSAS=BAD GOOD=CORRECTIONS
963 ;ATA BIT SHOULD SET FOR ERRORS
964 ;WERE SET IN RSER
965 ;START TESTING
966
967 001676 000167 000430 45: JMP NOWGO

```

```

;NOW TEST FOR DRIVES
968
969
970 001702 012701 000010 MULTII: MOV #8, R1 ;PUT 8 INTO R1 FOR COUNT
971 001706 005077 177170 CLR #RS032 ;SET DEVICE TO ZERO
972 001712 012777 177174 TRY: MOV #-1, RSER ;CAUSE AN ERROR +SETS BIT IN RSAS REG
973 001720 005301 DEC R1 ;DO A MAXIMUM OF 8 TIMES
974 001722 001403 BEQ DVNUM ;TESTED FOR ALL DRIVES GET OUT
975 001724 005277 177152 INC #RS032 ;INCREMENT DRIVE UNIT
976 001730 000770 BR TRY ;REPEAT FOR NEXT DRIVE
977 001732 017767 177160 177224 DVNUM: MOV #RSAS, UNITSV ;SAVE
978 001740 012767 000401 177220 MOV #40, UNCMP ;SETUP TO CMP WITH UNITSV
979 001746 012767 000000 177206 MOV #0, UNNUM ;PUT 0 INTO UNIT NO.
980 001754 032767 020000 175606 BIT #BIT13, SWR ;INHIBIT TYPE OUT?
981 001762 001015 BNE STTEST ;YES
982 001764 104402 001770 TYPE ,.+2 ;.ASCIZ (15)(12)"TESTING UNIT "
983 002010 042767 100000 177152 BIC #BIT15, ONCEE ;CLEAR ERROR FLAG
984 002016 036767 177144 177140 STTEST: BIT UNCMP, UNITSV ;IS THIS DRIVE ON THE SYSTEM
985 002024 001440 BEQ TRYNX ;NO
986 002026 016777 177130 177046 MOV UNNUM, #RS032 ;YES PUT UNIT # INTO CS2
987 002034 022777 000000 177064 3$: CMP #0, #RS03 ;IS THIS A RS03?
988 002042 001404 BEQ 1$ ;YES
989 002044 022777 000001 177054 CMP #1, #RS03 ;IS IT A RS03?
990 002052 001025 BNE TRYNX ;GET A NEW NUMBER
991 002054 032767 020000 175506 1$: BIT #BIT13, SWR ;INHIBIT TYPE OUT?
992 002062 001020 BNE 4$ ;YES
993 002064 032767 100000 177076 BIT #BIT15, ONCEE ;ANY ERRORS?
994 002072 001404 BEQ 5$ ;NO
995 002074 104402 002100 TYPE ,.+2 ;.ASCIZ (15)(12)(12)
996 002104 016746 177052 5$: MOV UNNUM, -(6) ;PUT UNNUM ON STACK
997 002110 104406 TYPES ;TYPE STACK IN OCTAL - SUPRESS
998 002112 104402 TYPE ;TYPE SPACE
999 002116 042767 100000 177044 BIC #BIT15, ONCEE ;CLEAR ERROR FLAG
1000 002124 000502 BR NOWGO ;NOW TEST
1001 002126 032767 000020 177012 TRYNX: BIT #BIT4, FLAG3 ;MULTI DRIVE
1002 002134 001074 BNE DONEE ;NO
1003 002136 006367 177024 1$: RSL UNCMP ;CHECK NEXT BIT FOR DRIVE
1004 002142 103403 BCS CHCKDV ;DID WE TEST ANY REG?
1005 002144 005267 INC UNNUM ;INC UNIT #
1006 002150 000722 BR STTEST ;CHECK FOR NEXT DRIVE

```

```

1008 002152 032767 000001 177010 CHCKDV: BIT #BIT0,ONCEE ;DID WE TEST ANY DRIVES?
1009 002160 001062 BNE DONEE ;YES WE DID TEST A DRIVE
1010 002163 012767 100000 176776 MOV #100000,UNCMF ;NO DRIVES TESTED, COULD NOT SET
1011 002170 005067 176766 CLR UNNUM ;ANY AS BITS, THUS DEFAULTS TO
1012 002174 032767 020000 175366 BIT #BIT13,SWR ;INHIBIT TYPE OUT?
1013 002202 001050 BNE 45 ;YES
1014 002204 016746 176752 MOV UNNUM,-(6) ;PUT UNNUM ON STACK
1015 002210 104406 TYPES ;TYPE STACK IN OCTAL - SUPPRESS
1016 002212 104402 000040 TYPE ,40 ;TYPE SPACE
1017 002216 104402 002222 TYPE ,+2 ;ASCIZ <15><12>"COULD NOT FIND DRIVE WILL TEST DRIVE 0
1018 002314 012767 000001 176644 MOV #1,UNCMF ;SETUP TO TEST UNIT 0
1019 002322 000000 HLT ;WAIT
1020 002324 000402 45: BR NOWGO ;TEST DRIVE 0
1021 002326 000167 016454 DONEE: JMP DONE ;GET OUT

;THIS TEST IS DESIGNED TO TEST THE ABILITY OF RESET
;TO CLEAR ALL THE RH AND RS REGISTERS

1026 002332 052767 000001 176630 NOWGO: BIS #BIT0,ONCEE ;SET FOUND DRIVE FLAG
1027 002340 016767 022150 176624 MOV TIMES,TIMSV ;SAVE TIME
1028 002346 012767 000001 022140 MOV #1,TIMES ;ONLY TEST ONCE
1029 *****
1030 ;TEST 1 RESET TEST FOR REGISTERS
1031 *****
1032 ST1: SCOPE
1033 002354 104400 MOV #340,#NPS ;LOCK OUT INTERRUPTS
1034 002356 012737 000340 177776 MOV UNNUM,RSRCS2 ;LOAD UNIT NO.
1035 002364 016777 176572 176510 MOV #17777,RSRCS1 ;SET ALL
1036 002372 012777 177776 176500 MOV #17777,RSRBA ;POSSIBLE R/W
1037 002400 012777 177777 176500 MOV #17777,RSRDA ;BITS IN THESE REGISTERS
1038 002406 012777 177777 176474 MOV #17777,RSRER
1039 002414 012777 177777 176472 MOV #17777,RSRER
1040 002422 012777 177777 176474 MOV #17777,RSRMR
1041 002430 012777 177777 176446 MOV #17777,RSRMC
1042 002436 012777 177737 176436 MOV #177737,RSRCS2
1043 002444 000005 RESET ;CLEAR ALL BITS IN ALL REG.

;TEST RSCS2 FOR CLEARED BITS

1046 002446 022777 000100 176426 CMP #100,RSRCS2 ;DID THESE BITS GET CLEARED?
1047 002454 001401 BEQ ,+4 ;YES
1048 002456 104200 HLT !CS2 ;(417) SHOULD BE CLEARED IN CS2
1049 002460 016777 176476 176414 MOV UNNUM,RSRCS2 ;PUT # OF UNIT IN TEST IN CS2
1050 002466 022777 010600 176416 CMP #10600,RSRDS ;IS DPR AND MOL SET?
1051 002474 001401 BEQ ,+4 ;YES
1052 002476 104040 HLT !DS ;NO WHY NOT?

;TEST CONTROL AND STATUS REG 1

1055 002500 022777 004200 176372 CMP #4200,RSRCS1 ;DID THE READY BIT SET?
1056 002506 001401 BEQ ,+4 ;YES
1057 002510 104001 HLT !CS1 ;READY SHOULD BE SET

```

```

1058 ;TEST BUS ADDRESS REGISTER
1059
1060 002512 005777 176370 TST @RSBA ;IS BA REG. CLEARED
1061 002516 001401 BEQ :+4 ;YES
1062 002520 104020 HLT !BA ;SHOULD BE 0
1063
1064 ;TEST DISK ADDRESS REGISTER
1065
1066 002522 005777 176362 TST @RSDA ;IS DA CLEARED
1067 002526 001401 BEQ :+4 ;YES
1068 002530 104004 HLT !DA ;SHOULD BE 0
1069
1070 ;TEST ERROR REG RSER
1071
1072 002532 005777 176356 TST @RSER ;DID RSER CLEAR?
1073 002536 001401 BEQ :+4 ;YES
1074 002540 104002 HLT !ER ;BITS(157015) SHOULD BE CLEARED
1075
1076 ;TEST RS MAINTENANCE REGISTER
1077
1078 002542 032777 000077 176354 BIT @77,@RSMR ;DID THESE BITS GET CLEARED
1079 002550 001401 BEQ :+4 ;YES
1080 002552 104220 HLT !MR ;BITS(77) SHOULD BE 0
1081
1082 ;TEST WC REG IT SHOULD NOT CHANGE
1083
1084 002554 022777 177777 176322 CMP @177777,@RSWC ;DID IT CHANGE?
1085 002562 001401 BEQ :+4 ;NO
1086 002564 104010 HLT !WC ;RESET SHOULD NOT MODIFY RSWC
1087
1088 ;TEST RSAS
1089
1090 002566 005777 176324 TST @RSAS ;IS REG CLEAR
1091 002572 001401 BEQ :+4 ;YES
1092 002574 104100 HLT !AS ;NO

```

```

1093 ;*****
1094 ;TEST 2 TEST CLEAR BIT IN CS2 ON ALL THE R/W BITS
1095 ;*****
1096 002576 104400 TS'2: SCOPE
1097
1098 002600 012737 000340 177776 TTAGG: MOV #340, @RPS ;LOCK OUT INTERRUPTS
1099 002606 016777 176350 176266 MOV UNUM, @RSCS2 ;LOAD JNIT NO.
1100 002614 012777 043576 176256 MOV #43576, @RSCS1 ;SET ALL
1101 002622 012777 020417 176252 MOV #20417, @RSCS2 ;ALL
1102 002630 012777 177777 176250 MOV #177777, @RSBA ;POSSIBLE
1103 002636 012777 177777 176244 MOV #177777, @RSDA ;REGISTERS
1104 002644 012777 177017 176242 MOV #177017, @RSER
1105 002652 012777 177777 176242 MOV #177777, @RSOB
1106 002660 012777 177777 176216 MOV #177777, @RSMC
1107 002666 012777 020417 176206 MOV #20417, @RSCS2
1108 002674 012777 000071 176222 MOV #71, @RSMR
1109 002702 012777 000040 176172 MOV #40, @RSCS2 ;CLEAR ALL BITS
1110 002710 022777 000100 176164 CMP #100, @RSCS2 ;DID THE RIGHT BITS CLEAR?
1111 002716 001401 BEQ #4 ;YES
1112 002720 104200 HLT ;CS2 ;(417) SHOULD BE CLEARED IN CS2
1113 002722 016777 176234 176152 MOV UNUM, @RSCS2 ;GET DRIVE NUMBER
1114 002730 032777 173577 176142 BIT #173577, @RSCS1 ;DID ALL BITS GET CLEARED
1115 002736 001401 BEQ #4 ;YES
1116 002740 104001 HLT ;CS1 ;NO, ALL BITS SHOULD BE 0
1117 ;TEST BUS ADDRESS REGISTER
1118
1119 002742 005777 176140 TST @RSBA ;IS BA REG. CLEARED
1120 002746 001401 BEQ #4 ;YES
1121 002750 104020 HLT ;BA ;SHOULD BE 0
1122 ;TEST DISK ADDRESS REGISTER
1123
1124 002752 005777 176132 TST @RSDA ;IS DA CLEARED
1125 002756 001401 BEQ #4 ;YES
1126 002760 104020 HLT ;BA ;SHOULD BE 0
1127 ;TEST ERROR REG RSER
1128
1129
1130
1131 002762 032777 177777 176124 BIT #177777, @RSER ;DID THESE BITS GET CLEARED
1132 002770 001401 BEQ #4 ;YES
1133 002772 104002 HLT ;ER ;BITS(157015) SHOULD BE CLEARED
1134 ;TEST RS MAINTENANCE REGISTER
1135
1136 002774 032777 000077 176122 BIT #77, @RSMR ;DID THESE BITS GET CLEARED
1137 003002 001401 BEQ #4 ;YES
1138 003004 104220 HLT ;MR ;BITS(77) SHOULD BE 0
1139 ;TEST WC REG. IT SHOULD NOT CHANGE
1140
1141 003006 022777 177777 176070 CMP #177777, @RSMC ;DID WC CHANGE
1142 003014 001401 BEQ #4 ;NO
1143 003016 104010 HLT ;WC ;WHY DID IT CHANGE?

```

```

1144 :*****
1145 :TEST 3      SET AND CLEAR ALL REGISTERS
1146 :*****
1147 003020 104400
1148 TST3: SCOPE
1149 :CAN WE SET THE FUNCTION BITS IN THE RSCS1 REG.
1150 :BITS 7,6,5,4,3,2&1
1151 003022 104414          CLRDK          ;CLEAR ALL RS REG
1152 003024 016767 176142 021462      MOV          TIMSV,TIMES ;GET TIME
1153 003032 012777 003576 176040      MOV          #3576,RSCS1 ;SET DISK FUNCTION BITS
1154 003040 022777 005776 176032      CMP          #5776,RSCS1 ;ARE THESE BITS SET?
1155 003046 001401          BEQ          +4          ;NO
1156 003050 104001          HLT          :CS1       ;SHOULD = 3776
1157 003052 012777 002524 176020      MOV          #2524,RSCS1 ;SET THESE BITS
1158 003060 022777 004724 176012      CMP          #4724,RSCS1 ;DID THEY SET
1159 003066 001401          BEQ          +4          ;YES
1160 003070 104001          HLT          :CS1       ;SHOULD BE 2725
1161 003072 012777 001052 176000      MOV          #1052,RSCS1 ;SET THESE BITS
1162 003100 022777 005252 175772      CMP          #5252,RSCS1 ;ARE THEY =?
1163 003106 001401          BEQ          +4          ;YES
1164 003110 104001          HLT          :CS1       ;SHOULD = 1252
1165 003112 104400
1166 TST4: SCOPE
1167 :CLEAR THE FUNCTION BITS
1168 003114 012777 043576 175756      MOV          #43576,RSCS1 ;SET DISK FUNCTION BITS
1169 003122 005077 175752          CLR          RSCS1
1170 003126 022777 004200 175744      CMP          #4200,RSCS1 ;IS THE READY BIT SET
1171 003134 001401          BEQ          +4          ;YES
1172 003136 104001          HLT          :CS1       ;RSCS1 SHOULD = 4200
1173
1174 :*****
1175 :TEST 5      TEST RSCS2
1176 :*****
1177 003140 104400
1178 TST5: SCOPE
1179 003142 000005          RESET         ;CLEAR WORLD
1180 003144 022777 000100 175730      CMP          #100,RSCS2  ;DID THEY CLEAR?
1181 003152 001401          BEQ          +4          ;YES
1182 003154 104200          HLT          :CS2       ;NO
1183 003156 012777 021037 175716      MOV          #21037,RSCS2 ;SET BITS 21017
1184 003164 022777 000137 175710      CMP          #137,RSCS2  ;DID THESE BITS GET SET
1185 003172 001405          BEQ          15          ;YES
1186 003174 017700 175702          MOV          RSCS2,BAD
1187 003200 012701 000137          MOV          #137,GOOD  ;WHAT CS2 SHOULD =
1188 003204 104000          HLT
;CS2 = BAD GOOD = CORRECT ANS

```


1189	003206	012777	020025	175666	1S:	MOV	#20025,@RSC52	:SET THESE BITS
1190	003214	022777	000125	175660		CMP	#125,@RSC52	:DID THESE BITS GET SET
1191	003222	001401				BEQ	.+4	:YES
1192	003224	104200				HLT	!CS2	:NO,CS2 SHOULD = 20125
1193	003226	012777	000012	175646		MOV	#12,@RSC52	:LOAD THESE BITS
1194	003234	022777	000112	175640		CMP	#112,@RSC52	:DID THESE BITS GET SET IN CS2
1195	003242	001401				BEQ	.+4	:YES
1196	003244	104200				HLT	!CS2	:BAD = CS2 GOOD = CORRECT ANS
1197	003246	012777	177777	175626		MOV	#-1,@RSC52	:SET BITS
1198	003254	005077	175622			CLR	@RSC52	:CLEAR THEM
1199	003260	022777	000100	175614		CMP	#100,@RSC52	:DID CLEAR WORK
1200	003266	001401				BEQ	.+4	:YES
1201	003270	104200				HLT	!CS2	:R/W BITS DID NOT CLEAR
1202	003272	016777	175664	175602		MOV	UNNUM,@RSC52	:GET UNIT #
1203	003300	104400			TST6:	SCOPE		
1204					;CAN WE	SET ALL	THE RSBA BITS	
1205								
1206	003302	012777	177777	175576		MOV	#177777,@RSBA	:SET THE BITS
1207	003310	022777	177776	175570		CMP	#177776,@RSBA	:DID THEY SET
1208	003316	001401				BEQ	.+4	:YES
1209	003320	104020				HLT	!BA	:BITS 17776 SHOULD BE SET
1210	003322	012777	125252	175556		MOV	#125252,@RSBA	:SET THESE BITS
1211	003330	022777	125252	175550		CMP	#125252,@RSBA	:ARE THEY =
1212	003336	001401				BEQ	.+4	:YES
1213	003340	104020				HLT	!BA	:SHOULD BE 125252
1214	003342	012777	052524	175536		MOV	#52524,@RSBA	:SET THESE BITS
1215	003350	022777	052524	175530		CMP	#52524,@RSBA	:ARE THEY =
1216	003356	001401				BEQ	.+4	:YES
1217	003360	104020				HLT	!BA	:SHOULD BE 52524
1218								
1219	003362	104400			TST7:	SCOPE		
1220					;FLOAT A 1	THROUGH RSBA		
1221								
1222	003364	012701	000002		FLOTBA:	MOV	#2,GOOD	:GET A 2
1223	003370	000241				CLC		:CLEAR CARRY
1224	003372	010177	175510		1S:	MOV	GOOD,@RSBA	:FLOAT NUMBER
1225	003376	017700	175504			MOV	@RSBA,BAD	:GET BA
1226	003402	020100				CMP	GOOD,BAD	:COMPARE BA
1227	003404	001401				BEQ	.+4	:BA CORRECT
1228	003406	104000				HLT		:BAD=BA GOOD=CORRECT ANS
1229	003410	006101				ROL	GOOD	:ROTATE NUMBER
1230	003412	103367				BCC	1S	:LOOP TILL DONE

1231 003414 104400
1232
1233
1234
1235 003416 012777 177777 175462
1236 003424 005077 175456
1237 003430 005777 175452
1238 003434 001401
1239 003436 104020
1240 003440 104400
1241
1242
1243
1244 003442 012777 177777 175434
1245 003450 022777 177777 175426
1246 003456 001401
1247 003460 104010
1248 003462 012777 125252 175414
1249 003470 022777 125252 175406
1250 003476 001401
1251 003500 104010
1252 003502 012777 052525 175374
1253 003510 022777 052525 175366
1254 003516 001401
1255 003520 104010
1256 003522 104400
1257
1258
1259
1260 003524 012701 000001
1261 003530 000241
1262 003532 010177 175346
1263 003536 017700 175342
1264 003542 020100
1265 003544 001401
1266 003546 104000
1267 003550 006101
1268 003552 103367

TST10: SCOPE

;CLEAR THE RSBA REGISTER

MOV #177777, @RSBA ;SET RSBA EQUAL TO ALL ONES
CLR @RSBA
TST @RSBA
BEQ .+4 ;TEST FOR BIT0 SET IN RSBA (READ ONLY BIT)
HLT !BA ;YES
;NO

TST11: SCOPE

;CAN WE SET ALL BITS IN RSWC REGISTER

MOV #177777, @RSWC ;SET WC BITS
CMP #177777, @RSWC ;ARE ALL BITS SET
BEQ .+4 ;YES
HLT !WC ;NO
MOV #125252, @RSWC ;SET THESE BITS
CMP #125252, @RSWC ;ARE THEY =
BEQ .+4 ;YES
HLT !WC ;SHOULD BE 125252
MOV #52525, @RSWC ;SET THESE BITS
CMP #52525, @RSWC ;ARE THEY =
BEQ .+4 ;YES
HLT !WC ;SHOULD BE 152525

TST12: SCOPE

;FLOAT A 1 THROUGH RSWC

FLOTWC: MOV #1, GOOD ;GET A 1
CLC ;CLEAR CARRY
1\$: MOV GOOD, @RSWC ;FLOAT NUMBER
MOV @RSWC, BAD ;GET WC
CMP GOOD, BAD ;COMPARE WC
BEQ .+4 ;WC CORRECT
HLT ;BAD=WC GOOD=CORRECT ANS
ROL GOOD ;ROTATE NUMBER
BCC 1\$;LOOP TILL DONE

```

1269                                     :CLEAR THE WORD COUNT REGISTER
1270 003554 104400 TST13: SCOPE
1271
1272 003556 012777 177777 175320      MOV    #177777,@R5WC ;SET R5WC REGISTER EQUAL TO ALL ONES
1273 003564 005077 175314              CLR    @R5WC
1274 003570 005777 175310              TST    @R5WC ;DID ALL BITS GET CLEARED
1275 003574 001401                      BEQ    .+4 ;YES
1276 003576 104010                      HLT    !WC ;NO
1277 003600 104400 TST14: SCOPE
1278
1279                                     ;CAN WE SET ALL THE BITS IN THE R5DA REGISTER.
1280
1281 003602 012777 177777 175300      MOV    #177777,@R5DA ;SET ALL BITS
1282 003610 022777 177777 175272      CMP    #177777,@R5DA ;ARE THE BITS SET
1283 003616 001401                      BEQ    .+4 ;YES
1284 003620 104004                      HLT    !DA ;NO
1285 003622 012777 125252 175260      MOV    #125252,@R5DA ;SET THESE BITS
1286 003630 022777 125252 175252      CMP    #125252,@R5DA ;ARE THEY =
1287 003636 001401                      BEQ    .+4 ;YES
1288 003640 104004                      HLT    !DA ;SHOULD BE 125252
1289 003642 012777 052525 175240      MOV    #52525,@R5DA ;SET THESE BITS
1290 003650 022777 052525 175232      CMP    #52525,@R5DA ;ARE THEY =
1291 003656 001401                      BEQ    .+4 ;YES
1292 003660 104004                      HLT    !DA ;SHOULD BE 52525
1293 003662 104400 TST15: SCOPE
1294
1295                                     ;FLOAT A 1 THROUGH R5DA
1296
1297 003664 012701 000001 FLOTDA: MOV    #1,GOOD ;GET A 1
1298 003670 000241              CLC    ;CLEAR CARRY
1299 003672 010177 175212      IS:    MOV    GOOD,@R5DA ;FLOAT NUMBER
1300 003676 017700 175206      MOV    @R5DA,BAD ;GET DA
1301 003702 020100              CMP    GOOD,BAD ;COMPARE DA
1302 003704 001401                      BEQ    .+4 ;DA CORRECT
1303 003706 104000              HLT    ;BAD=DA GOOD=CORRECT ANS
1304 003710 006101              ROL    GOOD ;ROTATE NUMBER
1305 003712 103367              BCC    IS ;LOOP TILL DONE

```

```

1306                                     ;CAN WE CLEAR THE RSDA REG.
1307 003714 104400 TST16: SCOPE
1308
1309 003716 012777 177777 175164      MOV      #177777,@RSDA ;SET RSDA TO ALL. ONES
1310 003724 005077 175160              CLR      @RSDA
1311 003730 005777 175154              TST     @RSDA ;TEST FOR ZERO RSDA
1312 003734 001401                      BEQ     .+4 ;YES
1313 003736 104004                      HLT     !DA ;ANS SHOULD BE 0
1314 003740 104400 TST17: SCOPE
1315
1316                                     ;SET AND CLEAR THE RSER REG.
1317
1318 003742 012777 177017 175144      MOV      #177017,@RSER ;SET THESE BITS
1319 003750 022777 177017 175136      CMP     #177017,@RSER ;DID THEY SET
1320 003756 001401                      BEQ     .+4 ;YES
1321 003760 104002                      HLT     !ER ;RSER SHOULD = 157017
1322 003762 112777 000001 175124      MOV     #1,@RSER ;A MOV# INST
1323 003770 022777 000001 175116      CMP     #1,@RSER ;SHOULD MODIFY COMPLETE WD
1324 003776 001401                      BEQ     .+4 ;OK
1325 004000 104002                      HLT     !ER
1326
1327 004002 104400 TST20: SCOPE
1328
1329 004004 012777 052005 175102      MOV     #52005,@RSER ;SET THESE BITS
1330 004012 022777 052005 175074      CMP     #52005,@RSER ;DID THEY SET
1331 004020 001401                      BEQ     .+4 ;YES
1332 004022 104002                      HLT     !ER ;ER SHOULD = 52005
1333 004024 104400 TST21: SCOPE
1334
1335 004026 012777 125012 175060      MOV     #125012,@RSER ;SET THESE BITS
1336 004034 022777 125012 175052      CMP     #125012,@RSER ;DID THEY SET
1337 004042 001401                      BEQ     .+4 ;YES
1338 004044 104002                      HLT     !ER ;ER SHOULD = 105012

```

11/10/76

```

1339 004046 104400          TST22: SCOPE
1340
1341 004050 012777 177017 175036      MOV      #177017,@RSER      ;SET THESE BITS
1342 004056 005077 175032          CLR      @RSER             ;CLEAR THEM
1343 004062 005777 175026          TST      @RSER             ;DID THEY CLEAR
1344 004066 001401          BEQ      :+4               ;YES
1345 004070 104002          HLT      :ER               ;SHOULD = 0
1346 004072 104400          TST23: SCOPE
1347
1348          ;SET AND CLEAR RSMR
1349
1350 004074 012777 000070 175022      MOV      #70,@RSMR        ;SET THESE BITS
1351 004102 017767 175016 175106      MOV      @RSMR,WORK       ;PUT INTO WORKABLE REG
1352 004110 042767 177700 175100      BIC      #177700,WORK     ;CLEAR JUNK
1353 004116 022767 000070 175072      CMP      #70,WORK         ;DID THEY SET
1354 004124 001401          BEQ      :+4               ;YES
1355 004126 104220          HLT      :MR               ;SHOULD = 70
1356 004130 104400          TST24: SCOPE
1357
1358 004132 012777 000070 174764      MOV      #70,@RSMR        ;SET BITS
1359 004140 005077 174760          CLR      @RSMR            ;CLEAR THEM
1360 004144 032777 000077 174752      BIT      #77,@RSMR        ;DID THEY CLEAR
1361 004150 001401          BEQ      :+4               ;YES
1362 004154 104220          HLT      :MR               ;BITS (77) SHOULD = 0
1363 004156 104400          TST25: SCOPE
1364
1365 004160 012777 000050 174736      MOV      #50,@RSMR        ;SET BITS
1366 004166 017767 174732 175022      MOV      @RSMR,WORK       ;PUT IN WORKABLE REG
1367 004174 042767 177700 175014      BIC      #177700,WORK     ;CLEAR JUNK
1368 004202 022767 000050 175006      CMP      #50,WORK         ;DID THESE BITS SET
1369 004210 001401          BEQ      :+4               ;YES
1370 004212 104220          HLT      :MR               ;BITS (50) SHOULD BE SET
1371 004214 104400          TST26: SCOPE
1372
1373 004216 012777 000020 174700      MOV      #20,@RSMR        ;SET BITS
1374 004224 017767 174674 174764      MOV      @RSMR,WORK       ;PUT INTO WORKABLE REG
1375 004232 042767 177700 174756      BIC      #177700,WORK     ;CLEAR JUNK
1376 004240 022767 000020 174750      CMP      #20,WORK         ;DID THEY SET
1377 004246 001401          BEQ      :+4               ;YES
1378 004250 104220          HLT      :MR               ;MR SHOULD AT LEAST HAVE A (21)

```

```

;*****
;TEST 27          TEST ODD BYTE INSTRUCTIONS ON CS1, CS2, WC AND BA
;*****
TST27:  SCOPE

1379
1380
1381
1382 004252 104400
1383
1384 004254 104414 BITST:  CLRDK          ;CLEAR ALL RS REG
1385 004256 012777 003566 174614      MOV          #3566,RS1    ;LOAD CS1
1386 004264 112777 000005 174642      MOVB         #5,RS1B     ;LOAD BIT
1387 004272 022777 004766 174600      CMP          #4766,RS1   ;DID IT LOAD?
1388 004300 001401          .+4          ;YES
1389 004302 104001          HLT          !CS1
1390 004304 112777 000032 174566      MOVB         #32,RS1    ;
1391 004312 022777 004632 174560      CMP          #4632,RS1
1392 004320 001401          .+4
1393 004322 104001          HLT          !CS1      ;CS1 SHOULD = 6632

1394
1395 004324 10440C TST30:  SCOPE
1396
1397 004326 016777 174630 174546 BITCS2: MOV          UNUM,RS2    ;LOAD UNIT NUMBER
1398 004334 052777 177400 174540      BIS          #177400,RS2 ;LOAD ALL BITS
1399 004342 105077 174570          CLR          RS2B       ;CLR UPPER BYTE
1400 004346 016701 174610          MOV          UNUM,GOOD  ;GET UNIT NO.
1401 004352 052701 000100          BIS          #100,GOOD  ;SET OR BIT
1402 004356 017700 174520          MOV          RS2B,BAD   ;GET CS2
1403 004362 020001          CMP          BAD,GOOD   ;IS CS2 CORRECT?
1404 004364 001401          BEQ          .+4        ;YES
1405 004366 104000          HLT          ;LOAD BYTE DID NOT WORK

1406
1407 004370 104400 TST31:  SCOPE
1408
1409 004372 012777 025252 174504 BITWC:  MOV          #25252,RSWC   ;LOAD WC
1410 004400 112777 000377 174532      MOVB         #377,RSWCB ;LOAD BIT
1411 004406 022777 177652 174470      CMP          #177652,RSWC ;DID IT LOAD?
1412 004414 001401          .+4          ;YES
1413 004416 104010          HLT          !WC      ;NO WC SHOULD =177652
1414 004420 112777 000123 174456      MOVB         #123,RSWC
1415 004426 022777 177523 174450      CMP          #177523,RSWC
1416 004434 001401          BEQ          .+4
1417 004436 104010          HLT          !WC      ;WC SHOULD = 177523

1418
1419 004440 104400 TST32:  SCOPE
1420
1421 004442 012777 025252 174436 BITBA:  MOV          #25252,RSBA   ;LOAD DA
1422 004450 112777 000377 174464      MOVB         #377,RSBAB ;LOAD BIT
1423 004456 022777 177652 174422      CMP          #177652,RSBA ;DID IT LOAD?
1424 004464 001401          .+4          ;YES
1425 004466 104020          HLT          !BA      ;DA SHOULD =177652
1426 004470 112777 000125 174410      MOVB         #125,RSBA
1427 004476 022777 177524 174402      CMP          #177524,RSBA
1428 004504 001401          BEQ          .+4
1429 004506 104020          HLT          !BA      ;BA SHOULD = 177525
1430 004510 104414          CLRDK          ;CLEAR ALL RS REG

```

```

1431
1432
1433
1434 004512 104400
1435
1436 004514 104414
1437 004516 005077 174400
1438 004522 012777 177777 174372
1439 004530 012767 002000 174460
1440 004536 012701 000300
1441 004542 056701 174414
1442 004546 017700 174330
1443 004552 020100
1444 004554 001404
1445 004556 005367 174434
1446 004562 001371
1447 004564 104200
1448 004566 005001
1449 004570 017700 174326
1450 004574 020100
1451 004576 001401
1452 004600 104000
1453 004602 012701 177777
1454 004606 017700 174310
1455 004612 020100
1456 004614 001401
1457 004616 104000
1458
1459
1460
1461
1462
1463 004620 104400
1464 004622 104414
1465 004624 012777 004676 174276
1466 004632 012777 000340 174272
1467 004640 012737 000200 177776
1468 004646 012777 000300 174224
1469 004654 012767 000500 174334
1470 004662 005367 174330
1471 004666 001375
1472 004670 104001
1473 004672 000167 000014
1474 004676 022626
1475 004700 022777 004200 174172
1476 004706 001401
1477 004710 104001
1478 004712

```

```

;*****
;TEST 33 LOAD RSDB WITH ALL ONES AND ALL ZEROS
;*****
TST33: SCOPE

ZERONE: CLRDK ;CLEAR ALL RS REG
CLR ;LOAD DB WITH ALL 0
MOV #177777,RSDB ;LOAD DB WITH ALL ONES
MOV #2000,WORK ;TIME OUT ROUTINE
MOV #300,GOOD ;GET CORRECT FOR CS2
BIS UNNUM,GOOD
2$: MOV #RSCS2,BAD ;GET CS2
CMP GOOD,BAD ;IS IT CORRECT?
BEQ 3$ ;YES
DEC WORK ;TO WAIT FOR OR
BNE 2$ ;TO SET
HLT !CS2 ;OR SHOULD BE SET
3$: CLR GOOD
MOV #RSDB,BAD ;LOAD BAD WITH DB
CMP GOOD,BAD ;IS BAD CORRECT
BEQ .+4 ;YES
HLT ;COULD NOT FLOAT 0 THROUGH DB
MOV #-1,GOOD ;LOAD GOOD WITH ANS
MOV #RSDB,BAD ;GET DATA FROM DB
CMP GOOD,BAD ;IS DB CORRECT
BEQ .+4 ;YES
HLT ;BAD SHOULD = 177777

;TEST INTERRUPT IN THE RH11
;BY MOVING 300 INTO RHCS1
;*****
;TEST 34 TEST INTERRUPT IN RH11
;*****
TST34: SCOPE
INT: CLRDK ;CLEAR ALL ERRORS
MOV #PGTRAP,RSVVEC ;SET UP VECTOR
MOV #340,RSVCPS ;SET TRAP PS
MOV #200,#PS ;SET PS AT PRIORITY 4
MOV #300,RSCS1 ;THIS SHOULD CAUSE A TRAP
MOV #500,WORK ;SETUP LOOP
1$: DEC WORK ;DEC LOOP SHOULD
BNE 1$ ;INTERRUPT BEFORE LOOP IS DONE
HLT !CS1 ;SHOULD NEVER GET HERE
JMP INTDON ;GET OUT
PGTRAP: CMP (6),(6)+ ;TRAP OK
CMP #4200,RSCS1 ;DID IE CLEAR?
BEQ .+4 ;YES
HLT !CS1 ;IE SHOULD BE CLEARED
INTDON:

```

```

1479 :*****
1480 :TEST 35 MAINTENANCE TIMING TEST
1481 :*****
1482 004712 104400 *ST35: SCOPE
1483
1484 :MODULE TESTED G092
1485 :THE FOLLOWING TEST ON THE R503 DISK IS A SINGLE-STEPPED
1486 :MAINTENANCE MODE TEST ON THE R503 TIMING LOGIC. THE ACTUAL
1487 :DISK SURFACE IS SUBSTITUTED BY THE MAINTENANCE REGISTER--I.E.
1488 :THE PROGRAM WILL SUPPLY ALL "DISK CLOCK" PULSES TO DRIVE THE
1489 :TIMING LOGIC. WE ARE TESTING THE ENTIRE TIMING TRACK LOGIC, INCLUDING INDEX.
1490 :PULSE FUNCTION, RESYNC AREA, SECTOR COUNTERS, ETC.
1491
1492 :PUT DRIVE IN MAINTENANCE MODE
1493 MRTIME: CLCK :CLEAR DRIVE REGISTERS
1494 004714 104414 :SET CLK CNT
1495 004716 052767 001040 174244 B1S #1040,ONCEE :SEND INDEX PULSE TO MR REG
1496 004724 104430 MRIND :CHECK MAINTENANCE REG FOR
1497 004726 104420 MRCK :22701
1498 004730 022701 MRINT :INIT MAINT MODE (CLEAR MRSP)
1499 004732 104424 :BY SENDING 2 CLOCK PULSES
1500 :SEND MAINT INDEX PULSE
1501
1502 004734 104430 MRIND :CHECK MAINT REG TO
1503 004736 104420 MRCK :EQUAL 22701
1504 004740 022701 :MR=BAD GOOD=CORRECTIONS
1505 004742 104000 HLT :COULD NOT INITIALIZE MR REG
1506
1507 ;INDEX PULSE SHOULD CLEAR LOOK-AHEAD REG
1508
1509 004744 005777 174150 TST @RSLA :IS RSLA CLEARED
1510 004750 001401 BEQ #4 :YES
1511 004752 104224 HLT !MR!LA :RSLA SHOULD BE CLEARED
1512 :WITH THE INDEX PULSE
1513
1514 :PERFORM MAINTENANCE CLOCK OPERATION 512 TIMES TO
1515 :PROVIDE CLOCK TO STEP TIMING THRU RESYNC PERIOD
1516 :IF SECTOR PULSE IS ASSERTED DURING THIS LOOP
1517 :CHECK SECTOR BOUNDARY COUNTER AND E12
1518
1519 004754 012767 001000 174222 MOV #512.,REPT
1520 004762 104446 MRTIME: MCLK1 :CLOCK MAINT REG WITH AN 11
1521 004764 104420 MRCK :CHECK MR REG TO
1522 004766 032711 :EQUAL 32711
1523 004770 104000 HLT :MR = BAD GOOD = CORRECT RNS
1524 004772 104450 MCLK0 :CLOCK MR WITH A 1
1525 004774 104420 MRCK :CHECK MR TO
1526 004776 022701 :EQUAL 22701
1527 005000 104000 HLT :BAD=MR REG GOOD=CORRECTIONS
1528 005002 005367 174176 DEC REPT :IS THE LOOP DONE YET?
1529 005006 001365 BNE MRTIME! :NO-LOOP

```


; AFTER ONE MORE CLOCK, SECTOR PULSE SHOULD BE ASSERTED
; IF NOT, CHECK SECTOR BOUNDARY COUNTER, SECTOR BOUNDARY FF (E2) AND E12

1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530

174064

MCLK1
MRCK
32311
HLT
MCLK0
MRCK
22301
HLT
TST JASLA
BEQ MRT2
HLT !MR!LA

; CLOCK MAINT REG WITH AN 11
; CHECK MR REG TO
; EQUAL 32311
; MR=BAD GOOD=CORRECTIONS
; CLOCK MR WITH A 1
; CHECK MAINT REG
; TO EQUAL 22301
; MR=BAD GOOD-CORRECT ANS
; DOES LOOK AHEAD REG=0
; YES-CONT
; LOOK AHEAD REG SHOULD=0

; PERFORM MAINTENANCE CLOCK OPERATION 40 TIMES TO PROVIDE
; CLOCK PULSES TO STEP THRU 1ST SECTOR PRE-AMBLE AREA

1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550

000050 174134

MRT2: CLR R2
MOV #40.,REPT
MRT2A: MCLK1
MRCK
33711
HLT
MCLK0
MRCK
23701
HLT
DEC REPT
BNE MRT2A

; CLEAR R2 FOR SECTOR COMPARE WITH LA REG
; 40 CLOCKS TO STEP THRU PRE-AMBLE
; CLOCK MR WITH AN 11
; CHECK MAINT REG
; EQUAL 33711
; MR = BAD GOOD = CORRECT ANS
; CLOCK MR REG WITH A 1
; CHECK MR REG
; TO EQUAL 23701
; MR = BAD GOOD = CORRECTANS
; REPEAT
; LOOP 40 TIMES

174110

; SUPPLY CLOCKS TO STEP THROUGH THE DATA AREA IN THE SECTOR
; 18 CLOCKS PER DATA WORD

1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570

00220J 174100

MRT2B: MCLK1
MRCK
33711
HLT
MCLK0
MRCK
23701
HLT
DEC REPT
BNE MRT2B

; 18 CLOCKS PER DATA WORD
; CLOCK MR WITH AN 11
; CHECK MAINT REG
; TO EQUAL 33711
; MR = BAD GOOD = CORRECT ANS
; CLOCK MR REG WITH A 1
; CHECK MR REG
; TO EQUAL 23701
; MR=BAD GOOD=CORRECTANS
; REPEAT
; LOOP

174054

```

1571 ;SUPPLY ENOUGH MAINT CLOCKS TO STEP THROUGH THE CRC AREA
1572 ;AND THE DEAD BAND ON THE SECTOR
1573
1574 005132 012767 000214 174044 MRT2C: MOV #140.,REPT ;AMOUNT OF CLOCKS TO END OF SECTOR
1575 005140 104446 ;CLOCK MR WITH AN 11
1576 005142 104420 MRCK ;CHECK MAINT REG
1577 005144 033711 ;TO EQUAL 33711
1578 005146 104000 HLT ;MR = BAD GOOD = CORRECT ANS
1579 005150 104450 MCLKD ;CLOCK MR REG WITH A 1
1580 005152 104420 MRCK ;CHECK MAINT REG
1581 005154 023701 23701 ;TO EQUAL 23701
1582 005156 104000 HLT ;MR=BAD GOOD=CORRECT ANS
1583 005160 005367 174020 DEC REPT ;REPEAT
1584 005164 001365 BNE MRT2C ;LOOP
1585 005166 104446 MCLK1 ;CLOCK MR REG WITH 11
1586 005170 104420 MRCK ;CHECK MR REG
1587 005172 033711 33711 ;TO EQUAL 33711
1588 005174 104000 HLT ;MR = BAD GOOD = CORRECT ANS
1589 ;ONE MORE CLOCK SHOULD CAUSE SECTOR PULSE
1590 ;IF NOT, CHECK E16-6
1591
1592 005176 104450 MCLKD ;CLOCK MR WITH A 1
1593 005200 104420 MRCK ;MAINT REG SHOULD
1594 005202 023701 23701 ;EQUAL 23701
1595 005204 104000 HLT ;MR=BAD GOOD=CORRECT ANS
1596 005206 104446 MCLK1 ;CLOCK MR WITH AN 11
1597 005210 104420 MRCK ;CHECK MAINT REG
1598 005212 032311 32311 ;SHOULD EQUAL 32311
1599 005214 104000 HLT ;MR=BAD GOOD=CORRECT ANS
1600
1601 ;LOOK-AHEAD REGISTER SHOULD NOW POINT TO SECTOR 1 (OR 4000 IF INTERLEAVED)
1602
1603 005216 022777 000000 173702 CMP #0,ARSDT ;INTERLEAVED?
1604 005224 001403 BEQ 3$ ;NO
1605 005226 062702 004000 ADD #4000,R2 ;YES
1606 005232 000402 BR 2$ ;CONT
1607 005234 062702 000100 3$: ADD #100,R2 ;INCREMENT SECTOR COMPARE
1608 005240 020277 173654 2$: CMP R2,ARSLA ;LA REG SHOULD=100
1609 005244 001401 BEQ 1$ ;LA IS CORRECT
1610 005246 104224 HLT ;LA SHOULD=100

```

E04

MAINDEC-11-DERSC-B
DERSCB.P11 TST35

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 44
MAINTENANCE TIMING TEST

```

1611 ;REPEAT NEXT STEPS 62 TIMES. LOOK-AHEAD REGISTER SHOULD INCREMENT
1612 ;TO SHOW NEXT SECTOR, CHECKS FOR ALL SECTORS. IF DRIVE IS NOT
1613 ;INTERLEAVED LA = 200,300, ETC. IF DRIVE IS INTERLEAVED,
1614 ;LA = 100, 4100, 200, 4200 ETC. SEE SERVICE MANUAL FOR DETAILS.
1615
1616 005250 012767 000076 173730 1S: MOV #62, REPT1
1617 005256 012767 002465 173720 MRT3: MOV #1333., REPT
1618 005264 104452 3S: MCLKB ;CLOCK MR WITH A 1 AND A 11
1619 005266 005367 173712 DEC REPT ;STEP THROUGH
1620 005272 001374 BNE 3S ;SECTOR
1621 005274 104450 MCLKO ;CLOCK MR WITH A 1
1622 005276 104420 MRCK ;MAINT REG
1623 005300 022701 22701 ;SHOULD EQUAL 22701
1624 005302 104000 HLT ;MR=BAD GOOD=CORRECT ANS
1625 005304 104446 MCLK1 ;1 MORE CLK ASSERTS SECTOR PULSE
1626 005306 104420 MRCK ;MAINT REG SHOULD
1627 005310 032311 32311 ;EQUAL 32311
1628 005312 104000 HLT ;MR=BAD GOOD=CORRECT ANS
1629 005314 022777 000000 173604 CMP #0, RSDT ;DRIVE INTERLEAVED?
1630 005322 001420 BEQ 6S ;YES
1631 005324 032767 001000 173636 BIT #BIT9, ONCEE ;DO I SET 4000
1632 005332 001406 BEQ 4S ;OR CLEAR IT IN RSLA
1633 005334 042767 001000 173626 BIC #BIT9, ONCEE
1634 005342 162702 004000 SUB #4000, R2
1635 005346 000406 BR 6S
1636 005350 052767 001000 173612 4S: BIS #BIT9, ONCEE
1637 005356 062702 004000 ADD #4000, R2
1638 005362 000402 BR 5S
1639 005364 062702 000100 6S: ADD #100, R2 ;INCREMENT SECTOR COMPARE
1640 005370 017700 173524 5S: MOV @RSLA, BAD ;LA REG SHOULD HAVE INCREMENTED TO NEXT SECTOR
1641 005374 010201 MOV R2, GOOD ;GET CORRECT ANS FOR RSLA
1642 005376 020100 CMP GOOD, BAD ;COMPARE FOR CORRECT ANS
1643 005400 001401 BEQ 1S ;RSLA IS GOOD
1644 005402 104000 HLT ;RSLA=BAD GOOD=CORRECT ANS
1645
1646 005404 005367 173576 1S: DEC REPT1 ;REPEAT 62
1647 005410 001322 MRT3 ;TIMES
1648 005412 012767 002465 173564 MOV #1333., REPT ;COUNT FOR LAST SECTOR
1649 005420 104452 2S: MCLKB ;CLOCK
1650 005422 005367 173556 DEC REPT ;THRU
1651 005426 001374 BNE 2S ;LAST SECTOR
1652 005430 017700 173464 MOV @RSLA, BAD ;GET CONTENTS OF RSLA
1653 005434 012701 007777 MOV #7777, GOOD ;GET CORRECT ANS
1654 005440 020100 CMP GOOD, BAD ;DOES RSLA EQUAL 7777
1655 005442 001401 BEQ .+4 ;YES
1656 005444 104000 HLT ;BAD=RSLA GOOD=CORRECT ANS

```

```

1657 ;*****
1658 ;TEST 36          SECTOR FRACTION TEST
1659 ;*****
1660 005446 104400  TST36: SCOPE
1661
1662 ;MODULE TESTED G092
1663 ;CLOCK THROUGH AN ENTIRE TRACK IN MAINT MODE WHILE
1664 ;CHECKING FOR THE PROPER OPERATION OF THE SECTOR FRACTION IN THE LOOK-AHEAD REG.
1665 ;WHEN THE LAST WORD IS BEING TRANSFERRED, SECTOR AND FRACTION
1666 ;IS EQUAL TO 7777 TO INDICATE LAST WORD ON THIS TRACK --
1667 ;HANDLE END OF TRACK SPECIAL FOR THE LOOK-AHEAD REGISTER WILL
1668 ;CLEAR THE FRACTION BITS IF ANOTHER WORD IS CLOCKED. RSLA
1669 ;SHOULD INDICATE 7700 ON ANOTHER MAINTENANCE CLOCK.
1670
1671 005450 104414  MRT4:  CLDRK          ;CLEAR DRIVE REGISTERS
1672 005452 052767 000040 173510  BIS          #40,ONCEE ;SET FLAG BITS
1673 005460 042767 003000 173502  BIC          #3000,ONCEE
1674 005466 005067 173504  CLR          MCCNT
1675 005472 005002  CLR          R2          ;CLEAR MAINT CLOCK COUNTER
1676 005474 104430  MRIND        ;CLEAR R2 FOR SECTOR COUNTER
1677 005476 104420  MRCK         ;SEND INDEX PULSE TO MR REG
1678 005500 022701  22701       ;CHECK MAINTENANCE REG FOR
1679 005502 104424  MRINT        ;22701
1680 ;INIT MAINT MODE (CLEAR MRSP)
1681 005504 104430  MRIND        ;BY SENDING 2 CLOCK PULSES
1682 ;ISSUE A MAINT INDEX PULSE
1683 005506 104420  MRCK         ;TO CLEAR THE DRIVE
1684 005510 022701  22701       ;CHECK MAINT REG
1685 005512 104000  HLT          ;TO EQUAL 22701
1686 ;MR=BAD GOOD=CORRECT ANS
1687 ;ISSUE 512 MAINT CLOCKS TO STEP THROUGH THE RESYNC AREA
1688
1689 005514 012767 001000 173462  MRT4A:  MOV          #512.,REPT ;COUNT TO STEP THRU RESYNC AREA
1690 005522 104446  MCLK1       ;CLOCK THROUGH RESYNC
1691 005524 104420  MRCK        ;CHECK MAINT REG
1692 005526 032711  32711      ;TO EQUAL 32711
1693 005530 104000  HLT         ;MR = BAD GOOD = CORRECT ANS
1694 005532 104450  MCLK0       ;CLOCK MR REG
1695 005534 104420  MRCK        ;CHECK MR REG
1696 005536 022701  22701      ;TO EQUAL 22701
1697 005540 104000  HLT         ;BAD=MR GOOD=CORRECT ANS
1698 005542 022777 000000 173350  CMP          #0,RSLSA ;LOOK AHEAD REG
1699 005550 001401  BEQ          +4         ;EQUAL 0
1700 005552 104204  HLT         ;LA
1701 005554 005367 173424  DEC          REPT       ;LOOP THROUGH
1702 005560 001360  BNE          MRT4A     ;RESYNC AREA
1703
1704 ;ONE MORE PULSE SHOULD CAUSE THE FIRST SECTOR PULSE
1705
1706 005562 104446  MCLK1       ;CLOCK MR WITH AN 11
1707 005564 104420  MRCK        ;CHECK MAINT REG FOR SECTOR PULSE
1708 005566 032311  32311      ;MR SHOULD=32311
1709 005570 104000  HLT         ;MR=BAD GOOD=CORRECT ANS
  
```

```

1710 005572 104450          MRT4B:  MCLKO          ;CLOCK MR REG WITH A 1
1711 005574 104420          MRCK          ;CHECK MAINT REG
1712 005576 022301          22301        ;TO EQUAL 22301
1713 005600 104000          HLT          ;MR=BAD GOOD=CORRECT ANS
1714
1715          ;SECTOR FRACTION BITS IN LOOK-AHEAD REGISTER SHOULD BE CLEARED (EQUAL TO 00)
1716
1717 005602 017700 173312      MOV          2RSLA,BAD ;GET RSLA
1718 005606 010201          MOV          R2,GOOD  ;GET CORRECT ANS
1719 005610 020100          CMP          GOOD,BAD ;IS THE RSLA REG CORRECT
1720 005612 001401          BEQ         1$        ;YES
1721 005614 104000          HLT          ;RSLA=BAD GOOD=CORRECTANS
1722
1723          ;STEP THROUGH THE PREAMBLE AREA AND SECTOR DATA
1724          ;AREA WHILE CHECKING THE SECTOR FRACTION
1725
1726 005616 012767 000122 173360 1$:  MOV          #82.,REPT ;FOR FIRST FRACTION CHANGE
1727 005624 104422          MRT4C:  MRCLK         ;CLOCK MR REG WITH AN 11 AND A 1
1728 005626 017700 173266      MOV          2RSLA,BAD ;GET RSLA
1729 005632 010201          MOV          R2,GOOD  ;GET CORRECT ANS
1730 005634 020001          CMP          BAD,GOOD ;IS RSLA CORRECT
1731 005636 001401          BEQ         1$        ;YES
1732 005640 104000          HLT          ;BAD=RSLA GOOD=CORRECT ANS
1733 005642 005367 173336      1$:  DEC          REPT    ;LOOP ON
1734 005646 001366          BNE          MRT4C    ;PREAMBLE AREA
1735
1736          ;ONE MORE CLOCK TO CAUSE THE SECTOR FRACTION TO CHANGE
1737
1738 005650 104422          MRCLK        ;CLOCK MR WITH AN 11 AND A 1
1739 005652 005202          INC          R2       ;COUNT THE FRACTION
1740 005654 017700 173240      MOV          2RSLA,BAD ;GET RSLA
1741 005660 010201          MOV          R2,GOOD  ;GET CORRECT ANS
1742 005662 020001          CMP          BAD,GOOD ;IS RSLA CORRECT?
1743 005664 001401          BEQ         2$        ;YES
1744 005666 104000          HLT          ;RSLA=BAD GOOD=CORRECT ANS
1745
1746          ;FIRST FRACTION CHANGES AFTER 82 MAINT CLKS, THE REST
1747          ;CHANGE AFTER 20 MAINTENANCE CLOCKS
1748
1749 005670 012767 000076 173306 2$:  MOV          #62.,REPT ;COUNT FOR WORDS IN A SECTOR
1750 005676 012767 000023 173302  MRT4D:  MOV          #19.,REPT1 ;COUNT FOR SECT FRACT TO CHANGE
1751 005704 104422          MRT4E:  MRCLK         ;CLOCK MR WITH AN 11 AND A 1
1752 005706 017700 173206      MOV          2RSLA,BAD ;GET RSLA
1753 005712 010201          MOV          R2,GOOD  ;GET CORRECT ANS
1754 005714 020100          CMP          GOOD,BAD ;IS RSLA CORRECT?
1755 005716 001401          BEQ         1$        ;YES
1756 005720 104000          HLT          ;RSLA=BAD GOOD=CORRECT ANS
1757 005722 005367 173260      1$:  DEC          REPT1   ;LOOP
1758 005726 001366          BNE          MRT4E

```

:ONE MORE CLOCK TO CAUSE THE SECTOR FRACTION TO CHANGE

1759										
1760										
1761	005730	104422								
1762	005732	022702	007777							
1763	005736	001472								
1764	005740	005202								
1765	005742	017700	173152		45:					
1766	005746	022777	000000	173152						
1767	005754	001431								
1768	005756	032767	002000	173204						
1769	005764	001425								
1770										
1771										
1772										
1773										
1774										
1775	005766	032767	001000	173174						
1776	005774	001004								
1777	005776	052767	001000	173164						
1778	006004	000406								
1779	006006	042767	001000	173154	95:					
1780	006014	042702	004000							
1781	006020	000404								
1782	006022	062702	004000		105:					
1783	006026	162702	000100							
1784	006032	042767	002000	173130	55:					
1785	006040	010201			125:					
1786	006042	020100								
1787	006044	001401								
1788	006046	104000								
1789	006050	005367	173130		25:					
1790	006054	001310								
1791										
1792										
1793										
1794	006056	010203			115:					
1795	006060	042703	177700							
1796	006064	022703	000077							
1797	006070	001402								
1798	006072	000167	177474							
1799	006076	012767	000012	173102	35:					
1800	006104	012767	000001	173072						
1801	006112	052767	002000	173050						
1802	006120	000167	177560							
1803										
1804	006124	012767	000010	173052	MRT4F:					
1805	006132	104422			15:					
1806	006134	017700	172760							
1807	006140	010201								
1808	006142	020100								
1809	006144	001401								
1810	006146	104000								
1811	006150	005367	173030		25:					
1812	006154	001366								

;CHECK FOR END OF ONE SECTOR OR BEGINNING OF NEXT

1794	006056	010203			115:					
1795	006060	042703	177700							
1796	006064	022703	000077							
1797	006070	001402								
1798	006072	000167	177474							
1799	006076	012767	000012	173102	35:					
1800	006104	012767	000001	173072						
1801	006112	052767	002000	173050						
1802	006120	000167	177560							
1803										
1804	006124	012767	000010	173052	MRT4F:					
1805	006132	104422			15:					
1806	006134	017700	172760							
1807	006140	010201								
1808	006142	020100								
1809	006144	001401								
1810	006146	104000								
1811	006150	005367	173030		25:					
1812	006154	001366								

```

;CLOCK MR WITH AN 11 AND A 1
;AT THE LAST SECTOR-LAST FRACTION?
;YES, FINISH THE SECTOR
;NO, ADD 1 TO FRACTION
;GET RSLA
;IS THIS DRIVE INTERLEAVED?
;NO
;HAS REPT GONE TO ZERO YET FOR THIS SECTOR?
;NO
;RSLA NOW POINTS TO NEXT INTERLEAVED
;SECTOR; BIT 9 IN ONCEE INDICATES
;WHETHER RSLA SHOULD NOW
;BE BETWEEN 0000-3700(1)
;OR 4000-7700(0).
;SHOULD RSLA BE BETWEEN 0000-3700?
;YES
;SET FOR NEXT PASS
;CLEAR FOR NEXT PASS
;MAKE RSLA LESS THAN 4000
;COMPENSATE FOR
;INTERLEAVING
;CLEAR FLAG FOR NEXT SECTOR
;GET CORRECT ANSWER FOR RSLA
;IS RSLA CORRECT
;YES
;RSLA=BAD GOOD=CORRECT ANS
;HAS SECTOR FRACTION REACHED 77?
;NO

;CHECK FOR END OF ONE SECTOR OR BEGINNING OF NEXT

;CHECK SECTOR FRACTION
;END OF SECTOR?
;YES
;NO, BEGINNING OF NEXT
;SETUP LOOP TO FINISH
;THIS SECTOR
;REPT HAS GONE TO ZERO FOR THIS SECTOR
;LOOP

;CLOCK MR WITH AN 11 AND A 1
;GET RSLA
;R2 SHOULD=7777
;IS RSLA CORRECT-END OF DISK?
;YES
;RSLA=BAD GOOD=CORRECT ANS (7777)
;FINISH
;LOOP
    
```

:SECTOR AND FRACTION IS = TO 7777 TO INDICATE LAST WORD ON THIS TRACK
:RSLA SHOULD EQUAL 7700 ON ANOTHER MAINT CLOCK.

1813			
1814			
1815			
1816	006156	104422	
1817	006160	017700	172734
1818	006164	012701	007700
1819	006170	020100	
1820	006172	001401	
1821	006174	104000	
1822	006176	104430	
1823			
1824	006200	017700	172714
1825	006204	005001	
1826	006206	020100	
1827	006210	001401	
1828	006212	104000	
1829	006214	104420	
1830	006216	022701	
1831	006220	104000	

MRT4G:	MRCLK		:CLOCK MR WITH AN 11 AND A 1
	MOV	0RSLA,BAD	:GET RSLA
	MOV	07700,GOOD	:GET CORRECT ANS
	CMP	GOOD,BAD	:IS RSLA CORRECT?
	BEQ	1\$:YES
	HLT		:RSLA=BAD GOOD=CORRECT ANS
1\$:	MRIND		:ISSUE AN INDEX PULSE TO
			:CLEAR THE DRIVE
	MOV	0RSLA,BAD	:GET RSLA
	CLR	GOOD	:GET CORRECT ANS
	CMP	GOOD,BAD	:IS RSLA CORRECT?
	BEQ	2\$:YES
	HLT		:RSLA=BAD GOOD=CORRECT ANS
2\$:	MRCK		:CHECK MR REG
	22701		:TO EQUAL 22701
	HLT		:MR=BAD GOOD=CORRECT ANS

```

1832 ;*****
1833 ;TEST 37 ILLEGAL FUNCTION TEST
1834 ;*****
1835 006222 104400 TST37: SCOPE
1836
1837 ;MODULE TESTED M7759, M7770
1838 ;TEST ILLEGAL FUNCTION (ILF) IN RSER. SEND AN ILLEGAL FUNCTION
1839 ;CODE TO THE DRIVE CONTROL REGISTER WITHOUT SETTING THE GO BIT.
1840 ;THE "ILF" BIT SHOULD NOT BE SET. THE "GO" BIT IS THEN SET. A
1841 ;CHECK IS THEN MADE FOR "ATA" AND "ERR" TO BE SET
1842 ;IN THE DRIVE STATUS REGISTER (RSDS) AND "ILF" IN THE DRIVE ERROR
1843 ;REGISTER (RSER). ALL ILLEGAL FUNCTION CODES ARE CHECKED.
1844 ;ILLEGAL FUNCTIONS ARE DETECTED ON M7759 BY E20-8
1845
1846 006224 104414 MRILF: CLRK ;CLEAR ALL THE DRIVE REGISTERS
1847 006226 042767 000040 172734 BIC #BITS,ONCEE ;CLEAR CLOCK CNT FLAG
1848 006234 032767 000002 172726 BIT #BIT1,ONCEE ;WAS THERE AN ERROR
1849 006242 001002 BNE MRLF1 ;YES DO NOT CHANGE "ILF" CODE
1850 006244 012702 000003 MOV #3,R2 ;SETUP FIRST "ILF" CODE
1851 ;PUT DRIVE IN MAINTENANCE MODE
1852
1853 006250 104416 MRLF1: MROMD ;PUT DRIVE INTO MAINT MODE
1854 006252 104420 MRCK ;CHECK MR REG TO
1855 006254 022701 22701 ;EQUAL 22701
1856 006256 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
1857
1858 ;ASSERT A MAINTENANCE MODE DISK "INDEX" PULSE
1859
1860 006260 104430 MRIND
1861 006262 010277 172612 MRLF2: MOV R2,RSRCS1 ;SEND "ILF" WITH THE "GO" BIT
1862 006266 017700 172620 MOV RSDS,BAD ;GET DRIVE STATUS REG
1863 006272 012701 150600 MOV #150600,GOOD ;GET CORRECT ANS
1864 006276 020100 CMP GOOD,BAD ;IS RSDS CORRECT?
1865 006300 001440 BEQ IS ;YES
1866 006302 104402 006306 TYPE .+2 ;ASCIZ <15><12>"ILLEGAL FUNCTION CODE SENT TO DRIVE="
1867 006356 010267 172634 MOV R2,WORK ;GET FUNCTION CODE
1868 006362 016746 172630 MOV WORK,-(6) ;PUT WORK ON STACK
1869 006366 104406 TYPES ;TYPE STACK IN OCTAL - SUPPRESS
1870 006370 052767 000002 172572 BIS #BIT1,ONCEE ;SET ERROR BIT SO ILLEGAL FUN DOESN'T CHANGE
1871 006376 104000 HLT ;RSDS=BAD GOOD=CORRECT ANS
1872 006400 104040 HLT !DS
1873
1874 006402 042767 000002 172560 1$: BIC #BIT1,ONCEE ;CLEAR ERROR FLAG
1875 006410 017700 172500 MOV RSR,BAD ;GET RSER
1876 006414 012701 000001 MOV #1,GOOD ;GET CORRECT ANS
1877 006420 020100 CMP GOOD,BAD ;DID "ILF" SET IN RSER
1878 006422 001404 BEQ Z$ ;YES
1879 006424 052767 000002 172536 BIS #BIT1,ONCEE ;SET ERROR BIT
1880 006432 104000 HLT ;RSER=BAD GOOD=CORRECT ANS
1881 006434 042767 000002 172526 2$: BIC #BIT1,ONCEE ;CLEAR ERROR FLAG

```



```

1882                                     ;CLEAR THE DRIVE FOR THE NEXT "ILF" CODE PASS
1883 006442 104414 MRCILF: CLRDK                                     ;CLEAR ERRORS
1884 006444 017700 172442 MOV #RSDS,BAD                                     ;GET RSDS REG
1885 006450 012701 010600 MOV #10600,GOOD                                     ;GET CORRECT ANS
1886 006454 020100 CMP GOOD,BAD                                     ;DID "ATA" AND "ERR" CLEAR IN RSDS?
1887 006456 001435 BEQ IS                                     ;YES
1888 006460 104402 006464 TYPE .,+2                                     ;ASCIZ <15><12>"ATA AND ERR IN RSDS SHOULD CLEAR WITH I
1889 006542 052767 000002 172420 BIS #BIT1,ONCEE                                     ;RSDS=BAD GOOD=CORRECT ANS
1890 006550 104000 HLT                                     ;CLEAR ERROR FLAG
1891 006552 042767 000002 172410 1S: BIC #BIT1,ONCEE                                     ;GET RSER
1892 006560 017700 172330 MOV #RSER,BAD                                     ;GET CORRECT ANS
1893 006564 005001 CLR GOOD                                     ;DID ILF CLEAR IN RSER
1894 006566 020100 CMP GOOD,BAD                                     ;YES
1895 006570 001431 BEQ ZS                                     ;SET ERROR BIT
1896 006572 052767 000002 172370 BIS #BIT1,ONCEE                                     ;ASCIZ <15><12>"ILF IN RSER SHOULD CLEAR WITH INIT"
1897 006600 104402 006604 TYPE .,+2                                     ;RSER=BAD GOOD=CORRECT ANS
1898 006652 104000 HLT                                     ;CLEAR ERROR BIT
1899 006654 042767 000002 172306 2S: BIC #BIT1,ONCEE                                     ;GET NEXT ILLEGAL FUNCTION COE
1900
1901
1902 006662 062702 000002 MRLF3: ADD #2,R2                                     ;UPDATE ILF
1903 006666 022702 000011 CMP #11,R2                                     ;IS THIS A ILF CODE
1904 006672 001773 BEQ MRLF3                                     ;NO-UPDATE IT
1905 006674 022702 000021 CMP #21,R2
1906 006700 001770 BEQ MRLF3
1907 006702 022702 000031 CMP #31,R2
1908 006706 001765 BEQ MRLF3
1909 006710 022702 000051 CMP #51,R2
1910 006714 001762 BEQ MRLF3
1911 006716 022702 000061 CMP #61,R2
1912 006722 001757 BEQ MRLF3
1913 006724 022702 000071 CMP #71,R2
1914 006730 001754 BEQ MRLF3
1915 006732 022702 000101 CMP #101,R2
1916 006736 001402 BEQ ILFDON
1917 006740 000167 177304 JMP MRLF1
1918

```

ILFDON:

```

1919 ; *****
1920 ; TEST 40 TEST NO-OP CODES 1 AND 21
1921 ; *****
1922 TST40: SCOPE
1923
1924 ; MODULE TESTED M7759
1925 MRSP: CLRDK ; CLEAR ALL DRIVE REGISTERS
1926 BIC #BIT2,ONCEE ; CLEAR ERROR FLAG
1927 MRDMD ; PUT DRIVE INTO MAINT MODE
1928 MRCK ; CHECK MR REG TO
1929 22701 ; EQUAL 22701
1930 MRINT ; INIT MAINT MODE (CLEAR MRSP)
1931 BIT #BIT3,ONCEE ; TESTING CODE 1
1932 BNE 3$ ; NO CODE 21
1933 MOV #1,RSRCS1 ; LOAD NO-OP FUNCTION
1934 MOV #1,WORK ; LOAD NO-OP FUNCTION
1935 TST RSR ; ANY ERRORS
1936 BEQ 1$ ; NO
1937 JSR PC,NOPERR ; TYPE IT
1938 HLT :DS ; TYPE ERROR
1939 007026 022777 010600 172056 1$: CMP #10600,RSRDS ; IS RSDS CORRECT
1940 BEQ 2$ ; YES
1941 JSR PC,NOPERR ; RSDS SHOULD
1942 HLT :DS ; EQUAL 10600
1943 007044 042767 000004 172116 2$: BIC #BIT2,ONCEE ; CLEAR ERROR FLAG
1944
1945 ; TEST NO-OP FUNCTION CODE 21
1946
1947 007052 052767 000010 172110 BIS #BIT3,ONCEE ; TEST TESTING CODE 21 FLAG
1948 007060 012767 000021 172130 3$: MOV #21,WORK ; LOAD CODE 21
1949 007066 012777 000021 172004 MOV #21,RSRCS1 ; LOAD FUNCTION
1950 007074 005777 172014 TST RSR ; ANY ERRORS?
1951 007100 001403 BEQ 4$ ; NO
1952 007102 004767 012032 JSR PC,NOPERR ; YES, TYPE ERROR
1953 007106 104040 HLT :DS ; ERROR DURING NO-OP FUNCTION
1954 007110 022777 010600 171774 4$: CMP #10600,RSRDS ; IS RSDS CORRECT
1955 007116 001403 BEQ 5$ ; YES
1956 007120 004767 012014 JSR PC,NOPERR ; TYPE ERROR
1957 007124 104040 HLT :DS ; RSDS SHOULD=10600
1958 007126 042767 000014 172034 5$: BIC #14,ONCEE ; CLEAR TEST BITS

```

```

1959 ;*****
1960 ;TEST 41 TEST NO-OP FUNCTION WITH ERROR BITS SET
1961 ;*****
1962 007134 104400 †TST41: SCOPE
1963
1964 ;MODULE TESTED M7759
1965 007136 104414 †PROPER: CLRDK ;CLEAR ALL REGISTERS
1966 007140 104416 MRDMD ;PUT DRIVE INTO MAINT MODE
1967 007142 104420 MRCK ;CHECK MR REG
1968 007144 022701 22701 ;TO EQUAL 22701
1969 007146 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
1970 007150 104430 MRIND ;SEND INDEX PULSE
1971
1972 007152 012777 177777 171734 MOV #-1,RSER ;LOAD RSER WITH ERRORS
1973 007160 116701 172002 MOVB UNCMP,GOOD ;GET DRIVE UNDER TEST
1974 007164 017700 171726 MOV RSAS,BAD ;GET RSAS REG
1975 007170 020100 CMP GOOD,BAD ;DID ATA BIT SET CAUSED BY ERROR
1976 007172 001427 BEQ 1$ ;YES
1977 007174 104402 007200 TYPE ;ASCIZ <15><12>"SET ERRORS IN RSER-RSAS IS INCORRECT"
1978 007250 104000 HLT ;RSAS=BAD GOOD=CORRECT ANS
1979 007252 012767 000001 171736 1$: MOV #1,WORK ;SETUP FOR NO-OP CODE 1
1980 007260 032767 000010 171702 BIT #BIT3,ONCEE ;TESTING CODE 21?
1981 007266 001004 BNE 2$ ;YES
1982 007270 012777 000001 171602 MOV #1,RSRCS1 ;SEND NO-OP CODE 1
1983 007276 000406 BR 3$ ;CHECK FOR ERRORS
1984 007300 012767 000021 171710 2$: MOV #21,WORK ;SETUP FOR CODE 21
1985 007306 012777 000021 171564 MOV #21,RSRCS1 ;SENT NO-OP CODE 21
1986 007314 017700 171574 3$: MOV RSER,BAD ;GET RSER REG
1987 007320 012701 177017 MOV #177017,GOOD ;GET CORRECT ANS
1988 007324 020100 CMP GOOD,BAD ;DID RSER CHANGE WITH NO-OP
1989 007326 001411 BEQ 4$ ;NO
1990 007330 104402 007334 TYPE ;ASCIZ <15><12>"RSER "
1991 007344 004767 011664 JSR PC,CHG
1992 007350 104000 HLT ;RSER=BAD GOOD=CORRECT ANS
1993 007352 017700 171540 4$: MOV RSAS,BAD ;GET RSAS
1994 007356 116701 171604 MOVB UNCMP,GOOD ;GET CORRECT ANS
1995 007362 020100 CMP GOOD,BAD ;IS RSAS CORRECT
1996 007364 001411 BEQ 5$ ;YES
1997 007366 104402 007372 TYPE ;ASCIZ <15><12>"RSAS "
1998 007402 004767 011626 JSR PC,CHG ;TYPE ERROR
1999 007406 104000 HLT ;RSAS=BAD GOOD=CORRECT ANS
2000 007410 017700 171476 5$: MOV RSDS,BAD ;GET RSDS
2001 007414 012701 150600 MOV #150600,GOOD ;GET CORRECT ANS
2002 007420 020100 CMP GOOD,BAD ;DID RSDS CHANGE
2003 007422 001411 BEQ 6$ ;NO
2004 007424 104402 007430 TYPE ;ASCIZ <15><12>"RSDS "
2005 007440 004767 011570 JSR PC,CHG ;TYPE ERROR
2006 007444 104000 HLT ;RSDS=BAD GOOD=CORRECT ANS
2007 007446 032767 000010 171514 6$: BIT #BIT3,ONCEE ;TESTING CODE 21
2008 007454 001005 BNE 7$ ;YES, GET OUT
2009 007456 052767 000010 171504 BIS #BIT3,ONCEE ;SET CODE 21 FLAG
2010 007464 000167 177446 JMP MPROPER ;TEST CODE 21
2011 007470 042767 000010 171472 7$: BIC #BIT3,ONCEE ;DONE CLEAR FLAG AND CONT.

```

2012
2013
2014
2015 007476 104400
2016
2017
2018
2019
2020
2021
2022
2023
2024 007500 104414
2025 007502 052767 000040 171460
2026 007510 104416
2027 007512 104420
2028 007514 022701
2029 007516 104 24
2030 007520 104 30
2031 007522 0127 7 000003 171360
2032 007530 022777 000000 171370
2033 007536 001403
2034 007540 012777 000041 171342
2035 007546 012777 000031 171324 45:
2036 007554 104426
2037 007556 030400
2038 007560 104000
2039
2040 007562 012767 010643 171414
2041 007570 104422 15:
2042 007572 104426
2043 007574 030400
2044 007576 104000
2045 007600 005367 171400
2046 007604 001371
2047
2048 007606 104446
2049 007610 104426
2050 007612 110600
2051 007614 104000
2052 007616 022777 104230 171254
2053 007624 001401
2054 007626 104140
2055 007630 016777 171330 171260 25:
2056 007636 005777 171254
2057 007642 001401
2058 007644 104140
2059 007646 022777 004230 171224 35:
2060 007654 001401
2061 007656 104140

```
*****
;TEST 42          BLOCK SEARCH TEST 1
*****
TST42: SCOPE

;MODULE TESTED: M7759, M7754, M7771, M7770
;A DRIVE SEARCH FUNCTION IS GIVEN TO THE DRIVE FOR SECTOR 3.
;(SECTOR 41 IF SECTOR INTERLEAVING IS ENABLED) THE
;POSITIONING IN PROGRESS BIT (PIP) AND THE DRIVE READY BIT
;(DRY) IN THE DRIVE STATUS REGISTER (RSDS) ARE CHECKED. THE
;ADDRESS CONFIRM BIT (AC) IS ALSO CHECKED.

MRSRCH: CLDRK      ;CLEAR ALL REGISTERS
          BIS        ;SET CLOCK FLAG
          #BITS,ONCEE ;PUT DRIVE INTO MAINTENANCE MOE
          MRDMD      ;CHECK MR REG
          MRCK       ;TO EQUAL 22701
          22701      ;INIT MR REG (CLEAR MRSP)
          MRINT      ;CLOCK INDEX PULSE IN RSMR
          MRIND      ;DO A SEARCH FOR SECTOR 3 OR 41
          MOV        ;INTERLEAVED?
          #3,RSRDA   ;NO SECTOR 3
          #0,RSRDT   ;YES SECTOR 41
          45        ;LOAD SEARCH COMMAND (M7759)
          MOV        ;CHECK RSDS
          #31,RSRCS1 ;TO EQUAL 30400
          DSK        ;PIP SHOULD BE SET AND DRY SHOULD
          30400     ;BE 0 FOR A DRIVE SEARCH CMD
          HLT        ;STEP THROUGH 3 SECTORS
                  ;CLOCK MR
                  ;RSDS SHOULD NOT
                  ;CHANGE TILL CLOCKING IS COMPLETED
                  ;TO REACH SECTOR 3
                  ;KEEP CLOCKING TILL
                  ;SECTOR 3 HAS BEEN REACHED
          MOV        ;NOTE ADD ONE MORE CLOCK PULSE TO LOOP COUNTER
          #10643,REPT ;CLOCK MR REG
          MRCLK      ;CHECK FOR "ATA" AND "DRY"
          DSK        ;TO BE SET IN RSDS FOR
          30400     ;SEARCH FUNCTION SHOULD BE COMPLETED
          HLT        ;SET RSCS1
          CMP        ;SC IN RSCS1 SHOULD SET BECAUSE OF
          #104230,RSRCS1 ;COMPLETED SEARCH FUNCTION
          BEQ        ;CLEAR ATA
          25        ;DID ATA CLEAR BY WRITING INTO IT?
          HLT        ;YES
          #DS!AS    ;RSAS SHOULD=0
          UNITSV,RSAS ;DID SC CLEAR BY CLEARING
          TST        ;"ATA" YES
          RSRAS     ;NO
          35        ;
          BEQ        ;
          35        ;
          HLT        ;DS!AS
          #4230,RSRCS1 ;
          BEQ        ;+4
          +4        ;
          HLT        ;DS!AS
          !DS!AS    ;NO
```



```

2116 010034 104422 1S: MCLK ;CLOCK MR
2117 010036 104426 DSCK ;RSDS SHOULD NOT
2118 010040 030400 30400 ;CHANGE TILL CLOCKING IS COMPLETED
2119 010042 104000 HLT ;TO REACH SECTOR 3
2120 010044 005367 171134 DEC REPT ;KEEP CLOCKING TILL
2121 010050 001371 BNE 1S ;SECTOR 3 HAS BEEN REACHED
;ASSERT INDEX PULSE TO SIMULATE THE BEGINNING OF THE NEXT REVOLUTION
2122
2123 010052 104430 MRIND
2124 010054 104420 MRCK ;CHECK MR REG TO EQUAL
2125 010056 022701 22701
2126 010060 104000 HLT ;22701
2127
2128 ;STEP THRU RESYNC PERIOD
2129
2130 010062 012767 061000 171114 MOV #512,REPT
2131 010070 052767 000040 171072 BIS #BITS,ONCEE ;TYPE OUT CLOCK COUNT IF AN ERROR OCCURS
MRWR1: MCLK1 ;CLOCK MR REG
MRCK ;CHECK FOR
32711 ;CORRECT DATA
HLT ;MR = BAD GOOD = CORRECT DATA
MCLK0 ;CLOCK MR REG
MRCK ;CHECK FOR
22701 ;CORRECT DATA
HLT ;ERROR WHILE CLOCKING THROUGH RESYNC PERIOD
DEC REPT ;FINISH LOOPING
BNE MRWR1 ;THROUGH RESYNC PERIOD
2132
2133 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
;SP=0 EQUALS SECTOR PULSE
2134 010124 104446 MCLK1 ;CLOCK MR REG
2135 010126 104420 MRCK ;MR SHOULD
2136 010130 032311 32311 ;EQUAL 32311
2137 010132 104000 HLT ;MR=BAD GOOD=CORRECT ANS
2138 010134 104450 MCLK0 ;CLOCK MR REG
2139 010136 104420 MRCK ;CHECK MR
2140 010140 022301 22301 ;TO EQUAL 22301
2141 010142 104000 HLT ;MR=BAD GOOD=CORRECT ANS
2142
2143 ;NOTE ADD ONE MORE CLOCK PULSE TO LOOP COUNTER
2144 010144 104446 MCLK1 ;CLOCK MR REG
2145 010146 104426 DSCK ;CHECK FOR "ATA" AND "DRY"
2146 010150 110600 110600 ;TO BE SET IN RSDS FOR
2147 010152 104000 HLT ;SEARCH FUNCTION SHOULD BE COMPLETED
2148 010154 022777 104230 170716 CNP #104230,RS0S1 ;SET RS0S1
2149 010162 001401 BEQ 2S ;SC IN RS0S1 SHOULD SET BECAUSE OF
2150 010164 104140 HLT ;COMPLETED SEARCH FUNCTION
2151 010166 016777 170772 170722 2S: MOV UNITSV,RSAS ;CLEAR ATA
2152 010174 005777 170716 TST RSAS ;DID ATA CLEAR BY WRITING INTO IT?
2153 010200 001401 BEQ 3S ;YES
2154 010202 104140 HLT ;RSAS SHOULD=0
2155 010204 022777 004230 170666 3S: CNP #4230,RS0S1 ;DID SC CLEAR BY CLEARING
2156 010212 001401 BEQ +4 ;"ATA" YES
2157 010214 104140 HLT ;DS!AS ;NO

```

```

2169
2170
2171
2172 010216 104400
2173
2174
2175
2176
2177
2178 010220 104414
2179 010222 042767 000040 170740
2180 010230 104416
2181 010232 104420
2182 010234 022701
2183 010236 104424
2184 010240 012777 000001 170642
2185 010246 012777 000031 170624
2186 010254 104426
2187 010256 030400
2188 010260 104000
2189
2190
2191
2192 010262 012777 000011 170610
2193
2194
2195
2196 010270 017700 170620
2197 010274 012701 000004
2198 010300 020100
2199 010302 001410
2200 010304 104402 021305
2201 010310 104402 010314
2202 010322 104000
2203 010324 104426 1S:
2204 010326 150600
2205 010330 104000
2206 010332 022777 104230 170540
2207 010340 001401
2208 010342 104040
2209
2210
2211 010344 022777 000001 170536 2S:
2212 010352 001401
2213 010354 104004
2214 010356 104414 4S:
2215 010360 005777 170530
2216 010364 001401
2217 010366 104040
2218
2219 010370 022777 004200 170502 3S:
2220 010376 001401
2221 010400 104040

```

```

:*****
:TEST 44 DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSCS1)
:*****
TST44: SCOPE

:MODULE TESTED M7759, M7755, M7770
:RMR ERROR IS CAUSED BY WRITTING INTO RSCS1 WHILE DOING A BLOCK SEARCH FUNCTION
:CHECK RMR DECODER, E12, M7755, IF THIS TEST FAILS

RMR01: CLDRK :CLEAR ALL DRIVE REGISTERS
BIC #BITS,ONCEE :CLEAR CLK CNT FLAG
MRDMD :PUT DRIVE INTO MAINT MODE
MRCK :CHECK MR REG TO
22701 :EQUAL 22701
MRINT :INIT MAINT MODE (CLEAR MRSP)
MOV #1,RSRDA :LOAD RSDA
MOV #31,RSRCS1 :LOAD BLOCK SEARCH FUNCTION
DSCK :CHECK RSDS
30400 :TO EQUAL 30400
HLT :DRY IN RSDS SHOULD BE
CLEARED FOR DRIVE WAS
ISSURED A BLOCK SEARCH FUNCTION
RSDS=BAD GOOD=CORRECT ANS
MOV #11,RSRCS1 :LOAD A CLEAR FUNCTION
THIS SHOULD CAUSE AN RMR
ERROR FOR DRIVE WAS BUSY
WHEN CLEAR COMMAND WAS GIVEN
MOV RSRER,BAD :GET RSRER REG
MOV #4,GOOD :GET CORRECT ANS
CMP GOOD,BAD :DID RMR SET IN RSRER?
BEQ 1S :YES
TYPE ,TRMR :ASCIZ "RSCS1"
TYPE ,.+2 :RSDS=BAD GOOD=CORRECT ANS
HLT :CHECK RSDS TO
DSCK :EQUAL 150600
150600 :RSDS=BAD GOOD=CORRECT ANS
HLT :DID CORRECT BITS SET IN RSCS1
CMP #104230,RSRCS1 :YES
BEQ 2S :RSCS1 SHOULD=104230
HLT !DS :RSDS SHOULD=150600
:RSRER SHOULD=4
:RSDA SHOULD=1
:RSDS SHOULD=1
:RSDS SHOULD=1
2S: CMP #1,RSRDA :DID CLR CLEAR RSDA
BEQ 4S :NO
HLT !DA :RSDA SHOULD=1
4S: CLDRK :CLEAR ALL REGISTERS
TST RSRER :RSRER SHOULD CLEAR
BEQ 3S :RSRER OK
HLT !DS :RSRER SHOULD=0 FOR THE
CLEAR BIT WAS LOADED IN RSCS2
3S: CMP #4200,RSRCS1 :RSCS1 SHOULD=4200 FOR THE
BEQ .+4 :CLEAR BIT WAS LOADED IN RSCS2
HLT !DS :RSCS1 SHOULD=4200

```

E05

MAINDEC-11-DERSC-B
DERSCB.P11

RS11-RSG3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 57
DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSDA)

```

2222 :*****
2223 :TEST 45          DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSDA)
2224 :*****
2225 010402 104400 :TEST45: SCOPE
2226
2227 :MODULE TESTED M/755 M7759 M7770
2228 :RMR ERROR IS CAUSED BY WRITTING INTO RSDA WHILE DOING A BLOCK SEARCH FUNCTION
2229
2230 010404 104414 RMR02: CLROK ;CLEAR ALL DRIVE REGISTERS
2231 010406 104416 MROMD ;PUT DRIVE INTO MAINT MODE
2232 010410 104420 MRCK ;CHECK MR REG TO
2233 010412 022701 22701 ;EQUAL 22701
2234 010414 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
2235 010416 012777 000001 170464 MOV #1,RSDA ;LOAD RSDA
2236 010424 012777 000031 170446 MOV #31,RSCS1 ;LOAD BLOCK SEARCH FUNCTION
2237 010432 104426 DSKC ;CHECK RSDS
2238 010434 030400 30400 ;TO EQUAL 30400
2239 010436 104000 HLT ;DRY IN RSDS SHOULD BE
2240 ;CLEARED FOR DRIVE WAS
2241 ;ISSURED A BLOCK SEARCH FUNCTION
2242 ;RSDS=BAD GOOD=CORRECT ANS
2243 010440 005077 170444 CLR RSDA ;MODIFY RSDA
2244 ;THIS SHOULD CAUSE AN RMR
2245 ;ERROR FOR DRIVE WAS BUSY
2246 ;WHEN COMMAND WAS GIVEN
2247 010444 017700 170444 MOV RRSER,BAD ;GET RSER REG
2248 010450 012701 000004 MOV #4,GOOD ;GET CORRECT ANS
2249 010454 020100 CMP GOOD,BAD ;DID RMR SET IN RSER?
2250 010456 001410 BEQ IS ;YES
2251 010460 104402 021305 TYPE ,TRMR ;ASCIZ "RSDA"
2252 010464 104402 010470 TYPE ,+2 ;RSER=BAD GOOD=CORRECT ANS
2253 010476 104000 HLT ;CHECK RSDS TO
2254 010500 104426 1S: DSKC ;EQUAL 150600
2255 010502 150600 HLT ;RSDS=BAD GOOD=CORRECT ANS
2256 010504 104000 HLT ;DID CORRECT BITS SET IN RSCS1
2257 010506 022777 104230 170364 CMP #104230,RSCS1 ;YES
2258 010514 001401 BEQ 2S ;RSCS1 SHOULD=104230
2259 010516 104040 HLT !DS ;RSDS SHOULD=150600
2260 ;RSER SHOULD=4
2261 ;DID CLR CLEAR RSDA
2262 010520 022777 000001 170362 2S: CMP #1,RSDA ;NO
2263 010526 001401 BEQ 4S ;RSDA SHOULD=1
2264 010530 104004 HLT 'DA ;CLEAR ALL REGISTERS
2265 010532 104414 4S: CLROK ;RSER SHOULD CLEAR
2266 010534 005777 170354 TST RRSER ;RSER OK
2267 010540 001401 BEQ 3S ;RSER SHOULD=0 FOR THE
2268 010542 104040 HLT !DS ;CLEAR BIT WAS LOADED IN RSCS1
2269 ;RSCS1 SHOULD=4200 FOR THE
2270 010544 022777 004200 170326 3S: CMP #4200,RSCS1 ;CLEAR BIT WAS LOADED IN RSCS1
2271 010552 001401 BEQ .+4 ;RSCS1 SHOULD=4200
2272 010554 104040 HLT !DS
2273

```


F05

MAINDEC-11-DERSC-B
DERSCB.P11 T5746

RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 58
DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSER)

```

2274 :*****
2275 :TEST 46          DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSER)
2276 :*****
2277 010556 104400  T5746: SCOPE
2278
2279 ;MODULE TESTED M7759, M7755, M7770
2280 ;RMR ERROR IS CAUSED BY WRITTING INTO RSER WHILE DOING A BLOCK SEARCH FUNCTION
2281 ;CHECK RMR DECODER, E12-M7755, IF THIS TEST FAILS.
2282
2283 010560 104414  RMRC3: CLDRK          ;CLEAR ALL DRIVE REGISTERS
2284 010562 042767 000040 170400 BIC          #BITS, ONCEE ;CLEAR CLOCK COUNT FLAG
2285 010570 104416 MROMD        ;PUT DRIVE INTO MAINT MODE
2286 010572 104420 MRCK        ;CHECK MR REG TO
2287 010574 022701 22701        ;EQUAL 22701
2288 010576 104424 MRINT        ;INIT MAINT MODE (CLEAR MRSP)
2289 010600 012777 000001 170302 MOV          #1, RSDA ;LOAD RSDA
2290 010606 012777 000031 170264 MOV          #31, RSCS1 ;LOAD BLOCK SEARCH FUNCTION
2291 010614 104426 DSK          ;CHECK RSDS
2292 010616 030400 30400        ;TO EQUAL 30400
2293 010620 104000 HLT          ;DRY IN RSDS SHOULD BE
2294 ;Cleared FOR DRIVE WAS
2295 ;ISSUED A BLOCK SEARCH FUNCTION
2296 ;RSDS=BAD GOOD=CORRECT ANS
2297 010622 012777 177777 170264 MOV          #-1, RSER ;MODIFY RSER
2298 ;THIS SHOULD CAUSE AN RMR
2299 ;ERROR FOR DRIVE WAS BUSY
2300 ;WHEN COMMAND WAS GIVEN
2301 010630 017700 170260 MOV          RRSER, BAD ;GET RSER REG
2302 010634 012701 000004 MOV          #4, GOOD ;GET CORRECT ANS
2303 010640 020100 CMP          GOOD, BAD ;DID RMR SET IN RSER?
2304 010642 001410 BEQ          IS ;YES
2305 010644 104402 021305 TYPE          , TRMR
2306 010650 104402 010654 TYPE          , +2
2307 010662 104000 HLT
2308 010664 104426 15: DSK          ;ASCIZ "RSER"
2309 010666 150600 150600 ;RSER=BAD GOOD=CORRECT ANS
2310 010670 104000 HLT ;CHECK RSDS TO
2311 010672 022777 104230 170200 CMP          #104230, RSCS1 ;EQUAL 150600
2312 010700 001401 BEQ          45 ;RSDS=BAD GOOD=CORRECT ANS
2313 010702 104040 HLT          ;DID CORRECT BITS SET IN RSCS1
2314 ;YES
2315 ;RSCS1 SHOULD=104230
2316 ;RSDS SHOULD=150600
2317 ;RSER SHOULD=4
2318 010704 104414 45: CLDRK        ;CLEAR ALL REGISTERS
2319 010706 005777 170202 TST          RRSER ;RSER SHOULD CLEAR
2320 010712 001401 BEQ          35 ;RSER OK
2321 010714 104040 HLT          ;RSER SHOULD=0 FOR THE
2322 ;CLEAR BIT WAS LOADED IN RSCS2
2323 010716 022777 004200 170154 35: CMP          #4200, RSCS1 ;RSCS1 SHOULD=4200 FOR THE
2324 010724 001401 BEQ          +4 ;CLEAR BIT WAS LOADED IN RSCS2
2325 010726 104040 HLT          ;RSCS1 SHOULD=4200

```

2324
2325
2326
2327 010730 104400
2328
2329
2330
2331
2332
2333 010732 104414
2334 010734 104416
2335 010736 104420
2336 010740 022701
2337 010742 104424
2338 010744 012777 000001 170136
2339 010752 012777 000031 170120
2340 010760 104426
2341 010762 030400
2342 010764 104000
2343
2344
2345
2346 010766 005077 170124
2347
2348
2349 010772 017700 170116
2350 010776 012701 000000
2351 011002 020100
2352 011004 001435
2353 011006 104402 011012
2354 011076 104000
2355 011100 104426 15:
2356 011102 030400
2357 011104 104000
2358 011106 022777 004231 167764
2359 011114 001401
2360 011116 104040
2361
2362
2363 011120 104414 45:
2364 011122 005777 167766
2365 011126 001401
2366 011130 104040
2367
2368 011132 022777 004200 167740 35:
2369 011140 001401
2370 011142 104040

: TEST 47 DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSAS)

TST47: SCOPE

:MODULE TESTED: M7759, M7755, M7770
:RMR ERROR SHOULD NOT SET BY WRITTING INTO RSAS WHILE DOING A BLOCK SEARCH FUNCTION
:IF TEST FAILS, CHECK RMR DECODER E12-M7755.

RMR4: CLRDK : CLEAR ALL DRIVE REGISTERS
MRDMD : PUT DRIVE INTO MAINT MODE
MRCK : CHECK MR REG TO
22701 : CHECK MR REG TO
MRINT : EQUAL 22701
MOV #1,RSDA : INIT MAINT MODE (CLEAR MRSP)
MOV #31,RSAS1 : LOAD RSDA
DSCK : LOAD BLOCK SEARCH FUNCTION
30400 : CHECK RSDS
HLT : TO EQUAL 30400
CLR : DRY IN RSDS SHOULD BE
 : CLEARED FOR DRIVE WAS
 : ISSURED A BLOCK SEARCH FUNCTION
 : RSDS=BAD GOOD=CORRECT ANS
 : WRITE INTO ATTENTION SUMMARY REGISTER
 : SHOULD BE NO RMR ERROR BECAUSE
 : WRITING RSAS IN ALLOWED ANYTIME.
 : GET RSER REG
 : GET CORRECT ANS
 : DID RMR SET IN RSER?
 : NO
 : .ASCIZ <15><12>"RMR ERROR SHOULD NOT SET WHILE WRITING
 : RSER=BAD GOOD=CORRECT ANS
 : CHECK RSDS TO
 : EQUAL 30400
 : RSDS=BAD GOOD=CORRECT ANS
 : DID CORRECT BITS SET IN RSCS1
 : YES
 : RSCS1 SHOULD=4231
 : RSDS SHOULD=30400
 : RSER SHOULD=0
 : CLEAR ALL REGISTEDS
 : RSER SHOULD CLEAR
 : RSER OK
 : RSER SHOULD=0 FOR THE
 : CLEAR BIT WAS LOADED IN RSCS2
 : RSCS1 SHOULD=4200 FOR THE
 : CLEAR BIT WAS LOADER IN RSCS2
 : RSCS1 SHOULD=4200

```

2371 ;*****
2372 ;TEST 50 DRIVE SELECT TEST
2373 ;*****
2374 011144 104400 †TST50: SCOPE
2375
2376 ;MODULE TESTED: M7755
2377 ;THE PROGRAM LOADS A DRIVE REGISTER, OF THE DRIVE UNDER TEST, TO ALL ONES.
2378 ;THE PROGRAM THEN FINDS A NON-EXISTENT DRIVE AND TRIES TO LOAD ITS
2379 ;REGISTER WITH ALL ZEROS. THIS SHOULD CAUSE "NED" TO
2380 ;SET IN RSCS2. THE PROGRAM RE-SELECTS THE DRIVE UNDER TEST AND CHECKS
2381 ;ITS REGISTER TO SEE IF IT WAS MODIFIED. IT SHOULD CONTAIN ALL ONES.
2382 ;CHECK UNIT NO. COMPARATOR, E19-M7755 IF TEST FAILS
2383
2384 011146 104414 MRDSEL: CLDRK ;CLEAR ALL REGISTERS
2385 011150 104416 MRDMD ;PUT DRIVE INTO MAINT MODE
2386 011152 104420 MRCK ;CHECK MAINT REG
2387 011154 022701 22701 ;TO EQUAL 22701
2388 011156 104424 MAINT ;INITIALIZE MAINT MODE (CLEAR MRSP)
2389 ;BY SENDING 2 CLOCK PULSES
2390 011160 012777 177777 167722 MOV #-1,DRSDA ;LOAD DISK ADDR REG OF DRIVE UNDER TEST
2391
2392 ;SEARCH FOR NON EXISTENT DRIVES
2393
2394 011166 012767 000401 170022 MOV #401,WORK
2395 011174 005001 CLR GOOD
2396 011176 010177 167700 15: MOV GOOD,DRSCS2 ;LOAD UNIT NO
2397 011202 005777 167706 TST DRSER ;IS THIS A NED?
2398 011206 032777 010000 167666 BIT #BIT12,DRSCS2 ;IS THIS A NED?
2399 011214 001005 BNE Z$ ;FOUND NED
2400 011216 005201 INC GOOD ;UPDATE UNIT NUMBER
2401 011220 006167 167772 ROL WORK ;KEEP LOOKING FOR NED
2402 011224 103460 BCS NEDDON ;COULD NOT FIND ANY NON EXISTENT DRIVES
2403 011226 000763 BR 1$ ;LOOK FOR NED
2404 011230 012777 004000 167642 25: MOV #4000,DRSCS1 ;CLEAR NED
2405 011236 010167 167760 MOV GOOD,WORK1 ;SAVE NED NUMBER
2406 011242 010177 167634 MOV GOOD,DRSCS2 ;LOAD UNIT # OF NED INTO RSCS2
2407 011246 005077 167636 CLR DRSDA ;WRITE INTO A NON EXISTENT DRIVE REG
2408 ;THIS SHOULD CAUSE NED TO
2409 ;SET IN RSCS2
2410 011252 017700 167624 MOV DRSCS2,BAD ;GET RSCS2
2411 011256 052701 010100 BIS #10100,GOOD ;PUT CORRECT ANS IN GOOD
2412 ;BY SETTING NED AND IR
2413 011262 020100 CMP GOOD,BAD ;IS RSCS2 CORRECT?
2414 011264 001401 BEQ .+4 ;YES
2415 011266 104000 HLT ;RSCS2=BAD GOOD=CORRECT ANS
2416
2417 011270 022777 160200 167602 CMP #160200,DRSCS1 ;IS CS1 CORRECT
2418 011276 001401 BEQ .+4 ;YES
2419 011300 104004 HLT ;TRE SHOULD BE SET IN CS1 BECAUSE
;OF NED ERROR IN RSCS2
;RSCS1 SHOULD=160200

```

2422	011302	005777	167610		TST	DRSAS					; DID ANY ATTENTION BITS SET?
2423	011306	001401			BEQ	.+4					; NO
2424	011310	104100			HLT	!AS					; NO ATTENTION BITS SHOULD BE SET
2425	011312	112777	000100	167614	MOV	#100,DRSCS1B					; CLEAR TPE
2426	011320	032777	010000	167554	BIT	#NED,DRSCS2					; DID NED CLEAR
2427	011326	001401			BEQ	.+4					; YES
2428	011330	104040			HLT	!DS					; NED DID NOT CLEAR IN RSCS2
2429											; BY CLEARING TPE BIT IN RSCS1
2430	011332	016777	167624	167542	MOV	UNNUM,DRSCS2					; LOAD CORRECT UNIT NUMBER
2431	011340	022777	177777	167542	CMP	#-1,DRSDA					; DID RSDA GET MODIFIED
2432											; WHILE WRITING INTO A NON
2433											; EXISTENT DRIVE?
2434	011346	001443			BEQ	NNDD					; NO
2435	011350	104004			HLT	!DA					; RSDA SHOULD= -1
2436	011352	016700	167644		MOV	WORK1,BAD					; IT GOT MODIFIED WHILE WRITING
2437	011356	016701	167600		MOV	UNNUM,GOOD					; INTO A NED
2438	011362	104000			HLT						; GOOD=DRIVE UNDER TEST
2439	011364	000434			BR	NNDD					; BAD=NON EXISTENT DRIVE THAT WAS
2440											; IN RSCS2 WHEN RSDA GOT MODIFIED
2441	011366	032767	010000	167574	NEDDON: BIT	#BIT12,ONCEE					; WAS THIS TYPED BEFORE?
2442	011374	001030			BNE	NNDD					; YES
2443	011376	104402	011402		TYPE	.+2					; ASCIZ <15><12>"COULD NOT FIND A NON-EXISTENT DRIVE"
2444	011450	052767	010000	167512	BIS	#BIT12,ONCEE					; SET TYPED MESSAGE FLAG
2445	011456				NNDD:						

2446
2447
2448
2449 011456 104400
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459 011460 012767 001602 167456
2460 011466 104414
2461 011470 012767 000040 167472
2462 011476 104430
2463 011500 104420
2464 011502 022701
2465 011504 104424
2466
2467
2468
2469
2470
2471
2472
2473
2474 011506 012702 026666
2475 011512 005022
2476 011514 012722 177777
2477 011520 005003
2478 011522 000261
2479 011524 006103
2480 011526 103402
2481 011530 010322
2482 011532 000774
2483 011534 012703 000056
2484
2485 011540 012704 146314
2486 011544 010422
2487 011546 005303
2488 011550 001375
2489
2490
2491
2492 011552 012777 026666 167326
2493 011560 012777 177700 167316
2494 011566 012777 000061 167304
2495 011574 104454
2496
2497
2498 011576 104220
2499 011600 104456

:TEST 51 MAINTENANCE MODE WRITE TEST

TST51: SCOPE

:MODULE TESTED: M7771, M7753, M7751
:THIS IS AN RS03 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR
:WRITE TEST. WE ARE TESTING THE COMPLETE DATA PATH FOR A DATA
:TRANSFER TO THE DISK. MILLER ENCODED DATA TO BOTH SURFACES IS
:CHECKED ALONG WITH CORRECT GENERATION OF THE CRC WORD AT THE END
:OF THE SECTOR. INDEX PULSES, RESYNC, TIMING PREAMBLE, AND SECTOR
:PULSES ARE ALSO CHECKED.

MRWRT: MOV #1602,FLAG2 ;SET TEST FLAG
CLRDK ;CLEAR DRIVE REGISTERS
MOV #40,ONCEE ;SETUP TEST FLAGS
MRIND ;SEND INDEX PULSE TO MR REG
MRCK ;CHECK MR REG
22701 ;TO EQUAL 22701
MRINT ;INIT MAINT MODE (CLEAR MRSP)
;BY SENDING 2 CLOCK PULSES

:FILL MEMORY DATA BUFFER (INBUF) WITH 64 WORDS (1 SECTOR)
:DATA BUFFER WORDS ARE :A WORD OF ALL 0'S
: A WORD OF ALL 1'S
: FLOATING 1'S PATTERN (16 WORDS)
: A PATTERN OF 146314 (46 WORDS)

MOV #INBUF,R2 ;GET LOCATION OF OUTBUF
CLR (R2)+ ;CLEAR 1ST LOCATION
MOV #-1,(R2)+ ;2ND WORD OF ALL ONES
CLR R3 ;CLEAR WORK LOC TO GENERATE
SEC ;A PATTERN OF FLOATING ONES
1\$: ROL R3 ;GET PATTERN
BCS 2\$;DONE GET OUT
MOV R3,(R2)+ ;FILL BUFFER
BR 1\$;CONT
2\$: MOV #46.,R3 ;FILL REMAINING PORTION OF
3\$: MOV #146314,R4 ;BUFFER WITH A PATTERN OF 146314
MOV R4,(R2)+ ;LOAD BUFFER
DEC R3 ;DONE YET?
BNE 3\$;NO

;SETUP CONTROLLER TO TRANSFER 64 WORDS OF DATA (1 SECTOR) TO SECTOR 0

MOV #INBUF,ARSBA ;LOAD BUS ADDR REG
MOV #177700,ARSWC ;LOAD WORD COUNT REG
MOV #61,ARSC51 ;LOAD WRITE COMMAND
GETSP ;CLOCK ROUTINE TO GET SECTOR PULSE
;TO CLEAR OUT COUNTERS AND REGISTERS
;THAT OTHERWISE COULD NOT BE CLEARED.
HLT !MR ;COULD NOT SET SECTOR PULSE (0)
SPASS ;CLOCK MR REG SP = 1

```

2500 ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
2501 011602 104430 MRIND
2502 011604 104420 MRCK ;CHECK MR REG TO EQUAL
2503 011606 020501 20501 ;20501 FOR A
2504 011610 104000 HLT ;WRITE COMD HAS BEEN ISSUED
2505
2506 ;STEP THRU RESYNC PERIOD
2507
2508 011612 012767 001000 167364 MOV #512.,REPT
2509 011620 052767 000040 167342 B15 #BIT5,ONCEE ;TYPE OUT CLOCK COUNT IF ERROR OCCURS
2510 011626 104446 MRWRT1: MCLK1 ;CLOCK MR REG
2511 011630 104420 MRCK ;CHECK FOR
2512 011632 030511 30511 ;CORRECT DATA
2513 011634 104000 HLT ;MR = BAD GOOD = CORRECT DATA
2514 011636 104450 MCLK0 ;CLOCK MR REG
2515 011640 104420 MRCK ;CHECK FOR
2516 011642 020501 20501 ;CORRECT DATA
2517 011644 104000 HLT ;ERROR WHILE CLOCKING THROUGH RESYNC PERIOD
2518 011646 005367 167332 DEC REPT ;FINISH LOOPING
2519 011652 001365 BNE MRWRT1 ;THROUGH RESYNC PERIOD
2520
2521 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
2522 ;SP=0 EQUALS SECTOR PULSE
2523 011654 104446 MCLK1 ;CLOCK MR REG
2524 011656 104420 MRCK ;MR SHOULD
2525 011660 030111 30111 ;EQUAL 30111
2526 011662 104000 HLT ;MR=BAD GOOD=CORRECT ANS
2527 011664 104450 MCLK0 ;CLOCK MR REG
2528 011666 104420 MRCK ;CHECK MR
2529 011670 020101 20101 ;TO EQUAL 20101
2530 011672 104000 HLT ;MR=BAD GOOD=CORRECT ANS
2531
2532 ;PERFORM 63 MAINT CLOCK OPERATIONS--WRITING PREAMBLE
2533
2534 011674 012767 000077 167302 MOV #63.,REPT
2535 011702 104446 MRWRT2: MCLK1 ;CLOCK MR REG
2536 011704 104420 MRCK ;CHECK MR REG
2537 011706 031511 31511 ;TO EQUAL 31511
2538 011710 104000 HLT ;MR=BAD GOOD=CORRECT ANS
2539 011712 104450 MCLK0 ;CLOCK MR REG
2540 011714 104420 MRCK ;CHECK MR REG
2541 011716 021501 21501 ;TO EQUAL 21501
2542 011720 104000 HLT ;MR=BAD GOOD=CORRECT ANS
2543 011722 005367 167256 DEC REPT ;DONE YET
2544 011726 001365 BNE MRWRT2 ;NO LOOP

```

;DRIVE SHOULD NOW RECEIVE 1ST WORD TO BE WRITTEN

2546									
2547	011730	104446							
2548	011732	104420							
2549	011734	131511							
2550	011736	104000							
2551	011740	104450							
2552	011742	104420							
2553	011744	025501							
2554	011746	104000							
2555	011750	104446							
2556	011752	104420							
2557	011754	135511							
2558	011756	104000							
2559									
2560	011760	012767	000010	167216					
2561	011766	104450							
2562	011770	104420							
2563	011772	025501							
2564	011774	104000							
2565	011776	104446							
2566	012000	104420							
2567	012002	135511							
2568	012004	104000							
2569	012006	005367	167172						
2570	012012	001365							
2571									
2572									
2573									
2574	012014	104450							
2575	012016	104420							
2576	012020	021501							
2577	012022	104000							
2578									
2579									
2580									
2581	012024	104446							
2582	012026	104420							
2583	012030	123511							
2584	012032	104000							
2585	012034	104450							
2586	012036	104420							
2587	012040	033501							
2588	012042	104000							
2589	012044	012705	026666						
2590	012050	011504							

;PERFORM NEXT STEP 8 TIMES TO FINISH WRITING PREAMBLE

MOV #10,REPT

MRWRT3:	MCLK0								
	MRCK								
	25501								
	HLT								
	MCLK1								
	MRCK								
	135511								
	HLT								
	DEC	REPT							
	BNE	MRWRT3							

;MOVE DATA WORD INTO RS03 SHIFT REGISTER (M7753)

	MCLK0								
	MRCK								
	21501								
	HLT								

;ENCODE SYNC 1 (M7751)

	MCLK1								
	MRCK								
	123511								
	HLT								
	MCLK0								
	MRCK								
	33501								
	HLT								
	MOV	#INBUF,R5							
	MOV	(R5),R4							

2591	012052	012767	002156	167136		MOV	#1134.,WORK	:	DOING A 1 SECTOR TRANSFER 63 WORDS
2592								:	18 BITS PER WORD-CLOCK LOOPS
2593								:	TAKE CARE OF 1 BIT AT A TIME
2594								:	63 TIMES 18 EQUALS 1134 LOOPS
2595								:	TO GET THROUGH SECTOR (LAST WORD DONE SEPARATE,
2596	012060	052767	000100	167102	1\$:	BIS	#BIT6,ONCEE	:	SET 1ST TRANSFER WORD FLAG
2597	012066	104432				XBIT		:	GET 1 BIT OF DATA
2598	0:2070	104434				CLK01		:	SET MCLK IN RSMR
2599								:	AND CALCULATE MR REG
2600								:	FOR CORRECT DATA (MWOB)
2601	012072	104000				HLT		:	MR REG NOT CORRECT
2602	012074	104436				CLK00		:	CLEAR MCLK TO
2603								:	COMPLETE TRANSFER OF THIS BIT
2604								:	CALCULATE CORRECT ANS FOR
2605								:	MR REG (MWOB)
2606	012076	104000				HLT		:	MR=BAD GOOD=CORRECT ANS
2607	012100	032767	000200	167062		BIT	#BIT7,ONCEE	:	ON LAST WORD YET?
2608	012106	001015				BNE	2\$:	YES
2609	012110	032767	000400	167052		BIT	#BIT8,ONCEE	:	ON CRC WORD YET?
2610	012116	001040				BNE	3\$:	YES
2611	012120	005367	167072			DEC	WORK	:	DONE WITH 63 WORDS?
2612	012124	001360				BNE	1\$:	NO
2613								:	
2614	012126	052767	000200	167034		BIS	#BIT7,ONCEE	:	SET LAST WORD FLAG
2615	012134	012767	000023	167054		MOV	#19.,WORK	:	SET UP TO TRANSFER LAST WORD
2616	012142	005367	167050		2\$:	DEC	WORK	:	DONE YET?
2617	012146	001347				BNE	1\$:	NO
2618	012150	052767	000400	167012		BIS	#BIT8,ONCEE	:	SET TRANSFERRING CRC WORD
2619	012156	042767	000200	167004		BIC	#BIT7,ONCEE	:	CLEAR LAST WORD FLAG
2620	012164	004767	011352			JSR	PC,GENCRC	:	GENERATE CRC WORD
2621								:	AND LEAVE IN "WORK"
2622	012170	012702	026666			MOV	#INBUF,R2	:	GO TO END
2623	012174	062702	000200			ADD	#200,R2	:	OF DATA BUFFER
2624	012200	016712	167012			MOV	WORK,R2	:	LOAD CRC WORD
2625	012204	010205				MOV	R2,R5	:	RESET POINTER FOR
2626	012206	162705	000002			SUB	#2,R5	:	R5 FOR CRC HD
2627	012212	012767	000023	166776		MOV	#19.,WORK	:	SETUP TO XFER CRC
2628	012220	005367	166772		3\$:	DEC	WORK	:	DONE YET
2629	012224	001320				BNE	1\$:	NO
2630								:	
2631								:	
2632								:	
2633	012226	104446				MCLK1		:	CLOCK MR REG TO STOP THROUGH
2634								:	THE RS03 SECTOR DEAD BAND AREA
2635	012230	104420				MRCK		:	CHECK MR REG
2636	012232	113511				113511		:	TO EQUAL 113511
2637	012234	104000				HLT		:	MR REG=BAD GOOD=CORRECT ANS

;EBL SHOULD NOW ASSERT


```

;LOOP 17 TIMES
2638
2639
2640 012236 012767 000017 166740      MOV      #17,REPT
2641 012244      104450      4$:      MCLKO
2642 012246      104420      ;CLOCK MR REG
2643 012250      003501      ;CHECK MR REG
2644 012252      104000      ;TO EQUAL 3501
2645 012254      104446      ;MR=BAD GOOD=CORRECT ANS
2646 012256      104420      ;CLOCK MR REG
2647 012260      113511      ;CHECK MR REG
2648 012262      104000      ;TO EQUAL 113511
2649 012264      005367 166714      ;MR=BAD GOOD=CORRECT ANS
2650 012270      001365      DEC      REPT
2651                          BNE      4$
2652                          ;NO
;FINISH UP
2653 012272      104450      ;CLOCK MR REG
2654 012274      104420      ;CHECK MR REG
2655 012276      003501      ;TO EQUAL 3501
2656 012300      104000      ;MR REG=BAD GOOD=CORRECT ANS
2657 012302      104446      ;CLOCK MR REG
2658 012304      104420      ;CHECK MR REG
2659 012306      111511      ;TO EQUAL 111511
2660 012310      104000      ;MR=BAD GOOD=CORRECT ANS
2661 012312      104450      ;CLOCK MR REG
2662 012314      104420      ;CHECK MR REG
2663 012316      001501      ;TO EQUAL 1501
2664 012320      104000      ;MR=BAD GOOD=CORRECT ANS
2665
2666 ;TRANSFER SHOULD NOW BE COMPLETE
2667
2668 012322      104446      MCLK1    ;CLOCK MR REG
2669 012324      104420      MRCK     ;CHECK MR
2670 012326      104420      12711   ;REG TO
2671 012330      104008      HLT     ;EQUAL 12711
2672 012332      104450      MCLKO   ;CLOCK MR REG
2673 012334      104420      MRCK     ;CHECK MR REG
2674 012336      002701      2701    ;TO
2675 012340      104000      HLT     ;EQUAL 2701
2676
2677 ;NOW TEST CONTROLLER
2678
2679 012342      005777 166532      TST     @RSCS1 ;ANY ERRORS?
2680 012346      100001      BPL     5$    ;NO
2681 012350      104014      HLT     ;DA!WC
2682 012352      005777 166526      TST     @RSWC ;DID WC GO TO 0
2683 012356      001401      BEQ     ;+4    ;YES
2684 012360      104010      HLT     ;WC
2685 012362      022777 000001 166520      CMP     #1,@RSDA ;WC SHOULD BE = TO 0
2686 012370      001401      BEQ     ;+4    ;DID RSDA INCREMENT TO A 1
2687 012372      104004      HLT     ;DA
2688 012374      032767 000002 166542      BIT     #BIT1,FLAG2 ;NO RSDA SHOULD=1
2689 012402      001002      BNE     ;+6    ;IN MAINT VERIFY TEST?
2690 012404      000137 020564      JMP     @MRVR2 ;NO
;YES, GO TO VERIFY TEST

```

2691
2692
2693
2694 012410 104400
2695
2696
2697
2698
2699
2700
2701 012412 104414
2702 012414 052767 000040 166546
2703 012422 042767 047716 166540
2704 012430 104430
2705 012432 104420
2706 012434 022701
2707 012436 104424
2708
2709
2710 012440 005067 166500
2711
2712
2713
2714
2715
2716
2717
2718 012444 012702 026666
2719 012450 005023
2720 012450 012722 177777
2721 012450 005003
2722 012450 000261
2723 012460 006103
2724 012464 103402
2725 012466 010322
2726 012470 000774
2727 012472 012703 000056
2728 012476 012704 146314
2729 012502 010422
2730 012504 005303
2731 012506 001375
2732
2733
2734
2735
2736
2737

```
*****
:TEST 52 MAINTENANCE READ TEST
*****
TST52: SCOPE

:MODULE TESTED: M7771, M7753, M7751
:THIS IS AN R503 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR READ TIMING
:TEST. WE ARE TESTING THE COMPLETE DATA PATH FROM THE DISK DECODING LOGIC
:TO CORE MEMORY. (THE PHASE LOCK LOOP IS NOT TESTED)

MRPD: CLRCK ;CLEAR DRIVE REGISTERS
      BIS #BITS,ONCEE ;SFT TYPE CLOCK COUNT FLAG
      BIC #47716,ONCEE ;CLEAR ALL OTHER FLAG BITS
      MRIND ;SEND INDEX PULSE TO MR REG
      MRCK ;CHECK MR REG
      22701 ;TO EQUAL 22701
      MRINT ;INIT MAINT MODE (CLEAR MRSP)
           ;BY SENDING 2 CLOCK PULSES

      CLR FLAG ;CLEAR FLAG TEST BITS

: FILL MEMORY DATA BUFFER (INBUF) WITH 64 WORDS (1 SECTOR)
: DATA BUFFER WORDS ARE :A WORD OF ALL 0'S
                        :A WORD OF ALL 1'S
                        :FLOATING 1'S PATTERN (13 WORDS)
                        :A PATTERN OF 146314 (46 WORDS)

      MOV #INBUF,R2 ;GET LOCATION OF INBUF
      CLR (R2)+ ;CLEAR 1ST LOCATION
      MOV #-1,(R2)+ ;2ND WORD OF ALL ONES
      CLR R3 ;CLEAR WORK LOC TO GENERATE
           ;A PATTERN OF FLOATING ONES
1$: ROL R3 ;GET PATTERN
      BCS 2$ ;DONE GET OUT
      MOV R3,(R2)+ ;FILL BUFFER
      BR 1$ ;CONT
2$: MOV #46,R3 ;FILL REMAINING PORTION OF
      MOV #146314,R4 ;BUFFER WITH A PATTERN OF 146314
3$: MOV R4,(R2)+ ;LOAD BUFFER
      DEC R3 ;DONE YET
      BNE 3$ ;NO

:NOTE
:INBUF CONTAINS THE TABLE OF DATA WHICH IS "READ"
:VIA THE MR0B BIT IN RSMR.
:OUTBUF IS WHERE THE DATA WORDS FROM THE
:MASSBUS ARE STORED.
```

```

2738 ; SETUP CONTROLLER TO TRANSFER 64 WORDS OF DATA (1 SECTOR) FROM SECTOR 0
2739
2740 012510 012777 027466 166370 MOV #OUTBUF, BRSA ; LOAD BUS ADDR REG
2741 012516 012777 177700 166360 MOV #177700, BRSWC ; LOAD WORD COUNT REG
2742 012524 012777 000071 166346 MOV #71, BRSCS1 ; LOAD READ COMMAND
2743 012532 012702 000100 MOV #100, R2 ; CLEAR THE OUTBUF TABLE SO THAT
2744 012536 012703 027466 MOV #OUTBUF, R3 ; WHEN THE READ IS FINISHED, WE CAN
2745 012542 005023 4S: CLR (R3)+ ; COMPARE WHAT WE GOT (OUTBUF)
2746 012544 005302 DEC R2 ; WITH WHAT WE EXPECTED (INBUF).
2747 012546 001375 BNE 4S
2748 012550 104454 GETSF ; CLOCK ROUTINE TO GET SECTOR PULSE
2749 ; TO CLEAR OUT COUNTERS AND REGISTERS
2750 ; THAT OTHERWISE COULD NOT BE CLEARED.
2751 012552 104220 HLT !MR ; COULD NOT SET SECTOR PULSE (0)
2752 012554 104456 SPASS ; CLOCK MR REG SP = 1
2753
2754 ; ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
2755 012556 104430 MRIND
2756 012560 104420 MRCK ; CHECK MR REG TO EQUAL
2757 012562 022601 ; 22601 FOR A
2758 012564 104000 HLT ; READ COMD
2759
2760 ; STEP THRU RESYNC PERIOD
2761
2762 012566 012767 001000 166410 MOV #512, REPT
2763 012574 052767 000040 166366 BIS #BITS, ONCEE ; TYPE OUT CLOCK COUNT
2764 012602 104446 MRRD1: MCLK1 ; CLOCK MR REG
2765 012604 104420 MRCK ; CHECK FOR
2766 012606 032611 32611 ; CORRECT DATA
2767 012610 104000 HLT ; MR=BAD GOOD=CORRECT DATA
2768 012612 104450 MCLK0 ; CLOCK MR REG
2769 012614 104420 MRCK ; CHECK FOR
2770 012616 022601 22601 ; CORRECT DATA
2771 012620 104000 HLT ; ERROR WHILE CLOCKING THROUGH RESYNC
2772 012622 005367 166356 DEC REPT ; FINISH LOOPING
2773 012626 001365 BNE MRRD1 ; THROUGH RESYNC PERIOD
2774
2775 ; ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
2776 ; SP=0 EQUALS SECTOR PULSE
2777 012630 104446 MCLK1 ; CLOCK MR REG
2778 012632 104420 MRCK ; MR SHOULD
2779 012634 032211 32211 ; EQUAL 32211
2780 012636 104000 HLT ; MR=BAD GOOD=CORRECT ANS
2781 012640 104450 MCLK0 ; CLOCK MR REG
2782 012642 104420 MRCK ; CHECK MR
2783 012644 022201 22201 ; TO EQUAL 22201
2784 012646 104000 HLT ; MR=BAD GOOD=CORRECT ANS

```

```

2785 ;PERFORM 71 MAINT CLOCK OPERATIONS--
2786
2787 012650 012767 000107 166326 MRRD2: MOV #71.,REPT ;CLOCK MR REG
2788 012656 104446 MRRD2: MCLK1 ;CHECK MR REG
2789 012660 104420 MRRD2: MRCK ;TO EQUAL 33611
2790 012662 033611 MRRD2: 33611 ;MR=BAD GOOD=CORRECT ANS
2791 012664 104000 MRRD2: HLT ;CLOCK MR REG
2792 012666 104450 MRRD2: MCLK0 ;CHECK MR REG
2793 012670 104420 MRRD2: MRCK ;TO EQUAL 23601
2794 012672 023601 MRRD2: 23601 ;MR=BAD GOOD=CORRECT ANS
2795 012674 104000 MRRD2: HLT ;DONE YET
2796 012676 005367 166302 MRRD2: DEC REPT ;NO LOOP
2797 012702 001365 MRRD2: BNE MRRD2
2798
2799 ;READ SYNC"1"
2800
2801 012704 012777 000005 166212 MOV #5,DRSMR
2802 012712 012777 000015 166204 MOV #15,DRSMR
2803 012720 104420 MRCK
2804 012722 133615 133615
2805 012724 104000 HLT
2806
2807 ;READ DATA
2808 012726 005067 166274 MRRD3: CLR WORK3 ;CLEAR CLOCK COUNT FOR DATA WD
2809 012732 012705 026666 MRRD3: MOV #INBUF,RS ;GET STARTING ADDRESS FOR DATA BUFFER
2810 012736 162705 000002 MRRD3: SUB #2,RS
2811 012742 012767 000045 166236 MRRD3: MOV #45,REPT1 ;SETUP COUNTER FOR 1ST SB BIT
2812 012750 012767 002200 166226 MRRD3: MOV #1152.,REPT ;SETUP COUNTER TO TRANSFER
2813 ;64 WORDS-15X64=1152
2814 ;1 CLOCK PER 1 BIT OF DATA
2815 012756 104444 15: RBIT ;GET 1 DATA BIT
2816 012760 104440 15: CLKR1 ;CLOCK MR REG
2817 012762 104000 15: HLT ;MR NOT CORRECT
2818
2819 012764 104442 15: CLKR0 ;CLOCK MR REG
2820 012766 104000 15: HLT ;MR REG NOT CORRECT
2821
2822 012770 005367 166210 DEC REPT ;DONE WITH COMPLETE TRANSFER
2823 012774 001370 BNE 15 ;NO

```

```

2824 012776 032767 000400 166164 2S:  BIT      #BIT8,ONCEE      ;DID WE ALREADY DO CRC?
2825 013004 001030          BNE      3S          ;YES
2826 013006 052767 000400 166154      BIS      #BIT8,ONCEE      ;NO SET CRC FLAG
2827 013014 016767 166166 166152      MOV      REPT1,SAVEE     ;SAVE REPT1
2828 013022 004767 010514          JSR      PC,GENCRC      ;GENERATE CRC WORD
2829                                ;AND LEAVE IN LOC "WORK"
2830 013026 012702 026666          MOV      #INBUF,R2
2831 013032 016767 166136 166146      MOV      SAVEE,REPT1    ;RESTORE REPT1
2832 013040 062702 000200          ADD      #200,R2        ;STORE CRC WORD AT END OF
2833 013044 016712 166146          MOV      WORK,R2        ;INBUF TABLE
2834 013050 010205          MOV      R2,RS
2835 013052 162705 000002          SUB      #2,RS
2836 013056 012767 000022 166120      MOV      #18.,REPT      ;SETUP TO TRANSFER 1 WD
2837 013064 000734          BR       1S            ;TRANSFER CRC WD
2838 013066 104446          3S:  MCLK1      ;CLOCK MR REG
2839 013070 104420          MRCK     ;CHECK MR REG
2840 013072 117611          ;TO EQUAL
2841 013074 104000          HLT      117611
2842 013076 104450          MCLK0    ;CLOCK MR REG
2843 013100 104420          MRCK     ;CHECK MR
2844 013102 003601          3601    ;TO EQUAL
2845 013104 104000          HLT      3601
2846 013106 104446          MCLK1    ;CLOCK MR REG
2847 013110 104420          MRCK     ;CHECK MR
2848 013112 113611          113611  ;TO EQUAL
2849 013114 104000          HLT      113611
2850 013116 104450          MCLK0    ;CLOCK MR REG
2851 013120 104420          MRCK     ;CHECK MR
2852 013122 003601          3601    ;TO EQUAL
2853 013124 104000          HLT      3601
2854
2855          ;PERFORM 20 MAINTENANCE CLOCK OPERATIONS
2856          ;STEP INTO END OF SECTOR DEAD BAND
2857          ;EBL IS NOW ASSERTED
2858
2859 013126 012767 000020 166050  MRD4:  MOV      #20,REPT
2860 013134 104446          1S:  MCLK1      ;CLOCK MR REG
2861 013136 104420          MRCK     ;CHECK MR REG
2862 013140 113611          ;TO EQUAL
2863 013142 104000          HLT      113611
2864 013144 104450          MCLK0    ;CLOCK MR REG
2865 013146 104420          MRCK     ;CHECK MR
2866 013150 003601          3601    ;REG TO
2867 013152 104000          HLT     ;EQUAL 3601
2868 013154 005367 166024      DEC      REPT          ;DONE YET?
2869 013160 001365          BNE      1S            ;NO
2870
2871          ;PERFORM ONE MAINTENANCE CLOCK OPERATION
2872          ;SHOULD GET STROBE BUFFER
2873
2874 013162 104446          MCLK1    ;CLOCK MR REG
2875 013164 104420          MRCK     ;CHECK MR
2876 013166 117611          117611  ;REG TO
2877 013170 104000          HLT     ;EQUAL 117611

```

```

2878 ;PERFORM ONE MAINTENANCE CLOCK OPERATION
2879 ;SHOULD COMPLETE TRANSFER.
2880
2881 013172 104450 MRD5: MCLKO ;CLOCK MR REG
2882 013174 022777 004270 165676 CMP #4270, @RSCS1 ;ANY ERRORS?
2883 013202 001401 BEQ 1$ ;NO
2884 013204 104054 HLT !DA!DS!WC
2885 013206 005777 165672 1$: TST @RSWC ;DID WC GO 10 0
2886 013212 001401 BEQ +4 ;YES
2887 013214 104010 HLT !WC ;WC REG SHOULD=0
2888 013216 022777 000001 165664 CMP #1, @RSDA ;DOES RSAD=1
2889 013224 001401 BEQ +4 ;YES
2890 013226 104004 HLT !DA ;NO RSDA SHOULD=1
2891
2892 ;COMPARE DATA READ WITH INPUT BUFFER
2893 ;WILL ONLY TYPEOUT 10 ERRORS --- BUT IF SW12 IS SET
2894 ;IT WILL TYPE OUT ALL ERRORS
2895
2896 013230 012700 026666 MRD6: MOV #INBUF, BAD ;GET STARTING LOC OF EXPECTED DATA
2897 013234 012701 027466 MOV #OUTBUF, GOOD ;GET STARTING LOC OF DATA "READ" FROM DISK
2898 013240 012767 000012 165736 MOV #12, REPT ;SET UP ERROR COUNTER
2899 013246 012705 000101 MOV #101, RS ;COMPARE 1 SECTOR
2900 013252 005305 3$: DEC RS ;DONE WITH SECTOR
2901 013254 001433 BEQ 2$ ;YES GET OUT
2902 013256 022021 CMP (BAD)+, (GOOD)+ ;IS DATA CORRECT?
2903 013260 001774 BEQ 3$ ;YES
2904 013262 032777 010000 164300 BIT #BIT12, @SWR ;TYPE ALL ERRORS?
2905 013270 001003 1$ BNE 1$ ;YES
2906 013272 005367 165706 DEC REPT ;TYPED OUT 10 ERRORS YET?
2907 013276 001422 BEQ 2$ ;YES GET OUT
2908 013300 024041 1$: CMP -(BAD), -(GOOD) ;GET ERROR
2909 013302 104000 HLT ;TYPE OUT ERROR
2910 013304 010067 165706 MOV BAD, WORK
2911 013310 104402 013314 TYPE +2 ;ASCIZ "BAD ADDRESS= "
2912 013332 016746 165660 MOV WORK, -(6) ;PUT WORK ON STACK
2913 013336 104406 TYPES ;TYPE STACK IN OCTAL - SUPPRESS
2914 013340 022021 CMP (BAD)+, (GOOD)+
2915 013342 000743 BR 3$
2916 013344 2$: ;DONE
    
```

```

2917 *****
2918 :TEST 53 MAINTENANCE MODE DATA WRITE CHECK TEST
2919 *****
2920 013344 104400 TST53: SCOPE
2921
2922 :MODULE TESTED: M7771, M7753, M7751
2923 :A ONE SECTOR TRANSFER IS DONE WITH A WRITE CHECK FUNCTION.
2924 :WITHIN THE R503, A WRITE CHECK FUNCTION IS IDENTICAL TO A
2925 :READ FUNCTION.
2926
2927 013346 104414 MRWCK: CLDK ;CLEAR DRIVE REGISTERS
2928 013350 052767 000040 165612 BIS #BITS,ONCEE ;SET TYPE CLOCK COUNT FLAG
2929 013356 042767 047716 165604 BIC #47716,ONCEE ;CLEAR ALL OTHER FLAG BITS
2930 013364 104430 MRIND ;SEND INDEX PULSE TO MR REG
2931 013366 104420 MRCK ;CHECK MR REG
2932 013370 022701 22701 ;TO EQUAL 22701
2933 013372 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
2934 ;BY SENDING 2 CLOCK PULSES
2935
2936 013374 012767 000004 165542 MOV #4,FLAG2 ;SET MC FLAG FOR CLKR1 ROUTINE
2937
2938 :FILL MEMORY DATA BUFFER (INBUF) WITH 64 WORDS (1 SECTOR)
2939 :DATA BUFFER WORDS ARE :A WORD OF ALL 0'S
2940 : A WORD OF ALL 1'S
2941 : FLOATING 1'S PATTERN (16 WORDS)
2942 : A PATTERN OF 146314 (46 WORDS)
2943
2944 013402 012702 026666 MOV #INBUF,R2 ;GET LOCATION OF INBUF
2945 013406 005022 CLR (R2)+ ;CLEAR 1ST LOCATION
2946 013410 012722 177777 MOV #-1,(R2)+ ;2ND WORD OF ALL ONES
2947 013414 005003 CLR R3 ;CLEAR WORK LOC TO GENERATE
2948 013416 000261 SEC ;A PATTERN OF FLOATING ONES
2949 013420 006103 1$: ROL R3 ;GET PATTERN
2950 013422 103402 BCS 2$ ;DONE GET OUT
2951 013424 010322 MOV R3,(R2)+ ;FILL BUFFER
2952 013426 000774 BR 1$ ;CONT
2953 013430 012703 000056 2$: MOV #46,R3 ;FILL REMAINING PORTION OF
2954 013434 012704 146314 MOV #146314,R4 ;BUFFER WITH A PATTERN OF 146314
2955 013440 010422 3$: MOV R4,(R2)+ ;LOAD BUFFER
2956 013442 005303 DEC R3 ;DONE YET
2957 013444 001375 BNE 3$ ;NO
2958
2959 :SETUP CONTROLLER TO TRANSFER 64 WORDS OF DATA (1 SECTOR) FROM SECTOR 0
2960
2961 013446 012777 026666 165432 MOV #INBUF,RSBA ;LOAD BUS ADDR REG
2962 013454 012777 177700 165422 MOV #177700,RSMC ;LOAD WORD COUNT REG
2963 013462 012777 000051 165410 MOV #51,RSCS1 ;LOAD WRITE CHECK COMMAND
2964 013470 104454 GETSP ;CLOCK ROUTINE TO GET SECTOR PULSE
2965 ;TO CLEAR OUT COUNTERS AND REGISTERS
2966 ;THAT OTHERWISE COULD NOT BE CLEARED.
2967 013472 104220 HLT !MR ;COULD NOT SET SECTOR PULSE (0)
2968 013474 104456 SPASS ;CLOCK MR REG SP = 1

```

```

2969
2970 013476 104430
2971 013500 104420
2972 013502 022701
2973 013504 104000
2974
2975
2976
2977 013506 012767 001000 165470
2978 013514 052767 000040 165446
2979 013522 104446
2980 013524 104420
2981 013526 032711
2982 013530 104000
2983 013532 104450
2984 013534 104420
2985 013536 022701
2986 013540 104000
2987 013542 005367 165436
2988 013546 001365
2989
2990
2991
2992 013550 104446
2993 013552 104420
2994 013554 032311
2995 013556 104000
2996 013560 104450
2997 013562 104420
2998 013564 022301
2999 013566 104000
3000
3001
3002
3003 013570 012767 000107 165406
3004 013576 104446
3005 013600 104420
3006 013602 033711
3007 013604 104000
3008 013606 104450
3009 013610 104420
3010 013612 023701
3011 013614 104000
3012 013616 005367 165362
3013 013622 001365

;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
MRIND
MRCK
22701
HLT

;CHECK MR REG TO EQUAL
;22701

;STEP THRU RESYNC PERIOD

MOV #512.,REPT
BIS #BITS,ONCE
MRWCK1: MCLK1
MRCK
32711
HLT
MCLKO
MRCK
22701
HLT
DEC REPT
BNE MRWCK1

;TYPE OUT CLOCK COUNT IF ERROR OCCURS
;CLOCK MR REG
;CHECK FOR
;CORRECT DATA
;MR=BAD GOOD=CORRECT DATA
;CLOCK MR REG
;CHECK FOR
;CORRECT DATA
;ERROR WHILE CLOCKING THROUGH RESYNC
;FINISH LOOPING
;THROUGH RESYNC PERIOD

;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
;SP=0 EQUALS SECTOR PULSE
MCLK1
MRCK
32311
HLT
MCLKO
MRCK
22301
HLT

;CLOCK MR REG
;MR SHOULD
;EQUAL 32311
;MR=BAD GOOD=CORRECT ANS
;CLOCK MR REG
;CHECK MR
;TO EQUAL 22301
;MR=BAD GOOD=CORRECT ANS

;PERFORM 71 DOUBLE MAINT CLOCK OPERATIONS---

MOV #71.,REPT
MRWCK2: MCLK1
MRCK
33711
HLT
MCLKO
MRCK
23701
HLT
DEC REPT
BNE MRWCK2

;CLOCK MR REG
;CHECK MR REG
;TO EQUAL 33711
;MR=BAD GOOD=CORRECT ANS
;CLOCK MR REG
;CHECK MR REG
;TO EQUAL 23701
;MR=BAD GOOD=CORRECT ANS
;DONE YET
;NO LOOP

```



```

3014                                     ;READ SYNC"1"
3015
3016 013624 012777 000005 165272      MOV      #5,ARSMR
3017 013632 012777 000015 165264      MOV      #15,ARSMR
3018 013640 104420                MRCK
3019 013642 133715                133715
3020 013644 104000                HLT
3021
3022                                     ;READ DATA
3023 MRWCK3: CLR      WORK3          ;CLEAR CLOCK COUNT FOR DATA WD
3024 013646 005067 165354          MOV      #INBUF,R5          ;GET STARTING ADDRESS FOR DATA BUFFER
3025 013652 012705 026666          SUB      #2,R5
3026 013656 162705 000002          MOV      #45,REPT1        ;SETUP COUNTER FOR 1ST SB BIT
3027 013662 012767 000045 165316    MOV      #1152.,REPT      ;SETUP COUNTER TO TRANSFER
3028                                     ;64 WORDS-18X64=1152
3029                                     ;1 CLOCK PER 1 BIT OF DATA
3030 013676 104444          1$:   RBIT          ;GET 1 DATA BITS
3031 013700 104440          CLKR1    ;CLOCK MR REG
3032 013702 104000          HLT      ;MR NOT CORRECT
3033
3034 013704 104442          CLKR0    ;CLOCK MR REG
3035 013706 104000          HLT      ;MR REG NOT CORRECT
3036
3037 013710 005367 165270          DEC      REPT             ;DONE WITH COMPLETE TRANSFER
3038 013714 001370          BNE     1$              ;NO
3039 013716 032767 000400 165244 2$: BIT     #BIT8,ONCEE    ;DID WE ALREADY DO CRC?
3040 013724 001030          BNE     3$              ;YES
3041 013726 052767 000400 165234    BIS     #BIT8,ONCEE    ;NO SET CRC FLAG
3042 013734 016767 165246 165232    MOV     REPT1,SAVEE    ;SAVE REPT1
3043 013742 004767 007574          JSR     PC,GENCRC      ;GENERATE CRC WORD
3044                                     ;AND LEAVE IN LOC "WORK"
3045 013746 012702 026666          MOV     #INBUF,R2
3046 013752 016767 165216 165226    MOV     SAVEE,REPT1    ;RESTORE REPT1
3047 013760 062702 000200          ADD     #200,R2        ;STORE CRC WORD AT END OF
3048 013764 016712 165226          MOV     WORK,AR2      ;INBUF TABLE
3049 013770 010205          MOV     R2,R5
3050 013772 162705 000002          SUB     #2,R5
3051 013776 012767 000022 165200    MOV     #18.,REPT     ;SETUP TO TRANSFER 1 WD
3052 014004 000734          BR     1$              ;TRANSFER CRC WD

```

TST53

```

3053 014006 104446      35:      MCLK1      ;CLOCK MR REG
3054 014010 104420      MRCK      ;CHECK MR REG
3055 014012 117711      117711   ;TO EQUAL
3056 014014 104000      HLT      ;117711
3057 014016 104450      MCLK0    ;CLOCK MR REG
3058 014020 104420      MRCK      ;CHECK MR
3059 014022 003701      3701    ;TO EQUAL
3060 014024 104000      HLT      ;3701
3061 014026 104446      MCLK1    ;CLOCK MR REG
3062 014030 104420      MRCK      ;CHECK MR
3063 014032 113711      113711   ;TO EQUAL
3064 014034 104000      HLT      ;113711
3065 014036 104450      MCLK0    ;CLOCK MR REG
3066 014040 104420      MRCK      ;CHECK MR
3067 014042 003701      3701    ;TO EQUAL
3068 014044 104000      HLT      ;3701
3069
3070      ;PERFORM 20 MAINTENANCE CLOCK OPERATIONS
3071      ;STEP INTO END OF SECTOR DEAD BAND
3072      ;EBL IS NOW ASSERTED
3073
3074 014046 012767 000020 165130 MRWCK4: MOV      #20,REPT
3075 014054 104446      15:      MCLK1    ;CLOCK MR REG
3076 014056 104420      MRCK      ;CHECK MR REG
3077 014060 113711      113711   ;TO EQUAL
3078 014062 104000      HLT      ;113711
3079 014064 104450      MCLK0    ;CLOCK MR REG
3080 014066 104420      MRCK      ;CHECK MR
3081 014070 003701      3701    ;REG TO
3082 014072 104000      HLT      ;EQUAL 3701
3083 014074 005367 165104 DEC      REPT   ;DONE YET?
3084 014100 001365      BNE      15   ;NO
3085
3086      ;PERFORM ONE MAINTENANCE CLOCK OPERATION
3087      ;SHOULD GET STROBE BUFFER
3088
3089 014102 104446      MCLK1    ;CLOCK MR REG
3090 014104 104420      MRCK      ;CHECK MR
3091 014106 117711      117711   ;REG TO
3092 014110 104000      HLT      ;EQUAL 117711
3093
3094      ;PERFORM ONE MAINTENANCE CLOCK OPERATION
3095      ;SHOULD COMPLETE TRANSFER.
3096
3097 014112 104450      MRWCK5: MCLK0 ;CLOCK MR REG
3098 014114 022777 004250 164756 CMP      #4250, @RSCS1 ;ANY ERRORS?
3099 014122 001401      BEQ      15   ;NO
3100 014124 104054      HLT      ;DA!DS!MC
3101 014126 005777 164752 15:      TST      @RSMC ;DID MC GO TO 0
3102 014132 001401      BEQ      +4   ;YES
3103 014134 104010      HLT      ;MC
3104 014136 022777 000001 164744 CMP      #1, @RSDA ;DOES RSDA=1
3105 014144 001401      BEQ      +4   ;YES
3106 014146 104004      HLT      ;DA ;RSDA SHOULD=1

```

3107
3108
3109
3110 014150 104400
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121 014152 012767 000040 164764
3122 014160 104414
3123 014162 052767 000040 165000
3124 014170 042767 047716 164772
3125 014176 104430
3126 014200 104420
3127 014202 022701
3128 014204 104424
3129
3130 014206 032767 000020 164730
3131 014214 001023
3132 014216 012767 000001 164750
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143 014224 012702 026666
3144 014230 012703 000006
3145 014234 005022
3146 014236 005303
3147 014240 001375
3148 014242 012722 000236
3149 014246 012722 140000
3150 014252 012703 000100
3151 014256 005022
3152 014260 005303
3153 014262 001375

:TEST 54 MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)

TST54: SCOPE

:MODULES TESTED: M7753)
:THE RS03 DISK IS SET UP TO READ (IN MAINTENANCE MODE) ONE
:SECTOR OF A SPECIALLY CREATED DATA PATTERN WHICH LEAVES ONLY
:ONE BIT SET IN THE CRC REGISTER PRIOR TO CHECKING THE CRC
:WORD. THE CORRESPONDING CRC WORD IS THEN "READ", RESULTING
:IN NO DCK ERROR. THE DATA PATTERN IS THEN MODIFIED (BY
:SHIFTING) AND THE ENTIRE READ SEQUENCE REPEATED UNTIL ALL
:16 BITS IN THE CRC REGISTER HAVE BEEN CHECKED.

```

MRCRC:  MOV      #40,FLAG2      ;CLEAR TST FLAG
        CLRDK    ;CLEAR DRIVE REGISTERS
        BIS      #BITS,ONCEE    ;TYPE CLOCK COUNT IF ERROR OCCURS
        BIC      #47716,ONCEE   ;CLEAR ALL OTHER FLAG BITS
        MRIND    ;SEND INDEX PULSE TO MR REG
        MRCK     ;CHECK MR REG
        22701    ;TO EQUAL 22701
        MRINT    ;INIT MAINT MODE (CLEAR MRSP)
                ;BY SENDING 2 CLOCK PULSES
        BIT      #BIT4,FLAG2    ;FIRST TIME THROUGH
        BNE      3$             ;NO
        MOV      #1,SAVEE      ;LOAD 1ST CRC WORD

```

:FILL MEMORY DATA BUFFER (INBUF) WITH 1 SECTOR
:CREATE BUFFER WITH 72 WORDS OF 16 BITS WHICH EQUALS THE NO. OF BITS IN 64 18 BITS WORDS
:DATA BUFFER CONTAINS 6 WORDS OF ZEROS
: A WORD OF 236
: A WORD OF 140000
: 64 WORDS OF ZEROS

:IN THIS TEST, ALL 18 BITS OF THE RS03 DATA WORD MUST BE
:MANIPULATED. HENCE A TABLE CONTAINING 1152 BITS (64X18) IS
:REQUIRED INSTEAD OF A TABLE CONTAINING 64 WORDS.

```

1$:  MOV      #INBUF,R2      ;GET LOCATION OF INBUF
        MOV      #6,R3      ;SETUP COUNTER
        CLR      (R2)+      ;TO CLEAR THE
        DEC      R3         ;FIRST 6
        BNE     1$         ;WORDS
        MOV      #236,(R2)+ ;LOAD A 236
        MOV      #140000,(R2)+ ;LOAD A 140000
        MOV      #64,R3     ;SETUP COUNTER
        CLR      (R2)+      ;TO CLEAR THE
        DEC      R3         ;REMAINING WORDS
        BNE     2$         ;FOR
2$:  CLR      (R2)+
        DEC      R3
        BNE     2$

```

; SETUP CONTROLLER TO TRANSFER 64 WORDS OF DATA (1 SECTOR) FROM SECTOR 0

3154									
3155									
3156	014264	012777	027466	164614	35:	MOV	#OUTBUF, @RSBA	; LOAD BUS ADDR REG	
3157	014272	012777	177700	164604		MOV	#177700, @RSWC	; LOAD WORD COUNT REG	
3158	014300	012777	000071	164572		MOV	#71, @RSCS1	; LOAD READ COMMAND	
3159	014306	012777	000200			MOV	#200, R2		
3160	014312	012703	027466			MOV	#OUTBUF, R3		
3161	014316	052767	000020	164620		BIS	#BIT4, FLAG2	; NO SET FLAG FOR 1ST TIME THROUGH TEST	
3162	014324	005023			45:	CLR	(R3)+		
3163	014326	005302				DEC	R2		
3164	014330	001375				BNE	45		
3165	014332	104454				GETSP		; CLOCK ROUTINE TO GET SECTOR PULSE	
3166								; TO CLEAR OUT COUNTERS AND REGISTERS	
3167								; THAT OTHERWISE COULD NOT BE CLEARED.	
3168	014334	104220				HLT	!MR	; COULD NOT SET SECTOR PULSE (0)	
3169	014336	104456				SPASS		; CLOCK MR REG SP = 1	
3170									
3171								; ASSERT INDEX PULSE TO INITIALIZE THE DRIVE	
3172	014340	104430				MRIND			
3173	014342	104420				MRCK		; CHECK MR REG TO EQUAL	
3174	014344	022601				22601		; 22601 FOR A	
3175	014346	104000				HLT		; READ COMD	
3176									
3177								; STEP THRU RESYNC PERIOD	
3178									
3179	014350	012767	001000	164626		MOV	#512, REPT		
3180	014356	052767	000040	164604		BIS	#BITS, ONCEE	; TYPE OUT CLOCK COUNT IF ERROR OCCURS	
3181	014364	104446			MRCRC1:	MCLK1		; CLOCK MR REG	
3182	014366	104420				MRCK		; CHECK FOR	
3183	014370	032611				32611		; CORRECT DATA	
3184	014372	104000				HLT		; MR=BAD GOOD=CORRECT DATA	
3185	014374	104450				MCLK0		; CLOCK MR REG	
3186	014376	104420				MRCK		; CHECK FOR	
3187	014400	022601				22601		; CORRECT DATA	
3188	014402	104000				HLT		; ERROR WHILE CLOCKING THROUGH RESYNC	
3189	014404	005367	164574			DEC	REPT	; FINISH LOOPING	
3190	014410	001365				BNE	MRCRC1	; THROUGH RESYNC PERIOD	
3191									
3192								; ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE	
3193								; SP=0 EQUALS SECTOR PULSE	
3194	014412	104446				MCLK1		; CLOCK MR REG	
3195	014414	104420				MRCK		; MR SHOULD	
3196	014416	032211				32211		; EQUAL 32211	
3197	014420	104000				HLT		; MR=BAD GOOD=CORRECT ANS	
3198	014422	104450				MCLK0		; CLOCK MR REG	
3199	014424	104420				MRCK		; CHECK MR	
3200	014426	022201				22201		; TO EQUAL 22201	
3201	014430	104000				HLT		; MR=BAD GOOD=CORRECT ANS	

;PERFORM 71 MAINT CLOCK OPERATIONS--

3202									
3203									
3204	014432	012767	00C107	164544	MRCRC2:	MOV	#71.,REPT		
3205	014440	104446				MCLK1		;CLOCK MR REG	
3206	014442	104420				MRCK		;CHECK MR REG	
3207	014444	033611				33611		;TO EQUAL 33611	
3208	014446	104000				HLT		;MR=BAD GOOD=CORRECT ANS	
3209	014450	104450				MCLK0		;CLOCK MR REG	
3210	014452	104420				MRCK		;CHECK MR REG	
3211	014454	023601				23601		;TO EQUAL 23601	
3212	014456	104000				HLT		;MR=BAD GOOD=CORRECT ANS	
3213	014460	005367	164520			DEC	REPT	;DONE YET	
3214	014464	001365				BNE	MRCRC2	;NO LOOP	
3215									
3216									
3217	014466	012777	000005	164430		MOV	#5,RSRMR		
3218	014474	012777	000015	164422		MOV	#15,RSRMR		
3219	014502	104420				MRCK			
3220	014504	133615				133615			
3221	014506	104000				HLT			
3222									
3223									
3224	014510	005067	164512						
3225	014514	012705	026666			MRCRC3:	CLR	WORK3	;CLEAR CLOCK COUNT FOR DATA WD
3226	014520	162705	000002				MOV	#INBUF,R5	;GET STARTING ADDRESS FOR DATA BUFFER
3227	014524	012767	000045	164454			SUB	#2,R5	
3228	014532	012767	002200	164444			MOV	#45,REPT1	;SETUP COUNTER FOR 45 REPTS
3229							MOV	#1152.,REPT	;SETUP COUNTER TO TRANSFER
3230									;64 WORDS-18X64=1152
3231	014540	104444				15:	RBIT		;1 CLOCK PER 1 BIT OF DATA
3232	014542	104440					CLKR1		;GET 1 DATA BITS
3233	014544	104000					HLT		;CLOCK MR REG
3234									;MR NOT CORRECT
3235	014546	104442					CLKR0		;CLOCK MR REG
3236	014550	104000					HLT		;MR REG NOT CORRECT
3237									
3238	014552	005367	164426				DEC	REPT	;DONE WITH COMPLETE TRANSFER
3239	014556	001370					BNE	15	;NO

N06

MAINDEC-11-DERSC-B
 DERSCB.P11 TST54

RS11-R503 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 79
 MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)

3240	014560	032767	000400	164402	2\$:	BIT	#BIT8,ONCEE	:DID WE ALREADY DO CRC?
3241	014566	001020				BNE	3\$:YES
3242	014570	052757	000400	164372		BIS	#BIT8,ONCEE	:NO SET CRC FLAG
3243	014576	012702	026666			MOV	#INBUF,R2	:MOVE CRC
3244	014602	062702	000220			ADD	#220,R2	:WORD TO END OF
3245	014606	016712	164362		4\$:	MOV	SAVE,R2	:INBUF TABLE
3246	014612	010205			5\$:	MOV	R2,R5	:GET CRC WORD
3247	014614	162705	000002			SUB	#2,R5	
3248	014620	012767	000022	164356		MOV	#18.,REPT	:SETUP TO TRANSFER 1 WD
3249	014626	000744				BR	1\$:TRANSFER CRC WD
3250	014630	104446			3\$:	MCLK1		:CLOCK MR REG
3251	014632	104420				MRCK		:CHECK MR REG
3252	014634	117611						:TO EQUAL
3253	014636	104000				HLT		:117611
3254	014640	104450				MCLK0		:CLOCK MR REG
3255	014642	104420				MRCK		:CHECK MR
3256	014644	003601				3601		:TO EQUAL
3257	014646	104000				HLT		:3601
3258	014650	104446				MCLK1		:CLOCK MR REG
3259	014652	104420				MRCK		:CHECK MR
3260	014654	113611						:TO EQUAL
3261	014656	104000				HLT		:113611
3262	014660	104450				MCLK0		:CLOCK MR REG
3263	014662	104420				MRCK		:CHECK MR
3264	014664	003601				3601		:TO EQUAL
3265	014666	104000				HLT		:3601

```

3266                                     :PERFORM 20 MAINTENANCE CLOCK OPERATIONS
3267                                     :STEP INTO END OF SECTOR DEAD BAND
3268                                     :EBL IS NOW ASSERTED.
3269
3270 014E70 012767 000020 164306 MRCRC4: MOV      #20,REPT
3271
3272 014676 104446          1S:   MCLK1          :CLOCK MR REG
3273 014700 104420          MRCK          :CHECK MR REG
3274 014702 113611          113611        :TO EQUAL
3275 014704 104000          HLT          :113611
3276 014706 104450          MCLK0          :CLOCK MR REG
3277 014710 104420          MRCK          :CHECK MR
3278 014712 003601          HLT          :REG TO
3279 014714 104000          3601         :EQUAL 3601
3280 014716 005367 164262    DEC      REPT   :DONE YET?
3281 014722 001365          BNE      1S    :NO
3282
3283                                     :PERFORM ONE MAINTENANCE CLOCK OPERATION
3284                                     :SHOULD GET STROBE BUFFER
3285
3286 014724 104446          MCLK1          :CLOCK MR REG
3287 014726 104420          MRCK          :CHECK MR
3288 014730 117611          117611        :REG TO
3289 014732 104000          HLT          :EQUAL 117611
3290
3291                                     :PERFORM ONE MAINTENANCE CLOCK OPERATION
3292                                     :SHOULD COMPLETE TRANSFER.
3293
3294 014734 104450 MRCRC5: MCLK0          :CLOCK MR REG
3295 014736 022777 004270 164134  CMP      #4270,DRSC51 :ANY ERRORS?
3296 014744 001401          BEQ      1S    :NO
3297 014746 104054          HLT      !DA!DS!WC
3298 014750 005777 164130  1S:   TST      DRSMC
3299 014754 001401          BEQ      +4
3300 014756 104010          HLT      !WC
3301 014760 006167 164210  ROL      SAVEE
3302 014764 103404          BCS     2S
3303 014766 004767 010670  JSR     PC,MDATA
3304 014772 000167 177162  JMP     MRCRC
3305 014776          2S:                                     :RESTART TEST WITH NEW DATA PATTERN
                                     :DONE

```

```

3306
3307
3308
3309 014776 104400
3310
3311
3312
3313
3314
3315
3316
3317
3318 015000 012767 000040 164136
3319 015006 104414
3320 015010 052767 000040 164152
3321 015016 042767 047716 164144
3322 015024 104430
3323 015026 104420
3324 015030 022701
3325 015032 104424
3326
3327 015034 032767 000020 164102
3328 015042 001023
3329 015044 012767 000001 164122
3330
3331
3332
3333
3334
3335
3336
3337
3338 015052 012702 026666
3339 015056 012703 000007
3340 015062 005022
3341 015064 005303
3342 015066 001375
3343 015070 012722 000023
3344 015074 012722 154000
3345 015100 012703 000077
3346 015104 005022
3347 015106 005303
3348 015110 001375
3349
3350
3351 015112 012777 027466 163766
3352 015120 012777 177700 163756
3353 015126 012777 000071 163744
3354 015134 012702 000200
3355 015140 012703 027466
3356 015144 052767 000020 163772
3357 015152 005023
3358 015154 005302
3359 015156 001375

```

```

:*****
:TEST 55 MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)
:*****
TST55: SCOPE

```

```

:MODULE TESTED M7753
:THIS TEST IS SIMILAR TO CRC TEST 1 EXCEPT THAT THE DATA
:PATTERN HAS BEEN MODIFIED TO LEAVE A SINGLE BIT SET IN THE
:CRC REGISTER AFTER BOTH DATA AND CRC WORDS HAVE BEEN "READ".
:THIS CAUSES A DCK ERROR. THE READ SEQUENCE IS REPEATED 16
:TIMES TO TEST THAT EACH BIT IN THE CRC REGISTER CAN CAUSE A
:DCK ERROR.

```

```

MRDCK: MOV #40,FLAG2 ;CLEAR TST FLAG
CLR DRV REGS
BIS #BITS,ONCEE ;SET TYPE CLOCK COUNT FLAG
BIC #47716,ONCEE ;CLEAR ALL OTHER FLAG BITS
MRIND ;SEND INDEX PULSE TO MR REG
MRCK ;CHECK MR REG
22701 ;TO EQUAL 22701
MRINT ;INIT MAINT MODE (CLEAR MRSP)
;BY SENDING 2 CLOCK PULSES
BIT #BIT4,FLAG2 ;FIRST TIME THROUGH
BNE 35 ;NO
MOV #1,SAVEE ;LOAD 1ST CRC WORD

```

```

: FILL MEMORY DATA BUFFER (INBUF) WITH 64 WORDS (1 SECTOR)
: CREATE BUFFER WITH 72 WORDS OF 16 BITS WHICH = THE NO. OF BITS IN 64 16 BIT WORDS
: DATA BUFFER CONTAINS 7 WORDS OF ZEROS
: A WORD OF 23
: A WORD OF 154000
: 63 WORDS OF ZEROS

```

```

15: MOV #INBUF,R2 ;GET LOCATION OF OUTBUF
MOV #7,R3 ;SETUP COUNTER
CLR (R2)+ ;TO CLEAR THE
DEC R3 ;FIRST 7
BNE 18 ;WORDS
MOV #23,(R2)+ ;LOAD A 23
MOV #154000,(R2)+ ;LOAD A 154000
MOV #63,R3 ;SETUP COUNTER
CLR (R2)+ ;TO CLEAR THE
DEC R3 ;REMAINING WORDS
BNE 28 ;FOR THAT SECTOR
;SETUP CONTROLLER TO TRANSFER 64 WORDS OF DATA (1 SECTOR) FROM SECTOR 0
35: MOV #OUTBUF,ARSA ;LOAD BUS ADDR REG
MOV #177700,ARSA ;LOAD WORD COUNT REG
MOV #71,ARSA ;LOAD READ COMMAND
MOV #200,R2
MOV #OUTBUF,R3
BIS #BIT4,FLAG2 ;NO SET FLAG FOR 1ST TIME THROUGH TEST
45: CLR (R3)+
DEC R2
BNE 48

```


;PERFORM 71 MAINT CLOCK OPERATIONS--

3406	015260	012767	000107	163716	MOV	#71.,REPT	
3407	015266	104446			MROCK2: MCLK1		;CLOCK MR REG
3408	015270	104420			MRCK		;CHECK MR REG
3409	015272	033611			HLT		;TO EQUAL 33611
3410	015274	104000			HLT		;MR=BAD GOOD=CORRECT ANS
3411	015276	104450			MCLK0		;CLOCK MR REG
3412	015300	104420			MRCK		;CHECK MR REG
3413	015302	023601			23601		;TO EQUAL 23601
3414	015304	104000			HLT		;MR=BAD GOOD=CORRECT ANS
3415	015306	005367	163672		DEC	REPT	;DONE YET
3416	015312	001365			BNE	MROCK2	;NO LOOP
3417							
3418	015314	012777	000005	163602	;READ SYNC"1"		
3419	015322	012777	000015	163574	MOV	#5,DRSMR	
3420	015330	104420			MOV	#15,DRSMR	
3421	015332	133615			MRCK		
3422	015334	104000			133615		
3423					HLT		
3424							
3425					;READ DATA		
3426	015336	005067	163664		MROCK3: CLR	WORK3	;CLEAR CLOCK COUNT FOR DATA WD
3427	015342	012705	026666		MOV	#INBUF,RS	;GET STARTING ADDRESS FOR DATA BUFFER
3428	015346	162705	000002		SUB	#2,RS	
3429	015352	012767	000045	163626	MOV	#45,REPT1	;SETUP COUNTER FOR 1ST SB BIT
3430	015360	012767	002200	163616	MOV	#1152.,REPT	;SETUP COUNTER TO TRANSFER
3431							;64 WORDS-16X4=1152
3432	015366	104444			1S:	RBIT	;1 CLOCK PER 1 BIT OF DATA
3433	015370	104440			CLKR1		;GET 1 DATA BITS
3434	015372	104000			HLT		;CLOCK MR REG
3435							;MR NOT CORRECT
3436							
3437							
3438	015374	104442			CLKR0		;CLOCK MR REG
3439	015376	104000			HLT		;MR REG NOT CORRECT
3440							
3441							
3442	015400	005367	163600		DEC	REPT	;DONE WITH COMPLETE TRANSFER
3443	015404	001370			BNE	1S	;NO

3434	015406	032767	000400	163554	2\$:	BIT	#BITB,ONCEE	:DID WE ALREADY DO CRC?
3435	015414	001020				BNE	3\$:YES
3436	015416	052767	000400	163544		BIS	#BITB,ONCEE	:NO SET CRC FLAG
3437	015424	012702	026666			MOV	#INBUF,R2	:MOVE CRC
3438	015430	062702	000220			ADD	#220,R2	:WORD TO END OF
3439	015434	012712	003000		4\$:	MOV	#0,R2	:INBUF TABLE
3440	015440	010205			5\$:	MOV	R2,R5	:GET CRC WORD
3441	015442	162705	000002			SUB	#2,R5	
3442	015446	012767	000022	163530		MOV	#18.,REPT	:SETUP TO TRANSFER 1 WD
3443	015454	000744				BR	1\$:TRANSFER CRC WD
3444	015456	104446			3\$:	MCLK1		:CLOCK MR REG
3445	015460	104420				MACK		:CHECK MR REG
3446	015462	117611				117611		:TO EQUAL
3447	015464	104000				HLT		:117611
3448	015466	104450				MCLK0		:CLOCK MR REG
3449	015470	104420				MACK		:CHECK MR
3450	015472	003601				3601		:TO EQUAL
3451	015474	104000				HLT		:3601
3452	015476	104446				MCLK1		:CLOCK MR REG
3453	015500	104420				MACK		:CHECK MR
3454	015502	113611				113611		:TO EQUAL
3455	015504	104000				HLT		:113611
3456	015506	104450				MCLK0		:CLOCK MR REG
3457	015510	104420				MACK		:CHECK MR
3458	015512	003601				3601		:TO EQUAL
3459	015514	104000				HLT		:3601

```

3450 ;PERFORM 20 MAINTENANCE CLOCK OPERATIONS
3461 ;STEP INTO END OF SECTOR DEAD BAND
3462 ;EBL IS NOW ASSERTED
3464 015516 012767 000020 163460 MRDCK4: MOV #20,REPT
3465
3466 015524 104446 1S: MCLK1 ;CLOCK MR REG
3467 015526 104420 MRCK ;CHECK MR REG
3468 015530 113611 113611 ;TO EQUAL
3469 015532 104000 HLT ;113611
3470 015534 104450 MCLK0 ;CLOCK MR REG
3471 015536 104420 MRCK ;CHECK MR
3472 015540 003601 3601 ;REG TO
3473 015542 104000 HLT ;EQUAL 3601
3474 015544 005367 163434 DEC REPT ;DONE YET?
3475 015550 001365 BNE 1S ;NO
3476
3477 ;PERFORM ONE MAINTENANCE CLOCK OPERATION
3478 ;SHOULD GET STROBE BUFFER
3479
3480 015552 104446 MCLK1 ;CLOCK MR REG
3481 015554 104420 MRCK ;CHECK MR
3482 015556 117611 117611 ;REG TO
3483 015560 104000 HLT ;EQUAL 117611
3484
3485 ;PERFORM ONE MAINTENANCE CLOCK OPERATION
3486 ;SHOULD COMPLETE TRANSFER.
3487
3488 015562 104450 MRDCK5: MCLK0 ;CLOCK MR REG
3489 015564 022777 144270 163306 CMP #144270,RSRCS1 ;ANY ERRORS?
3490 015572 001401 1S: BEQ 1S ;NO
3491 015574 104054 HLT !DA!DS!MC ;
3492 015576 005777 163302 1S: TST RRSWC ;DID WC GO TO 0
3493 015602 001401 BEQ +4 ;YES
3494 015604 104010 HLT !MC ;MC REG SHOULD=0
3495 015606 022777 100000 163300 CMP #100000,RSRER ;DID DCK SET?
3496 015614 001417 BEQ 3S ;YES
3497 015616 104050 HLT !DS!MC ;
3498 015620 104402 015624 TYPE +2 ;ASCIZ <15><12>"DCK DID NOT SET"
3499 015650 004767 004244 JSR PC,CRCTYP ;GET IC THAT FAILED AND TYPE IT
3500 015654 000241 3S: CLC ;
3501 015656 006167 163312 ROL SAVEE ;GET NEXT CRC WORD
3502 015662 103404 BCS 2S ;DONE - BRANCH
3503 015664 004767 007772 JSR PC,MDATA ;SHIFT DATA PATTERN
3504 015670 000167 177112 JMP MRDCK ;RESTART TEST WITH NEW DATA PATTERN
3505 015674 2S: ;DONE
    
```

```

3506
3507
3508
3509 015674 104400
3510
3511
3512
3513
3514
3515
3516
3517 015676 104414
3518 015700 104416
3519 015702 104420
3520 015704 022701
3521 015706 104424
3522 015710 012777 177777 163176
3523 015716 016777 163242 163172
3524
3525 015724 012777 027466 163154
3526 015732 012777 177777 163144
3527 015740 012777 000071 163132
3528 015746 032777 000001 163124
3529 015754 001401
3530 015756 104140
3531
3532 015760 012767 177777 163230 1$:
3533 015766 005367 163224 5$:
3534 015772 000240
3535 015774 000240
3536 015776 001373
3537 016000 017700 163076
3538 016004 012701 001100
3539 016010 056701 163146
3540 016014 020001
3541 016016 001401
3542 016020 104000
3543
3544
3545
3546 016022 022777 144270 163050 2$:
3547 016030 001401
3548 016032 104042
3549

```

```

:*****
:TEST 56          IGNORE FUNCTION TEST
:*****
↑TST56: SCOPE

;MODULE TESTED: M7759, M7770
;PUT THE DISK IN MAINTENANCE MODE AND SET ERROR CONDITIONS IN THE DRIVE
;ERROR REGISTER (RSER). TRY TO START A READ TRANSFER. THE "GO" BIT IN
;RSCS1 SHOULD NOT SET. MISSED TRANSFER ERROR (MXF) SHOULD SET IN RSCS2
;WHICH IN TURN SHOULD CAUSE "TRE" AND "SC" TO SET IN RSCS1.

MRIFT:  CLRCK          ;CLEAR ALL REGISTERS
        MRDMD         ;PUT DRIVE INTO MAINT MODE
        MRCK          ;CHECK MR REG
        22701        ;TO EQUAL 22701
        MRINT        ;INIT MAINT MODE (CLEAR MRSP)
        MOV          #1,RSER ;SET ERRORS
        MOV          UNITSV,RSAS ;CLEAR ATA BIT IN RSAS
                                ;AND ERROR BITS IN RSCS1
        MOV          #OUTBUF,RSBA ;LOAD RSBA
        MOV          #-1,RSAC ;LOAD RSAC
        MOV          #71,RSCS1 ;LOAD READ FUNCTION
        BIT          #BIT0,RSCS1 ;IS "GO" BIT ZERO?
        BEQ          1$ ;YES
        HLT          !DS!AS ;"GO" BIT IN RSCS1 SHOULD NOT
                                ;LOAD IF ERRORS ARE PRESENT IN THE DRIVE
                                ;SETUP TIMEOUT FOR MXF ERROR

        1$: MOV          #177777,WORK
        5$: DEC          WORK

        5$:
        BNE          5$
        MOV          @RSCS2,BAD ;CHECK RSCS2 FOR MXF
        MOV          #1100,GOOD ;GET CORRECT ANS
        BIS          UNNUM,GOOD ;FOR RSCS2
        CMP          BAD,GOOD ;IS RSCS2 CORRECT
        BEQ          2$ ;YES
        CMP          BAD=RSCS2 GOOD=CORRECT ANS
        BEQ          3$ ;MXF SHOULD BE SET IN RSCS2
        BEQ          3$ ;FOR A READ WAS ISSUED
        BEQ          3$ ;WITH ERROR BITS SET IN RSER.
        BEQ          3$ ;IS RSCS1 CORRECT?
        BEQ          3$ ;YES
        BEQ          3$ ;SC AND TRE SHOULD BE SET FOR
        BEQ          3$ ;MXF SHOULD BE SET IN RSCS2
        HLT          !DS!ER

```



```

3574 ;*****
3575 ;TEST 57                INVALID ADDRESS ERROR (IAE) TEST
3576 ;*****
3577 016114 104400      TST57: SCOPE
3578
3579 ;MODULE TESTED M7754, M7770
3580 ;FLOAT A 1 THROUGH THE FOUR SPARE ADDRESS BITS IN THE DISK
3581 ;ADDRESS REGISTER (RSDA). THIS SHOULD CAUSE "IAE" TO SET IN
3582 ;THE ERROR REGISTER (RSER) WHEN A READ FUNCTION IS LOADED INTO
3583 ;RSCS1 WHICH IN TURN SHOULD CAUSE ATTENTION TO SET IN THE
3584 ;DRIVE STATUS REGISTER (RSDS) AND "TRE" AND "SC" TO SET IN THE
3585 ;CONTROL REGISTER (RSCS1).
3586 016116 042767 000040 163044      BIC      #BIT5,ONCEE      ;CLEAR CLK CNT FLAG
3587 016124 012702 004000              MOV      #4000,R2        ;LOAD R2 WITH INVALID ADDR
3588 016130 012767 016136 162652      MOV      #45,LAD        ;LOOP HERE ON ERROR
3589 016136 104416              45:     MRDMD              ;PUT DRIVE IN MAINT MODE
3590 016140 104420              MRCK              ;CHECK MAINT REG
3591 016142 022701              22701
3592 016144 104424              MRINT
3593 016146 032767 000004 163014      BIT      #BIT2,ONCEE    ;INIT MAINT MODE (CLEAR MRSP)
3594 016154 001002              IS              ;LOOPING ON ERRORS)
3595 016156 006102              ROL      R2           ;YES
3596 016160 103454              BCS     IADONE       ;GET INVALID ADDRESS
3597 016162 010277 162722 15:     MOV      R2,RSDA      ;DONE FLOATING A ONE YET?
3598 016166 012777 000071 162704      MOV      #71,RSCS1    ;LOAD RSDA WITH INVALID ADDRESS
3599 016174 022777 002000 162712      CMP      #2000,RSER   ;DO A READ TO INVALID ADDR
3600 016202 001404              BEQ     25           ;IS RSER CORRECT?
3601 016204 052767 000004 162756      BIS      #BIT2,ONCEE   ;YES
3602 016212 104044              HLT     !DS!DA       ;SET ERROR BIT
3603                                     ;RSER SHOULD=2000 FOR
3604                                     ;A READ COMMAND WAS GIVEN
3605 016214 042767 000004 162746 25:   BIC      #BIT2,ONCEE   ;CLEAR ERROR FLAG
3606 016222 022777 150600 162662      CMP      #150600,RSDS ;DID IAE SET?
3607 016230 001404              BEQ     35           ;YES
3608 016232 052767 000004 162730      BIS      #BIT2,ONCEE   ;SET ERROR BIT
3609 016240 104044              HLT     !DS!DA       ;RSDS SHOULD=150600 FOR
3610                                     ;IAE SHOULD BE SET IN RSER
3611 016242 042767 000004 162720 35:   BIC      #BIT2,ONCEE   ;CLEAR ERROR FLAG
3612 016250 032777 100000 162622      BIT      #BIT15,RSCS1 ;DID SC SET?
3613 016256 001004              BNE     55           ;YES
3614 016260 052767 000004 162702      BIS      #BIT2,ONCEE   ;SET ERROR BIT
3615 016266 104044              HLT     !DA!DS       ;SC SHOULD BE SET IN RSCS1
3616                                     ;FOR IAE SHOULD BE SET IN RSER
3617 016270 042767 000004 162672 55:   BIC      #BIT2,ONCEE   ;CLEAR ERROR BIT
3618 016276 104414              CLRDK              ;CLEAR ALL ERRORS
3619 016300 005777 162610              TST     RRSER        ;DID IAE CLEAR?
3620 016304 001401              BEQ     +4          ;YES
3621 016306 104040              HLT     !DS          ;IAE DID NOT CLEAR
3622 016310 000712              BR      45          ;CONTINUE
3623 016312              IADONE:           ;DONE

```

```

3624 ;*****
3625 ;TEST 60 OPERATION INCOMPLETE ERROR TEST
3626 ;*****
3627 016312 104400 †TST60: SCOPE
3628
3629 ;MODULE TESTED M7770
3630 ;PUT THE DISK IN MAINTENANCE MODE AND START A READ COMMAND
3631 ;THEN ISSUE THREE DISK "INDEX" PULSES TO SIMULATE A COMPLETE
3632 ;ROTATION OF THE DISK SURFACE. THE THIRD INDEX PULSE SHOULD
3633 ;CAUSE OPERATION IN COMPLETE "OPI" TO APPEAR IN THE DRIVE ERROR
3634 ;REGISTER (RSER) AND "ATA" AND "ERR" IN THE DRIVE STATUS REGISTER (RSDS)
3635
3636 016314 104414 MROPI: CLDK ;CLEAR ALL DRIVE REGISTERS
3637 016316 013777 027466 162562 MOV @#OUTBUF,@RSBA ;SETUP RSBA
3638 016324 012777 177777 162552 MOV #-1,@RSC ;SETUP RSC
3639
3640 016332 104416 MRDMD ;PUT DRIVE INTO MAINT MODE
3641 016334 104420 MRCK ;CHECK MAINT REG
3642 016336 022701 22701 ;TO EQUAL 22701
3643 016340 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
3644
3645 016342 012777 000071 162530 MOV #71,@RSCS1 ;LOAD A READ COMMAND
3646
3647 016350 104430 MRIND ;ISSUE THREE INDEX
3648 016352 104430 MRIND ;PULSES TO
3649 016354 104430 MRIND ;CAUSE OPI
3650
3651 ;NOW CHECK FOR CORRECT ERRORS IN RSER AND RSDS
3652 016356 017700 162532 MOV @RSER,BAD ;GET RSER
3653 016362 012701 020000 MOV #20000,GOOD ;GET CORRECT ANS
3654 016366 020100 CMP GOOD,BAD ;DID OPI SET IN RSER?
3655 016370 001434 BEQ IS ;YES
3656 016372 104402 016376 TYPE ,.+2 ;ASCIZ <15><12>"OPI IN RSER SHOULD SET-3 INDEX PULSES W
3657 016460 104000 HLT ;RSER=BAD GOOD=CORRECT ANS
3658
3659 016462 022777 150600 162422 1$: CMP #150600,@RSDS ;DID CORRECT ERRORS SET?
3660 016470 001401 BEQ 2$ ;YES
3661 016472 104040 HLT !DS ;RSDS SHOULD=150600 BECAUSE
3662 ;OF OPI ERROR IN RSER
3663 016474 022777 144270 162376 2$: CMP #144270,@RSCS1 ;DID SC AND TRE SET IN RSCS1?
3664 016502 001401 BEQ MROPIA ;YES
3665 016504 104050 HLT !DS!MC ;SC AND TRE SHOULD SET IN RSCS1
3666 ;BECAUSE OF ERROR IN RSER
3667 016506 104414 MROPIA: CLDK ;CLEAR ALL ERRORS
3668 016510 005777 162400 TST @RSER ;DID OPI CLEAR IN RSER ?
3669 016514 001437 BEQ IS ;YES
3670 016516 104402 016522 TYPE ,.+2 ;ASCIZ <15><12>"OPI IN RSER DID NOT CLEAR BY SETTING CL
3671 016612 104040 HLT !DS ;RSER SHOULD=0
3672 016614 022777 010600 162270 1$: CMP #10600,@RSDS ;DID ERROR BITS CLEAR IN RSDS
3673 ;BY SETTING CLR BIT IN RSCS2
3674 016622 001401 BEQ .+4 ;YES
3675 016624 104040 HLT !DS ;RSDS SHOULD=10600

```

:TEST 61 PARITY ERROR TEST

TST61: SCOPE

:MODULES TESTED: M7754, M7770
:SET "PAT" BIT IN RSCS2. WRITE A DRIVE REGISTER. "PAR" SHOULD SET IN
:THE DRIVE ERROR REGISTER (RSER) WHICH SHOULD CAUSE "ATA" TO SET IN RSAS
:AND 'SC' TO SET IN RSCS1.

MRPAR: CLROK :CLEAR ALL REGISTERS
BIC #BITS,ONCEE :CLEAR CLK CNT FLAG
MROMD :PUT DRIVE IN MAINT MODE
MRCK :CHECK MAINT TO
22701 :EQUAL 22701
MRINT :INIT MAINT MODE (CLEAR MRSP)
BIS #BIT4,RSCS2 :SET THE "PAT" BIT.
MOV #77,RSDA :BY WRITING INTO THIS REGISTER,
 :PAR SHOULD SET IN RSER
 :DID PAR SET?
 :YES
 : "PAR" IN RSER SHOULD BE SET FOR
 :THE "PAT" BIT WAS SET IN RSCS2
 :WHEN PROGRAM TRIED TO WRITE INTO RSDA
 :DID PAR CAUSE SC TO SET?
 :YES
 :SC SHOULD BE SET IN RSCS1 FOR
 :PAR SHOULD BE SET IN RSER
 :DID RSDA GET LOADED?
 :YES
 :RSDA SHOULD=77 FOR PAT
 :BIT WAS SET WHEN PROGRAM
 :TRIED TO WRITE INTO RSDA
 :CLEAR ALL ERRORS
 :DID ERRORS CLEAR?
 :YES
 :SC DID NOT CLEAR BY USING
 :THE "CLR" BIT IN RSCS2
 :DID PAR CLEAR?
 :YES
 :PAR DID NOT CLEAR BY USING
 :THE CLR BIT IN RSCS2

3676
3677
3678
3679 016626 104400
3680
3681
3682
3683
3684
3685
3686 016630 104414
3687 016632 042767 000040 162330
3688 016640 104416
3689 016642 104420
3690 016644 022701
3691 016646 104424
3692 016650 052777 000020 162224
3693 016656 012777 000077 162224
3694
3695 016664 022777 000010 162222
3696 016672 001401
3697 016674 104040
3698
3699
3700 016676 022777 104200 162174
3701 016704 001401
3702 016706 104044
3703
3704 016710 022777 000077 162172
3705 016716 001401
3706 016720 104004
3707
3708
3709 016722 104414
3710 016724 022777 004200 162146
3711 016732 001401
3712 016734 104044
3713
3714 016736 005777 162152
3715 016742 001401
3716 016744 104044
3717

3718
3719
3720
3721 016746 104400
3722
3723
3724
3725
3726
3727
3728
3729
3730 016750 012767 001602 162166
3731 016756 104414
3732 016760 012737 000200 177776
3733 016766 012706 000500
3734 016772 012767 000040 162170
3735 017000 104430
3736 017002 104420
3737 017004 022701
3738 017006 104424
3739
3740
3741
3742
3743
3744
3745
3746 017010 012702 026666
3747 017014 005022
3748 017016 012722 177777
3749 017022 005003
3750 017024 000261
3751 017026 006103
3752 017030 103402
3753 017032 010322
3754 017034 000774
3755 017036 012703 000156
3756 017042 012704 146314
3757 017046 010422
3758 017050 005303
3759 017052 001375
3760
3761
3762 017054 012777 017674 162046
3763 017062 012777 000340 162042
3764 017070 012777 026666 162010
3765 017076 012777 177600 162000
3766 017104 012777 070161 161766
3767 017112 104454
3768
3769
3770 017114 104220
3771 017116 104456

```
*****
;TEST 62 MAINTENANCE MODE INTERRUPT TEST
*****
TST62: SCOPE

;MODULE TESTED M7771
;IN THIS TEST THE INTERRUPT ENABLE BIT IS SET (I.E.).
;A TWO SECTOR WRITE COMMAND IS GIVEN. AN "RMR"
;ERROR IS CREATED WHILE THE FIRST SECTOR IS BEING WRITTEN
;THIS SHOULD CAUSE THE DRIVE TO INTERRUPT AFTER THE FIRST
;SECTOR IS WRITTEN. AND CAUSE THE TRANSFER TO TERMINATE

MREX: MOV #1602,FLAG2
      CLRDK ;CLEAR DRIVE REGISTERS
      MOV #200,SP ;SETUP FOR INTERRUPT
      MOV #500,SP
      MOV #40,ONCEE ;SET TYPE CLOCK CNT WITH ERROR MESSAGE FLAG
      MRIND ;SEND INDEX PULSE TO MR REG
      MRCK ;CHECK MR REG
      22701 ;TO EQUAL 22701
      MRINT ;INIT MAINT MODE (CLEAR MRSP)
           ;BY SENDING 2 CLOCK PULSES

;FILL MEMORY DATA BUFFER (INBUF) WITH 128 WORDS (2 SECTORS)
;DATA BUFFER WORDS ARE :A WORD OF ALL 0'S - ALL 1'S
;                        FLOATING 1'S PATTERN (16 WORDS)
;                        A PATTERN OF 146314 (110 WORDS)

      MOV #INBUF,R2 ;GET LOCATION OF OUTBUF
      CLR (R2)+ ;CLEAR 1ST LOCATION
      MOV #-1,(R2)+ ;2ND WORD OF ALL ONES
      CLR R3 ;CLEAR WORK LOC TO GENERATE
           ;A PATTERN OF FLOATING ONES
1$: ROL R3 ;GET PATTERN
    BCS 2$ ;DONE GET OUT
    MOV R3,(R2)+ ;FILL BUFFER
    BR 1$ ;CONT
2$: MOV #110,R3 ;FILL REMAINING PORTION OF
    MOV #146314,R4 ;BUFFER WITH A PATTERN OF 146314
3$: MOV R4,(R2)+ ;LOAD BUFFER
    DEC R3 ;DONE YET?
    BNE 3$ ;NO

;SETUP CONTROLLER TO TRANSFER 128 WORDS OF DATA (2 SECTORS)
      MOV #INTMR,RSVEC ;SETUP INTERRUPT VECTOR
      MOV #340,RSVCPS
      MOV #INBUF,RSBA ;LOAD BUS ADDR REG
      MOV #177600,RSWC ;LOAD WORD COUNT REG
      MOV #161,RSCLS ;LOAD WRITE COMMAND I/E
      GETSP ;CLOCK ROUTINE TO GET SECTOR PULSE
           ;TO CLEAR OUT COUNTERS AND REGISTERS
           ;THAT OTHERWISE COULD NOT BE CLEARED.
           ;COULD NOT SET SECTOR PULSE (0)
           ;CLOCK MR REG SP = 1

      HLT !MR
      SPASS
```

```

3772                ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
3773 017120 104430      MRIND
3774 017122 104420      MRCK                ;CHECK MR REG TO EQUAL
3775 017124 020501      20501                ;20501
3776 017126 104000      HLT
3777
3778                ;STEP THRU RESYNC PERIOD
3779
3780 017130 012767 001000 162046      MOV      #512.,REPT
3781 017136 052767 000040 162024      BIS      #BITS,ONCEE                ;TYPE OUT CLOCK COUNT IF ERROR OCCURS
3782 017144 104446      MREX1: MCLK1                ;CLOCK MR REG
3783 017146 104420      MRCK                ;CHECK FOR
3784 017150 030511      30511                ;CORRECT DATA
3785 017152 104000      HLT                ;MR = BAD GOOD = CORRECT DATA
3786 017154 104450      MCLK0                ;CLOCK MR REG
3787 017156 104420      MRCK                ;CHECK FOR
3788 017160 020501      20501                ;CORRECT DATA
3789 017162 104000      HLT                ;ERROR WHILE CLOCKING THROUGH RESYNC PERIOD
3790 017164 005367 162014      DEC      REPT                ;FINISH LOOPING
3791 017170 001365      BNE      MREX1                ;THROUGH RESYNC PERIOD
3792
3793                ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
3794                ;SP=0 EQUALS SECTOR PULSE
3795 017172 104446      MCLK1                ;CLOCK MR REG
3796 017174 104420      MRCK                ;MR SHOULD
3797 017176 030111      30111                ;EQUAL 30111
3798 017200 104000      HLT                ;MR=BAD GOOD=CORRECT ANS
3799 017202 104450      MCLK0                ;CLOCK MR REG
3800 017204 104420      MRCK                ;CHECK MR
3801 017206 020101      20101                ;TO EQUAL 20101
3802 017210 104000      HLT                ;MR=BAD GOOD=CORRECT ANS
3803
3804                ;PERFORM 63 MAINT CLOCK OPERATIONS--WRITING PREAMBLE
3805
3806 017212 012767 000077 161764      MOV      #63.,REPT
3807 017220 104446      MREX2: MCLK1                ;CLOCK MR REG
3808 017222 104420      MRCK                ;CHECK MR REG
3809 017224 031511      31511                ;TO EQUAL 31511
3810 017226 104000      HLT                ;MR=BAD GOOD=CORRECT ANS
3811 017230 104450      MCLK0                ;CLOCK MR REG
3812 017232 104420      MRCK                ;CHECK MR REG
3813 017234 021501      21501                ;TO EQUAL 21501
3814 017236 104000      HLT                ;MR=BAD GOOD=CORRECT ANS
3815 017240 005367 161740      DEC      REPT                ;DONE YET
3816 017244 001365      BNE      MREX2                ;NO LOOP

```

```

3817
3818
3819 017245 104446 MCLK1 ;CLOCK MR REG
3820 017250 104420 MRCK ;CHECK MR REG
3821 017250 131511 131511 ;TO EQUAL 131511
3822 017254 104000 HLT ;MR REG=BAD GOOD=CORRECT ANS
3823 017256 104450 MCLK0 ;CLOCK MR REG
3824 017260 104420 MRCK ;MR REG SHOULD
3825 017262 025501 25501 ;EQUAL 25501
3826 017264 104000 HLT ;MR REG=BAD GOOD=CORRECT ANS
3827 017266 104446 MCLK1
3828 017270 104420 MRCK
3829 017272 135511 135511
3830 017274 104000 HLT
3831 ;PERFORM NEXT STEP 8 TIMES TO FINISH WRITING PREAMBLE
3832 017276 012767 000010 161700 MOV #10,REPT
3833 017304 104450 MREX3: MCLK0 ;CLOCK MR REG
3834 017306 104420 MRCK ;CHECK MR REG
3835 017310 025501 25501 ;TO EQUAL 25501
3836 017312 104000 HLT ;MR=BAD GOOD=CORRECT ANS
3837 017314 104446 MCLK1 ;CLOCK MR REG
3838 017316 104420 MRCK ;CHECK MR REG
3839 017320 135511 135511 ;TO EQUAL 135511
3840 017322 104000 HLT ;MR REG=BAD GOOD=CORRECT ANS
3841 017324 005367 161654 DEC REPT ;DONE YES?
3842 017330 001365 BNE MREX3 ;NO LOOP BACK
3843
3844 ;MOVE DATA WORD INTO RS03 SHIFT REGISTER
3845
3846 017332 104450 MCLK0 ;CLOCK MR REG
3847 017334 104420 MRCK ;CHECK MR REG
3848 017336 021501 21501 ;TO EQUAL 21501
3849 017340 104000 HLT ;MR=BAD GOOD=CORRECT ANS
3850 017342 104446 MCLK1 ;CLOCK MR REG
3851 017344 104420 MRCK ;MR REG SHOULD
3852 017346 123511 123511 ;EQUAL 123511
3853 017350 104000 HLT ;MR=BAD GOOD=CORRECT ANS
3854
3855 ;ENCODE SYNC 1
3856
3857 017352 104450 MCLK0 ;CLOCK MR REG
3858 017354 104420 MRCK ;MR REG SHOULD NOW
3859 017356 033501 33501 ;EQUAL 33501
3860 017360 104000 HLT ;MR=BAD GOOD=CORRECT ANS
3861 017362 012705 026666 MOV #INBUF,R5 ;GET STARTING ADDR FOR DATA BUFFER
3862 017366 011504 MOV (R5),R4 ;GET DATA

```

3863	017370	012767	002156	161620		MOV	#1134.,WORK		: DOING A 1 SECTOR TRANSFER 127 WORDS
3864									: 18 BITS PER WORD-CLOCK LOOPS
3865									: TAKE CARE OF 2 BITS AT A TIME
3866									: 64 TIMES 18 EQUALS 1134 LOOPS
3867									: TO GET THROUGH SECTOR (LAST WORD DONE SEPARATELY).
3868	017376	052767	000100	161564		BIS	#BIT6,ONCEE		: SET 1ST TRANSFER WORD FLAG
3869	017404	104432			1S:	XBIT			: GET 1 BIT OF DATA
3870	017406	104434				CLKD1			: SET MCLK
3871									: AND CALCULATE MR REG
3872									: FOR CORRECT DATA (MDOB)
3873	017410	104000				HLT			: MR REG NOT CORRECT
3874	017412	104436				CLKD0			: CLEAR MCLK TO
3875									: COMPLETE TRANSFER OF 1 BIT
3876									: CALCULATE CORRECT ANS FOR
3877									: MR REG (MDOB)
3878	017414	104000				HLT			: MR=BAD GOOD=CORRECT ANS
3879	017416	032767	000200	161544		BIT	#BIT7,ONCEE		: ON LAST WORD YET?
3880	017424	001015				BNE	2S		: YES
3881	017426	032767	000400	161534		BIT	#BIT8,ONCEE		: ON CRC WORD YET?
3882	017434	001043				BNE	3S		: YES
3883	017436	005367	161554			DEC	WORK		: DONE WITH 63 WORDS?
3884	017442	001360				BNE	1S		: NO
3885									
3886	017444	052767	000200	161516		BIS	#BIT7,ONCEE		: SET LAST WORD FLAG
3887	017452	012767	000023	161536		MOV	#19.,WORK		: SET UP TO TRANSFER LAST WORD
3888	017460	005367	161532		2S:	DEC	WORK		: DONE YET
3889	017464	001347				BNE	1S		
3890									
3891	017466	052767	000400	161474		BIS	#BIT8,ONCEE		: SET TRANSFERRING CRC WORD
3892	017474	042767	000200	161466		BIC	#BIT7,ONCEE		: CLEAR LAST WORD FLAG
3893									
3894									: GENERATE RMR ERROR BY ATTEMPTING TO WRITE RSER
3895									: EXC SHOULD THEN BE ASSERTED
3896									
3897	017502	012777	177777	161404		MOV	#-1,RSER		
3898	017510	004767	004026			JSR	PC,GENCRC		: GENERATE CRC WORD
3899									: AND LEAVE IN "WORK"
3900	017514	012702	026666			MOV	#INBUF,R2		: GO TO END
3901	017520	062702	000200			ADD	#200,R2		: OF DATA BUFFER
3902	017524	016712	161466			MOV	WORK,R2		: LOAD CRC WORD
3903	017530	010205				MOV	R2,RS		: RESET POINTER FOR
3904	017532	162705	000002			SUB	#2,RS		: RS FOR CRC MD
3905	017536	012767	000023	161452		MOV	#19.,WORK		: SETUP TO XFER CRC
3906	017544	005367	161446		3S:	DEC	WORK		: DONE YET?
3907	017550	001315				BNE	1S		: NO

```

3908
3909
3910 017552 104446
3911 017554 104420
3912 017556 113511
3913 017560 104000
3914
3915
3916
3917 017562 0:2767 000017 161414
3918 017570 104450
3919 017572 104420
3920 017574 003501
3921 017576 104000
3922 017600 104446
3923 017602 104420
3924 017604 113511
3925 017606 104000
3926 017610 005367 161370
3927 017614 001365
3928
3929
3930
3931 017616 104450
3932 017620 104420
3933 017622 003501
3934 017624 104000
3935 017626 104446
3936 017630 104420
3937 017632 111511
3938 017634 104000
3939
3940
3941
3942 017636 104450
3943 017640 104420
3944 017642 001501
3945 017644 104000
3946 017646 104446
3947 017650 104420
3948 017652 012711
3949 017654 104000
3950 017656 104450
3951 017660 104420
3952 017662 002201
3953 017664 104000
3954 017666 000240
3955 017670 104050
3956 017672 000424
3957
3958

```

;EBL SHOULD NOW ASSERT AND CRC BE WRITTEN

```

MCLK1
MRCK
113511
HLT

```

```

;CLOCK MR REG TO STEP THROUGH DEAD BAND AREA
;CHECK MR REG
;TO EQUAL 113511
;MR REG=BAD GOOD=CORRECT ANS

```

;LOOP 17 TIMES

```

4$: MOV #17,REPT

```

```

MCLK0
MRCK
3501
HLT
MCLK1
MRCK
113511
HLT
DEC REPT
BNE 4$

```

```

;CLOCK MR REG
;CHECK MR REG
;TO EQUAL 3501
;MR=BAD GOOD=CORRECT ANS
;CLOCK MR REG
;CHECK MR REG
;TO EQUAL 11 11
;MR=BAD GOOD=CORRECT ANS
;DONE LOOPING YET?
;NO

```

;FINISH UP

```

MCLK0
MRCK
3501
HLT
MCLK1
MRCK
111511
HLT

```

```

;CLOCK MR REG
;CHECK MR REG
;TO EQUAL 3501
;MR REG=BAD GOOD=CORRECT ANS
;CLOCK MR REG
;CHECK MR REG
;TO EQUAL 111511
;MR=BAD GOOD=CORRECT ANS

```

;TRANSFER SHOULD NOW BE COMPLETE

```

MCLK0
MRCK
1501
HLT
MCLK1
MRCK
12711
HLT
MCLK0
MRCK
2201
HLT
NOP
HLT
BR

```

```

;CLOCK MR REG
;CHECK MR REG
;TO EQUAL 1501
;MR=BAD GOOD=CORRECT ANS
;CLOCK MR REG
;CHECK MR
;TO EQUAL
;12711
;CLOCK MR
;CHECK MR
;TO EQUAL
;2201
;STALL FOR TIME
;SHOULD NEVER GET HERE
;BECAUSE DRIVE SHOULD HAVE INTERRUPTED,
;CAUSING JUMP TO INTMR.
;CHECK FOR ASSERTION OF FTS ATTN L.

```

!WC!DS
INTMRI

;NOW TEST CONTROLLER

3959											
3960											
3961	017674	022777	144260	161176	INTMR:	CMP	#144260,@RSCS1	:	IS CS1 CORRECT?		
		001401				BEQ	+.4	:	YES		
3962	017702	104014				HLT	!DA!WC	:	YES		
3963	017704	022777						:	YES		
3964	017706	000001	161174	SS:	CMP	#1,@RSDA	:	IS RSDA CORRECT?			
3965	017714	001401				BEQ	+.4	:	YES		
3966	017716	104004				HLT	!DA	:	DA SHOULD = 1		
3967	017720	000004	161166		CMP	#4,@RSER	:	DID RMR SET IN RSER			
3968	017726	001401				BEQ	+.4	:	YES		
3969	017730	104050				HLT	!DS!WC	:	RSER SHOULD = 4		
3970	017732	000001	161150		CMP	#1,@RSDA	:	DOES RSDA=1			
3971	017740	001401				BEQ	+.4	:	YES		
3972	017742	104004				HLT	!DA	:	RSDA SHOULD=1		
3973	017744	000240			INTMR1:	NOP		:	DONE		

```

3974 ;*****
3975 ;TEST 63 DISK ADDRESS OVERFLOW TEST
3976 ;*****
3977 017746 104400 †ST63: SCOPE
3978
3979 ;MODULES TESTED: M7754, M7771, M7770
3980 ;SET UP TO TRANSFER 2 SECTORS TO THE DISK, STARTING AT TRACK 77 SECTOR 77
3981 ;TO CAUSE A DISK ADDRESS OVERFLOW CONDITION. ALSO CHECK LAST BLOCK TRANSFER
3982 ;(LBT) BIT TO SET IN THE RSDS REGISTER.
3983
3984 017750 104414 MRAOE: CLRDK ;CLEAR ALL REGISTERS
3985 017752 012706 000500 MOV #500,SP ;SETUP STACK POINTER
3986 017756 104430 MRIND ;SEND INDEX PULSE TO MR REG
3987 017760 104420 MRCK ;CHECK MAINT REG
3988 017762 022701 ;TO EQUAL 22701
3989 017764 104424 MRINT ;INITIALIZE MAINT REG BY SENDING
3990 ;2 CLOCK PULSES (CLEAR MRSP)
3991 017766 012777 007777 161114 MOV #7777, @RSDA ;SETUP DISK ADDRESS
3992 017774 012777 177400 161102 MOV #-400, @RSCW ;SETUP FOR A 2 SECTOR TRANSFER
3993 020002 012777 027466 161076 MOV @OUTBUF, @RSBA ;GET OUTPUT BUFFER
3994
3995 ;SETUP BUFFER WITH ALL ONES
3996 020010 012705 027466 MOV @OUTBUF, R5 ;GET STARTING ADDRESS OF OUTBUF
3997 020014 012767 000400 161162 MOV #400, REPT ;LOAD 2 SECTORS
3998 020022 012725 177777 1S: MOV #-1, (R5)+ ;WITH WORDS
3999 020026 005367 161152 DEC REPT ;OF ALL ONES
4000 020032 001373 BNE 1S
4001
4002 020034 012777 000061 161036 MOV #61, @RSCS1 ;LOAD WRITE COMMAND
4003 020042 104430 MRIND ;SET INDEX PULSE
4004
4005 ;SUPPLY CLOCKS TO STEP THROUGH A TRACK
4006
4007 020044 012767 000002 161132 MOV #2, REPT
4008 020052 012704 124000 5S: MOV #43008., R4 ;SETUP FOR FAST CLOCK PULSES 172032 CLOCKS
4009 020056 012702 000011 MOV #11, R2
4010 020062 012703 000001 MOV #1, R3
4011 020066 010277 161032 2S: MOV R2, @RSMR
4012 020072 010377 161026 MOV R3, @RSMR
4013 020076 005304 DEC R4
4014 020100 001372 BNE 2S
4015 020102 005367 161076 DEC REPT
4016 020106 001361 BNE 5S
4017
4018 020110 104422 MRCLK ;CLOCK A 11 AND A 1 INTO RSMR
4019 020112 104426 DSCK ;CHECK MR
4020 020114 012400 12400 ;TO EQUAL 12400
4021 020116 104000 HLT ;LBT SHOULD BE SET IN RSDS

```



```

4022                ;ASSERT MAINTENANCE INDEX PULSE TO RESET DRIVE
4023                ;FOR THE SECOND REVOLUTION
4024
4025 020120 104430    MRIND                ;ASSERT MAINT INDEX PULSE
4026 020122 005067 161050 CLR          MCCNT          ;CLEAR THE CLOCK COUNTER
4027 020126 104420    MRCK                ;CHECK MR REG
4028 020130 002501    2501                ;TO EQUAL 2501. SHOULD STILL BE WRITING
4029 020132 104000    HLT
4030
4031                ;SUPPLY ENOUGH CLOCKS TO STEP THROUGH THE RS03 RESYNC PERIOD
4032 020134 012767 001000 161042 MOV      #512.,REPT          ;CLOCK COUNT TO STEP THRU RESYNC
4033 020142 104446    4$: MCLK1          ;2ND REVOLUTION
4034 020144 104420    MRCK                ;CHECK MR
4035 020146 012511    12511              ;TO EQUAL 12511
4036 020150 104000    HLT                ;MR=BAD GOOD=CORRECT ANS
4037 020152 104450    MCLK0          ;CLOCK MR REG
4038 020154 104420    MRCK                ;CHECK MR
4039 020156 002501    2501                ;REG TO
4040 020160 104000    HLT                ;EQUAL 2501
4041 020162 005367 161016 DEC          REPT
4042 020166 001365    BNE          4$          ;LOOP TILL DONE
4043
4044                ;SUPPLY 2 CLOCKS TO CAUSE THE SECTOR PULSE TO APPEAR IN
4045                ;THE MR REGISTER AND THE "AOE" ERROR TO APPEAR IN
4046                ;THE RSER REGISTER
4047
4048 AOECK: MRCLK
4049 MRCLK
4050 MRCK
4051 020176 022701    22701              ;CAUSE SECTOR PULSE AND AOE ERROR
4052 020200 104000    HLT                ;CHECK FOR SECTOR PULSE
4053 020202 022777 001000 160704 CMP      #1000,RSER          ;IN RSMR
4054 020210 001401    BEQ          1$          ;MR=BAD GOOD=CORRECT ANS
4055 020212 104040    HLT                ;DID AOE SET IN RSER?
4056 020214 022777 152600 160670 1$: CMP      #152600,RSDS          ;AOE SHOULD BE SET IN RSER
4057 020222 001401    BEQ          2$          ;RSER SHOULD EQUAL 1000
4058 020224 104040    HLT                ;IS RSDS CORRECT
4059                ;YES
4060 020226 104414    2$: CLRK          ;ERR & ATA SHOULD BE SET IN RSDS
4061 020230 005777 160660 TST      RSER          ;BECAUSE OF AOE ERROR IN RSER
4062 020234 001401    BEQ          3$          ;CLEAR ERROR
4063 020236 104040    HLT                ;DID ERROR CLEAR?
4064 020240 022777 010600 160644 3$: CMP      #10600,RSDS          ;AOE DID NOT CLEAR BY SETTING CLR IN RSCS2
4065 020246 001401    BEQ          +4          ;DID ERRORS CLEAR
4066 020250 104040    HLT                ;YES
4067                ;ERR AND ATA & LBT SHOULD ALL BE CLEARED
                ;FOR CLR WAS SET IN RSCS2

```

H08

MAINDEC-11-DERSC-B
DERSCB.P11 TST63

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 99
DISK ADDRESS OVERFLOW TEST

```
4068 ; MAINTENANCE MODE VERIFY TEST
4069 ; -----DANGER-----THIS TEST DESTROYS DATA ON DISKS--DANGER
4070 ; THIS TEST WILL ONLY RUN IF SWITCH 11 IS SET IN THE "SWITCH
4071 ; REGISTER" FOR IT WILL ACTUALLY WRITE DATA ONTO THE DISK. IT
4072 ; WILL WRITE ONE TRACK OF ALL ONES. THE PROGRAM THEN GOES BACK
4073 ; TO THE MAINT WRITE TEST AND WRITES ONE SECTOR OF DATA (ZERO'S, ONES, FLOATING
4074 ; ONES AND FILLS THE REMAINDER OF SECTOR WITH A PATTERN OF 146314)
4075 ; THE DRIVE IS THEN TAKEN OUT OF
4076 ; "MAINTENANCE MODE" AND THE TRACK IS THEN READ. THE TRACK
4077 ; SHOULD CONTAIN ALL ONES.
4078
4079 ; *****
4080 ; TEST 64 MAINTENANCE MODE VERIFY TEST
4081 ; *****
4082 020252 104400 †TST64: SCOPE
4083
4084 ; MODULE TESTED G182
4085
4086 020254 032767 004000 157306 MRVR: BIT #BIT11,SWR ; DO THIS TEST?
4087 020262 001002 ; YES
4088 020264 000137 020774 ; NO
4089 020270 012767 001600 160646 3$: JMP #INFTST ; SET VERIFY TEST FLAG
4090 020276 104414 ; CLEAR ALL DRIVES
4091 020300 012767 177777 160724 ; STALL TO RESYNC
4092 020306 005367 160720 4$: MOV #177777,WORKS ; DRIVE
4093 020312 001375 ; TIMING LOGIC
4094
4095 ; STEP THRU RESYNC PERIOD
4096
4097 020314 012777 170000 160562 ; MOV #-10000,DRSMC ; WRITE ONE TRACK - 4K WORDS
4098 020322 012767 177777 006336 ; MOV #177777,INBUF ; WRITE A PATTERN 12525
4099 020330 052777 000010 160544 ; BIS #BIT3,DRSCS2 ; SET BAI BIT
4100 020336 012777 026666 160542 ; MOV #INBUF,DRSBA ; SET DATA MD
4101 020344 012767 177777 160632 ; MOV #177777,REPT ; SETUP WAIT LOOP
4102 020352 012777 000061 160520 ; MOV #61,DRSCS1 ; GO WRITE
4103 020360 105777 160514 1$: TSTB DRSCS1 ; DONE YET?
4104 020364 100404 ; BMI 2$ ; YES
4105 020366 005367 160612 ; DEC REPT ; DECREMENT COUNTER WAITING
4106 020372 001372 ; BNE 1$ ; FOR READY
4107 020374 104000 ; HLT ; READY NEVER CAME UP
4108 020376 005777 160476 2$: TST DRSCS1 ; ANY ERRORS?
4109 020402 100002 ; BPL MRVR1 ; NO
4110 020404 104050 ; HLT !DS!WC ; STOP HERE TILL THIS PROBLEM IS FIXED TRY DZRSB DIAG
4111 020406 000433 ; BR TBDIA ; TYPE MESSAGE
```

4112	020410	104414			MRVR1:	CLDRK			:CLEAR ALL REGISTERS
4113	020412	012777	170000	160464		MOV	#-10000,DRSWC		:SETUP WC
4114	020420	052777	000010	160454		BIS	#BIT3,DRSC52		:SET BAI
4115	020426	012777	026666	160452		MOV	#INBUF,DRSBA		:SETUP RSBA
4116	020434	012767	177777	160542		MOV	#177777,REPT		:SETUP WAIT LOOP
4117	020442	012777	000051	160430		MOV	#51,DRSC51		:DO A WRITE CHECK TO VERIFY DISK
4118	020450	105777	160424		1S:	TSTB	DRSC51		:TEST
4119	020454	100404				BMI	2S		:FOR READY TO COME BACK
4120	020456	005367	160522			DEC	REPT		:WAIT
4121	020462	001372				BNE	1S		
4122	020464	104000				HLT			:READY NEVER CAME BACK
4123	020466	005777	160406		2S:	TST	DRSC51		:ANY ERRORS?
4124	020472	100032				BPL	MRVRR		:NO
4125	020474	104050				HLT	:DS!WC		:STOP HERE WC FAILED
4126									:GO TO DZRSB DIAG
4127									:BEFORE TRYING TO DEBUG
4128									:THIS TEST
4129	020476				TBDIA:				
4130	020476	104402	020502			TYPE	.+2		:ASCIZ <15><12>"FAILED VERIFY TEST --- RUN DZRSB DIAGNO
4131	020560	000137	011466		MRVRR:	JMP	#MRVRT		:GO WRITE IN MAINTENANCE MODE
4132									:NOW CHECK TO SEE IF DRIVE WAS WRITTEN ON IN MAINTENANCE MODE
4133									
4134	020564	104414			MRVR2:	CLDRK			:CLEAR ALL REGISTERS
4135	020566	012767	177777	160422		MOV	#177777,WORK		:STALL
4136	020574	005367	160416		3S:	DEC	WORK		:WAITING FOR
4137	020600	001375				BNE	3S		:DRIVE TO GET IN SYNC WITH INDEX PULSE
4138	020602	012777	170000	160274		MOV	#-10000,DRSWC		:SETUP WC FOR 1 TRACK
4139	020610	052777	000010	160264		BIS	#BAI,DRSC52		:SET BAI
4140	020616	012777	026666	160262		MOV	#INBUF,DRSBA		:SETUP RSBA
4141	020624	012767	177777	006034		MOV	#177777,INBUF		:SETUP FOR COMPARE
4142	020632	012777	000051	160240		MOV	#51,DRSC51		:DO A WRITE CHECK
4143	020640	105777	160234		1S:	TSTB	DRSC51		:TEST FOR
4144	020644	100375				BPL	1S		:READY TO COME BACK
4145	020646	032777	040000	160226		BIT	#WCE,DRSC52		:DID WCE SET?
4146	020654	001442				BEQ	2S		:NO
4147	020656	104402	020662			TYPE	.+2		:ASCIZ <15><12>"WRITE AMPLIFIER DID NOT GET DISABLED B
4148	020756	104040				HLT	:DS		
4149	020760	000404				BR	4S		:GET OUT
4150	020762	005777	160112		2S:	TST	DRSC51		:ANY ERRORS?
4151	020766	100001				BPL	.+4		:NO
4152	020770	104040				HLT	:DS		:SHOULD NOT HAVE ANY ERRORS HERE
4153	020772	000240			4S:	NOP			:TRY DZRSB DIAGNOSTIC
4154									
4155									
4156	020774	052767	000091	160166	INFTST:	BIS	#BIT0,ONCE		:SET FOUND DRIVE FLAG
4157	021002	000137	002126			JMP	#TRYNX		:GET NEXT DRIVE

```

4158          .SBTTL          $DONE - BELL AND SCOPE ROUTINE
4159
4160 021006 104400          DONE:  SCOPE          ; TERMINATING SCOPE FOR LOOPING
4161 021010 062767 000001 157770  ADD      #1,PCNT+2      ; ADD 1 TO THE PASS COUNT
4162 021016 005567 157762          ADC      PCNT          ; MAKE IT DOUBLE PREC.
4163 021022 032737 002000 177570  BIT      #SW10,#SWR    ; RING THE BELL?
4164 021030 001004          BNE     4$            ; NO!
4165 021032 104402 021036          TYPE     .+2          ; .ASCIZ <BELL><177>
4166 021042 013700 000042 4$:    MOV     @#42,RO      ; GET MONITOR ADDRESS
4167 021046 001404          BEQ     3$            ; IF NONE
4168 021050 004710          JSR     7,(0)         ; GO TO MONITOR
4169 021052 000240 000240 000240 240,240,240 ; SAVE ROOM FOR ACT11
4170 021060 000167 000002 3$:    JMP     MULSYS        ; RETURN
4171
4172 021064 000000          .TBIT:  0            ; T BIT FLAG
4173
4174          ;MULTI DRIVE SYSTEM?
4175
4176 021066          MULSYS:
4177 021066 104402 021072          TYPE     .+2          ; .ASCIZ <15><12>"END OF PASS"
4178 021110 005067 157674          CLR     LAD          ;
4179 021114 005067 157660          CLR     ICNT         ;
4180 021120 032767 000020 160020  BIT     #BIT4,FLAG3  ; MULTI DRIVE?
4181 021126 001002          BNE     1$            ; NO
4182 021130 000137 001702          JMP     @#MULTII     ; YES
4183 021134 000137 002332 1$:    JMP     @#NOWGO      ; TEST ONLY ONE DRIVE
4184
4185          ;ERROR TYPEOUT ROUTINE FOR NO-OP TEST
4186
4187 021140 032767 000004 160022  NOPERR: BIT     #BIT2,ONCEE ; WERE WE HERE BEFORE?
4188 021146 001031          BNE     1$            ; YES
4189 021150 052767 000004 160012  BIS     #BIT2,ONCEE  ; SET BEEN HERE BEFORE FLAG
4190 021156 104402 021162          TYPE     .+2          ; .ASCIZ <15><12>"ERROR CAUSED BY NO-OP FUNCTION "
4191 021224 016746 157766          MOV     WORK,-(6)    ; PUT WORK ON STACK
4192 021230 104406          TYPES          ; TYPE STACK IN OCTAL - SUPRESS
4193 021232 000207 1$:    RTS     PC

```

```

4194 021234 104402 021250 CHG: TYPE REGCHG :TYPE MESSAGE
4195 021240 016746 157752 MOV WORK,-(6) ;PUT WORK ON STACK
4196 021244 104406 TYPES ;TYPE STACK IN OCTAL - SUPRESS
4197 021246 000207 RTS PC
4198
4199 021250 044103 047101 042507 REGCHG: .ASCIZ "CHANGED WITH NO-OP FUNCTION "
4200 021256 020104 044527 044124
4201 021264 047040 026517 050117
4202 021272 043040 047125 052103
4203 021300 047511 020116 000
4204
4205 021305 015 051012 051115 TRMR: .ASCIZ <15><12>"RMR DID NOT SET BY WRITING INTO "
4206 021312 020040 044504 020104
4207 021320 047516 020124 042523
4208 021326 020124 054502 053440
4209 021334 044522 044524 043516
4210 021342 044440 052116 020117
4211 021350 000
4212 021352 .EVEN
4213
4214 021352 104422 .MRINT: MRCLK ;CLOCK THE MAINT REG WITH A 11 AND A 1
4215 021354 104422 MRCLK ;SAME
4216 021356 000002 RTI ;RETURN
4217
4218 021360 012777 000011 157536 .MRCLK: MOV #11,RSMR ;CLOCK THE
4219 021366 012777 000001 157530 MOV #1,RSMR ;MAINT REG
4220 021374 062767 000001 157576 ADD #1,MCNT+2 ;ADD 1 TO CLOCK COUNT
4221 021402 005567 157570 ADC MCNT ;MAKE DOUBLE PRECISION
4222 021406 000002 RTI
4223
4224 021410 017700 157510 .MRCK: MOV @RSMR,BAD ;GET THE CONTENTS OF RSMR
4225 021414 017601 000000 MOV @2(SP),GOOD ;GET THE CORRECT ANSWER
4226 021420 062716 000002 ADD #2,(SP) ;UPDATE THE RETURN ADDRESS FOR AN ERROR
4227 021424 020100 CMP GOOD,BAD ;IS THE MR REG CORRECT?
4228 021426 001002 BNE IS ;NO EXIT
4229 021430 062716 000002 ADD #2,(SP) ;UPDATE RETURN ADDRESS TO SKIP THE HLT FOR CORRECT ANS
4230 021434 000002 IS: RTI ;RETURN
4231
4232 ;SEND INDEX PULSE TO THE MAINTENANCE REGISTER
4233 021436 012777 000021 157460 .MRIND: MOV #21,RSMR ;SEND INDEX
4234 021444 012777 000001 157452 MOV #1,RSMR ;PULSE TO MR REG
4235 021452 000002 RTI
4236 021454 017700 157432 .DSCK: MOV @RSDS,BAD ;GET THE CONTENTS OF RSDS
4237 021460 017601 000000 MOV @2(SP),GOOD ;GET THE CORRECT ANS
4238 021464 062716 000002 ADD #2,(SP) ;UPDATE THE RETURN ADDR FOR AN ERROR
4239 021470 020100 CMP GOOD,BAD ;IS RSDS CORRECT
4240 021472 001002 BNE IS ;NO EXIT
4241 021474 062716 000002 ADD #2,(SP) ;UPDATE RETURN ADDR TO SKIP THE HLT FOR CORRECT ANS
4242 021500 000002 IS: RTI

```

;GET 1 BIT OF DATA FROM BUFFER
;SAVE THE LAST BIT TRANSFERED IN LOCATION LSTOD

```

4243
4244
4245
4246 021502 032767 000200 157434 .XBIT: BIT #BIT7,FLAG2 ;1ST 1 BIT OF 1ST WD?
4247 021510 001446 BEQ 2$ ;NO
4248 021512 012767 000001 157432 MOV #1,LSTOD ;YES SETUP SYNC 1 BIT FOR END OF PREAMBLE;
4249 ;TO CALCULATE BOTTOM BIT
4250 021520 032767 000100 157442 BIT #BIT6,ONCEE ;1ST TIME THROUGH?
4251 021526 001006 BNE 5$ ;YES
4252 021530 042767 000200 157406 BIC #BIT7,FLAG2
4253 021536 012767 000000 157406 MOV #0,LSTOD
4254 021544 042767 000100 157416 5$: BIC #BIT6,ONCEE ;CLEAR 1ST TIME THROUGH FLAG
4255 021552 005067 157432 4$: CLR CLKCNT ;CLEAR CLOCK COUNTER AT START OF EACH WD
4256 021556 032767 000400 157404 BIT #BIT8,ONCEE ;ON CRC WD?
4257 021564 001062 BNE 1$ ;YES
4258 021566 005067 157364 CLR NOWOD ;NO BITS 16 & 17 ARE 0
4259
4260 021572 032767 000400 157344 BIT #BIT8,FLAG2 ;XFERING BIT 17?
4261 021600 001003 BNE 7$ ;YES
4262 021602 042767 001000 157334 BIC #BIT9,FLAG2 ;CLEAR FLAG FOR BIT 16
4263 021610 042767 000400 157326 7$: BIC #BIT8,FLAG2 ;CLEAR FLAG FOR BIT 17
4264 021616 012767 000020 157402 6$: MOV #16,WORK3 ;LOOP 16 TIMES 1 FOR EACH BIT
4265 021624 000002 RTI ;EXIT
4266 021626 016767 157324 157316 2$: MOV NOWOD,LSTOD ;SAVE LAST BIT XFERED
4267 021634 032767 001000 157302 BIT #BIT9,FLAG2
4268 021642 001343 BNE 4$
4269 021644 005767 157356 TST WORK3 ;DONE WITH WD YET?
4270 021650 001013 BNE 3$ ;NO
4271 021652 032767 002000 157264 BIT #BIT10,FLAG2 ;ON BIT 16 OF CRC WD?
4272 021660 001334 BNE 4$ ;YES
4273 021662 062705 000002 ADD #2,R5 ;UPDATE BUFFER WD
4274 021666 011504 MOV (R5),R4 ;GET DATA WD
4275 021670 052767 001400 157246 BIS #1400,FLAG2 ;SET BITS 8 & 9 IN FLAG2
4276 021676 000725 BR 4$
4277 021700 005067 157252 3$: CLR NOWOD ;CLEAR PRESENT BIT
4278 021704 032767 001000 157232 BIT #BIT9,FLAG2 ;DID WE XFER BITS 16 & 17 YET?
4279 021712 001317 BNE 4$ ;NO
4280 021714 000241 CLC
4281 021716 006104 ROL R4 ;GET NEXT DATA BIT
4282 021720 006167 157232 ROL NOWOD ;PUT IT INTO NOWOD
4283 021724 005367 157276 DEC WORK3 ;KEEP COUNT OF BITS IN THE WORD
4284 021730 000002 RTI ;EXIT
4285
4286 ;CRC IS BEING WRITTEN. BITS 17 & 16 ARE DATA BITS
4287 ;BITS 0 & 1 ARE ALWAYS 0
4288
4289 021732 005067 157220 1$: CLR NOWOD ;CLEAR PRESENT BIT
4290 021736 006104 ROL R4 ;GET NEXT BIT
4291 021740 006167 157212 ROL NOWOD ;TO BE XFERED
4292 021744 032767 002000 157172 BIT #BIT10,FLAG2 ;DONE WITH BITS 16 & 17 YET?
4293 021752 001321 BNE 6$ ;YES
4294 021754 052767 002000 157162 BIS #BIT10,FLAG2 ;NO
4295 021762 042767 001000 157154 BIC #BIT9,FLAG2
4296 021770 000002 RTI ;EXIT

```

```

;CLOCK ROUTINE (1ST OF ONE) WHICH IS USED TO CLOCK ONE BIT OF
;DATA TO THE DRIVE AT A TIME. THIS ROUTINE ALSO CHECKS THE PREVIOUS
;BITS THAT HAVE BEEN TRANSFERRED AND CALCULATES WHICH STATE
;THE MWDB BIT (BIT 12 IN THE MR REG) SHOULD BE IN
    
```

4297									
4298									
4299									
4300									
4301									
4302									
4303	021772	104446		.CLKD1:	MCLK1				;CLOCK MR REG WITH AN 11
4304	021774	005003			CLR	R3			;CLEAR WORK LOCATION
4305	021776	005767	157154		TST	NOWOD			;TEST ODD BIT NOW BEING SENT FOR A 1 OR A 0
4306	022002	001005			BNE	TSTEV8			;NOW TEST EVEN DATA BIT ON 1ST CLOCK
4307									;NOW BIT IS A 1 MWDB IS 0
4308	022004	005767	157142	1\$:	TST	LS100			;TEST THE LAST ODD DATA BIT THAT WAS SENT
4309	022010	001002			BNE	TSTEV8			;LAST ODD DATA BIT WAS A 1
4310									;MWDB IS A 0
4311	022012	052703	010000	2\$:	BIS	#BIT12,R3			;SET MWDB FOR LATER COMPARE WITH MR REG
4312									
4313	022016	012701	123511	TSTEV8:	MOV	#123511,GOOD			;GET CORRECT ANS
4314	022022	050301			BIS	R3,GOOD			;FOR MR REG
4315	022024	004767	001306		JSR	PC,MRCAL			;DETERMINE STATE OF SB & LSR BITS
4316	022030	017700	157070		MOV	QRSR,BAD			;GET CONTENTS OF MR REG
4317	022034	020100			CMP	GOOD,BAD			;IS MR REG CORRECT?
4318	022036	001002			BNE	2\$;NO TYPE OUT MR REG
4319	022040	062716	000002		ADD	#2,(SP)			;UPDATE RETURN ADDR FOR CORRECT ANS
4320	022044	000002		2\$:	RTI				;RETURN

```

4321 ;SECOND CLOCK ROUTINE WHICH WILL FINISH TRANSFERRING THE DATA BIT
4322 ;THIS ROUTINE WILL CALCULATE WHAT MWDB SHOULD EQUAL IN THE
4323 ;MAINTENANCE REGISTER
4324
4325 022046 104450 .CLKDD: MCLKD ;CLOCK MR REG
4326 022050 005767 157102 TST NOWOD ;IS THE PRESENT DATA BIT A 1?
4327 022054 001403 BEQ 1$ ;NO IT IS A 0
4328 022056 052703 010000 BIS #BIT12,R3 ;SET MWDB FOR BIT BEING SENT IS A 1
4329 022062 000402 BR 4$
4330 022064 042703 010000 1$: BIC #BIT12,R3 ;CLEAR MWDB FOR PRESENT BIT IS A 0
4331 022070 012701 023501 4$: MOV #23501,GOOD ;GET CORRECT ANS
4332 022074 050301 BIS R3,GOOD ;FOR MR REG
4333 022076 004767 001234 JSR PC,MRCAL ;DETERMINE STATE OF SB & LSR BITS
4334 022102 017700 157016 MOV @RSMR,BAD ;GET CONTENTS OF MR REG
4335 022106 020100 CMP GOOD,BAD ;IS MR REG CORRECT?
4336 022110 001002 BNE 5$ ;NO TYPEOUT ERROR
4337 022112 062716 000002 ADD #2,(SP) ;UPDATE ADDR FOR CORRECT ANS
4338 022116 000002 5$: RTI ;RETURN
4339
4340 ;TYPEOUT ROUTINE TO DETERMINE WHICH IC FAILED IN CRC TEST2
4341 ;AND TO TYPE IT OUT
4342
4343 022120 012767 022230 157070 CRCTYP: MOV #CRCTAB,WORK ;GET STARTING LOC OF IC TABLE
4344 022126 012767 000001 157066 MOV #1,WORK1 ;SETUP TO TEST FIRST CHIP
4345 022134 036767 157062 157032 1$: BIT WORK1,SAVEE ;WAS IT THIS BIT?
4346 022142 001006 2$: BNE 2$ ;YES TYPE IT
4347 022144 062767 000006 157044 ADD #6,WORK ;NO INDEX TABLE POINTER
4348 022152 006167 157044 ROL WORK1 ;SETUP TO TEST NEXT CHIP
4349 022156 000766 1$ BR 1$ ;NOW TES IT
4350 022160 004777 157032 2$: JSR PC,@WORK ;TYPE OUT CHIP
4351 022164 104402 022170 TYPE #12 ;.ASCIZ " IN THE CRC REG SHOULD BE SET"
4352 022226 000207 RTS PC

```


;TABLE FOR CRC TEST 2 TYPEOUT ROUTINE

4353					
4354	022230	104402	022420	CRCTAB:	TYPE E302
4355	022230	000207			RTS PC
4356	022230	104402	022426		TYPE E305
4357	022230	000207			RTS PC
4358	022230	104402	022434		TYPE E307
4359	022230	000207			RTS PC
4360	022230	104402	022442		TYPE E3010
4361	022230	000207			RTS PC
4362	022230	104402	022451		TYPE E3012
4363	022230	000207			RTS PC
4364	022230	104402	022460		TYPE E3015
4365	022230	000207			RTS PC
4366	022272	104402	022467		TYPE E242
4367	022272	000207			RTS PC
4368	022300	104402	022475		TYPE E245
4369	022300	000207			RTS PC
4370	022306	104402	022503		TYPE E247
4371	022310	000207			RTS PC
4372	022314	104402	022511		TYPE E2410
4373	022316	000207			RTS PC
4374	022322	104402	022520		TYPE E2412
4375	022324	000207			RTS PC
4376	022330	104402	022527		TYPE E2415
4377	022332	000207			RTS PC
4378	022336	104402	022536		TYPE E192
4379	022340	000207			RTS PC
4380	022344	104402	022544		TYPE E197
4381	022346	000207			RTS PC
4382	022352	104402	022552		TYPE E1910
4383	022354	000207			RTS PC
4384	022360	104402	022561		TYPE E1915
4385	022362	000207			RTS PC
4386	022366	104402			TYPE E1915
4387		000207			RTS PC

;CLOCK NR REG WITH A 0-1

4389					
4390	022370	012777	000001	156526	.MCLKB: MOV #1,ARSHR
4391	022376	012777	000011	156520	MOV #11,ARSHR
4392	022404	062767	000001	156566	ADD #1,ACCNT+2
4393	022412	005567	156560		ACC
4394	022416	000002			RTI

4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467

022622 005767 156400
022623 001035
022624 062705 000002
022625 011504
022626 052767 004000 156300
022627 005067 156340
022628 032767 000400 156312
022629 001041
022630 032767 000040 156256
022631 001407
022632 012767 000020 156330
022633 042767 004000 156240
022704 000416
022705 005067 156244
022712 012767 000020 156306
022720 000002
022722 032767 004000 156214
022730 001404
022732 042767 004000 156204
022740 000741
022742 005067 156210
022746 006104
022750 006167 156202
022754 005367 156246
022760 000002
022762 005067 156170
022766 006104
022770 006167 156162
022774 000746

:GET ONE BIT OF DATA FROM INBUF
:FOR READING FROM DRIVE TO DETERMINE THE
:STATE OF MROB IN THE MR REG.

.RBIT: TST WORK3 ;STARTING NEW WD?
3\$;NO
BNE 3\$;NO
ADD #2,R5 ;UPDATE BUFFER WD
MOV (R5),R4 ;GET DATA WD
BIS #BIT11,FLAG2 ;SET TO INDICATE BIT 17
5\$: CLR CLKCNT ;CLEAR CLOCK COUNTER AT START OF EACH WD
BIT #BITB,ONCE ;ON CRC WD?
BNE 1\$;YES
BIT #BITS,FLAG2 ;IN CRC TEST ???
BEQ 7\$;NO
MOV #16,WORK3 ;FOR CRC TEST
BIC #BIT11,FLAG2
BR 4\$
7\$: CLR NOWOD ;BITS 16 + 17 OF DATA WORD ARE 0
6\$: MOV #16.,WORK3 ;16 LOOPS FOR REMAINING 16 BITS OF WORD
RTI
3\$: BIT #BIT11,FLAG2 ;IS THIS BIT 16?
4\$: BEQ 4\$;NO
BIC #BIT11,FLAG2 ;RTRANSFER BIT 16
BR 5\$
4\$: CLR NOWOD ;CLEAR PRESENT BIT
ROL R4 ;GET NEXT DATA BIT
ROL NOWOD ;SAVE IT IN ODD BIT
DEC WORK3 ;KEEP COUNT OF BITS IN THE WORD
RTI ;RETURN
;CRC WORD IS BEING WRITTEN BIT 17 & 16 ARE DATA BITS, 0 & 1 ARE ALWAYS 0
1\$: CLR NOWOD ;GET BITS 17
ROL R4 ;AND 16
ROL NOWOD ;FOR CRC WORD
BR 6\$;CONTINUE

#468	022776	004767	000312		.CLKR1: JSR	PC, CALRTB	: CALCULATE MROB BIT FOR MR REG
#469	023002	012703	000011		MOV	#11, R3	: SETUP CLOCK BITS
#470	023006	062767	000001	156164	ADD	#1, MCCNT+2	: INCREMENT
#471	023014	005567	156156		ADC	MCCNT	: CLOCK COUNT
#472	023020	056703	156172		BIS	WORK, R3	: SET BOTTOM BITS
#473	023024	010377	156074		MOV	R3, RSMR	: SEND
#474	023030	012701	133611		MOV	#133611, GOOD	: CALCULATE CORRECT ANS FOR MR REG
#475	023034	032767	000004	156102	BIT	#BIT2, FLAG2	: WRITE CK TEST?
#476	023042	001402			BEQ	7\$: NO
#477	023044	052701	000100		BIS	#BIT6, GOOD	: YES SET RD IN MR REG
#478	023050	050301			BIS	R3, GOOD	
#479	023052	032767	000400	156110	BIT	#BIT8, ONCEE	: ON CRC WD?
#480	023060	001406			BEQ	2\$: NO
#481	023062	022767	000022	156114	CMP	#22, REPT	: SHOULD CRCW BE SET?
#482	023070	001402			BEQ	2\$: YES
#483	023072	042701	020000		BIC	#20000, GOOD	: CLEAR CRCW
#484	023076	005367	156104		DEC	REPT1	: SHOULD SB SET
#485	023102	001017			BNE	6\$: NO
#486	023104	012767	000044	156074	MOV	#44, REPT1	: RESET SB COUNTER
#487	023112	052701	004000		BIS	#BIT11, GOOD	: SET SB
#488	023116	032767	000400	156044	BIT	#BIT8, ONCEE	: ON CRC WD?
#489	023124	001406			BEQ	6\$: NO
#490	023126	022767	000043	156052	CMP	#43, REPT1	: SHOULD SB AND CRCW BE SET ?
#491	023134	001002			BNE	6\$: NO
#492	023136	052701	020000		BIS	#20000, GOOD	: SET SB AND CRCW
#493	023142	017700	155756		MOV	RSMR, BAD	: GET MR REG
#494	023146	020100			CMP	GOOD, BAD	: IS RSMR CORRECT?
#495	023150	001002			BNE	4\$: NO
#496	023152	062716	000002		ADD	#2, (SP)	: YES
#497	023156	000002			RTI		: RETURN

4498	023160	056703	156032		CLKRO: B1S	WORK, R3	;SET BOTTOM BITS
4499	023164	042703	000010		BIC	#BIT3, R3	
4500	023170	010377	155730		MOV	R3, RSMR	;SEND
4501	023174	012701	023601		MOV	#23601, GOOD	;CALCULATE CORRECT ANS FOR MR REG
4502	023200	032767	000004	155736	BIT	#BIT2, FLAG2	;WRITE CK TEST?
4503	023206	001402			BEQ	7\$;NO
4504	023210	052701	000100		BIS	#BIT6, GOOD	;YES SET RD IN MR REG
4505	023214	050301			7\$: BIS	R3, GOOD	
4506	023216	032767	000400	155744	BIT	#BIT8, ONCEE	;ON CRC MD?
4507	023224	001402			BEQ	2\$;NO
4508	023226	042701	020000		BIC	#20000, GOOD	;CLEAR CRCW
4509	023232	005367	155750		2\$: DEC	REPT1	;SHOULD SB SET?
4510	023236	001017			BNE	6\$;NO
4511	023240	012767	000022	155740	MOV	#18, REPT1	;RESET SB COUNTER
4512	023246	052701	004000		BIS	#BIT11, GOOD	;SET SB
4513	023252	032767	000400	155710	3\$: BIT	#BIT8, ONCEE	;ON CRC MD?
4514	023260	001406			BEQ	6\$;NO
4515	023262	022767	000022	155716	CMF	#22, REPT1	;SHOULD SB AND CRCW BE SET ?
4516	023270	001002			BNE	6\$;NO
4517	023272	052701	020000		BIS	#20000, GOOD	;SET SB AND CRCW
4518	023276	017700	155622		6\$: MOV	RSMR, BAD	;GET MR REG
4519	023302	020100			CMF	GOOD, BAD	;IS RSMR CORRECT?
4520	023304	001002			BNE	4\$;NO
4521	023306	062716	000002		ADD	#2, (SP)	;YES
4522	023312	000002			4\$: RTI		;RETURN

```

4523 ;CALCULATE THE STATE OF MRDB FROM CURRENT INPUT BIT
4524 ;LOCATION WORK CONTAINS CORRECT DATA FOR MRDB
4525 023314 005067 155676 CALRTB: CLR WORK ;CLEAR WORK LOCATION
4526 023320 005767 155632 TST NOWOD ;IS CURRENT BIT A 0?
4527 023324 001403 BEQ 2$ ;YES
4528 023326 052767 000004 155662 BIS #BIT2,WORK ;NO SET MRDB
4529 023334 000207 2$: RTS PC ;RETURN
4530
4531 ;CALCULATE MR REG TO DETERMINE THE STATE OF THE CRC-SB AND LSR BITS
4532 ;ON THE DIFFERENT CLOCKS ON THE DIFFERENT WORDS THROUGHOUT THE SECTOR
4533
4534 023336 005267 155646 MRCAL: INC CLKCNT ;ADD ONE TO CLOCK COUNT OF WORD
4535 023342 032767 000200 155620 BIT #BIT7,ONCEE ;TRANSFERRING LAST WORD?
4536 023350 001032 BNE LSTWD ;YES
4537 023352 032767 000400 155610 BIT #BIT8,ONCEE ;TRANSFERRING CRC WORD?
4538 023360 001051 BNE CRCWD ;YES
4539 023362 022767 000016 155620 CMP #16,CLKCNT ;CLOCK COUNT 16 OR GREATER?
4540 023370 101401 BLOS 1$ ;YES
4541 023372 000406 BR 2$ ;GET OUT
4542 023374 022767 000040 155606 1$: CMP #40,CLKCNT ;CLOCK COUNT 40 OR GREATER?
4543 023402 101402 BLOS 2$ ;YES GET OUT
4544 023404 052701 004000 BIS #BIT11,GOOD ;SET SB BIT
4545 023410 022767 000037 155572 2$: CMP #37,CLKCNT
4546 023416 001404 BEQ 3$
4547 023420 022767 000040 155562 CMP #40,CLKCNT
4548 023426 001002 BNE 4$
4549 023430 042701 002000 3$: BIC #BIT10,GOOD ;CLEAR LSR
4550 023434 000207 4$: RTS PC ;RETURN
4551
4552 ;CALCULATE MR FOR LAST DATA WORD
4553 023436 022767 000036 155544 LSTWD: CMP #36,CLKCNT ;IS THIS CLOCK 36 OR LESS?
4554 023444 103016 BHS 2$ ;YES GETOUT
4555 023446 022767 000037 155534 CMP #37,CLKCNT ;IS THIS CLOCK 15?
4556 023454 001003 BNE 3$ ;NO
4557 023456 042701 002000 4$: BIC #BIT10,GOOD ;YES CLEAR LSR
4558 023462 000407 BR 2$
4559 023464 022767 000040 155516 3$: CMP #40,CLKCNT
4560 023472 001001 BNE 5$
4561 023474 000770 BR 4$
4562 023476 042701 020000 5$: BIC #BIT13,GOOD ;CLEAR CRCW BIT
4563 023502 000207 2$: RTS PC
4564
4565 ;CALCULATE MR FOR CRC WORD
4566
4567 023504 042701 020000 CRCWD: BIC #BIT13,GOOD ;CLEAR CRCW BIT
4568 023510 022767 000037 155472 CMP #37,CLKCNT ;IS THIS CLOCK 17?
4569 023516 001002 BNE 2$ ;NO
4570 023520 042701 002000 BIC #BIT10,GOOD ;CLEAR LSR BIT
4571 023524 022767 000040 155456 2$: CMP #40,CLKCNT
4572 023532 001002 BNE 1$
4573 023534 042701 002000 BIC #BIT10,GOOD
4574 023540 000207 1$: RTS PC ;RETURN
    
```

```

4575
4576 ;GENERATE A CRC WORD FROM THE DATA BUFFER
4577 ;AND LEAVE THE CRC WORD IN "WORK" LOCATION
4578 ;EXIT ROUTINE WITH RTS PC
4579
4580 023542 012767 000100 155434 GENCRC: MOV #64, REPT ;64 WORDS PER SECTOR
4581 023550 032767 000040 155366 BIT #BITS, FLAG2 ;IN CRC TEST?
4582 023556 001403 BEQ 13$ ;NO
4583 023560 012767 000110 155416 MOV #72, REPT ;YES
4584 023566 012705 026666 13$: MOV #INBUF, R5 ;GET STARTING ADDR OF OUTPUT BUFFER
4585 023572 011504 MOV (R5), R4 ;GET DATA WD
4586 023574 005067 155420 CLR WORK0 ;CLEAR WORK LOCATION
4587
4588 ;INBIT CONTAINS PRESENT INPUT BIT
4589 ;WK15 = BIT15 IF CRC AT TIME T
4590 ;WORK0 = CRC AT TIME T + DURING FINAL MANIPULATION
4591 ;WORK = BITS FROM SAVED CRC WORD (WCRC)
4592
4593 023600 012767 000022 155400 1$: MOV #18, REPT1 ;GET 18 BITS PER WD
4594 023606 032767 000040 155330 BIT #BITS, FLAG2 ;IN CRC TEST?
4595 023614 001403 BEQ 2$ ;NO
4596 023616 012767 000020 155362 MOV #16, REPT1 ;YES
4597 023624 016767 155370 155350 2$: MOV WORK0, WCRC ;SAVE CURRENT CRC WD
4598 023632 005067 155356 CLR WK15 ;CLEAR BIT 15 FROM CRC AT T 1
4599 023636 000241 CLC ;CLEAR CARRY
4600 023640 006167 155354 ROL WORK0 ;SHIFT CRC WD LEFT
4601 023644 006167 155344 ROL WK15 ;CONTAINS BIT 15 OF CRC
4602 023650 032767 000040 155266 BIT #BITS, FLAG2 ;IN CRC TEST?
4603 023656 001004 BNE 12$ ;YES
4604 023660 022767 000021 155320 CMP #17, REPT1 ;DONE BITS 16 AND 17 YET?
4605 023666 101406 BLOS 3$ ;NO
4606 023670 005067 155316 12$: CLR INBIT ;CLEAR WORK LOC
4607 023674 006104 ROL R4 ;PUT DATA BIT FROM BUFFER
4608 023676 006167 155310 ROL INBIT ;IN WORK1 LOC
4609 023702 000402 BR 4$
4610 023704 005067 155302 3$: CLR INBIT ;FOR BITS 16 AND 17
4611 023710 016767 155300 155300 4$: MOV WK15, WORK ;GET BIT 15 OF CRC
4612 023716 004767 000220 5$: JSR PC, XOR ;XOR BIT15 WITH INPUT BIT
4613 023722 042767 000001 155270 BIC #BIT0, WORK0
4614 023730 005767 155256 TST INBIT ;TEST RESULT OF XOR
4615 023734 001403 BEQ 6$
4616 023736 052767 000001 155254 6$: BIS #BIT0, WORK0
4617 023744 016767 155242 155206 MOV INBIT, R50 ;SAVE XOR RESULT OF BIT 0 AND INPUT

```

```

4618 ;FROM B0 IN WORK0 AND B1 IN SAVED CRC (WCRC) CLACULATE
4619 ;NEW B2 FOR WORK0
4620
4621 023752 005067 155240 CLR WORK
4622 023756 032767 000002 155216 BIT #BIT1,WCRC
4623 023764 001403 BEQ 7$
4624 023766 052767 000001 155222 BIS #BIT0,WORK
4625 023774 016767 155160 155210 7$: MOV R0,INBIT
4626 024002 004767 000134 JSR PC,XXOR
4627 024006 042767 000004 155204 BIC #BIT2,WORK0
4628 024014 005767 155172 TST INBIT ;TEST RESULT OF XOR
4629 024020 001403 BEQ 8$
4630 024022 052767 000004 155170 BIS #BIT2,WORK0
4631
4632 ;FROM B0 IN WORK0 AND B14 IN WCRC CLACULATE BIT15 IN WORK0
4633
4634 024030 005067 155162 8$: CLR WORK
4635 024034 032767 040000 155140 BIT #BIT14,WCRC
4636 024042 001403 BEQ 9$
4637 024044 052767 000001 155144 BIS #BIT0,WORK
4638 024052 016767 155102 9$: MOV R0,INBIT
4639 024060 004767 000056 JSR PC,XXOR
4640 024064 042767 100000 155126 BIC #BIT15,WORK0
4641 024072 005767 155114 TST INBIT ;TEST RESULT OF XOR
4642 024076 001403 BEQ 10$
4643 024100 052767 100000 155112 BIS #BIT15,WORK0
4644 024106 005367 155074 10$: DEC REPT1 ;DONE WITH WD
4645 024112 001244 BNE 2$ ;NO
4646 024114 005367 155064 DEC REPT ;DONE WITH SECTOR?
4647 024120 001404 BEQ 11$ ;YES
4648 024122 062705 000002 ADD #2,R5 ;GET NEXT WD
4649 024126 011504 MOV (R5),R4 ;GET DATA WD
4650 024130 000623 BR 1$
4651 024132 016767 155062 155056 11$: MOV WORK0,WORK ;SAVE CRC WORD IN WORK
4652 024140 000207 RTS PC ;EXIT
4653
4654 ;XOR SUBROUTINE
4655
4656 024142 016703 155050 XXOR: MOV WORK,R3
4657 024146 046703 155040 BIC INBIT,R3
4658 024152 046767 155040 155032 BIC WORK,INBIT
4659 024160 050367 155026 BIS R3,INBIT
4660 024164 000207 RTS PC
  
```



```

4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671 024166 010446
4672 024170 010546
4673 024172 017605 000004
4674 024176 032705 177400
4675 024202 001002
4676 024204 016605 000004
4677 024210 105715
4678 024212 001423
4679 024214 122715 000012
4680 024220 001012
4681 024222 116704 154567
4682 024226 116777 154562 154564
4683 024234 105777 154556
4684 024240 100375
4685 024242 005304
4686 024244 001370
4687 024246 112577 154546
4688 024252 105777 154540
4689 024256 100375
4690 024260 000753
4691 024262 017646 000004
4692 024266 062766 000002 000006
4693 024274 022666 000004
4694 024300 001006
4695 024302 062705 000002
4696 024306 042705 000001
4697 024312 010566 000004
4698 024316 012605
4699 024320 012604
4700 024322 000002
  
```

```

.SBTTL $TYPE - TTY TYPEOUT ROUTINE

;THIS ROUTINE IS USE TO TYPE ASCII MESSAGES ON THE TTY. THE
;CALL CAN BE IN ONE OF 3 FORMS: 1) "TYPE ADR" - TYPES THE
;MESSAGE STARTING IN LOCATION "ADR:" 2) "TYPE CHAR" - TYPES
;THE ASCII "CHAR", AND 3) "PRINT <<15><12>"MESSAGE"> - TYPES
;THE MESSAGE WHICH IS INLINE ASCII. THE FILLER CHARACTER WHICH IS
;TYPED AFTER A LINE FEED IS IN FILCHR AND THE NUMBER OF FILLERS
;IS IN FILCHR+1.

.TYPE: MOV R4,-(6) ;SAVE R4
MOV R5,-(6) ;SAVE R5
MOV @4(6),R5 ;GET ADDRESS TO BE TYPED
BIT #177400,R5 ;IS IT A TYPEN?
BNE 1$ ;NO
MOV 4(6),R5 ;GET ADDRESS OF CHARACTER
1$: TSTB (R5) ;TERMINATOR?
BEQ 2$ ;GET OUT IF SO
CMPB #12,(R5) ;IS THE CHAR A LINE FEED
BNE 4$ ;NO - GET OUT
MOVB FILCHR+1,R4 ;GET THE FILL COUNT
5$: MOVB FILCHR,@TPB ;TYPE A FILLER
TSTB @TPB ;DONE YET?
BPL .-4 ;NO - WAIT
DEC R4 ;DEC COUNT
5$: BNE (R5)+,@TPB ;LOOP UNTIL 0
TSTB @TPB ;LOAD AND TYPE THE CHARACTER
BPL .-4 ;IS THE PRINTER READY
BR 1$ ;WAIT UNTIL IT IS
MOV @4(6),-(6) ;GET THE NEXT CHARACTER
ADD #2,6(6) ;GET ADDRESS TO BE TYPED
CMP (6)+,4(6) ;ADD 2 TO THE ADDRESS
BNE 3$ ;IS IT .+2?
ADD #2,R5 ;NO
BIC #1,R5 ;ADD 2 TO THE ADDRESS
MOV R5,4(6) ;BACK UP TO AN EVEN BYTE
3$: MOV (6)+,R5 ;RESTORE ADDRESS
MOV (6)+,R4 ;RESTORE R5
RTI ;RESTORE R4
;RETURN
  
```

```

4701          .SBTTL          $SCOPE - SCOPE LOOP HANDLER
4702
4703          ; THIS ROUTINE HANDLES THE ITERATIONS, LOOPING, ERROR
4704          ; LOOPING, AND THE DISPLAYING OF THE TEST NUMBER.
4705          ; "SCOPE" IS PLACED BETWEEN EACH SUBTEST IN THE TEST AND
4706          ; RECORDS THE STARTING ADDRESS OF THE SUBTEST IN "LAD:"
4707
4708 024324 032737 000400 177570 .SCOPE: BIT      #SW9,@#SWR      ; LOOP ON SPEC. TEST?
4709 024332 001404          BEQ      1$          ; NO LOOP ON SPEC. TEST
4710 024334 123767 177570 154436 CMPB    @#SWR,ICNT    ; ON RIGHT TEST? *SW7-0*
4711 024342 001453          BEQ      .OVER        ; NOT RIGHT TEST
4712 024344 032737 040000 177570 1$: BIT      #SW14,@#SWR    ; LOOP ON TEST?
4713 024352 001045          BNE      .KIT          ; LOOP ON TEST IS SET
4714 024354 000416          BR       3$          ; SKIP - NOP FOR XOR TESTER
4715 024356 013746 000004          MOV     @#4,-(6)      ; PUSH @#4 ON STACK
4716 024362 012737 024402 000004 MOV     #45,@#4      ; SET FOR TIMEOUT
4717 024370 005737 177060          TST    @#177060     ; ERROR ON XOR?
4718 024374 012637 000004          MOV     (6)+,@#4     ; POP STACK INTO @#4
4719 024400 000422          BR      .SVLAD      ; NO ERROR - GO TO NEXT TEST
4720 024402 022626          CMP     (6)+,(6)+   ; CLEAR STACK
4721 024404 012637 000004          MOV     (6)+,@#4   ; POP STACK INTO @#4
4722 024410 000426          BR      .KIT          ; ERROR - LOOP ON TEST
4723 024412 032737 004000 177570 3$: BIT      #SW11,@#SWR    ; KILL ITERATIONS
4724 024420 001012          BNE      .SVLAD      ; YES - KILL ITERATIONS
4725 024422 105767 154353          TSTB   ICNT+1      ; FIRST ONE?
4726 024426 001404          BEQ     2$          ; BRANCH IF FIRST
4727 024430 126767 000060 154343 CMPB    TIMES,ICNT+1 ; DONE?
4728 024436 003013          BGT     .KIT          ; BRANCH IF NOT
4729 024440 112767 000001 154333 2$: MOVB   #1,ICNT+1    ; FIRST ITERATION
4730 024446 105267 154326          .SVLAD: INCB    ICNT    ; COUNT TEST NUMBERS
4731 024452 011667 154332          MOV     (6),LAD     ; SAVE LOOP ADDRESS
4732 024456 016737 154316 177570 MOV     ICNT,@#DISPLAY ; DISPLAY TEST NO. AND ITERATION COUNT
4733 024464 000002          RTI                    ; RETURN
4734
4735 024466 105267 154307          .KIT: INCB    ICNT+1    ; INC THE ITERATION COUNT
4736 024472 016737 154302 177570 .OVER: MOV     ICNT,@#DISPLAY ; SET UP DISPLAY
4737 024500 005767 154304          TST    LAD          ; FIRST ONE?
4738 024504 001760          BEQ     .SVLAD      ; YES
4739 024506 016716 154276          MOV     LAD,(6)     ; FUDGE RETURN ADDRESS
4740 024512 000002          RTI                    ; FIXES PS
4741
4742 024514 000001          TIMES: 1          ; RUN 1 TIMES

```

```

4743          .SBTTL          SHLT - HLT ROUTINE (ERROR TYPEOUT)
4744
4745          ;THIS ROUTINE PRINTS OUT ERROR MESSAGES STARTING WITH THE
4746          ;ADDRESS OF THE "HLT". IT ALSO COUNTS THE NUMBER OF ERRORS
4747          ;AND HAS THE CAPABILITY OF LOOPING ON ERROR, BELL ON ERROR,
4748          ;"HALT" ON ERROR, AND INHIBIT TYPEOUTS. AN OPTIONAL ARGUMENT
4749          ;(HLT+3) WILL BE PLACED IN ".HLTCT:" FOR ADDITIONAL TYPEOUTS.
4750
4751 024516 032737 002000 177570 .HLT: BIT      #SW10,@SWR      ;BELL ON ERROR?
4752 024524 001402          15          ;NO - SKIP
4753 024526 104402 000007          TYPE     .BELL          ;RING BELL
4754 024532 005267 154244          15: INC      ERRORS        ;COUNT THE NUMBER OF ERRORS
4755 024536 032737 020000 177570 BIT      #SW13,@SWR      ;SKIP TYPEOUT IF SET
4756 024544 001025          25          ;SKIP TYPEOUTS
4757 024546 104402 024552          TYPE     +2          ;ASCIZ (15)(12)
4758 024556 011667 154230          MOV      (6),HLTADR      ;PUT ADDRESS OF INSTRUCTION ON STACK
4759 024562 162767 000002 154222 SUB      #2,HLTADR      ;FUDGE ADDRESS
4760 024570 117767 154216 000054 MOVB    @HLTADR,.HLTCT ;GET HLT ARGUMENT
4761 024576 016746 154210          MOV      HLTADR,-(6)   ;PUT HLTADR ON STACK
4762 024602 104404          TYPE     +2          ;TYPE STACK IN OCTAL
4763 024604 104402 024610          JSR      PC,RSREG      ;ASCIZ " "
4764 024614 004767 001146          TST     @SWR          ;GO TO USER ERROR ROUTINE
4765 024620 005737 177570          BPL     .+4          ;HALT ON ERROR
4766 024624 100001          HALT    ;SKIP IF CONTINUE
4767 024626 000000          BIT      #SW9,@SWR      ;HALT ON ERROR!
4768 024630 032737 001000 177570 BNE     3$          ;CHECK FOR INHIBIT LOOP ON ERROR
4769 024636 001003          CLR    ICNT+1        ;SKIP IF LOOP ON ERROR
4770 024640 105067 154135          RTI     ;CLEAR ITERATION COUNT
4771 024644 000002          JMP     .KIT         ;RETURN
4772 024646 000167 177614          .HLTCT: 0          ;LOOP ON TEST UNTIL NO ERRORS
4773
4774 024652 000000          ;HLT ARGUMENT

```

.SBTTL SOCTAL - OCTAL TYPEOUT ROUTINE

; THIS ROUTINE IS USED TO TYPE AN OCTAL NUMBER ON THE TTY. IT WILL TYPE
; ALL 6 CHARACTERS, SUPPRESS LEADING ZEROES, OR TYPE THE
; 16 BITS. IT IS CALLED VIA THE TYPOCT, TYPBIT, OR TYPOCS MACRO'S.

```

4775
4776
4777
4778
4779
4780
4781 024654 012767 170101 000160 .TYPEB: MOV #170101,.PR ;SET BIT FLAG AND 16. CHARACTER COUNT
4782 024662 000411 .BR ;.PTIT ;NOW TYPE IT IN BIT FORM
4783 024664 112767 000001 000150 .TYPEO: MOVB #1,.PR ;SET ZERO FILL SWITCH
4784 024672 000402 .BR ;SKIP
4785 024674 005067 000142 .TYPES: CLR .PR ;SUPPRESS LEADING ZERO'S
4786 024700 112767 177772 000135 .MOVB #-6,.PR+1 ;SET COUNT
4787 024706
4788 024706 010446 .MOV R4,-(6) ;PUSH R4 ON STACK
4789 024710 010546 .MOV R5,-(6) ;PUSH R5 ON STACK
4790 024712 016605 000010 .MOV 10(6),R5 ;GET THE DATA
4791 024716 012704 025044 .MOV #.PR+2,R4 ;SET POINTER TO FIRST ASCII CHAR.
4792 024722 105014 .CLRB (4) ;CLEAR FIRST BYTE
4793 024724 000411 .BR .PRF ;ROTATE FIRST BIT
4794 024726 105014 .PRL: CLRB (4) ;CLEAR BYTE OF CHARACTER
4795 024730 032767 000100 000104 .BIT #100,.PR ;BIT TYPING MODE?
4796 024736 001004 .BNE .PRF ;YES - SKIP 2 ROTATES
4797 024740 006105 .ROL R5 ;ROTATE BIT INTO C
4798 024742 106114 .ROLB (4) ;PACK IT
4799 024744 006105 .ROL R5 ;ROTATE BIT INTO C
4800 024746 106114 .ROLB (4) ;PACK IT
4801 024750 006105 .PRL: ROL R5 ;ROTATE BIT INTO C
4802 024752 106114 .ROLB (4) ;PACK IT
4803 024754 105714 .TSTB (4) ;IS IT ZERO?
4804 024756 001402 .BEQ .+6 ;SKIP INC
4805 024760 105267 000056 .INCB .PR ;SET FILL SWITCH
4806 024764 105767 000052 .TSTB .PR ;CHECK FILL SWITCH
4807 024770 001402 .BEQ .+6 ;SKIP BITSET
4808 024772 152724 000060 .BISB #'0,(4)+ ;MAKE INTO ASCII CHAR
4809 024776 105267 000041 .INCB .PR+1 ;INC COUNT
4810 025002 001351 .BNE .PRL ;REPEAT
4811 025004 022704 025044 .CMP #.PR+2,R4 ;EMPTY BUFFER?
4812 025010 001002 .BNE .+6 ;SKIP IF NOT
4813 025012 112724 000060 .MOVB #'0,(4)+ ;LOAD 1 ZERO
4814 025016 105014 .CLRB (4) ;NULL TERMINATOR
4815 025020 104402 025044 .TYPE .PR+2 ;TYPE IT
4816 025024 012605 .MOV (6)+,R5 ;POP STACK INTO R5
4817 025026 012604 .MOV (6)+,R4 ;POP STACK INTO R4
4818 025030 016666 000002 000004 .MOV 2(6),4(6) ;GET RID OF
4819 025036 012616 .MOV (6)+,(6) ;DATA WORD
4820 025040 000002 .RTI ;RETURN
4821
4822 025042 000012 .PR: .BLKW 12 ;COUNT, SWITCH, AND OUTPUT BUFFER

```

```

4823          .SBTTL          SPOWER - POWER DOWN AND UP ROUTINES
4824
4825          ;THIS IS THE POWER FAIL ROUTINE WHICH WILL SAVE ALL
4826          ;THE GENERAL REGISTERS AND USER DEFINED REGISTERS THEN
4827          ;WAIT FOR POWER TO GO DOWN AND BE RESTORED.
4828          ;IF THERE ISN'T ENOUGH TIME FOR SAVING ALL THE REGISTERS,
4829          ;THE PROGRAM WILL HALT AT '.ILLUP'.
4830
4831 025066 012777 025214 000126 .POWER: MOV      #.ILLUP,2.PUVEC ;SET FOR FAST UP
4832 025074 012777 000340 000122      MOV      #340,2.PUVECS+2 ;PRIO:7
4833 025102 010046          MOV      R0,-(6) ;PUSH R0 ON STACK
4834 025104 010146          MOV      R1,-(6) ;PUSH R1 ON STACK
4835 025106 010246          MOV      R2,-(6) ;PUSH R2 ON STACK
4836 025110 010346          MOV      R3,-(6) ;PUSH R3 ON STACK
4837 025112 010446          MOV      R4,-(6) ;PUSH R4 ON STACK
4838 025114 010546          MOV      R5,-(6) ;PUSH R5 ON STACK
4839 025116 010667 000076      MOV      SP,SAVR6 ;SAVE SP
4840 025122 012777 025132 000072      MOV      #.POWUP,2.PUVEC ;SET UP VECTOR
4841 025130 000000          HALT      ;WAIT FOR PF
4842
4843 025132 016706 000062 .POWUP: MOV      .SAVR6,SP ;GET SP
4844 025136 005001          CLR      R1 ;WAIT LOOP FOR THE TTY
4845 025140 005201          IS:    INC      R1 ;WAIT FOR THE INC
4846 025142 001376          BNE     1$ ;OF WORD
4847 025144 012605          MOV     (6)+,R5 ;POP STACK INTO R5
4848 025146 012604          MOV     (6)+,R4 ;POP STACK INTO R4
4849 025150 012603          MOV     (6)+,R3 ;POP STACK INTO R3
4850 025152 012602          MOV     (6)+,R2 ;POP STACK INTO R2
4851 025154 012601          MOV     (6)+,R1 ;POP STACK INTO R1
4852 025156 012600          MOV     (6)+,R0 ;POP STACK INTO R0
4853 025160 012737 025066 000024      MOV     #.POWER,2#24 ;SET UP THE POWER DOWN VECTOR
4854 025166 012737 000340 000026      MOV     #340,2#26 ;PRIO:7
4855 025174 104402 025200          TYPE   .+2 ;ASCIZ <15><12>"POWER"
4856 025210 000167 173652          JMP     MULSYS ;JMP TO USER ADDRESS
4857
4858 025214 000000          .ILLUP: HALT ;THE POWER UP SEQUENC. WAS STARTED
4859 025216 000776          BR      .-2 ;BEFORE THE POWER DOWN WAS COMPLETE
4860
4861 025220 000000          .SAVR6: 0 ;PUT THE SP HERE
4862 025222 000024 000026          .PUVEC: 24,26 ;POWER UP VECTOR

```

4863
4864
4865
4866
4867
4868 0253226 011646
4869 0253230 016666 000004 000002
4870 0253236 010146
4871 0253240 010246
4872 0253242 010346
4873 0253244 104412
4874 0253246 005001
4875 0253250 012703 025450
4876 0253254 112302
4877 0253258 001417
4878 0253260 122702 000060
4879 0253264 003022
4880 0253266 122702 000067
4881 0253272 002417
4882 0253274 006002
4883 0253276 006002
4884 0253280 006002
4885 0253282 006101
4886 0253284 006102
4887 0253286 006101
4888 0253290 006102
4889 0253292 006101
4890 0253294 000757
4891 0253296 010166 000012
4892 0253298 012603
4893 0253300 012602
4894 0253302 012601
4895 0253304 000002
4896
4897 025332 000002
4898 025332 104402 025336
4899 025342 000740

.SBTTL \$RDOCT - OCTAL INPUT ROUTINE

: THIS ROUTINE CALLS ROLIN, INPUTS A LINE FROM THE TTY AND CONVERTS
: IT INTO AN OCTAL NUMBER WHICH IS THE FIRST WORD ON THE STACK.

.RDOCT: MOV (6),-(6) ; MOVE THE PC
MOV 4(6),2(6) ; MOVE THE PS
MOV R1,-(6) ; PUSH R1 ON STACK
MOV R2,-(6) ; PUSH R2 ON STACK
MOV R3,-(6) ; PUSH R3 ON STACK
4\$: ROLIN ; READ A LINE INTO INPUT
CLR R1 ; INIT DATA WORD
MOV @INPUT,R3 ; INIT POINTER
1\$: MOVB (3)+,R2 ; GET A BYTE
BEQ Z\$; GET OUT IF ZERO
CMPB #'0,R2 ; CHECK FOR 0 OR GREATER
BGT Z\$; ERROR - LESS THAN 0
CMPB #'7,R2 ; CHECK FOR 7 OR LESS
BLT Z\$; ERROR - GREATER THAN 7
ROR R2 ; GET
ROR R2 ; INTO
ROR R2 ; POSITION
ROL R1 ; FIRST BIT
ROL R2 ; GET
ROL R1 ; SECOND BIT
ROL R2 ; GET
ROL R1 ; THIRD BIT
BR 1\$; LOOP
2\$: MOV R1,12(6) ; SAVE THE RESULT
MOV (6)+,R3 ; POP STACK INTO R3
MOV (6)+,R2 ; POP STACK INTO R2
MOV (6)+,R1 ; POP STACK INTO R1
RTI ; RETURN
3\$: TYPE +2 ; ASCII "?"(15)(12)
BR 4\$; TRY AGAIN

```

4900
4901
4902
4903
4904
4905
4906
4907 025344 010546
4908 025346 012705 025450
4909 025352 022705 025470
4910 025356 001412
4911 025360 105737 177560
4912 025364 100375
4913 025366 113715 177562
4914 025372 142715 000200
4915 025376 122715 000177
4916 025402 001005
4917 025404
4918 025404 104402 025410
4919 025414 000754
4920 025416 111527 000000
4921 025422 104402 025420
4922 025426 122725 000015
4923 025430 001347
4924 025434 105065 177777
4925 025440 104402 000012
4926 025444 012605
4927 025446 000002
4928
4929 025450 000020

```

.SBTTL \$RDLIN - TTY INPUT ROUTINE

```

: THIS ROUTINE INPUTS A LINE TERMINATED BY A RETURN INTO ADDRESS
: INPUT AND RETURNS A LINE FEED. THE BUFFER HAS A NULL TERMINATOR
: INSTEAD OF THE RETURN. RUBOUTS ARE HANDLED BY RETYPING
: THE LINE. BUFFER OVERFLOW ERRORS LIKE A RL9OUT.

```

```

.RDLIN: MOV     RS, -(6)           ;SAVE RS
1$:  MOV     #INPUT,RS         ;GET ADDRESS
2$:  CMP     #INPUT+16.,RS     ;BUFFER FULL?
      BEQ     4$               ;YES - TYPE ""
      TSTB   0#177560         ;WAIT FOR
      BPL     -4               ;A CHARACTER
      MOVB   0#177562,(5)     ;GET CHARACTER
      BICB   0200,(5)        ;GET RID OF JUNK
      CMPB   0177,(5)        ;IS IT A RUBOUT
      BNE     3$              ;SKIP IF NOT
4$:  TYPE    .,+2              ;ASCIZ ""(15)(12)
      BR     1$               ;ZAP THE BUFFER AND LOOP
3$:  MOVB   (5),#0           ;SET UP FOR TYPING
      TYPE   3$+2            ;ECHO IT
      CMPB   015,(5)+        ;CHECK FOR RETURN
      BNE     2$              ;LOOP IF NOT RETURN
      CLRB   -1(5)           ;ZAP RETURN (THE 15)
      TYPE   12              ;TYPE A LINE FEED
      MOV    (6)+,RS         ;RESTORE RS
      RTI                    ;RETURN
INPUT: .BLKB 16.           ;TTY INPUT AREA

```

```

4930
4931
4932
4933
4934
4935
4936
4937 025470 011646
4938 025472 162716 000002
4939 025476 017616 000000
4940 025502 062716 121110
4941 025506 013607
4942
4943 025510 024324
4944 025512 024166
4945 025514 024664
4946 025516 024674
4947 025520 025226
4948 025524 025374
4949 025528 025670
4950 025532 021410
4951 025536 021360
4952 025540 021352
4953 025544 021454
4954 025548 021436
4955 025552 021502
4956 025556 021772
4957 025560 022046
4958 025564 022776
4959 025568 023160
4960 025572 022622
4961 025576 022570
4962 025580 022612
4963 025584 022370
4964 025588 025710
4965 025592 025750
4966

```

.SBTTL STRAP - TRAP HANDLER

```

; THIS ROUTINE DECODES A TRAP CALL AND JUMPS TO THE APROPRATE
; SUBROUTINE. THE CALL IS A "TRAP+N" WHERE N IS A MULTIPLE OF 2.
; THE "SET" MACRO WILL CREATE THE TABLE NEEDED. IT HAS TO
; FOLLOW THIS MACRO.

```

```

.TRAP: MOV      (6),-(6)      ;GET ADDRESS OF TRAP +2
        SUB      @2,(6)      ;MAKE IT ADDRESS OF TRAP
        MOV      @2,(6)      ;GET TRAP INSTRUCTION
        ADD      @,TRAP+2-TRAP,(6) ;GET DATA AND MAKE IT AN OFFSET
.TRAP: MOV      @2(6)+,PC    ;GO TO PROPER SUBROUTINE

```

```

;SCOPE = TRAP+0 (104400)
;TYPE = TRAP+2 (104402)
;TYPE0 = TRAP+4 (104404)
;TYPES = TRAP+6 (104406)
;RDOCT = TRAP+10 (104410)
;RDLIN = TRAP+12 (104412)
;CLROK = TRAP+14 (104414)
;MRDMD = TRAP+16 (104416)
;MRCK = TRAP+20 (104420)
;MRCLK = TRAP+22 (104422)
;MRINT = TRAP+24 (104424)
;DSCK = TRAP+26 (104426)
;MRIND = TRAP+30 (104430)
;XBIT = TRAP+32 (104432)
;CLKO1 = TRAP+34 (104434)
;CLKO0 = TRAP+36 (104436)
;CLKR1 = TRAP+40 (104440)
;CLKR0 = TRAP+42 (104442)
;RBIT = TRAP+44 (104444)
;MCLK1 = TRAP+46 (104446)
;MCLK0 = TRAP+50 (104450)
;MCLKB = TRAP+52 (104452)
;GETSP = TRAP+54 (104454)
;SPASS = TRAP+56 (104456)

```



```

4967                                     ;CLEAR ALL DISK REGISTERS
4968 025570 012777 000040 153304 .CLKOK: MOV #40, @RSCS2 ;CLEAR ALL DSK REG
4969 025576 016777 153360 153276 MOV UNNUM, @RSCS2 ;GET UNIT NUMBER
4970 025604 005067 153366 CLR MCCNT ;CLEAR MAINT CLOCK COUNT
4971 025610 005067 153364 CLR MCCNT+2
4972 025614 000002 RTI
4973
4974 025616 012777 000001 153300 .MRDMD: MOV #1, @RSMR ;PUT DRIVE INTO MAINT MODE
4975 025624 000002 RTI
4976
4977 025626 005067 153364 WAITRY: CLR WORK ;CLEAR COUNTER
4978 025632 105777 153242 15: TSTB @RSCS1 ;TEST READY
4979 025636 100406 BMI ZS ;OK CONT
4980 025640 005267 153352 INC WORK ;UPDATE COUNTER
4981 025644 005767 153346 TST WORK ;DONE YET?
4982 025650 001403 BEQ ZS ;READY DID NOT COME UP
4983 025652 000767 BR 15 ;CONTINUE WAITING
4984 025664 062716 000002 25: ADD #2, (SP) ;UPDATE RETURN PC
4985 025660 000207 35: RTS PC ;RETURN
4986
4987 ;ROUTINE TO SHIFT COMPLETE DATA TABLE ONE BIT
4988 ;TO THE LEFT. CARRIES BIT 15 IF ONE RVD TO BIT 0 OF THE NEXT WORD
4989
4990 025662 012702 026666 MDATA: MOV #INBUF, R2 ;GET LEFT ADDRESS OF
4991 025666 062702 000442 ADD #442, R2 ;DATA TABLE
4992 025672 012703 000220 MOV #220, R3 ;SETUP COUNTER FOR 200 WORDS
4993 025676 000241 CLC ;CLEAR CARRY
4994 025700 006142 15: ROL -(R2) ;SHIFT DATA PATTERN
4995 025702 005303 DEC R3 ;DO ALL
4996 025704 001375 BNE 15 ;WORDS
4997 025706 000207 RTS PC
4998 025710 012767 001001 153266 .GETSP: MOV #1001, REPT ;SETUP COUNTER
4999 025716 104430 MRIND ;SEND INDEX PULSE TO MR REG
5000 025720 104422 15: MRCLK ;CLOCK MR
5001 025722 005367 153256 DEC REPT ;TO REACH
5002 025726 001374 BNE 15 ;SECTOR PULSE
5003 025730 032777 000400 153166 BIT #400, @RSMR ;DID SECTOR PULSE SET????
5004 025736 001401 BEQ ZS ;YES
5005 025740 000002 RTI ;NO REPORT ERROR
5006 025742 062716 000002 25: ADD #2, (SP) ;UPDATE RETURN ADDR
5007 025746 000002 RTI
5008
5009 .SPASS: MRCLK ;CLOCK PAST SECTOR PULSE
5010 025752 104422 MRCLK
5011 025754 005067 153216 CLR MCCNT ;RESET MAINT CLOCK COUNTERS
5012 025760 005067 153214 CLR MCCNT+2
5013 025764 000002 RTI

```

F10

MAINDEC-11-DERSC-B
DERSCB.P11

RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 123
STRAP - TRAP HANDLER

```

;ERROR TYPTXTOUT ROUTINE
5014
5015
5016 025766 005767 176660  RSREG: TST      .HLTCT      ; SHOULD WE TYPTXT GOOD AND BAD
5017 025772 001022          BNE      BS          ; NO
5018 025774 104402 026000      TYPE     .+2          ; .ASCIZ " BAD="
5019 026006 010046          MOV      BAD,-(6)    ; PUT BAD ON STACK
5020 026010 104404          TYPEO    ; TYPE STACK IN OCTAL
5021 026012 104402 026016      TYPE     .+2          ; .ASCIZ " GOOD="
5022 026026 010146          MOV      GOOD,-(6)  ; PUT GOOD ON STACK
5023 026030 104404          TYPEO    ; TYPE STACK IN OCTAL
5024 026032 000402          BR       BS          ; TYPEOUT REGISTERS
5025 026034 000167 000432      JMP      PTDONE     ; GET OUT
5026 026040
5027 026040 104402 026044  BS:      TYPE     .+2          ; .ASCIZ " CS1="
5028 026052 017746 153022      MOV      @RSCS1,-(6) ; PUT @RSCS1 ON STACK
5029 026056 104404          TYPEO    ; TYPE STACK IN OCTAL
5030 026060
5031 026060 104402 026064  IS:      TYPE     .+2          ; .ASCIZ " ER="
5032 026072 017746 153016      MOV      @RER,-(6)  ; PUT @RER ON STACK
5033 026076 104404          TYPEO    ; TYPE STACK IN OCTAL
5034 026100
5035 026100 104402 026104  2S:      TYPE     .+2          ; .ASCIZ " CS2="
5036 026112 017746 152764      MOV      @RSCS2,-(6) ; PUT @RSCS2 ON STACK
5037 026116 104404          TYPEO    ; TYPE STACK IN OCTAL
5038 026120 032767 000200 176524      BIT      #200,.HLTCT ; TYPTXT SECOND SET ?
5039 026126 001076          BNE     SEEC        ; YES
5040 026130 032767 000100 176514      BIT      @RS,.HLTCT ; TYPTXT ER ?
5041 026136 001410          BEQ     BS          ; NO
5042 026140 104402 026144          TYPE     .+2          ; .ASCIZ " AS="
5043 026152 017746 152740      MOV      @RSAS,-(6) ; PUT @RSAS ON STACK
5044 026156 104404          TYPEO    ; TYPE STACK IN OCTAL
5045 026160 032767 000020 176464  3S:      BIT      @BA,.HLTCT ; TYPTXT BUS ADDRESS
5046 026166 001410          BEQ     4S          ; NO
5047 026170 104402 026174          TYPE     .+2          ; .ASCIZ " BA="
5048 026202 017746 152700      MOV      @RSBA,-(6) ; PUT @RSBA ON STACK
5049 026206 104404          TYPEO    ; TYPE STACK IN OCTAL
5050 026210 032767 000004 176434  4S:      BIT      @DA,.HLTCT ; TYPTXT DA ?
5051 026216 001410          BEQ     5S          ; NO
5052 026220 104402 026224          TYPE     .+2          ; .ASCIZ " DA="
5053 026232 017746 152652      MOV      @RSDA,-(6) ; PUT @RSDA ON STACK
5054 026236 104404          TYPEO    ; TYPE STACK IN OCTAL
5055 026240 032767 000010 176404  5S:      BIT      @WC,.HLTCT ; TYPTXT WC ?
5056 026246 001410          BEQ     6S          ; NO
5057 026250 104402 026254          TYPE     .+2          ; .ASCIZ " WC="
5058 026262 017746 152616      MOV      @RSMC,-(6) ; PUT @RSMC ON STACK
5059 026266 104404          TYPEO    ; TYPE STACK IN OCTAL

```

5060	026270	032767	000040	176354	6S:	BIT	#DS, .HLTCT	DRIVE STATUS
5061	026276	001475				BEQ	PTDONE	:NO
5062	026300	104402	026304			TYPE	.+2	:ASCIZ "DS="
5063	026312	017746	152574			MOV	DRSDS, -(6)	:PUT DRSDS ON STACK
5064	026316	104404				TYPEO		:TYPE STACK IN OCTAL
5065	026320	000167	000146			JMP	PTDONE	:GET OUT
5066	026324	043767	000208	176320	SEEC:	BIC	#200, .HLTCT	:CLEAR COMMON BIT
5067	026332	032767	000240	176312		BIT	#DT, .HLTCT	:TYPTXT DRIVE TYPE?
5068	026340	001410				BEQ	9S	:NO
5069	026342	104402	026346			TYPE	.+2	:ASCIZ "DT="
5070	026354	017746	152546			MOV	DRSDT, -(6)	:PUT DRSDT ON STACK
5071	026360	104404				TYPEO		:TYPE STACK IN OCTAL
5072	026362	032767	000210	176262	9S:	BIT	#DB, .HLTCT	:TYPTXT DATA BUFFER
5073	026370	001410				BEQ	10S	:NO
5074	026372	104402	026376			TYPE	.+2	:ASCIZ "DB="
5075	026404	017746	152512			MOV	DRSDB, -(6)	:PUT DRSDB ON STACK
5076	026410	104404				TYPEO		:TYPE STACK IN OCTAL
5077	026412	032767	000220	176232	10S:	BIT	#MR, .HLTCT	:TYPTXT MN?
5078	026420	001410				BEQ	11S	:NO
5079	026422	104402	026426			TYPE	.+2	:ASCIZ "MR="
5080	026434	017746	152464			MOV	DRSMR, -(6)	:PUT DRSMR ON STACK
5081	026440	104404				TYPEO		:TYPE STACK IN OCTAL
5082	026442	032767	000204	176202	11S:	BIT	#LA, .HLTCT	:TYPTXT LA?
5083	026450	001410				BEQ	PTDONE	:NO
5084	026452	104402	026456			TYPE	.+2	:ASCIZ "LA="
5085	026464	017746	152430			MOV	DRSLA, -(6)	:PUT DRSLA ON STACK
5086	026470	104404				TYPEO		:TYPE STACK IN OCTAL
5087	026472	032767	100000	152470	PTDONE:	BIS	#BIT15, ONCE	:SET FORD ERROR FLAG
5088	026500	032767	000040	152462		BIT	#BIT5, ONCE	
5089	026506	001466				BEQ	1S	
5090	026510	104402	026514			TYPE	.+2	:ASCIZ (15)<(12)"MAINT CLOCK COUNT "
5091	026542	016767	152430	152460		MOV	MCCNT, WORK4	:GET MAINT CLOCK COUNT
5092	026550	016767	152424	152446		MOV	MCCNT+2, WORK2	:CAL NUMBERS FOR DOUBLE PRECISION
5093	026556	006167	152442			ROL	WORK2	
5094	026562	006167	152442			ROL	WORK4	
5095	026566	000241				CLC		
5096	026570	016746	152434			MOV	WORK4, -(6)	:PUT WORK4 ON STACK
5097	026574	104406				TYPES		:TYPE STACK IN OCTAL - SUPRESS
5098	026576	012767				MOV	#5, WORK5	
5099	026604	005067	152424	152426	2S:	CLR	WORK6	
5100	026610	006167	152410			ROL	WORK2	
5101	026614	006167	152414			ROL	WORK6	
5102	026620	006167	152400			ROL	WORK2	
5103	026624	006167	152404			ROL	WORK6	
5104	026630	006167	152370			ROL	WORK2	
5105	026634	006167	152374			ROL	WORK6	
5106	026640	016746	152370			MOV	WORK6, -(6)	:PUT WORK6 ON STACK
5107	026644	104406				TYPES		:TYPE STACK IN OCTAL - SUPRESS
5108	026646	005367	152360			DEC	WORK5	
5109	026652	001354				BNE	2S	
5110	026654	104402	026660			TYPE	.+2	:ASCIZ (15)<(12)
5111	026664	000207			1S:	RTS	PC	
5112	026666	000300			INBUF:	.BLKW	300	
5113	027466	000300			OUTBUF:	.BLKW	300	

```

5114                                     ; THIS ROUTINE IS FOR PROGRAMMERS ONLY !!!!!!!!!!!!!!! THIS ROUTINE IS USED TO "DETERMINE" A
5115                                     ; SO THAT A 1 CAN BE ROTATED THROUGH THE CRC REGISTER BY ROTATING THE DATA PATTERN
5116 030266 012767 000040 150650 CRCAL: MOV #40, FLAG2
5117 030274 012706 000500          MOV #500, SP
5118 030300 005067 150722          CLR WORK3
5119 030304 012702 026666          MOV #INBUF, R2
5120 030310 012701 000221          MOV #145, R1
5121 030314 005022          1$: CLR (R2)+ ; CLEAR DATA BUFFER
5122 030316 005301          DEC R1
5123 030320 001375          BNE 1$
5124 030322 012767 000401 150676          MOV #401, WORK3 ; START WITH A NUMBER OF 401
5125 030330 012702 026666          3$: MOV #INBUF, R2
5126 030334 062702 000100          ADD #100, R2
5127 030340 062767 000003 150660          ADD #3, WORK3
5128 030346 016712 150654          MOV WORK3, (R2) ; PUT NUMBER INTO BUFFER
5129 030352 012701 001001          2$: MOV #513, R1 ; 513=32 WORDS X 16 BITS
5130 030356 005301          6$: DEC R1
5131 030360 001763          BEQ 3$
5132 030362 012700 000040          MOV #40, R0
5133 030366 012702 026666          MOV #INBUF, R2
5134 030372 062702 000102          ADD #102, R2
5135 030376 000241          CLC
5136 030400 006142          5$: ROL -(R2)
5137 030402 005300          DEC R0
5138 030404 001375          BNE 5$
5139 030406 004767 173130          JSR PC, GENCRC
5140 030412 022767 000001 150576          CMP #1, WORK
5141 030420 001013          BNE 4$
5142 030422 104402 030426          TYPE +2 ; .ASCIZ <15><12>"CRC= "
5143 030436 016746 150554          MOV WORK, -(6) ; PUT WORK ON STACK
5144 030442 104404          TYPE0 ; TYPE STACK IN OCTAL
5145 030444 004767 000040          JSR PC, TABTYP
5146 030450 022767 000002 150540          4$: CMP #2, WORK
5147 030456 001337          BNE 6$
5148 030460 104402 030464          TYPE +2 ; .ASCIZ <15><12>"CRC= "
5149 030474 016746 150516          MOV WORK, -(6) ; PUT WORK ON STACK
5150 030500 104404          TYPE0 ; TYPE STACK IN OCTAL
5151 030502 004767 000002          JSR PC, TABTYP
5152 030506 000723          BR 6$
5153 030510 012702 026666          TABTYP: MOV #INBUF, R2
5154 030514 012705 000220          MOV #220, R5
5155 030520 012767 000004 150456          2$: MOV #4, REPT
5156 030526          1$:
5157 030526 012246          MOV (R2)+, -(6) ; PUT (R2)+ ON STACK
5158 030530 104404          TYPE0 ; TYPE STACK IN OCTAL
5159 030532 104402 000040          TYPE 40
5160 030536 005305          DEC R5
5161 030540 001410          BEQ 3$
5162 030542 005367 150436          DEC REPT
5163 030546 001367          BNE 1$
5164 030550 104402 030554          TYPE +2 ; .ASCIZ <15><12>
5165 030560 000757          BR 2$
5166 030562 000207          3$: RTS PC
5167 000001          .END

```


MAINDEC-11-DERSC-B
DERSCB.P:1 CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

AOC	4162	4221	4393	4427	4471										
AOC	1605	1607	1637	1639	1782	1902	2623	2832	3047	3244	3438	3901	4161	4220	4226
	4229	4238	4241	4273	4319	4337	4347	4392	4426	4440	4470	4496	4521	4648	4692
	4695	4940	4984	4991	5006	5126	5127	5134							
ASL	1004														
BCC	1230	1268	1305												
BOS	1005	2402	2480	2724	2950	3302	3502	3596	3752						
BEO	932	938	951	961	974	985	988	994	1047	1051	1056	1061	1067	1073	1079
	1085	1091	1111	1115	1120	1126	1132	1137	1142	1155	1159	1163	1171	1181	1185
	1191	1195	1200	1208	1212	1216	1227	1238	1246	1250	1254	1265	1275	1283	1287
	1291	1302	1312	1320	1324	1331	1337	1344	1354	1361	1369	1377	1388	1392	1404
	1412	1416	1424	1428	1444	1451	1456	1476	1509	1541	1604	1609	1630	1632	1643
	1655	1699	1720	1731	1743	1755	1763	1767	1769	1787	1797	1809	1820	1827	1865
	1878	1887	1895	1904	1906	1908	1910	1912	1914	1916	1936	1940	1951	1955	1976
	1989	1996	2003	2033	2053	2057	2060	2160	2164	2167	2199	2207	2212	2216	2220
	2250	2258	2263	2267	2271	2304	2312	2318	2322	2352	2359	2365	2369	2414	2418
	2423	2427	2434	2683	2686	2883	2886	2889	2901	2903	2907	3099	3102	3105	3296
	3299	3490	3493	3496	3529	3541	3547	3551	3556	3570	3600	3607	3620	3655	3660
	3664	3669	3674	3696	3701	3705	3711	3715	3962	3965	3968	3971	4054	4057	4062
	4065	4146	4167	4247	4327	4447	4455	4476	4480	4482	4489	4503	4507	4514	4527
	4546	4582	4595	4615	4623	4629	4636	4642	4647	4678	4709	4711	4726	4738	4752
	4804	4807	4877	4910	4982	5004	5041	5046	5051	5056	5061	5068	5073	5078	5083
	5089	5131	5161												
BGT	4728	4879													
BHIS	4554														
BIC	742	928	929	930	983	1000	1352	1367	1375	1633	1673	1779	1780	1784	1795
	1847	1874	1881	1891	1899	1926	1943	1958	2011	2179	2284	2619	2703	2929	3124
	3321	3586	3605	3611	3617	3687	3892	4252	4254	4262	4263	4295	4330	4449	4456
	4483	4499	4508	4549	4557	4562	4567	4570	4573	4613	4627	4640	4657	4658	4696
	5066														
BICR	4914														
BIS	739	939	1026	1398	1401	1441	1494	1636	1672	1777	1801	1870	1879	1889	1896
	1947	2009	2025	2074	2086	2131	2411	2444	2509	2596	2614	2618	2702	2763	2826
	2928	2978	3041	3123	3161	3180	3242	3320	3356	3374	3436	3539	3568	3601	3608
	3614	3692	3781	3868	3886	3891	4099	4114	4139	4156	4189	4275	4294	4311	4314
	4328	4332	4442	4472	4477	4478	4487	4492	4498	4504	4505	4512	4517	4528	4544
	4616	4624	4630	4637	4643	4659	5087								
BISB	4808														
BIT	931	980	984	991	993	1002	1008	1012	1078	1114	1131	1136	1360	1631	1768
	1775	1848	1931	1980	2007	2398	2426	2441	2607	2609	2688	2824	2904	3039	3130
	3240	3327	3434	3528	3593	3612	3879	3881	4086	4145	4163	4180	4187	4246	4250
	4256	4260	4267	4271	4278	4292	4345	4444	4446	4454	4475	4479	4488	4502	4506
	4513	4535	4537	4581	4594	4602	4622	4635	4674	4708	4712	4723	4751	4755	4768
	4795	5003	5008	5040	5045	5050	5055	5060	5067	5072	5077	5082	5088		
BLOS	945	4540	4543	4605											
BMI	4881														
BME	4104	4119	4979												
	981	990	992	1003	1009	1013	1446	1471	1528	1557	1570	1584	1620	1647	1651
	1702	1734	1758	1776	1790	1812	1849	1932	1981	2008	2046	2096	2109	2121	2141
	2399	2442	2488	2519	2544	2570	2608	2610	2612	2617	2629	2650	2689	2731	2747
	2773	2797	2823	2825	2869	2905	2957	2988	3013	3038	3040	3084	3131	3147	3153
	3164	3190	3214	3239	3241	3281	3328	3342	3348	3359	3384	3408	3433	3435	3475
	3536	3594	3613	3759	3791	3816	3842	3880	3882	3884	3889	3907	3927	4000	4014
	4016	4042	4087	4093	4106	4121	4137	4164	4181	4188	4228	4240	4251	4257	4261
	4268	4270	4272	4279	4293	4306	4309	4318	4336	4346	4439	4445	4485	4491	4495
	4510	4516	4520	4536	4538	4548	4556	4560	4569	4572	4603	4645	4675	4680	4686

	4694	4713	4724	4756	4769	4796	4810	4812	4846	4916	4923	4996	5002	5017	5039
BPL	5109	5123	5138	5141	5147	5163									
BR	2680	4109	4124	4144	4151	4684	4689	4766	4912						
	743	953	976	1001	1007	1020	1606	1635	1638	1778	1781	1983	2403	2439	2482
	2726	2837	2915	2952	3052	3249	3443	3622	3754	3956	4111	4149	4276	4329	4341
	4450	4457	4467	4541	4558	4561	4609	4650	4690	4714	4719	4722	4782	4784	4792
CLC	4859	4890	4899	4919	4983	5024	5152	5165							
CLR	1223	1261	1298	3500	4280	4599	4993	5095	5135						
	926	927	947	971	1011	1169	1198	1236	1273	1310	1342	1359	1437	1448	1546
	1674	1675	1825	1893	2243	2346	2395	2407	2475	2477	2710	2719	2721	2745	2808
	2945	2947	3023	3145	3151	3162	3224	3340	3346	3357	3418	3747	3749	4026	4178
	4179	4255	4258	4277	4289	4304	4443	4451	4458	4464	4525	4586	4598	4606	4610
	4621	4634	4785	4844	4874	4970	4971	4977	5011	5012	5099	5118	5121		
CLRB	1399	4770	4792	4794	4814	4924									
CMF	944	960	987	989	1046	1050	1055	1084	1110	1141	1154	1158	1162	1170	1180
	1184	1190	1194	1199	1207	1211	1215	1226	1245	1249	1253	1264	1282	1286	1290
	1301	1319	1323	1330	1336	1353	1368	1376	1387	1391	1403	1411	1415	1423	1427
	1443	1450	1455	1474	1475	1603	1608	1629	1642	1654	1698	1719	1730	1742	1754
	1762	1766	1786	1796	1808	1819	1826	1864	1877	1886	1894	1903	1905	1907	1909
	1911	1913	1915	1939	1954	1975	1988	1995	2002	2032	2052	2059	2159	2166	2198
	2206	2211	2219	2249	2257	2262	2270	2303	2311	2321	2351	2358	2368	2413	2417
	2431	2685	2882	2888	2902	2908	2914	3098	3104	3295	3489	3495	3540	3546	3550
	3555	3569	3599	3606	3654	3659	3663	3672	3695	3700	3704	3710	3961	3964	3967
	3970	4053	4056	4064	4227	4239	4317	4335	4481	4490	4494	4515	4519	4539	4542
CMFB	4545	4547	4553	4555	4559	4568	4571	4604	4693	4720	4811	4909	5140	5146	
DEC	937	4679	4710	4727	4878	4880	4915	4922							
	952	973	1445	1470	1527	1556	1569	1583	1619	1646	1650	1701	1733	1757	1789
	1811	2045	2095	2108	2120	2140	2487	2518	2543	2569	2611	2616	2628	2649	2730
	2746	2772	2796	2822	2868	2900	2906	2956	2987	3012	3037	3083	3146	3152	3163
	3189	3213	3238	3280	3341	3347	3358	3383	3407	3432	3474	3533	3758	3790	3815
	3841	3883	3888	3906	3926	3999	4013	4015	4041	4092	4105	4120	4136	4283	4461
	4484	4509	4644	4646	4685	4995	5001	5108	5122	5130	5137	5160	5162		
EMT	748														
HALT	735	959	1019	4767	4841	4858									
INC	975	1006	1739	1764	2400	4534	4754	4845	4980						
INCB	4730	4735	4805	4809											
JMP	736	740	933	967	1021	1473	1798	1802	1917	2010	2690	3304	3504	4088	4131
	4157	4170	4182	4183	4772	4856	5025	5065							
JSR	1937	1941	1952	1956	1991	1998	2005	2620	2828	3043	3303	3499	3503	3898	4168
	4315	4333	4350	4468	4612	4626	4639	4764	5139	5145	5151				
MOV	919	920	921	922	923	924	925	943	946	954	955	956	957	962	963
	970	972	977	978	979	986	997	1010	1014	1018	1027	1028	1033	1034	1035
	1036	1037	1038	1039	1040	1041	1049	1098	1099	1100	1101	1102	1103	1104	1105
	1106	1107	1108	1109	1113	1152	1153	1157	1161	1168	1183	1186	1187	1189	1193
	1197	1202	1206	1210	1214	1222	1224	1225	1235	1244	1248	1252	1260	1262	1263
	1272	1281	1285	1289	1297	1299	1300	1309	1318	1329	1335	1341	1350	1351	1358
	1365	1366	1373	1374	1385	1397	1400	1402	1409	1421	1438	1439	1440	1442	1449
	1453	1454	1465	1466	1467	1468	1469	1518	1547	1560	1574	1616	1617	1640	1641
	1648	1652	1653	1689	1717	1718	1726	1728	1729	1740	1741	1749	1750	1752	1753
	1765	1785	1794	1799	1800	1804	1806	1807	1817	1818	1824	1850	1861	1862	1863
	1867	1868	1875	1876	1884	1885	1892	1933	1934	1948	1949	1972	1974	1979	1982
	1984	1985	1986	1987	1993	2000	2001	2031	2034	2035	2040	2055	2085	2106	2110
	2115	2130	2162	2184	2185	2192	2196	2197	2235	2236	2247	2248	2289	2290	2297
	2301	2302	2338	2339	2349	2350	2390	2394	2396	2404	2405	2406	2410	2430	2436
	2437	2459	2461	2474	2476	2481	2483	2485	2486	2492	2493	2494	2508	2534	2560
	2589	2590	2591	2615	2622	2624	2625	2627	2640	2718	2720	2725	2727	2728	2729

	2740	2741	2742	2743	2744	2762	2787	2801	2802	2809	2811	2812	2827	2830	2831
	2833	2834	2836	2859	2896	2897	2898	2899	2910	2912	2936	2944	2946	2951	2953
	2954	2955	2961	2962	2963	2977	3003	3016	3017	3024	3026	3027	3042	3045	3046
	3048	3049	3051	3074	3121	3132	3143	3144	3148	3149	3150	3156	3157	3158	3159
	3160	3179	3204	3217	3218	3225	3227	3228	3243	3245	3246	3248	3270	3318	3329
	3338	3339	3343	3344	3345	3351	3352	3353	3354	3355	3373	3398	3411	3412	3419
	3421	3422	3437	3439	3440	3442	3464	3522	3523	3525	3526	3527	3532	3537	3538
	3557	3558	3566	3567	3587	3588	3597	3598	3637	3638	3645	3652	3653	3693	3730
	3732	3733	3734	3746	3748	3753	3755	3756	3757	3762	3763	3764	3765	3766	3780
	3806	3832	3861	3862	3863	3887	3897	3900	3902	3903	3905	3917	3985	3991	3992
	3993	3996	3997	3998	4002	4007	4008	4009	4010	4011	4012	4032	4089	4091	4097
	4098	4100	4101	4102	4113	4115	4116	4117	4135	4138	4140	4141	4142	4166	4191
	4195	4218	4219	4214	4225	4233	4234	4236	4237	4248	4253	4264	4266	4274	4313
	4316	4331	4334	4333	4344	4390	4391	4425	4432	4441	4448	4452	4469	4473	4474
	4486	4493	4500	4501	4511	4518	4580	4583	4584	4585	4593	4596	4597	4611	4617
	4625	4638	4649	4651	4656	4671	4672	4673	4676	4691	4697	4698	4699	4715	4716
	4718	4721	4731	4732	4736	4739	4758	4761	4781	4788	4789	4790	4791	4816	4817
	4819	4819	4831	4832	4833	4834	4835	4836	4837	4838	4839	4840	4843	4847	4848
	4849	4850	4851	4852	4853	4854	4868	4869	4870	4871	4872	4875	4891	4892	4893
	4894	4907	4908	4926	4937	4939	4941	4968	4969	4974	4990	4992	4998	5019	5022
	5028	5032	5036	5043	5048	5053	5058	5063	5070	5075	5080	5085	5091	5092	5096
	5098	5106	5116	5117	5119	5120	5124	5125	5128	5129	5132	5133	5143	5149	5153
	5154	5155	5157												
MOV8	1322	1386	1390	1410	1414	1422	1426	1973	1994	2425	4681	4682	4687	4729	4760
NOP	4783	4786	4813	4876	4913	4920									
RESET	3534	3535	3954	3973	4153										
ROL	1042	1179													
	949	1229	1267	1304	2401	2479	2723	2949	3301	3501	3595	3751	4281	4282	4290
	4291	4348	4459	4460	4465	4466	4600	4601	4607	4608	4797	4799	4801	4885	4886
	4887	4888	4889	4994	5093	5094	5100	5101	5102	5103	5104	5105	5136		
ROLB	4798	4800	4802												
ROR	4882	4883	4884												
RTI	4216	4222	4230	4235	4242	4265	4284	4296	4320	4338	4394	4428	4433	4453	4462
	4497	4522	4700	4733	4740	4771	4820	4895	4927	4972	4975	5005	5007	5013	
RTS	4193	4197	4352	4356	4358	4360	4362	4364	4366	4368	4370	4372	4374	4376	4378
	4380	4382	4384	4386	4529	4550	4563	4574	4652	4660	4985	4997	5111	5166	
SEC	948	2478	2722	2948	3750										
SUB	1634	1783	2626	2810	2835	3025	3050	3226	3247	3420	3441	3904	4759	4938	
TRAP	4940	4943	4944	4945	4946	4947	4948	4949	4950	4951	4952	4953	4954	4955	4956
	4957	4958	4959	4960	4961	4962	4963	4964	4965	4966					
TST	950	1060	1066	1072	1090	1119	1125	1237	1274	1311	1343	1508	1540	1935	1950
	2056	2163	2215	2266	2317	2364	2397	2422	2679	2682	2885	3101	3298	3492	3619
	3668	3714	4061	4108	4123	4150	4269	4305	4308	4326	4438	4526	4614	4628	4641
	4717	4737	4765	4981	5016										
TSTB	4103	4118	4143	4677	4683	4688	4725	4803	4806	4911	4978				
ASCIZ	936	942	959	983	996	1018	1867	1889	1898	1978	1991	1998	2005	2202	2253
	2307	2354	2444	2912	3499	3657	3671	4131	4148	4166	4178	4191	4199	4205	4352
	4395	4396	4397	4398	4400	4402	4404	4406	4408	4410	4412	4414	4416	4417	4418
	4420	4758	4764	4856	4899	4919	5019	5022	5028	5032	5036	5043	5048	5053	5058
	5063	5070	5075	5080	5085	5091	5111	5143	5149	5165					
BLX8	4929														
BLKM	4822	5112	5113												
ENABL	1	718													
END	5167														
ENDC	778	920	926	1032	1096	1147	1165	1177	1203	1219	1231	1240	1256	1270	1277
	1293	1307	1314	1327	1333	1339	1346	1356	1363	1371	1382	1395	1407	1419	1434

.SBTTL	1029	1093	1144	1174	1379	1431	1460	1479	1657	1832	1919	1959	2012	2062	2169
	2222	2274	2324	2371	2446	2691	2917	3107	3306	3506	3574	3624	3676	3718	3974
.TITLE	4079	4158	4661	4701	4743	4775	4823	4863	4900	4930					
	718														

ERRORS DETECTED: 0
DEFAULT GLOBALS GENERATED: 0

* DERSCB.SEQ/SOL/CRF/PAGNUM/NL:TOC/DS:ERFZ=SYSMAC.SML,DERSCB.P11
RUN-TIME: 29 47 7 SECONDS
RUN-TIME RATIO: 235/83=2.8
CORE USED: 22K (43 PAGES)