B1

CZLDIAO LOADABLE IMAGE MACRO M1200 25 APR 85 14:05 PAGE 1

5 6 7		IDENTIFICATION	.REM ≠	
8 9 10	PRODUCT CODE:	AC FF44A-MC		
	PRODUCT NAME:	CZLDIAO DECSA LOADABL	E IMAGE	
11 12 13 14 15	PRODUCT DATE:	1 APRIL-85		
16 17 18	MAINTAINER:	DISTRIBUTED SYSTEMS	DIAGNOSTIC ENGINEER	PING
19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35	NOTICE EQUIPME	ORMATION IN THIS DOCUM AND SHOULD NOT BE C NT CORPORATION. DIGIT IBILITY FOR ANY ERRORS	ONSTRUED AS A COMMI	RATION ASSUMES NO
27 28 29	SOFTWAR	DNSIBILITY IS ASSUMED E ON EQUIPMENT THAT IS TED COMPANIES.	FOR THE USE OR NOT SUPPLIED BY	RELIABILITY OF DIGITAL OR ITS
31 32 33	COPYRIG	HT (C) 1985 BY DIGITAL	EQUIPMENT CORPORAT	ION
34	THE FOLLOWING A	RE TRADEMARKS OF DIGIT	AL EQUIPMENT CORPOR	ATION:
36 37	DIGITAL DEC	PDP DECUS	UNIBUS DECTAPE	MASSBUS

39 40 412 43 44 45 46 47 48 49 55 55 55 55 56	

DECSA

LOADABLE DIAGNOSTIC IMAGE

USERS GUIDE

APRIL 1985

AC-FF44A-MC

60 61	SECTION ONE Loadable Diagnostic Image	
62	1.0 General Information for the Loadable Diagnostic Image	4
63 64	SECTION TWO PAM Repair Diagnostics	
65 66	2.0 General Information for CIDSAA and CIDSBA PAM Tests	
67	2.1 Program Abstract	
68	2.2 System Requirements	•
6 9 70	2.3 Releated Documents and Standards	
70 71	2.4 Diagnostic Hierarchy Prerequisites 2.5 Assumptions Restrictions	
72	2.6 Operating Instructions	
73	2.7 Commands	
74	2.8 Switches	
75 74	2.9 Flags	٠. '
76 77	2.10 Hardware Questions	1
78	2.11 Types of Error Messages 2.12 Device Error Messages	1
79	2.13 Test Summaries for CIDSAA PAM Test #1	1
80	2.14 Test Summaries for CIDSBA PAM Test #2	2
81		_
82	SECTION THREE Line Card Repair Diagnostics	
83 84	3.0 General Info for CIDSCA and CIDSDA Line Card Tests	7
85	3.0 Program Abstract	3
86	3.1 System Requirements	3
87	3.3 Diagnostic Hierarchy Prerequisites	3
88	3.4 Assumptions - Restrictions	3
89	3.5 Operating Instructions	3
90 91	3.6 Hardware Questions 3.7 Error Information	3
92	3.8 Configuration Information	4
93	3.9 Test Summaries for CIDSCA Line Card Test #1	4
94	3.10 Test Summaries for CIDSDA Line Card Test #2	4
95		
96	SECTION FOUR CBT Repair Diagnostic	
97 98	4.0 General Information for CIDSEA CBT Test	_
99	4.1 Program Abstract	5.
100	4.2 System Requirements	5. 5. 5. 5.
101	4.5 Assumptions	5
102	4.6 Operating Instructions	5
103	4.7 Hardware Questions	5
104 105	4.8 Software Questions 4.9 Error Message Formats	5
106	4.10 Test Summaries for CIDSEA	5. 5.
107	4.10 FEST SUMMER FEST OF CIDALIA	٠,
108	SECTION FIVE System Exerciser	
109		
110	5.0 General Information for SYSEXE - System Exerciser	5
111 112	5.1 Operating Instructions 5.2 Line and Slot Identification Under SYSEYS	5°
113	5.2 Line and Slot Identification Under SYSEXE	3
114	SECTION SIX Updating the LDI to BLO6 - CSVLDI.SYS	58
115 116	SECTION SEVEN Known Problems with LDI BLO6	59

120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169

1.0 GENERAL INFORMATION for the Loadable Diagnostic Image

The LDI consists of many software components residing in one large image. The purpose of one image is to allow the testing of the DECSA Subsystem as configured without user interaction.

Execution of the LDI (once the image has been loaded) requires PLUMON to be loaded in a run state. The VMR utility allows you to issue a RUN command to an installed task before the image is saved. Both the RSX-11S and PLUMON (PLU>) will be in this state. PLUMON is the initial controlling task for the LDI. Upon initial execution PLUMON will determine the mode of operation, AUTO or MANUAL. The mode selection in made from a value in a CBT read/write register. The CBT ROM code will deposit a -1 value in this register for AUTO mode and clear it for MANUAL mode.

DECSA short self test and LDI load is selected by first pressing the "start" button and then when the LEDs are flashing at the quick rate pressing the "test" button.

Manual mode is selected by putting the test button in the out position while the LDI is being loaded, as indicated by the L 5n in the LEDs.

Automatic mode is selected by the "test" button being in the "in" position when the LDI has completed loading and has started.

Uses of the DECSA TEST BUTTON.

test button	mode	comments
in	automatic mode	The 5 diags + sysexe should execute followed by operating system boot. Verify all diags are complete.
out	manual mode	The PLU> should be displayed. Run SYSEXE selecting # of passes and loopback.
out	manual mode	The PLU> should be displayed. Run each of the 5 diags. Run the diags selecting external loopback.
out	manual mode	The PLU> should be displayed. Type in "AUTO". The 5 diags and SYSEXE should run followed by a boot request for the operating system.

CZLDIAO LOADABLE IMAGE MACRO M1200 25 APR-85 14:05 PAGE 5

171 172 173 174	Currently there are five diagnostics and a system exerciser that can be executed either in AUTO mode or executed separately in MANUAL mode.
175	DIAGNOSTICS:
176 177	CIDSAA REV C PAM REPAIR TEST #1
17 8 179	CIDSBA REV C PAM REPAIR TEST #2 CIDSCA REV C LINE CARD REPAIR TEST #1
180	CIDSDA REV C LINE CARD REPAIR TEST #2
181 182	CIDSEA REV C CBT TEST
183 184	SYSTEM EXERCISER:
185	SYSEXE
186	

191	
192 193 194	RSX11 S
195 196 197 198 199	DECNET UNA MICROCODE PAM MICROCODE
201 202 203	PLUMON
205 206 207	FRUMON
209 210 211	
213 214 215 216	
217 218 219	LINE CARD DIAGNOSTICS
221 222 223	
225 226 227	SYSEXE
229 230 231 232 233	COMMON MSG BUFFER

- 2.0 GENERAL INFORMATION for CIDSAA and CIDSBA PAM Tests
- 2.1 PROGRAM ABSTRACT

The "PAM" repair level diagnostic (1) programs is meant to provide field service and manufacturing with a tool to maintain the "digital ethernet communication server," "protocol assist modules (PAM). "The program will provide the coverage necessary to detect failures in the "PAM" module set only. Fault detection is to the functional level, while fault isolation is to board (M3110 or M3111).

2.2 SYSTEM REQUIREMENTS

In order to run this diagnostic program, the following minimum hardware is required:

- A PDP-11 CPU "PROTOCOL PROCESSOR (PP)" (PDP 11/24)
- MINIMUM OF 256K WORDS OF SYSTEM MEMORY
- CONSOLE BOOT TERMINATOR (CBT)
- RSX11-S "LDI" SOFTWARE OR XXDP+ SUPPORTED LOAD MEDIA
 AT LEAST ONE "PAM" MODULE SET CONSISTING OF AN M3110
 AND M3111
- 2.3 RELATED DOCUMENTS AND STANDARDS
- XXDP+ USER'S MANUAL (CHQUS?.SEQ WHERE ? IS THE REV. LEVEL OF THE MANUAL "C" IS THE CURRENT REV.).
- 2.4 DIAGNOSTIC HIERARCHY PREREQUISITES

The goal of the "PAM" diagnostic program is to test the M3110 and M3111 therefore, it is assumed that the "self test diagnostic" has run, and the "CBT" and "system memory" are fully functional. A failure in the aforementioned devices could fail this diagnostic and the user should be aware of this possibility.

2.5 ASSUMPTIONS - RESTRICTIONS

It is assumed that the prerequisite diagnostics have been executed (refer to section 2.4). The operator should also be familiar with the operating instructions in section 2.6.

2.6 OPERATING INSTRUCTIONS

Section 2.7 - 2.10 contains a brief description of the Pluto runtime services (PLU>). For detailed information, refer to the XXDP+ user's manual (CHQUS).

2.7 COMMANDS

There are eleven legal commands for the diagnostic runtime services (SUPERVISOR). This section lists the commands and gives a very brief description of them. The XXDP+ user's manual has more details.

COMMAND	EFFECT
START	START THE DIAGNOSTIC FROM AN INITIAL STATE
RESTART	START THE DIAGNOSTIC WITHOUT INITIALIZING
CONTINUE	CONTINUE AT TEST THAT WAS INTERRUPTED
PROCEED	CONTINUE FROM AN ERROR HALT
*EXIT	RETURN TO PLUMON (SEE NOTE)
ADD	ACTIVATE A UNIT FOR TESTING (ALL UNITS ARE
	CONSIDERED TO BE ACTIVE AT START TIME)
DROP	DEACTIVATE A UNIT
PRINT	PRINT STATISTICAL INFORMATION (NOT IMPLEMENTED
	BY THE LDI)
DISPLAY	TYPE A LIST OF ALL DEVICE INFORMATION
FLAGS	TYPE THE STATE OF ALL FLAGS
ZFLAGS	CLEAR ALL FLAGS

A command can be recognized by the first three characters. So you may, for example, type "STA" instead of "START".

*NOTE: After completion of a diagnostic run, type "EXIT" at the DR> prompt to get back to the PLUMON prompt "PLU>" to run the next diagnostic or SYSEXE. Also refer to the NOTE in section 2.8 on switches.

2.8 SWITCHES

There are several switches which are used to modify supervisor operation. These switches are appended to the legal commands. All of the legal switches are tabulated below with a brief description of each. In the descriptions below, a decimal number is designated by "DDDDD".

SWITCH	EFFECT
/TESTS:LIST	EXECUTE ONLY THOSE TESTS SPECIFIED IN
	THE LIST. LIST IS A STRING OF TEST
	NUMBERS, FOR EXAMPLE - /TESTS:1:5:7-10.
	THIS LIST WILL CAUSE TESTS 1.5.7.8.9.10 TO
	BE RUN. ALL OTHER TESTS WILL NOT BE RUN.
/PASS:DDDDD	EXECUTE DDDDD PASSES (DDDDD = 1 TO 64000)
/FLAGS:FLGS	SET SPECIFIED FLAGS. (SEE SECTION 2.9)
/EOP:DDDDD	REPORT END OF PASS MESSAGE AFTER EVERY
	DDDDD PASSES ONLY. (DDDDD = 1 TO 64000)
/UNITS:LIST	TEST/ADD/DROP ONLY THOSE UNITS SPECIFIED
	IN THE LIST. LIST EXAMPLE - /UNITS:0:5:10-12
	USE UNITS 0.5.10.11.12 (UNIT NUMBERS = 0-63)

340 341 342 343 344 345 346 347 348 350 351	
355 356 357 358 359 360 361 362 363 364	
365 366 367 368 369 370 371 372 373 374 375	
377 377 377 378 379 381 382 383 384 385	
386 387 388 389 390 391 392 393 394 395	

EXAMPLE OF SWITCH USAGE:

START/TESTS:1-5/PASS:1000/E0P:100

The effect of this command will be:
1) TESTS 1 THROUGH 5 WILL BE EXECUTED.

2) ALL UNITS WILL TESTED 1000 TIMES.

3) THE END OF PASS MESSAGES WILL BE PRINTED AFTER EACH 100 PASSES ONLY.

A switch can be recognized by the first three characters. you may, for example, type "/TES:1-5" instead of "/TESTS:1-5".

NOTE: When running under the LDI it is good practice to set the PASS and HALT ON ERROR Flags, so you can get back to the PLU> prompt by typing "EXIT".

STA/PASS:1/FLA:HOE

BELOW IS A TABLE THAT SPECIFIES WHICH SWITCHES CAN BE USED BY EACH COMMAND.

	TESTS	PASS	FLAGS	EOP	UNITS
START RESTART CONTINUE PROCEED DROP ADD PRINT DISPLAY FLAGS ZFLAGS EXIT	X X	X X X	X X X	X X X	X X X X

2.9 FLAGS

Flags are used to set up certain operational parameters such as looping on error. All flags are cleared at startup and remain cleared until explicitly set using the flags switch. Flags are also cleared after a start command unless set using the flag switch. The ZFLAGS command may also be used to clear all flags. With the exception of the START and ZFLAGS commands, no commands affect the state of the flags they remain set or cleared as specified by the last flag switch.

FLAG	EFFECT
H0E	HALT ON ERROR - CONTROL IS RETURNED TO RUNTIME SERVICES COMMAND MODE
L0E	LOOP ON ERROR
IER*	INHIBIT ALL ERROR REPORTS
IBE*	INHIBIT ALL ERROR REPORTS EXCEPT FIRST LEVEL (FIRST LEVEL CONTAINS
	ERROR TYPE, NUMBER, PC, TEST AND UNIT)
IXE*	INHIBIT EXTENDED ERROR REPORTS (THOSE CALLED BY PRINTX MACRO'S)

398	PRI DIRECT MESSAGES TO LINE PRINTER
399	PNT PRINT TEST NUMBER AS TEST EXECUTES
400	BOE "BELL" ON ERROR
401	UAM UNATTENDED MODE (NO MANUAL INTERVENTION)
402	ISR INHIBIT STATISTICAL REPORTS (DOES NOT
403	APPLY TO DIAGNOSTICS WHICH DO NOT SUPPORT
404	STATISTICAL REPORTING)
405	IDR INHIBIT PROGRAM DROPPING OF UNITS
406	ADR EXECUTE AUTODROP CODE
407	LOT LOOP ON TEST
408	EVL EXECUTE EVALUATION (ON DIAGNOSTICS WHICH
409	HAVE EVALUATION SUPPORT)
410	
411	*ERROR MESSAGES ARE DESCRIBED IN SECTIONS 2.11, 3.10 AND 4.7
412	
413	See the XXDP+ user's manual for more details on flags. You may
414	specify more than one FLAG with the flag switch. For example,
415	to cause the program to loop on error, inhibit error reports
416	and type a "BELL" on error, you may use the following string:
417	
418	/FLAGS:LOE:IER:BOE
: = <u>-</u>	

2.10 HARDWARE QUESTIONS

When a diagnostic is started, the runtime services will prompt the user for hardware information by typing "CHANGE HW (L)?" you must answer "Y" after a start command unless the hardware information has been "preloaded" using the setup utility (see chapter 6 of the XXDP+ user's manual). When you answer this question with a "Y", the runtime services will ask for the number of units (ir decimal).

The "PAM" repair diagnostic will test up to two units. However, the diagnostic automatically checks to see if the requested units for test are there and drops any not responding. Also, the "CBT" is checked for a one or two "PAM" system indicator (CBT DCR BITO) and drops those units that do not, according to the sizing program, belong. The user may wish to inhibit the droping of units by setting the flag "inhibit program drop macro (IDU)".

UNITS (D) ? 2<CR>

UNIT 0 Unibus Address of "PAM" ? 171200<CR> Hard Error Interrupt Vector ? 130 <CR> Soft Error Interrupt Vector ? 134 <CR>

UNIT 1
Unibus Address of "PAM" ? 171000<CR>
Hard Error Interrupt Vector ? 140 <CR>
Soft Error Interrupt Vector ? 144 <CR>

2.11 TYPES OF ERROR MESSAGES

There are three levels of error messages that may be issued by a diagnostic: general, basic and extended. General error messages are always printed unless the "IER" flag is set (section 2.9). The general error message is of the form:

NAME TYPE NUMBER ON UNIT NUMBER TST NUMBER PC:XXXXXX ERROR MESSAGE

WHERE NAME = DIAGNOSTIC NAME

TYPE = ERROR TYPE (SYS FATAL, DEV FATAL, HARD OR SOFT)

NUMBER = ERROR NUMBER

UNIT NUMBER = 0 - N (N IS LAST UNIT IN PTABLE)

TST NUMBER = TEST AND SUBTEST WHERE ERROR OCCURRED

PC:XXXXXX = ADDRESS OF ERROR MESSAGE CALL

Basic error messages are messages that contain some additional information about the error. These are always printed unless the "IER" or "IBE' flags are set (section 2.9). These messages are printed after the associated general message.

Extended error messages contain supplementary error information such as register contents or good/bad data. These are always printed unless the "IER", "IBE" or "IXE" flags are set (section 2.9). These messages are printed after the associated general error message and any associated basic error messages.

2.12 DEVICE ERROR MESSAGES

Error messages that occur in the initialize code, due to the SIZING program finding fault with the expected and received PAM configuration, are as follows:

- a. The SIZE program couldn't find PAM1 in the system.
 - a.1. PAM1 is not in the system and should be: Unit 0 dropped
- b. The SIZE program couldn't find PAM2 in the system but the CBT indicates it should be there (BITO=0 in DCR).

493	
473	b.1. PAM2 is not in the system and should be: Unit 1 dropped
494	
495	c. The SIZE program found PAM2 in the system but the CBT
496 49 7	indicates that it shouldn't be there (BITO=1 in DCR).
498	c.1. PAM2 is present and should not be.
499	C.1. Phile is present and should not be.
500	The following is a list of the basic format followed in
501	printing Device Error messages in this diagnostic.
502	
503 504	;
505	This message says that the Micro-Instruction LSI[] failed
506	to move data to Local Storage correctly.
507	
508	Local Storage Address Mux Test Failed
509	1 1 C4 Add 1 C 4 1 C773 F 11 4
510 511	Local Storage Addressing Scheme LSI[] Failed
512	Address in Error == 171234
513	7.72.07
514	Expected Data == 125
515	
516	Received Data == 333
517 518	Contents of (SEQA) == 00043
519	Contents of (Stan) 00043
52 0	;
521	
522	This message says that the Soft error Interrupt occurred before
523 524	the hard error interrupt.
	Force Hard/Soft error Interrupt test failed
525	
525 526	
526 527	Interrupts occurred out of sequence
526 527 528	Interrupts occurred out of sequence
526 527 528 529	
526 527 528 529 530	Interrupts occurred out of sequence Last Interrupt Expected == 130
526 527 528 529 530 531	Interrupts occurred out of sequence
526 527 528 529 530 531 532	Interrupts occurred out of sequence Last Interrupt Expected == 130 last Interrupt Received == 134
526 527 528 529 530 531	Interrupts occurred out of sequence Last Interrupt Expected == 130
526 527 528 529 530 531 532 533 534	Interrupts occurred out of sequence Last Interrupt Expected == 130 last Interrupt Received == 134 :
526 527 528 529 530 531 532 533 534 535	Interrupts occurred out of sequence Last Interrupt Expected == 130 last Interrupt Received == 134 :
526 527 528 529 530 531 532 533 534 535 536	Interrupts occurred out of sequence Last Interrupt Expected == 130 last Interrupt Received == 134 :
526 527 528 529 530 531 532 533 534 535 536 537	Interrupts occurred out of sequence Last Interrupt Expected == 130 last Interrupt Received == 134 :
526 527 528 529 530 531 532 533 534 535 536 537 538 539	Interrupts occurred out of sequence Last Interrupt Expected == 130 last Interrupt Received == 134 :
526 527 528 529 530 531 532 533 534 535 536 537 538 539 540	Interrupts occurred out of sequence Last Interrupt Expected == 130 last Interrupt Received == 134 : This message says that an ADD instruction failed in the high nibble 2901 slice. ALU (2901) Function test failed
526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541	Interrupts occurred out of sequence Last Interrupt Expected == 130 last Interrupt Received == 134 : This message says that an ADD instruction failed in the high nibble 2901 slice. ALU (2901) Function test failed
526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543	Interrupts occurred out of sequence Last Interrupt Expected == 130 last Interrupt Received == 134 : This message says that an ADD instruction failed in the high nibble 2901 slice. ALU (2901) Function test failed Expected results == 340 Oprnd 1 ==000
526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543	Interrupts occurred out of sequence Last Interrupt Expected == 130 last Interrupt Received == 134 : This message says that an ADD instruction failed in the high nibble 2901 slice. ALU (2901) Function test failed Expected results == 340
526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543	Interrupts occurred out of sequence Last Interrupt Expected == 130 last Interrupt Received == 134 : This message says that an ADD instruction failed in the high nibble 2901 slice. ALU (2901) Function test failed Expected results == 340 Oprnd 1 ==000

CZLDIAO LOADABLE IMAGE MACRO M1200 25-APR-85 14:05 PAGE 13

548 549 5551 5553 5555 5556 5566 5667 5667 5772 5776 5778 5778 5778 5778 5778 5778 5778	
586 587 588	

Results == 240

2.13 TEST SUMMARIES For CIDSAA PAM Test #1

TEST 1

This test will check the ability to Read/Write all locations in the PAM address space. The interrupt service routine (VECTOR 4) will set an error flag to indicate that an interrupt occurred. The diagnostic does a Read, checks the error flag, Write and checks the error flag again. If an error flag was set after the read or write, the diagnostic will report the address and the function in error.

TEST 2

This test will check that CSR1 R/W bits can be set and cleared from the Unibus and can be cleared by "INIT" (Bit 03). All bits are first written with ones (except "FORCE PE", "LCPRS", "INTENB", "INIT", "RUN" "SINGLE STEP") and then checked to see that the correct bits were set. CSR1 is then written with zeros and reread to check that the bits cleared. CSR1 is again written with ones (except "FORCE PE", "LCPRS", "INTENB", "RUN" and "SINGLE STEP") but this time "INIT" is set (Bit 03) also. All bits, except Line card Present which is not checked, should be cleared when reread.

TEST 3

This test will check that CSR2 R/W bits can be set and cleared from the Unibus and can be cleared by "INIT" (CSR1 Bit 03). The register is written with different data patterns and checked to see that the correct bits were set or cleared. CSR2 is again written with ones but this time "INIT" is set in CSR1. All bits should be cleared when read and rechecked by the diagnostic.

TEST 4

This test checks for SA1 and SA0 bits in the WCSA register by writing several data pattern to the register and reading/verifying the results of the write. The following patterns are used:

125252 052525 031463 007417

TEST 5

This test will check for SAO and SA1 bits in WCS by first writing all location with a given pattern and then reading WCS to verify the data. The diagnostic will dump the address in error, expected data, received data and XOR data. The following patterns are used:

TEST 6

This test will perform a dynamic check of WCS by using a modified Moving Inversions algorithm. Starting with WCS cleared to all zeros, 24 passes are made (one for each data bit) from the lowest to the highest address. Each location is first read to verify that the background pattern was stored correctly, then a single bit is rewritten to the location and reread to verify that the new-pattern was stored correctly. This process is repeated until WCS is filled with all ones. The next step (step 2) is to repeat the above process on WCS, now with an all ones background pattern, but this time each individual bit is cleared. This will leave WCS filled with zeros and ready for the next step. Step 3 and 4 are the same as 1 and 2 but the sequence starts at the Highest WCS address and works to the lowest. The key to the moving inversions test is doing the Read-Write-Read sequence as fast as possible. Therefore, the check of data is done after the Read-Write-Read sequence has completed.

TEST 7

This test will check for SA1 and SA0 bits in Local Storage. All Local Storage location are first written with a given data pattern. The diagnostic then reads all locations and verifies the data. If an error occurs, the LS Address, Data Written, Data Read and the XOR Data are output to the terminal.

TEST 8

This test will perform a dynamic check of Local Storage by using a modified Moving Inversions algorithm. Starting with local storage cleared to all zeros, 8 passes are made (one for each data bit) from the lowest to the highest address. Each location is first read to verify that the background pattern was stored correctly, then a single bit is rewritten to the location and reread to verify that the new-pattern was stored correctly. This process is repeated until local storage is filled with all ones. The next step (step 2) is to repeat the above process on local storage, now with an all ones background pattern, but this time each individual bit is

cleared. This will leave local storage filled with zeros and ready for the next step. Step 3 and 4 are the same as 1 and 2 but the sequence starts at the Highest local storage address and works to the lowest. The key to the moving inversions test is doing the Read-Write Read sequence as fast as possible. Therefore, the check of data is done after the Read-Write-Read sequence has completed.

TEST 9

This test will check that a Local Storage parity error can be forced by using "Force Parity Error" in CSR1. Force Parity error (FPE) is set in CSR1 and then data is written in Local Storage. The data written should have bad parity and should cause a parity error (LSPE) when read. The diagnostic will read the Local Storage location and then check that LSPE and PE both set in CSR1. Several data patterns are used when loading local Storage to assure the integrity of the Parity checkers and generators.

***** Interrupts are disabled in this test *****

TEST 10

This test will check that the 2911 Microsequencers are able to Sequence through all WCS Addresses. This is accomplished by loading all locations in WCS with A HALT instruction then overwriting locations as follows:

Location Instruction R[0] <-- [1] : Load A number in Reg. LS[7760] <-- R[0] ; Write LS BR[1463] : Branch LS[7761] <-- R[0] : Write LS+1 BR[2525] : Branch LS[7762] <-- R[0] : Write LS+2 BR[7417] : Branch LS[7763] <-- R[0] : Write LS+3 LS[END] <-- [-1] ; Set done HALT : HALT

When this Microroutine Runs, Local Storage Locations 7760 to 7763 will be Incremented and the Microsequencers should halt at Location 7421. The Macrocode will report, if an error occurs, the Expected and Received HALTED SEQUENCER ADDRESS, and the Expected and Received contents of LOCAL STORAGE.

TEST 11

This is a test of the ability to read and write the MSR. Command-Segment-Descriptor-Block-Entry is first set in CSR1 and then microcode is started. The micro-code will write zeros to all bits except 6 (Clock) in the MSR and then store the contents of MSR in Local Storage. All bits in the MSR are then written with ones except 7,6 and 1 (hrd-err-int, clock and sft-err-int). After several micro-cycles the MSR is again read and the contents stored. The micro-cycles between write and read of the MSR is to allow bit 6 (clock) to reset. This test is not a check of Clock timing, only a check of read/write bits in the MSR.

TEST 12

This test will check to see that the Local Storage Address Mux can properly select the correct input for the different Local Storage Addressing modes.
Local Storage 2525 and 5252 are the locations used as the sources and destinations for for the MOV instructions.

LIMITATIONS:

The Programmable Line Number register must be operational for this test to work. The Local Storage addressed by Special Character MOV instruction is not used in this test. This instruction will be tested in a later test.

TEST 13

This test will check that there are no Ram A/B address lines SA1/SAO or shorted together. All Ram locations, except locations "5", "12", and "14", are first written with Zero. The locations 5,12, and 14 are then written with Ones. followed by a read of all other locations to Local Storage The action of writing the ones will overwrite any zero'd locations address with ones if the address lines are tied together. Fore example: if address lines 0 and 1 are shorted. then when address 5 is written, location 7 would be overwritten with Ones. The next step is to rewrite all locations with zero except locations 5,12 and 14 and then read and save in Local Storage the unwritten locations (5,12,14). The action of writing the locations will again force an overwrite into one of the unwritten locations (5,12,14) if the address lines are shorted. The diagnostic will read Local Storage an verify the integrity of the data written to each Ram location.

TEST 14

This test will check the 2901 Ram locations for SA1 and SA0 bits. Data patterns are written to Ram and the Ram is written to local storage for verification by the diagnostic. The following patterns are used: 125, 252, 314 and 360.

This test will check the ability of the 2901 to rotate the RAM left. A ram location is loaded with data to be shifted. The data is then shifted and written to Local Storage for examination by the diagnostic. Local Storage should look as follows when the test completes:

LS Address	Data
7760	002
7761	004
7762	010
7763	020
7764	040
7765	100
7766	200
7767	001

TEST 16

This test will check that the 2901 RAM can be shifted Right. Data is loaded into a ram location to be shifted. The RAM location is then shifted and the results written to Local Storage for examination by the diagnostic. Local Storage should look as follows when the test completes:

Local	Storage Address	DATA
	7760	100
	7761	040
	7762	020
	7763	010
	7764	004
	7765	002
	7766	001
	7767	200

TEST 17

This test will check that the Q register and the RAM can be shifted left. Both the Q and a RAM location are loaded with data to be shifted. The registers are shifted eight times and read after each shift to Local Storage. Local Storage should look as follows when the test completes:

Local	Storage	address	Data					
	7740		002	(Q	register d	ata)
	7741		004	•				٠
	7742		010					
	7743		020					
	7744		040					
	7745		100					

810	7746	200
811	7747	001
812		
813	7750	002 (RAM data)
814	7751	004
815	7752	010
816	7753	020
817	7754	040
818	7755	100
819	7756	200
820	7757	001
821		
8 22	TEST 18	
823		
824	This test will check that the	ne Q register and the RAM

This test will check that the Q register and the RAM can be shifted Right. Both the Q and a RAM location are loaded with data to be shifted. The registers are shifted eight times, each time writing the shifted data to Local Storage. Local Storage should look as follows when the test completes:

Local Storage address	Data	
7740 7741 7742 7743 7744 7745 7746 7747	100 (040 020 010 004 002 001 200	Q register data)
7750 7751 7752 7753 7754 7755 7756 7757	100 (040 020 010 004 002 001 200	RAM data)

TEST 19

This test will check the Q register for SA1/SA0 bits and Check that writing the Q/RAM locations do not affect each other. The Q is first written with data patterns and each time the contents is saved in Local Storage. Next, Ram location 0 is cleared and the Q written with 377. The RAM location is then saved in local storage and again written with ZERO. The contents of the Q is then saved in Local Storage.

860	TECT 20			
860 861	TEST 20			
862	This test will shock the Al	II (2001) functions union the		
863	microcode CALC instructions	This test will check the ALU (2901) functions using the microcode CALC instructions (the opcode roms are not tested).		
864	The microcode will fetch to	o Operands from Local Storage. Each		
865		Operands and the results written		
866	to an assigned Local Stored	ge location. The diagnostic will		
867	read and verify the results	of each operation. Several passes		
868	through the diagnostic are	made with different opened pains		
869	to fully check 2901 operation	through the diagnostic are made with different operand pairs to fully check 2901 operation. Local Storage locations are		
870	assigned as follows:	on. Local Storage Total Tons are		
871	BBB I grice da l'Ollona.			
872	Local Storage Address	Function assigned		
873	20021 Otor age mooress	diction assigned		
874	7760	"OR" results		
875	7761	"AND" results		
876	7762	"XOR" results		
877	7763	"XNOR" results		
878	7764	"NOTRS" results		
879	7765	"ADD" results		
880	7766	"SUBR" results		
881	7767	"SUBS" results		
882	7770	Operand 1		
883	7771	Operand 2		
884	1112	operand 2		
885	TEST 21			
886	100. 21			
887	This test will check the AL	.U (2901) functions using the		
888	microcode Opcode "G" instru	ections in an attempt to check the		
889	I/O of the opcode roms. Each function is executed on an			
890	Operand and the results wri	tten to an assigned Local Storage		
891	location. This test is not	an attempt to check the 2901 ALU,		
892	only the opcode roms inputs	and outputs. Local Storage		
893	locations are assigned as f	follows:		
894		022000.		
895	Local Storage Address	Function assigned		
896		· und their days igned		
897	7760	"ADD" results (Opcode 40)		
898	7761	"ADD" results (Opcode 50)		
899	7762	"SUBS" results (Opcode 41)		
900	7763	"SUBS" results (Opcode 51)		
901	7764	"SUBD" results (Opcode 42)		
902	7765	"SUBD" results (Opcode 52)		
903	7766	"OR" results (Opcode 43)		
904	7767	"OR" results (Opcode 53)		
905	7770	"AND" results (Opcode 44)		
906	7771	"AND" results (Opcode 54)		
907	7772	"XOR" results (Opcode 46)		
908	7773	"XOR" results (Opcode 56)		
909	7774	"XNOR" results (Opcode 47)		
910	7775	"XNOR" results (Opcode 57)		
911	7776	Andre results (opcode 31)		
912	7777	DONE FLAG		
- 	,			

91167 91167	
957	

This test will check that all read modify write instructions used on Local Storage work correctly. The test mainly checks the two Opcode Decode Roms on the M3110 board. Microcode operates on instruction dependent operands stored in Local Storage. The operands are chosen to assure that Both 2901 slices must work on the data. The Diagnostic will then check Local Storage locations for correctness of data and report any errors.

TEST 23

This test will check that the CALL and RTS functions in Microcode work and the Micro-Stack is the correct depth. Four consecutive CALLS are made to different routines in WCS. Each routine does a CALL to the next routine until the last routine is reached. The last (routine 4) Microroutine writes a location in Local Storage and then does an RTS to the previously called routine which also increments a Local Storage location and an RTS. The process is continued (Increment Local Storage then do RTS) until the Micro-Stack is empty and the Micro-PC has returned to the starting Micro-Address+1. Local Storage will then be read by the Diagnostic to verify that all Micro-Routines were hit. Local Storage should contain the following:

Address	Data
7760	001
7761	001
7762	001
7763	001
7764	001

It should be noted that the Micro-Routines are NOT loaded in contiguous WCS locations as it may appear in the listing.

TEST 24

This test will check the POP function in Microcode. Four consecutive CALLS are made to different routines in WCS. Each routine does a CALL to the next routine until the last routine is reached. The last Microroutine (routine 4) writes a location in Local Storage and then does three consecutive POPs of the Micro-Stack followed by an RTS. The RTS should bring the Micro-PC back to the starting Micro-Address+1. Local Storage will then be read by the Diagnostic to verify that the first and last Microroutines increment Local Storage (NO OTHER MICROROUTINE WAS RETURNED TO). Local Storage should contain the following:

Address	Data
7760	001
7761	000
7762	000
7763	000
7764	000

It should be noted that the Micro-Routines are NOT loaded in contiguous WCS locations as it may appear in the listing.

TEST 25

This test checks that the Micro-sequencer is capable of Single Stepping through a Microroutine and the Micro-sequencer address register is operating correctly. The micro-routine is single-stepped through each micro-instruction while examining the contents of the Sequencer address register. If the address is correct in the register, then the Sequencer is single-stepped again. This process continues until the Micro-routine has halted. Local Storage is then examined to verify that all instructions functioned correctly.

Local Storage should contain the following:

Data
001
001
001
001
001

It should be noted that the Micro-Routines are NOT loaded in contiguous WCS locations as it may appear in the listing.

TEST 26

This test will check that the SYNC bit in the Microword will halt the Microprocessor and will set PE and SYNC ACK in CSR1. A Microroutine is loaded that has SYNC set in two of the microwords. The diagnostic will start the microcode and wait for SYNC ACK and PE to set and the RUN bit to clear in CSR1. SYNC ACK and PE are then cleared and RUN reset to allow the Microroutine to continue. Again the aforementioned sequence is repeated and the expected results of the Microroutine is examined. Any errors in status or the Microroutine results is reported.

This test will check that a WCS parity error can be forced and the correct bits set in CSR1. A Microroutine is loaded in WCS with a bad parity microwords. The diagnostic will start the routine and check that WCSPE and PE both set in CSR1. Process on error is also set so the Microroutine should complete the Microroutine correctly.

***** Interrupts are disabled in this test *****

Local Storage locations are assigned as follows:

Local Storage Address		Function assign		
	7760		"OR"	results
	7761		"AND"	results
	7762		"XOR"	results
	7763		"XNOR"	results
	7764		"NOTRS"	results
	7765		"ADD"	results
	7766		"SUBR"	results
	7767		"SUBS"	results
	7770		Operand	
	7771		Operand	

TEST 28

This is a check of the Special Character Recognition Register bits 0 to 2 and Mux. The microcode loads the Special Character register (SCR) by doing consecutive loads of the Destination Register (DR). Bits 0 to 2 of the SCR select the bit in the DR to be tested. If the selected bit is set then the Branch on Special Condition will be taken. Both branch and no branch conditions are tested (bit under test set and cleared) for all bits in the destination register.

TEST 29

This is a check that Local Storage can be addressed by Special Char. register. Local Storage can be addressed by a combination of Special Character register, Line Number register and Microword. The Line Number register contents is used as LS address bits 3 to 7, while the Special Char. reg. contents is used as LS address bits 0 to 2 and 8 to 9. LS address bits 10 and 11 are derived from the Microword. Locations 2525 and 5252 in Local Storage are used in the transfer of data. These locations correspond to setting and clearing each bit in the Local Storage address. The test is successful if data is correctly moved to and from these locations.

1069 1070
1071 1072 1073
1075 1076 1077
1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081
1081 1082 1083
1084 1085 1086
1087 1088 1089
1090 1091 1092
1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098
1096 1097 1098
1099 1100 1101
1102 1103 1104
1105 1106 1107
1109 1110
1112 1113 1114
1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121
1118 1119 1120 1121
1121

This test will check that the Interlock function is working correctly. The microcode loads a location in Local Storage with Bit O Set. The location is then complemented-leaving the location with bit O clear (376) - and the interlock branch is tested. Since Bit O was set before the compliment function, the interlock flop will set and the branch will be taken. The local storage location is again complimented (001) leaving bit O set and the branch is again tested. Since bit O was clear before the compliment, the branch will not be taken.

TEST 31

This test will check that the microcode can do a CALL, RIS and POP on a condition code. The interlock condition is used only because forcing interlock requires minimal hardware and because it has already been tested. No attempt is made to test all the possible condition codes only the Micro-sequencer control bits are tested. Local Storage locations are used to save function indicator codes as follows:

Local Storage	Address fo	nction code	
7760	Work Location	1 or 376	
7761	CALL_IL []	1 or 2 (condition	set - clear)
7761	RTS_ĪL	3 or 4 (condition	set - clear)
7761	POP_IL	5 or 6 (condition	set - clear)
7775	ERROR FLAG	1 (Micro-St	ack error)
7776	ERROR FLAG	1 (Function	
7777	DONE FLAG	377	

When the function is started (CALL_IL, POP_IL or RTS_IL), the routine will write its code to Local Storage. If the routine worked then the test continues to the next function; but, if the routine failed then the error flag is set and the Microroutine halts leaving the failing function code in Local Storage.

TEST 32

This test will check the Micro-Sequencer control logic and the Oring Mux during a CALL on Low Nibble. The destination register is loaded with a data pattern and a CALL_LN [] is done to a 16 location target area. The CALL_LN will "OR" the low nibble of the destination register with bits 0 to 3 of the called address. Each location in the target area will increment the same location in Local Storage until the table is exhausted and the RTS is performed. If the first location in the table is hit (lowest address in the table), then the number in Local Storage when when the RTS is performed will be "20" (octal) if the location "12" (oct.) is hit then the Local Storage location will contain a "6". Several data patterns are

-	
1123 1124	
1125 1126	
1127	
1128 1129	
1130 1131	
1132	
1133 1134	
1135 1136	
1136 1137 1138	
1139	
1140 1141	
1142 1143	
1144	
1145 1146	
1147 1148	
1149 1150	
1151	
1152 1153	
1154 1155	
1156	
1157 1158	
11 59 1160	
1161 1162	
1163	
1164 1165	
1166 1167	
1168	
1169 1170	
1171 1172	
1173 1174	
1173 1174 1175 1176 1177	

loaded to the destination register to check the integrity of the Oring Mux during the call and are as follows:

TEST 33

This test will check the Micro-Sequencer control logic and the Oring Mux during a CALL on High Nibble. The destination register is loaded with a data pattern and a CALL_HN [] is done to a 16 location target area. The CALL_HN will "OR" the high nibble of the destination register with bits 0 to 3 of the called address. Each location in the target area will increment the same location in Local Storage until the table is exhausted and the RTS is performed. If the first location in the table is hit (lowest address in the table), then the number in Local Storage when when the RTS is performed will be "20" (decimal) if the location "12" (oct) is hit then the Local Storage location will contain a "6". Several data patterns are loaded to the destination register to check the integrity of the Oring Mux during the call and are as follows:

TEST 34

This test will check that the Micro-sequencer is able to branch correctly on High Nibble and Low Nibble. The test only checks that the branches can be taken properly without affecting the micro-stack. It should be assumed that the Oring Mux is working properly by virtue of previous testing.

TEST 35

This test will check Bit-Test Mux and the Micro-sequencer functionality by using micro-code Bit-Test instructions. The micro-code floats a "1" on a background pattern of zeros and a "0" on a background pattern of ones through the destination register. The Micro-code sequence is as follows:

- A. Do the following for bits 0 to 7
 - 1. Set the bit to test.
 - 2. Test the bit.
 - 3. Compliment the bit pattern.
 - 4. Test the bit.

1179	TEST 36
1180	This Assault 111 shoot About About Hill big 111 season
1181 1182	This test will check that the "N" bit will set/clear and not effect, or be affected by the Z.C or V condition codes. The
1183	Micro-code will write a register with a negative number and
1184	then store the register contents in Local Storage. The
1185	condition codes are then checked by taking the correct branch.
1186	If the branch fails, an error flag, CC set/clear flag, data
1187 1188	used and a function code are written to Local Storage. The
1189	function codes are as follows:
1190	BMI == 0
1191	BPL == 1
1192	BEQ == 2
1193	BNE == 3
1194	BCS == 4 BCC == 5
1195 1196	BVS == 6
1197	BVC == 7
1198	
1199	TEST 37
1200	
1201	This test will check that the "C" bit will set/clear and not
1202 1203	effect, or be affected by the Z,N or V condition codes. The Micro-code will write two registers with different operands
1204	for the ALU to to ADD. The condition codes are then checked by
1205	taking the correct branch. If the branch fails, an error flag,
1206	CC set/clear flag, data used, results of the add and a
1207	function code are written to Local Storage. The function codes
1208	are as follows:
1209	BMI 0
1210 1211	BPL == 1
1212	BEQ ** 2
1213	BNE == 3
1214	BCS ** 4
1215	BCC ** 5
1216	BVS == 6 BVC == 7
1217 1216	BVC /
1219	TEST 38
1220	
1221	This test will check that the "V" bit will set/clear and not
1222	effect, or be affected by the Z.N or C condition codes. The
1223	Micro-code will write two registers with different operands
122 4 1225	for the ALU to to ADD. The condition codes are then checked by taking the correct branch. If the branch fails, an error flag,
1226	CC set/clear flag, data used, results of the add and a
1227	function code are written to Local Storage. The function codes
1220	are as follows:
1229	DUT A
1230 1231	BMI == 0 BPL == 1
1232	BEQ == 2

CZLDIAO LOADABLE IMAGE MACRO M1200 25-APR-85 14:05 PAGE 26

1234	BNE == 3
1235	BCS == 4
1236	BCC == 5
1237	BVS ** 6
1238	BVC == 7
	840 7
1239	TCCT 70
1240	TEST 39
1241	The Anna 111 Anna Anna 122 Anna Anna 122 Anna 123 Anna 12
1242	This test will check that the "Z" bit will set/clear and not
1243	effect, or be affected by the N.C or V condition codes. The
1244	Micro-code will write a register with data patterns to set or
1245	clear the Z Bit. The condition codes are then checked by
1246	taking the correct branch. If the branch fails, an error flag,
1247	CC set/clear flag, data used and a function code are written
1248	to Local Storage. The function codes are as follows:
1249	-
1250	BMI == 0
1251	BPL == 1
1252	BEQ == 2
1253	BNE ** 3
	BCS == 4
1254	BCC ** 5
1255	
1256	BVS == 6
1257	BVC == 7
1258	
1259	TEST 40
1260	
1261	This test will check the hard error interrupt control function
1262	through interrupt vector 130 or 140 (PAM1 or PAM2). An
1263	interrupt is forced by setting "Hard Error Interrupt" in the
1264	Micro-code Status register. The interrupt service routine
1265	(HARDSERV) will save the status in CSR1, clear the error
1266	condition and restart the micro-code.
1267	
1268	The interrupt service routines for hard and soft error
	interrupts use a common flag word in memory and its format is
1269	as follows:
1270	es follows.
1271	Bits 0 to 7 = Interrupt Vector (Written by Service routine)
1272	
1273	Bit 8 * Hard Error Interrupt (Vector 130/140 Ser. rout. sets)
1274	Bit 9 = Soft Error Interrupt (Vector 134/140 Ser. rout. sets)
1275	Bit 10 = Double interrupt through vector 130/140
1276	Bit 11 = Double interrupt through vector 134/144
1277	
1278	If the reported CSR1 status is 0 then the interrupt service
1279	routine did not read status at time of interrupt.
1280	•
1281	TEST 41
1282	
1283	This test will check the Soft error interrupt control
1284	function through interrupt vector 134 or 144 (PAM1 OR PAM2).
1207	An interrupt is forced by setting "Status Segment Descriptor
1285	An interrupt is forced by setting Status segment bescriptor
1286	Block Interrupt" in the Micro-code Status register.
1287	The interrupt service routine(SOFTSERV) will save the status

1289	in CCD1 at interpret time and lead the interpret Classes
1290	in CSR1 at interrupt time and load the interrupt flag word. The status in CSR1 should reveal that the Run bit remained set.
1291	me status in CSRI should reveal that the Run bit remained set.
1292	The interrupt service routines for hard and soft error
1293	interrupts use a common flag word in memory and its format is
1294	as follows:
1295	do reciono.
1296	Bits 0 to 7 = Interrupt Vector (Written by Service routine)
1297	Bit 8 = Hard Error Interrupt (Vector 130/140 Serv. rou. sets)
1298	Bit 9 * Soft Error Interrupt (Vector 134/144 Serv. rou. sets)
1299	Bit 10 = Double interrupt through vector 130/140
1300	Bit 11 = Double interrupt through vector 134/144
1301	Die 11 - Double interrupt through vector 134/144
1302	If the reported CSR1 status is 0 then the interrupt service
1303	routine did not read status at time of interrupt.
1304	rodeline did not read status at time of interrupt.
1305	TEST 42
1306	1231 42
1307	This test will attempt to force both Hard error and Soft error
1308	interrupts through interrupt vectors 130/140 and 134/144.
1309	respectively. The interrupts are forced by setting "Hard Error
1310	Interrupt" and "Status Segment Descriptor Block Interrupt" in
1311	the Microcode Status register. Both bits, in the microcode
1312	Status register, are set at the same time this should cause
1313	the Hard Error Interrupt to occur first (Vector 130/140) and
1314	then the Soft Error Interrupt (Vector 134/144). The hard
1315	error interrupt will halt the PAM; therefore, the RUN bit is
1316	reset by the interrupt service routine. The soft error
1317	interrupt has no effect on the PAM microprocessor and will not
1310	halt the PAM.
1319	Halt the FAIL.
1320	The interrupt service routines use a common flag word in
1321	memory to indicate which interrupt occurred first.
1322	The Flag Word is written as follows:
1323	the Flag word is written as follows:
1324	Bits 0 to 7 = Interrupt Vector (Written by Service routine)
1325	Bit 8 = Hard Error Interrupt (Vector 130/140 Ser. rout. sets)
1326	Bit 9 = Soft Error Interrupt (Vector 134/144 Ser. rout. sets)
1327	Bit 10 = Double interrupt through vector 130 or 140
1328	Bit 11 = Double interrupt through vector 134 or 140
1329	bit 11 - booble interrupt through vector 134 or 140
1330	2.14 TEST SUMMARIES for CIDSBA PAM Test #2
1331	2.14 TEST SUMMITES FOR CLUSCH PAIL TEST W2
1332	TEST 1
1333	1631 1
1334	This tast will shock the noth to and from the Cook Dury water
1335	This test will check the path to and from the Dash Bus using Scanner "Maintenance Mode" in "Address Wrap" and the 11/24
1336	Dash Bus Window.
1337	
1338	The test sequence is as follows:
1339	1 Cat CCD2 Rit 18 (Data Address Hoss)
1340	 Set CSR2 Bit 13 (Data Address Wrap) Set CSR1 Bit 5 (Maintenance Mode)
1341	Z. Det CORI DIT D (Haintenance Floge)
4574	3. Read Dash Bus address window

1343 1344 1345 1346 1347 1348		
1349 1350 1351 1352 1353 1354 1355		
1356 1357 1358 1359 1360 1361 1362 1363		
1364 1365 1366 1367 1368 1369		
1370 1371 1372 1373 1374 1375 1376 1377		
1379 1380 1381 1382 1383 1384 1385		
1386 1387 1388 1389 1390 1391 1392 1393		
1393 1394 1395		

The data read from the Dash Bus window should consist of the contents of CSR2 Bits 0-3 in the high nibble (Bits 4-7) the current Dash Bus window number should be in the low nibble (Bits 0 3).

TEST 2

This test will check the path to and from the Dash Bus using Scanner "Maintenance Mode" in "Data Wrap" and the 11/24 Dash Bus Window.

The test sequence is as follows:

- 1. Clear CSR2 Bit 13 (Data Address Wrap)
- 2. Set CSR1 Bit 5 (Maintenance Mode)
- 3. Write the Dash Bus address window
- 4. Read the Dash Bus address window

The data read from the Dash Bus window should be the same as the data written. Any window location read should fetch the same data, indifferent to the window location written.

1EST 3

This test will attempt to force a DASH BUS parity error through the 11/24 DASH BUS Window. The diagnostic will set "Maintenance Mode" and "Force Parity Error" in CSR1 (Bits 5 and 4) and then read an address in the Dash Bus Window. Status is then checked to see that "Dash PE" sets in CSR1 and "11/24 Dash PE" sets in CSR2. The process is again repeated and the error bits are written with a 1 to check that both clear. The final check is to force the error and then set INIT to again check that the error bits clear.

TEST 4

This test will check the ability of the PAM to read data from the Dash Bus. This is accomplished by setting the "Address Wrap" bit in CSR2, "Maintenance Mode" in CSR1 and having the PAM microcode do reads to the Dash Bus. The microcode loads the desired line number, using the programmable line register, and reads the desired Dash Bus Register (DBR). The data read should be a combination of the Line Number and the Register number:

BITS 7 TO 4 == Line Number BITS 4 TO 0 == Register Number

Local Storage will look as follows:

7760 == 17 (last line number used)

If the branch condition fails for a specific line number, the line number in error will be saved in 7760 and one of the error flags will set as described below.

```
1397
                                                       7761 == 125
                                                                       ( Register and line number wrapped )
 1398
                                                       7762 == 252
                                                                         Register and line number wrapped )
 1399
                                                       7763 == 314
                                                                       ( Register and line number wrapped )
 1400
                                                       7764 -= 360
                                                                       ( Register and line number wrapped )
 1401
 1402
                                                       7775 == Dash Bus Parity Error (BPE) Branch was taken
 1403
                                                               if bit 0 == 1.
1404
                                                       7776 == Read Not Done OR Dash Bus Parity Error (BDE)
1405
                                                               Branch did not clear if bit 0 == 1.
1406
1407
                                               NOTE!! This is the first test that will check the branch
1408
                                                       conditions "BPE" ( Branch on Dash Parity error ) and
1409
                                                       "BDE" ( Branch on Read Not Done or Dash Parity Error).
1410
                                               TEST 5
1411
1412
1413
                                               This test will check the ability of the PAM to do WRITES to
1414
                                               the Dash Bus. This is accomplished by clearing Data/Adrs wrap
1415
                                               in CSR2, Setting "Maintenance Mode" in CSR1 and having the PAM
                                               microcode write data to the DBR's. The microcode loads the the
1416
1417
                                              line number and writes a Dash Bus Register with a data
1418
                                              pattern. A different DBR is read to verify that the data
1419
                                              pattern is the same as was written. The above process ( write
1420
                                              DBR - read different DBR ) is done with several data patterns
1421
                                              to verify the integrity of the data path. An attempt is is
                                              also made to test the STALL feature by doing successive writes.
1422
1423
                                              with different data patterns, to the dash bus each time a
1424
                                              write/read cycle is done.
1425
1426
                                              Local Storage will look as follows:
1427
                                                       7760 == 360
1428
                                                                       ( Last Data Pattern Written )
1429
1430
                                              If the branch condition fails for a specific data pattern
1431
                                              used. the pattern in error will be saved in 7760 and one of
1432
                                              the error flags will set as described below.
1433
1434
1435
                                               7761 == 125(Data Pattern Read)**If NO Parity Error on read **
                                               7762 == 252(Data Pattern Read) ** If NO Parity Error on read **
1436
                                               7763 == 314(Data Pattern Read)**If NO Parity Error on read **
1437
1438
                                               7764 == 360(Data Pattern Read) + * If NO Parity Error on read **
1439
                                               7775 == Dash Bus Par Error (BPE) Branch was taken if bit 0=1.
1440
                                               7776 == Read Not Done OR Dash Bus Parity Error (BDE) Branch
1441
1442
                                                       did not clear if bit 0 == 1.
1443
1444
                                              TEST 6
1445
1446
                                              This test will attempt to force an Underrun condition and
1447
                                              Transmit Error in Scanner "Maintenance Mode". The PAM
1448
                                              microcode writes data to the Dash Bus that has "Bit 2" set
1449
                                              (Bit 2 corresponds to XMIT ERR in the line status registers).
```

Microcode informs the diagnostic that the data was written and then waits for a response.

The Macrocode will set "Sync", "Transmit Flag" and "Maintenance Mode", then tell the Microcode to proceed. The PAM microcode will, when "Scan Entry" sets in the MSR, read and in Local Storage, store the contents of the "Data FIFO", "Status FIFO" and the "MSR". The Microcode then informs the Macrocode that the function is done.

If the microcode is unable to flush the FIFO's correctly, which indicates that Scanner Entry remains set, the microcode will set a Timeout flag in LS location 7776.

TEST 7

This test will attempt to force a "Receive Error" condition in "Synchronous mode", using Maintenance mode.

The PAM microcode writes a data pattern, that the Macrocode has passed to Local Storage, to the Dash Bus and waits for a response from the diagnostic.

The Macrocode will then set "Sync" and "Receive Flag" in CSR2, set "Maintenance Mode" in CSR1 and tell the microcode to continue.

The PAM microcode will, when "Scan Entry" sets in the MSR, read and store (in Local Storage) the contents of the "Data FIFO", "Status FIFO" and the "MSR". The Microcode then informs the Macrocode that the function was done.

The contents of the "Status FIFO" and "Data FIFO" is dependent on the data pattern written to the "Dash Bus" and whether the "Sync" bit is set in "CSR2". In "Synchronous" mode bits 0 to 3 will cause a "Receive Error" to set in the "Status FIFO". Two entries will be entered in each FIFO for the error condition as follows:

STATUS FIFO	DATA FIFO
1. Error set	Line Reg. 1 (DATA WRITTEN)
2 No error set	Cher in Fre (DATA UPITIEN)

Bits 4 to 7 should not cause an error condition and the FIFOS' will look as follows:

STATUS FIFO	DATA FIFO
1. No Error set	Received Char.
2. NO Error set	Received Char.

If the microcode is unable to flush the FIFO's correctly, which indicates that Scanner Entry remains set, the microcode will set a Timeout flag in LS location 7776.

This test will attempt to force a "Receive Error" condition in "Asynchronous mode", using Maintenance mode.

The PAM microcode writes a data pattern, that the Macrocode has passed to Local Storage, to the Dash Bus and waits for a response from the diagnostic.

The Macrocode will then set "Enable Scan Cntr" and "Receive Flag" in CSR2, then set "Maintenance Mode" in CSR1 and again wait for response from the PAM.

The PAM microcode will, when "Scan Entry" sets in the MSR, read and store (in Local Storage) the contents of the "Data FIFO", "Status FIFO" and the "MSR". The Microcode then informs the Macrocode that the function was done.

The contents of the "Status FIFO" and "Data FIFO" is dependent on the data pattern written to the "Dash Bus" and whether the "Sync" bit is set in "CSR2".

In "Asynchronous" mode bits 3 to 5 will cause a "Receive Error" to set in the "Status FIFO". Two entries will be entered in each FIFO for the error condition as follows:

STATUS FIFO	DATA FIFO
1. Error set	Line Reg. 1 (DATA WRITTEN)
2. No error set	Char. in Err. (DATA WRITTEN)

All bits, other than bits 3 to 5, should not cause an error condition and the FIFOS' will look as follows:

STATUS FIFO	DATA FIFO	
1. No Error set	Received Char.	
2. No Error set	Received Char.	

If the microcode is unable to flush the FIFO's correctly, which indicates that Scanner Entry remains set, the microcode will set a Timeout flag in LS location 7776.

TEST 9

This test will attempt to force a "Receive Error" condition in "Synchronous mode", using Address Wrap.

The Microcode writes a location in Local Storage informing the Macrocode that it is ready to proceed.

The Macrocode will then set "Sync", "Receive Flag" and "Address Wrap" in CSR2 and then set "Maintenance mode" in CSR1. The Diagnostic then informs the PAM that the function was done.

The PAM Microcode will, when "Scan Entry" sets in the MSR,

read and store (in Local Storage) the contents of the "Data FIFO", "Status FIFO" and the "MSR". The Microcode then informs the Diagnostic that the function is done. This test loops through all the line numbers.

The contents of the "Status FIFO" and "Data FIFO" is dependent on the "Dash Bus" address the "Scanner" is referencing and whether the "Sync" bit is set in "CSR2".

The Scanner reads Line Register "1", when it sees a Receive Flag in Line Register "9" the address currently on the Dash Bus (Line Register 1) will appear as data of Line Register "1". Therefor, an error will be recorded in the status FIFO because "Bit 00" will be set.

In "Synchronous" mode bits 0 to 3 will cause "Error" to set in the "Status FIFO". Two entries will be entered in each FIFO for the error condition as follows:

STATUS FIFO	DATA FIFO
1. Error set	Line Reg. 1 (ADDRESS WRITTEN)
2. No error set	Line Reg. 0 (ADDRESS WRITTEN)

If the microcode is unable to flush the FIFO's correctly, which indicates that Scanner Entry remains set, the microcode will set a Timeout flag in LS location 7776.

TEST 10

This test will attempt to force a "Receive Error" condition in "Asynchronous mode", using Address Wrap.

The Microcode writes a location in Local Storage informing the Macrocode that it is ready to proceed.

The Macrocode will then set "Receive Flag" and "Address Wrap" in CSR2 and then sets "Maintenance mode" in CSR1. The Diagnostic then informs the PAM that the function was done.

The PAM Microcode will, when "Scan Entry" sets in the MSR, read and store (in Local Storage) the contents of the "Data FIFO", "Status FIFO" and the "MSR". The Microcode then informs the Macrocode that the function is done. This test will loop through all the line numbers.

The contents of the "Status FIFO" and "Data FIFO" is dependent on the "Dash Bus" address the "Scanner" is referencing and whether the "Sync" bit is set in "CSR2".

The Scanner reads Line Register "1", when it sees a Receive Flag in Line Register "9", and the address currently on the Dash Bus (Line Register 1) will appear as the data of Line Register "1". An error will "NOT" be recorded in the status FIFO for the following Line Numbers: 0,4,8 and 12 all Line

1616 1617 1618 1618 1619 1621 1622 1622 1622 1622 1622 1622		
1651 1652 1653 1654 1655		

Numbers, except those listed, will cause an Error bit to set in the Status FIFO.

In "Asynchronous" mode bits 3 to 5 will cause "Error" to set in the "Status FIFO". Two entries will be entered in each FIFO for the error condition as follows:

STATUS FIFO	DATA FIFO	
1. Error set	Line Reg. 1 (ADDRESS WRITTEN
2. No error set	Char. in Err.(ADDRESS WRITTEN

If the microcode is unable to flush the FIFO's correctly, which indicates that Scanner Entry remains set, the microcode will set a Timeout flag in LS location 7776.

TEST 11

This test will force the scanner to record a Modem Change for all line numbers. The test will start by forcing a Modem Change for all lines, with a known data pattern (zeros'). The Status and FIFO entries are ignored for the first data pattern used, since the initial values in the modem change ram is unknown. Subsequent patterns should yield the following: MEC should set in the STATUS FIFO the DATA FIFO should have the EXCLUSIVE "OR" of the previous pattern and the pattern written. The pattern used (after the pattern of ZEROS) is incrementing from 1 to 20 (OCT.). This pattern sequence will verify the DEPTH of the Modem Change Ram (16 Decimal locations).

If the microcode is unable to flush the FIFO's correctly, which indicates that Scanner Entry remains set, the microcode will set a Timeout flag in LS location 7776.

TEST 12

This test will force the scanner to record a Modem Change for all line numbers. The test will start by forcing a Modem Change for all lines with a known data pattern (zeros'). The Status and FIFO entries are ignored for the first data pattern used, since the initial values in the modem change ram is unknown. Subsequent patterns should yield the following: MEC should set in the STATUS FIFO the DATA FIFO should have the EXCLUSIVE "OR" of the previous pattern and the pattern written. Four data patterns are used to verify the data integrity of the ram, as follows:

- 1. 252 Alternate zeros and ones
- 2. 125 Above shifted right
- 3. 063 Adjacent bits set and cleared
- 4. 017 Adjacent nibbles set and cleared

If the microcode is unable to flush the FIFO's correctly,

1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1678 1688 1688 1688 1688	
1705 1706 1707 1708	

which indicates that Scanner Entry remains set, the microcode will set a Timeout flag in LS location 7776.

TEST 13

This test will force a Dash Bus parity error for PAM Writes to the Dash Bus. The Microroutine first flushes the FIFO's and waits for the diagnostic to setup the function. The diagnostic will set Force PE, in CSR1, and informs the microcode that the function was done. When the microcode writes the Dash Bus window, Line in error and Dash Bus Parity error bit, along with the bad data, will load in the FIFOS. The contents of the Data and Status FIFOS is stored in local Storage.

The Microcode will then test two Condition codes while the Force PE is set. A read will indicate the parity error by setting two microbranch condition codes: "Read Not Done or Parity Error"and "Read Dash Bus Parity Error". The state of the condition codes is saved in Local Storage for the Read and Write operations.

The transfer of data to and from Local Storage will cause a "Local Storage Parity error" when Force Parity error is set. Therefore, the existence of this error bit is expected. It should also be noted that the contents of the Status and Data FIFO's is invalid unless Scan Entry is set in the MSR for each entry read.

TEST 14

This test will check that the Scanner can be disabled by setting Disable Scan in CSR2 (Bit 6) and starting a XMIT/REC function in "Maintenance Mode". The diagnostic first does a valid Scanner function to assure that known data will appear in the FIFO's. Scanner Disable is then set, the FIFO's flushed and a different type of Scanner function started. There should be no entries into any of the FIFO's form subsequent transfers and this will be verified by the diagnostic.

If the microcode is unable to flush the FIFO's correctly, which indicates that Scanner Entry remains set, the microcode will set a Timeout flag in LS location 7776.

TEST 15

This test will check the Block Mover memory address register bits 0 to 21. A pattern is passed to Local Storage for the microcode to read and pass to the Block Mover address register. The microcode then starts a one word DATA-IN to Local Storage with the Block Mover. When the block move stops, the microcode will pass the contents of Last Memory Address register to Local Storage for verification by the program. The following patterns are used as addresses:

1723 1724	
1725 1726 1727 1728	
1727 1728 1729 1730 1731 1732 1733	
1732 1733 1734 1735	
1733 1734 1735 1736 1737 1738 1739	
1740 1741 1742	
1742 1743 1744 1745 1746	
1746 1747 1748 1749	
1748 1749 1750 1751 1752 1753	
1754 1755 1756 1757	
1758 1759 1760 1761	
1761 1762 1763 1764	
1765 1766 1767 1768 1769	
1768 1769 1770 1771 1772	
1726 1726 1726 1727 1733 1733 1733 1733 1733 1733 1734 1743 1744 1744	

- 1. 05252525
- 2. 12525252
- 3. 14631463

The block mover is given an address of ALL ONES and a block move is started. The "PAM" should detect an "NXM" in the Micro-Status register and the block mover should stop. The microcode should be "Forced to Zero" when the "NXM" condition occurs and a check is made to see that the force condition occurred once only.

TEST 17

This is a test of the Block Movers ability to do a DATA-IN form system memory. A data pattern is first written into system memory for the Block Mover to transfer. The Microcode fetches the memory address to write the data, number of words to transfer and Local Storage location to write, from the Pseudo CSR locations. The Block mover should be able to read the data from system memory (BUFFER) and write it to contiguous Local Storage locations. The pattern used is incrementing from 1 to 40 (octal).

The microcode is "Forced to Zero" for the following conditions: "NXM" (Non Existent Memory), "MPE" (Memory Parity Errors). A check is made to see that only one traverse through micro-location zero is made (START) by the Microroutine.

TEST 18

This is a test of the Block Movers ability to do a DATA-OUT to system memory. A data pattern is first written into Local Storage for the Block Mover to transfer. The Microcode fetches the memory address to write the data, number of words to transfer and Local Storage location to read from the Pseudo CSR locations. The Block mover should be able to read the data from Local Storage and write it to a system memory location called BUFFER. The pattern used is incrementing from 1 to 40 (octal). The total transfer should be 16 Words. The microcode is "Forced to Zero" for the following conditions: "NXM" (Non Existent Memory), "MPE" (Memory Parity Errors). A check is made to see that only one traverse through micro-location zero is made (START) by the Microroutine.

TEST 19

This is a test of the Block Mover Local Storage address register. A data pattern is first written into Local Storage for the Block Mover to READ. The Microcode fetches the memory address to write the data and number of words to transfer from the Pseudo CSR locations. The Block mover should be able to

1777
1777 1778 1779 1780
1781 1782
1783 1784
1786 1787
1788 1789
1789 1790 1791
1793 1794
1795 1796
1797 1798 1799
1799 1800 1801
1802 1803
1803 1804 1805 1806
1807 1808
1807 1808 1809 1810 1811 1812 1813
1812 1813
1814 1815
1816 1817 1818
1777 1778 17779 1778 1778 1778 1778 1778
1821
1825 1824 1825
1826 1827

1828

1829

read the data from Local Storage and write it to a system memory location called BUFFER.

The following Local Storage locations are used:

LS	Address	LS Data
	5 25 2	1
	5253	2
	2525	2 3
	2526	4
	1463	5
	1464	6
	3777	7
	4000	10

The microcode is "Forced to Zero" for the following conditions: "NXM" (Non Existent Memory), "MPE" (Memory Parity Errors). A check is made to see that only one traverse through micro-location zero is made (START) by the Microroutine.

TEST 20

This test will check the Block Movers ability to do a DATA_IN followed by a DATA_OUT. The PAM microcode first reads Local Storage to fetch Memory address, Word transfer count and starting function (DATA_IN). The microcode will then start, wait for BM to finish and then write the data read back to system memory. A check is made to see that STATUS, MSR and LAST MEMORY ADDRESS registers are correct. The data in system memory is then checked for correctness.

The microcode is "Forced to Zero" for the following conditions: "NXM" (Non Existent Memory), "MPE" (Memory Parity Errors). A check is made to see that only one traverse through micro-location zero is made (START) by the Microroutine.

TEST 21

This test will force a Local Storage Parity error and see that the Block Mover will stop when the parity error is detected. Force Parity error is set in CSR1 and a location in Local Storage is written causing that location to have bad parity. When the Block Mover is started and reads the Bad Parity Location, it should stop the transfer. LSPE and PE should set in CSR1 but the microcode should not be Forced to Zero for this error condition. The first pass through the diagnostic POERR is set in CSR1. This will allow the block mover to complete the transfer of data. The second pass will CLEAR POERR and should halt the BLOCK MOVER and MICROCODE when bad parity is read.

The microcode is "Forced to Zero" for the following conditions: "NXM" (Non Existent Memory), "MPE" (Memory Parity Errors). A

check is made to see that only one traverse through micro-location zero is made (START) by the Microroutine.

TEST 22

This test will check the Block Movers ability to do a DATA_IN followed by a DATA_DUT while the previous Block Move is still in progress. The PAM microcode first reads Local Storage to fetch Memory address, Word transfer count and function for both transfers. The microcode will start the DATA_IN then immediately start a Data-out with both transfers using the same Local Storage locations. If the Block Mover hasn't finished when another block move is started, a STALL of the microcode takes place until the first block move has finished. The Block Mover should be able to complete both block move operations. A check is made to see that Status, MSR and Last Memory address registers are correct; the data in system memory is then checked for correctness.

The microcode is "Forced to Zero" for the following conditions: "NXM" (Non Existent Memory), "MPE" (Memory Parity Errors). A check is made to see that only one traverse through micro-location zero is made (START) by the Microroutine.

TEST 23

This test will check that the STEAL IBUS cycle operates correctly from the Fast-bus (Unibus) and PAM sides of the IBUS. A DATA_OUT block move is started by the Pam Microcode. While the block mover is operating, a series of reads and writes are done to Local Storage from the Pam and Unibus at the same time. Each time the IBUS is requested while the block mover is operating, the requesting operation will Steal an IBUS cycle from the block mover. Both the block move and the function that did the steal should continue to completion without error.

The microcode is "Forced to Zero" for the following conditions: "NXM" (Non Existent Memory), "MPE" (Memory Parity Errors). A check is made to see that only one traverse through micro-location zero is made (START) by the Microroutine.

1873 1874		
1875 1876 1877		
1878 1879 1880 1881		
1882 1883 1884		
1885 1886 1887		
1888 1889 1890		
1891 1892 1893		
1894 1895 1896		
1897 1898 1899		
1900 1901 1902		
1903 1904 1905		
1906 1907 1908		
1909 1911 1912		
1913 1914 1915		
1916 1917 1918		
1919 1920 1921		
1922 1923 1924		

- 5.0 GENERAL INFORMATION For CIDSCA and CIDSDA Line Card Tests
- 3.1 PROGRAM ABSTRACT

The line card repair level diagnostic (1) programs is meant to provide field service and manufacturing with a tool to maintain "digital ethernet communication server" digital manufactured line cards. The program will provide the coverage necessary to detect a failure in a line card function. The diagnostic is usually capable of isolating a fault to a particular line card.

Line card types covered are M3100 sync, M3101 high speed sync, and the M3102 dual async line card.

3.2 SYSTEM REQUIREMENTS

In order to run this diagnostic program, the following minimum hardware is required:

- A PDP-11 CPU "PROTOCOL PROCESSOR (PP)" (PDP 11/24)
- MINIMUM OF 256K WORDS OF SYSTEM MEMORY
- CONSOLE BOOT TERMINATOR (CBT)
- RSX11-S "LDI" SOFTWARE OR XXDP+ SUPPORTED LOAD MEDIA
- AT LEAST ONE "PAM" MODULE SET CONSISTING OF AN M3110 & M3111
- THE LINE CARD UNDER TEST

3.3 DIAGNOSTIC HIERARCHY PREREQUISITES

The goal of the "PAM" diagnostic program is to test digital manufactured line cards. It is assumed that the "self test diagnostic" has run, and the "CBT", "SYSTEM MEMORY" and "PAM(S)" are fully functional. A failure in the aforementioned devices could fail this diagnostic and the user should be aware of this possibility.

3.4 ASSUMPTIONS - RESTRICTIONS

It is assumed that the prerequisite diagnostics have been executed (refer to section 3.3). The operator should also be familiar with the operating instructions in section 3.5.

3.5 OPERATING INSTRUCTIONS

Refer to section 2.6 for a complete description of the operating instructions.

NOTE: After making one pass of the diagnostic the UNIT flag can be used to test a single unit or more.

STA/PASS:1/FLA:HOE/UNIT:1 !test unit 1 only.

STA/PASS:1/FLA:HOE/UNIT:0-4 !tests units 0-4 only.

1926		
1927 1928		
1929		
1930 1931		
1932		
1933 1934		
1935		
1936 1937		
1938		
1939 1940		
1941 1942		
1943		
1944 1945		
1946		
1947 1948		
1949 1950		
1951		
195 <i>2</i> 1953		
1954		
1955 1956		
1957		
1958 1959		
1960 1961		
1962		
1963 1964		
1965		
1966 1967		
1968		
1969 1970		
1971		
1972 1973		

1974

STA/PASS:1/FLA:HOE/UNIT:1:3:6 !tests units 1.3 and 6

3.6 HARDWARE QUESTIONS

When a diagnostic is started, the runtime services will prompt the user for hardware information by typing "CHANGE HW (L) ?".

If you answer "NO" the program will run with parameters in the hard coded hardware P-tables.

If you answer "Y" after a start command, the runtime services will ask for the number of units (in decimal).

**** WARNING ****

[THE NUMBER OF UNITS MUST ALWAYS BE 16.]

The line card repair diagnostic will test up to 16 units. However, the diagnostic automatically checks to see if the requested units for test are there and drops any not responding. Also, the "CBT" is checked for a one or two "PAM" system indicator and drops line card unit associated with any PAM not present or not responding. If the PAM configuration does not agree with valid PLUTO configurations or with information in the CBT configuration register an initialization error message is output. An initialization error message is also output if the program has difficulty sizing line cards. Initialization error messages are indicated by error numbers of the form INI XXXXXX.

The hardware P-tables exist to communicate operational parameters for each unit to the diagnostic. These parameters consist of an "LOOPBACK" flag. Loopback indicates that loopback connector(s) are permanently installed on all the line cards that are selected and that external loopback tests may be run without operator intervention. The DRS prompting for P-table parameters includes a indication of the default value which may be used by responding with a <CR>. All remaining P-table questions for any unit may be defaulted by typing a single <CTRL Z>.

The operational parameters are:

LOOP-BACK MODE - Indicates if external loopback connectors are permanently installed on all the selected line cards.

The following P-table dialog alters the default by setting loopback mode for units 0 and 1.

```
1976
                                                # UNITS (D) ? 16<CR>
 1977
1978
                                                UNIT 0
1979
                                                INPUT MARGIN O CONDITION: (0) 0 7<CR>
 1980
                                                INPUT MARGIN 1 CONDITION: (0) 252 ?<CR>
1981
                                                INPUT MARGIN 2 CONDITION: (0) 252 ?<CR>
1982
                                                INPUT MARGIN 3 CONDITION: (0) 152 ?<CR>
1983
                                                INPUT MARGIN 4 CONDITION: (0) 125 ?<Ch>
1984
                                                TEST IN AUTO-LOOPBACK MODE ? (L) N ? <CR>
1985
1986
                                                UNIT 1
1987
                                                INPUT MARGIN O CONDITION: (0) 0 ?<CTRL Z>
1988
                                                UNIT 2
1989
1990
1991
1992
                                                UNIT 15
1993
                                                INPUT MARGIN O CONDITION: (0) 0 ?<CTRL Z>
1994
1995
                                              3.7 ERROR INFORMATION
1996
1997
                                              There are three levels of error messages that may be issued by
1998
                                              a diagnostic: general, basic and extended. General error
1999
                                              messages are always printed unless the "IER" flag is set
2000
                                              (section 2.7). The general error message is of the form:
2001
2002
                                                      NAME TYPE NUMBER ON UNIT NUMBER TST NUMBER PC:XXXX
2003
                                                      ERROR MESSAGE
2004
                                                  'ILIFRE
                                                      NAME = DIAGNOSTIC NAME
2005
2006
                                                      TYPE = ERROR TYPE (SYS FATAL, DEV FATAL, HARD OR SOFT)
2007
                                                      NUMBER = ERROR NUMBER
2008
                                                      UNIT NUMBER = 0 - N (N IS LAST UNIT IN PTABLE)
2009
                                                      TST NUMBER = TEST AND SUBTEST WHERE ERROR OCCURRED
2010
                                                      PC:XXXXXX = ADDRESS OF ERROR MESSAGE CALL
2011
2012
                                              Basic error messages are messages that contain some additional
                                              information about the error. These are always printed unless
2013
2014
                                              the "IER" or "IBE" flags are set (section 2.7). These messages
2015
                                              are printed after the associated general message.
2016
                                              Extended error messages contain supplementary error information
                                              such as register contents or good/bad data. These are always
2017
                                              printed unless the "IER", "IBE" or "IXE" flags are set
2018
                                              (section 2.7). These messages are printed after the associated
2019
2020
                                              general error message and any associated basic error messages.
2021
                                              This diagnostic does not use any extended error messages.
2022
2023
                                              Initialization error messages are of the format :
2024
2025
                                                  NAME INI NUMBER MESSAGE
2026
2027
                                              These are always printed and occur because of configuration
2028
                                              errors found in the diagnostic initialization, problems sizing
```

line cards or operational parameters which should not be used with this specific diagnostic. After the error is output, the diagnostic is aborted.

A warning is output when the diagnostic is run and no standard line card is found. The diagnostic is then aborted.

3.8 CONFIGURATION INFORMATION

The Pluto system configuration presumes that 1 or 2 PAMS are attached to the PDP-11/24 protocol processor and that each PAM has 8 dash bus slots. The PAM UNIBUS addresses for PAMO and PAM1 are known. PAM sizing is done via accessing a PAMO and PAM1 register. If a Timeout interrupt results then it is assumed that either the PAM is not present or it is incapable of responding. The number of PAMS which should reside in a system is determined by reading the display/configuration register in the console-boot-terminator module. If one PAM exists in a system it should be PAMO.

Line cards of any type(s) may be arbitrarily inserted into the dash bus slots subject to system constraints. The dash bus is sized to determine what type of line cards, if any, are attached to each dash bus slot.

Default hardware P-tables are set up to run diagnostics on all line cards in both PAMS. Automatic sizing determines the appropriate line card tests to be run. Empty dash bus slots are skipped, i.e. no tests are run. User and undefined line cards are not tested. If line card types are such that no tests can be run from this or companion line card diagnostics, a warning message will be displayed.

Errors or system configuration violations, if found by the diagnostic initialization, will result in initialization error messages and will cause an abort.

The auto-loopback question is asked for each unit. This informs DRS that a loopback connector (2 connectors for dual line cards) is permanently installed on that unit. All applicable tests, including external loopback tests, are executed.

If the auto-looback question was answered NO and DRS is run in UNATTENDED MODE, no external loopback tests are run. If NOT in UNATTENDED MODE, the operator is prompted to install a loopback connector on the appropriate line card port/unit.

2078 2079 2080 2080 2081 2082 2082 2083 2084 2085 2086 2086 2086 2086 2087 2088 2088 2088 2088 2088 2088 2088				
2000 T		— ; · ·	3.9 TEST SUMMARIES For CIDSCA Line Card Test #1	
2081			•	
2002 S				ΙE
2084 2085 N				ΛX
2085 2086 2087 2088 2087 2088 2097 2088 2091 2092 2092 2093 2093 2094 2095 2094 2095 2096 2097 2098 2098 2099 2096 2097 2088 2098 2099 2098 2099 2098 2099 2099				T
2085 2086 2087 2088 2089 2090 2091 2091 2091 2092 2091 2092 2093 2093 2093 2094 2094 2095 2096 2097 2098 2098 2099 2096 2097 2098 2099 2096 2099 2096 2097 2098 2099 2100 2101 2102 2100 2101 2102 2103 2104 2105 2105 2106 2107 2108 2109 2100 2101 2102 2102 2103 2104 2105 2106 2107 2108 2109 2100 2101 2102 2103 2104 2105 2106 2107 2108 2108 2109 2109 2100 2101 2102 2103 2104 2105 2105 2106 2107 2108 2109 2109 2100 2101 2102 2103 2104 2105 2106 2107 2108 2108 2109 2109 2100 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2109 2100 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2100 2100 2100 2101 2102 2102 2103 2104 2105 2106 2107 2108 2109 2100 2100 2100 2100 2100 2100 2100				
2086 2087 2088 2089 2090 2091 2091 2092 2091 2092 2093 2094 2095 2095 2096 2097 2098 2098 2099 2090 2091 2092 2093 2094 2095 2096 2097 2098 2098 2099 2090 2096 2097 2098 2098 2099 2090 2090 2090 2090 2090				Γř
2087 2088 2089 2090 2091 2092 2093 2092 2093 2094 2095 2096 2097 2098 2098 2099 2098 2099 2098 2098 2099 2098 2099 2099				
2089 2090 2091 2092 2093 2093 2094 2095 2095 2096 2097 2098 2097 2098 2098 2098 2098 2099 2099 2099 2099		1	• • • • • • • • • • • • • • • • • • • •	
2089 2090 2091 2092 2093 2094 This test verifies that the led bit can be set via a line card INIT or by writing a 1 to the led bit, and that the bit can be cleared. this test also checks for dash bus dual addressing. 2096 2097 2098 2099 TEST 2 2100 Line card generate bad parity check. 2101 2102 This test bit bangs the line parameter reg for the purpose of determining if the generate bad parity bit has any stuck at or short type faults. 2104 2105 2106 TEST 3 Line card reg clear on INIT test. 2108 2109 This test inits the line card and then checks if the 2661 registers which should be cleared on INIT are in fact cleared. 2112 2113 2114 2115 This test inits the line card and then checks if the 2652 registers which should be cleared on INIT are in fact cleared. 2117 2118 2119 2120 TEST 5 This test inits the line card and then checks if the 2652 registers which should be cleared on INIT are in fact cleared. 2121 2122 2123 This test inits the line card and then checks if the 2652 registers which should be cleared on INIT are in fact cleared. 2121 2122 2123 This test inits the line card and checks the 2661 registers (reg space 8 - 15) for dual addressing. 2126 2127 TEST 6 Line card 2652 register dual addressing test. XX	į	1 = ::::		
2090 2091 2092 2093 2094 3 This test verifies that the led bit can be set via a line card INIT or by writing a 1 to the led bit, and that the bit can be cleared, this test elso checks for dash bus dual addressing. 2096 2097 2098 2099 2100 2100 2101 2102 2102 2103 2104 2105 2105 2106 2107 2108 2108 2109 2109 2100 2101 2102 3 This test bit bangs the line parameter reg for the purpose of determining if the generate bad parity bit has any stuck at or short type faults. 2106 2107 2108 2109 2109 2100 2100 2101 2101 2102 2103 2104 2105 2106 2107 2108 2109 2100 2110 2111 2112 2113 2114 2115 2116 2117 2118 2114 2115 2116 217 218 219 218 219 219 210 210 210 2117 2108 2119 2120 2121 2121 2122 2123 213 TEST 4 214 Line card register initialization test. 217 218 219 219 2120 2121 2122 2123 214 Line card 2661 register dual addressing test. 217 218 219 2120 2121 2122 2123 214 Line card 2661 register dual addressing test. 218 2124 2125 2126 2127 2128 2127 2128 2129 2130 3 This test inits the line card and checks the 2661 registers (reg space 8 - 15) 2131 3 TEST 6 3 Line card 2662 register dual addressing test. 218 219 2130 3 This test inits the line card and checks the 2661 registers (reg space 8 - 15) 3 For dual addressing. 3 TEST 6 4 Line card 2662 register dual addressing test. 218 219 2130 3 This test inits the line card and checks the 2661 registers (reg space 8 - 15) 3 For dual addressing. 3 TEST 6 4 Line card 2662 register dual addressing test. 218 219 2130 3 This test inits the line card and checks the 2661 registers (reg space 8 - 15) 4 Line card 2662 register dual addressing test. 2197 2128 2130 3 This test inits the line card and checks the 2652 registers (reg space 8 - 15) 4 Line card 2662 register dual addressing test. 2197 2108 2109 2100 2100 2100 2100 2100 2100 2100				
Z091 Z092 Z093 Z094 Z095 Z096 Z096 Z097 Z097 Z097 Z098 Z0996 Z0997 Z0998 ZEST 2 Z100 Z100 Z100 Z101 Z102 Z102 Z103 Z103 Z104 Z105 Z104 Z105 Z106 Z107 Z107 Z108 Z108 Z108 Z109 Z109 Z109 Z109 Z100 Z101 Z102 Z102 Z103 Z104 Z105 Z104 Z105 Z106 Z107 Z108 Z108 Z109 Z109 Z109 Z109 Z109 Z100 Z101 Z102 Z102 Z103 Z104 Z105 Z104 Z105 Z106 Z107 Z108 Z107 Z108 Z108 Z109 Z109 Z109 Z109 Z109 Z100 Z100 Z101 Z101				
Line card INIT, led and dash bus dual addressing test.X X X 2093 2094 This test verifies that the led bit can be set via a line card INIT or by writing a 1 to the led bit, and that the bit can be cleared. This test also checks for dash bus dual addressing. 2096 2097 2098 2099 TEST 2 Line card generate bad parity check. 2100 2101 This test bit bangs the line parameter reg for the purpose of determining if the generate bad parity bit has any stuck at or short type faults. 2104 2105 2106 TEST 3 Line card reg clear on INIT test. X - X 2108 2109 This test inits the line card and then checks if the 2661 registers which should be cleared on INIT are in fact cleared. 2111 2112 2113 TEST 4 Line card register initialization test. X X 2116 2117 2118 2119 2120 TEST 5 Line card 2661 register dual addressing test. X X 2122 2121 This test inits the line card and checks the 2661 registers (reg space 8 - 15) 7 For dual addressing. TEST 6 Line card 2652 register dual addressing test. X X 2126 2127 TEST 6 Line card 2652 register dual addressing test. X X 2126 Line card 2652 register dual addressing test. X X 2126 Line card 2652 register dual addressing test. X X 2126 Line card 2652 register dual addressing test. X X 2126 Line card 2652 register dual addressing test. X X 2126 Line card 2652 register dual addressing test. X X 2126 Line card 2652 register dual addressing test. X X 2126 Line card 2652 register dual addressing test.	i			• •
2094 2095 2096 2096 2097 2097 2098 2099 2099 2100 2100 2100 2101 2102 2103 2104 2105 2106 2107 2108 2108 2108 2109 2109 2100 2100 2100 2100 2100 2100	ı			
2094 2095 2096 2097 2097 2098 2099 2099 2099 2100 2100 2101 2102 2102	ĺ		time tard init, led and dash bus dual addressing test. A A A	
2096 line card INIT or by writing a 1 to the led bit, and that the bit can be cleared. this test also checks for dash bus dual addressing.		T 1 1 1	This test venifies that the lad hit can be set via a	
2096 2097 2098 2099 2100 Line card generate bad parity check. 2102 2103 This test bit bangs the line parameter reg for the purpose of determining if the generate bad parity bit has any stuck at or short type faults. 2104 2105 2106 TEST 3 Line card reg clear on INIT test. 2107 Line card reg clear on INIT test. 2108 2109 This test inits the line card and then checks if the 2661 registers which should be cleared on INIT are in fact cleared. 2111 2112 2113 TEST 4 Line card register initialization test. 2114 2115 2116 This test inits the line card and then checks if the 2652 registers which should be cleared on INIT are in fact cleared. 2117 2118 2119 2120 TEST 5 Line card 2661 register dual addressing test. 2121 2122 2123 This test inits the line card and checks the 2661 registers (reg space 8 - 15) 2126 2127 Test 6 Line card 2652 register dual addressing test. X X TEST 6 Line card 2652 register dual addressing test. X X This test inits the line card and checks the 2652 registers (reg space 8 - 15) This test inits the line card and checks the 2652 registers (reg space 8 - 15) Test 6 Line card 2652 register dual addressing test. X X Test 6 Line card 2652 register dual addressing test. X X This test inits the line card and checks the 2652 registers (reg space 8 - 15) This test inits the line card and checks the 2652 registers (reg space 8 - 15) This test inits the line card and checks the 2652 registers (reg space 8 - 15) This test inits the line card and checks the 2652 registers (reg space 8 - 15)	1		line cend TNIT on by whiting a 1 to the lad bit and	
dash bus dual addressing. 2098 2099 2100 2101 2102 2102 2103 2103 2104 2105 2105 2106 2107 2108 2109 2109 2100 2101 2102 2108 2109 2109 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2100 2100 2100 2100 2101 2100 2101 2110 2111 2112 2112 2113 2114 2115 2116 2117 2118 2118 2119 2120 2118 2119 2120 2121 2120 2121 2121 2122 2123 2124 2129 2120 2120 2121 2120 2121 2122 2123 2124 2125 2126 2127 2128 2128 2129 2120 2121 2122 2123 2124 2125 2126 2127 2128 2127 2128 2128 2129 2130 2157 2168 2177 2188 2199 2120 2121 2122 2123 2124 2125 2126 2127 2128 2128 2129 2130 2131 2151 2162 217 2182 2183 2194 2195 2196 2177 2188 2197 2198 2199 2100 2110 2110 2111 2110 2111 2110 2111 2110 2111 2110 2111 2110 2111 2110 2111 2110 2111 2110 2111 2110 2111 2110 210 2				
2099 2099 2100 2101 2102 2102 2103 2104 2105 2106 2107 2108 2107 2108 2109 2109 2109 2109 2100 2101 2102 2102	ı			
2099 2100 2101 2102 2103 2104 2105 2105 2105 2106 2107 2108 2109 2109 2100 2101 2102 2108 2109 2109 2101 2100 2101 2102 2108 2109 2110 2110 2111 2112 2112 2113 2114 2115 2116 2117 2118 2118 2119 2120 2118 2119 2120 2121 2121 2122 2132 2142 2153 2164 2175 2176 2186 2187 2188 2199 2190 3188 2199 3189 3294 3294 3294 3294 3295 3294 3294 3295 3294 3295 3294 3295 3294 3295 3296 3296 3296 3296 3296 3296 3296 3297 3297 3298 3298 3298 3298 3298 3298 3298 3298	ı		dash bus dual addressing.	
Line card generate bad parity check. Line card generate bad parity bit has any stuck at or short type faults. Line card reg clear on INIT test. Line card reg clear on INIT test. Line card reg clear on INIT test. Line card and then checks if the 2661 registers which should be cleared on INIT are in fact cleared. Line card register initialization test. Line card register initialization test. Line card registers which should be cleared on INIT are in fact cleared. Line card register initialization test. Line card sed then checks if the 2652 registers which should be cleared on INIT are in fact cleared. Line card 2661 register dual addressing test. Line card 2661 register (reg space 8 - 15) for dual addressing. Line card 2652 register dual addressing test. Line card 2652 register function and checks the 2652 registers (reg space 8 - 15) registers (reg space 8 - 15)	1		TEST 2	
2102 2103 2104 2105 2106 2107 2106 2107 2108 2109 2109 2101 2110 2111 2112 2112 2113 2114 2115 2116 2117 2118 2118 2119 2119 2119 2110 2110 2110 2111 2111	ı			
This test bit bangs the line parameter reg for the purpose of determining if the generate bad parity bit has any stuck at or short type faults. TEST 3 Line card reg clear on INIT test. This test inits the line card and then checks if the 2661 registers which should be cleared on INIT are in fact cleared. This test inits the line card and then checks if the 2661 registers which should be cleared on INIT are in fact cleared. TEST 4 Line card register initialization test. X X	ı		Line card generate bad parity check.	
2103 2104 2105 2106 2107 2108 2109 2109 2110 2111 2112 2112 2113 2114 2115 2116 2117 2118 2119 2119 2119 2119 2110 2111 2111 2112 2113 2114 2115 2116 2117 2118 2119 2119 2110 2110 2110 2111 2112 2113 2114 2115 2116 2117 2118 2118 2119 2120 2121 2121 2121 2122 2123 2124 2125 2126 2127 2128 2128 2128 2128 2129 2130 315 315 4 Chine card 2652 register dual addressing test. 2128 2129 2130 315 315 316 315 317 31	ı		This test hit hangs the line persenter has for the purpose	
2105 2106 2107 2108 2108 2109 This test inits the line card and then checks if the 2661 2110 2111 2112 2113 TEST 4 2115 2116 2117 This test initialization test. 2118 2119 2110 This test inits the line card and then checks if the 2652 2111 2112 2113 TEST 4 Line card register initialization test. 2114 2115 2116 This test inits the line card and then checks if the 2652 2117 2118 2119 2120 TEST 5 2121 Line card 2661 register dual addressing test. 2122 2123 This test inits the line card and checks the 2661 registers 2124 2125 This test inits the line card and checks the 2661 registers 2126 2127 This test inits the line card and checks the 2661 registers 2126 2127 TEST 6 Line card 2652 register dual addressing test. X x This test inits the line card and checks the 2652 registers 2128 2128 Line card 2652 register dual addressing test. X x This test inits the line card and checks the 2652 registers 2129 2130 This test inits the line card and checks the 2652 registers 2131 This test inits the line card and checks the 2652 registers 2131 This test inits the line card and checks the 2652 registers 2131	1		of determining if the generate had neglightly hit has say straight	
2105 2106 2107 2108 2109 2109 2110 2111 2111 2112 2113 2114 2115 2115 2116 2117 2118 2118 2119 2119 2119 2110 2110 2111 2112 2113 2114 2114 2115 2115 2116 2117 2118 2118 2119 2120 2120 2121 2122 2123 2124 2125 2126 2127 2128 2128 2128 2128 2129 2130 2131 215	ı		at on short type faulte	
2106 2107 2108 2109 2109 2110 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2119 2110 2110 2111 2112 2113 2114 2114 2115 2116 2117 2118 2118 2119 2120 2121 2120 2121 2120 2121 2120 2121 2120 2121 2120 2121 2120 2121 2120 2121 2122 2123 213 214 215 216 217 218 219 219 2100 2120 2121 2120 2121 2120 2121 2120 2121 2120 2121 2120 2121 2120 2121 2120 2121 2120 2121 2120 2121 2120 2121 2120 2121 2120 2121 2120 2121 2120 2122 2123 2124 2125 2126 2127 2128 2126 2127 2128 2128 2128 2128 2129 2130 2131 215 This test inits the line card and checks the 2661 registers (reg space 8 - 15) 2128 2129 2130 2131 215 This test inits the line card and checks the 2652 registers (reg space 8 - 15) 2131 2131 214 215 215 216 217 218 219 2130 2131 218 219 219 2131	Į		at or short type rautts.	
Line card reg clear on INIT test. 2108 2109 This test inits the line card and then checks if the 2661 2110 2111 2112 2113 TEST 4 2114 2115 2116 This test inits the line card and then checks if the 2652 2117 2118 2119 2120 TEST 5 2120 TEST 5 Line card 2661 register dual addressing test. 2121 2122 2123 This test inits the line card and checks the 2661 registers 2124 (reg space 0 7) and generic registers (reg space 8 - 15) 2126 2127 TEST 6 2128 2129 2120 TEST 6 2127 TEST 6 2128 2129 2130 TEST 6 2129 2130 TEST 6 2128 TEST 6 Line card 2652 register dual addressing test. X - X	ı		TEST 3	
2108 2109 2110 2110 2111 2112 2113 2114 2115 2116 2116 217 218 219 219 210 210 210 210 2117 2118 2119 2120 2121 2120 2121 2120 2121 2120 2121 2120 2121 2120 2121 2120 2121 2122 2123 2124 2125 2126 2127 2128 2128 2128 2128 2129 2130 2130 2131 2155 2166 2177 2188 2189 2199 2190 2190 2100 2100 2100 2100 210	ı			
This test inits the line card and then checks if the 2661 registers which should be cleared on INIT are in fact cleared. IEST 4 Line card register initialization test. Itest 4 Line card and then checks if the 2652 registers which should be cleared on INIT are in fact cleared. Itest 5 Line card 2661 register dual addressing test. Itest 6 Line card 2661 register dual addressing test. Itest 6 Line card 2662 registers (reg space 8 - 15) Itest 7 Line card 2662 register dual addressing test. Itest 7 Line card 2662 register dual addressing test. Itest 7 Line card 2662 register dual addressing test. Itest 7 Line card 2662 register dual addressing test. Itest 7 Line card 2662 register dual addressing test. Itest 8 Line card 2662 register dual addressing test. Itest 161 Line card 26652 register for 26552 registers (reg space 8 - 15) Itest 161 Line card 26652 registers (reg space 8 - 15) Line card 26652 register dual addressing test. Itest 161 Line card 26652 registers (reg space 8 - 15) Line card 26652 register for 26552 registers (reg space 8 - 15)	1		Line card reg clear on thir test.	
2110 2111 2112 2113 214 2114 215 216 217 218 219 219 210 219 210 210 2117 210 210 2118 2119 2120 2120 2121 2120 2121 2121 2121	ı		This test in its the line sand and then should is the 2661	
cleared. 2112 2113 2114 2114 2115 2116 2116 2117 2118 2119 2120 2120 2121 2121 2122 2123 2123 2124 2125 2125 2126 2127 2128 2127 2128 2128 2129 2120 2120 2121 2120 2121 2121 2122 2123 2123	ı			
TEST 4 Line card register initialization test. X X	l			
TEST 4 Line card register initialization test. This test inits the line card and then checks if the 2652 registers which should be cleared on INIT are in fact cleared. Test 5 Line card 2661 register dual addressing test. This test inits the line card and checks the 2661 registers Line card 2661 register dual addressing test. This test inits the line card and checks the 2661 registers (reg space 0 7) and generic registers (reg space 8 - 15) Test 6 Line card 2652 register dual addressing test. This test inits the line card and checks the 2652 registers This test inits the line card and checks the 2652 registers This test inits the line card and checks the 2652 registers (reg space 0 - 7) and generic registers (reg space 8 - 15)	1		creaties.	
Line card register initialization test.	l		TEST A	
This test inits the line card and then checks if the 2652 registers which should be cleared on INIT are in fact cleared. 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2127 2128 2128 2129 2130 2130 2130 This test inits the line card and checks the 2661 registers (reg space 0 7) and generic registers (reg space 8 - 15) EST 6 Line card 2652 register dual addressing test. X X 2128 2130 This test inits the line card and checks the 2652 registers (reg space 8 - 15)	ı			
This test inits the line card and then checks if the 2652 registers which should be cleared on INIT are in fact cleared. Its test inits the line card and checks the 2661 registers the card and checks the 2661 registers that the line card and checks the 2661 registers (reg space 0 7) and generic registers (reg space 8 - 15) for dual addressing. Its test inits the line card and checks the 2661 registers (reg space 8 - 15) for dual addressing. Its test inits the line card and checks the 2652 registers that the line card and checks the 2652 registers (reg space 8 - 15) It is test inits the line card and checks the 2652 registers (reg space 8 - 15)	۱		Line card register initialization test.	
registers which should be cleared on INIT are in fact cleared. 2119 2120 2121 2121 2122 2123 2124 2125 2126 2127 2126 2127 2128 2127 2128 2128 2129 2130 This test inits the line card and checks the 2661 registers (reg space 0 7) and generic registers (reg space 8 - 15) for dual addressing. TEST 6 Line card 2652 register dual addressing test. X X 2129 2130 This test inits the line card and checks the 2652 registers (reg space 8 - 15)	١		This test inits the line cand and then shocks if the 2652	
cleared. 2119 2120 TEST 5 2121 Line card 2661 register dual addressing test X 2122 2123 This test inits the line card and checks the 2661 registers 2124 (reg space 0 7) and generic registers (reg space 8 - 15) 2125 for dual addressing. TEST 6 2128 2129 2130 This test inits the line card and checks the 2652 registers (reg space 0 - 7) and generic registers (reg space 8 - 15)	Ì			
TEST 5 2121 2122 2123 2124 2125 2126 2127 2127 2128 2128 2129 2130 This test inits the line card and checks the 2661 registers (reg space 0 7) and generic registers (reg space 8 - 15) for dual addressing. TEST 6 Line card 2652 register dual addressing test. X X 2129 2130 This test inits the line card and checks the 2652 registers (reg space 8 - 15)	Ì			
TEST 5 Line card 2661 register dual addressing test X			Clear ed.	
Line card 2661 register dual addressing test. Line card 2661 register dual addressing test. This test inits the line card and checks the 2661 registers (reg space 0 7) and generic registers (reg space 8 - 15) for dual addressing. TEST 6 Line card 2652 register dual addressing test. X X 2129 This test inits the line card and checks the 2652 registers (reg space 8 - 15)			IFST 5	
2122 2123 2124 2125 2125 2126 2127 2128 2128 2129 2130 2130 2130 2131 This test inits the line card and checks the 2661 registers (reg space 0 7) and generic registers (reg space 8 - 15) for dual addressing. TEST 6 Line card 2652 register dual addressing test. X X 2129 2130 This test inits the line card and checks the 2652 registers (reg space 0 - 7) and generic registers (reg space 8 - 15)	1			
This test inits the line card and checks the 2661 registers (reg space 0 7) and generic registers (reg space 8 - 15) 2125 2126 2127 TEST 6 2128 2129 2130 This test inits the line card and checks the 2652 registers (reg space 0 - 7) and generic registers (reg space 8 - 15)	١		Time card boot register dual addressing test.	
2124 (reg space 0 7) and generic registers (reg space 8 - 15) 2125 for dual addressing. 2126 2127 TEST 6 2128 Line card 2652 register dual addressing test. X X 2129 2130 This test inits the line card and checks the 2652 registers 2131 (reg space 0 - 7) and generic registers (reg space 8 - 15)	١		This test inits the line cand and checks the 2661 masistans	
2125 2126 2127 2128 2129 2130 2131 for dual addressing. TEST 6 Line card 2652 register dual addressing test. X X 2129 2130 This test inits the line card and checks the 2652 registers (reg space 0 - 7) and generic registers (reg space 8 - 15)	ı		(neg space () 7) and generic periotens the zone gisters	
2126 2127 TEST 6 2128 Line card 2652 register dual addressing test. X X 2129 2130 This test inits the line card and checks the 2652 registers 2131 (reg space 0 - 7) and generic registers (reg space 8 - 15)			for dual addression	
2127 2128 2129 2130 This test inits the line card and checks the 2652 registers 2131 (reg space 0 - 7) and generic registers (reg space 8 - 15)	١		TOT GOOD BOOTESSTING.	
2128 2129 2130 2131 Line card 2652 register dual addressing test. X X This test inits the line card and checks the 2652 registers (reg space 0 - 7) and generic registers (reg space 8 - 15)			IFST 6	
2129 2130 This test inits the line card and checks the 2652 registers 2131 (reg space 0 - 7) and generic registers (reg space 8 - 15)		2128		
2130 This test inits the line card and checks the 2652 registers (reg space 0 - 7) and generic registers (reg space 8 - 15)	١	2129	Line care total register qual addressing test.	
2131 (reg space 0 - 7) and generic registers (reg space 8 - 15)	1		This test inits the line cand and charle the 2652 masistans	
	1			
Tor doll addressing.	-			
	I		idi addi addi essirigi	

2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144	T E M M M 2 2 I E 3 3 3 6 6 N X 1 1 1 6 5 T T T 0 0 1 2 L L 0 1 2 L L 0 1 2 L L 0 1 2 L L 0 1 2 L L 0 1 2
2146 2147 2148 2149 2150	Line card 2661/2652 register interference test. (THIS TEST IS SKIPPED BECAUSE 2661 MODE WAS REMOVED FROM THE M3100.) This test checks for interference between registers of the 2661 and 2652 protocol chips.
2151 2152 2153	TEST 8 Line card 2661/2661 register interference test X
2154 2155 2156	This test checks for interference between registers of the the 2 2661 protocol chips on the line card.
2157 2158 2159	TEST 9 Bit bang 2661 and generic registers X
2160 2161 2162 2163 2164	This test bit bangs the line card generic registers (regaddr 8 - 15) and the 2661 registers (regaddresses 0 - 7). Also checks scanner retry on mode registers with forced par err.
2165 2166 2167	TEST 10 Bit bang line card 2652 and generic registers. X X
2168 2169 2170	This test bit bangs the line card generic registers (reg addr 8 - 15) and the 2652 registers (reg addresses 0 - 7).
2171 2172 2173	TEST 11 Modem in register external loopback test. X X X X
2174 2175 2176	This test bit bangs the modem in register via the modem output register and an external loopback connector.
2177 2178 2179	TEST 12 2652 select and 2661 xmitter ready test X - X
2180 2181 2182 2183	This test verifies that 2661 and 2652 mode can be selected if applicable. Functioning of 2661 xmit buff avail <txbav>, xmitter empty <txemt> and xmitter ready <txrdy> bits is verified.</txrdy></txemt></txbav>

2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198	T E S T N O C S T T T T T T T T T T T T T T T T T T	M M M 2 2 I E 3 3 3 6 6 N X 1 1 1 6 5 T T 0 0 0 1 2
2199 2200 2201	This test checks the functioning of the 2652 transf related bits <txbav>, <txen2> and <tsom>. No data actually looped. Checks are made in both BOP and B</tsom></txen2></txbav>	is
2202	accounty 100ped. Checks are made in both for and bi	CP MODES.
2203 2204	TEST 14 2661 receiver check.	X - X X
2205 2206 2207 2208	This test checks the functioning of the 2661 RCV decrease (RCVDAV) and RCVR enable <rxen1> bits. The test is in async mode. Verifies operation of line par <syn< td=""><td>performed</td></syn<></rxen1>	performed
2209 2210 2211	TEST 15 2652 receiver check.	x x x x -
2212 2213 2214 2215	This test checks the functioning of the 2652 RCV days avail <rxdav> and RCVR enable <rxen2> bits.</rxen2></rxdav>	ata
2216 2217 2218	TEST 16 2661 all character length data xfer test.	X X - X -
2219 2220 2221	Loop data pattern through 2661 (async mode) for 5, and 8 bit characters at 19.2 kbaud.	6, 7
2222 2223 2224	TEST 17 M3101 transmit buffer ram address sequence test.	- X
2225 2226 2227 2228	Insure that transmitter buffer ram address pointer being autoincremented, following each write to the control byte, when 'load ram' is set in transmit by control register.	ram
2229 2230 2231 2232	TEST 18 M3101 transmit ram data test.	- X
2233 2234	Verify that all transmit data, and command byte ran are free of stuck bits.	m bytes

2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2245 2246	T E M M M 2 2 I E 3 3 3 3 6 6 N X 1 1 1 6 5 T T 0 0 0 0 1 2 L L L L L L L L L L L L L L L L
2248 2249 2250 2251 2252 2253 2254 2255	M3101 autoload of transmit control r⇒m test. Verify that with 'load ram' set in transmit buffer control, that a data byte written to the multi memory register will be placed into the data portion of the transmit ram, and at the same time, causes a default value to be placed into the same ram address, then autoincrements the ram address pointer.
2256 2257 2258 2259 2260 2261 2262 2263 2264	TEST 20 M3101 low speed transmit ram data transfer test X X - This test, operating in the maintenance mode at 19.2 kbaud, will verify operation of the transmit ram, in the buffered mode at 19.2 kbaud TEST 21 M3101 transmit buffer ram address overflow test X X -
2265 2266 2267 2268 2269 2270 2271	Operating in the maintenance mode at 19.2 kbaud this test will verify that an overflow of the ram address buffer will set 'end of buffer' and 'transmit buffer avail'. TEST 22 M3101 buffered mode transmitter underrun test X X -
2273 2274 2275 2276 2277 2278 2279	Operating in the maintenance mode at 19.2 kbaud this test will verify that while a data transmission from the transmit buffer ram is taking place, clearing 'send ram' will cause a transmitter underrun. TEST 23 M3101 high speed bop internal loopback test. - X X -
2280 2281 2282 2283 2284 2285	(UTILIZES DIAGNOSTIC MICROCODE) Operating in maintenance mode at 500 kbaud, internal loopback, bop mode, with the line card in the buffered mode, will verify that data can be successfully transferred.

2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300	E 3 1 1 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0 1	3 1 0 2	61 ASYNC.	52	I E X T T . L C C C C C C C C C C C C C C C C C C
2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311	SAME AS #24, EXCEPT IN EXTERNAL LOOPBACK TEST 25 M3101 high speed BCP internal loopback test. (UTILIZES DIAGNOSTIC MICROCODE) Operating in maintenance mode at 500 kbaud, internal loopback, BCP mode, with line card in the buffered mode, will verify that data can be successfully transferred.	×	-	-	-	X -
2312 2313 2314 2315 2316 2317 2318 2319	TEST 26 M3101 high speed, BOP mode, force XMT BUFF RAM - parity error. (UTILIZES DIAGNOSTIC MICROCODE) This test will verify that on detection of a transmit buffer ram parity error, during a data transfer attempt, 'transmitter error' bit will set.		-	-	-	X -

2321	3.9 TEST SUMMARIES For CIDSDA Line Card Test #2						
2322 2323	Т	_			_	_	
2324	Ė	H			2	٠,	I E N X
2325	Š	1	1	1	6	5	ŤŤ
2326	T	ō	ō	õ			: :
2327		Ō.	1	2			ĹĹ
2328	N				Α		0 0
2329 2330	0						0 0
2331		•	•			•	PP
2332	•	•	•	•	Ň	•	
2333	•	•	•	•	C	•	
2334	TEST 1 All baud rates data xfer test.	•	• ,	÷	÷	•	х :
2335	120. 1 2000 . deta data x/c/ test.	-	-	^	^	-	^ -
2336	Loop and check data data pattern through 2661 (async mo	ode)				
2337	via internal at all baud rates from 50mbaud to 19.2 kb/	bue					
2338	Baud rate accuracy is not checked.		•				
2339							
2340 2341	TEST 2 2661 All stop bit length dela xfer test.	-	- 3	X	X	-	X -
2342	Loop data pattage via 2001 and and the A. R. C.						
2343	Loop data pattern via 2661 async mode with 1, 1.5 and 2	2					
2344	stop bits. Check data and relative timing to verify the the correct number of stop buts are being used.)t					
2345	the correct number of stop pres are being used.						
2346	TEST 3 2652 Sync generation test.	Y	Y	_	_	v	- X
2347		^	^	_	-	^	- ^
2348	Check the ability of the 2652 to generate syn character	rs					
2349	from the syn register and xmit holding register. Also						
2350	check the ability to strip the 1st 2 syn characters and	t					
2351	the ability to discriminate against non-syn characters.						
2352 2353	TECT 4 26E2 Thomas About Alexander						
2354	TEST 4 2652 Transmitter flag generation test.	X X	Χ.	-		X	X -
2355	Check the ability of the 2661 (bop mode) to generate an						
2356	strip flags characters, transmit data where data = flag	10					
2357	Data integrity verifies 0 stuffing.	, .					
2358							
2359	TEST 5 2652 BOP mode 2ndary addr RSOM and REOM test.	x :	X	_	_	X	- X
2360						•	~
2361	Loop data in 2652 bop internal loopback mode with secon	da	ry				
2362	address recognition enabled. Data integrity. RCVR error	`S	-				
2363	and the ability of REOM to set and clear is checked.						
2364 2365	TEST 6 2652 BCD made internal data unas total		,				.,
2366	TEST 6 2652 BCP mode internal data wrap test.	x >	Κ -	•	- }	X)	X -
2367	Loop a data pattern in 2652 internal loopback mode and						
2368	verify the data integrity. Test is performed at 19.2 kg		4				
2369	and for 5 thru 8 bit character lengths.	, 440	•				

2371 2372 2373 2374 2375	T E S T	M M M 3 3 3 1 1 1 0 0 0 0 1 2	6	5	I E N X T T
2376 2377 2378 2379	N 0		A S Y N	•	0 0 0 0 P P
2380	•		C		
2381 2382 2383	TEST 7 2652 BOP mode data wrap/ bit stuff test.	хх:	:	×	х:
2384 2385 2386	Loop a data pattern in 2652 bop mode at 19.2 kbaud f thru 8 bits/char, and at 4.8 kbaud for 2-3 bits/char The data pattern exercises the 2652 bit stuffing fea	acter.			
2387 2388 2389	TEST 8 2652 0/1/2 Starting syn test.	x x -	-	X	x -
2390 2391 2392 2393	Attempt to loop data in 2652 internal loopback bop m 0, 1 and 2 starting syn characters. The receiver sho up only with 2 leading syns.	ode with uld sync			
2394 2395	TEST 9 2652 Mult start syns w/wo strip sync.	x x -	-	X	X -
2395 2397 2398 2399 2400	Loop a data pattern with multiple starting and embed with strip syn disabled verify that 2 starting syns stripped. With strip syn enabled, verify that all st syns are stripped.	are	,		
2401 2402	TEST 10 2652 Multiple syn character test.	X X -	-	X	X -
2403 2404 2405	Data patterns are looped using different syn charact find stuck bits or lines in the syn related circuitr	ers to y			
2406 2407	TEST 11 2652 Syn character discrimination test.	X X -	-	X	Χ -
2408 2409 2410 2411 2412	An attempt is made to loop data using xmitted syn ch differing from syn characters in the low byte par re bit. If the RCVR syncs up an error is indicated. Cor chars are also xmitted to verify thet the RCVR can s	g by 1 rect syn			
2412 2413 2414	TEST 12 2652 Secondary address mode test.	X X -	-	X	X -
2415 2416 2417	This test checks the ability of the 2652 2ndary addraged mode bit to put the 2652 into 2ndary address mode.	ess			
2418 2419	TEST 13 Right/wrong secondary address test.	x x -	-	X	X -
2420 2421 2422	Attempt to loop data patterns 2ndary addresses which incorrect by 1 bit. No data xfer should occur. Corre addresses are also used to verify that data xfers ca	ct 2ndary	,		

2424	7	
2424 2425	T	
2426	5 5 5 6 6 N 7 1 1 1 6 5 T 1	
2427	T 000 12.	1
2428	012	•
2429	N A. O.	i
2430	0	
2431	Y . P I	ś
2432	· · · · · · · · · · · · · · · · · · · ·	
2433	· · · · · · · · · · · · · · · · · · ·	
2434		
2435	TEST 14 2652 All parties addressed enable test. X X - X X	
2436		
2437	This test checks the ability of the 2652 to reject an all	
2438	parties message when not in the all parties addressed mode.	
2439		
2440	TEST 15 2652 All parties addressed detection $XX - XX$	
2441	discrimination test.	
2442		
2443	With all parties addressed (apa) set, attempt to loop data	
2444	with 2ndary addresses differing from all parties address	
2445	(377) by 1 bit. Data should not be received. The correct all	
2446	parties address (377) is also used to verify that data can	
2447	be received in this mode. A correct 2nd addr is sent to	
2448	verify reception in apa mode.	
2449	TEST 16 OCEO About 41 About 11	
2450	TEST 16 2652 Abort detection/generation test. $X X X X$	-
2451	While leading date a short is and about 19704	
2452	While looping data a check is made that setting TEOM sends	
2453	abort if idle = 0 and sends a flag if idle = 1. Abort reception should cause RAB and REOM to set. A check is made	
2454 2455		
2456	that these bits properly clear. Flag reception should allow receipt of the character before the flag.	
2457	receipt of the character before the flag.	
2458	TEST 17 2652 Go-shead gen/detect, abort with go-shead X X - X X	
2459	test.	•
2460	test.	
2461	Check the functionality of the 2652 go-ahead generation and	
2462	detect features incl the <rab ga="">, <teom> and <tga> bits.</tga></teom></rab>	
2463	the state of the s	
2464	TEST 18 2661 Async forced break test X X - X	_
2465		
2456	Verify that the 2661 command register break bit	
2407	is functional.	
2463		
2469	TEST 19 2661 Async mode parity error test (no error) X X - >	(
2470		
2471	Verify 2661 async mode data can be looped with odd and even	
2472	parity checking enabled without a parity error occurring.	
2473		
2474	TEST 20 2661 Async mode odd/even parity gen/det test X X - X -	
2475		
2476	Loop data with odd and even parity checking enabled. Parity	
2477	errors are forced and verified via the parity error bit.	
2478	With with parity disabled, the parity err bit should not set.	

2480 2481 2482 2483 2484 2485 2486 2487 2488 2488 2489 2490 2491	T E S T N 0 TEST 21 2661 Async overrun test.	100	1 0 1	M 3102 · · · · X	61 ASYNC .		NT .LOOP	door
2492 2493 2494 2495	Generate an overrun while looping data in 2661 async mand verify that the overrun bit sets.	ode	ŧ					
2496	TEST 22 2661 Async mode framing error test.	-	-	X	×		X	
2497 2498 2499 2500 2501	Check the ability to detect a framing error. Framing errors are generated by looping data at different xmit and RCV clock rates.							
2502 2503	TEST 23 2652 Error control modes test.	X	X	-	-	X	×	
2504 2505 2506 2507	This test loops data in each of the 2652 error control Errors are generated and error detection is verified. It is also made to verify that error detection can be disc	A (CN	eck				
2508	TEST 24 2652 Underrun test.	X	X	-	-	X	X	
2509 2510 2511 2512	The 2652 response to an underrun is checked in both BOP and BCP mode with the IDLE bit both set and clear.							
2513	TEST 25 2652 Overrun test.	X	X		-	X	×	
2514 2515 2516 2517 2518	Generate an overrun in both BOP and BCP mode. Verify to the RCVR status reg overrun bit is set, and that it can be cleared via a RCVR status reg read, a reset error corn by disabling the receiver.	n		nd,				

2520	4.0 GENERAL INFORMATION For CIDSEA CBT Test
2521 2522	4.1 PROGRAM ABSTRACT
2523 2524 2525 2526	This program is a repair level diagnostic for the M3112 CBT (Console, Boot, Terminator) module.
2526 2527 2528 2529	The CBT (M3112) is A standard Hex module with Unibus SPC pinout that contains:
<i>2</i> 530	 ROM Bootstrap supporting 8 ROM sockets (64kb total).
2531 2532	2. Off/On/Lock/Standby key switch
2533 2534	3. Start and Test pushbuttons
2535 2536 2537 2538	 Four seven segment leds to identify operator action (e.g. replace bad unit)
2539 2540 2541	Serial Line Unit fixed at 1200 baud, for a virtual console.
2542 2543 2544	 EIA console serial line connector, for local control of the 11/24.
2545 2546	Unibus terminator for the end of the Unibus.
2547 2548 2549	This diagnostic has been written for use with the diagnostic runtime services software (DR>). These services provide the interface to the operator and to the software environment.
2550 2551	4.2 SYSTEM REQUIREMENTS
2552 2553	The Minimum system required is:
2554 2555	1. 11/24 Processor with its SLU1 set to 1200 baud
2556 2557	2. 28Kw of Unibus memory
2558 2559	3. (BT (Console,Boot,Terminator) module
2560 2561	4.4 PREREQUISITES
2562 2563 2564	The $11/24$ option diagnostic (CJDFA) or equivalent must be run to insure a working SLU1.
2565 2566 2567	4.5 ASSUMPTIONS
2567 2568	The SLU1 in the 11/24 Processor must be functional.

```
2570
                                              4.6 OPERATING INSTRUCTIONS
 2571
 2572
                                              Refer to section 2.6 for a complete description of the
 2573
                                              operating instructions.
 2574
 2575
                                              The following is a sample CBT diagnostic run:
 2576
 2577
                                                Start the Diagnostic under DRS
2578
2579
                                                      DR> STA/FLA:PNT:HOE/PAS:1
2580
2581
                                                      CHANGE HW (L) ? N
2582
2583
                                                      TST 001: READ/WRITE REGISTER TEST
2584
                                                      TST 002: PCR REGISTER TEST
2585
                                                      TST 003: MAINTENANCE REGISTER TEST
2586
                                                      TST 004: RECEIVER CSR REGISTER TEST
2587
                                                      TST 005: DLART INTERNAL LOOPBACK TEST (10 SECS)
2588
                                                      TST 006: CBT TO 11/24 SLU1 TEST (20 SECS)
2589
                                                      TST 007: UNIBUS REGISTER ADDRESS DECODE TEST
2590
                                                      TST 008: ROM CRC-16 CHECKWORD TEST
2591
                                                      TST 009: SEVEN SEGMENT DISPLAY REGISTER TEST
2592
                                                      TST 010: SINGLE LEDS DISPLAY TEST
2593
                                                      TST 011: CONFIGURATION REGISTER PRINTOUT TEST
2594
                                                               CONFIGURATION REGISTER CONTENTS
                                                              BIT<8>=1 JUMPER W4 IS NOT INSTALLED
2595
2596
                                                              BIT<7>=1 JUMPER W1 IS NOT INSTALLED
2597
                                                              BIT<6>=1 JUMPER W2 IS NOT INSTALLED
2598
                                                              BIT<5>=1 JUMPER W3 IS NOT INSTALLED
2599
                                                              BIT<4>=1
                                                                        BATTERY BACKUP IS NOT PRESENT
2600
                                                              BIT<3>=0 MARGINING BOX IS NOT PRESENT
2601
                                                              BIT<2>*0 UNUSED
                                                              BIT<1>=1 TEST PUSHBUTTON IS OFF
2602
2603
                                                              BIT<0>=1 ONE PAM SET IS PRESENT
2604
                                                      TST 012: ROM CONFIGURATION PRINTOUT TEST
                                                              ROM 0 - PART NUMBER IN ROM = 23-abcde-fa
2605
                                                                        SLOT NUMBER IN ROM = 0
2606
2607
                                                                        SIZE IN ROM
                                                                                           = 1KB
2608
                                                                        CRC CALCULATED
                                                                                           = 000000
2609
                                                              ( THIS IS REPEATED FOR ALL EIGHT ROMS )
2610
2611
                                                      DR>
2612
2613
2614
                                                 Tests 11 and 12 will be skiped when the UAM flag is set.
2615
2616
                                                              Example: DR> START/FLA:PNT:UAM
2617
                                              4.7 HARDWARE QUESTIONS
2618
2619
2620
                                              When a diagnostic is started, the runtime services will prompt
```

CZLDIAO LOADABLE IMAGE MACRO M1200 25-APR 85 14:05 PAGE 53

the user for hardware information by printing:

CHANGE HW (L) ?

You must enter Y after a STArt command, unless the information has been preloaded via the setup utility. See the XXDP+ manual for more information on the setup utility.

The DRS will then ask for the number of units to test. For this diagnostic always answer 1.

For Example: CHANGE HW (L) ? Y # UNITS (D) ? 1

4.8 SOFTWARE QUESTIONS

This diagnostic does NOT ask any software questions.

4.9 ERROR MESSAGE FORMATS

The error messages are in the following format:

M3112 HRD ERR 00514 ON UNIT 00 TST 005 SUB 007 PC:12762 CBT Data error in loopback mode

EXPD: 000005 RECV: 000004 XOR: 000001

Where:

- 1. "M3112" is the CBT module name
- "HRD ERR" indicates a non-recoverable (hard) error. All CBT errors are considered hard errors, or fatal (FTL ERR) errors.
- "00514" is the test and error number. This example is test 5 error number 14.
- "ON UNIT 00" is Fixed. The CBT consists of only one unit per processor.
- 5. "TST 005 SUB 007" indicates test 5 subtest 7 was executing at error call.
- 6. "PC:12762" is the virtual pc at the error. The program may actually be executing at a different physical PC if it is running under a monitor other than XXDP+.

2671	7. "EXPD:" is the expected data.
2672 2673	8. "RECV:" is the received data.
2674	
2675	9. "XOR: " is the bits that are different between the
2676	EXPD and RECV data.
2677	
2678	4.10 TEST SUMMARIES for CIDSEA
2679	
2680	TEST 1: READ/WRITE REGISTER TEST
2681	
2682	This test verifies the READ/WRITE register is addressable
2683	from the 11/24 and has no bits shorted together or stuck at
2684	a high or low level.
2685	
2686	TEST 2: PAGE CONTROL REGISTER (PCR) TEST
2687	
2688	This test verifies the PCR is addressable from the 11/24
2689	and has no bits shorted together or stuck at a high or low
2690	level.
2691	
2692	TEST 3: MAINTENANCE REGISTER TEST
2693	T
2694	This test verifies the MAINTENANCE register is addressable
2695	from the 11/24 and has no bits shorted together or stuck at
2696	a high or low level.
2697	TEST A COT DESCRIPTION OF DESCRIPTION TOOT
2698	TEST 4: CBT RECEIVER CSR REGISTER TEST
269 9 2700	This hash wer's a Aby DIADT DESCRIPTION OF A A
2701	This test verifies the DLART RECEIVER CSR register is
2702	addressable from the 11/24 and has no bits shorted together
2703	or stuck at a high or low level.
2704	TEST 5: CBT DLART INTERNAL LOOPBACK TEST
2705	1631 3: COT DEART INTERNAL LOUPDACK TEST
2706	This test verifies that data can be transmitted to the CBT
2707	serial line unit (DLART) and received in loop back mode.
2708	In addition the DLART status bits are checked.
2709	In Boot con the Bean states bits are theorem.
2710	TEST 6: CBT TO 11/24 SLU1 TEST
2711	120. 01. 00. 10 22/27 0602 1601
2712	This test verifies data can be transmitted between the CBT
2713	serial line unit (DLART) and the 11/24 serial line unit
2714	(SLU1).
2715	
2716	TEST 7: UNIBUS REGISTER ADDRESS DECODE TEST
2717	
2718	This test verifies that the CBT register address decode
2719	logic is functioning correctly so that each register will
2720	only respond to their valid Unibus addresses.

TEST 8: ROM CRC-16 CHECKWORD TEST

This test verifies each ROM CRC-16 CHECKWORD (checksum) is correct.

The test first searches all eight ROM slots for roms. A slot is assumed empty if -1 is read back from the first and last locations.

Each ROM is read and a CRC-16 CHECKWORD is calculated. It is verified the result of the CRC calculation including the CHECKWORD blasted into the ROM is zero.

TEST 9: SEVEN SEGMENT LEDS DISPLAY TEST

This test will verify the display register will cause a Unibus Timeout if written into with a byte instruction. The Seven segment led display is also tested.

Here is how the digits are formed in the seven segment display test:

Each segment and decimal points are lit individually in sequence.

TEST 10: SINGLE LEDS DISPLAY TEST

This test will light the single leds in a fixed sequence. The CBT contains Four single leds (with room reserved for two more) arranged in a row. They will be used to indicate status such as cable faults or line faults. There are two other leds located in the TEST and START switches.

The test will light the leds in the following sequences:

- 1. All Leds
- 2. No Leds
- 3. Light each Led in turn from left to right
- 4. Turn off each led in turn from left to right

This is not a Manual Intervention test but will require an operator to determine if the display is correct.

2771 2772 2773 2774	
2775	
2776	
2777	
2778	
2779 2780	
2781	
2782	
2783	
2784	
2785	
2786	

TEST 11: CONFIGURATION PRINTOUT TEST

This is a Manual Intervention test to printout the contents of the Configuration Register. The Configuration Register is a Read-only register that indicates which options are present, such as hardware jumpers on the CBT module.

TEST 12: ROM CONFIGURATION PRINTOUT TEST

This is a Manual Intervention test to printout the configuration of the Roms currently installed in the CBT. The test sizes automatically for the roms and calculates the CRC-16 on each ROM.

The calculated CRC-16 is always required to be zero, since it includes the CHECKWORD blasted into the ROM.

222222222	2789012345678901234567890123345688888888888888888888888888888888888	
2	828 829 830 831 832 833 835 835 836	

5.0 GENERAL INFORMATION for SYSEXE

The system exerciser (SYSEXE) is a RSX11-S task which is part of the DECSA Loadable Diagnostic Image (LDI). Its purpose is to create as much activity between the PDP-11/24 and PAM/LINE units as possible. This is accomplished by transmitting and receiving 576 byte data messages on all available lines. These lines may be M3100/M3101 SYNC or M3102 ASYNC and the DEUNA. If mixed line cards are sized by SYSEXE, the majority line type will be exercised.

Activity is built up gradually by phases.

- PHASE O START PAM O AND LOOP DATA MESSAGES ON EACH LINE PRESENT.
- PHASE 1 START PAM 1 WHILE KEEPING PAM 0 GOING. LOOP DATA MESSAGES ON EACH LINE PRESENT.
- PHASE 2 KEEPING BOTH PAMS GOING START THE UNA LOOPING DATA MESSAGES.

5.1 OPERATING INSTRUCTIONS

To execute SYSEXE at the PLU> prompt type "RUN SYSEXE" it will then prompt you for number of passes and if you want to run with loopbacks connected.

5.2 LINE AND SLOT IDENTIFICATION UNDER SYSEXE

		LI	NE		LINE	
slot 1	}	0	8)	slot 2) 1 9	}
3	}	2	10	}	4) 3 11)
5)	4	12	}	6) 5 13	}
7)	6	14	}	8 } 7 15)
))))
9)	0	8	}	10) 1 9	}
11)	2	10	}	12) 3 11	}
13	}	4	12)	14 } 5 13)
15	}	6	14	}	16 } 7 15	}

```
2839
                                               6.0 UPDATING CSVLDI.SYS (LDI BLO6)
 2840
 2841
                                               These instruction are intentionally general due to the large
 2842
                                               number of possible load device names on VMS and RSX11m+
 2843
                                               systems. See the system manager for the specific device name
2844
                                               of RLO2 or magtape on the target system. It is also
2845
                                               recommended that you verify the location of the
2846
                                               disk:[targetuic](this area was created when the operational
2847
                                               DECSA software package was installed) for the LDI with the
2848
                                               system manager.
2849
2850
                                               The distribution media is in Files11 format. Label name is
2851
                                               CZLDIA. After copying, verify CSVLDI.sys size is 1002 blocks.
2852
2853
                                               VMS installation do:
2854
                                                       For RL02 do:
2855
2856
                                                         $ mount r102:czldia
2857
                                                         $ copy/contiguous
2858
                                                         $_From: r102:[ldi]csvldi.sys
2859
                                                         $_To: sys$system:csvldi.sys
2860
2861
                                                       End RL02.
2862
2863
                                                       For Tape do:
2864
2865
                                                           mount tape:czldia
2866
                                                         $ copy/contiguous
2867
                                                         $_From: tape:csvldi.sys
                                                         $_To: sys$system:csvldi.sys
2868
2869
2870
                                                       End Tape.
                                               End VMS installation.
2871
2872
                                              RSX11m+ installation do:
2873
2874
                                                       For RLO2 do (DCL assumed):
2875
2876
                                                         > mount r102:czldia
                                                         > copy/contiguous
2877
2878
                                                         From? r102:[1di]csvldi.sys
2879
                                                         To? disk:[targetuic]csvldi.sys
2880
2881
                                                       End RL02.
2882
2883
                                                       For Tape do (DCL assumed):
2884
2885
                                                         > mount tape:czldia
2886
                                                         > copy/contiguous
2887
                                                         From? tape:csvldi.svs
2888
                                                         To? disk: [targetuic]csvldi.sys
2889
2890
                                                       End Tape.
                                              End RSX11.
2891
```

2893 2894		7.0 KNOWN PROBLEMS WITH LDI BLO6	
2895		This is the current list of problems with LDI BLO6. It is	
2896 2897		assumed that these are software problems and should be find BLO7.	xed
2898 2899		a SYSSYS arrang when attented the accord time from DIII a	
2900		 SYSEXE errors when started the second time from PLU >. The LDI must be reloaded. 	
2901 2902		o Control C not handled by PLUMON.	
2903 2904		• • • • • • • • • • • • • • • • • • • •	44.
2905		Refer to sections 2.7 and 2.8 "NOTES" for help or problem.	this
2906 2907		o M3101 in slot 1 causing M3100s in other slots to error	•
2908 2909		while running SYSEXE.	
2910	000001	.END	

CZLDIAO LOADABLE IMAGE MACRO M1200 25-APR-85 14:05 PAGE 60 SYMBOL TABLE

. ABS. 000000 000 000000 001 ERRORS DETECTED: 0

VIRTUAL MEMORY USED: 19 WORDS (1 PAGES) DYNAMIC MEMORY: 20324 WORDS (78 PAGES) ELAPSED TIME: 00:01:16 .CZLDIA.SEQ/-SP=CZLDIA.MEM