

C 34-51, 58-75, 82-99,  
106, 107, 109-124, 131-148,  
155-172, 179-196, 203-220

+12 INT  
0.022UF  
25V, +80% -20%

C52, 54, 56, 76, 78, 80, 100, 102,  
104, 125, 129, 149, 151, 153, 173, 175, 177,  
197, 199, 201, 221, 223, 127, 222


-5 INT  
6.8UF  
20V, 20%

C53, 55, 77, 79, 81, 101, 103, 105, 126,  
128, 130, 150, 152, 154, 174, 176, 178,  
198, 200, 202, 57,

+12 INT  
6.8UF  
20V, 20%

C31-33, 226, 227  
+5 INT  
0.022UF  
25V, +80% -20%

TABULATION BLOCK	
DASH NO.	DESCRIPTION
-01	4K, NO PARITY, NO BBU, MEDIUM SPEED
-02	8K, NO PARITY, NO BBU, MEDIUM SPEED
-03	16K, NO PARITY, NO BBU, MEDIUM SPEED
-04	32K, NO PARITY, NO BBU, MEDIUM SPEED
-05	4K, NO PARITY, WITH BBU, MEDIUM SPEED
-06	8K, NO PARITY, WITH BBU, MEDIUM SPEED
-07	16K, NO PARITY, WITH BBU, MEDIUM SPEED
-08	32K, NO PARITY, WITH BBU, MEDIUM SPEED
-09	32K, NO PARITY, WITH BBU, HIGH SPEED
-10	16K, PARITY, WITH BBU, MEDIUM SPEED
-11	32K, PARITY, WITH BBU, MEDIUM SPEED
-12	32K, PARITY, WITH BBU, HIGH SPEED
-13	16K, NO PARITY, NO BBU, HIGH SPEED
-17	16K, MOS RAM, HIGH SPEED MEMORY
-18	16K, MOS RAM, HIGH SPEED, BBU
-19	16K, MOS RAM, HIGH SPEED, BBU, PARITY
-20	24K, MOS RAM, MED. SPEED, MEMORY
-21	24K, MOS RAM, MED. SPEED, W/ BBU
-22	24K, MOS RAM, MED. SPEED, BBU, PARITY
-23	32K, MOS RAM, HIGH SPEED



COMPONENT SIDE

UNUSED GATES / IC						
IC DESIG	IC TYPE	UNUSED PINS	IC DESIG	IC TYPE	UNUSED PINS	
		IN OUT			IN OUT	
80	74S03	1,2 3				
80	74S03	4,5 6	4	74S08	4,5 6	
82	74S02	12,13 5,6,7				
86	74LS14	11 10	13	74S132	12,13 11	
95	74128	5,6 4				
95	74128	8,9 10	20	74125	1,2 3	
			20	74125	4,5 6	
			30	74S10	9,10 8	
			36	74S00	4,5 6	
			36	74S00	1,2 3	
			37	7438	1,2 3	
			37	7438	12,13 11	
			44	74LS08	1,2 3	
			49	74S00	9,10 8	
			56	74LS00	4,5 6	
			56	74LS00	9,10 8	
			56	74LS00	12,13 11	
			58	74S04	3 4	
			58	74S04	9 8	
			58	74S04	11 10	
			62	74LS86	1,2 3	
			71	74S03	4,5 6	
			71	74S03	9,10 8	

- 10. THESE IC'S ARE CONNECTED TO +5V INT: IC'S 1,2,5,7,8,23,24, 29, 35, 44, 50, 51, 52, 54, 55, 56, 67, 82, 84, 85, 87-102.
- 11. COMPONENTS & CIRCUITRY NOTED NOT USED ON -01 THRU -10, -12, -13, -17 THRU -23
- 12. FOR REQUIREMENT, TYPE, VALUE, OR ASSY POSITION OF OPTIONAL COMPONENTS SEE COMPONENT OPTION TABULATION BLOCK (ZONE AR-17).
- 13. ETCH REPRESENTED BY LINES A, B & C WILL BE CUT PRIOR TO INSTALLATION OF SW1
- 14. CAPACITOR VALUES ARE IN MICROFARADS 15%, 100V.
- 15. REFERENCE DESIGNATIONS INTENTIONALLY OMITTED: C108, C18, R14.
- RESISTOR PACK VALUES ARE IN OHMS.
- RESISTOR VALUES ARE IN OHMS ±5% 1/4W.
- LAST REF DESIGNATION USED: IC 248, Q14, CR13, RPE, R67, C227, L2, T1, SW2, J4, BT1, VR2, LED1, W3, EG.
- FOR LOGIC DASH NO. SEE TABULATION BLOCK.
- NOTES: UNLESS OTHERWISE SPECIFIED

REVISIONS				
REV	DESCRIPTION	DR	CH	DATE
F0	PRODUCTION RELEASE EN001E	B4	K2	11/19/82 W.C.

PROPRIETARY RIGHTS NOTICE  
THIS DOCUMENT AND INFORMATION THAT IT CONTAINS ARE THE PROPERTY OF COMPUTER AUTOMATION, INC. RIGHTS TO DUPLICATE OR OTHERWISE COPY THIS DOCUMENT AND RIGHTS TO DISCLOSE THE DOCUMENT AND SUCH INFORMATION TO OTHERS AND THE RIGHT TO USE THE INFORMATION CONTAINED THEREIN, MAY BE ACQUIRED ONLY BY WRITTEN PERMISSION SIGNED BY A DULY AUTHORIZED OFFICER OF COMPUTER AUTOMATION, INC.

ComputerAutomation  
18651 Von Karman, Irvine, Calif 92664

TITLE  
LOGIC DIAGRAM 32K MOS RAM  
HI SPEED MEMORY W/ BBU & PARITY

NOTES UNLESS SPECIFIED  
1. TOLERANCES  
.XX ±.03 ANGULAR ±1/4°  
.XXX ±.010  
2. BREAK ALL SHARP EDGES .010 APPROX.  
3. ALL DIM. IN INCHES


SIZE DWG. NO.  
D 75-53707-XX

DO NOT SCALE DRAWING SCALE = NONE SHT. 1 OF 14

COMPONENT OPTION TABULATION BLOCK

DASH NO.	IC 97	C11	C12	C13	C10	R5A	R5B	R7	R8	R60	R11A	R11B	R46	R61	R62	RPI	SW1	JUMPERS	CR14	R48
-01	-	510PF	330PF	-	-	-	100	100	-	A	-	10	6.8K	10	10	A	-	W1,W2	IN4448	10
-02	-	510PF	330PF	-	-	-	100	100	-	B	-	10	6.8K	10	10	B	-	W1,W2		10
-03	-	510PF	330PF	-	-	-	100	100	-	C	-	10	6.8K	10	10	C	-	W1,W2		10
-04	74128	510PF	330PF	-	-	-	100	100	-	D	-	10	6.8K	10	10	D	-	W1,W2		10
-05	-	510PF	330PF	-	-	-	100	100	-	A	-	10	6.8K	10	10	A	-	-		10
-06	-	510PF	330PF	-	-	-	100	100	-	B	-	10	6.8K	10	10	B	-	-		10
-07	-	510PF	330PF	-	-	-	100	100	-	C	-	10	6.8K	10	10	C	-	-		10
-08	74128	510PF	330PF	-	-	-	100	100	-	D	-	10	6.8K	10	10	D	-	-	IN4448	10
-09	74128	150PF	200PF	-	-	-	100	100	-	D	-	10	6.8K	10	10	D	✓	-	-	10
-10	-	-	-	200PF	330PF	10	-	-	100	C	10	-	-	-	-	C	-	-	-	10
-11	74128	-	-	200PF	330PF	10	-	-	100	D	10	-	-	-	-	D	✓	-	-	10
-12	74128	150PF	-	200PF	330PF	-	100	-	100	D	10	-	-	-	-	D	-	-	-	10
-13	-	150PF	200PF	-	-	-	100	100	-	B	-	10	6.8K	10	10	B	✓	W1,W2	-	10
-17	-	150PF	200PF	-	-	-	100	100	-	C	-	10	6.8K	10	10	C	-	W1,W2	-	10
-18	-	150PF	200PF	-	-	-	100	100	-	C	-	10	6.8K	10	10	C	-	-	-	10
-19	-	150PF	-	200PF	330PF	-	-	-	100	C	10	-	-	-	-	C	-	-	-	10
-20	74128	150PF	330PF	-	-	-	100	100	-	*	-	10	6.8K	10	10	*	-	W1,W2	IN4448	-
-21	74128	150PF	330PF	-	-	-	100	100	-	*	-	10	6.8K	10	10	*	-	-	IN4448	-
-22	74128	-	-	200PF	330PF	10	-	-	100	*	10	-	-	-	-	*	-	-	-	-
-23	74128	150PF	200PF	-	-	-	100	100	-	D	-	10	6.8K	10	10	D	-	W1,W2	-	10

\* RPI AND R60 ARE NOT USED ON 24K (DASH NO.S -20, -21, -22) AND BOARD IS CONNECTED WITH JUMPERS AS SHOWN BELOW.



\* 24 K PATCH  
-20, -21 AND -22 ONLY  
JUMPERS REPRESENTED  
BY HEAVY LINES

PROPRIETARY RIGHTS NOTICE  
THIS DOCUMENT AND INFORMATION THAT IT CONTAINS ARE THE PROPERTY OF COMPUTER AUTOMATION, INC. RIGHTS TO DUPLICATE OR OTHERWISE COPY THIS DOCUMENT AND RIGHTS TO DISCLOSE THE DOCUMENT AND SUCH INFORMATION TO OTHERS AND THE RIGHT TO USE THE INFORMATION CONTAINED THEREIN, MAY BE ACQUIRED ONLY BY WRITTEN PERMISSION SIGNED BY A DULY AUTHORIZED OFFICER OF COMPUTER AUTOMATION, INC.

SIZE	D	75-53707-XX	REV	FO
				SHT. 2A OF

B  
75-53707-XX  
FO

A

P1	SIGNAL	DIRECTION	LOCATION
PIN 1	GND	IN	C8
2	GND	IN	C8
3	+12V	↑	C4
4	+12V	↑	↑
5	+12V	↓	↓
6	+12V	↓	↓
7	-12V	IN	C6
8	-12V	IN	C6
9	DPIN-	IN	B9
10	DPOT-	OUT	B9
11	NU		
12	NU		
13	+5V	IN	D8
14	+5V	IN	D8
15	NU		
16	AL-	IN	B45
17	MACK-	OUT	B49
18	RD-	IN	A48
19	EBA-	IN	A48
20	SLB-	IN	A48
21	NU		
22	MDIS-	IN	C53
23	NU		
24	NU		
25	NU		
26	NU		
27	GND	IN	C8
28	GND	IN	C8
29	NU		
30	↑		
31	↑		
32			
33			
34			
35	↓		
36	NU		
37	MBIN	IN	B11
38	MBOT	OUT	B11
39	DB00-	OUT	D33
40	DB01-	OUT	D33
41	DB02-	OUT	C33
42	DB03-	OUT	C33
PIN 43	+5V	IN	D8

P1	SIGNAL	DIRECTION	LOCATION
PIN 44	+5V	IN	D8
45	DB04-	OUT	D33
46	DB05-	↑	D33
47	DB06-	↑	D33
48	DB07-	↑	C33
49	DB08-	↑	C33
50	DB09-	↑	C33
51	DB10-	↓	B33
52	DB11-	OUT	B33
53	NU		
54	NU		
55	NU		
56	NU		
57	EXEC-	IN	A48
58	NU		
59	GND	IN	C8
60	GND	IN	C8
61	NU		
62	NU		
63	NU		
64	NU		
65	IUR-	OUT	C60
66	ILI-	OUT	C82
67	NU		
68	↑		
69	↑		
70	↓		
71	↓		
72	NU		
73	+5V	IN	D8
74	+5V	IN	D8
75	NU		
76	↑		
77	↑		
78			
79			
80	↓		
81	↓		
82	NU		
83	PRIN-	IN	B10
84	PROT-	OUT	B10
85	GND	IN	C8
PIN 86	GND	IN	C8

P2	SIGNAL	DIRECTION	LOCATION
PIN 1	GND	IN	B8
2	GND	IN	B8
3	NU		
4	↑		
5	↑		
6	↑		
7	↓		
8	NU		
9	DPIN-	IN	B11
10	DPOT-	OUT	B11
11	NU		
12	NU		
13	+5V	IN	C8
14	+5V	IN	C8
15	MST-	IN	D54
16	NU		
17	↑		
18	↑		
19	↑		
20	↓		
21	NU		
22	MDIS-	IN	C64
23	AB08-	↑	C48
24	AB09-	↑	B48
25	AB10-	↑	B48
26	AB11-	↑	B48
27	GND		B8
28	GND		B8
29	AB12-	↑	B48
30	AB13-	↓	B48
31	AB14-	↓	B48
32	AB15-	IN	B48
33	DB16-	OUT	B82
34	DB17	OUT	A82
35	NU		
36	NU		
37	MBIN	IN	D64
38	MBOT	OUT	C60
39	DB00-	↑	D33
40	DB01-	↑	D33
41	DB02-	↓	C33
42	DB03-	OUT	C33
PIN 43	+5V	IN	C8


P2	SIGNAL	DIRECTION	LOCATION
PIN 44	+5V	IN	C8
45	DB04-	OUT	D33
46	DB05-	OUT	D33
47	DB06-	OUT	D33
48	DB07-	OUT	C33
49	NU		
50	NU		
51	NU		
52	NU		
53	DB12-	OUT	B33
54	DB13-	OUT	B33
55	DB14-	OUT	A33
56	DB15-	OUT	A33
57	NU		
58	NU		
59	GND	IN	B8
60	GND	IN	B8
61	NU		
62	NU		
63	CLK-	IN	D64
64	NU		
65	NU		
66	NU		
67	IAR-	IN	B85
68	NU		
69	RST-	IN	B85
70	NU		
71	RSE-	IN	C85
72	NU		
73	+5V	IN	C8
74	+5V	↑	B8
75	AB03-	↑	C48
76	AB04-	↑	↑
77	AB05-	↑	↑
78	AB06-	↓	↓
79	AB07-	↓	C48
80	AB00-	↓	D48
81	AB01-	↓	D48
82	AB02-	IN	D48
83	PRIN-	IN	B10
84	PROT-	OUT	B10
85	GND	IN	B8
PIN 86	GND	IN	B8

J1	SIGNAL	DIRECTION	LOCATION
PIN 1	DOSL-	OUT	C65
2	NU		
3	DISC-	OUT	C65
4	DOSF-	↑	B65
5	DOSU-	↑	C65
6	DISU-	↓	B65
PIN 7	DISF-	OUT	B65

J2	SIGNAL	DIRECTION	LOCATION
PIN 1	BS13-	IN	D46
2	BS12-	IN	D46
3	BS14-	IN	D46
4	NU		
5	INTER-	IN	C46
6	QDD-	↑	C46
7	ENABLELOW	↑	C46
8	ENABLEHIGH	↑	C46
9	GND		B46
10	GND		B46
11	GND	↓	B46
12	GND	IN	B46
13	NU		
14	NU		
15	NU		
PIN 16	NU		

J3	SIGNAL	DIRECTION	LOCATION
PIN 1	FALK-	OUT	C65
2	WELBT-	OUT	C65
3	NU		
4	NU		
5	NU		
6	NU		
7	REF-	OUT	C65
8	CS7-	↑	D65
9	CS4-	↑	D65
10	CS5-	↑	D65
11	WELBT-	↑	C65
12	CS4-	↑	D65
13	CS3-	↑	D65
14	CS2-	↑	D65
15	CS1-	↓	D65
PIN 16	CS0-	OUT	D65

J4	SIGNAL	DIRECTION	LOCATION
PIN 1	FRON-	OUT	C65
2	NU		
3	NU		
4	REF1-	OUT	C65
5	REFC	OUT	C65
6	MB-	OUT	C65
PIN 7	FSTOP-	OUT	C65



PROPRIETARY RIGHTS NOTICE  
 THIS DOCUMENT AND INFORMATION THAT IT CONTAINS ARE THE PROPERTY OF COMPUTER AUTOMATION, INC. RIGHTS TO DUPLICATE OR OTHERWISE COPY THIS DOCUMENT AND RIGHTS TO DISCLOSE THE DOCUMENT AND SUCH INFORMATION TO OTHERS AND THE RIGHT TO USE THE INFORMATION CONTAINED THEREIN, MAY BE ACQUIRED ONLY BY WRITTEN PERMISSION SIGNED BY A DULY AUTHORIZED OFFICER OF COMPUTER AUTOMATION, INC.


SIZE	D 75-53707-XX	REV	F0
			SHT. 2 OF

LOWER RAM ARRAY TABULATION BLOCK	
DASH NO'S.	IC'S USED
-01, -05	103-118
-02, -06	103-118 121-136
-03, -04, -07, -08, -09, -13, -17, -18, -20, -21, -23	103-118 121-136 139-154 157-172
-10, -11, -12, -19, -22	103-174

**LOWER RAM ARRAY**  
(SEE TABULATION BLOCK FOR IC'S USED IN EACH ASSY)

5280'S / 4060'S

- MA04L (C54)
- MA05L (C54)
- MA01L (D54)
- MAD0L (D54)
- MAD2L (D54)
- MA03L (D54)
- MA06 (B55)




**PROPRIETARY RIGHTS NOTICE**  
THIS DOCUMENT AND INFORMATION THAT IT CONTAINS ARE THE PROPERTY OF COMPUTER AUTOMATION, INC. RIGHTS TO DUPLICATE OR OTHERWISE COPY THIS DOCUMENT AND RIGHTS TO DISCLOSE THE DOCUMENT AND SUCH INFORMATION TO OTHERS AND THE RIGHT TO USE THE INFORMATION CONTAINED THEREIN, MAY BE ACQUIRED ONLY BY WRITTEN PERMISSION SIGNED BY A DULY AUTHORIZED OFFICER OF COMPUTER AUTOMATION, INC.

SIZE	D	75-53707-XX	REV	FO
				SHT. 3 OF

75-53707-XX



DATA INPUT-OUTPUT.




PROPRIETARY RIGHTS NOTICE  
 THIS DOCUMENT AND INFORMATION THAT IT CONTAINS ARE THE PROPERTY OF COMPUTER AUTOMATION, INC. RIGHTS TO DUPLICATE OR OTHERWISE COPY THIS DOCUMENT AND RIGHTS TO DISCLOSE THE DOCUMENT AND SUCH INFORMATION TO OTHERS AND THE RIGHT TO USE THE INFORMATION CONTAINED THEREIN, MAY BE ACQUIRED ONLY BY WRITTEN PERMISSION SIGNED BY A DULY AUTHORIZED OFFICER OF COMPUTER AUTOMATION, INC.


SIZE	D	75-73707-XX	REV	F0
				SHT. 5 OF

D  
 C  
 B  
 A  
 75-53707-XX  
 REV. F0


ADDRESS BUFFERS




BANKING SELECT




INTERLEAVE MUX




INVALID DATA DETECT



WRITE ENABLE




BYTE MODE



PROPRIETARY RIGHTS NOTICE
THIS DOCUMENT AND INFORMATION THAT IT CONTAINS ARE THE PROPERTY OF COMPUTER AUTOMATION, INC. RIGHTS TO DUPLICATE OR OTHERWISE COPY THIS DOCUMENT ARE RESERVED TO COMPUTER AUTOMATION, INC. AND SUCH INFORMATION TO OTHERS AND THE RIGHT TO USE THE INFORMATION CONTAINED THEREIN, MAY BE ACQUIRED ONLY BY WRITTEN PERMISSION SIGNED BY A DULY AUTHORIZED OFFICER OF COMPUTER AUTOMATION, INC.

Table with columns: SIZE (D), Part Number (75-53707-XX), REV (F0), and SHT. 6 OF.




PROPRIETARY RIGHTS NOTICE  
 THIS DOCUMENT AND INFORMATION THAT IT CONTAINS ARE THE PROPERTY OF COMPUTER AUTOMATION, INC. RIGHTS TO DUPLICATE OR OTHERWISE COPY THIS DOCUMENT AND RIGHTS TO DISCLOSE THE DOCUMENT AND SUCH INFORMATION TO OTHERS AND THE RIGHT TO USE THE INFORMATION CONTAINED THEREIN, MAY BE ACQUIRED ONLY BY WRITTEN PERMISSION SIGNED BY A DULY AUTHORIZED OFFICER OF COMPUTER AUTOMATION, INC.

SIZE	D	REV	F0
75-53707-XX		SHT. 7 OF	





**BANKING SELECT MUX**





**INTERNAL BANKING SWITCH SETTINGS**

**TABLE I**

SIGNAL NAME	BS12	A12	BS13	A13	BS14	A14
BANK CONFIG.	SW1-1	SW1-2	SW1-3	SW1-4	SW1-5	SW1-6
2 X 4K	ON	OFF	OFF	ON	OFF	ON
4 X 4K	ON	OFF	ON	OFF	OFF	ON
8 X 4K	ON	OFF	ON	OFF	ON	OFF
2 X 8K	OFF	ON	ON	OFF	OFF	ON
4 X 8K	OFF	ON	ON	OFF	ON	OFF
2 X 16K	OFF	ON	OFF	ON	ON	OFF
ANY SIZE NORM	OFF	ON	OFF	ON	OFF	ON
IPD 1	OFF	ON	OFF	ON	ON	OFF
IPD 2	OFF	ON	OFF	ON	ON	OFF
CSD 1	OFF	ON	OFF	ON	OFF	ON
CSD 2	OFF	ON	ON	OFF	ON	OFF

**TABLE 2**

SIGNAL NAME	MUX	IPD-2	CSD2-6	DIS 2	GND	ESW
BANK CONFIG.	SW2-2	SW2-4	SW2-6	SW2-7	SW2-8	SW2-1
IPD 1	ON	ON	OFF	OFF	ON	ON
IPD 2	ON	OFF	OFF	OFF	ON	ON
CSD 1	OFF	OFF	OFF	ON	OFF	OFF
CSD 2	OFF	OFF	ON	OFF	ON	OFF
ALL OTHER CONFIG'S	OFF	OFF	OFF	OFF	ON	ON












**PROPRIETARY RIGHTS NOTICE**  
 THIS DOCUMENT AND INFORMATION THAT IT CONTAINS ARE THE PROPERTY OF COMPUTER AUTOMATION, INC. RIGHTS TO DUPLICATE OR OTHERWISE COPY THIS DOCUMENT AND RIGHTS TO DISCLOSE THE DOCUMENT AND SUCH INFORMATION TO OTHERS AND THE RIGHT TO USE THE INFORMATION CONTAINED THEREIN, MAY BE ACQUIRED ONLY BY WRITTEN PERMISSION SIGNED BY A DULY AUTHORIZED OFFICER OF COMPUTER AUTOMATION, INC.

SIZE	D	75-53707-XX	REV	FO
				SNT. 9 OF

75-53707-XX  
 REV FO



PARITY




-10,-11,-12,-19,-22 ONLY

PROPRIETARY RIGHTS NOTICE  
 THIS DOCUMENT AND INFORMATION THAT IT CONTAINS ARE THE PROPERTY OF COMPUTER AUTOMATION, INC. RIGHTS TO DUPLICATE OR OTHERWISE COPY THIS DOCUMENT AND RIGHTS TO DISCLOSE THE DOCUMENT AND SUCH INFORMATION TO OTHERS AND THE RIGHT TO USE THE INFORMATION CONTAINED THEREIN, MAY BE ACQUIRED ONLY BY WRITTEN PERMISSION SIGNED BY A DULY AUTHORIZED OFFICER OF COMPUTER AUTOMATION, INC.

SIZE	75-53707-XX	REV	FO
D			
		SHT. // OF	

75-53707-XX  
 FO

TIMING: 550 NS HIGH SPEED, 32 K MOS RAM




**PROPRIETARY RIGHTS NOTICE**  
 THIS DOCUMENT AND INFORMATION THAT IT CONTAINS ARE THE PROPERTY OF COMPUTER AUTOMATION, INC. AND RIGHTS TO DISCLOSE THE DOCUMENT AND SUCH INFORMATION TO OTHERS AND THE RIGHT TO USE THE INFORMATION CONTAINED THEREIN, MAY BE ACQUIRED ONLY BY WRITTEN PERMISSION SIGNED BY A DULY AUTHORIZED OFFICER OF COMPUTER AUTOMATION, INC.

SIZE	D	75-53707-XX	REV	FD
				SHT. 12 OF

D  
 C  
 B  
 A  
 DRAWING NO. 75-53707-XX FD

TIMING: 700 NS MEDIUM SPEED  
32 K MOS RAM

0 15 45 75 105 135 165 195 225 255 285 315 345 375 405 435 465 495 525 555 585 615 645 675 705



**PROPRIETARY RIGHTS NOTICE**  
THIS DOCUMENT AND INFORMATION THAT IT CONTAINS ARE THE PROPERTY OF COMPUTER AUTOMATION, INC. RIGHTS TO DUPLICATE OR OTHERWISE COPY THIS DOCUMENT AND RIGHTS TO DISCLOSE THE DOCUMENT AND SUCH INFORMATION TO OTHERS AND THE RIGHT TO USE THE INFORMATION CONTAINED THEREIN, MAY BE ACQUIRED ONLY BY WRITTEN PERMISSION SIGNED BY A DULY AUTHORIZED OFFICER OF COMPUTER AUTOMATION, INC.

SIZE	D	75-53707-XX	REV	F0
			SHT.	13 OF

104 103 102 101 100 99 97

D  
C  
B  
A

DRAWING NO. 75-53707-XX REV F0

MEMORIC DEFINITIONS

A12 to A14	THESE ARE THE SELECTED ADDRESS LINES FROM THE STANDARD MEMORY PATCH THAT WILL BE USED AFTER PASSING THROUGH A LOT OF LOGIC TO SELECT ONE ROW IN THE RAM ARRAY.	EXT BAT	EXTERNAL BATTERY CONNECTION. SNAP TERMINALS ARE PROVIDED OR INCREASING BATTERY BACKUP TIME.	MDIS-	A TTL BUFFERED MDIS- SIGNAL.	IMT-	THIS IS A SIGNAL TO INACTIVATE THE MEMORY WHEN INTERLEAVED SO IT WILL ONLY RESPOND TO THE PROPER ODD OR EVEN ADDRESS.
A500- to A515-	ADDRESS BUSS BITS.	EXT RES	EXTERNAL CHARGING RESISTOR. SNAP TERMINALS ARE PROVIDED TO ADD A POWER RESISTOR TO ALLOW CHARGING OF THE EXTERNAL BATTERY.	MLB	MEMORY LOWER BYTE. THIS IS THE REGISTERED SLB SIGNAL WHEN TRUE IN BYTE MODE WILL SELECT THE LOWER BYTE OF DATA.	+5INT	THE INTERNAL +5 VOLT LINE SEPARATE FROM THE NORMAL +5 LINE. WITH BATTERY BACKUP SYSTEM IT IS GENERATED FROM A +6 VDC BATTERY AND REGULATING CIRCUITS.
AL-	AUTOLOAD SIGNAL. RECEIVES AND DRIVES THIS LINE IN THE EVENT OF LOST POWER WHEN USING BATTERY BACKUP.	EXT PAR	THIS IS THE LATCHED EXEC SIGNAL USED BY THE PARITY CIRCUITS TO ALLOW PARITY TO BE GENERATED AND CHECKED EXTERNALLY BY A MEMORY DRIVING DEVICE.	MOUT64K	THIS SIGNAL INDICATES THAT A MEMORY MODULE UPPER LIMIT PLUS ONE IS 64K AND BECOMES THE LEAST SIGNIFICANT BIT FOR THE MBOT DATA STREAM.	+12 INT	THIS IS THE RAM POWER BUSS WHICH IS GENERATED BY THE D.C. TO D.C. CONVERTER AND REGULATORS ON BATTERY BACKUP BOARDS.
AJ1-AJ2	ADDRESS JUGGLER SIGNALS. THESE SIGNALS CHANGE THE MEMORY SIZE TEMPORARILY DURING THE ADDRESS ALLOCATION SEQUENCE WHEN IT IS INTERLEAVED AND/OR BANKED AS A PRIMARY OR ALTERNATE.	FCLK	FORCE CLOCK. THIS IS A CAPABLE TEST POINT TO FORCE THE TIMING SHIFT REGISTER TO SHIFT INTO NEW STATES.	MR15-	THIS IS THE REGISTERED AB15 SIGNAL WHICH SELECTS BYTE MODE OPERATION.	-5VINT	THIS IS A RAM SUPPLY VOLTAGE THAT IS GENERATED BY THE D.C. TO D.C. CONVERTER OR FROM THE -12VDC POWER SOURCE.
AS12 to AS14	SWITCHED ADDRESS LINES. THESE SIGNALS CAN BE EITHER NORMAL SIGNALS FROM THE COMPUTER ADDRESS BUSS OR BANKING SELECT LINES FOR INTERNAL BANKING.	FULL	THIS SIGNAL INDICATES A LOWER BOUNDARY HAS BEEN RECEIVED VIA THE MBIN LINE.	MRE	THIS SIGNAL IS THE MOST SIGNIFICANT BIT OF THAT WILL ADDRESS A MEMORY MODULE.	≥L	GREATER THAN OR EQUAL TO THE LOWER LIMITS. THIS SIGNAL BECOMES TRUE WHEN THE ADDRESS ON THE BUSS IS GREATER THAN OR EQUAL TO THE MEMORY MODULE LOWER LIMIT.
BS12 to BS14	BANK SELECT LINES. THESE ARE EXTERNALLY CONTROLLED SIGNALS THAT WILL SELECT A ROW IN THE RAM ARRAY WHEN USING INTERNAL BANKING.	HOLD-	THIS SIGNAL HOLDS THE ENCODED RAM ARRAY SELECT LINES AS WELL AS AB15-, SLB-, RD- and EXEC- AT T1 AND UNTIL MACK GOES AWAY.	MST-	MEMORY START. THIS IS THE GO SIGNAL FOR THE MEMORY BOARDS.	<U	LESS THAN UPPER LIMIT. WHEN THE ADDRESS ON THE BUSS IS LESS THAN THE MEMORY UPPER LIMIT THIS SIGNAL BECOMES TRUE.
CEX	CHIP ENABLE SIGNALS. THIS IS A HIGH VOLTAGE (+12 VDC) SIGNAL USED TO SELECT AND START A ROW OF RAMS IN THE ARRAY.	IAR	INTERRUPT ADDRESS REQUEST. PROCESSOR GENERATED SIGNAL TO ALLOW INTERRUPTING DEVICES TO PLACE INTERRUPT ADDRESS ON THE BUSS.	NA12 to NA15	NORMALIZED ADDRESS BITS. THESE BITS ARE FORMED FROM A SUBTRACTION OF THE MEMORY LOWER LIMIT FROM THE ADDRESS BUSS VALUE. THEY ARE USED FOR UPPER LIMIT COMPARISON AND NA12 TO NA14 WILL BE DECODED TO SELECT A ROW IN THE RAM ARRAY.		
CLK-	A 1 MHZ FREE RUNNING SIGNAL GENERATED BY THE PROCESSOR.	ILI-	THIS IS A HIGH LEVEL INTERRUPT HAVING PRIORITY THIRD TO ONLY POWER FAIL INTERRUPTS AND CONSOLE INTERRUPTS.	ODD-	THIS SIGNAL SELECTS AN ODD ADDRESS MODULE WHEN INTERLEAVED.		
CLKP-	THE BUFFERED PROCESSOR CLOCK USED IN THE MEMORY ALLOCATION SEQUENCE.	INHIBIT	THIS SIGNAL INHIBITS DOS WHEN DATA IN THE RAM IS NOT VALID.	PDISL-, PDISU-, PDISF-	PARITY DATA INPUT STROBES. THESE ARE THE SAME AS THE DISX SIGNAL EXCEPT WHEN EXTERNAL PARITY BITS ARE TO BE READ THEY ENABLE THE PARITY BIT RECEIVERS.		
CLKT	MEMORY TIMING CLOCK. THIS IS A GATED OSCILLATOR OUTPUT WHICH DRIVES THE SHIFT REGISTER THAT GENERATES ALL INTERNAL MEMORY TIMING.	INTER-	INTERLEAVED. THIS SIGNAL SELECTS INTERLEAVED MEMORY OPERATION.	PLSE-	THIS IS A PROCESSOR OPERATED SIGNAL WHICH IS USED AS THE CONTROL FOR I/O INSTRUCTIONS.		
CR64	CARRY 64. AN ENABLING SIGNAL USED TO INDICATE PRESENT MEMORY SIZE IS 64K.	IPD-	THIS IS A SIGNAL USED FOR IPD SPECIAL BANKING CONFIGURATIONS.	PRD-	POWER DOWN. THIS SIGNAL INDICATES THAT POWER IS DOWN IN A SYSTEM AND THAT THE MEMORY IS TO BE DISABLED FROM OPERATING.		
CSD2	A SWITCHED SIGNAL INDICATING THE POSITION IS FOR ONE OF THE LSI SPECIAL CONFIGURATIONS.	IPUP	A PULL-UP RESISTOR TO THE INTERNAL +5 VOLT BUSS.	PUP, PUP1	THESE ARE LEVEL SIGNALS PULLED UP TO +6 VOLTS WITH RESISTORS.		
CSX-	CHIP SELECT X. THESE ARE LOW TRUE SIGNALS THAT SELECT A PARTICULAR ROW IN THE RAM ARRAY.	IUR-	THIS IS THE INTERRUPT REQUEST LINE WHICH IS USED DURING THE ADDRESS ALLOCATION PROCESS TO SIGNAL THE PROCESSOR HOW MUCH MEMORY IS PRESENT.	PWSTB-	PARITY WRITE STROBE. THIS SIGNAL IS USED TO WRITE INTERNAL PARITY. IT IS TIMED TO WAIT FOR INTERNAL PROPAGATION DELAYS AND THEN ALLOW SETTING OF THE DATA LATCHES (DI6 or DI7).		
D900- to DB17-	DATA BUSS BITS.	JJW	THIS IS A CONNECTING SIGNAL WHOSE NAME DOES NOT DESCRIBE ITS FUNCTION, BUT THINKING OF CLEVER MNEMONICS ALL THE TIME IS IMPOSSIBLE. IT JUST GOES TO ALLOW MACKINH OR NOT WITH THE APPROPRIATE CONDITIONS.	RD-	READ/WRITE LINE. LOW TRUE PROCESSOR OR DMA CONTROLLER DRIVER LINE LOW TRUE FOR READ OPERATION.		
DI0- to DI17	MEMORY INTERNAL DATA BUSS BITS. THE INTERNAL BUSS WHERE DATA INPUT FROM THE COMPUTER COMES TO AND WHERE DATA READ FROM THE MEMORY DEVICES WILL COME BEFORE GOING TO THE DATA BUSS.	L10 to L15	LOWER LIMIT LINES. THESE ARE THE MEMORY LOWER LIMIT LINES RECEIVED BY MBIN.	RDPAR	READ PARITY. THIS SIGNAL STROBES THE EXCLUSIVE OR GATE FOR A PARITY ERROR. IF THE OUTPUT IS HIGH A PARITY ERROR (LOW, TRUE) WILL OCCUR.		
DIS	DISABLE NOT. A SPECIAL DISABLE FOR CSD THAT STOPS THE MEMORY FROM RESPONDING TO ADDRESS SPACE 16K TO 24K.	LBYTE	THIS SIGNAL IS TRUE ON ALL MEMORY OPERATIONS TO CONTROL LOWER BYTE DATA EXCEPT WHEN SELECTING THE UPPER BYTE IN BYTE MODE.	RDR	RESET DATA REGISTER. THIS SIGNAL PRESETS THE DATA REGISTERS HIGH AT THE BEGINNING OF A MEMORY CYCLE AND AT THE END OF A MEMORY CYCLE.		
DIS2-	DISABLE TWO NOT. A SWITCHED VERSION OF DIS-	LMA512 to LMA514	LATCHED MEMORY ADDRESS SELECT. THESE ARE THE ENCODED ADDRESS LINES WHICH WILL SELECT, WHEN DECODED, ONE OF THE RAM ARRAY ROWS.	READ	THE REGISTERED AND BUFFERED RD-LINE.		
DISL-, DISU-, DISF-	DATA INPUT STROBES. ENABLES THE DATA BUSS RECEIVERS FOR WRITE OPERATIONS.	LOAD	THIS IS A SIGNAL WHICH LOADS THE PRESENT MEMORY UPPER LIMIT PLUS ONE INTO A SHIFT REGISTER TO SHIFT TO THE NEXT MEMORY AND TO THE PROCESSOR VIA THE MBOT AND IUR LINES RESPECTFULLY.	REF-, REF1-	REFRESH. THESE LINES INDICATE A REFRESH CYCLE IS IN PROGRESS WHEN THEY ARE LOW.		
DO0 to DO17	DATA OUTPUT FROM 4K RAM DEVICES.	LSB	LEAST SIGNIFICANT BIT. FOR NORMAL MEMORY OPERATION THE LSB IS AB00 BUT WHEN INTERLEAVED AB00 IS AN ODD/EVEN CONTROL BIT AND LSB IS DRIVEN BY MRE OR THE MOST SIGNIFICANT ADDRESS BIT.	REFC-	REFRESH CLOCK. THIS SIGNAL OCCURS APPROXIMATELY EVERY 25 μSECONDS TO SIGNAL A REFRESH CYCLE IS DUE.		
DOS	DATA OUTPUT STROBE. THE STROBE USED TO ENABLE THE GATES THAT CONTROL THE OUTPUT DATA DRIVERS.	LS14	THIS IS THE NEW SERIES DESIGNATION FOR THE PI PRODUCT.	REF REQ-	REFRESH REQUIRED. THIS SIGNAL BECOMES LOW TRUE WHEN THE MEMORY IS NOT BUSY AND A REFRESH CLOCK OCCURS. IT THEN FORCES SIGNAL REF- TO BECOME TRUE AND HENCE A REFRESH CYCLE.		
DO8L-, DO8U-, DO8F	THESE STROBES ENABLE THE OUTPUT DATA DRIVERS DURING A READ CYCLE.	MAXX-, MAXXL-, MAXXU-	THESE ARE THE BUFFERED RAM ARRAY ADDRESS DRIVERS. THE UPPER AND LOWER DESIGNATION REFER TO EACH 16K WORD HALF OF THE ARRAY.	RFA00 to RFA05	REFRESH ADDRESS. THESE SIGNALS COME FROM THE REFRESH COUNTER TO SUPPLY THE ROW ADDRESS FOR THE 4K RAM ICS DURING REFRESH OPERATIONS.		
EBA-	EXTRA BIT OF ADDRESS. AN EXTENDED ADDRESS BIT TO ALLOW ADDRESSING OF 64K WORDS OF MEMORY.	MACK-	MEMORY ACKNOWLEDGE. SIGNAL TO THE PROCESSOR THAT INDICATE DATA IS AVAILABLE (READ CYCLE) OR DATA HAS BEEN REGISTERED (WRITE CYCLE).	RST-	MASTER RESET. THIS IS A COMPUTER GENERATED SIGNAL USED TO RESET THE PARITY ERROR LATCH.		
EN4 to EN4	MEMORY SIZE ENABLER. THESE SIGNALS SELECT THE SIZE OF MEMORY THAT IS PRESENT ON THE MEMORY CARD. SELECTION IS ON THE STANDARD PATCH AREA ON THE MEMORY.	MACKI-	THIS IS THE MEMORY'S OWN ACKNOWLEDGE SIGNAL USED INTERNALLY WHICH IS THEN BUFFERED TO FORM MACK-.	SOURPWR-	SOURCE POWER. THIS SIGNAL INDICATES THE +5 INT VOLTAGE HAS DROPPED BELOW 4.7 VOLTS INDICATING THE BATTERY CAN NO LONGER SUPPLY ENOUGH POWER FOR THE BATTERY BACKUP UNIT.		
ENABLE HIGH	A MEMORY ENABLE SIGNAL USED TO ENABLE PRIMARY MEMORY MODULES IN EXTERNALLY BANKED CONFIGURATIONS.	MACKINH-	MACK INHIBIT. THIS SIGNAL DISABLES MACK IN THE EVENT OF A PARITY ERROR WHEN THE INTERNAL CHECKING IS DONE BY THE MEMORY.	STOP-	THE STOP SIGNAL INDICATES THAT TIMING PHASES T5 AND T4 HAVE ARRIVED WHICH IS AN END OF CYCLE.		
ENABLE LOW	A MEMORY ENABLE SIGNAL USED TO ENABLE ALTERNATE MEMORY MODULES IN EXTERNALLY BANKED CONFIGURATIONS.	MANDM-	A FORMING OF MDIS AND MACKI- SIGNALS USED TO DISABLE THE MEMORY FROM RESPONDING DURING POWER FAIL CONDITIONS OR TO NEW MEMORY CYCLES UNTIL THE PREVIOUS CYCLE IS CLEARED. IT'S ALSO A POPULAR CANDY FOR KIDS.	STRB	THIS SIGNAL READS DATA FROM THE RAMS BY ENABLING THE GATE FEEDING THE DATA LATCH.		
ENBL-	A DISABLE SIGNAL TO: 1) DISABLE PRIMARY MEMORY MODULES IN EXTERNALLY BANKED CONFIGURATIONS OR 2) DISABLE A SECTION OF MEMORY FROM RESPONDING IN CSD SPECIAL BANKED CONFIGURATIONS.	MAS13, MAS14	MULTIPLXED ADDRESS SELECT. THESE SIGNALS ARE USED FOR INTERNALLY BANKED CONFIGURATIONS WHICH HAVE SPECIAL APPLICATIONS, I.E., CSD, IPD.	T0- to T5-	INTERNAL MEMORY TIMING SIGNAL. THESE SIGNALS ARE DECODED TO SET UP ALL MEMORY TIMING.		
ENLO	A SWITCHED ENABLE LOW SIGNAL.	MB-	MEMORY BUSY. THIS SIGNAL INDICATES A MEMORY HAS BEGUN A MEMORY CYCLE AND CANNOT BE DISTURBED UNTIL IT'S FINISHED.	TEOC-	TIME END OF CYCLE. THIS SIGNAL RESETS THE 6 BIT SHIFT REGISTER USED IN GENERATING THE MEMORY TIMING AT THE END OF A MEMORY CYCLE.		
ERRLB, ERRUB	THESE ARE BYTE ERROR SIGNALS ACTIVATED ON PARITY READ ERRORS.	MBIN	MEMORY BOUNDARY IN. THE MEMORY MODULES LOWER LIMIT IS SEND IN ON THIS LINE FROM EITHER A PROCESSOR OR LOWER ADDRESS MEMORY MODULE.	U12 to U15	UPPER LIMIT. THESE SIGNALS RESULT FROM ADDING THE MEMORY SIZE TO THE MEMORY MODULES LOWER LIMIT.		
ERROR	THIS IS A LATCHED PARITY ERROR SIGNAL FROM EITHER ERRLB OR ERRUB.	MBOT	MEMORY BOUNDARY OUT. THIS SIGNAL IS THE NEXT MEMORY MODULES LOWER LIMIT WHICH IS FORMED FROM THE PRESENT MODULES UPPER LIMIT PLUS ONE.	WELB-, WELU-	WRITE ENABLE LOWER AND UPPER BYTES. THESE ARE THE READ/WRITE LINES TO THE MEMORY DEVICES.		
EXEC-	SELECT COMMAND. THIS SIGNAL IS NORMALLY DRIVEN DURING ALL SELECT OR SELECT AND PRESENT INSTRUCTIONS, BUT IS USED BY THE MEMORY TO ALLOW PARITY TO BE GENERATED BY THE MEMORY DRIVING ONTO THE BUSS PARITY DATA BITS DURING A READ MEMORY CYCLE.	MDIS-	MEMORY DISABLE. A PROCESSOR GENERATED SIGNAL USED WHEN SYSTEM POWER IS INTERRUPTED TO PREVENT SPURIOUS MEMORY CYCLES.	WRT	THIS IS THE REGISTERED-INVERTED RD- LINE WHEN HIGH INDICATES A WRITE CYCLE IS TO OCCUR.		

**PROPRIETARY RIGHTS NOTICE**  
 THIS DOCUMENT AND INFORMATION THAT IT CONTAINS ARE THE PROPERTY OF COMPUTER AUTOMATION, INC. RIGHTS TO DUPLICATE OR OTHERWISE COPY THIS DOCUMENT AND RIGHTS TO DISCLOSE THE DOCUMENT AND SUCH INFORMATION TO OTHERS AND THE RIGHT TO USE THE INFORMATION CONTAINED THEREIN, MAY BE ACQUIRED ONLY BY WRITTEN PERMISSION SIGNED BY A FULLY AUTHORIZED OFFICER OF COMPUTER AUTOMATION, INC.

SIZE	D 75-53107-XX	REV
	FO	

D  
 C  
 B  
 A  
 75-53107-XX  
 REV  
 FO