

10:	LOCATION	FROM	EXT.	LOCATION:
J. L. Chapman	ARH229	E. H. Michehl	5669	ARH293
SUBJECT:				DATE:
CYBER 180 AO/R. Rev. C		•		L/12/78

Attached is the NPP-approved CYBER 180 Architectural Objectives Revision C. This document should be reviewed against existing DR's per the BCCB direction memo of 6/6/78.

The three change summaries attached outline changes in content between Revision B {Rev. 9} and Revision C {Rev. 12}. Picase submit your updated statements of compliance to the NPP Program Office as soon as possible.

E. H. Michehl

Director AD&C

paj

Attachments

JUN 20 REC'D

D CONTROL DATA CORPORATION

TO:	LOCATION:	FROM Baseline Change	EXT.	LOCATION:	
Distribution	1	Control Board		ARHOPS	
SUBJECT: OATE					
Effect of AO/R Revisions	on Exist	ing DR's		6/6/78	

When Revision C of the CYBER 180 AO/R is approved by NPP, the following procedure applies.

All projects operating against an existing CYBER 180 DR will carefully review the revised AO/R and submit a new statement of compliance to the CYBER 180 Program Office within 10 working days of AO/R distribution.

Vice President

'Computer Programming New Product Program Division

Viaé President

Vice President

Computer Development

CHANGES - RE	EV. 11 TO REV. 12	Section		
Section.		7.4.4.9	Two sentences were removed as irrelevant:	
Section			1. Restricting objectives to RL	
1.3	Clarifies S1/THETA project objectives without compromising product line objectives.	• • •	2. Comparative CPU times.	
		7-4-4-10-1	Paragraph removed - not directly related to objectives.	
5.0	No. 15 - a reference for security design objectives.	7.5.1	BASIC speeds and benchmarks redefined.	
3.5.6.1	Clarifies between sensing and recording in the power system.	8.2.3	Will support CYBERAMA.	
	More precision on which disks are brought up by single	8. Y	Clarification.	
•	button power-on. "Quietizing" dropped as a generally required option. Feature matrix moved to section 11.1.5.	8.4.7	NTTR average <u>includes</u> necessary trips for parts. Clarify assumption regarding degraded interruption.	
3.5.6.2	Auto Power Recovery is to require a 2.5 second ride- through MG Set.	8.6.4	Clarifies critical PSR status of initial release.	
3.2.6.4	Further definition of short and long warnings.	9.1	DoD Security Compliance is no longer excluded.	
3.3.4	5) - Same function, less implementation detail.	10.4.1	Clarification, modification for performance is encouraged	
	19} - Clearer terminology. 19} - Eliminates redundant information.	30.4.2	Clarification of intent, remote maintenance interfaces are standard, the subsystem remains to be defined.	
- 3-3-6-2	Clarification of intent relative to compilers and compiler users.	11-1-5	2 port MUX is part of the basic mainframe in both C170 and C180 state.	
3-4-1	0.S. independence made a general product set requirement.	11.1.5	MG Set Options reduced to eliminate proliferation of	
3.4.2.1	In the matrix - added WPASCAL {Wirth PASCAL}.		development projects.	
	17} - Corrects compatibility objective of ALGOL 60 relative to ALGOL 68	11.5	Maintenance cost objectives stated in dollars and %.	
3.4.3.2	Classification "medium, large and very large" revised.	77-4-5	Minimum THETA configuration is 4MB. Maximum defined real memory now is 32MB.	
•	0.5. independence requirement moved to Section 3.4.1.	12.3.1	Clarifies future terminals intent and relation to	
3.5	CYBER 180 will comply with basis DoD security requirements.	عبر	value added networks.	
3.8	Maximum terminal capacity {logical} has been expanded.	12.4.2-3	System Power cost changes.	
5.2.2.1	The Basic 0.S. is also prohibited from source code	12-5	Previous forecasts have been dropped.	
	release for system software security considerations.	12.7.2	Schedul clarification.	
6.0	Dual State link is a 170/180 feature only. MMF shared peripherals restricted to RMS and Front-ends. User validation phased over 2 releases.	12.7.2.2.5	Some items delayed until 6/79.	
•	Accounting phased over 2 releases. Tasking added to R1.			
	Job Dependency to R2. 150 state Basic tape I/O and volumes to R1. Online maintenance of tape in R1 via C170. Index Sequential to R1. All of DBMS phased.	•		
	wer at any hipaga.			

	ery - CYBER 180 AO/R Second Draft of Rev. C (Rev. 11) Rev 10 to Revil	Section	
<u>Section</u>		3.5.6.5	Minor wording changes to clarify the role of automatic
13	Najor Objectives - The specific areas of emphasis for S1 and THETA have been noted along with potential for	· ·	power recovery. Requires that automatic power recovery be implemented in a safe manner.
	impact on priority trade-offs.	3.2.6.4	The time constraints of short and long warnings are clarified.
1.3.1	The release dates for S1 have been clarified.	3.2.6.5	CEM does not monitor ESM or ECS.
1.3.3	The base for performance measurement remains CYBER 73.	3.6.8.3	Added bullet regarding one button power for equipment other than the basic elements.
5.0	Reference 10 has been updated and reference 15 added.		Clarifies the relationship of equipment monitoring and power availability to peripherals in a multi-mainframe
3.1.1.1	Per request of Engineering the terminology for input/ output unit has been revised.		configuration.
3.1.1.2	The probable support of a two IOU configuration has been	3.3.2	A reference to PP usage has been dropped {it was redundant to the earlier description}.
7 2 2 4	noted and a reference to varying memory capacities added.	3.3.4	The entire section on Transaction Processing has been replaced.
3.1.1.4 -	Minor wording changes to reduce the confusion regarding common memory vs. shared memory (the latter is low cost communication medium for dual mainframe configurations only). All other multi-mainframe configurations are independent of requirements for a common memory and the term has been dropped.	3.3.7	Sentence calling program structuring a subset of CYBER 170 Segment Loader has been dropped, was misleading. The discussion of relative importance of loading performance vs. generalized library format has been clarified.
3.1.2	Batch processing has been dropped in priority and further clarification on the relationship between transaction processing and time-sharing has been made.	3-3-6-2	The requirements for interchangeable file formats, etc. have been clarified to apply to compilers and system utilities fremoving the requirement from data management subsystems).
3.2.4	c) Clarifies the S1 channel restrictions f) defines the 2 port console multiplexor and reserves 1 port for remote hardware and software maintenance.	3.3.9.5	Functionally remains the same, the implication of multiple separate files has been removed.
3.2.4.2	Clarifies the PP's restricted accessing to central	3.3.9.6	Further modification/clarification to the accounting section
	memory as a software restriction. Clarifies PP software's relationship to controlware.	3.3.10	A minimum configuration for pure 170 state has been added to support performance objectives in section 7.
3.2.4.3	Adds requirement for controllers to interface to the configuration environment monitor.	3.4.1	The applicability of these general product set technical requirements to interpretive compilers is clarified. Severa
3.2.4.4	Defines the minimum functional characteristics of the basic operator control console, beyond which operating system or diagnostic software cannot use. Clarifies	•	minor typographical corrections are made within the paragraph The very last bullet regarding CYBER 180 system interface standard was redundant and removed.
	the role of the CYBER 170 CC545 console with regard to these requirements (the role of the CC545 in C180 systems remains weekly defined.)	3.4.2.1	Requires that Class I-III compilers must all honor the System Interface Standard. Minor changes support levels in the descriptive matrix. Add transaction interface to the matrix.
3.5.6.1	Temperature monitoring and power control need not be "internal" to a mainframe. Clarifies the use of the dewpoint recorder on 180 systems. Revises the power	3.4.2.2	Clarifies FORTRAN's relationship to ANSI standard.
·	requirement for multi-mainframe configurations to greater power supply availability for shared elements. Clarifies motor generator sets options.		Restructures COBOL section with no change of content. Clarifies BASIC relationship between interpretive and object code generation. Several minor editorial changes made to the other paragraphs with no change in substance.

		, ·.	
Section		Section	
3.4.2.3	Editorial changes have been made to improve clarity without changing basic content. "Random memory management"	5.2.1	"Minor degradation in performance" means compile speed.
3.4.3.1	dropped - only a confusion factor. Requirement for a Direct access method has been added.	5.2.4	Global cross reference listings apply to PASCAL, SYMPL, and the assembler
	{The Basic Operating System will no longer support a built-in Actual Key access method.}	6.D	This section has been completely rewritten in response to many questions. It should be carefully reviewed, although
3.4.3.1	The last bullet regarding design trade-offs was removed.		it is still preliminary.
	This information also appears in the design priority matrix.	7.0	The relationship of the Environments and Workload Spec to these performance objectives is described.
3.4.3.2	The DBMS requirement description of concurrent access drops "improved performance for key batch jobs." Dual logging and dual recording has been changed to a separate, medium priority, item.	7.1	The BMC8D performance base has been corrected (the base line had been measured incorrectly on a CYBER 73).
•	A definition of data base sizes has been added. Several minor editorial changes are made to this section.	7.2	Performance ratio for P3 PASCAL-X changed from 8.7 to 8.4 and special cases dropped to conform to the objectives in Rev. B. This section has been revised for greater clarity.
3.4.3.4	Data Dictionary System(s) allows a choice between one generalized or two specialized products.	7-2-3	The block copy performance requirement applies to all systems not just THETA
3.4.4.1	APL 2 replaces APLUM.	7.3.2	Requirement clarified to specify dual mainframe shared
3.4.4.3	Some priority changes have been made for DDL. All priority 4's dropped. The paragraph has been flagged	1.3.E	memory not a generalized common memory.
	as preliminary.	7.4.2	Terminology for the IOU cleaned up.
3.4.4.5	APL work space conversion utility has been added.	7.4.4.3	. Clarifies relationship of block and record sizes.
3.6	The introduction has been expanded.	7.4.4.3	Clarifies the number of exchanges permitted.
3.6.1.5	The dual state requirements have been reorganized for clarity and generality. Some restrictions have been added:	7.4.4.4	Eliminates abnormal termination and paging as considerations.
	and this section should be carefully reviewed.	7.4.4.9	This paragraph was rewritten.
3-6-5-1	The objectives for CYBER 170 FTNS conversion aids have been relaxed. The approach for CYBER 180 conversion aids has changed.	7.4.4.30	New section on Network Products Performance (with several changes from the earlier draft).
3.6.2.6	The requirement to process 170 work spaces has been relaxed to the ability to convert those work spaces.	7.5.1	Wirth PASCAL added. BASIC production and development added. SYMPL field length requirements reduced and PL/I objectives deferred.
3.6.3	File Conversion - this is a new section which replaces the corresponding section that appeared in AO/R Rev. B.	7.5.2	THETA Math Library performance increased.
~ •		6.1.1.3	Cache/Map bypass does not apply to Sl.
3.8	This section has been expanded and some of the line speed requirements changed.	8.2.1, 8.2.2 and 8.2.3	Have been organized by responsibility area (hardware, software, diagnostics or combinations) and minor editorial
4.3	The relationship between 170 and 180 maintenance software		changes have been made.
	products has been reworded for clarity.	•	The requirement to repair memory concurrent with system operation has been dropped {it is not feasible}. The requirement to repair the second CPU of a dual CPU mainframe has been added.
			•

Section			•
6.2.4.3 ,	Applicable to mainframes only. Subparagraph 33A3 clarifies off-line engineering file analysis capabilities.	Section	
8.3.1.1	FCO's for THETA revised to more accurately reflect current schedule projections.	10.5.7	Minor changes in availability objectives, as a result of revised NOS objectives.
6.3.1.2	First year software maintenance costs are increased	10.8.1	NOS objectives modified.
	to more accurately reflect the special support requirements of that early time period.	10.8.8	The relationship between CYBER 170 and CYBER 180 maintenance software objectives is clarified.
8.3.2.1	System hardware maintenance cost objectives have been corrected (they were previously calculated against the wrong base cost).	11.1.5	Cost distribution between the basic S1 and the 2 port MUX has changed. The total remains the same.
8.4.3/8.4.4	System lost time for OS interruptions has been changed to reflect processor speed.	11.1.4	The target manufacturing cost for the basic IO Unit has been raised to compensate for added requirements on this product since Rev. A of the AO/R.
8-4-7	Clarification of parts availability. System availability objectives have changed due to increased THETA MTTR and reduced NOS/18D rerun time.	11.1.5	MG Sets and power control panels added to this section with corresponding changes in the configuration appendix.
8.5.3	The DPSR objectives for S1 have been divided into	77.5	Component Maintenance Cost Objectives have been revised.
•	processor, memory and IOU. Totals are corrected.	11.3	Previous error in THETA processor functional inherent
8.6.2	Correction to Sort objective.		MTBF has been corrected and MTTR increased to reflect the greater complexity of the machine. 10U configurations
8.6.5	New requirements on subsystem reliability.		having fewer channels than PP's have been eliminated. {Note, it is <u>not</u> a requirement to have at least two channels more PP's.
9.2	STAR100 as a computational facility will not be precluded by current design activities.	12.1	Development cost has been updated.
10-1	This section and its sub-sections have been edited for clarity, and more detail. Minor revisions have been made, as well. The section should be reviewed carefully.	15.3	Peripherals Supported has been revised to include C180 0.5. release objectives and to make minor typographical changes.
10-4-1	We <u>may</u> support the C180 parallel FMD on THETA/170 state. Minor changes in CMU interpretation requirements.	15.3.1	Terminal Supported has been added.
	a) the important distinction that a CYBER 170 lower system will deadstart and run an A170 deadstart tape rather than vice versa is clearly spelled out. This is an important distinction.	32.4	Changes in response to cost objectives changed elsewhere in the document. Revises target communications configuration. More information on system power support.
10.4.2		12.5.5	Most recent shipment forecast has been added.
200 112	c) clarifies PP access to central memory, e) makes on-line remote maintenance an objective for	75-P	Corrections to schedule objectives.
·	software enhancements to the Al7O state. Note that this maintenance must use standard communications subsystems.	32.7	Appendix G - Migration Action Plan - a first preliminary plan has been added to this document.
10.6	Benchmark configurations have been added.		
10.7	Configuration cost adjusted for changes in component cost objectives.		
·			

10.8.3.

0.S. lost time assumptions revised.





10:	LOCATION	FROM .	EXT.	LOCATION:
Distribution		E. H. Michehl	5669	ARH293
SUBJECT:				DATE:
Draft 1 of CYBER 180 AO/R	Rev. C			4/6/78

Rev9 to Rev10

Since there were some pervasive terminology changes in this document fe.g., CYBER 180 superceded CYBER 801, the automatic change bar mechanism of text editor did not work reliably. We have hand-marked those changes which are "worth mentioning". A summary of those changes follows:

Section

- 1.3.1 a) S1 target ship date has been added to this list.
- 1.3.3 The speed objective for the high end 180 processor is now 36 x CYBER 73, and the paragraph disclaiming the S1 system has been removed.
- 1.4 An added emphasis on the long term nature of CYBER 170 to CYBER 180 migration.
- 2.D References Under 10) the shipment forecast reference has been updated.
- 3.1.1.2 Maximum central memory size changed from 64MB to 32MB.
- 3.1.1.4 The requirement for shared common memory in all multimainframe configurations has been removed and failure mode requirements restated. The reasons for dropping common memory were configuration flexibility and CEM and MCU control of shared components (especially common memory).
- 3.1.2 The qualifying phrase "listed in priority order for design trade offs" has been modified to "for <u>functional</u> design trade offs". We hope this will clarify the intent to provide a basic design which will support transaction processing but not compromise time-sharing system performance.
- 3-1-2-3 Communications/Networks has been moved to section 3-8.

- 3-2-2 Central Memory In setting the THETA central memory cost/performance is not a driving factor. The THETA system is performance driven with manufacturing cost being a secondary consideration.
- 3.2.4 I/O Unit {IOU} This has been restructured to incorporate the I/O Unit for the S1 system as well as S2: S3: THETA. Some configurability limitations of S1 IOU's are reflected.

Draft 1 of CYBER 180 AO/R, Rev. C 4/6/78 Page 2

Section	
3.2.4.2	The paragraph on functional usage of a peripheral processor by the CL&O operating system has been expanded to more clearly illustrate the intent of those restrictions
3.2.4.3	Multi-mainframe configurations will support shared
3.2.4.4	An editorial comment was removed from the first paragraph. The requirement for ASCII character translation and display capability in CLBD mode CC545 console is introduced
3.2.5	The restriction on channel transmission structure has been removed. {The maintenance channel protocol is similar to but cheaper than that of the IOU.}
3.2.6.1	A requirement for air cooling for S1 is added, one button power-on removed as a requirement for ECS, and requirements against the power system in multi-mainframe configurations were added.
3.5.6.5	Automatic Power Recovery - This was added in response to a PLM requirement.
E-4-5.E	System Initialization - The nature of the storage device containing firmware/controlware was clarified.
3.2.6.4	System Monitoring - This was expanded to classify the types of warnings that must be monitored by the mainframe.
3.2.6.5	Configuration and Environment Monitor adds configuration capacity and clarifies multi-mainframe requirements.
3.2.7	Performance Monitor - The optional performance monitor will not be available on the S1. The sentence regarding OS and compiler support requirements was dropped.
3.3	Operating System - Multiple processors were added as a mandatory hardware support requirement.
3.3.2	System Code Organization was rewritten for clarity.
3.3.4	Transaction Processing - this is a new section.
3.3.5.2	Real Memory Management - the paragraph showing the distinction between central and bulk and private and common memory was removed because of the de-emphasis on common memory as a multi-mainframe linking device.

_				
Draft 1 of CY Page 3	BER 180 AO/R. Rev. C	Draft 1 of CYBER 180 AO/R, Rev. C Page 4		
Section '		Section		
3.3.6.2	Basic Record Manager - A distinction has been made between basic record manager capabilities (sequential	3.6.2	The relationship of CYBER 170 SYMPL to product migration is reworded.	
	and byte-addressable} in NOS/180 and advanced access methods which are part of DMS180. The objectives for basic record manager remain essentially unchanged. Index sequential and multiple index file organizations	3.6.2.1	The use of a CYBER 18D common code generator for FORTRAN was introduced. The second section on breakages from C17O FORTRAN 5 has been expanded and rewritten.	
3.3.8.5.3	are part of the advanced access methods. Unit Record Equipment - rewritten for clarity.	5.5.d.E	COBOL - some 0.S. and data dependent breakages will be converted by the CLAO product and a COBOL-5-mode compile option will be allowed.	
3.9.6.6	Accounting - a bullet was added for support of application accounting.	3.6.2.4	The ClaD product migration assumptions for BASIC have	
9.3.9	Networks - this was moved to section 3.8.		been rewritten with the emphasis on conversion aid coverage being placed in the C17D product.	
3.3.10	Minimum NOS/18D Configuration - this was expanded to include minimum configurations for running dual state.	3.6.2.5 thru 3.6.2.8	. All this material is new.	
3.4.1	A bullet was added regarding the use of common modules within the product set.	3.7.1	On-Line Monitor - Bullet 7 added requirements to the independence of this on-line monitor.	
3.4.2	Languages - this is a new section outlining a general language strategy for the CLBO line.	. 3.6	Networks - this is a new separate section consolidating	
3.4.3	Data Management - this section has been significantly expanded from its predecessor.	•	previous network comments. It is preliminary and will be extended for the final revision C.	
3.4.4	Design Objectives/Priorities - definition of execution	5.1	The standards list is now Appendix H.	
•.	speed was clarified.	5.2	Tools and Services - parts of the text of this material have been written as a result of a recent Cl&O tools	
3.4.4.1	Language Processors - Sort/Merge and the Implementation Languages were removed. PASCAL and JOVIAL and ALGOL-68	٠.	working group. This section represents the latest understanding of tools requirements.	
	were added. This PASCAL should not be confused with the implementation language, PASCAL-X.	b. 0	Product Phasing Objectives - this section has been	
3.4.4.2	Support Services - Sort/Merge was added to this paragraph and Advanced Access Methods were moved to data management.		completely rewritten and reflects preliminary information with regard to all three C180 software releases. We expect to have a detailed definition of the contents	
3.4.4.3	Data Management - this section has been completely revised in conjunction with the revised data management objectives.	7-1	of R1 of C180 software by 1079. System Performance Goals - Goals for the S1 and THETA systems have been added.	

7.2

7.2.1

Processor Performance - Goals for the Pl and THETA

Memory Assumptions - assumptions for the Pl processor

have been added. There are no assumptions or constraints applied to the THETA processor as is explained in footnote

have been added along with several new footnotes

detailing assumptions for this chart.

9 to the preceeding section.

Utilities - Index Management dropped and Data Base

Migration - the intent to add the migration plan to the CLBO AO/R is announced here. It is not part of this

document but will be added before the final submission.

Requirements for dual state 0.5. processing have been

Creation and File Conversion/reformatting added.

expanded and rewritten.

3.4.5

3.Ь

3.6.1

Draft 1 of Page 5	CYBER 170 AO/R. Rev. C	Draft 1 of Page 6	CYBER 180 AO/R. Rev. C
•		Section	
Section 7.2.2	Cache Assumptions - Pl and THETA have been added.	8.2.2	Capability to fault a PPU was added. The requirement to provide information for customer maintenance was dropped to discourage third party maintenance. The
7.2.3	Block Copy Performance has been added.		descriptions of supporting data integrity and continuity of system operations have been clarified.
7.3.1	Central Memory Requirements - have been added for Sl and THETA.	8.2.3	Micro-program control is not, a THETA requirement. The description of the system maintenance panel has been
7.4.2	IOU Performance has been updated to include the S1 IOU.	•	dropped from this section. The requirement that no operator intervention be required for deadstart recovery
7.4.4.1	Record Manager - the instruction count allocations have been raised to reflect clarification of a mis-understanding regarding CALL overhead and to represent a better understanding of the requirements for key operations.	8.2.4.3	condition logging has been added. The first bullet under tests is a consolidation of two previous bullets reworded for clarity. The requirement for 190% protection of customer security has
7.4.4.6	Periodic Functions - a new section combining all known sources of periodic CPU overhead.	8.3 <i>.</i> 1.1	been added to "Tests" and "Diagnostics".
7.4.4.8	The loader performance requirements have been restated and moved to this position.		Number of FCO's per equipment per year has been added as as information only item.
7-4-4-9	Dual state performance requirements are new and preliminary.	8.3.1.2	The percentage distribution of PSR bug reports between the operating system and the DMS180 has been changed.
7.5.1	Language Performance Level - an introductory paragraph has been added and objectives revised for several compilers.	8-3-6-1	The objectives for hardware maintenance costs as a percentage of manufacturing cost have been revised downward.
7.5.2	Requirements on FORTRAN and COBOL run time code efficiency have been consolidated into one paragraph.	8.4	RAM Performance Objectives - S1 and THETA have been added thruout.
7.5.3	DMSLAO - performance requirements have been withdrawn and will be resubmitted at a later time.	8.4.7	Net Availability - the statement regarding rerun time has been changed to reflect use of fixed values in allocating rerun time against system net availability.
7.5.4	Sort/Merge performance requirements have been separated from record manager time and raised.	8.5.3	DPSR rates have been established for THETA.
8.1.1.1	Duty Factors - the duty factor assumptions for peripherals have been clarified.	8.6.1	DMS180 has been expanded to reflect the revised plan-
8.1.1.3	Component Criticality - some redundancy has been allowed for the IOU.	8• 6• 2	DMS180 has been expanded to include the revised plan. The operating system and sort/merge product input data failure rates have been revised.
0.1.3	Associated RAM Requirements - this is a new paragraph in response to the previous AO/R review comments.	8.6.4	DMS180 PSR receipt rate has been raised.
8.2	RAM Features - the cost/performance/reliability trade-offs for THETA CPU are outlined.	10.1.1	CYBER 170 Features Supported - this section has been reorganized for clarity and also adds information regarding instruction stack purging pass instructions used for Al70 features, and maintenance support of ESM maintenance.
6.5.1	The parity checking on major data paths requirement is less rigid for THETA than for other processors because of the very demanding performance objectives.	10.1.2	features. CYBER 170 Features Unsupported - this has been reorganized similarly to 10.1.1.

CYBER 170 Features Unsupported - this has been reorganized similarly to 10.1.1.

Draft 1	of	CYBER	180	AO/Ra	Rev.	C
Page 7						

Section	
10-1-3	Advanced C170 Features - additional information added regarding the use of the PP in A170 state.
10.4	CYBER 170 State Software - this section supersedes the previous one on compatibility and outlines the extent to which C170 software will be modified and enhanced in conjunction with C180 hardware.
10.5	CPU Performance - Pl and THETA have been added to this chart and S3 objectives raised.
10.7	Mainframe Costs - S1 and THETA have been added. S2 and S3 were revised slightly.
10.8	RAM - S1 and THETA values have been added thruout.
10.8.7	Net Availability - Method of determining rerun time is redefined and S1 and THETA are added to availability objectives.
11-1	Component Cost Objectives - Introductory remarks on memory costs have been omitted, as no longer applicable.
11.1.1	CPU's - Option for 16 KByte control memory for the P2 has been dropped. THETA CPU costs have been added.
11.1.2	Sl System Cost Objectives have been added.
11.1.3	Memory - THETA memory has been added.
11-1-5	Other - 752 console and S1 interface to high performance console controller have been added.
11.2	Component Maintenance Cost Objectives as a percentage of manufacturing cost have been revised.
11.3	THETA and S1 have been added to Component Reliability Objectives.
11.4.1	Central Memory Sizes - S1 and THETA have been added to this table.
11.4.2	Central Memory sizes above 32 MB have been dropped.
11.6	Preventive Maintenance - S1 and THETA have been added.
15.5	Appendix B - Standards was moved to Appendix H. {The unnumbered pages caused human factors problems.} It was replaced with CLBO System Objectives Summary which has been updated to include Sl and THETA.

Draft 1 of CYBER 180 A0/R, Rev. C Page 8

Section

Appendix C + Peripherals Supported - It is planned to support FMD parallel recording on a CLBO channel in the Cl7D state; for THETA.

- 8000 and 20.000 line per minute non-impact printers have been added.
- LOD card per minute reader and 100 card per minute punch have been dropped.
- 6681-2 data channel converter costs have been revised.
- 6683 channel coupler and CYBER 18-5 batch terminal have been added.

12.4 Appendix D - System Configurations and Costs - the configuration information for S1 and THETA systems have been added and the configurations for S2 and S3 have been adjusted.

12.5 Appendix E - Shipment Forecasts - has been revised in accordance with various C18D program forecasts.

Appendix F - S1 System development milestones have been added.

12.7 Appendix G - Migration Action Plan - this is a new section which will be furnished with the next update to this revision of the AO/R.

E. H. Michehl

Director

Architectural Design & Control

paj

Attachment

DESIGN OBJECTIVES/REQUIREMENTS APPROVAL

COMPANY PRIVATE

				1	
6/	80	1	7	8	

AINNEAPOUS MINNESOTA	OOM! AIT!		
New Product Program	DIVISION	A0/R [-D0-]#	ARH1688
		REV.#	15
architectural Objectives/Re	quirements .	•	
DESIGN OBJECTIVES FOR:	CYBER 180		
(*Strike out term that does not apply)	·	,	
SIGNATURES -	DEVELOPING COMPANY		DATE
PREPARED BY: Architectural	Design and Control	<u> </u>	
REVIEWED BY: PROJECT MANAGER	E. H. Mic	thehl	1/12/78
DIVISION ENDORSEMENT: GENERAL M	ANAGER O	sharps	
COMPANY ENDORSEMENT: COMPANY	DELEGATE		
, , , , , , , , , , , , , , , , , , ,	ESPONSE TO REVIEW DISTRI	BUTION	
•		RESPONSE	
SYSTEMS AND SERVICES COMPANY			
PERIPHERAL PRODUCTS COMPANY			
. MARKETING COMPANY			
SERVICE BUREAU COMPANY			1
PRODUCT AND SERVICES STRATEGY			
APPROVED:			
· COMPANY D	ELEGATE		

CYBER 180 ARCHITECTURAL OBJECTIVES/REQUIREMENTS

ARCHITECTURAL DESIGN AND CONTROL

DOC. NO. ARHIGES

REV. 12

Table of Contents	•	1 2	3.2.6.5 Configuration and Environment Monitor (CEN) 3.2.7 PERFORMANCE MONITOR	3-13 3-14	1 2
	•	3	3.3 OPERATING SYSTEM	3-15	3
			3.3.1 SYSTEM STRUCTURE	3-16	ŭ
		5	3.3.2 SYSTEM CODE ORGANIZATION	3-17	5
1.0 INTRODUCTION	1-1	6	3.3.3 JOB PROCESSING	3-17	6
1.1 DEFINITION	1-1	7	3.3.4 TRANSACTION PROCESSING	3-18	ř
1.2 DOCUMENT ORGANIZATION	1-1	8	3.3.5 MEHORY MANAGEMENT APPROACH	3-21	8
1.3 MAJOR OBJECTIVES	1-1	ģ	3.3.5.1 Virtual Memory Management	3-21	9
1.3.1 TIMELINESS	1-2	10	J. J. 5. 2 Real Hemory Management	3-22	10
1.3.2 RELIABILITY/AVAILABILITY/MAINTAINABILITY (RAM)	1-2	11	3.3.5.3 Cache Hanagement	3-22	11
1.3.3 SPAN OF PRODUCT OFFERING	1-3	12	3.3.6 USER INTERFACES	3-22	12
1.3.3.1 Applications	1-3	13	3.3.7 LOADER/LIBRARIES	3-23	13
1.3.3.2 Compatibility Within The Line	1-3	14	3.3.6 INPUT/OUTPUT	3-24	14
1.3.3.3 Commonality	1-3	15	3.3.6.1 Files	3-24	15
1.3.3.4 Continuity	1-4	16	3.3.6.2 Basic Record Manager	3-24	15
1.3.3.5 Implementation Control	1-4	17	3.3.8.3 Physical Input/Output	3-25	17
1.3.4 COST/PERFORMANCE	1-4	18	J. J. B. 4 Segment Level Access	3-26	18
1.3.5 USABILITY	1-4	19	3.3.8.5 Device Handling	3-26	19
1.3.6 PROTECTION/SECURITY	1-4	20	3-3-8-5-1 MAGNETIC TAPÉ	. 3-56	20
1.3.7 STORAGE STRUCTURE	1-5	21	3.3.6.5.2 ROTATING MASS STARGE	3-26	21
1.4 MIGRATION	1-5	22	3.3.6.5.3 UNIT RECORD EQUIPHENT	3-27	22
		23	3.3.9 SYSTEM MANAGEMENT	3-27	23
2.0 REFERENCES	2-1	24	3.3.9.1 Resource Control	3-27	24
		25	3.3.9.2 Error Diagnostics and Recovery	3-27	25
3.0 CHARACTERISTICS AND FEATURES	3-1	26	3.3.9.3 On-line Maintenance	3-2A	26
3.1 CONFIGURATIONS	3-1	27	3.3.9.4 System Deadstart/Recovery	3-28	27
3.1.1 HARDWARE CONFIGURATIONS	3-1	28	3.3.9.5 System Statistics	3-29	28
3.1.1.1 Terminology	3-1	29	3.3.9.6 Accounting	3-29	29
3.1.2 Mainframe Systems	3-2	30	3.3.10 MINIMUM NOS/180 CONFIGURATION	3-31	30
3.1.1.3 Reconfigurability	3-2	31	3.4 PRCDUCT SET	3-31	31
3.1.1.4 Multi-mainframe Systems	3-2	32	3.4.1 GENERAL PRODUCT SET TECHNICAL REQUIREMENTS	3-32	32
3.1.2 SOFTWARE CONFIGURATIONS	3-3	33	3.4.2 LANGUAGES	3-34	33
3.1.2.1 Software Feature Configurability	3-3	34	3.4.2.1 Compiler Classes	3-34	34
3.1.2.2 Reconfigurability	3-4	35	3.4.2.2 Individuat Languages	3-36	35
3.2 HARDWARE ELEMENTS	3-5	36	3.4.2.3 Common Compiler Elements	3-38	36
3.2.1 CENTRAL PROCESSOR (CPU)	3-5	37	3.4.3 (#) DATA MANAGEHENT (DHS180)	3-40	37
3.2.1.1 Instruction Set	3-5	38	3.4.3.1 File Processing	3-40	38
3.2.1.2 Virtual Memory Mechanism	3-5	39	3.4.3.2 Data Base Processing	3-41	39
3.2.1.3 Other CPU Features	3-5	40	3.4.3.3 End-User Query Language	3-43	40
3.2.2 CENTRAL MEMORY	3-6	41	3.4.3.4 Data Dictionary	3-44	41
3-2-3 (#) BULK HEHORY	3-6	42	3.4.3.5 Report Writer	3-45	42
3.2.4 I/O UNIT (IOU)	3-7	43	3.4.3.6 Foreign Systems	3-45	43
3.2.4.1 Channels	3-8	44	3.4.4 PRODUCT SET DESIGN OBJECTIVES/PRIORITIES	3-46	44
3.2.4.2 Peripheral Processors	3-8	45	3.4.4.1 Language Processors	3-47	45
3.2.4.3 Device Controllers	3-9	46	3.4.4.2 Support Services	3-48	46
3.2.4.4 Operator Console	3-9	47	3.4.4.3 (#) Data Hanagement (OMS180)	3-49	§ 7
3.2.4.5 Peripheral Devices	3-10	48	3.4.5 UTILITIES TO BE SUPPLIED	3-50	45
3.2.5 MAINTENANCE CHANNEL	3-10	49	3.5 SECURITY AND PROTECTION	3-51	49
3.2.6 HARDWARE SUPPORT FACILITIES	3-10	50	3.6 (#) MIGRATION	3-52	53
3.2.6.1 Power System	3-11	51	3.6.1 OPERATING SYSTEM IMPLICATIONS	3-53	51
3.2.6.2 Automatic Power Recovery	3-11	52	3.6.1.1 Dual State Processing	3-53	52
3.2.E.3 System Initialization '	3-12	53	3.6.1.2 Dual State Requirements	3-53	53
3.2.6.4 System Monitoring	3-13	54	3.6.1.3 Operating System User Interface	3-54	54
order, Statem Houston and a second second	0 10	74	To a control of the c		

,	0	8	/	7	8	

	3.	6	. 2	•	PF	0	Dι	JC	T	S	Ε	T	1	R	A	NS	i	T	I	١0	ı			,		,		•									3	-5	5		1
																																						-5	5		2
																																						-5	6		3
		3	. 6		2,	3	5	50	R	7	M	E١	R	E										,											,		3	-51	6	1	4
		3	. 6		2	4	•	3 A	S	I C	:													,											,	•	3	-5	7		5
																																				•		-5	7		6
																																						- 5	8		7
		3	. 6		2,	. 7	F	PA	S	CA	L	,		10	٧	ľ	L			AŁ	.G	01	L-	٠6	8	P	L	/I			٠						3	-5	8		8
																																						-5	8		9
																																				•		-5	5	1	Ū
																																				•		- 5	8	1	1
																																						-5	9	1	S
		3	. 6		3.	. 2	• 1	l	5	15	T	Ε	Н	S	U	PF	, (R	T	E	•	•		,	•	,			,								3	-5	9	1	3
		3	. 6		3,	2	• 6	2	IJS	SE	R		11	IT	E	R١	ľΕ	N	T	10	N			,	٠	,				•		•			,		. 3	-6	0 .	1	4
ž.	7	M	A I	N	TE	N	A t	10	Ε	S	0	F	T١	ł۸	R	E								,		,	•					•					3	-6	0	1	5
	3.	7	. 1		10	1-	L	ĹΝ	Ε	1	10	N	11	0	R											,									,	•	3	-6	0	1	6
																																					3	-6	1	1	7
																																						-6		1	8
3.	6	N!	ΕT	H	CF	ìΚ	s											-															_			_	3	-6	2	1	9

																																				•
																																				8
																																				9
																																				10
																																				11
4.0	CO	MF	1 A	16	31	LI	۲۱	•	06	IJ	ΕC	T	[V]	ES	•	•		•	٠	•	•	٠		,	•	•	٠	•	•	•	•			4	-1	12
4.1	WI	TH	111	1 0	Y	BE	R	1	80	١.															:										-1	13
4.2	ME	nı	A	TN	u T I	FP	CI	4 Ā	NO	F				Ī	-						-	- [-	-				-2	14
4.3		-	-				-			_			-	:	•	_			-	•	•	•	•	•	•	•	•	•	٠	•	•	•			-	_
4.3	ПА	11		: NA	4 M	Ų Ľ.		30	r 1		4 14	E	•	•	•	•		•	•	•	٠	•	•	•	•	•	•	•	.•	•	•	•		٩	-2	15
												•																								16
5.0	SY	SI	E١	1 8	ΞN	GΙ	NE	Ε	R I	, NO	3	•	•	٠	٠	•		•	•	٠	•	•	•	•	•	•	٠	•	•	•	•	•		5	-1	17
5.1	ST	AN	101	RE	25																													5	-1	18
5.2	TO	nı	Š.	/ S F	: 01	v t	r	- 0	F	n		Ĉ١	/ D I	- D	1	a n	,	17	n			c i	n		- C N	Ť	•		٠		-	-				19
MAI									٠	01				_ ~	•									11	C ! !	••	•								- 1	
				_			•	•	- •	!	-	•	•	•	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		-	-	20
_	٠2.					-	_)C	ES	S	JR:	S	•	•		•	٠	•	•	•	•	•		•	•	•	•	•	•	•		5	-2	21
5	٠2.	2	A:	SSE	M	ΒL	EF	₹S		, ,	•								٠						•			•			•			5	-3	22
	5.	2.	2.	. 1	I	n t	er	'n	a I	١.											٠											_		5	-3	. 23
		_		2							-		Ī	Ī	•							•			•			٠	•	•	•	•		-	-4	24
_												-	-	•	•					_	•	•		•	-	•	•	.•	•	•	•	•		-		
	٠2.															M)	K	UL		•	•	•	•	•	•	•	•	•	•	•	•	•		-	-4	25
5	٠2.	4	01	HE	R	S	UF	P	OR	ζŢ	Р	A(CK	٩G	ES	٠		•	٠	•		٠	•	•	•	•	٠	•	•	•	•	•		5	-4	26
5.	. 2.	5	TE	SI	Г	BA	SE	:	0 E	VE	ΞL	OF	M	ΞN	T																			5	-5	27
5	. 2 .	6	F	CTF	- 10	NΑ		n	T	: 11	O T	RI	IT	Ť٨	N			_		_						•	_		_	_	_	i		5	-5	28
		. `		•••	- '\'		•	٠			``		•	•		٠		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	• •		_ ,	29
	nn				ο.				_	۰.	٠.			•																						
6.0	PK	υι	U	: 1	М	H A	2	ſΝ	b	Uŧ	3 J	Ŀ١	. 1	ΓA	£5	(#	,		•	•	٠	•	•	•	•	•	٠	•	•	•	•	•		6	-1	30
																																				31
7.0	PE	RF	CF	MA	N	CE	(90	JE	C	ΙI	٧ŧ	ES	٠											•				٠					7	-1	32
7.1	SY	· S 1	F	4 6	r	PF	n.	м	Δ١	ırı	=	G	11	9					_			_		_	_	_	_	_	_	_	_	_		,	-1	33
7.2															:	:			-	:	-	:			•	•	•	•	•	•	•	•			-3	34
							_			•		-	_	_	-	•	•	•	•	-	-	-		-	•	•	•	•	•	•	•	•			_	
	٠2.														•	•		•	•	٠	-	•		_	•	•	•	•	•	•	•	•		-	-4	35
	٠2.			-			-				-				•	•		•	•	•	•	•	•	•	•	٠	•	٠	•	•	•	•		7	-4	36
. 7.	٠2.	3	BI	.00	CK	С	OF	PΥ	F	ΈI	RF	OF	٤H	٩N	CE	•		•	٠	•	•				•	•		•			•	•		7	-5	37
7.3	ME	MC	RY	, F	ÞFI	RF	OF	N S	A٨	109	=																		_	_	_			7	-6	38
	. 3.											-	•	_	_	-			-	_		-		-	-	•	-	•	•	•	-	•			-6	39
		-		-		_		-				-	-	-	-	-		-	-	-	-	٠			-	-	•	٠	•	•	•	•		•	_	
	. 3.			-								-			_			-		•	_	•		•			•	•	•	•	•	•		7	-7	₩ 0
7	. 3.	3	C) NF	: [GU	R	11	10)N	A	N) (EΝ	۷I	RO	N	ME	N1	1	HO	ΝI	T)R	(CE	H)	•	•				7	-7	41
7.4	OP	FF	A	11	16	ς	Y 5	: 1	F١	1 1	Þ	RF	o	2 M	ΔΝ	CF.						_			_	_	_		_	_	_	_		7	-7	42
	4.													-	•	-			-	-	•	-	•		-	•	-	•	•	•	•	-			-7	4.3
														-	_	-		-	-	٠		•			٠	•	•	•	٠	•	•	•			•	
	4.														•			•	•	٠	٠	٠	•	•	•	•	٠	٠	•	٠	•	٠		7	-8	4
7.	. 4.	3	05	; h	101	RK	L	JΑ	08	; .	•	•		٠		٠		•	•	•		•				٠			•	•	•			7	-8	45
7.	. 4.	4	0.	15	T	NS	TF	SIJ	C I	T	οN	- 1	LI	LO	C A	TT	O	N													_	_		7	-9	46
•				1																	:	_		-	-	:	-	_	٠	٠	-	•		-	-ģ	47
																								-	-		-		•	•	•	•			-	
				2																		•	•	•	•	•	٠	•	•	•	•	•			10	4.8
	7.																					•	•	•	•	•	٠	•	•	٠	•	•		7-	10	49
	7.	4.	4.	4	8	a t	c٢	١.	Je	b	I	n	Lt.	l a	t i	on		an	đ	Te	er	m i	na	t e	l o	n	(1	No	rm	a I-						50
	Ca												•								•	-				_	_	_	_	-	_	_		7-	10	51
																		٠.	_	-	-	•	•		•	•	•	•	•	•	•	•				
	7.															_			•			•		•	•	•	٠	٠	•	٠	•	•			11	52
	7.																•	•	•	•	•	•	•	•	•	•	•	•	•	٠	•	•		7-	11	53
	7.	4.	4.	7	J	ob	S	H	ap	p)	l n	9	•	•			,		•	•	•	•	•		•	•	٠	•		٠	•	٠		7-	11	54
									-			_																				•				

06/08/78 7-11 7-12 2 7.4.4.10 Network Products Parformance 7-13 3 7-4-4-10-1 7-13 7-13 5 7-14 6 7.5 PRODUCT SET PERFORMANCE 7-14 7.5.1 LANGUAGE PERFORMANCE LEVELS 7-14 7-16 8.6.2 PRODUCT INPUT DATA FAILURE RATE (PIDER) 7-17 10 7.5.4 SORT/MERGE PERFORMANCE 7-17 11 7-18 12 13 14 15 16 17 16 19 8.0 RELIABILITY, AVAILABILITY AND MAINTAINABILITY (RAM) ... 20 8-1 OPERATING AND SUPPORT CONDITIONS 8-1 21 8-1 22 8-1 23 8-1 24 8-1 25 8.1.2 SUPPORT CONDITION STRATEGY SUMMARY 8-2 26 10.1.1 CURRENT CYBER 170 FEATURES SUPPORTED 8.1.3 ASSOCIATED RAM REQUIREMENTS 27 8-2 10.1.2 CURRENT CYBER 170 FEATURES NOT SUPPORTED 8-3 28 10.1.3 EXTENSIONS TO CURRENT CYBER 170 (A170) 8-3 29 8.2.2 AVAILABILITY FEATURES 30 8-4 8.2.3 MAINTAINABILITY FEATURES 8-5 31 10.4 CYBER 170 STATE SOFTWARE 8.2.4 MAINTENANCE SOFTWARE 8-6 32 8-6 33 10.4.2 SOFTWARE ENHANCEMENTS 8-6 34 0.2.4.3 Tests, Diagnostics, Utilities (mainframe only) . 8-6 35 36 8-8 6.3.1 FACTORY CONTINUATION COSTS 37 8 - 8 8.3.1.1 Fleid Change Orders 8 - 8 38 10.8.1 MEAN TIME BETWEEN SYSTEM DOWN INTERRUPTIONS (HTBI 8.3.1.2 Software Maintenance Costs 8-9 39 8.3.2 FIELD MAINTENANCE COSTS 8-10 40 10.8.2 (#I) HEAN TIME BETHEEN SYSTEM DEGRADED 8.3.2.1 Hardware Haintenance Costs - Hainframe System . 8-10 41 8.4 RAH PERFORHANCE OBJECTIVES 8-11 42 10.8.3 HEAN LOST TIME DUE TO SYSTEM DOWN INTERRUPTIONS. 8.4.1 HEAR TIME BETWEEN SYSTEM DOWN INTERRUPTIONS (HTBI 43 8-12 44 10.8.4 HEAN LOST TIME DUE TO SYSTEM DEGRADED 8.4.2 (#I) MEAN TIME BETWEEN SYSTEM DEGRADED INTERRUPTIONS 45 8-14 6.4.3 MEAN LOST TIME DUE TO SYSTEM DOWN INTERRUPTIONS .. 6-16 46 10-17 46 8.4.4 (#I) HEAN LOST TIME DUE TO SYSTEM DEGRADED 47 10.8.6 USER AVAILABILITY 10-17 47 8-18 48 10-17 48 49 8-19 10.8.8 MAINTENANCE SOFTHARE 10-19 49 8.4.6 USER AVAILABILITY 8-19 50 50 51 8-20 11.0 COMPONENT CHARACTERISTICS 11-1 51 8.5 HAINTENANCE SOFTHARE RAM PARAMETERS 8-21 52 11-1 52 8.5.1 RAH PERFORMANCE PARAMETERS (LEVEL III) 8-21 53 53 11-1 8.5.2 UPDATE AND INSTALLATION 8-21 54 54 11-2

34

36

135

137

1.33

39

50

53

54

REVISION DEFINITION SHEET

REVISION	DATE	DESCRIPTION
1	10/6/76	 FIRST REVIEW COPY
2	10/19/76	UPDATED PER 10/6 REVIEW
3	11/24/76	UPDATED PER 11/8 REVIEW
4	01/14/77	UPDATED PER 12/13 REVIEW
5	02/17/77	UPDATED PER S/DS/M REVIEW 1/31
A	05/11/77	CDC APPROVED
6	07/15/77	FIRST DRAFT REVISION 8
7	08/15/77	SECOND DRAFT REVISION B
8	10/21/77	SUBHITTED FOR COMPANY APPROVAL
9	01/20/78	UPDATED IN RESPONSE TO COMPUTER GROUP REVIEW OF 11/18/77
8	04/24/78	CDC APPROVED
10	04/03/78	FIRST DRAFT REVISION C
11	05/18/78	SECOND DRAFF REVISION C
12	06/12/78	SUBHITTED FOR COMPANY APPROVAL
] {	·	
NOTES	i	1

NOTE:

53

54

This document was previously issued under DOC. NO. ASLO0404, which is now obsolete.

13

14

15

16

17

18

19

20.

21

23

24

25

26

27

30

31

32

33

34

35

36

37

38

39

• 0

41

42

43

44

45

46

47

48

10

11

12

17

18

19

20

21

22

123

124

25

21

31

32

33

34

35

36

37

38

39

40

41

42

45

47

45

06/08/78

CYBER 180 ARCHITECTURAL OBJECTIVES/REQUIREMENTS 06/08/78 ARCHITECTURAL DESIGN AND CONTROL

1.0 INTRODUCTION

1.0 INTRODUCTION

1.1 DEFINITION

These Architectural Objectives/Requirements (AO/R) define the general goals established by CDC for the CYBER 180 (C180) line. The goals for CYBER 180 hardware operating as a CYBER 170 (C170) (advanced CYBER 170, or C170) are in Section 10.

Where sections contain preliminary information, they are noted by the symbol, (#), where they contain "informational" objectives, they are noted by (#1).

This document satisfies the requirement for individual Design Objectives (DO) documents for elements of the CYBER 180 line, and supersedes all existing CYBER 180 and IPL 00's.

1.2 DOCUMENT_ORGANIZATION

The Architectural Objectives/Requirements (AO/R) are in three parts) the Introduction, which describes the system in general objectives form; the body, which describes the major functional elements and characteristics of the system in specific terms; the appendices, which furnish detailed specifics of the system definition.

1.3 MAJOR OBJECTIVES

The major design objectives influencing the CYBER 180 are fisted below in priority orders

- . TIMELINESS
- RELIABILITY/AVAILABILITY/MAINTAINABILITY
- SPAN OF PRODUCT OFFERING

ARCHITECTURAL DESIGN AND CONTROL

1.0 INTRODUCTION 1.3 MAJOR OBJECTIVES

- COST/PERFORMANCE
- USABILITY
- PROTECTION/SECURITY
- STORAGE STRUCTURE

A balance among these general objectives is to be maintained. No high priority factor is to be allowed to compromise a lower factor below acceptable levels.

The specific objectives of low manufacturing cost for the S1. and high CPU performance for the THETA system are to receive 114 special emphasis. Any exceptions are noted in the text of the 115 AO/R where known, and will be fully defined in the specific products DR's.

1.3.1 TIMELINESS

key to the CYBER 180 product Several planning dates are definition:

- a) Shipment of new hardware in CYBER 170 state -
 - Si 12/19/80 (Internal release) - 3/15/81 (external release)
 - \$2 1/15/80
 - 53 11/01/60

 - THETA TRO

b) First release of CYBER 180 state 0.S. 12/01/61.

Design trade-offs which cummulatively affect the program schedule more than three months will be submitted for upper management review and approval.

1.3.2 RELIABILITY/AVAILABILITY/HAINTAINABILITY (RAM)

It is a requirement to maximize time between interruptions, to continue operations in degraded mode and to minimize repair time and cost. Emphasis will be placed on software checking/recovery features and hardware assists to RAM (to the extent of adding 10-15% to manufacturing cost).

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

29

30

31

32

3.3

34

35

36

37

38

39

40

41

43

47

48

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

25

30

31

32

33

34

35

36

37

38

39

60

41

42

4.3

45

46

47

06/09/78

06/08/78

ARCHITECTURAL DESIGN AND CONTROL

1.0 INTRODUCTION
1.3.2 RELIABILITY/MAINTAINABILITY (RAM)

Hardware redundancy will be required for higher MTBF configurations, passing this cost to those users requiring it.

1.3.3 SPAN OF PRODUCT OFFERING

The hardware/software system is to span a large range (\$150-2000K in 1976 manufacturing cost terms) of configurations, applications and processing power. The line is to encompass central processors of the range 1 to 36 times the speed of CYBER 73. (In the context of this document, the CYBER 73 may be assumed to be equivalent to the CYBER 172, but the measurement base remains CYBER 73.)

1.3.3.1 Applications

CYBER 180 is to be cost/performance effective in support of general scientific and engineering applications. It is required to effectively function in network and data base environments and to allow user access in transaction, batch or timesharing modes.

1.3.3.2 Compatibility Within The Line

CYBER 180 is to be compatible across its range in source languages, instruction set, data formats, recording media and the user interface. Feature and capability subsetting are acceptable for high and low parformance configurations.

1.3.3.3 Commonality

To reduce development, manufacturing and maintenance costs, common elements are to be used across CYBER 180. At leasts

⊕ Software product set ⊕ Basic operating system

÷ I/O channels and controllers

- Peripheral devices

* Peripheral and controller diagnostics

Hodel-Independent tests, e.g., memory tests

* Diagnostic utilities

Additionally, CYBER 170 elements will be carried forward to the CYBER 180 line, where possible.

1.0 INTRODUCTION
1.3.3.4 Continuity

1.3.3.4 Continuity

ARCHITECTURAL DESIGN AND CONTROL

An incremental progression in processing power, system throughput and system capability is to be achieved through hardware configurability, specialized software scheduling algorithms and selective addition/deletion of software features.

1.3.3.5 Implementation Control

A broad range of applicability for the hardware/software products is to be assured through specification and use of engineering standards, software conventions and common implementation tools.

1.3.4 COST/PERFORMANCE

The CYBER 170°s market strength is high system throughput. This remains a major design factor for CYBER 160, however, the priority is lower than it has been for CYBER 170 systems.

1.3.5 USABILITY

CYBER 180 is to emphasize usability by applications programmers. Application programs are to be easy to develop and debug. The interactive interface is to be simple to learn and to use.

The major design criterion is to define the essential features of the user interface in a simple and consistent manner. Where a tradeoff must be made between NOS/NOS-BE evolution and simplicity, simplicity prevails.

1.3.6 PROTECTION/SECURITY

CYBER 180 is to supply a basic level of hardware/software protection which significantly exceeds CYBER 170. More sophisticated security and checking features must be furnished as software options. (It is expected that a requirement for "certifiable security" will exist during the lifetime of CYBER 180.)

12

13

14

15

16

17

19

20

21

23

24

25

26

27

28

29

30

32

33

34

35

36

37

35

39

40

41

42

43

44

45

46 47 10

11

12

13

14

15

16

17

15

19

21

25

23

24

25

26

27

29

30

31

32

33

34

35

36

37

33

39

4 1

42

45

06/08/78

CYBER 180 ARCHITECTURAL OBJECTIVES/REQUIREMENTS

06/08/78

ARCHITECTURAL DESIGN AND CONTROL

1.0 INTRODUCTION 1.3.7 STORAGE STRUCTURE

1.3.7 STORAGE STRUCTURE

A water CYBER 180 objective is provision of progressively more powerful memory and storage capabilities relative to CYBER 170 and early versions of CYBER 180. This includes:

- large real memories
- virtual memory mechanism

Longer range CYBER 180 objectives are to effectively support new storage technologies and storage hierarchies.

1.4 MIGRALION

After having defined a product fine which is competitive in the warketplace of the 1980's, migration of the existing CYBER 170 customer base becomes a major consideration in CYBER 180 definition. Conversion from a CYBER 170 to a CYBER 180 state system must be significantly less expensive than conversion to a competitor system. The migration strategy will emphasize an extended period of conversion from CYBER 170 state to CYBER 160 state.

The chief elements of the migration strategy are:

a) Hardware

CYBER 170 State - CYBER 180 hardware is to be capable of replacing a CYBER 170 mainframe and executing its code unchanged. Execution of the CYBER 170 Instruction set on CYBER 180 hardware is defined as CYBER 170 state. (Refer to Section.10 for all objectives of the CYBER 170 state.)

Perionerals - selected CYBER 170 peripheral devices and controllers will be supported in CYBER 180 native state.

b) Operating System

Target Operating System - define a target operating system specification for CYBER 180 and then "bend" CYBER 170 systems and products toward that target. The driving forces on the user interface are simplicity and consistency.

Multiple lob streams - initial varsions of the CYBER 180

ARCHITECTURAL DESIGN AND CONTROL

1.0 INTRODUCTION 1.4 MIGRATION

> operating system will support a dual-state CYBER 170 and CYBER 180 job stream.

c) Product Set

Product Set Development - apply as much new CYBER 170 product set development to CYBER 180 as possible (even if it means delays to the 170 programm. Advise users of recommended source and data usages which will ease their conversion to CYBER 180.

User Programs - aim for source language compatibility between CYBER 180 and the equivalent 1951 CYBER 170 product. The driving force on the user interface is data/machine independence.

d) Data/Files

A set of logical recording conventions will be established on both lines to ease file conversion.

COMPANY PRIVATE

17

19

20

21

25

27

28

31

32

36

37

38

43

ARCHITECTURAL DESIGN AND CONTROL

2-2

2.0 REFERENCES

2.0 REFERENCES

- 1) Computer System Architecture Sub-Strategy (Revised 6/5/73)
- 2) EDP Systems Strategic Plan, 1977-1981 (Approved 7/6/77)
- 3) CPD CYBER 170 Software Implementation Plan (Network Products information only), October 1976.
- 4) CDC Harket Requirements Document (11/10/76)
- 5) Environments & Horkloads Specification, ARH1858
- 6) IPL Processor/Memory HIGDS,* ASLODZ11 Rev. G
- 7) IPL Hardware Haintenance Strategy. ASL00270 Rev. A
- 8) CYBER Operating System Security Requirements and Status, August 31, 1976, Daniel Zak.
- 9) Large Computer Hainframe Reliability Growth Study, 11/22/76, K.J.Bradford
- 10) CYBER 180 Product Life Forecast, 04/14/78, D.L. Mueller, 8.L. Thompson
- 11) CYBER 180 Program Plan, NPP Program Office
- 12) CYBER 180/170 Haintenance Software Strategy/Development Plan, 4/4/77, J.H.Sundet
- 13) CYBER 180 System Interface Standard, 52196
- 14) CYBER 180 Maintenance Objectives and Requirements, 8/2/77
- 15) CYBER 180 Product Line Plan. F.Vince/8.L.Wissner. April 1978

* Reference 6 is considered to be the base hardware specification for this AD/R, although it now is superseded by the CYBER 180 Mainframe MIGDS, ARH1700.

2.0 REFERENCES

16) DoD Directive 5200-28-M ADP Security Hanual, January 1973

12

13

14

15

17

18

22

23

26

28

29

30

31

32

3.3

35

36

37

38

39

41

43

44

46

47

06/08/78

32

33

34

35

36

37

35

39

• 0

41

42

43

44

45

47

CYBER 100 ARCHITECTURAL OBJECTIVES/REQUIREMENTS ARCHITECTURAL DESIGN AND CONTROL

06/08/78

3.0 CHARACTERISTICS AND FEATURES

3.0 CHARACIERISTICS AND FEATURES

3.1 CONFIGURATIONS

3.1.1 HARDWARE CONFIGURATIONS

It is the inteht of CYBER 180 to achieve a smooth progression. of computing power by offering a limited number of multi-processor and multi-mainframe growth options at each system level. This limited number of configurations is chosen to allow simpler design and installation characteristics to improve cost effectiveness. Cost data for various configurations is contained in Appendix D.

3.1.1.1 Terminology

Terms to reference hardware elements:

Mainframe = central ·processor(s) + central memory + 1/0 unit

Mainframe system = Mainframe + Peripherals

Designators used to reference hardware elements (except THETA):

Central processor = Pn

Central memory = Mn

Mainframe system = Sn

Input/Output Unit = In

where targer n indicates increased capacity and/or speed.

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES

3.1.1.2 Mainframe Systems

3.1.1.2 Mainframe Systems

- A CYBER 180 mainframe system is memory centered with emphasis on configuration growth and connectability:
 - 1MByte-32MByte central memory.* Each memory accessible by:
 - 1-2 identical central processor units.
 - 1 (or (#) 2) I/O Units, each consisting of - 5-20 Peripheral Processors (PP) - 8-24 channels '
- * Varies by system type (see 11.4.1)

3.1.1.3 Reconfigurability

Specific device classes may be required to run the system but not specific device models.

Facilities will be provided that allow for incremental system expansion with minimum site disruption. It will be possible to add or deleta peripheral devices from a running system.

Facilities will be provided that allow for dynamic reconfiguration around failed critical components (especially CPU's in a two-CPU system, memory, and PP's).

It will be possible to power-up and power-down all equipment without affect to the MTBI. In addition, power-up and power-down shall not require the assistance of a maintenance engineer.

3.1.1.4 Multi-mainframe_Systems

Multiple mainframe system support will include:

- Job/file routing via I/O channel connections (local or remote) to a dual CYBER 180 or to a CYBER 180-CYBER 170 mainframe system.
- Shared mass storage devices, magnetic tape devices, communications front-end, mass storage files and input/output queues among two to four mainframe systems running the CYBER 180 operating system. Jobs executing in different mainframes have the same file sharing

32.

0

. 30

06/08/78

ARCHITECTURAL DESIGN AND CONTROL

06/08/78

manapatanananananananananana

3.0 CHARACTERISTICS AND FEATURES 3.1.1.4 Multi-mainframe Systems

capabilities as two jobs executing in the same mainframe. Jobs may be dedicated to specific mainframes (e.g., jobs using non-shared equipments or requiring a unique processor type).

In the general multi-mainframe configuration loose coupling te.g., no direct access common memory element) is used for system control. An optional dual mainframe configuration using a shared area of one mainframe's central memory for coupling is supported.

In the event of a single mainframe failure the remaining mainframes can continue to function in a multiple mainframe environment. In the event of a mass storage failure (device/controller) only the failed physical element would be inaccessible to the mainframe complex. Configurations that allow for dynamic reconfiguration around link-medium failures are supported.

3.1.2 SOFTHARE CONFIGURATIONS

The system will support concurrent processing in any or all of the following operating modes (listed in priority order for functional design trade offs):

- @ transaction and limited time-sharing
- general purpose fime-sharing
- batch (remote and local)

The Intent is to provide a basic design which will support transaction processing but not compromise time-sharing system performance. All modes of operation must meet configuration and performance requirements.

The system is to be capable of optimization for a specific operating mode. Implementation of a time-critical operating mode will not be specifically supported nor deliberately precluded.

3.1.2.1 Software Feature Configurability

Software feature design and implementation will support CDC's separate element pricing strategy. A <u>limited number of major software features</u> and products will be developed and offered as optional capabilities. The system design will also allow for feature and capability subsatting to achieve high performance or

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES
3.1.2.1 Software Feature Configurability

maximum capability software configurations.

3.1.2.2 Reconligurability

Reconfiguration of specific critical software components to obtain different system performance, capability and RAM characteristics will be possible in a user's running production environment.

12

13

14

15

17

20

23

24

27

29

30

31

32

34

36

37

38

39

40

41

42

44

45

47

06/08/78

12

13

14

16

17

19

20

21

22

23

26

27

30 31

32

33

34

35

36

37

33

39

40

41

42

43

44

45

46

47

15

400UTT 50TUPAL PROTOU AUG COURSE

06/08/78

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES 3.2.1.3 Other CPU Features

Procedure switching assistance, including stack operations.

3.2.2 CENTRAL MEMORY

Central memory objectives are:

- Span the product range (excluding THETA) with the best cost/performance. This implies:
 - Exploiting the advantages of cost reductions in memory component technology.
 - Use of cache memory in the CPU for performance improvements.
 - Minimize cost/bit including cache costs (memory volatility is acceptable).
- Maximize availability throught
 - Single Error Correction/Double Error Detection & C.
 - Reconfigurability around faulty memory elements.
- Logical byte addressability

3.2.3 (#) BULK HEHORY

Bulk Hemory objectives are:

- Provide facilities to fully utilize bulk memory technologies e.g., electronic beam access memory (EBAM) or bubble type device when available.
- Optionally support bulk memory to supplement central memory.
- Bulk memory will be addressed in the same manner as central memory (including execution).
- Bulk memory will be non-volatile (i.e., retains information 24 hours without power). Software will not compensate for volatile media.

3.2 HARDHARE ELEMENIS

3.2 HARDWARE ELEMENTS

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES

3.2.1 CENTRAL PROCESSOR (CPU)

A series of CPU's are required to support a range of performance and applications; specifically, capabilities for Scientific, BDP and for CYBER 170 state.

The CYBER 189 CPU will be based on the CYBER 180 Hainframe HIGOS, ARH1700.

3.2.1.1 Instruction Set

The native CYBER 180 instruction set will handle the applications above with emphasis on:

- linkage for switching control between CYBER 180 and CYBER 170 state.
- floating point orientation, emphasizing execution speed.
- BDP orientation, emphasizing balance between instruction speed and code compaction.
- memory management, emphasizing protection and large address spaces.

3.2.1.2 Virtual Memory Mechanism

Provide a virtual memory mechanism to support a large virtual address space by means of segmentation and paging. The mechanism is to include protection schemes for intervintra job protection.

3.2.1.3 Other CPU Features

- & Software managed, Interrupt driven processor.
- E Fixed support to connect an optional performance monitoring facility (not to exceed 0.2% CPU cost, excluding real estate costs).
- Process separation (protection) and memory interlocks.

12

13

15

16

17

18

13

201

21

23

27

29 30

31

32

33

34

35

36

42

4.3

46

06/08/78

12

13

15

16

17

15

19

20

21

23

24

25

27

31

32

37

33

42

47

44

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES 3.2.4 I/O UNIT (100)

Peripheral devices supported in both CYBER 170 state and CYBER 180 state use the CYBER 170 channel and unmodified controller. Changes in controlware and recording format are allowed for CYBER

3.2.4.1 Channels

180 mode support.

The channel configuration allows connection of CDC 3000 Series (via a CDC 6681 Data Channel Converter or equivalently 6000 Series, CYBER 70 or CYBER 170 peripherals. In addition, a unique CYBER 180 channel will be provided that has the following capabilities:

- ♠ high transfer rate, see Section 7.
- channel width of 16 data bits plus parity
- cost efficient electrical transmission scheme for cable lengths up to 200 ft.
- error` detection, error isolation, and error reporting hardware which allows system RAM objectives to be met.

3.2.4.2 Peripheral Processors

The PP's will be 16-bit processors that use the CYBER 170 PP instruction set. In addition, instruction set extensions allow the addressing of all of central memory, and the efficient transmission of 8-bit oriented data.

To insure system integrity, the level of function performed by the PP and its access to central memory is restricted by the design of the software. As a C180 system element, the PP mainty performs functions related to input/output operations. Predominately compute oriented functions (e.g., scheduling the CPU) are not performed by the PP. PP's are dedicated to perform specific functions (e.g., mass storage I/O, tabe I/O, front-end I/O). Central memory request queues managed by the operating system describe logical functions (e.g., fill these buffers from position X of disk Y1 to be performed by the PP. The PP interprets these requests into device dependent operations. It also performs basic error recovery operations.

The system function of monitoring for software and hardware errors or failures is performed by a PP (On-line Monitor).

3.2.4 I/O UNIT (IOU)

3.2.4 I/O UNIT (IOU)

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES

The I/O Unit provides the input/output capability for CYBER 180, in 180 state, 170 state and dual state operations. The primary objectives are:

- support for CYBER 170 state.
- support a high speed I/O system architecture that performs most of the equipment oriented functions for the CPU.
- provide connectability to CYBER 170 peripheral devices.
- provide flexible configuration options.

To satisfy these objectives the IOU shall provide:

- a) CYBER 170 as a subset of the full peripheral processor (PP) instruction set.
- b) Any combination of 5-20 PP's in increments of 5.
- c) Any combination of 8-24 channels in increments of 2.
 - at least 1 channel per PP
 - both of a channel pair are of the same channel type (170 or 180)
 - Si supports only C170 channels up to a maximum of 22.
- d) Full cross connection between PP's and central memory.
- e) Full cross connection between PP's and channels
 - limited to 10 x 12 on S1, restricting S1/170 state configurations to 10 PP's (one cluster) maximum.
 - 20 PP S1 configurations (180 state only) require two channels for cluster interconnection.
 - CYBER 180 state 0.S. and maintenance software will restrict their use of full PP-channel interconnectability in anticipation of future models eliminating this capability.
- f) Provide a two-port operator console multiplexor (see section 3.2.4.4).
 - one port reserved for local operator console.
 - one port reserved for remote maintenance.

11

12

13

14

15

16

17

18

19.

20

21

22

23

24

25

26

27

28

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

06/08/78

10

11

12

13

14

15

16

17

19

20

21

22

23

24

25

26

27

25

29

30

31

32

33

34

35

36

37

38

39

40

42

44

45

46

06/08/78

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES
3.2.4.4 Operator Console

console (only) will be allowed to fill this requirement on an exception basis.)

The operator interface will support:

- single, multiple and remote operator console configurations.
- minimum requirements for operator intervention (1.5.5 design to execute in an unattended manner).
- use of standard I/O interfaces and equipments for operator communications.
- 3.2.4.5 Peripheral Devices

Peripherals to be supported are listed in Appendix C.

3.2.5 HAINTENANCE CHANNEL

There will be a Maintenance Channel with the following characteristics:

- Connect to the CPU's, memory, I/O Unit and other intelligent devices in the system.
- Provide the means for master clearing/initializing the connected system elements.
- Provide the Interface for the Environment Monitor and Performance Monitor.
- Provide a privileged access to the system for maintenance and reconfiguration.

3.2.6 HARDHARE SUPPORT FACILITIES

There will be a set of hardware support facilities which provide the following functions:

- Power-on/Environmental Monitoring
- System Initialization

3.0 CHARACTERISTICS AND FEATURES
3.2.4.2 Peripheral Processors

C180 PP software will be treated as controlware (see $5 \cdot 2 \cdot 2 \cdot 1$).

3.2.4.3 Device Controllers

ARCHITECTURAL DESIGN AND CONTROL

Device controllers will provide the following capabilities (except where not appropriate to the device type):

- shared access or multiple data stream as necessary to support multi-mainframe systems (RMS, tapes and communications front ends only)
- support several models of the same device or device class
- attachment of up to 64 devices
- maximum overlap of operations on separate devices
- single functional design for a device class
- provide interface to CEH for power control and environmental monitoring (see 3.2.6.5).

3.2.4.4 Operator Consola

The operator control console for CYBER 180 consists of one or more interactive terminals which interface to the CYBER 180 OS by means of standard interactive terminal mechanisms. The intent is limited operator/system interaction.

Basic operator control console functional characteristics:

- 300 baud for remote consoles
- 9600 baud for local consoles
- CRT screen of 24 lines by 80 characters
- cursor control capability
- standard ASCII keyboard

No CYBER 180 (nor new 170 state) operating system or diagnostic software will require functional capability greater than that of the basic control console to operate.

Extended system status display capability will be available using more powerful, optional display consoles, which provide a superset of the functional characteristics of the basic control console and which may replace it. [The current C170 CC-545]

12

13

114

117

18

20 -

21

27

28

30

32

133

134

138 139

40

41

42

43

45 46

47

35

10

11

12

113

15

16

17

18

19

20

21

22

23

24

25

26

27

29

30

31

32

33

34

35 36

37

35

39

41

42

44

45

47

48

06/08/78

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES 3.2.6.2 Automatic Power Recovery

key system elements.

- A deadstart signal will be provided and a recovery deadstart can be performed without operator assistance.
- Equipment sequenced up will include as a minimum: att mainframe components: system disks, permanent file disks their controllers; remote terminal multiplexers/front-ends (le., 2550) and other MGs: magnetic tapes and unit record equipment will be excluded.

This option will require a Configuration and Environment Monitor (CEM) and 2.5 sec ride-through as part of the configuration. There may be legal implications which could nullify this objective. However, until these legalities are resolved, development should assume the objective stands, and design this feature with the appropriate safety features.

3.2.6.3 System_Initialization

System initialization places a minimum set of hardware in a known operational state, ready to deadstart the operating system or execute off-line diagnostics. This automated process is initiated by pressing the system initiatization button. The minimum set of hardware initialized is the hardcore system elements which are those affected by one-button power on, plus the system console. As each hardcore element is initialized. confidence level tests are run against it before proceeding to the next element. The final step of system initialization is to pass control to the Operating System. The Off-Line Olaquostic Monitor or the Operating System will have the responsibility for initializing the remainder of the system.

The system initialization process begins in the IOU and . requirest

- A PP
- A prestored program accessible by that PP from read only memory.
- A storage device containing the firmware/controlware for the hard-core system elements. Under normal operating conditions this will be the system mass storage device? otherwise it will be a removable media device (see 3.3.101.

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES 3.2.6 HARDWARE SUPPORT FACILITIES

- On-Line System Monitoring
- Off-Line Diagnostic Control

3.2.6.1 Power System

The basic system will have temperature monitoring and power control tocal to each equipment and operating independently of all other system equipments. The basic system equipment requirements are:

- · MG Set/Controller
 - Power Control Box (include dempoint sensing for liquid 115 cooled system) 116
 - Environment (temp/humidity) recording
- Terminator Power Supply
- Chilled water is an acceptable requirement for S2, S3, and THETA systems: S1 must be air cooled.

For operational convenience, it will be possible to power up the mainframe and certain peripherals from a single power-on This will apply as a minimum to all mainframe components, to all controllers, and to system disk drive and controller. The system will also include a manual emergency off 126 control.

Multiple mainframe systems will be treated as separate mainframes each having their own power supply. either from their own HG set or from a single HG set via toad controllers. Etements common to these mainframes (e.g., memory, disks, etc.) shall either have their own. Independent power supply or use a single MG set via load controllers.

MG sets will be offered either at minimum cost or with maximum reliability (to the system). The high reliability sets will provide a 2 1/2 second ride-through capability. See section 11.1.5 for details.

3.2.6.2 Automatic Power Recovery

As an option, an automatic power recovery feature will be provided. This feature will have the following capabilities:

- When the power supply is interrupted for a period not exceeding one hour, power will automatically be returned to

10

12

13

1 4

17

18

19

20

21

123

125

26

27

28

29

30

131

132

133

34

35

36 37

39

40.

41

42

43

144

145

46 47

48

06/08/75

06/08/78

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES 3.2.6.3 System Initialization

- A console, as in paragraph 3.2.4.4.

The prestored program validates the PP being initialized and validates and provides the code necessary to read a record from the input device. The MIBF of these components significantly exceeds the system HTBF and will not be less than 10,000 hours.

3.2.6.4 System Monitoring

For hardware support monitoring in the on-line and off-line environment see Sections 3.7.1. and 3.7.2.

All mainframe components shall be monitored for environmental conditions out of range. Hainframe components comprises processors, IOU, memories (excluding ECS), and ECS coupler in CYBER 170 state. Environmental conditions shall be divided into two categories:

Short Harnings

These are warnings of an imminent failure, typically to a 122 system critical element, which shall be reported by interrupting the CPU a minimum of 2.5 seconds before the 124 failure occurs.

Long Warnings

Long warnings are provided without interrupting the CPU whenever environmental conditions are such that an element may be expected to power down unless the condition clears. These warnings shall be provided a minimum of 2 minutes prior to power-down.

3.2.6.5 Configuration and Environment Monitor (CEM)

An optional Configuration and Environment Honitor will be developed that performs the following functions:

- Honitors systems for environmental/power faults and warnings. When present in the system, the CEM will monitor the mainframe components for environmental/power faults and warnings. The minimum types of equipment to be monitored are (see Appendix C for more detail):

COMPANY PRIVATE

- Processor
- Memory

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES 3.2.6.5 Confiduration and Environment Honitor (CEM)

- System disk controller
- System disk
- Permanent file controller
- Permanent file device
- Base unit record equipment (batch or communication oriented)
- Monitors environmental status information from the computer room such as dempoint, power brown-out, etc.
- Disseminates alerts to processors that indicate a system failure is imminent.
- Powers-up and powers-down mainframe components and selected peripheral equipment under program control as an energy conservation measure.
- Provides one-button power on/off to equipment other than the basic group specified in paragraph 3.2.6.1.
- Connects to a maximum of 64 system elements or element groups (e.g., a group of disks or magnetic tapes).

In multiple mainframe configurations:

- The CEM is optional to each mainframe.
- A mainframe monitors itself and its peripherals.
- Shared peripherals are monitored by one mainframe only. Note that when one mainframe is powered down the shared peripherals, will still be available to the other mainframe. However, if the mainframe which is powered down was responsible for monitoring environmental conditions on the shared peripherals, then they will no longer be monitored.

3.2.7 PERFORMANCE MONITOR

Except for S1 the CPU will support an optional Performance Monitor hardware facility that collects data describing the dynamics of system execution. This data includes measures of Interrupt frequency, processor state changes, cache management, etc. that can be used in the analysis of system performance.

Test points are furnished on the IOU to allow monitoring of external device and channel utilization by means of commercially

11

12

12

13

14

15

16

17

15

13

20

22

23

24 25

26

27

28

23

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

11

13

14

15

16

17

18

19

24

25

26

27

29

30

31

32

33

34

35

36 37

38

39

40 41

42

43

44

45

46 47

48

available recording devices. Suitable test points will also be furnished on the Si.

Performance Monitoring will be extendable, will not interfere with the system when inactive and will not violate system security.

3.3 OPERALING SYSTEM

The CYBER 180 operating system (NOS/180) has the following design objectivest

- 1) Take advantage of CYBER 180 hardware capabilities.
- 2) Hake user Interfaces
 - a) NOS/170 compatible. or
 - b) Key migration interfaces of NOS/170 may be mapped onto 20 NOS/180 Interfaces through command language procedures 21 22 or object library programs and services, or 23
 - c) Extensions beyond NOS/170.
- 3) Satisfy the needs of the software products, in priority order:
 - a) FORTRAN (interactive, batch)
 - b) Communications
 - c) Data Management
 - d) COBOL
 - e) BASIC
 - f) APL

Early releases of NOS/180 are primarily concerned with the migration of NOS/170 users. CYBER 180 hardware support will be phased across several releases.

Mangatory

- dual state (CYBER 170 and CYBER 180)
 - large real memory
 - segmented virtual memory
 - rings of protection
 - I/O channel bandwidth
 - multiple processors

Highly Desicable

- code segment sharing

CYBER 180 ARCHITECTURAL OBJECTIVES/REQUIREMENTS

06/08/78

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES

3.3 OPERATING SYSTEM

- dynamic paging

Desirable

- data segment sharing
- two speed memories (central/bulk)
- key/lock protection

CYBER 180 hardware and NOS/180 use multiple mainframes as the primary path for increased availability with growth. NOS/180 supports the distribution of major system functions among separate maintrames or subordinate processors.

3.3.1 SYSTEM STRUCTURE

NOS/180 has four major functional elements, each with its own objectives, guidelines, interface rules, and restricted set of functions. The elements are:

1) Honitor functions - the fundamental functions of software that translate hardware conditions and signals into standard software conventions and data structures and that manage the CPU. NOS/180 and stand-alone CYBER 170 state require an implementation of monitor functions.

Monitor Objectives

- Correct functional distribution
- Reliability of function
- Speed.
- 2) Basic Operating System (BOS) functions basic functions most closely associated with managing system elements (lobs, tasks, files, memory, perioherals). BOS functions are primitive and are not directly interfaced by end users. PP functions are part of 80S.

BOS_Oblectives

- Correct functional distribution
- Reliability of function
- Speed of function and program call
- Stability of Interface definition
- Effective use of CYBER 180 hardware
- Consistent and symmetric interfaces for all elements
- 3) Support Functions general service functions available to

13

15

16

17

18

19

20

21

22

23

26

27

28

31

33

34

35

36

37

38

39

40

41

42

43

44

45

47

11

12

13

14

15

16

17

18

19

20

21

2.2

23

24

25

26

27

28

29

30

31

32

3.5

34

35

36

37

35

39

40

41

42

43

44

45

06/08/78

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES 3.3.1 SYSTEM STRUCTURE

executing programs (e.g., loader, basic record manager, operator communication). These routines are structured to allow selective replacement by user or site supplied routines.

Support Objectives

- Performance of the function and the program call
- Reliability of function
- Stability of specification
- Adaptability to future change without forcing user conversion until the new feature is used
- 4) Extended Operating System (EOS) functions functions that manage the flow of work. EOS provides the command language interface to the and user. An NOS/160 configuration may have multiple instances of EOS, each tailored to the needs of different users (e-g-- transaction oriented application).

EQS_Oblectives

- Ease of use
- Adaptability to future change without conversion or retraining
- Performance
- Packaging

3.3.2 SYSTEM CODE ORGANIZATION

Where possible NOS/180 system functions execute in the same environment as user programs. System functions execute at more protected ring levels. One copy of the code for these functions is shared among multiple user programs. NOS/180 also supports many features in the manner of utility programs with mechanisms for adding, deleting and overriding these programs.

3.3.3 JOB PROCESSING

A job is the major unit of work managed by NOS/180. Users and NOS/180 submit jobs to perform work within the system. Resource assignment and usage accounting is associated with a job. Each job has a single owner and is known by a unique name. Access to resources and protected elements in the system is granted to the

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES

owner of the lob.

3.3.3 JOB PROCESSING

The job deck/file structure resembles NOS/170; a set of command language statements followed by data elements.

A job step is the work done as a result of a single command in the job deck/file. Job steps execute sequentially within a job.

A task is an instance of execution of a program. Multiple tasks can execute within a single job step. Each task has its own address space (set of memory segments). Tasks may be initiated either synchronously or asynchronously to the initiating task.

All, command language statements are processed within the environment of the job. Terminal sessions are processed as a job; login is job initiation and logout is job termination.

Jobs may submit other lobs for processing. NOS/189 provides commands to assist users and operators in controlling the progress of submitted jobs.

3.3.4 TRANSACTION PROCESSING

NOS/180 processes transactions using concepts (user's viewholnt) similar to those of CYBER 170 TAF/NOS. Transactions are processed utilizing the tasking features of NOS/180, and permit transaction applications to have the same access to system resources (i.e., tapes, files, databases, private backs, etc.) as do batch-mode and interactive-mode jobs. Transaction processing is offered in NOS/180 in a manner which permits tradeoff of performance versus features, and provides effective control of the system resources devoted to such processing.

NOS/180 supports multiple transaction applications with concurrent access to shared databases. Individual applications may be remotely controlled by Application Administrators. Recovery of transactions is coordinated with data management and communications products so as to provide a system which features high integrity, continuous operation, and ease of use.

While recognizing the need for high-performance transaction processing, CYBER 180 emphasizes the low to mid performance range in commercially-oriented applications. A basic transaction processing capability will be provided in NOS/180 R2, and a competitive transaction processing capability will be provided in

1.

.22

q

55.

06/08/76

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES
3.3.4 TRANSACTION PROCESSING

NOS/180 R3.

NOS/180 transaction processing objectives include the following:

- 1) Iransaction Priorities. It will be possible to process transactions on the basis of transaction priority within an application. It will be possible to after a transaction's priority during its execution.
- 2) MHF_Load-Leveling in a multi-maintrame configuration by sharing an application's transaction load between maintrames. This will not be dynamic load-leveling. All transactions from a given terminal are processed on a single maintrame. Terminal connection is made at LOGIN by NHP's Communication Supervisor.
- 3) Single Owner. Each transaction application will have a single owner. This owner will also own all resources of the application, and will be accountable for all resources consumed by the application.
- 4) Iask Chainsa. If will be possible for one task to initiate
 another task or task chain, with the option of continuing
 execution or awaiting completion of the called task or
 task chain.
- 5) <u>Communication Block.</u> A variable-length data block may be passed from one task to another during a transaction. This block may be saved between transactions.
- 6) <u>Unsalicited Input.</u> When an unsolicited input is received, a communication block will be prepared with the appropriate entries, and an initial task will be initiated. Applications will be capable of accepting unsolicited input while a transaction is in progress.
- 7) <u>Terminal Status.</u> It will be possible for a terminal user to status the system at any time. A terminal user may receive the input and output messages associated with the last successfully completed transaction for the terminal.
- 8) NAM Massages. It will be possible to initiate execution of a task as a result of a terminal being newly connected, reconnected during recovery, disconnected, or logged out from an application.

CIBER 100 ARCHITECTURAL OBJECTIVES/REQUIREMENTS

06/08/78

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES
3.3.4 TRANSACTION PROCESSING

- 9) <u>Standard Interfaces.</u> Transaction applications will use standard NOS/180 interfaces, and will have the same access to system resources (e.g., tapes, files, databases, and natmork products) as do other applications.
- 10) <u>Lock Control</u> DMS180 will provide lock capabilities at record type and individual record levels. Record types and records which remain locked but not accessed for some installation-defined timeout period will be unlocked.
- 11) Quiet-Point. DMS180 will process Quiet-Point requests. Most database failures will be recovered by DMS180 without user application intervention or knowledge.
- 12) Cancel/Checkpoint. DMS180 will process Cancel and Checkpoint requests, and will ensure that "all or none" of each set of updates are performed.
- 13) <u>Test Mode.</u> It will be possible for Application Administrators to test selected transactions in a "live" environment without endangering databases.
- 14) <u>Database Recovery.</u> In the event a database is not fully recoverable, it will be possible to restore the database concurrently with other system operations.
- 15) Message Routing. Terminals will be able to send messages and transmit files to a single destination, or broadcast to a number of destinations. Each destination may be a device, a user, or a network queue; and may be referenced by logical name. This facility will be CDC's Message Control System (MCS) offering.
- 16) Page Browsing. Display terminal outputs which exceed one page (screen) will be quaued, and an alert will be given at the terminal indicating more pages are available. The operator may access these pages randomly or sequentially.
- 17) <u>Formatted I/O.</u> Application Administrators will be able to create new or modify existing screen image definitions from remote consoles using Format Services. These image definitions will be used during formatted-screen I/O.
- 18) Off-Line Spooling. Terminal operators will be able to perform display-to-tabe cassette operations in an off-line (local) mode, and later transmit the cassette messages to a host computer.

COMPANY PRIVATE

q

10

11

12

13

14

16

17

18

19

2-0

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

44 45

46

47

DRAFT

06/08/78

10

12

13 14

15

16

17

15

19

2.0

.21

22

23

24

25 26

27

28

29

30

31

32

33

34

35

36 37

38 39

40

41 42

43

44

45

46

47

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES 3.3.5.1 Virtual Hemory Management

protection rights for each task's address space. Segments can be transferred between tasks within a lob and can be paged.

The system software is a set of segments, some of which appear In every task's address space. This sharing is managed by NOS/180. -

3.3.5.2 Real Memory Management

NOS/180 uses paging hardware to manage the allocation and use of real memory. Paging allows:

- 1) Overcommitment of virtual to real memory.
- 2) Performance optimization of virtual memory use.
- 3) Memory degradation and partitioning.

Job swapping is also used to manage real memory.

3.3.5.3 Cache Hanagement

Software management of the CPU cache is required when one processor accesses a segment that may be written into by another processor. To avoid conflicts, NOS/180 bypasses cache memory for such segments.

3.3.6 USER INTERFACES

The user interface supports a wide variety of users. NOS/180 functions will be made available to as many access modes (e.g., - Interactive, batch, operator) as possible. These functions will be identical externally within the constraints of functionalsecurity and hardware, regardless of the mode of access.

The NOS/180 command statements are a simple language that adheres to the CYBER 180 system interface standard. The command language includes!

- Control functions to direct job flow leage, conditional, iterative and assignment statements).
- Functions that define and manage the lob environment through variables used by the command language and

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES 3.3.4 TRANSACTION PROCESSING

- 19) <u>Terminal/Protocol_Support.</u> NOS/180 network products will support the terminal types and line protocols defined in 1 2 Section 3.8 and Appendix C.
- 20) Distributed Processing. Transaction applications will be able to distribute their function and database throughout a computer network by routing messages to network queues. Message routing will be performed using standard NOS/180 Interfaces.

3.3.5 MEMORY MANAGEMENT APPROACH

NOS/180 use of the CYBER 180 memory organization has the following objectives:

- 1) Increase reliability and integrity of all software products. especially the operating system.
- 2) Increase, security and protection of user and system programs and data.
- 3) Provide coverage of a broad range of configurations.
- 4) Increase flexibility to meet future regulrements for new features and capabilities in an upwards compatible fashion.
- 5) Share code and data among system and user lobs.
- 6) Support uniform addressing across code and data as experience and technology dictate.

The memory of CYBER 180 is managed at two levels, virtual and real. Virtual memory mechanisms provide the user's view of memory while real memory management is associated with the physical memory resources of a CYBER 180 system.

3.3.5.1 Virtual Hemory Management

Virtual memory (or user memory) is a set of memory segments. Individual segments are units of protection and sharing within a task's address space.

Access to segments is regulated by access mode control, ring protection, and key/lock hardware features of the CYBER 180 Shared segments can have different access and hardware.

.22

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES 3.3.6 USER INTERFACES

executing programs. NOS/180 services use these variables (e.g., file descriptions, program descriptions, job step termination status) to interface between the user and the operating system.

- Execution of programs and assignment of resources (e.g., files, equipment, memory).
- Execution of predefined sequences of command statements from procedure files. User command calls and command procedure calls are interchangeable as need dictates.
- Operator control functions.

NOS/180 provides complete and descriptive status and error information to the user. All status and error information presented to a user is controlled by a system message generator utility. A user may select the level of detail desired for information messages received from the system.

3.3.7 LOADER/LIBRARIES

The NOS/180 loader loads object modules into memory and establishes linkages to other object modules. It accepts object modules output from compilars or the link-editor via sequential or library files. Multiple system and user libraries are supported. A default search list is unique to each job (user) and can be modified during job execution.

The link-editor structures programs and combines object modules. The user structures programs to control the working set size, to group modules functionally and to improve performance.

NOS/180 provides source code and object library maintenance utilities. The packaging of programs and libraries is important to performance in NOS/180. The link-editor and the object library maintenance utility support this packaging process. In NOS/180 the objective is high performance loading from an object library in preference to supporting a broadly generalized library file format for source and object library files. Any library file is processable by the record manager and by the general file utilities.

3.0 CHARACTERISTICS AND FEATURES

3.3.8 INPUT/OUTPUT

3.3.8 INPUT/OUTPUT

3.3.8.1 Files

A file stores information (jobs, data, programs, tibraries) within the system environment. It has one owner and is a primary object of security and protection controls. File access may be shared among multiple users at the discretion of its owner and users.

NOS/180 supports permanent files (registered and saved for subsequent access) and temporary files (discarded at job termination). NOS/180 supports multiple cycles of a permanent file.

One permanent file mechanism is provided. The user may access a file directly or indirectly, i.e., a copy of the file.

Mass storage file labels describe the attributes of the file. The attributes include file identification, file organization and structure, accounting information, type of data as well as optional user information. The label is normally transparent to the user, but the user may after attributes (those that will not cause integrity or security violations) during the life of the file.

NOS/180 supports automatic permanent file archiving and retrieval from tapes and the Mass Storge Subsystem.

3.3.8.2 Basic Record Manager

The basic record manager supports sequential and byte addressable file organizations. The advanced access methods are described in section 3.4.3 on DMS180. The NOS/180 basic record manager design priorities are:

- 1) Support the FORTRAN user (performance, simplicity)
- 2) Provide an interchangeable file format between products
- 3) Support the Data Management and advanced access methods products
- 41 Support the COBOL user

	 	 oboto i z s tos i cado t i ci i ci i s	

06/08/78

3-25

1 5

11

14

15

16

17

19

21

22

23

24

25

26

28

29

30

31

32

33

34

35

36

37

38

39

40

41

43

44

45 46

47

ARCHITECTURAL DESIGN AND CONTROL 3.0 CHARACTERISTICS AND FEATURES 3.3.8.2 Basic Record Manager

5) Comply with ANSI standards.

The basic record manager provides a consistent interface to sequentially accessed files across all device types. There is at least one interchangeable file format among users of all compilers and system utilities.

Record manager provides record locking facilities for at least one mass storage file organization in support of shared files modified by concurrent users.

Record manager supports the record-partition-file hierarchy in a sequential file organization. These files are processed sequentially or randomly. Delimiters (e.g., record boundaries, partitions) and control information (e.g., compression, deleted records) are processed by the record manager.

The NOS/180 system files are processable by the record manager and are recorded using one of the standard file organizations. For record oriented files there is a single default file organization and record format that is used by all compilers and utilities.

3.3.8.3 Physical Input/Output

The physical I/O manager transfers data between memory and devices. A few primitive physical I/O functions are provided. They are device independent; the same function is defined for all devices and does the same thing for all where meaningful (if not an appropriate status is returned).

Physical I/O transfers byte streams and is unaware of the logical structure (e.g., records) of the file. Files are recorded on permanent media (tape, disk) such that the system can recover partially destroyed files and determine how much data was lost.

Physical I/O performance objectives are to:

- Minimize disk access time or tape "start-up" time
 - a) minimize the number of requests issued
 - b) transfer as much data as possible per request
 - c) achieve overlap between I/O and processing.
- Take advantage of maximum device transfer rates.

CYBER 180 ARCHITECTURAL OBJECTIVES/REQUIREMENTS

ARCHITECTURAL DESIGN AND CONTROL 3.0 CHARACTERISTICS AND FEATURES

3.3.8.3 Physical Input/Output

- Provide seek and latency optimization

3.3.8.4 Segment Level Access

A file may be associated with a memory segment so that the data elements can be referenced as a byte string in memory.

3.3.8.5 Device Handling

3.3.6.5.1 MAGNETIC TAPE

NOS/180 supports unlabelled tapes and ANSI standard labelled tapes. A file always resident on magnetic tape can be registered in the permanent flie system.

3.3.8.5.2 ROTATING MASS STORAGE

Each rotating mass storage device is self describing such that usage information (e.g., device label, allocation and flaw map, file data) can be determined independent of information recorded external to the device. Flexible configuration capabilities are provided to allow for online reconfiguration and maintenance.

NOS/180 requires all mass storage devices of the same type to have the same sector size. Different device types can have different sector sizes.

Space is altocated on mass storage in terms of allocation units (one or more sectors). The system dynamically assigns attocation units to a file as it is written. The user can optionally specify the number of allocation units to be allocated to a file at any one assignment. NOS/180 also provides options to preallocate a specified number of allocation units to a file and to direct allocation to a specific device.

NOS/180 provides for removal and transport of mass storage devices within a system and between NOS/180 systems. A set concept is used to manage mass storage devices. A set is one or more togically related mass storage volumes. One volume can be a member of one set only. A set may contain one or more files. which may span volumes within a set but may not span sets. NOS/180 requires an online system set for system files, queue files and default residency for user files.

12

15

16

17

15.

19

22

23

25

25

28

29

.11

05/08/78

3.0 CHARACTERISTICS AND FEATURES

3.0 CHARACTERISTICS AND FEATURES
3.3.8.5.3 UNIT RECORD EQUIPMENT

3.3.8.5.3 UNIT RECORD EQUIPMENT

The NOS/180 batch facility handles local and remote unit record equipment. It provides a unified external interface for users and operators to local or remote devices. This interface includes job structure, job/file routing and job control commands/displays. The batch facility uses the NOS/180 file interface to access local and remote batch devices.

3.3.9 SYSTEM MANAGEMENT

3.3.9.1 Resource Control

NOS/180 regulates all user access to system resources (e.g., device assignment, memory management, media mounting). Initial user validation based on user identification and mode of operation (e.g., batch, time-sharing, transaction) establishes limits for use of available system resource (e.g., devices, memory, CPU). The user may schedule the use of resources within those limits. Resources are assigned and released dynamically during task execution.

for named resources (e.g., mass storage files, tape files, volumes) NOS/180 maintains a catalog to associate the name with the resource, to regulate access to the resource, and to store attributes of the resource and its usage. Non-cataloged resources (e.g., tapes) are also processed by NOS/180.

Resources are made operational or non-operational at deadstart or by operator assignment or by the system error detection/recovery process. Operating system functions are provided to idle down and free up devices. Non-operational resources may be assigned to validated maintenance lobs.

3.3.9.2 Error Diagnostics and Recovery

NOS/180 emphasizes error checking and recovery. Ouring execution NOS/180:

- logs errors in the system engineering file
- executes recovery sequences for peripheral equipments
- reconfigures around failed components

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES

3.3.9.3 On-line Maintenance

3.3.9.3 On-line Maintenance

Haintenance/diagnostic jobs may execute concurrently with user jobs. These jobs use standard job and operator services blus privileged operating system functions to assist in fault detection and isolation. Initiation of maintenance/diagnostic jobs and their use of system resources is subject to standard access control mechanisms.

The On-line Monitor is responsible for maintenance action when the Environmental Monitor detects an imminent system/device failure or when the IOU, processors or memory fail. If possible the failing element is dynamically reconfigured out of the system.

When the system cannot function normally, the appropriate diagnostic sequence will be initiated and the operator atented. NOS/180 will attempt to save all jobs in process prior to giving control to a diagnostic sequence.

3.3.9.4 System Deadstart/Recovery

NOS/180 supports many configurations. The operating configuration is established or altered at deadstart. Several levels of recovery from system crashes are provided (e.g., recover jobs from the last system checkpoint, recover jobs in the swap queue, recover contents of input/output queues).

The on-line monitor alerts NOS/180 when a hardware system failure is imminant. The minimum level of recovery includes job and output queues, permanent files and all valid swap files. For an environmental failure the system is idled and a system checkpoint is taken ensuring the recovery of all jobs. Operators may idle the system and initiate the system checkpoint sequence at any time assuring recovery of the system environment after a restart recovery.

Most system software is replaceable in a production environment without requiring a system deadstart. Some operator scheduling control is required (e.g., idle the system) when charging the basic system modules.

DRAFT

1.5

12

13

14

16

17

18

19

21

22 23

26

27

28

29

30

31

32

33

34

37

39

40

41 42

43

45

46

47

06/08/78

11

12

13

14 . 15

16

17

18

19 20

21

25

26

27

28

29

30

31

32

33

36

37

39

40

42

43

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES

3.3.9.6 Accounting

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES 3.3.9.5 System Statistics

3.3.9.5 System_Statistics

NOS/180 records usage and performance information on system files. This information includes?

- lob and system activities.
- usage statistics, equipment errors encountered and types of system recoveries. For non-fatal errors (e.g., solid single bit failures in memory), thresholds prevent logging the same error repeatedly.
- use of system resources and charge information.
- security events (e.g., access denials, user configuration changes, access to secure objects).
- lob and system execution data for performance analysis.

3.3.9.6 Accounting

NOS/180 accounting provides detection, measurement, and recording of system use for the purpose of billing and cost recovery. This includes!

- support for application accounting which allows authorized applications to unit price their services (e.g., charge for the number of plots produced rather than the resources used to generate the plots).
- consistent accounting information for each execution of a process based on a single billing unit that reflects all charges accrued by a job. The single billing unit is a function of detailed system usage information that is available to users and installations personnel to support charges. The usage information is recorded in a set of lob resource and application usage counters. These counters are protected from direct access by a job but may be interrogated during execution with NOS/180 requests.
- Installation options allow tailoring of which resource, usage events or services are to comprise the billing unit and of the relative "weight" of each datum used in the billing unit algorithm. Authorized applications may also alter the "weight" of each datum used in the billing unit.

- accounting information for resources or services whose use is controllable by the user is evaluable in "user" terms le.g., number of files accessed, humber of linear equations solved).

- support of a hierarchy concept of accounts, projects within accounts and members (users) within projects. Limits can be placed on accounts, projects and users.
- support for billing and inter-installation cost recovery in multi-computer networks.

12

14

15

16

17

19

21

22

23

24

25

26

27

28

29

30

31

32

3.3

34

36

37 38

39

41

43

44

45

11

12

13

14

15

16

17

18 19

20

21

22

23

24

25

26

27

28

29

30

31

32

34

35

36

37

38

39

40

41

42

43

44

45

46 47

48

06/08/78

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES
3.3.10 MINIMUM NOS/180 CONFIGURATION

3.3.10 MINIMUM NOS/180 CONFIGURATION

	Ratio of Workloads (170/180)											
	100/0	70/30	30/70	0/100								
Processor	i	1	1	1								
Hemory	188	2HB	248	188								
I/O Unit	1	1	1	1								
- PP*s	10	15(10/2)	15 (8/5)	5								
- Channels	12	16	16	8								
Mass storage spindles (100MB each)	Ż	4(2/2)	4(2/2)	2								
Removable device for system	tape	tape	tape	tape or disk								
installation												
Job Input device	1	1	1	1								
Job output device	1.	, 1 .	· 1	1								
System console	CC545	CC545	CC545	i								

3.4 PRODUCT SEI

A major CYBER 180 development constraint is to apply future CYBER 170 product set development to CYBER 160 wherever possible. Within that constraint, the CYBER 180 product set objectives are:

- 1) Span Provide a single product set to span the CYBER 180 range without breaks in compatibility. Use common modules (code generators, run time (ibraries) where feasible.
- 2) Migration
 Maximize user source code compatibility between the then-current CYBER 170 and initial CYBER 180 product versions.
- 3) Usability

CYBER 180 ARCHITECTURAL OBJECTIVES/REQUIREMENTS

06/08/75

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES
3.4 PRODUCT SET

Present a consistent external user interface across the whole product set. Hinimize local conventions and special cases for one product.

4) Execution Efficiency
Exceed product set parformance and reliability objectives
established in Sections 7 and 8.

3.4.1 GENERAL PRODUCT SET TECHNICAL REQUIREMENTS

The following requirements apply to all product set members. Requirements on the production of object code do not apply to products which generate no object code (including interpreter).

- Code sharing will be supported:
 - Product set members will be sharable (i.e., one copy of code in memory at execution time which is utilized by all users).
 - . Compiler generated object code will be sharable.
- Define and adhere to a common system interface standard to provide:
 - Object code communication across the product set (e.g., a COBOL program can call a FORTRAN subroutine).
 - Common object text format to allow the linking of object programs produced by two or more compilers.
 - One or more record and file formats common across the product set.
 - One or more data representations common across the product set.
 - Compatible external user interfaces to all similar CYBER 180 product set members, including the calls to all compilers, the output formats from all compilers, and diagnostic massages from all compilers.
- Provide statistical, performance and system debugging facilities for both system and user fevel use.
- For products covered by standards in Appendix B (e.g., BASIC, COBOL, FORTRAN), provide options to diag, accept and/or reject all non-standard statements.
- All compliers will allow:

12

13

14

19

20

21

26

28

29

30

31

32

33

34

35

36

37

38 39

147

48

10

11

12

13

14

15

16 17

16

19

20

21

22

23

24

25

26

27

29

30

31

32

34 35

36

37

38

39 40

41

42

44

45

46

47

48

. 33

06/08/76

ARCHITECTURAL DESIGN AND CONTROL

06/08/78

3.0 CHARACTERISTICS AND FEATURES 3.4.1 GENERAL PRODUCT SET TECHNICAL REQUIREMENTS

- Initiating a batch compilation by an interactive user. Interactive communications with a terminal during execution of user programs.
- Common modules will be used where practical to provide reduced development and maintenance costs and consistency of results (e.g., common math library and numeric conversion routines.)
- CYBER, 170 based products will retain their basic designs and techniques in their CYBER 180 implementations. Modifications are made according to the following quidelinest
 - Existing functional structures (e.g., phases/passes. 15 overlays) are retained. These structures provide the 16 logical grouping of code and data needed to assist 17 NOS/180 memory management. NOS/180 commands and loader 16 directives that manage those structures are not the same as NOS/170.
 - .. NOS/180 loader tables are similar to CVBER 170 and 22 include separate sections for code and data. Loading 23 functions. Interpret tables and organize code and data 24 25 Into separate segments.
 - . Code is sharable among multiple users of a compiler. Separate data segments are assigned for each instance of execution. Product set programs are not aware of this sharing since it is managed by NOS/180.
 - Product set programs manage memory within their data segments according to conventions defined in the CYBER 180 System Interface Standard.
 - NOS/180 record manager is used for input and output files. The internal character data format is 6-bit ASCIT.
 - Product Set software (Compilers, Data Management and 140 System Utilities) is to be as independent from the 141 operating system as possible. After the initial 0.5. release, no new product release or re-release may require a new version of the O.S. If a particular 144 feature requires special 0.5. assistance, the 145 remainder of the new product must still run on the 146 previous operating system release.

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES

3.4.2 LANGUAGES

3.4.2 LANGUAGES

The CYBER 180 language strategy is oriented towards three key user languages; FORTRAN, COBOL and BASIC. Each of these has a distinct" orientation towards scientific, business, time-sharing respectively. The importance of FCRTRAN and COBOL In the marketplace is well-known, and both will continue CDC strengths developed on previous machine lines. BASIC is currently the most common time-sharing oriented language.

These three languages will place a high premium on CYBER 170 compatibility in order to ease user migration, will have the stiffest requirements on performance (particularly FORTRAN), and will provide the fullest support of the language. Trade-offs in the operating system for product set support will be made in favor of these languages.

The remaining languages will play more supporting roles in the CYBER 180 product offering. A possible exception to this is APL. which is currently enjoying an increase in usage and could eventually equal BASIC in usage.

3.4.2.1 Compliar Classes

Another way of looking at the CYBER 180 language strategy is through the concept of compiler classes. This concept centers on the degree to which a language is supported and interfaced with the rest of the system. All classes will conform to the System Interface Standard.

A Class I compiler is fully supported and interfaced to the system in terms of feature richness, debugging alds, usability, Interface to other systems, access to operating system features, etc.

A Class II compiler is not fully supported in all aspects but nonetheless provides an important language with heavy customer use. Certain characteristics will usually be stressed over others.

A Class III compiler will be required to meet only the minimum language standards and will be implemented and supported more as a free-standing application package. It is meant primarily to respond to RFP's and to be able to say we have it. A Class III compiler is expected to use common compiler elements (e.g., common syntax table generator) to the greatest extent possible,

CYBER 180 ARCHITECTURAL OBJECTIVES/REQUIREMENTS

06/08/76

3-35

11

37 38

39 411

41 42 43

44

45

46

47

48

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES 3.4.2.1 Compiler Classes

even at the expense of performance.

Usage trends for class II and class III compilers will be watched closely and the relative priority of these compilers may change. For example ALGOL-60, ALGOL-68, and PASCAL all may be able to satisfy the non-U.S. market individually. If so, one will be picked and stressed over the others.

The following chart breaks down the CYBER 130 languages into classes and provides more datall on the level of support provided by each. The languages are listed in decreasing order of priority.

ARCHITECTURAL DESIGN AND CONTROL	06/08/78
3.0 CHARACTERISTICS AND FEATURES 3.4.2.1 Compiler Classes	

		1			ı				ı					t	
	•	10	L	122	1	CL	.AS	S	ı		CL	AS	S	1	
		1	1	1	1		I	I	1		I	11		1	
		1			ŧ				ı					1	
		1	F		ŧ			H	1	A			A	ŧ	
		1	0		1			Ρ.	1	L		J	L	1	
		1	R	C	1	8		A	1	G		0	G	1	
		1	T	0	1	A		S	1	0	P	٧	0	1	
		1	R	8	ı	S	A	Ċ	1	Ĺ	L	I.	L	1	
		1	Α	0	1	I	P	A	1	6	1	A	6	1	
De	ree Supported & Integrated	1	N	L	1	С	L	L	1	0	I	L	8	1	
		+-			+ -				+-					٠	
1)	Usability features	1	н	Н	1	H	М	Н	1	N				1	
2)	Debugging assists	1	H	H	1	H	н	H	ı	н				1	
3)	Code optimization options		н	H	ŧ			М	1	Ħ				ſ	
4)	Access to operating system features	: 1	н	H	1				t:					1	
5)	Interface to other systems	1	Н	Н	1		М		1					1	
	(e.g., DMS180)	ı			ŧ				1					1	
6)	Handling variety of std-data types	ŧ	н	Н	1	H	M	M	ı	н				1	
7)	Common calling sequence	1	H	Н	ŧ	Н	М	н	1	H	н	N	Ħ	1	
8)	Compile speed and efficiency	1	H	H	1	Н	H	М	1	M.				1	
9)	Speed and efficiency of generated	1	н	H	1			M	1	H				ı	
	code	1			1				1					1	
10)	Conformance to ANSI/ISO Std.	1	Н	н	1	H		Н	1		Н		Н	ŧ	
11)	Extensions to standard	1	М		1	М			1					1	
12)	Migration tools	ı	H	4	ı	н			1					1	
13)	Training	1	H	Н	ŧ	Ħ	н	M	ı	M				1	
14)	User documentation	1	H	Н	1	H	М	H	1	Ħ	ĸ			1	
15)	Performance Measurement assistance	:	Н	H	1	H	M	H	ŧ	Ħ	н	Ħ	H	ı	
16)	Quality and size of test base	ŧ	H	H	1	H	М	H	1	н	H	H	H	1	
17)	CYBER 170 compatibility	1	н	н	ı	Н	Н	H	ŧ	М	н			1	
18)	Transaction interface	1	н	н	1				1					1	
		i			i				1					1	
		1			1				1					1	

H = extensive support M = medium support blank = little or no support

3.4.2.2 Individual Languages

- FORTRAN

This is the most important language for CYBER 180. It will provide both a production mode stressing execution speed and a development mode stressing compile speed and diagnostics; both modes will provide high-level ANSI-77

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

27

28

29

30

31

32

33

34

35

36

37

38

39 40

41

42

43

44

45

46

47

48

11

12

13

14

15

19

20

21

22

23

24

29

30

31

33

34

35

36 37

38

41

06/08/78

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES 3.4.2.2 Individual Languages

> support. FORTRAN usage is expected to remain very high with virtually all sites using it; requirements will be driven by Systems.

COBOL

COBOL is almost as important as FORTRAN. It will fully support the new ANSI standard. The expanded 80P instructions of the CYBER 180 will make it much more performance competitive. The forecast is for increased overall usage by our customer base; requirements for COBOL also come from Systems.

- BASIC

C180 BASIC, is intended primarily for interactive use. BASIC will initially offer an interpretive mode and later an option to produce compiled object code. It will conform to the new ANSI standard plus extensions for enhanced C170 compatibility. Usage is expected to remain constant over the next 5 years; requirements come primarily from Services.

- APL

APL is intended for interactive use. While the current forecast does not project an increase in use on C170 (still less than half of BASIC), some industry sources see a dramatic increase in use in the 1980's.

- ALGOL-60

ALGOL requirements come primarily from Systems outside the U.S. Usage projections are not currently available; however, either PASCAL or ALGOL-68 could replace ALGOL-60 and its current position in that marketplace within the 1982 timeframe.

- PASCAL

PASCAL is the language defined by Wirth, rather than the C186 Implementation language, PASCAL-X. It is growing in popularity, particularly in the university and overseas environments. Requirements are driven primarity by Systems. PASCAL may be the best choice to push due to its acceptance in the U.S. and its potential for replacing ALGOL in the European market.

CYBER 180 ARCHITECTURAL OBJECTIVES/REQUIREMENTS

06/08/78

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES 3.4.2.2 Individual Languages

- PL/I

PL/I is primarily intended to respond to RFP's and will be a minimal implementation. Requirements are driven primarily by systems.

- JOVIAL, ALGOL-68

If provided at all, the primary requirement would be to satisfy RFP's. Specifically these two compilers will not be planned for development from RSD funds. Development would be tied to specific accounts and funded at least partially from COS.

JOVIAL could be one of three defined variants; J3, J4 or J74. The requirement for JOVIAL would come from certain Government contracts. ALGOL-64 is completely different from ALGOL-60 and would not be a replacement unless marketplace abandons ALGCL-60 in favor of ALGCL-68. Requirements for ALGOL-68 would come from the oversess Systems markets, particularly from the academic world.

3.4.2.3 Common Compiler Elements

It is a CYBER 180 objective for compilers to share components wherever possible and practical, and where schedule permits. - Listed below are the major areas of commonality to be considered:

- Common Code Generator (CCG)

FORTRAN and SYMPL will both use the C189 CCG. COBOL. PASCAL-X, and BASIC will be designed so that they can eventually interface to CCG. Other compilers will be required to use CCG unless shown to be impractical.

- Common Math Library

All mathematical languages (FORTRAN, ALGOL-60, PL/I, SASIC, APL, JOVIAL) will use a common math library, including numerical conversion routines.

- Common Syntax Table Generator

This will be considered for all Class III, and perhaps Class II compilers. This can simplify the syntax analysis phase of compilation at the expense of compilation speed.

DRAFT

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

34

39

40

41

42

43

44

45

46

47

48

10

11

12

14

15

15

17

18

19

20

22

23

24

27

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

47

45

06/08/78

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES 3.4.2.3 Common Compiler Elements

- Common Cradle Components

The cradle code is those modules used by compilers and the common code generator to perform service functions. These modules should shield the compiler from the OS interface to provide a more easily changable set of compilers. Possible modules are I/O, control card cracking, cross reference maps, diagnostic interface, termination processing, etc. The use of common cradle modules must be enforced in certain areas for all compilers to achieve the degree of compatibility specified in the SIS.

- Common Debug Alds

This covers such things as interactive debug, traceback, and post-mortum dump analysis. All compilers are potential users of these common components.

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES 3.4.3 (#) DATA HANAGEMENT (DHS180)

3.4.3 (#) DATA MANAGEMENT (DMS180)

The primary objective of DMS180 is to span the range of CYSER 180 processors and applications with a set of secure and compatible OMS capabilities. Target applications areas may be supported by separate products rather than one data base manager. The compatibility across separate products will be aimed at uniform user interface conventions, utilities, and, some forms of interchangeable media.

The basic vehicles for DMS180 are CYBER's DMS170 and EDMS systems. These products will be used as the design and experience base for selecting those DMS capabilities to offer as separate products in specific applications areas. Wherever feasible, existing CYBER 170 source code will be used to implement the elements of DMS180.

The future need for ANSI compliance is recognized although the current direction is obscure. DMS180 will support one data model which is oriented towards CODASYL and which will eventually provide a minimum level ANSI compliance.

DMS180 includes products supporting two distinct environments file processing and data base processing. File processing is provided by the advanced access methods of the Record Manager; data base processing is provided by the DBMS. In addition, a complementary set of support functions will support both environments. These include a query language, data dictionary. and report writer. Unlike DMS170. DMS180 will stress the differences between the two environments in order to get the proper marketing mileage out of both. The emohasis will be on consistent and complementary external interfaces, common only where they should be.

3.4.3.1 File Processing

File processing capabilities will include:

- Advanced Access Methods (Direct, Indexed Sequential and Multiple Indexing) providing concurrent updating of a single file by multiple users.
- File Management utility supporting conversion between record manager files and to and from certain ISN formats. as well as record qualification, reformatting, etc. This utility will be functionally equivalent to C170 FCRM but

COMPANY PRIVATE

06/08/78

06/08/78

HIgh

Medium

Hlah

Medium

High

11

12

13

14

15

16

17

18

19

20

21

22

24

25

26

27

24

29

30

31

32

33

34

35

36

37

31

39

5 0

41

42

43

44

45

46

47

123

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES
3.4.3.2 Data Base Processing

12

14

16

17

1.0

19

. 23

24

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

Importance

DRAFT

Hlah

3.0 CHARACTERISTICS AND FEATURES
3.4.3.1 Fite Processing

ARCHITECTURAL DESIGN AND CONTROL

will stress usability and consistency with other C180 DBN products over C170 compatibility.

- Except where provided explicitly by the language (1.e., COBOL) access to AAM files will be provided by a common set of interface routines for all Class I and II compilers.

3.4.3.2 Data Base Processing

The C180 DBMS will be based primarity on EDMS which provides a 3-tevel schema (conceptual, physical, and external) and CODASYL-type set processing as defined by the EDMS "COSET" approach. A long term objective is to provide support for the relational data model plus any CODASYL extensions required to meet the minimum ANSI standards. Support of a "DMS170 View" is described in Section 3.6.2, Product Set Transition.

The data base requirements described below define a "traditional DBMS" with little uniqueness over the competition with the exception of the EDNS philosophy on information processing and its 3-schema approach. ADLC is currently investigating the desirability of additional requirements/capabilities in support of our key industries and the scientific orientation of our traditional business. Such additional capabilities would be intended to provide a competitive edge in certain key areas, rather than just meeting the competition.

DBMS_Regulcements

- Concurrent access from transaction, batch, and interactive environments. In order to provide for ease of application checkout, and a better fit in the Services environment, the OBMS, as an optional capability should be able to execute in a non-concurrent mode.
- System is to be geared towards the transaction environment with the other two environments of secondary importance. Usar interface will be compatible across all three environments.
- Host language interface to all Class I compilers (FORTRAN, COBOL), plus selected Class II compilers where the need is clear. DML will be processed by a pre-processor rather than through modifications to the host language compiler.

 Data base integrity. This includes optional integrity constraints to prevent orphan records from existing in the data base, journal logging and audit trails, and proper coordination of concurrent processing.

 Dual logging and dual recording should be provided as an option.

- Data base security. This includes access control
 to the item level, access controls on data dictionary,
 schema, and utility usage and display, and prevention
 of direct user processing of data base files (i.e.,
 circumventing the DBHS).
- Data base recovery. This includes off-line recovery using journal logs and automatic recovery from system failures, with minimal operator intervention, and on-line rollback of incomplete transactions. Coordination of recovery with user-defined, operator initiated and possibly automatically timed quiet points is required.
- Multiple data base support. The ability to process multiple data bases concurrently, and to add and delete data bases without having to take the DBMS down.
- Ability to "down" certain parts of a data base for repair, dumping, etc., without having to take the entire data base down.
- The DBMS access method will use, at a minimum, the basic access methods of the C180 Record Manager. It will, however, be transparent to the user, i.e., he will not be able to access the data base outside of the DBMS. Multiple access paths to data base records and data compression will be provided.
- Data Independence. Programs accessing data bases (or conventional files for that matter) will be independent of medium and device type, volume residency, and storage structure, format and address. Data base programs should be insulated from changes to the physical data base (e.g., a program should be tied to its

Hlgh

DRAFT

10

11

12

13

114

115

116

17

118

119

120.

121

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41.

42

45

46

11

12

13

14

15

16

17

18

19

20

21

22

23

24 25

26

27

28

29

30

31

32

33

34

35

36

37

35

39

40

41

42

4.3 44

45

46 47

Medlum

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES 3.4.3.2 Data Base Processing

> external schema; it should not have to be recomplied when the conceptual or physical schema is changed and the external schema does notl. Trade-offs should be made in favor of increased program and data independence over performance or implementation convenience.

- Distributed Data Base and Multi-Mainframe Support. The DBMS must be able to support a shared data base by multiple maintrames. Some form of distributed data base capability will be required; the extent and exact mechanism is not known at this time.
- The DBMS will be oriented towards medium and large Hlah size data bases, but must be able to handle very large data bases:

small up to 1 million bytes medium up to 100 million bytes up to 2 billion bytes large very targe up to 9 trillion bytes

- Maintenance ease. The design of the DBMS shall **Hedlum** contain a maintenance mode to aid users isolate and document software errors. Where possible these aids should work automatically without having to be turned on.
- Training. Must adequately cover the information Hlgh theory behind EDHS as well as the standard "how to use the product."

DBMS by its nature is a complicated product. It is therefore important that design tradeoffs be made in favor of ease of use and simplicity of installation over flexibility of capabilities and performance beyond the AD/R objectives. Reliability is also very important for DBMS as its use generally requires a major customer commitment and increased vulnerability of his operations to the system. In short, the DBMS should do what it does well and be easy to learn and use.

3.4.3.3 End-User Query Language

The C180 Quary Language should appear to the user as a single product supporting both a conventional file and data base First priority is support of data bases. conventional files is of secondary importance. The query

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES 3.4.3.3 End-User Query Language

language provides extensive query capabilities, a simple update capability, and an expanded display capability providing at least headings, paging, and minimal formatting. The query language also interfaces to the stand-atone report writer for more complicated reports.

Query Language objectives include:

- The existing QU language will serve as the base specification. This will be significantly reduced in size and complexity, and minimal extensions added to support new capabilities of EDMS and the expanded display capability.
- A common language for both file and DBMS environments. Some language features will be restricted to one or the other environment.
- The query language should operate in both a batch and Interactive mode.
- Where possible the query language should share common modules with C180 compilers. This ensures consistency of numeric processing and conversion, and reduces development costs.
- A stand-alone schema for conventional files will not be provided. Instead, the description will come from either end-user directives or the data dictionary.
- It would be desirable for a user to be able to process files and a data base at the same time. This allows him to interact between the two environments and to convert from one to the other. This has a low priority and will not be done if it overly complicates either environment.

Design tradecifs in the query language will be made in favor of quality of code, and human engineering over performance and features. Where commands must take considerable processing time: to complete, periodic statuses should be provided to keep the user informed of progress.

3.4.3.4 Data Dictionary

The C180 Data Dictionary System(s) will be used to describe both conventional files and ONS180 data bases. In the data base environment the data dictionary system will be integrated with the data definition capabilities of the DBMS.

q

ARCHITECTURAL DESIGN AND CONTROL

06/08/78

3.0 CHARACTERISTICS AND FEATURES

3.4.3.5 Report Hriter

3.4.3.5 Report Holter

The C180 Report Hriter will be a stand-alone package which will be able to produce reports from both the conventional file and data base environments. It would be desirable for the Report Hriter to be able to function both independently, without the need for an initial processing step with the query language, as well as in conjunction with the query language where it simplifies user processing. Report Hriter directives, where possible, will be compatible with their C170 QU counterparts.

3.4.3.6 Foreign Systems

The system will not prevent the use of a foraign data base management system, e.g., TOTAL in lieu of the CYBER 180 DBM system. Foreign and CYBER 180 DBM systems are not required to share data bases but must be capable of sharing physical resources.

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES
3.4.4 PRODUCT SET DESIGN OBJECTIVES/PRIORITIES

3.4.4 PRODUCT SET DESIGN DBJECTIVES/PRIORITIES

The priority matrices which follow indicate resource and design trade-offs to be made in planning subject products. Given that a product meets minimum feature level and functional/RAM performance requirements, design and resource optimization should be made in a manner which emphasizes the higher priority trade-offs. The definitions of these design trade-offs are:

COMPATIBLITY - Source level compatibility with the predecessor CYBER 170 product if no specification is noted in "REMARKS".

REAL MEMORY USE - The "working set size" (or maximum overlay tength) to process a nominally sized task (compilation or other).

EXECUTION SPEED - For compilers, efficiency of generated object code in terms of CPU speed in executing representative sequences of code; for other products, CPU and throughput time to process representative product inputs.

COMPILE SPEED - CPU and throughput time to process source input.

CODE COMPACTION - Efficiency of generated object code in terms of instruction space necessary to execute representative sequences of code.

TEST BASE SIZE - A wide range of user applications is expected to be run against this product. Where resource trade-offs exist, they should be directed toward a large and comprehensive test base.

FEATURE RICHNESS - Emphasis is to be given to adding user or marketing requested features to this product beyond those necessary to minimally support standards and other products requirements.

DRAFT

CYBER 180 ARCHITECTURAL OBJECTIVES/REQUIREMENTS

ARCHITECTURAL DESIGN AND CONTROL

ARCHITECTURAL DESIGN AND CONTROL 3.0 CHARACTERISTICS AND FEATURES

3.0 CHARACTERISTICS AND FEATURES

3.4.4.1 Language Processors

3.4.4.1 Language Processors

JOVIAL

PASCAL

PL/I

3.4.4.2 Support Services

3.4.4.2 Support Services

		2		
	1 PRODUCT 1	3		1 PRODUCT 1
	I TRADE-OFFS I	5		1 TRADE-OFFS 1
	[-+-+-+-+-+]	6		+-+-+
	1 1	7		1 1 1 1 1
	I TETRI TET ICI	· 8		1 IFIRI - 1
	I TATEL IXITION	9		I TETETE I
	ICITIAICIEIEIDI	10		1 'TATATX 1
	101UIL10ICISIET	11		I CITILIE I
	IMIRI IMIUITI I	12		1 Olul 10 I
•	IPIEIHIPITI ICI	13		1 MIRIHIU I
	IAI IEIIIIIBIOI	14		I PIEIEIT I
	ITIRIMILIOIAIMI	15		I AI IHII I
	IIIIIOIEINISIPI	16		1 TIR1010 1
,	1BICIRI I IEIAI	17		I IIIIRIN I
	IIIHIYISISI ICI	18		I BICIYI I
	ILINI IPIPISITI	19		1 IIHI 1S 1
	IIIEIUIEIEIIIII	20		1 LINIUIP 1
	ITISISIEIEIZIOI	21		I IIEISIE I
	TYISTETOTOTETNI REMARKS .	22		I TISIEIE I
		23		I YISI TO TREM
•	1 1 1 1 1 1 1	24		++-++
ALGOL-60	111 121 131 Compatible with ALGOL5	25		1 1 1 1
•	1111111 .	26	Basic Record	1 31 1211 1
ALGOL-68	111 121 1 Compatible with CDC Holland version	27	Manager	1 1 1 1 1
		28		1 1 1 1
APL	111 121 131 1 1 Compatible with APL2 (APLUM)	29	Loader	1 131211 1
		30		1 1 1 1 1
BASIC	111 131 1 Compatible with ANSI 7X over	31	Sort/Merge	1 21 1311 1com
	170 extensions	32		
	<pre>1 1 1 1 1 1 1 2nd priority=interactive usability</pre>	33		
	111,1111	34		
COBOL	111 131 1 1 121	35		
		36		
FORTRAN	1981 FTN5 over ANSI 7X	37		
PRODUCTIO	ON 121 1 1 11131 1	36		
DEVELOPME	ENTI31 12111 1 1 1	39		
		40		

45

121 1 1 1 111 1 Exists to satisfy RFP's

1 1 121 1 1 J3 variant

1 1 12111 1 1 1 1:1 1 1 1 1 1 1 41

45

11

12

13

14

15

16

17

15

19

21

22

24 25

26 27

28

29

30

31

32

33

34

33

36

37

38

39

40

41

43

44

45

46

47

11

13

14

15

17

18

19

22

26

27

30

31

32

33 34

35

37

38

39

40

42

43

44

45

46

47

48

AIDS

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES

3.4.5 UTILITIES TO BE SUPPLIED

06/08/78

ARCHITECTURAL DESIGN AND CONTROL

06/08/78

3.0 CHARACTERISTICS AND FEATURES

Report

Wrlter

3.4.4.3 (#) Data Hanagement (DMS180)

3.4.4.3 (f) Data Management (DMS180)

TEST BASE SIZE ------EXECUTION SPEED ---------REAL MEMORY USE -------FEATURE RICHNESS COMPATIBILITY EASE OF USE REMARKS Access 1 1 1 1 Compatible subset of Methods 1 131 12111 I C170 access methods Utility 111 131 121 I Compatibility with FORM 131 1 12111 DBMS Support | | | | 1 | 1 | 1 Utilitles 111 1 13121 1 121 1 1311 | Execution speed of DBMS 1 1 1 1 1 Compatibility with Query 111 1 121 131 0170 00 Language Data 111 121 131 1

PROGRAM ORIENTED	Source code maintenance Object code maintenance Link editor Line and text editor Text and source code formatters Debugging aids
DATA ORIENTED	General utilities Copy (records, partitions, files) Compare File display Data management Index management Restructure/reorganization Usaga analysis Log/audit Recover/restore DB creation File conversion/reformatting
MEDIA ORIENTED	! Initialization ! Dump/restore
SYSTEM ORIENTED	Maintenance log analysis System use log analysis Dump/load lob queue System generation/modification Terminal use System/lob/file status Message capability Permanent files Dump/load Audit Archiving Print memory or file Volume initialization User validation User accounting
MIGRATION CONVERSION	APL work space conversion File conversion

Data conversion

Program conversion

1 Compatibility with

1 1 1 1

1 1 1 1 3 1 1 2 1 1 C170 QU

12

14

15

19

24

25 26

29

30

32

33

36

38

39

40

41

42

43

44

45

46

47

10 11

.12

13

14

15

16

18

19

20

21

22

23

24

25

126

27

28

-30

31

32

33

34 35

36

37

3.8

39

40

41

43

44

45

46

47

. 17

CYBER 180 ARCHITECTURAL OBJECTIVES/REQUIREMENTS

ARCHITECTURAL DESIGN AND CONTROL

- 3.0 CHARACTERISTICS AND FEATURES
- 3.5 SECURITY AND PROTECTION

3.5 SECURITY AND PROTECTION

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES

3.5 SECURITY AND PROTECTION

CYBER 180 will comply with section IV of D.o.D. Directive 1 5200-28M.

The security objectives for CYBER 180 software are to prevent

- 1) unauthorized access to information
- 2) unauthorized information modification
- 3) unauthorized denial of use

CYBER 180 ARCHITECTURAL OBJECTIVES/REQUIREMENTS

in an environment in which multiple users with multiple levels of clearance will be accessing and sharing computer resources. programs, and data which have multiple levels of accessibility.

16 The five major components of the CYBER 180 operating system 17 security capabilities are described below. 18

- 1) Identification Every user of the system has a unique Identification that is used to regulate access to the system and its resources. Interfaces are provided that installations and users to regulate lob initiation and termination sequences.
- 2) Control Access Access control lists are the basic resource protection mechanism. They identify all legal users of a resource and the user's mode of access. Each resource known to the system has a single owner who is responsible for the Its usage, protection and resource, accounting. A single module of code is responsible for assuring that resource access is in conformance with the access controls for that resource. Interfaces are provided that allow installations and users to provide additional control of user access to resources and Information. Access resources is regulated according to:
 - .the level of access of the user
 - .the level of allowed access for a resource
 - .the security level of the environment, both internal and external.

For example, a request for execution of a secure program by an authorized user could be

prohibited if general purpose time sharing sessions are active. - The segment and ring memory protection

- 3) Integrity capabilities of CYBER 180 hardware are used to control access and to isolate the activities of concurrent users.
- 4) Surveillance - A system log describing security related events is maintained.
- optional data encryption is provided. 5) Protection
 - The overall protection objectives for CYBER 180 are to protect the user from other users, the system from users, users from the system. and system elements from other system elements.
 - Data will be protected at the:
 - file level
 - record level (through Record Manager)
 - element level (through DMS180)

3.6 (#) MIGRATION

Migration is the process of moving CDC products and its customer base from the CYBER 170 to the CYBER 180. It must provide a set of CYBER 170/CYBER 180 product capabilities and conversion aids which will minimize the impact of migration on the user base over an extended period (10 years).

Initial CYBER 180 hardware will be introduced and supported as Advanced 170 systems which are capable of replacing a CYBER 170 mainframe and executing its code. CYBER 190 software (NOS190) will be introduced later.

CYBER 180 target specifications to support migration includes

- the definition of the user interface for the operating system based on CYBER 170 NOS.
- source language definitions that are the same for CYBER 170 and CYBER 180.
- program and file conversion alds that assist the user in .

DRAFT

13

14

15

16

1.3

19

20

21

23

24

25

27

32

33

35

41

4.3

44

46

47

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES
3.6 (#) MIGRATION

- moving to the CYBER 180.

- a dual state execution environment wherein both CYBER 170 and CYBER 180 workloads may be processed concurrently.

3.6.1 OPERATING SYSTEM IMPLICATIONS

3.6.1.1 Qual State Processing

NOS/180 processes either NOS/180 and NOS/170, or NOS/180 and NOS/8E 170 jobs. The initial design model for dual state processing is that of a symmetric link configuration, one executing NOS/170, the other executing NOS/180. This sharing of a single mainframe is known only to the most basic elements of NOS/180.

3.6.1.2 Dual State Requirements

The following dual state functions are provided through NOS+NOS/BE and NOS/180. Where tradeoffs must be made. NOS/BE migration and conversion support takes priority. Wherever possible dual state functions are symmetric between C170 and 180 states.

- Ability to submit a loo from one state to the other state.
- Ability to status and control jobs across the dual state from a terminal or operator console.
- Ability to select C170 or C180 primary mode of execution at interactive login
- Support the symmetric link protocol between states. Provide standard requests to send and receive messages across the link.
- Support for the C170 multi mainframe link functions (e.g., get and save permanent files, route files, etc.) for file access across the link.
- Provide mechanisms for OHNCODE exits on a file basis.
 These exits will allow communication across the dual state
 link with system-supplied record access routines.

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES

3.6.1.2 Dual State Regulrements

- Programs accessing files in the other state need not be recompiled when the file is moved to the program's state. Control card changes are permissible.
- Dual state operational control is provided from a single operator console (similar to NOS/BE multi-maintrame) where NOS/180 displays are a subset of NOS/170. At deadstart; memory, PP's and channels are assigned to the C170 state or C180 state until the systems are idled and a recovery deadstart is taken. Dual access controllers may be accessible by both states concurrently but not through the same channels. Device assignments may be switched between states by operator control.
- In a multi-mainframe environment external mainframes view the dual state processor as two mainframes and interface to either the C170 or C180 O.S. directly via the symmetric link.
- Dual state must support the following RAM requirements:

An 0.5. failure in one state cannot cause on 0.5. failure in the other.

Independent recovery deadstart is desirable; idle down of one state while the other is being deadstarted is acceptable.

One HCU/control facility supports both states.

On-tine maintenance, error logging, etc., for NOS, NOS/BE and NOS180 are centralized.

3.6.1.3 Operating System User Interlace

The CYBER 180 Operating System target specification is based on NOS/170, modified as necessary to present a consistent user interface across the various modes of access and to accommodate new hardware features. On an exception basis, important NOS/BE capabilities will be in the target specification. Subsequent CYBER 170 development will bend toward that target specification to achieve a more uniform user interface when NOS/180 is released.

3-53

17

18

19 .

20 .

21

23

30

32

33

38

39

41

43

44

45

46

12

15

16

17

15 19

21

22

23

24

25

27

30

33

35

36

38

39

40 41

43

47

48

11

12

14

15

16

17

19

20

21

24

25 26

29

30

31

32

3.5

35

36

39

40

41

43

DRAFT

06/08/78

ARCHITECTURAL DESIGN AND CONTROL 3.0 CHARACTERISTICS AND FEATURES

CYBER 180 ARCHITECTURAL OBJECTIVES/REQUIREMENTS

06/08/78

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES 3.6.2 PRODUCT SET TRANSITION

3.6.2 PRODUCT SET TRANSITION

The objective is to offer application source code compatibility between the CYBER 180 product and the CYBER 170 1981 products. This can be achieved by:

- Implementing the product or front-ends on the two machines to a common external specification.
- Using a common test base.
- Carrying across the product (or its front-end) written in a common implementation language.

The emphasis for "new" CTBER 170 front-ends and products will be to code in SYMPL for both CYBER 180 and CYBER 170 systems. 1.e., machine independent implementation.

Existing CYBER 170 products (or those in development) written in SYMPL will be made more transportable by supporting SYMPL on CYBER 180.

3.6.2.1 <u>FORIRAN</u>

CYBER 170 Base - FTN5

- Successor to FTN4
- Breakages will be introduced to reduce machine and data dependent usages. Usages such as SHIFT and MASK operations, Hollerith data, etc. will be flagged and require manual conversion.
- Breakages will be introduced for ANSI compliance and to remove archaic usages. 98% of the jobs so affected will be translatable by conversion aids

CYBER 180 Product

- FTN5 reimplemented in CYBER 180 Implementation Language
- Use common code generator
- Same external specification and test base as CYBER 170 version

- Machine and O.S. dependent breakages only. A conversion aid will be provided to flag possible machine dependent usages for hand translation and to convert 0.5. dependent breakages (e.g., OVERLAY) where possible.

3.6.2.2 COBOL

CYBER 170 Base - COBOL 6

- COBOL 5, extended to meet ANSI-79 regulrements
- 100% conversion ald coverage of COBOL-5 to C 0.3 CL - 6 breakages

CYBER 180 Product

- COBOL6 Front End transported to CYPER 180
- New code generator
 - Breakages only in areas of 0.5. Support and machine dependent data types. A conversion aid will convert all those breakages that can be converted; those that cannot will be flagged to aid in hand translation.
 - Control card option to compile C170 COBOL 5 programs as required by new ANSI standard. Will work for all programs unless unsupported system capabilities used or machine dependent data manipulation done.

3.6.2.3 SORT/MERGE

CYBER 170 Base - SORT/MERGE 5

- New compile phase meets CYBER 180 System Interface Standards
- S/H5 processes old and new sort directives, no conversion alds

CYBER 180 Product

- S/M5 compile phase
- New sort phase

13

14

15

16

17

19

20

21

22

23

24

26

27

29

30

31

32

33

34

35

36

37

38

39

40

43

44

45 46 47 11

12

13

14

15

16

17

19

20

21

22

23

25

27

29

30

31

33

35

36

37

3.3

39

ARCHITECTURAL DESIGN AND CONTROL

06/08/75

3.0 CHARACTERISTICS AND FEATURES

3.6.2.3 SORT/HERGE

- No conversion aids other than system utilities for file conversion.
- Dreakages in areas of OS support and data dependencies.

3.6.2.4 BASIC

CYBER 170 Base - Interactive BASIC 4

- New implementation; runs interpretively and produces object code
- Modest feature enhancements to 1977 BASIC 3
- Removes semantic deviations from ANSI-78 BASIC
- 100% conversion ald coverage for data-independent language differences.

CYBER 180 Product

- BASIC 4 front end and interpreter transported to CYBER 180
- Compliant with expanded. ANSI standard; retains non-conflicting extensions from CYBER 170 BASIC 4
- Very few breakages and only in area of 0.5. support; all of these will be diagnosed by the compiler.
- No object code available from early version.

3.6.2.5 ALGOL-60 .

CYBER 170 Base - ALGOL 5

CYBER 180 Product

- ALGOL 5 front end transported to C180
- Machine and NOS/180 dependent breakages to be diagnosed by the compiler

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES

3.6.2.6 APL

3.6.2.6 APL

CYBER 170 Base - APL2 (APLUH)

CYBER 180 Product

- A new implementation compatible with APL2 (APLUM)
- Breakages only .In areas of 0.S. support and machine dependent data types
- Will be able to convert C170 APL work spaces and files

3.6.2.7 PASCAL, JOVIAL, ALGOL-68, PL/I

The CYBER 170 base for these products is too small to warrant special migration planning.

3.6.2.8 DMS180 User Migration/Product Transltion

DNS180 will be designed to support a "DNS170 View" to help ease user migration. Providing a 100% compatible DNS170 View will not be possible in either the DJL or DNL. The major emphasis will be placed on migration of user source programs and sub-schemas wherever possible. The actual implementation decision will be deferred until 1981 and will depend on the number of active users of CDCS.

The approach will be to translate existing CDCS data structures (relations) into the equivalent DMS180 structures (sets). A conversion utility will translate CDCS calls within user COBOL and FORTRAN source programs into equivalent DMS180 DML statements. The DMS170 data model will not be processed directly by DMS180. Some form of conversion aid will be required to convert a data base from DMS170 to DMS180.

3.6.3 FILE CONVERSION

3.6.3.1 Off-Line

A symmetric (between C180 and C170) set of copy and conversion utilities will be provided for tabe-to-tape and

11

12

13

14

15

16

17

16

19

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

36 39

40

41

42

43

44

45

46 47

48

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES

3.6.3.1 Off-Line

disk-to-tape-to-disk file conversion. They will handle! a) All access methods and record types supported by C170 Record Manager (V1.4 and V1.5). b) All C170 character codes to/from ASCII. c) C170 18-bit integer to/from C180 half word. d) Full word integer and floating point. 11 e) ANSI 69 (read only) and ANSI 76 labels. 12 13 14 1) 7600 SCOPE 2. Sequential and Word Addressable file organizations. 15 16 q) 3000L, MASTER Sequential and Linked Indexed Sequential. 17. 18 19 3.6.3.2 On-Line 20 21 When executing in dual state, a program may access disk files 24 25 26 27

from the other state. Access to 170 files from the 160 state is mandatory. Access to 180 files from the 170 state is required unless that access is demonstrated to be seldom-used or prohibitively expensive to implement.

3.6.3.2.1 SYSTEM SUPPORTED

Single data type (character *. integer or floating point) files can be accessed on a file or record basis.

- a) Files of the following types may be transmitted, in their entirety, between states!
 - Sequential organization, record type W or Z, block type 37 38
- b) Files of the following types may be designated for record-level access between the states:
 - Sequential organization, record type H or Z, block type
 - Index Sequential
- * 6-bit. one code type for 170. 8-bit ASCII for 180.

ARCHITECTURAL DESIGN AND CONTROL

CYBER 100 ARCHITECTURAL OBJECTIVES/REQUIREMENTS

3.0 CHARACTERISTICS AND FEATURES

3.6.3.2.2 USER INTERVENTION

3.6.3.2.2 USER INTERVENTION

On a file basis. OWNCODE exits will be supported which allow a user to request a raw binary record from the other state. convert data fields as necessary and return the record to its requesting program. (Disk) file types to be supported are:

- Sequential
- Indexed Sequential

Any CYBER 170 file can be accessed on a PRU basis. An entire file or a single PRU can be transmitted between states. The user program or owncode exit is responsible for interpretation and conversion of the PRU content.

3.7 MAINTENANCE SOFTHARE

Maintenance Software is organized into three major categories:

- 1) On-line Monitor
- 2) Off-line Monitor
- 3) Tests, Diagnostics and Utilities

The functional objectives for CYBER 180 Level II and III Maintenance Software are described in the following paragraphs. These objectives apply to both the CYBER 170 and CYBER 180 states of operation except where noted otherwise.

3.7.1 ON-LINE MONITOR

The CYBER 180 state On-line Monitor shall maintainability of system critical elements by:

- 1) Observing system operation via hardware RAM features.
- 2) Reporting and logging errors.
- 3) Activate/deactive hardware RAM features as requested by the OS and/or tests and diagnostics.
- 4) Notifying OS of hardware failures.
- 5) Being designed to function in a "crash-proof" manner to ensure retention of pertinent failure data.
- 6) Providing a console interface to the maintenance engineer both locally and remotely. However Joes not supply the remote access driver software.
- 7) Monitoring system mainframe components (processors.

COMPANY PRIVATE

DRAFT

28

29

30

31

32

33

34

35

39

4 D

41

42

43

44

45

46

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES

3.7.1 ON-LINE MONITOR

3-61

11

13

14

15

17

18

19

20

27

28

29 30

31

32

33

35

36

37

38

39 40

41

42

43

44

47

48

10

11

12

13

14

15

16

17

18

19

20

21

22

23

25

27

28

29

30

31

32

33

35

37

35

39

40

41

42

43

47

ARCHITECTURAL DESIGN AND CONTROL

3.0 CHARACTERISTICS AND FEATURES

3.8 NETWORKS

3.8 NEIHORKS

CYBER 180 network products support data transmission among host computers, and between host computers and terminals over communication lines. Single and multi host configurations are supported using the CYBER 170 Network Processing Unit (255% or successor) hardware and software products. This interface allows the addition of a CYBER 180 host to an existing CYBER 170 network.

The CYBER 170 host network software is the base of CYBER 180 host software. The Network Access Hethod (NAM), Communications and Network Supervisors (CS, NS), and Network Definition Language (NDL) implementations will be used where they meet the structure of NOS/180. NAM will have a dedicated PP to interface to the front-end NPUs. The Remote Batch Facility (RBF) will support local and remote batch devices.

The NOS/180 host network software separates the communication function from other processing and manages the sharing of the data communication network by multiple application programs. Each program utilizes a consistent interface that provides logical connections to all terminal types. The NPU presents a virtual interface to the host for batch and interactive terminals, so that terminals appear similar to the host application programs. The network software includes buffering and queueing to efficiently configure large numbers of slow devices. Up to 10,000 active terminals may be connected to a host computer. Any application may access up to 10,000 active terminals.

The terminal types and line protocols supported are described in Appendix C. Asynchronous tines may operate at standard rates between 110 and 9600 bps. Standard speeds are 110, 134.5, 300, 600, 1200, 2400, 4800 and 9600 bps. Synchronous lines may operate at speeds between 2000 and 56,000 bps. Inter-node trunks may operate at speeds up to 56,000 bps (or higher if general industry trends dictate).

The NOS/180 file interface can be used by user and system applications to access network devices. This allows a program to handle network and non-network devices with one interface.

Support tools for managing Network Processing Unit software are provided with NOS/130.

memories, IOU) for environmental power faults and warnings. It shall be independent of hardware failures, except its own, and independent of Operating System failures.

In addition, the on-line monitor shalls

- Limit the equipment dedicated to the on-line monitor to a maintenance channel and PP for CYBER 180 state, and to a maintenance channel for CYBER 170-state.
- Be logically independent from the system. A failure of these facilities will not cause a system failure.

3.7.2 OFF-LINE MONITOR

The Off-line Honitor shalls

- 1) Provide a load and control capability for both CYBER 180 21 and CYBER 170 tests and diagnostics. 22
- 2) Provide ability to examine failure information on system critical devices as collected by the On-line Monitor. 24
 3) Support verification, manufacturing, and the field 25
- 3) Support verification, manufacturing, and the field environment.
- 4) Support remote maintenance.
- 5) Provide for total system exercising and verification.
- 6) Provide capabilities for mainframe initialization.

3.7.3 TESTS, DIAGNOSTICS, UTILITIES

- 1) Datect, identify and isolate hardware malfunctions in the CYBER 180.
- Verify hardware operation prior to customer use and after repair.
- 3) Where possible, be able to execute in an on-line and off-line mode.
- 4) Provide equipment and media performance history, analysis, and predictions.
- 5) Provide maintenance procedures based on performance history.
- 6) Provide "truncated" versions of CYBER 180 tests for initializing the hardware needed for on-line or off-line system operation.

16

17

19

21.

27

34

35

37

40

41

42

43

44

45

46 47

43 49 50

DRAFT

11

12

13

14

15

16

17

18

19

20

21

5.5

23 24 25

26

27 28

29 30

31

32

33

34

35

36

37

33

39

40

41

42

43

4.0 COMPATIBILITY OBJECTIVES

4.0 COMPATIBILITY OBJECTIVES

4-1 WITHIN CYBER 180

CYBER 180 will present a compatible data interface that is accommodated across the line. This objective includes provisions fort

- Single instruction set across the CPU range.
- ANSI standard data representation on cards and tape.
- CYBER 180 standard data formats (internal and external).
- CYBER 180 standard disk recording formats (physical and logical file level) for each transportable media type.
- CYBER 180 standard operating system interface.

The CYBER 180 standard data formats area

- 8-bit bytes.
- Internal representation of character data in ASCII, with special CPU provisions to take packed decimal data that had been previously translated from EDCDIC to ASCII and translate it back to its original representation.
- Fixed point numbers, 32 and 64 bit 2's complement
- Floating point numbers, 64-bit (single precision) and 128-bit (double precision) signed magnitude. The results of the CYBER 180 floating point instructions will be arithmetically compatible to the normal range of CYBER 170 floating point normalized unrounded results.
- Signed and unsigned packed decimal numbers.
- Signed (embedded and separate/leading and trailing) and unsigned zoned decimal numbers.

4.2 MEDIA_INIERCHANGE

4.0 COMPATIBILITY OBJECTIVES 4.2 MEDIA INTERCHANGE

Device	I Physical I Recording	1 Conversion 1 Code	Logical Structuring
7 Track	I ANSI	1 1 BCD	 1977 ANSI
tape	1 200bpl NRZI	1	Istandard
	I (read only)	•	1 S Tallual u
	1 556bpl NRZI	i	
	1 800bbl NRZI	i	i
	1	i	i
9 track	ANSI .	ASCII	11977 ANSI
tape	1 800cpl NRZI	1 EBCDIC	Istandard
	1 1600cpl PE	1	1
	1 6250cpl GCR	i	i
•	1	1	1
80 column	· I ANSI.	ASCII	ICard Image
cards	1	1 029	1
	1	1 026	1
	1	ITransparent	i

4-3 MAINTENANCE SOFTHARE

Predecessor Products

It is a goal of the Maintenance Software to use certain existing CYBER 170 maintenance programs. This software shall have the same external diagnostic/test procedures when run either in the CYBER 170 or the CYBER 180 state.

Companion Products

Level III Maintenance Software must perform with all operating systems supported in CYBER 180 state.

16

17

19

20

23

24

25

27

30

31

32

33

34

35

37

38

39

40

41

42

43

45 46

47

49

23

24

25

47

where there is a significant cost advantage to do so.

5.0 SYSTEM ENGINEERING

5.0 SYSIEM_ENGINEERING

5.1 SIANDARDS

The CYBER 180 systems will comply with all applicable CDC and Industry standards. Any deviations will be identified with walver statements in product design documents. See Appendix H for the full standards list.

5.2 IOOLS/SERVICES FOR CYBER 100/170 DEVELOPMENT & MAINTENANCE

This section gives general direction for managing the design and development of the set of software tools to be used in the migration of our software set from CYBER 170 to CYBER 180.

The design objectives for Tools and Services will be - in priority orders

- 1) Allow product set members spanning the CYBER 170 and CYBER 180 operating systems to be developed and maintained in one form, using the same tools.
- 2) Support the development and maintenance of products to be used in a dual OS state environment (CYBER 170 state and CYBER 180 state).
- 3) Support the requirements of the CYBER 160 OS development project and their language. PASCAL Extended (PASCAL-X).
- 4) Ease the transition of CYBER 170 trained programmers onto the CYBER 180 system.

The CYBER 170 will be the primary software development vehicle for early releases of CYBER 160 software. Both ARHOPS and SYLOPS development sites will have C170°s dedicated to C180 development running the same set of tools under NOS170. These systems will be stabilized versions of NOS 170.

The C180 Development Support System. DSS180. will be the central tools agency to develop major tools and to ensure commonally and stability of the tools at the development sites.

5.0 SYSTEM ENGINEERING

5.2 TOOLS/SERVICES FOR CYBER 160/170 DEVELOPMENT & MAINTENANCE

All tools will be interactively oriented as well as usable in batch mode. The tools will be structured as an integrated system, providing simple and fast primitives usable in combination. System building/checkout capabilities emphasize binary module replacement and incremental, continuing software integration.

The standard mode of release of software is binary code. C180 development tools and CPU system source code will be available to customers as an extra cost option.

The great majority of C180 system programming, including tools, will be developed in high level language, hence the tools requirements include language processors and subordinate tools.

The anticipated heavy dependence on C170 systems for the bulk of C180 development makes it very important that the major OSS190 tools be of releasable quality. In particular, they should support the CYBER 180 System Interface Standard and System Command Language interfaces and should track the NOS/180 command and program interfaces. This includes supporting files in tull 8-bit ASCII. All new tools should be written in PASCAL-X for the 170, and designed and coded to transport with minimum effort to the CYBER 180.

Testing of CYBER 180 software will involve heavy use of automated testing aids which are also part of the tools. requirements.

5.2.1 LANGUAGE PROCESSORS

General

- a) Higher level languages will be used for CYBER 170/180 system programming.
 - 1) Products designed for release only on CYBER 180 will be written in PASCAL Extended.
 - 2) Products designed for release on CYBER 170 will use SYMPL.
 - 3) Products designed for release on both 170 and 180 will use SYMPL.
 - 4) Subject to ADEC approval, compilers and their object time routines may be written in their own language.

5

11

12

13

14

15

16

17

18

19

20

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

40

41

42

43 44

45

47

46

49

50

11

12

14

15

16

17

20

21

22

23

25

26

23

30

31

32

33

34

35

36

37

38

40

41

42

49

- b) The need for assemblers is acknowledged. In practice initial implementation will be in higher level languages. When tuning, critical modules will be redesigned for the assembler as dictated by performance and hardware considerations. Because of severe memory constraints of the CYBER 170, CYBER 170 state codes usually resident in central memory will be done in assembly language.
- c) PPU code will be done in assembly language. CYBER 180 PPU source code will not be released to the field.

Environment

Close coordination with tools subsystems is mandatory, with special emphasis on:

- a) Coexistence with the source code maintenance subsystem.
- b) Separate specification of frequently used declarations for centralized control and flexible access by PASCAL Extended and Assembler modules with minor degradation in compile speed.
- c) Assembler Linkage
 - Definition in the System Interface Standard.
 - Minimum overhead linkage.

5.2.2 ASSEMBLERS

5.2.2.1 Internal

The source code for CPU microcode or PPU and Basic operating system and diagnostic code (180 state only) will not be released.

Microcode assemblers are controlled, documented and maintained by the responsible engineering development division. They are not to be released.

The Internal PPU assembler is an extension of the C170 COMPASS PPU assembler.

5.0 SYSTEM ENGINEERING 5.2.2.2 External

5.2.2.2 External

There will be one external assembly language definition and implementation for the CYBER 180 CPU and IOU. The CPU portion must accept PASCAL-X variable, type and constant declarations.

5.2.3 LIBRARY SUPPORT AND CONTROL

In general, existing CYBER 170 products will be used as the design base for these packages. Transition plans will be prepared for each, showing additions and deletions necessary to operate in an interactive/batch environment and to meet the CYBER 180 System Interface Standard.

The product capabilities listed below are a minimum set. They are in priority order with regard to the importance of providing a compatible bridge between CYBER 170 and CYBER 180:

- a) One source code maintenance package compatible to UPDATE in that it can create 180 PL's from 170 PL's. and a utility to generate a 170 PL including folding 8-bit characters to 6 bits.
- b) "Common deck" capability available for both source code and job deck maintenance.
- c) Object code library maintenance package capable handling code produced by any of the language processors. based on LIBFDIT.
- d) Job Deck Maintenance dynamic modification and selective execution of lobs for use in libraries of test and system generation jobs, similar to DEVOUR and included in al, above.
- e) Modification Change Control, similar to the Production Control System (PCS), to include modules histories of change rate.

5.2.4 OTHER SUPPORT PACKAGES

- a) Documentation facilities TEXTFORM with improved usability.
- b) Produce global cross reference listings for the OS and

14

15

16

17

19

20

23

. 25

26

31

32

33

34

37

38

39

42

43

45

46

49

Product Set, to Include data Items, module names, and error messages for PASCAL-X, SYMPL and the assembler.

- c) Simulate the CYBER 180 as a system with a simulated to real instruction performance ratio of 1000 to 1.
- d) Simulate the CYBER 180 CPU with soft simulation of OS I/O requests.
- e) A fast file transfer capability for 8-bit or binary information via communications line between the ARHOPS and SVLOPS development systems.
- f) A form of channel coupled link between the ARHOPS development CYBER 170 and the checkout CYBER 180.
- g) Symbolic Interactive debugger for PASCAL-X and Assembly language.

5.2.5 TEST BASE DEVELOPMENT

- a) Standards and automated result checking routines for positive and negative testing.
- b) Support the requirement that test case definition be an 27 integral part of a test, and that tests are characterized 28 and indexed for automated retrieval.
 30
- c) A stimulator will be required to simulate interactive usage and remote batch traffic in order to test the communications capabilities of the total system.
- d) 0.5. performance kernels to allow repetitive and weighted verification of 0.5. Instruction allocations.
- e) RMS I/O performance kernels to test streaming rates and average random access rates.
- f) Utilities to monitor code coverage during test base execution.

5.2.6 EXTERNAL DISTRIBUTION

The following CYBER 180 tools (at least) will be available as Central Enhancement and Haintenance Services (CEMS) products in CYBER 180 mode:

SYMPL PASCAL-X ASSEMBLER UPDATE LIBEDIT

"Cross-products" (executing on C170, producing code for C180) will not be released without exolicit permission from ADEC.

47

48

49

11

12

12 13

14

15

16 17

18

19 20

21 22

25

28 29

30 31

32 33

34 35

6.0 PRODUCT PHASING OBJECTIVES(#)

It is a design objective to accommodate a phased implementation and release of selected products, functions, and features consistent with the major design objectives identified In Section 1.3.

The first release of the Network Operating System for CYBER 180 (NOS/180) will have limited features and will be provided to selected customers. The major orientation of this release will be towards supporting mixed CY170/CY180 job stream processing and providing the first set of conversion aids. NOS/180 Release 1 (R1) will provide a limited production capability; production or operations in the NOS/180 R1 timeframe is expected to be performed in CY170 mode with NOS/170 or NOS-BE.

NOS/180 Release 2 (R2) will provide a production environment while continuing the emphasis on migration and conversion alds (particularly for NOS/BE 170). NOS/180 R2 will be a complete release within the schedule constraints. Only seldomly used products, functions or features will be deferred. NOS/180 Release 3 will be a complete and competitive release. The following provides an overview of product phasing by major program elements:

- Notes: 1) C170 indicates a capability provided by C170 software and used by the 180 system.
 - 2) A single X indicates full capability with normal enhancements in later releases
 - 3) Multiple X indicates phasing of the capability.

6.0 PRODUCT PHASING OBJECTIVES(#)

•				
•	1 NOS / 1 A D	• NOS/189	1 NOSZ180	
Capability			1. K3	
000001117		(Incl.R1)	•	
***************************************	†	† !	†	
I.Operating System	;			
AlHardware Support	1 (See	1 Appendix	C)	
BlSystem Capabilities	1	1 .	1	
Normal State-Haintenance State	1 X	•	1	1
Dual State	1 X	t	t	1
Submit and control a job	1	;	1	1
To C180 from C170	1 X	1	1	1
From C180 to C170	1	t x	1	1
File/Record	\$:	1	1
Copy by C180 Job	1 X	1	Į.	1
Copy by C170 Job	1	ı x	1	. 1
Route to C170 by C180	1 X	1	1	1
Record Access to C170 File	1 X	i	į	1
Linked Hainframes (Jobs. Files.	1	•	1	ž
Message)	1	1	1	2
NOS/180 to NOS/170 or NOS-BE	i	ì	i	ž
Dual State Link	1 X	i	i	12
Channel Link (6683)	1	i . x .	·	12
Remote Link	i	i	i x	2
NOS/180 to NOS/180	1		1	ž
Channel Link (6683)	1	1 X	•	12
Remote Link	1	1	1 X	2
Multi Mainframes (shared RMS/FE)	1	ł	1 X	12
User Access Control	1		 1	3
User Validation	i x	i x	1	13
Familles-Prolog/Epilog	i x	1	i	3
Limit Monitoring	i · X	1	i	3
Security Levels	i "	i	i x	3
Secure State	;	•	i x	13
Logging	ì	•	, ^	3
System, Acct., CE,	•	!	i	3
Job Statistics	1 X	ì	i	3
Accounting	i ~	i	i	3
SRU, Cost Recovery, Installa-	ì	•	;	
tion Hooks	1 X	i x	<u>:</u>	14
Application	. ^	i î	:	1
Program Services		. ^	•	
	i x	:		
Tasking	1 X	•	•	14
LOADER-Object Libraries,	•	i	i	14
Time, Date; etc.	1 X			- 15
Queues, Signals	1 X		I .	4
User Alds	I	1	1	•
HELP	i x	1 X	i X	•
Debug	1 X	t x	t X	9

Capability	1 R1	NOS/180 R2 (Incl-R1)	1 · R3
Performance Analysis	x .	1 X	· X
Editing	1 X	\$ X	1
Source Code Haintenance	C170	X	!
C)Job Capabilities	Ì		i
Job Type	•	•	1
Standard	1 X	1	1
Maintenance	1 X	1	1 .
Basic transaction support	1	l X	I
Full transaction support	1	1	: X
Job Submission	1	1	1
Batch Devices (Local/Remota)	1 C170	t X	1
Interactive Sessions	1 C170	1 X	1
Executing Program	1 X	f .	
Job Scheduling	1	1	ı
Basic Priority, Operator Tuning		1	1
User Priority	1 X	1	1
User Defined Events	1	1	ı x
Job Dependency	1	I X	1 X
Job to Job Communication	1	t X	1
Command Language		1	1
Procedure-Basic Structures	I X	!	1
Extended Structures	; ,	t X	1 1 ·
DiStorage Capabilities	i	i	· .
Mass Storage Files	1	1	1
Permanent-Queue-Temporary	1 X	1	t
Magnetic Tape Files	•	1	t
Casic support, Labelled, Un-	1		1
tabelled	1 X	1	t
FULL ANSI support	1 C170	ı X	1
Permanent (cataloged)	1	1	t X
Mass Storage Sets	1	t	1
Family-Online	1 X	I	ı
Removable-Auxiliary	1	t X	1
Magnetic Tape Volumes	1	1	!
Auxiliary Volume-Volume Sets	1 X	1	1
Family Volumes (Tape	1	1	l
Reservation)	1	1 .	t X
Catalogs	1	1	1
Master, Access Control	t X .	1	1
Subcatalogs	1	1 X	1
Permanent File Utilities	1	1	1
Dump, Load, Audlt	t X	1	1
Archiving - To/From Hag Tape	1	1 .	1 X

			•
	NOS/180	NOS/180	 NOS/180
Capablilty			1 R3
	1	(Incl.R1)	[[ncl=R2]
	+	+ ·	
File/Set Utilities	:	i •	
COPY File/Records/Partitions	1 X	;	•
Initialize, Add, Delete.	ì	;	, 1
Recover Set	i x	;	, ,
Basic Record Hanager	· ^		, ,
Sequentlat.Byte Addressable	. x	i	ľ
Record Formats	1	i '	
H.U.170 Interchange	1 X		i
ANSI Record Formats	1	х .	1
File Access	1 1	1	
. Physical Read/Write	t x	1	
Record Manager	1 X 1	1	
Seyment Access	1 X	1	
File Sharing	1 1	1	}
Exclusive Read/Hrite -	1	1 . 1	1•
Multi Read	1 X 1	1	
Multi Re d. Single Write	1 X I	1	}
Multi Read, Multi Write	1 1	! !	x x
, Memory Management	1 1	1 . 1	
Segment Allocation-Swapping	1 X I		
Paging - Rings	1 X 1		
Key/Lock	1 1	1	X
ElRAM Capabilities	: 1	1	
Checkpointing	1		
System Initiated (of System)	1 x 1		
Job/Program Initiated (of Job)	•		
System Idle (Initiated by	:	Χţ	
System/Operator)			*
Operator Initiated (of Job)	X		
Restart	:	X i	
Deadstart Recovery of System	:	:	•
(Operator)	X		
Job/Program (Job Initiated)	: ^ ;		
Job (Operator Initiated)		X I	
System Initiated	, , ,	X	
Hardware Errors	. ^ :	X I	
Detection	X	1	
Error Logging		•	
Error Recovery (retry, etc)	X 1	1	
System Idle		. !	
Operator initiated	X 1	, 1	
Environmental monitor	X	X 1	
Reconfiguration	. ^ :	^ !	•
	•		

6.0 PRODUCT PHASING OBJECTIVES(#)

6.0 PRODUCT PHASING OBJECTIVES(#)

Online. operator controlled :	1	Į.	1 2
Basic (On/Off equipments) 1	X 1		3
Extended (Reconfigure, add, etc)		X	. 3 1. 4
Dynamic by system due to	!	х	5
error detection	!		6
Maintenance mode	.х		. 7
Online Haintenance (maintenance 1	, ;	·	8
and repair) Mass storage	x i	i	9
CPU (second of dual)		X	10
Magnetic Tape	C170 1	X 1	111
Unit record	C170 1	x . :	12
2550	C170 I		13
Remote Maintenance	C170 1	X	1 14
Common Test & Initialization(CTI)	x 1	!	1 15
Coline Diagnostics (periodic			1 16
confidence testing)			17
Hass storage			18
CPU			1 19 1 20
Memory			1 21
Magnetic tape			1 22
Unit record	C170	X	23
2550	C170	, x	24
•		1	25
		,	26
			27
·			28
		i	í 29
		i	1 30
		i	31
!	1	I	1 32
	1 1	I	1 33
	1	ľ	1 34
	1	1	1 35
	;	1	1 36
	1	1	1 37
	1	1	1 38
	1	1	1 39
	1	t	1 40
	1	ŧ	1 41
	1	1	1 .42
	1	1	1 53
	1	1	1 44
	1	t	1 45
	1 1	1	1 46
	1	1	1 47
	1	t	1 48
	1	1	1 49

	1 R1	NOS/180 R2 (Incl _* R1)	I R3
I.Product Set	1		
FORTRAN 5	i x		, I
COBOL 6	i X	X (HCS)	
BASIC 4	i x		i
SORT/MERGE	1 X	1	ı
ALGOL 5	1	i x	I
APL	1 :	X	İ
PASCAL (WIRTH)	1	l X	1
PL/I	1	ı	t x
SYMPL	1 X	I	t
PASCAL-X	X 1	1	t
Assembler	1 X	•	1
Advanced Access Methods	1	ı	t
Direct Access	1	ı, x	1
Index Sequential	8 X :		Į.
Multiple Index	1	Х	I
File Halntenance Utilities	1 X		!
DHS/180			!
Query Language Report Generator		X	I X I X
OBMS		x	î â
Data Dictionary		î	^
CROSS (2550/CY18 Software Maint)	•	î ŝ	•
Conversion Aids	•	`	
COBOL-FORTRAN-BASIC	i x		i
Files	1 X		i
ALGOL-APL	ŧ :	x	i
Applications		ı î	
Math Science Library	i x		i
APEX, TIGS, SIMSCRIPT, GPSS	1	×	i
APT, PERT, Uniplot, Total	1		i x
Network Products	1 C170		i
NETHORK Access Methods	1	. X	i x
Batch Facility	1	i x	1
Interactive Facility	1	X	1
Transaction Facility	1	1	I X
	1	i	

7.0 PERFORMANCE OBJECTIVES

7.0 PERFORMANCE OBJECTIVES

The CYBER 180 architecture must allow the cost/performance range possible between the smallest model and the largest model. The range must be covered continuously with no cost and/or performance gaps within the line.

Identifiable processor models must occur at performance level ratios of 3 (+/- 0.5). At each fevel, a minimum starter system must be configurable with growth through add-on and/or replacement of hardware modules to allow the user to grow in smaller steps than total system replacement.

The actual code sequences to be used in measuring performance are specified in the Environments & Horkload Specification (see section 2.0), along with the source language kernels and the various benchmarks used to establish the performance objectives.

7.1 SYSTEM PEREORMANCE GOALS

System performance objectives are based on the target configurations described in Appendix D.

System elapsed time is a function of the number of disks and the O/S utilization of the disks. System elapsed time ratios (CYBER-73/CYBER-180) are stated, based on the configurations in Appendix D, to establish objectives for the 0/5.

IEN VIRONMENT	•	SYSTEM PERFORMANCE (CPU SECONDS)						
	CYBER-731	S1	S2	53	THETA			
Transaction	TBF I	1.2	3.0	7.5	25.0	T 9L		
Batch Scientific Commercial	3154 1 657 1 954 1	1.2	3.0 3.0	9.0 17.5 17.5	34.0 1 25.0 1	SBL SIMBDP BMC80		
	2650	1.2		7.5	25.0	CBL.		

7.0 PERFORMANCE OBJECTIVES

7.1 SYSTEM PERFORMANCE GOALS

! !ENVIRONMENT	 	SYSTEM PERFORMANCE 1 (ELAPSED TIME)(3) 1						
1	CYBER-73	S1	S2 I	S3	THETA	,		
Transaction I Batch	TBF.	TBFI	T8F1	18F	TBF	TOL		
1 Scientific 1 Commercial	1 730	11.21	3.01		27.0 (2) 1 10.0 (4) 1 10.0 (4)	SIMBOP		
i iInteractive	I I TBF	1 I 1 T B F I	TBF	TBF	TBF	IBL		

- (1) CYBER-73 timings are in seconds, and are based on NOS 1-1 430/428 (8/76), and assume a 90% CPU utilization.
- (2) Multiple copies of the benchmark are required to achieve these ratios - at least 9 for S3, and at least 20 for THETA.
- (3) CYBER 180 ratios are based on target configurations.
- (4) To achieve a ratio of 18:1 at least 30 disks are required and multiple copies of the benchmark must be run.

7.0 PERFORMANCE OBJECTIVES 1 1 1 7.2 PRGCESSOR PERFORMANCE

7.2 PROCESSOR PERFORMANCE

To support the System Performance Goals above, processors must meet performance goals at the relative speeds listed below.

	PROCE	SSOR P	ERFORM	ANCE #		1		1 +
	1 BASE	+ 1 P1	1 PZ	1 P3	THET	+	BENCHMARK	+ 1
	+ 1	+ .	+ 1	1	t 			¢ 1
SCIENTIFIC	1280.5(1)	1 1.3	1 3.3	1 10.3	1 36.0	1	FORTRAN	1
	1	1	1	1	1	1	Kernels	1
	1	1	1	1	1	1		ţ.
8DP	1 8.3(2)	1 2.7	1 7.5	1 19.3	1 42.8	(4)1	Composite	11
	1 21.9(3)	1 2.7	1 7.5	1 19.3	42.8	(4)1	S-Profile	1
	1	1	1	1	1	1		1
PASCAL	1	1	1	1	1	1	PASCAL-X	1
Extended	1 2.26(5)	1 1.3	1 2.9	1 8.4	32.0	1	Extended	1
	1	1	1	:	1	1	Profile 2	- 1
	1	1 .	1	1	1	1		1
		4	+			+		+

- * These objectives assume no memory interference, except for THETA. THETA's objective must include the effect of whatever single CPU memory interference exists while executing the kernels. When evaluating processor's performance relative to goals, the memory and cache assumptions stated below will be constraining factors.
- (1) Time to execute the 10 FTN Kernels, seconds
- (2) Time per loop of the composite kernel, milliseconds
- (3) Average time per COBOL statement, microseconds
- (4) The THETA BDP ratio is a preliminary estimate, to be reduced if implementation costs are excessive.
- (5) Average time per instruction for the PASCAL-X Kernel (Including 115, 116, and 117 instructions) microseconds

7.0 PERFORMANCE OBJECTIVES 7.2.1 MEMORY ASSUMPTIONS	t	t	t	
~~~~				

#### 7.2.1 HEHORY ASSUMPTIONS

- Central memory access time (A) including cables and bandwidth (B) as defined below:

		•	
Processor	Memory Access Time (A)	l Hemory l Bandwldth (8)	
P1	1 750 ns	1 64 M3/s	
P2	1 840 ns	   6% MB/s	
P3	616 ns	1 128 NB/s	
THETA	N/A	I NZA	

- No conflict in central memory.

7.2.2 CACHE ASSUMPTIONS

		CACHE INST.		MAP HIT RATE (H)
P1	-	-	No l Cache	0.98
P2	0.75	0.92	16KB	0.98
P3 1	0.82	0.95	32KB	0.99
THETA	0.62	0.95	1 32KB 1	0.995

Where 1KB=1024 bytes and C. I and M are defined so that

- (1-C) of data words accesses shall require a central memory reference.
- (1-I) of the instructions (not instruction words) shall require a central memory reference.
- (1-M) of the process virtual address to real memory address

27

29

31 32

33

34

35 36

37

41

42

45

46

47

48

49

21.

DRAFT

1.9

2.2

7.0 PERFORMANCE OBJECTIVES 7.2.2 CACHE ASSUMPTIONS

translations shall require central memory reference for segment and page table information.

The cache sizes shown are recommended. Frade-offs between cache size and processor design can be made within the constraints of manufacturing cost and processor performance.

Hit rates higher than shown should not be assumed when estimating CPU performance.

### 7.2.3 BLOCK COPY PERFORMANCE

Block The transfer rate for the Central instructions (soft ECS feature) shall be at least one word every other clock cycle assuming no conflicts. (Major cycle for P3)

7.0 PERFORMANCE OBJECTIVES 7.3 MEMORY PERFORMANCE

#### 7.3 MEMORY PERFORMANCE

### 7.3.1 CENTRAL MEMORY

To support the system performance goals above, central memory must perform the requirements listed below.

	S1	\$2	S3 I	THETA
Maximum Memory Capacity I-single CPU system I-dual CPU system		6 MB		16 HB
Maximum Total Memory Bandwidth	64 M9/s	64 H9/s	128 MB/s	1000 M8/s
No conflict CPU Access Time (2) I I-single CPU system I-dual CPU system				No objective
INo confilet IIOU Access Time I(2)	600 ns	896 ns	896 ns	896 ns

- (1) Not required until January 1, 1983.
- (2) All access times are measured at the memory ports. Additional delay may have to be added for calculations of CPU or IOU access. For dual-CPU configurations, the access times are the average of two CPU's.

12

13

15

16

17

16

19

20

21

23

24

25

27

29

31

32

33

35

36

38

39

40

41

42

43

44

45

46

47

48

49

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

28

29

30

31

32

33

34

35

36

37

35

39 46

41

42

43

45

45

4.5

49

### 7.3.2 DUAL MAINFRAME SHARED MEMORY

The maximum total memory bandwidth between the central processor and a shared memory is 41 MB/s (one 64-bit word every 192 ns). This is applicable to all systems (see section 3.1.1.41.

#### 7.3.3 CONFIGURATION AND ENVIRONMENT MONITOR (CEM)

The CEM reports power faults within one-half cycle of their occurrence, and responds to all other environmental faults in 10ms.

Digital sensors activate in response to threshold crossings or pulsed inputs within 5 ms. The transmission rate is at least 4800 bits/second.

The level of electromagnetic interference introduced as a result of sensing either within a monitored unit or transmitted from it, is insignificant. The CEM and sensors must meet CDC EMC standards.

#### 7.4 OPERATING SYSTEM PERFORMANCE

#### 7.4.1 MONITORING/TUNING

Mechanisms supporting measuring of operating system and general software performance and usage characteristics will be provided. Basic analysis tools for presenting this data in meaningful terms are to be included. Measurement tools and services may be optionally selected.

Capabilities for system tuning at system generation, system toad and execution times will be provided. Include tuning options to maximize performance in the following areas:

- transaction
- batch, local/remote
- time sharing

The level of performance achievable in any particular area is not required to be at the level of specifically developed dedicated application systems. The standard CYBER 180 operating system must be able to supply the majority of code that would

7.0 PERFORMANCE OBJECTIVES 7.4.1 MONITORING/TUNING

make up such dedicated special systems.

#### 7.4.2 IOU PERFORMANCE

The CYBER 180 must provide a highly efficient I/O capability In both multi-programming and mono-programming modes. The I/O Unit provides:

- Maximum burst transfer rate to central memory
  - 32 megabytes/second for I1 (S1)
  - 50 megabytes/second for I2 (S2,S3,THETA)
- Device transfer rates, both burst and sustained, not limited by I/O system (within bandwidth limits).
- Ability to allow consecutive I/O requests to the same device to be processed as if they were a single request, so as to eliminate a time penalty of separate accesses. This is called "data streaming" and requires that the consecutive requests be overlapped such that successor requests occur before the completion of current requests.
- Ability to allow 9-18 concurrent I/O transfers (9 dual PP transfers, 18 single PP transfers, or combinations thereof).
- CYBER 180 external channel transfer megabytes/second.
- PPU major cycle time, I1-500ns.; I2-250ns
- PPU minor cycle time. 50ns.

### 7.4.3 OS HORKLOADS

The following workloads must be able to run on a minimum configurations

- Dedicated Batch Hode Hinimum of 3 concurrent lobs (1 compilation and 2 production lobs. BDP oriented)
- On-line/Batch Hode One on-line transaction application with up to 35 terminals, mixed types with a throughout of 3 to 4 transactions per second. (For measurement purposes, a transaction is an externally generated

7-10 06/08/78	
cord and block ters in both	3 3 4 5 6 7
I/O Manager is	9 10 11 12 13
Physical I/O their total	16 17 18 19 20 21 22
spension of a	24 25 26 27 28
înuc	29 30 31 32
uspend a task, sk, select a um of four (4) truction count	33 34 39 36 37 38
L_Case)	39

7-9 06/08/78	1	,
7.0 PERFORMANCE OBJECTIVES I I 1 7.4.3 OS HORKLOADS		7.0 F
***************************************	-	~~~~
INPUT/PROCESS/OUTPUT sequence requiring no more than 6 to	1	
8 accesses to RMS during processing.) Two batch lobs {1	Ž	
compilation and 1 production job, BDP oriented).	3	
	4	10
- Dedicated On-line Hode - One on-line transaction	. 5	s
application with up to 100 terminals, mixed types, OHS180	6	7.
access, with a throughput of 6 transactions per second.	7 8	• •
	g	
7.4.4 O/S INSTRUCTION ALLOCATION	10	
	11	. g (
	12	
Performance objectives for specific functions within NOS/180	13	
are established below. Achievement of these objectives is	14	
necessary for the overall system performance goals established in	15	
section 7.1.	16 17	
These instruction counts will be superceded by 0.5.	18	
performance kernels which incorporate the allocations, but bliow	19	
design trade-offs to achieve the objectives.	20 -	
	21	
These attocations represent the number of machine instructions	22	
executed in the normal processing path associated with the	23	7.
requests. Error handling and other exception processing is not	24	•
Included. The counts are in terms of CYBER 180 instructions. If	25 26	
used, the 115, 116, or 117 Instruction counts as 20 instructions each and the use of exchange shall count as 40 each.	27	. te
agen and the dea of exchange shaft comit as an each.	28	
7.4.4.1 Record Manager	29	
DESCRIPTION OF THE PROPERTY OF	30	
	31	
The instruction atlocations for the Record Manager are given	35	
belon:	33	
	34	
Instruction Count	35	
Record in Buffer Get/Put Sequential < 220	36 37	
Get/Put Random byte address < 320	38	••
Get/Put Key < 1000	<b>3</b> 9	7.
- 4000	40	• •
Record not in Buffer (Physical I/O	41	
Manager not Included)	42	
Cot/But Sequential	4.4	hs

< 520 < 620

< 1800

< 2500

PERFORMANCE OBJECTIVES  1.4.1 Record Hanager	l l
Included.	
These instruction counts are i length having been based on a range scientific and commercial environme	of these parameters. In both
7.4.4.2 Physical I/O Manager	
. The instruction allocation for given below:	r the Physical I/O Hanager is
· ,	Instruction Count
Generate PP request	< 350
Request Completion	< 400
This includes the epilog and Nanager. If other procedur instruction count must be inclu	prolog of the Physical I/O es are called, their total ded.
7.4.4.3 lask_Swlighing	
The instruction count for task stask due to I/O, time slice, etc.	
	Instruction Count
Task Switching	< 500
new task from a ready list	n necessary to suspend a task, he suspended task, select a, etc. A maximum of four (4) lition to the instruction count
7.4.4.4 Batch Job Initiation and Is	rmination (Normal Case)
The maximum instruction count f batch job shall be:	or initiating or terminating a
Initiation or Termination	Instruction Count <25000
The maximum number of disk acce	

call and execution of the called procedures

This includes the epilog and prolog of the record manager

procedure. If any other procedures are called, the set up,

Get/Put Sequential

Get/Put Random byte address

Get/Put Key (Index in buffer)

Get/Put Key (index not in buffer)

45

			7	•	1	1
0	6/	0	8	1	7	8

25

26

27

42

49

- J			1-16
			06/08/75
~~~~~~~~~~	~~~~~	 ~~~~~~	
7.0 PERFORMANCE OBJECTIVES	1	 1	

7.0 PERFORMANCE OBJECTIVES	1 1	1
7.4.4.4 Batch Job Initiation and	f Termination (Normal	Casel
		~~~~~~~~~~~~~

Disk Accesses	1
. 4	3
1	•
	5
	6
0 .	7
3	6

### 7.4.4.5 Page Fault Handling

Initiation Read Write Termination Read Write

The instruction allocation for handling a page fault is given below:

•	Instruction Count	16
•	400	17
Page Available	~ 400	19
Page on Mass Storage (Physical	•	20
I/O Hanager not Included)	< 500	21

This includes all instructions needed to process a page fault.

### 7.4.4.6 Periodic Function

In total these shall not consume more than 2.5% of the total CPU resource, as detailed below:

	51
0.5%	32
0.5%	33
0.5%	34
1.0%	35
	36
	31
	36
	39
	0.5% 0.5%

The rate of swapping shall be a variable parameter. The CYBER 180 instructions used shall not exceed 5000.

### 7.4.4.8 Loader

The table below states the loader regulrements.

#### CPU TIME

Processor Ratio to CY73 Benchmarks

ochmacke

P1	1.3	SBL.CBL and BMC80
P2	2.8	SBL,CBL and BMC60
Р3	6.6	SBL.CBL and BMC80
THETA	32.0	DATHE AND LESS

#### 7.4.4.9 Dual State Performance

 Throughput using an SBL workload (see section 3.3.10 for configurations);

<b>2170</b>	X180	Elapsed Time	•
100	0	. 1.0	
70	30	1 - 0 4	•
30	70	1.06	
0	100	1.12	

#### - Interstate Communication

The CPU overhead per request for Inter-state communication in dual state mode must not exceed the CPU overhead associated with the NOS/170 symmetric link MMF interface in either an idle or active status.

11 12

14

15 16 17

22

25

26

27

30

. 24

7.0 PERFORMANCE OBJECTIVES 7.4.4.10 Network Products Performance

7.4.4.10 Neinork Products Performance

7-4-4-10-1

7-4-4-10-2 CPU UTILIZATION

The table below indicates the percentage of CPU time to be utilized by NAM and BF to support 112 communication lines configured as follows:

-12 are synchronous 2000-56,000 bps. lines used for batch Input/output averaging 9600 bps/line.

-100 are asynchronous 110-9600 bps lines used for interactive applications averaging 600 bps/line.

The CPU time used by NAM and BF is dependent on the sustained data transfer rate.

	2 CPU UTILIZA		•	•		ı	
	. ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	~~;~~~~~				- <del></del>	~~~
•	1 1	IAH CPU X	9	9F	CPULZ		

	NAH CPU %   (11.2KB/sec total, 112	BF CPU z   terminals) (10.2KB/sec)
	1	· 1
<b>S1</b>	1 5.2%	1 3-3%
52	3.5%	1 1.87
S3	2.5%	0.82
THETA	2.2% 1	0.6%

7.4.4.10.3 MEMORY UTILIZATION

The amount of real memory required by NAM and 8F to support 112 communication lines configured with two 2550 processors shall

NAH 90K Bytes

30K Bytes

7.5 PRODUCI SEL PERFORMANCE

7.5.1 LANGUAGE PERFORMANCE LEVELS

The following table indicates the language processor performance objectives. It specifies the performance values to be achieved (compile rate and disk accesses) when running the indicated benchmark at the indicated memory allocation.

Where two levels of compilation performance are specified in the table below, they are defined as follows:

DEV - Development mode. Characterized by diagnostics and fast compilation rate at the expense of object code efficiency.

PROD - Production mode. Characterized by highly efficient object code (space/speed) generated at the expense of compilation rates.

11

12

13

14

15 16 17

18 .19 20

21

22 23

33 34

35

36

47

49

7.5.1 L'ANGUAGE PERFORMANCE LEVELS

LANGUAGE PROCESSORS PERFORMANCE OBJECTIVES (1)

Real   Statements   Maximum   Disk Accesses   Renory   Compiled   Disk Accesses   Renory   Compiled   Disk Accesses   Renormant   Disk Accesses   Renormant   Disk Accesses   Renormant   Disk Accesses   Renormant   Per CPU Sec   Per CP		1	Minimum	,	1
Product   Allocation   Per CPU Min (3)   Per CPU Sec   Senchman (2)   Allowed (4)   (5)    ALGOL-60   150KB   5,100   22   ALGOL 5    ALGOL-68   TBF   TBF   TBF   TBF    APL   100KB   NA   TBF    BASIC   PRCD   TBF   TBF   TBF   BASIC JON DEV   100KB   20,000   25   1,2,3,4,5    COBOL   150KB   8,700   37   CBL, BMCON   1,2,3,4,5    FORTRAN   PROD   150KB   7,000   56   SBL    FORTRAN   PROD   150KB   13,000   23   SBL    PL/1   TBF   TBF   TBF   TBF    HIRTH   100KB   30,000   20   PASCAL    PASCAL   PASCAL     Compile    Extenced   PROD   150KB   4,000   TBF    OEV   125KB   10,000   TBF    OEV   125KB   10,000   TBF    OEV   125KB   150KB   4,000   TBF    OEV    :	1 Real (	Statements	Maximum	· .	
ALGOL-60   150KB   5,100   22   ALGOL 5   Test Base ALGOL-68   TBF   TBF					1 '
ALGOL-60   150KB   5,100   22   ALGOL 5   Test Base   ALGOL-68   TBF   TBF   TBF   TBF   ASSEMBLER  150KB   15,000   25   FCT    Product		Per CPU Hin (3)		l Benchmark	
ALGOL-68 TBF		(2) +		Allowed (4)	[ (5) +
Test Base   TBF	M G O I = 6 O	1 150KB 1	5.100	l 1 22	I ALGOL S
APL   100KB   NA   TBF    ASSEMBLER   150KB			,		Test Base
ASSEMBLER: 150K8 15,000 25 FCT  BASIC   PRCD   TBF   TBF   TBF   BASIC JOEV   100KB   20,000   25   1,2,3,4,5  COBOL   150KB   8,700   37   CBL,BMC8   8,5MBDP   56   SBL    FORTRAN   PROD   150KB   7,000   56   SBL    (OPT=2)   OEV(TS)   125KB   13,000   23   SBL    PL/1   TBF   TBF   TBF   TBF    WIRTH   100KB   30,000   20      PASCAL   Compile   150KB   4,000   TBF    Extenced   PROD   150KB   4,000   TBF    SYMPL   Compile   150KB   4,000   56   15self	ALGOL-68	TBF I	I FBF	TBF	1
BASIC	APL	1 100KB 1	I NA I	l I IBF	! !
BASIC	4665481	1	1		
PRCD   TBF   TBF   TBF   BASIC JOEV   100KB   20,000   25   1,2,3,4,5    COBOL   150KB   8,700   37   CBL,BMC8	ASSEMBLER	1 150KB - 1	15,000	25	I FCT I
DEV   100KB   20,000   25   1,2,3,4,5   COBOL   150KB   8,700   37   CBL,BMC8	BASIC	1 105	,	T.D.E.	1
COBOL   150KB   8,700   37   CBL, BHC81   1 SIMBOP   150KB   7,000   56   SBL   (OPT=2)   125KB   13,000   23   SBL   PL/1   TBF   T					
FORTRAN		1 10000	209000	1	192939499 
FORTRAN	C 08 0 L	1 150KB	8,700	37	CBL, BMC80
PROD   150KB   7,000   56   SBL   (OPT=2)		i	•		1
(OPT=2):  DEV(TS): 125KB: 13,000 : 23   SBL  PL/1		!			!
DEV(TS)   125KB   13,000   23   SBL  PL/1   TBF   TBF   TBF    HIRTH   100KB   30,000   20    PASCAL              PASCAL            Extenced            PROD   150KB   4,000   TBF    DEV   125KB   10,000   TBF    SYMPL          PROD   150KB   4,000   56   1tself			7,000	56	I SBL
PL/1   TBF			17 000	21	i cai
HIRTH   100K8   30.000   20	DEVIISA	1 14780	13,000	. 23 1	i SBC
PASCAL	PL/1	I TBF	TBF	TBF	i
PASCAL	HIRTH	! 100KB !	30.000	l 1 20	f 1
Extended		1			
PROD   150KB   4.000   TBF	PASCAL-				:   Compile
DEV   125KB   10,000   TBF	Extenced	1 1	·	t	litself
	PR CD	1 150KB 1	4,000	TBF	1
PROD   150KB   4.000   1   56   1   1   1   1   1   1   1   1   1	DE V	1 125KB I	10,000	TBF	1
PROD   150KB   4.000   1   56   1   1   1   1   1   1   1   1   1		1 1			1
	SYMPL	1 1			
DEV   125KB   10,000   23					litself
	DE V	1 125KB	10,000	23	1

for P2; values for other values are processors (including disk accesses) are proportionate to the performance figures for PASCAL-X in the table in section 7.2.

7.0 PERFORMANCE OBJECTIVES 7.5.1 LANGUAGE PERFORMANCE LEVELS

- (2) Real memory allocation is the amount of real memory. including buffers and table space, to be assigned the compiler in running the Indicated benchmark when measuring compile rate and disk accesses.
- (3) Statements compiled per CPU minute do NOT include comments. The CPU time includes O/S time during compilations.
- (4) Disk accesses per CPU minute is a measure of the load, in I/O requests, the compiler is placing on the system. The value indicates the maximum number allowed when running the indicated benchmark at the indicated memory allocation. Disk accesses for paging are included.
- (5) If no benchmark is indicated, a "typical" program has >500 data names, >1000 statements.

TBF - To be furnished in subsequent revisions

#### 7.5.2 CODE EFFICIENCY

a) FORTRAN supplied run time and mathematical routine's shall execute at the following speed ratios:

### Processor Performance

	CYBER 73(1)	P1	P2	P3	THETA
FORTRAN Run Time Routines and Hath Library	1.0	1.3	3.2	9.6	36.0

#### (1) NOS 1-1 430/428 (8/76) base

b) FORTRAN and COBOL generated code shall be as efficient as or better than the code sequences given in the Environment and Workload Specification, ARH1858, for CPU kernels.

47

45

11

12

19 20

22

23

24

25

27

29

30

31

38 • 0

7.0 PERFCRHANCE OBJECTIVES

7.5.3 DMS180

TBF

7.5.4 SORT/MERGE PERFORMANCE

Processor	Minimum Horking Set Size (K Bytes)	Records Sorted Per CPU Min (1)	Disk Access Per CPU Second (3)	B/H
P1	100 (2)	1.3 X CYBER 73	120*F	13F
P2 P3 Theta	Same Same Same	4.5 X CYBER 73 12.2 X CYBER 73 34.7 X CYBER 73	500*F 1500*F 4500*F	Same Same Same

- (1) Same sort benchmark between CYBER 73 and PN in that the same number of strings will be produced by the internal sort phase. This will be controlled by the amount of memory dedicated to this phase. The ratio applies only to the time in the sort code.
- (2) The minimum shall not exceed the given value.
- (3) F equals (100.000) * (Actual Record Length) (Actual HS) (100 )

7.6	MA	TNIE	MANCE	COET	UADE

7.0 PERFCRHANCE OBJECTIVES 7.6 MAINTENANCE SOFTWARE

- Error monitoring will not reduce system throughput by more than 0.5%.
- No single test will exceed 50000 lines of source code. .
- The object code size of tests is limited to 176KB maximum. and the working set size is limited to 100K3 maximum.
- Initialization utilities will not exceed two minutes run time for the maximum configuration.

11

13

26

27

29

30

31

32

11

12

14

15

16

17

18

19

20

22

25

27 28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

4.8

49

47

55

49

74 a 11	WELLINH LIV.	AVA 11 AHII 114	AND MAINTAINABILITY	/DAMI

8-0 RELIABILITY AVAILABILITY AND MAINTAINABILITY (RAM)

### 8.1 OPERATING AND SUPPORT CONDITIONS

The anticipated usage and maintenance of the system(s) specified below describe the environment and assumptions used in predicting RAM performance parameter values.

#### 8.1.1 OPERATING CONDITIONS

#### 8.1.1.1 Duty_Eactors

It has been assumed that all mainframe components are powered up 100% of the time - that is 720 hours/month. For peripherals the reliability data (MTBI) have been based on field observations, and therefore the duty factors encountered in the field have been assumed implicitly.

#### 8.1.1.2 Target Configuration

The target configuration(s) of the CYBER 180 Systems is as specified in Appendix D.

#### 8.1.1.3 Component Criticality

Processor caché and MAP can be bypassed (except S1).

Up to 25% of central memory may be flawed by software techniques.

There will be only one I/O Unit. It has been assumed that there will always be a spare PP, hence in a configuration of n PP's only (n-1) are regulred for normal operation.

Whenever a degradation occurs in the mainframe, the system throughput is expected to decrease.

The following equipment has been configured redundantly. That

8.0 RELIABILITY. AVAILABILITY AND MAINTAINABILITY (RAM)

8.1.1.3 Component Criticality

is, it has been assumed that loss of a redundant equipment does not degrade system throughput.

Only four of six removable disk storage units are required for normal operation.

The loss of a removable disk storage unit controller will not cause the system to fall.

Only three of four or four of six tape drives are required for normal operation.

The loss of a communications processor will not cause a system crash.

A single controller fallure does not cause a system down. For system mass storage devices, there are two mass storage controllers for every four spindles.

The operating system requires a designated spindle on the system mass storage device. Of the remaining spindles if one is lost the system does not crash.

#### 8.1.2 SUPPORT CONDITION-STRATEGY SUMMARY

the maintenance strategy is as defined in the reference documents noted in Section 2.0.

Where redundant equipment is provided preventive Maintenance .does not interfere with normal system operation.

Preventive maintenance intervals will be optimized around MIGI and life-cycle maintenance cost. .

#### 8.1.3 ASSOCIATED RAM REQUIREMENTS

The reliability, availability and maintainability of the CYBER 180 systems is derived from the RAM of:

- the individual hardware elements
- the Operating System software
- the tests and diagnostics used to maintain the hardware.

Failure of any one of these components to meet its RAM objectives could compromise the system RAM. It should be noted that the Operating System reliability objectives have been set

12

13

14 15

16 17

19

20

21

22

23 24

25

26

27

28

30

31

32

33

34

35

36

37

38 39

40

41

44 45

47

significantly higher than has ever been achieved for new software running on new hardware.

### 6.2 RAM_FEATURES

The guidelines for total costs for RAM features for a given mainframe element will be 10-15% of hardware manufacturing cost except for the THETA CPU. The guideline for the THETA CPU RAM costs will be 3%-15% of manufacturing cost, subject to the constraint that scientific performance is degraded by no more than 2%.

#### 8.2.1 RELIABILITY FEATURES

Reliability features reduce failure rates of hardware and software, and minimize component faults from becoming equipment and system failures. Specifically, reliability is defined as preventing the occurrence or propagation of errors. Reliability features will include:

#### Handhare

- Parity checking on major data paths, address paths, channels, registers and memories except for the THETA CPU, which shall include parity checking within restrictions listed in paragraph 8.2.
- Error status registers.
- Time-out mechanisms to provide continuous operation of system facilities.
- Methods of forcing conditions so that checks can be made of the reliability circultry.

### Soliware

- A validation check of disk write positioning.
- Checksum techniques for key system tables.
- Except for offline diagnostics, validate a link using software checks leager transferring data blocks and checksums) before actual data transmission.
- Other checks by I/O drivers for malfunctions that are

8.0 RELIABILITY, AVAILABILITY AND MAINTAINABILITY (RAM) A-2-1 RELIABILITY FEATURES

characteristic of a device.

#### Diagnostics

- The system initialization process to include confidence level tests run against critical system components.

### 8.2.2 AVAILABILITY FEATURES

Availability features are defined as those providing afternate paths around falling or failed system functional components to minimize impact on a running production system. Availability features will include:

#### Handware

- Single error correction/double error detection (SEC/OED) implemented on central memory.
- Hardware instruction retry providing the instruction falls before destroying any information.
- Use of motor generator sets to decrease sensitivity to commercial power (2.5 second ride through).

### Softmare

- Execution of user supplied data recovery algorithms after standard system error recovery procedures.
- Checkpoint recovery facilities both at the individual lob and at the system level, such that the environment may be re-established after a system failure. These facilities will apply to single and multi-mainframe environments.

### Hardware Supported by Software

- Capability to "fault" portions of the cache buffer and map buffer except on S1.
- Capability to idle a PP in the IOU and assign another PP to perform its task.
- Reconfiguration by a combination of hardware and software techniques following failures, automated as far as possible.

#### Diagnostics

10

11

12

13

14

15

16

17

18

19

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

39

40

41

42

43

44

45

46

47

46

49

50

10

11

12

13

14

15

16

17

1.5

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

3.7

38

39

**4** 0

41

**6**2

43

45

46

47

48

49

- The ability to run diagnostics concurrently with customer operations to isolate faults in one of dual processors, peripherals, peripheral controllers, and certain modes of failure in memory.
- Through the standard support. 80% of the hardware problems associated with a second processor and peripherals will be repairable concurrent with system operations.
- Support of data integrity by all maintenance software, in that this software shall never over write those areas of disk, etc. while reserved for customer use.
- Support of deferred maintenance by the on-line monitor.
- Reduced repair time on system elements through the use of isolation diagnostics and remote maintenance.
- Minimizing preventive maintenance on all equipments. The Engineering file analyzer will trigger maintenance actions based on usage and error rates. On new hardware being developed for CYBER 180 the objective should be minimum preventive maintenance.

#### 8.2.3 MAINTAINABILITY FEATURES

Maintainability features are intended to optimize the effectiveness of error isolation and maintenance support. They will include:

#### Насдиасе

- Error signals which localize faults.
- Microprogram control of CPU instruction execution except for THEIA.
- Minimize the number of mainframe module types with all like modules fully interchangeable. Mainframe modules will be replaceable when power is on, but C.S. down.
- Privileged operational modes to execute maintenance service facilities. For example, vary clock pulse-width margins under program control, or vary voltage margins manually.

#### Soliware

 Logging of transient and permanent faults. Logging of operating system deadstart recovery and obtain supplemental information statistical RAM information from operator initiated restarts.

- Relinquish all but a minimum of system critical components to concurrent maintenance as needed, while normal customer operation continues.
- Remote access to those facilities under off-line or on-line maintenance control which can be used for hardware and software maintenance.

#### Diagnostics

 Design CYBER 180 Maintenance Software to allow hardware maintenance to be performed concurrent with customer operation.

#### 8.2.4 MAINTENANCE SOFTWARE

The performance objectives for CYBER 180 Level II and III maintenance software are described in the following paragraphs.

#### 8.2.4.1 On-Line Monitor

- 1) Be "crash-proof" for at least 95% of all hardware and system software fallures.
- 2) Provide 100% adherence to OS requirements for security, file structures and resource access.

## 8.2.4.2 Ofi-Line Monitor

1) Provide 100% validation of all operator actions.

### 8.2.4.3 Tests: Diagnostics: Utilities imainicame only)

#### 1) Tests .

- Shall detect 95% of all solid, software detectable failures, and 90% of the same failures when run in their shortened versions as determined by default parameter selection.
- Shall correctly identify the functional area for at

COMPANY PRIVATE

DRAFT

12

13

14

15

16

17

18

1.9

20

21

23

25

28

29

30

31

32

35

35

37

38

39

35

36

37

38

39 40

41 43 45

5.0 RELIABILITY, AVAILABILITY AND MAINTAINABILITY (RAM) 8.2.4.3 Tests, Diagnostics, Utilities (mainframe only)

> least 90% of all failures detected. - Shall provide a detection capability which supports the HTTR goals of the various products.

> - Provide 100% protection for all customers security and file structure regulrements.

#### 2) Diagnostics

- Shall Isolate to three or less replaceable subassemblies for 90% of all solid failures identified to a functional
- Shall provide an isolation capability which supports the HTTR goals of the various products.
- Provide 100% protection for all customers security and file structure requirements.

NOTE: The cost effectiveness of isolation diagnostics will be examined in detail prior to submission of DR's.

#### 3) Utilitles

#### A) Engineering File Analysis

- Shall provide 100% adherence to all OS requirements for security, file structure and resource access.
- Shall provide an on-line analysis capability for 100% of all errors logged
- Shall provide an off-line capability for fatal errors on system critical elements.

#### B) Maintenance Scheduler (CAMS)

- Shall provide maintenance schedules for 100% of all supported CYBER 180 equipment on each site.
- C) Initialization/Deadstart Tests
  - Shall be capable of detecting 70% of all solid software detectable failures in the associated hardware.

COMPANY PRIVATE

8.0 RELIABILITY. AVAILABILITY AND MAINTAINABILITY (RAM) 3.3 RAM SUPPORT COSTS

#### 8.3 BAH SUPPORT COSTS

8.3.1 FACTORY CONTINUATION COSTS

#### 8.3.1.1 Fleid Change Orders

#### FCO Hours/Equip/Year

	1980	1981	1982	1983	1984	1985	1916
Si Mainframe		75	15	23	15	8	8
P2	75	15	23	15	8	8	0
H2	10	15	10	5	5	0	0
P3		30	35	40	30	20	10
M3		10	15	10	5	5	0
THETA CPU		•		. 20	50	40	30
THE TA MEMORY				3	10	15	10
1/0 .	10	15	20	5	5	0	0

#### Number of FCO*s/Equip/Year (#I)

	1980	1981	1982	1983	1984	1985	1986
S1 Mainframe		30	6	10	6	4	Q.
P2	30	6	10	6	.4	4	0
HZ	4	6	•	2	2	0	0
Р3		12	14	16	12	8	ē,
H3 .		4.	6	4	2	2	0
THETA CPU				4	20	16	12
THETA MEMORY				2	4	6	4
1/0	4	6	8	2	2	0	0

12

13

16

17

18

19

20

21

22

23

25

26

27

28

29

30

31

47 48

49

50

31

32

33

34

35

36

37

36 39

40

41

47

#### 8.3.1.2 Software Maintenance Costs

To C180

The estimates below are software maintenance objectives for the first five-years following release. The following assumptions apply:

- cost to flx one bug \$500 except first year (vs. 1976 CYBER 170 cost. of \$675).
- distribution of bug reports to be 45% operating system, 15% FORTRAN, 15% COBOL/SORT, 15% DMS180 and 10% other.
- once released, only validated bug fixes are added to a software system. No PSR's are accepted 3 years after release. .
- when the next version software system is released, current version users will convert at 50% per year.

#### - Year 1982 1983 1984 1985 1986 % Shipped 10 100 As CYBER 180 % C170 20 30 50 10 Mode Converting

#### SOFTWARE MAINTENANCE COSTS

YEAR	1 1982	1 1983	1 1984	1 1985	1 1986 1	
		-+	<b>+</b>	<b>.</b>	tt	
	1		1	1	1 1	•
Cumulative		ı	1	1	1 1	
Number C180	1	-1	1	1	1 1	
Systems	1 25	1 95	1 233	1 442	1 624 1	
	1	1	1	1	1 . 1	
"maintenance"	1 0.9	1 1.1	1 1.7	1. 2.6	1 2.6 1	
cost in	1	1	1	1	1 1	
millions	1	1	1	1	1 1	
	1	1	1 .	1	1 1	
monthly	1 65	1 185	1 290	1 440	1 440 1	
receipt of	1.	1	1	1	1 1	
error reports	1	1	1	1	1 1	

8.0 RELIABILITY. AVAILABILITY AND HAINTAINABILITY (RAM) 8.3.2 FIELD MAINTENANCE COSTS

### 8.3.2 FIELD MAINTENANCE COSTS

### 8.3.2.1 Hardware Haintenance Costs - Heinframe System

Emphasis will be placed on ease of installation including parameters such as.

- 1) Physical Interconnectability
- 2) Environmental requirements

to the end of reducing installation costs.

The monthly maintenance cost for CYBER 180 mainfrage systems (excluding peripheral equipment) incurred by the supporting field service organization must not exceed the following levels (expressed as a percentage of manufacturing cost):

System Model	Life Cycle Average Monthly <u>Maintenance Cost</u>	Second Year Honthly Haintenance Cost Objective		
S1 .	0.67%	0.85%		
25	0.53%	0.67%		
\$3	0.53%	0.67%		
THETA	0 • 45%	0.54%		

"System model" includes processor, memory and IOU. These costs include both the direct cost of maintaining the equipment and the allocation of various indirect costs, as follows:

#### Dicect_Cost

Direct Costs include the following labor, travel and parts category:

- Remedial Maintenance Labor
- Preventive Haintenance Labor
- Associated Repair Labor
- Consumable Parts
- Rework of Replaceable Modules
- Travel Time and Expenses (for field service personnel)

#### Indirect_Cost

Indirect costs include the allocation of the following expense

22

27

28

29

30

31

32

33

34

36

37

39

40

42

43

47

48

49

50

43

49

# 8.0 RELIABILITY, AVAILABILITY AND MAINTAINABILITY (RAM) 8.3.2.1 Hardware Maintenance Costs - Mainframe System

#### categories:

- Training (for field service personnel)
   Note: These costs are minimized by utilizing tools such as isolation diagnostics which will allow the use of MAL-8 trained personnel.
- Tools and Test Equipment
   Note: These costs are minimized by utilizing tools such
   as isolation diagnostics which eliminate the need
- Spare Parts Inventory
- Diagnostic Software Haintenance and Distribution

for portable testers.

- Home Office Support

### 8.4 RAM PERFORMANCE OBJECTIVES

Values are specified for field release of first system; six months after release; and 18 months after release. Expected values for the hardware have been based on the growth curves established in reference 9.

#### Formulas used are as follows:

S1. P2. IOU # MTBI = MTBF (0.60-0.35 exp (-0.035T))

M2 # MTBI = HTBF (0.60-0.35 exp (-0.035T))

P3 # HIBI = HIBF (0.60-0.45 exp (-0.021))

THETA # MT8I = MT8F (0.60-0.45 exp (-0.02T))

#### Hhere!

MIBI is the expected, observed HIBI

MTBF is the inherent MTBF

and T is in months after release

In addition, the expected values on release take into account the effect of degradability (e.g., cache, MAP bypass) as follows

Expected MIBI = MIBI / P

8.0 RELIABILITY, AVAILABILITY AND HAINTAINABILITY (RAM)

8.4 RAH PERFORMANCE OBJECTIVES

Where P is the probability that a failure to a component in the equipment causes the equipment and system to fail.

Probability factors have been set as follows:

S1 - 60%

P2 - 80%

P3 - 70%

THETA - 90-95%

Memory - 75%

IOU - 90-95%

Finally, the affect of redundancy has been accommodated. This means that memory reliability includes the benefits of SECDED. Although it is a requirement for the Operating System to degrade the IOU this is not factored into the objectives which follow.

8.4.1 HEAN TIME BETWEEN SYSTEM DOWN INTERRUPTIONS (HIBI DOWN)

The operating system components are estimates based on the following assumptions:

- The same basic software system is used throughout with only validated bug fixes added.
- There is no radical change in the nature of the user's production workload.
- The O.S. MIBI is inversely proportional to the square root of processor speed.
- Automated restart features (defined to return system to productive state within 1 minute) effectively increase the HTBI by a factor of 2.

The objectives stated below ignore failures due to trown-outs and other power fluctuations. They indicate the factor of two derived from the automated restart feature of the Operating System. In all cases values are expected, observed values.

8.0	RELIAB:	ILITY,	AVAILAE	BILITY	AND MA	YTIJIBANI ATNI A	(RAH)	
8.4.	1 MEAN	TIHE	BETWEEN	SYSTER	NWOG	INTERRUPTIONS	(HTBI	DOKK)

I INTBI(dn) (hrs)			тнет	•			
POINT IN TIME			1/0				TOTAL I
IOn Release	191	447	942	3000	100	1131	531
ISIX Honths	222	528	978	3000	100	129	561
118 Honths	274	649	1029	3000	267	1541	981

INC means included in the CPU.

### 8.4.2 (#1) MEAN TIME BETWEEN SYSTEM DEGRADED INTERRUPTIONS

MTBI(dg) (hrs)							
POINT:IN TIME I				IPERIPHS!			TOTAL
On Release 1	833	-INC-	-INC-	90001	151	7511	15
SIx Honths 1	930	-INC-	-INC-	9000	15	8291	15
18 Honths I	1075	-INC-	-INC-	90001	491	9421	47

50

ITBI(dg) (hrs)	TAR	GET	s e s	YSTE	H		
DINT IN TIHE			•	•			
n Release	4040	3052	7633	9000	9	1224	9
ix Honths	4300	3248	8120	9000	1 9	1291	1 91
8 Honths	4675	1 3532 1	1 8833 1	1 9000 1	28	1366	27     27   
TBI(dg) (hrs)							
OINT IN TIME	•	! !	:	1	<b>!</b> 1	HZW.	I SYS I
n Release	1477	1820	6880	9000	5	674	51
Lx Months	1717	2088	7320	9000	5	764	5 1
8 Nonths	2117	2484	<b>7</b> 967	9000	16	900	16
[8](dg) (hrs)	TAR	GET	тнет	A SY	STEH	(	
OINT IN TIME	CPU	MEMORY	I/0	PERIPHS	0/5	TOTAL	
n Release	1720	1340	5340	9000	1 3	615	3
ix Honths	2000	1584	1 5540	9000			
8 Honths	2470	1948 1	1   5833 	9000	8	833	1   6
NC means incl	ded in	the CPU.		•	<b>!</b>		
	• • • •					٠	

8.0 RELIABILITY, AVAILABILITY AND MAINTAINABILITY (QAM) 8.4.3 MEAN LOST TIME DUE TO SYSTEM DOWN INTERRUPTIONS

# 8.4.3 HEAN LOST TIME DUE TO SYSTEM DOWN INTERRUPTIONS

Mean lost time is defined in units of minutes per failure.
Objectives for Si-THETA systems are shown in the following tables:

				:				
MLT(dn) (#ins)	TAR	GET	S 1 S	YSTE	Н		1	
POINT IN TIME	СРИ	1	I/0	PERIPHS	0/S	TOTAL I	TOTAL I	
On Release		•	-INC-	180	36	155	97	. 1
Six Months .	150	-INC-	-INC-	180	36	-155	95	
118 Honths	135	-INC-	-INC-	180	36	144	115	
	· •							. !
  MLT(dn) (mins) 	T A R	G E T	S 2 S	YSTE	H			:
POINT IN TIME	CPU I	MEHORY	1/0	PERIPHS	0/\$	TOTAL'I	TOTAL SYS	
On Release	135	105	135	160	241	130	75	
SIx Honths	135	105	135	180	. 24	131	73	
118 Honths	126	105	126 1	180	24	126	961	
f	f	t	+	f (				,

11

12

13

18 19

28 29 30

31 33

10

11

12

13

14

8.4.4 (#I) MEAN LOST TIME DUE TO SYSTEM DEGRADED INTERRUPTIONS

The objectives in this area are based on the following assumptionst

- 1) When a degraded interruption occurs, the job which was in execution at the time of the interruption is aborted.
- 2) The system throughput in degraded mode is 50% of the normal system throughput for all system degradations.
- 3) A Customer Engineer is contacted immediately to correct the problem.

MLT(dg) (mins)	TAR	GET	s 1 s	YSTE	н		
POINT IN TIME	CPU	HEHORY	1/0	PERIPHS	0/8	TOTAL I	TOTAL SYS
On Release	90	-INC-	-INC-	105	101	90.	12
Six Months	90	-INC-	-INC-	105	10	90	11
18 Honths	83	-INC-	-INC-	105	10	631	14
HLT(dg) (#ins)	TAR	GET	S 2 S.	YSTE	Н		
POINT IN TIME	CPU	MEMORY	I/0	PERIPHS	0/\$	TOTAL I	TOTAL
On Release	83	68	83	105	6		
		68	83	105	61	80	7
SIX Honths	831						

1	8.4.	3	HE	ΑN	L	051	r	TI	ME	D	υĒ	T	0	SY	ST	ĒΗ	D	OHI	1	IN	ĪΕ	R	UP	ŤI	ON	S	
L	T (dn	, )	( m	ln:	s I		T	A	R	G	Ε	T		s	3		s	Y	s	r	E	н					

MLT(dn) (mins)	TAR	GET	s 3 s	YSTE	н		
POINT IN TIME	}	1 1	! .	1			TOTAL
On Refease		111	•	•		135	67
Six Months	150	111	135	180	10	135	. 64
18 Honths	135	105	1 1 126	180	18	127	68
		}	• • • • • • • • • • • • • • • • • • •	t			
HLT(dn) (mins)	TAR	GET	THET	A SY	STEM		
POINT IN TIME	CPU	HEHORY	1/0	PERIPHS			
On Release ·		111			121	1741	88
Six Honths	210	105	126	180	12	172	82
18 Months I	150	1 105	120	180	1 121	1361	91
_	170	. 105	TCA	100	1 141	120	91

INC means included in the CPU.

COMPANY PRIVATE

12

13

14

15

15

19

21

26

28

29 30

31

32

33

34

35

36 37

38

39

**♣** B

41

42

45

47

48

49

2

12

13

15

16

17

18

19 20

21

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

35 39

40

41

42

44

45

46 47

48

49

HLT(dg) (mins)				_			
POINT IN TIME I				PERIPHSI	•		
On Release 1	90	70	63	105	41	831	5
Six Honths !	90	70	83	105	4	83	. 5
18 Honths	83	68	78	105	4 1	79	5

INC means included in the CPU.

#### 8.4.5 DATA ERROR RATES

Data error rates are dominated by peripheral data error rates on all systems. The objectives stated below apply to S1 through THETA systems on release, six months and 18 months after release. This data shall be measured at the user I/O Interface.

- a) Recoverable data errors The recoverable data error rate shall be one error per 10**9 bits of correct data.
- b) Unrecoverable data errors The unrecoverable data error rate shall be one error per 10##11 blts of correct data.
- c) Undetected data errors The undetected data error rate shall be less than one error per 10**16 bits of correct data.

#### 8.4.6 USER AVAILABILITY

The user availability includes all items listed under net availability below, except preventive maintenance time which does not form part of the scheduled operating time. User availability of all systems at release and thereafter shall exceed 99%.

8.0 RELIABILITY, AVAILABILITY AND MAINTAINABILITY (RAM) 8.4.7 NET AVAILABILITY

#### 8.4.7 NET AVAILABILITY

#### The objectives include:

- the time taken for an engineer to get to the site to repair the failure.
- the time taken to effect the repair (MTTR).
- the time taken to restore the system to its original state and re-run time necessitated by the failure. Weighted rerun times are used in the calculations, based on the failing equipment type.
- time taken on preventive maintenance, assuming this is conducted by a single engineer.
- time tost due to degraded interruptions.

#### The objectives exclude :

- time to make changes to the hardware (FCO's).
- time to make changes to the software (PSR's).
- the affect of on-line maintenance software failures on the overall system.

SYSTEH AVAIL		OBJECTI		BER 180
TIME PERIOD	•	S2	ı	THETA
On Release	99.05	98.65	98.14	96.12
6 Honths	99.10	98.68	98.25	96.47
18 Honths	99.27	98.64	98.54	97.34

COMPANY PRIVATE

13

17

18

13

20 21 22

34

36

37

38

39

40

41

42

43

44

45

46

45

49

11

12

13

14

15 16

17

18

19

34 35

36

37

36

39

% G

41

42

8.0 RELIABILITY, AVAILABILITY AND MAINTAINABILITY (RAM)

8.5 MAINTENANCE SOFTWARE RAN PARAMETERS

# 8.5 MAINIENANCE SOFIHARE RAM PARAMETERS

#### 8.5.1 RAM PERFORMANCE PARAMETERS (LEVEL III)

The following RAM parameters for Level III maintenance software are based on a duty factor of 1% for the diagnostics. For example, if the diagnostics were run continuously then once every 175 hours they would cause a system down interruption at release. However, based on the typical fleid usage (1% duty factor) system down interruptions should not occur more frequently than every 17,500 hours.

Parameter	Releasa	16mo.After 1 Release	
MTBI Down			
MTBI Degraded! (#I)		•	•
HLT Down	0.6 hrs	1 0.6 hrs	1 0.6 hrs
HLT Degraded    (#I)	0.8 hrs	1 0.8 hrs	1 0.8 hrs
[A (U)   1	99.1%	1 99.2%	1 99.32

#### 8.5.2 UPDATE AND INSTALLATION

Haintenance Software components shall be designed and constructed to permit library maintenance and update using standard system software and firmware. Hardware required to support said maintenance shall be any standard configuration as stated in Appendix D.

It is estimated that one (1) MAL C trained CE shall be able to install or update the Maintenance Software Library in the following timest

•	RELEASE	6_NOS	18 MOS./COST	44
	DEFFERSE	A-11X4	TATHASTANAT	46
Install New System	2.0 hrs.	1.5 hrs	1.0 hrs/\$300 per year	47
Update Old-System	1.0 hrs.	.5 hrs	<ul><li>2 hrs/\$150 per year</li></ul>	48
				49
				5.0

8.0 RELIABILITY, AVAILABILITY AND MAINTAINABILITY (RAM)

#### 8.5.3 FAILURE RATES

Backlog_of_All Maintenance_Softmace	Release	6_Mos	18_Mos
Critical DPSRs/PSRs Major DPSRs/PSRs Minor DPSRs/PSRs Information DPSRs/PSRs	0 2 17 6	1 2 8 5	0 1 6 2
	25	16	9

Individual Objectives are as follows:

Fallure Rates/1000 lobs

	DPSR*s/Ho at Release	DPSR's/Ho	DPSR's/Mo at_15_No=_
	WI-WHIENSE	MILL NIDAR	MT-W4-HME-
On-Line Monitor	2	1	0.5
Off-Line Monitor	1	1	0.5
I/O Unit Tests/Diag.	3 .	2	1 0
P1 Tests/Dlags	3	.2	1.0
P2 Tests/Diags.	3	2	1.0
P3 Tests/Diags.	3	2	1.0
THETA Tests/Dlags.	3	2	1.0
Central Hemory Tests/Diags.	2	1	0.5
Perion.Tests/Diags.	6	4	3.0
Utlitles	2	1	0.5

0.05% 0.005%

10.0

# 8.6 PRODUCT SET RAM PARAMETERS

Where applicable, product set members will support the RAM features described in COC System Standard 1.12.004 as specified in the CYBER 180 System Interface Standard.

#### 8.6.1 PRODUCT FAILURE RATE

A test base shall be established for each product representing customers* use of the product. The failure rate for each product against its test base is given below in fallures per 1000 unique. Jobs run as measured in the internal system test chase (excluding

12

13

14

15

16

18

19

21

23

26

28

29

31

32

34 35

36

40

41

42

49

14

15

16

17

18

19

20

21

22

23

24

25

26 27

28

29

30

31

32 33

34

35

36 37

36

39

**4** 0

41

42

49

8.0 RELIABILITY, AVAILABILITY AND MAINTAINABILITY (RAM)
8.6.2 PRODUCT INPUT DATA FAILURE RATE (PIDER)

informational errors).

1 PRODUCT IRelease I Release | Release | 6 3 IAPL IASSEMBLER * · IBASIC 1 COBOL 3 10MS180 1 AAH 1 FMU 1 DBMS I DBHS Util. 1 DOL 1 Query Lang. I Report Writer 1 FORTRAN 1PL/1 10 IPASCAL EXT. * ISORT/HERGE ISYMPL * TOPERATING SYSTEM 1 80S 0.01 1 0.0051 1 SFS 0.05 1 EOS 0.5 1

8.6.2 PRODUCT INPUT DATA FAILURE RATE (PIDER)

The PIDFR is stated in terms of failures per million inputs processed. A failure is a job abort and is measured in the live field environment.

	1 IRelease	16mo.After 1 Release	118mo.After   Release
Input)	1	1	1
ALGOL (ss)	* 1 0.6	1 0.5	1 0-4
	1	1	1
APL (SS)	0.4	0.2	0.1
ASSEMBLER (ss)	0.1	1 0.05	1 0.02
BASIC (ss)	1 0.4	1 0.2	1 0.1
00001 ()	1		1
COBOL (ss)	1 0.2	1 0-1	1 0.05
DMS180	1		;
	1 0.01	0.005	1 0.002
	1 0.1		1 0.02
	1 0.02	1 0.01	1 0.005
	1 0.02		1 0.005
	1 0.2		1 0.05
Query Lang. (fr)	1 0.4	1 0-2	1 0.1
	1 0.4	1 0.2	1 0-1
FORTRAN (SS)	1 0.2	0.1	1 0.05
PL/1 (ss)	1.0	0.6	1 0-5
PASCAL EXT. (SS)	0.1	0.05	1 0.02
SORT/MERGE (rp)	1 0.01	0.005	1 0.002
SYMPL (ss)	0-1	0.05	1 0.02
OPERATING SYSTEM(1r)	1 1	1	1
BOS	1 0-005	1 0.002	0.001
SFS	1 0.05	1 0.02	1 0-01
EOS	1 0.5	1 0.2	1 0-1
1	1	1	1

^{*} No failures in system generation.

18.

# 8.0 RELIABILITY. AVAILABILITY AND MAINTAINABILITY (RAM) 8.6.2 PRODUCT INPUT DATA FAILURE RATE (PIDFR)

fr = functional request. rp = records processed.

#### 8.6.3 INSTALLABILITY

Installability features will emphasize:

- 1) Simple field operating system installation sequence.
- 2) Automated or semi automated configuration definition.

No product shall require more than one hour preparation time to install or replace (update) by a programmer analyst with 6 months experience and 1 month training on CYBER 180 hardware and software. In addition, no product shall require more than two minutes CPU time on an S2 system for its installation (assuming binary code distribution with adjustment for installation options has been accomplished prior to shipment).

8.0 RELIABILITY. AVAILABILITY AND MAINTAINABILITY (RAM)

#### 8.6.4 MAINTENANCE

The total number of PSR's received per month, for the Operating System and product set are shown below:

PRODUCT			l Rafe lifimo.After lPelease
ALGOL	3	4	6
APL	3	4	6
ASSEMBLER	1	2	3
BASIC .	3	l   4	i 6
COBOL	10	l l 14	1 26
DMS180	1 1 15	1 1 21	1 1 · 36 · ·
FORTRAN	13	18	! ! 30
PL/1	3	1 4	1 6
PASCAL EXT.	1	1 2	; ; 3
SORT/HERGE	3	1 4	6
SYMPL	1	1 2	1 3
OPERATING SYSTEM	45   45	! ! 60 !	! ! 100 !

The number of critical PSR's. (either backlog or monthly rate) shall not exceed 5% of the objectives stated above for any product. .PSR*s are unique problems, internally and externally generated, excluding informational errors. See Section 8.3.1.2 for costs. In addition, there shall be no backlog of critical PSR's at the time that the system/product enters its final build, nor any unanswered critical PSR's at release.

23

24

25

27

28

29

36

42

49 50 32

38

9.0 OBJECTIVES EXCLUDED

8.6.5 SUBSYSTEM RELIABILITY

A subsystem is a software service routine, not part of the basic Operating System, which interfaces between multiple users or jobs and CYBER-180 system resources. Some specific examples are:

Dual state link

Multi-mainframe

Data management systems

. Network products.

All subsystems must meet the following reliability goals:

- 1) Cannot cause NOS/180 to crash
- 2) Cannot cause all users to reinitialize:
  - due to subsystem failure at an interval less than three times the NOS/180 HTB1.
  - when the subsystem drops or adds system resources ( such as terminals, front ends, data bases, etc. - through a defined range of configurations ).

# 9.1 OBJECTIVES SPECIFICALLY EXCLUDED

These objectives are not and will not be included in the CYBER 180 program as defined in this document.

- Interface to IBH System Network Architecture.
- Support for direct execution (emulation) of processors other than CYBER 170.

# 9.2 OBJECTIVES NOT SPECIFICALLY PRECLUDED

. These objectives are not included but could be included in the CYBER 180 program as defined in this document.

- Support of most compiler languages.
- Implementation of a time-critical software operating mode (see 3.1.2).
- Support of the STAR 100 system as a computational facility.

10-1 06/08/78	10-2 06/08/78
.O CYBER 170 STATE	10.0 CYBER 170 STATE 10.1.2 CURRENT CYBER 170 FEATURES NOT SUPPORTED
10.0 CYBER 170 STATE	1 10.1.2 CURRENT CYBER 170 FEATURES NOT SUPPORTED 2
	3 4 a) CPU *
	6 - Hardware error exit within CYBER 170 state
0.1 MAINERAME_FEATURES	8 - Hardware CMU Instructions (Interoretive software)
	10 - CPU halt on error exit with Monitor Flag set
	11 12 - Dual processor configurations
	13 14 - Hardware initialization of CYBER 170 state
a) CYBER 173 CPU Instruction set	15 16 - 017, 660 and 670 PASS instructions are used for A17 17 features (10.4.2)
- CMU Instruction hardware detection	18 19 b) 32k, 49k, 65k, 98k, 196k Central Hemory
- C176 Instruction stack purging (normal)	\$0
- C173 compatible instruction stack purging (selectable,	21 c) Extended Memory 22 23 - DDP model DC 135
	24
	25 - Extended semiconductor memory in ESM mode 26
	27 d) Peripheral Processors
b) 131K, 262K 60 bit words central memory (except THETA -	29 - Status Control Register 30
	31 - Addressing 262K mamory via the A register - 32
	33 - RPN Instruction
800 · · · · · · · · · · · · · · · · · ·	34 35 - Multiple PP speeds
	36 37 - 14 and 17 PP configurations (and 20 PP configuration for
	38 S1). 39
<ul> <li>High Speed Port Maintenance Functions are supported in off-line mode only</li> </ul>	40 - 24XX, 25XX, 27XX, 641CH, 651CH, 661CH and 671CH P 41 Instructions are used for A170 features (10.4.2). 42
<ul> <li>Side Door Haintenance access is supported on-fine by NOS only to the extent of maintaining the ESM single bit error hardware logs</li> </ul>	43 44 10.1.3 EXTENSIONS TO CURRENT CYBER 170 (A170) 45
	45 47 a) Required
e) CYBER 170 PP Instruction set	48 49 - Up to two million words of executable momory (job 50 restricted to 131K FL)
	·

. 17

115

19

20

23

25

26

27

28

29

30

31

32

33

36

37

38

40

41

42

43

45

46

47

48

49

11

12

14

15

17

19

28

21

22

23

24

25

27

28

29

30

31

32

33

34

35

36

37

38

39

41

42

43

44

45

46

49

- A single job may address data arrays of 131K (soft ECS)
- Extended PP access to central memory
- Very limited use of extended PP instruction set (16 bit instructions)
- Support of C180 maintenance channel

#### b) Not Supported

- Single lob's code area greater than 131K
- Code and, data sharing
- Security enhancements
- Virtual memory .

# 10.2 PERIPHERALS SUPPORTED

Refer to Appendix C for a list of peripheral equipment supported in CYBER 170 state.

#### 10.3 ECS COUPLER

- Optional and supports ECS and ESH, in ECS mode only
- Hanufacturing cost objective is \$10K/10th unit (including cabinet and cable)
- MIBF inherent objective is 15,000 hours
- Must be able to sustain a block transfer rate of one word every 100 ns

# 10.4 CYDER 170 STATE SOFTHARE

NOS/170 and NOS/BE operating system and product set software will initially be modified to run on C180 hardware in C170 state with the then current 170 capabilities. A subsequent release of NOS/170 (and NOS/8E) will be enhanced to support Advanced CYBER

10.0 CYPER 170 STATE 10.4 CYBER 170 STATE SOFTHARE

#### 170 features.

C170 SCOPE 2.0 software will not be supported on C180 systems.

#### 10.4.1 SOFTHARE MODIFICATIONS

NOS and NOS/BE modification will be limited to those changes necessary to support the hardware differences listed in paragraphs 10.1.1 and 10.1.2. The modifications will be generally limited to the deadstart process, maintenance software, and PP routines which depend on timing characteristics, RPN or the Status Control Register. Exceptions may be granted by CPD system design, with ADEC approval, where the software modifications are minor or limited to support of specific CYBER 180 RAM features, peripherals or performance.

A CYBER 180 state system monitor is required to execute specific versions of NOS and NOS/BE in CYBER 178 state. This system monitor will be distributed in binary form. Source lancuage, tools, and modifications to support non-standard systems will require a QSS. This monitor will not exceed 1024 words central memory resident on a 262K configuration.

The A170 software modifications must insure:

#### a) Deadstart

- Initialization and deadstart procedures are externally compatible.
- A C171-C175 system is able to deadstart and run specific versions of NOS and NOS/BE from the same deadstart tape or disk as an A170 system.
- Hemory and system integrity are maintained performing system initialization/deadstart and deadstart dumping procedures quarantee restart/recoverability.
- A single deadstart dump capability which detects machine dependent conditions and presents all appropriate Information to the user in a consistent notation.

#### b) CPU

- A consistent method of volding the C170 and A170 Instruction stacks for all 0.5. and Product

DRAFT

software.

#### c) Software interpretation of CMU instructions

- when executing the CBL benchmark (paragraph 10.6), the total P2 time required to simulate CMU instructions must not exceed 19 times the CP time required to execute these same CMU instructions on the base CYBER 73 with CMI.
- No increase in 170 state memory requirements for system resident or individual jobs, beyond that taken by the CYBER 180 state system monitor.
- CMU Instruction interpretation must be interruptable when execution time exceeds 0.3ms (P2).
- CMU instruction interpretation must cause no changes to users object code, i.e., no recompilation is required.
- CMU instruction interpretation solution must be the same for both NOS and NOS/BE.
- Resource accounting for CHU interpretation must be chargeable to the user.
- The CMU instruction interpretation solution must not inhibit compatibility between C170 and A170 system in a multi-main frame environment.
- The System throughput performance objectives as defined in Section 10.6 shall be achieved. (Benchmarks which realize more than 15% CPU time improvement between a non-CMU and CMU CYBER 73 need not meet these throughput objectives.)

#### 10.4.2 SOFTHARE ENHANCEMENTS

- a) NOS/170 only will be enhanced to extend the maximum amount of central memory supported from 262K words to 2M words. Since jobs remain restricted to 131K of executable CM, this implies more concurrent jobs and open files. Some job mixes may not realize significant performance improvement with the increased central memory. Extensions to NOS to relieve job/file limitations will be kept to a minimum and in reaction to specific marketing situations.
- b) NOS/170 and NOS/BE will be enhanced to allow a single jobs

10.0 CYBER 170 STATE 10.4.2 SOFTHARE ENHANCEMENTS

data area in extended central memory to be greater than 131K words (soft ECS). Total executable memory and soft ECS areas together cannot exceed 2 million words. When a configuration consists of both hard and soft ECS, only soft ECS will be available for user access.

- c) Extended PP access to central memory will be provided in NOS to support greater than 262K of executable memory.
- d) Use of C180 extended 16-bit PP Instructions is allowed in C170 state only where no other mechanism is available to support the modifications or enhancements listed above. Any use of these instructions in C170 state requires approval by ADEC.
- e) On-line remote maintenance, via standard communications interfaces.

Using the kernels (10 FTN Kernels, S-Profile, Composite), execute at the ratios:

	1	FTN		1 Comm	erc	lat	10	OST AL	DOILI	ON	PERC	ENTAGE	E 1
	IE	xecut	Lon	Exec	utl	on	+			+			-+
	1	Rati	0	1 Ra	t I c	)	1 1	letol	(1)	IFL	xed	(2)	1
	1			; (	4)		11	ncrem	ental	1 In	cre	ental	1
	+-			+			+			+			-+
CYBER-73	1	1.0		1 1	. 0	(3)	1	N/A		1	N/	/ A	1
P1		1.1		1 0	. 9		1	10.0		1	7.	. 5	1
P 2	1	2.9		1 1	. 5			4.8			2.	4	1
P 3	1	8.0		1 4	. 0		i	5.0		ĺ	3,	0	1
THE TA '	t	34.0	-	1 10	. 0	•	1	No		l No	obl	ective	e I
	i			1			10	plect	l v e	1			ì

- (1) Total Incremental = total tenth unit CPU cost to provide CYBER 170 state
- (2) Fixed Incremental = that portion of the incremental cost not subject to future cost elimination
- (3) CYBER 73 base uses the CMU
- (4) A170 ratios are for recomplied non-CMU code on A170 versus CMU code base on CYBER 73

10.0 CYBER 170 STATE 10.6 SYSTEM PERFORMANCE

#### 10.6 SYSIEM PERFORMANCE

Running the SBL benchmark (scientific) and CBL benchmarks (commercial), achieve system throughout (elapsed time) at the following ratios (CYBER 73/CYBER 180):

1	Scientific	Commercial (2)(3)	Configuration (5)		
	Elapsed     Time	l Elapsed l Time		No.of Disks	
CYBER 73	1 1.0 1	1 1.0	131KW	2	
<b>S1</b>	1.0	1.0	, 2HB	5	
S2 I	2.5	2.1	249	7	
, S3	7.5 (4)	6.0 (4)	. 4HB	12	
THETA	25.0 (4) 1	9-1 (4)	818	16	

- (1) Base system is 131K CYBER 73 with CMU running NOS 1.1 level 430/428.
- (2) A170 ratios use a recompiled non-CMU base versus CMU base for CYBER 73.
- (3) The THETA commercial objectives are soft and subject to change based on cost- return evaluations.
- (4) Multiple copies of the benchmark are run to achieve these ratios (9 for S3 and greater than 25 for THETA).
- (5) The complete configuration is given in the Configuration Notebook.

#### 10.7 MAINERAME_COSIS

Mainframe costs are based on assumptions given in 11.1.

25 26

6 

10.0 CYEER 170 STATE 10.7 MAINFRAME COSTS

System	Processor	Hemory	PP I	Channels	Hainframe Cost
	1	1	1		
S1 Entry	1 1	1 1HB	1 10 1	12	\$ 93,300
S1 Target	1	1 2HB	10 1	12	\$105,800
SZ Entry	i 1	188	1 10 1	12	\$208,000
S2 Target	i i	248	1 15 1	18	\$231,700
	1	ı	1 . 1	!	t
S3 Entry	1 1	1 249	1 10 1	12	\$335 <b>,</b> 000
S3 Target	1 1 1	1 4MB	20 1	24	\$376,000
THE TA Entry	i i	1 4MB	20	24	\$967.000
THE TA	! 1 !	6 HB	20 1	24	\$1,172,000
-	1 .	1	1 1	ļ '	1

Packaging - The initial entry and target systems have 3 separate cabinets (CPU, Hemory, IOU) costing an estimated \$60-75,000. It is a requirement for S2 and an objective for S3 that subsequent packaging redesign accommodate these configurations in a manner which saves \$25,000.

10.8 RAM

No separate CYBER 170 software support of CYBER 180 RAM hardware features is planned. This means that degrading either processors (by-pass cache, MAP) or memory will necessitate a deadstart recovery.

10.8.1 HEAN TIME BETHEEN SYSTEM DOWN INTERRUPTIONS (MTBI DOWN)

10.0	CYBER	170 S	TATE						
10.8.	1 MEAN	TINE	BETHEEN	SYSTEM	DOWN	INTERRUPTIONS	(MTBI	COMMO	

MTBI(dn) (hrs)	TAR	GET.	<b>s 1</b> s	Y S T E	H 170	mode	1
POINT IN TIHE	CPU	HEHORY	1/0	PERIPHS!	0/\$	TOTAL I	TOTAL SYS
On Release	225	-INC-		3000			
SIx Honths	285	-INC-	-INC-	3000	250	260	120
18 Honths	372	-INC-	+INC-	3000	500	331	199
MTBI(dn) (hrs)	T A R	GET	s 2 s	Y S T E	H 170	mode	
POINT IN TIME	CPU	HEMORY	I/0	PERIPHS		TOTAL I	
On Release	450	700	475	3000	100	164	62
SIx Honths			601		200	205	101
18 Nonths	744	1158	786	3000	400		158
HTBI(dn) (hrs)	TAR	GET	S 3 S	YSTE	H 170	mode	
POINT IN TIME	CPU			PERIPHS	0/5	TOTAL .H/H	TOTAL SYS
On Release	270	460	703	3000	75	131	48
SIX Honths	362	634	786	3000	150	168	. 79
18 Honths	515	890	907	3000	300	222	126

10.8.1 HEAN TIME BETHEEN SYSTEM DOWN INTERRUPTIONS (HTBI DOWN)

MTBI(dn) (hrs)	TAR	GET	THET	Å SY	STEN	170 mo	d <del>a</del>
POINT IN TIME I				PERIPHS			
On Release 1	105	255	716	3000	501	661	28
SIX Months	141	400	764	3000	75	891	41
L8 Honths	200	613	831	30001	100	1221	55

10.0 CYBER 170 STATE 10.8.2 (#I) HEAN TIME BETHEEN SYSTEM DEGRADED INTERRUPTIONS

10.8.2 (#I) HEAN TIME BETWEEN SYSTEM DEGRADED INTERRUPTIONS

			. <b>.</b>				
  HTBI(dg) (hrs)	TAR	GET	<b>S 1</b> S	ASTE	H 170	mode	1
POINT IN TIME	CPU	HEHORY	_				TOTAL I
On Release	INFIN.	-INC-	-INC-	9000	6	7627	6
Six Honths	INFIN.	-INC-	-INC-	9000	10	7627	10
118 Honths	INFIN.	-INC-	-INC-	9000	21	7627	21
IMTBI(dg) (hrs)	TAR	GET	s 2 s	YSTE	H 170	mode	
POINT IN TIME	CPU	HEHORY	1/0	PERIPHS	0/8	TOTAL I	
On Release	INFIN.	INFIN.	INFIN.	9000	4:	9000	41
Six Months	INFIN.	INFIN.	INFIN.	9000	8	9060	a
118 Honths	1	1	INFIN.	1 1	17	90001	17
;							
IHTBI(dg) (hrs)	IAK	6 E I		. Y S I E	n 170	mode	
POINT IN TIME	CPU	HEHORY	1/0	_		TOTAL H/H	
On Release	I INFIN.	INFIN.	INFIN.	9000	3	9000	3 !
SIX Honths	INFIN.	INFIN.	INFIN.	9000	6	9000	6
l  18 Honths	I INFIN.	INFIN.	INFIN.	1 9000 1 9000	1 1	9000	121
	+		+	<b>+</b>		<b>(</b>	

10.8.2 (#I) HEAN TIME BETHEEN SYSTEM DEGRADED INTERRUPTIONS

i   HTBI(dg) (hrs)					-	
POINT IN TIME	CPU	HEHORY	1/0	PERIPHS	0/5	TOTAL I TOTAL
IOn Release		•	•	•		•
ISIx Honths	INFIN.	INFIN.	INFIN.	9000	3	9000
116 Honths	INFIN.	INFIN.	INFIN.	9000	4	9000

INC means included in the CPU.

INFIN. means no redundancy, so any failure causes a system interruption.

10.0 CYBER 170 STATE 10.8.3 HEAN LOST TIME DUE TO SYSTEM DOWN INTERRUPTIONS (MLT DOWN)

10.6.3 HEAN LOST TIME DUE TO SYSTEM DOWN INTERRUPTIONS (HLT DOWN)

The Hean Lost Time is defined in units of minutes per fallure. Objectives for S1-THETA systems are shown in the following tables.

HLT(dn) (mins)	TAR	GET	s i s	YSTE	H 170	mode	•
POINT IN TIME	1	MEHORY	1	1 :	0/5	TOTAL H/W	
On Release		-INC-			36	152	84
SIx Months	150	-INC-	-INC-	100	36	153	93
18 Honths	150	-INC-	-INC-	180	36	-153	107
HLT(dn) (mins)	TAR	G E T	S 2 S	YSTE	H 170	mode	
POINT IN TIHE	CPU	<b>t</b> 1	1	PERIPHS		TOTAL I	
On Release	150	•		190	•	145	70
SIx Honths	150	120	150	180	24	145	84
18 Honths	150	1111	150	180	1 1 24 1	144	96

1 31

19 20

21, 22, 23, 24, 25, 26, 27,

HLT(dn) (#ins)	TÄR	GET	S 3 S	YSTE	н 170	mode	
POINT IN TIME	1	ŧ	1/0	PERIPHS	0/S	TOTAL I	TOTAL
On Release	150	•	•	•	18	143	63
Six Honths	150	120	150	180	18	144	77
18 Honths	150	1	i	180		139	67 
MLT(dn) (mins)	TAR	GET	THET	A SY	STEH	170 mc	ode
POINT IN TIHE		1	1	1	1	-	TOTAL SYS
On Release			•	1 180	12	187	87
Six Honths	210	150	135	180	12	187	92
18 Honths	210	1 150	1 126	180	12	184	91
	<b></b>						

INC means included in the CPU.

10.0 CYBER 170 STATE 10.8.4 HEAN LOST TIME DUE TO SYSTEM DEGRADED INTERRUPTIONS (MLT DG)

10.8.4 HEAN LOST TIME DUE TO SYSTEM DEGRADED INTERRUPTIONS(HLT OG)

  MLT(dg) (mins) 	TAR	GET	S 1 S	YSŢE	H 170	mode	
POINT IN TIME		KEHORY	_				TOTAL SYS
Cn Release	0	-1NC-	-INC-	105	10	39	10
Six Months	0	-ING-	-INC-	105	10	69	10
18 Honths	1	1	l	;	1	591	1
	t	}		+,	+	••	
HLT(dg) (mins)	TAR	GET	s z s	YSTE	H 170	, mode	
POINT IN TIME		MEHORY	_	PERIPHS	0/5		TOTAL
On Release	0	0	0	105	6	105	61
SIx Months /	0	0	0	105		105	
18 Months	0	0	0			. 105	6
	+			·			
HLT(dg) (mins)	TAR	GET	S 3 S	YSTE	H 170	mo d e	. !
POINT IN TIME	CPU	HEHORY		PERIPHS		TOTAL I	
On Release	. 0	0	0	1 105	1 4	105	41
Six Honths	0	0	0	105	4	105	4
18 Honths	0	0	0	105	1 1 4	105	4
	+		, ,	, +	+		

21

22

23 24

25

26

27

28

29

30

31

32 33

35

37

38

39

41

45

47.

49

25

26

27

28

30

31

32

33

35

38

39

41

44

46

49

10.0 CYBER 170 STATE

10.8.4 HEAN LOST TIME DUE TO SYSTEM DEGRADED INTERRUPTIONS (HLT DG)

MLT(dg) (mins)	T A R	GET	THET	A SY	STEM	170 mode	
POINT IN TIME 1		I HEHORY	•	•		TOTAL 1 T	OTAL SYS
On Release 1	0	1 0	1 0	1 105	1 21	1051	2
Six Honths i	0	0	0	1. 105	2	1051	2
18 Months	0	0	0	105	21	1051	S

INC means included in the CPU.

Zero MLT occurs when all fallures are interrupts, lies, no degraded fallures.

#### . 10.8.5 DATA ERRORS

- a) Recoverable Data Errors
  To be furnished
- b) Unrecoverable Data Errors
  To be furnished
- c) Undetected Data Errors
  To be furnished

#### 10.8.6 USER AVAILABILITY

. To be furnished

#### 10.8.7 NET AVAILABILITY

# The objectives includes

- the time taken for an engineer to get to the site to repair the failure.
- the time taken to affect the repair (MTTR).

.0.0 CYBER 170 STATE .0.8.7 NET AVAILABILITY

- the time taken to restore the system to its original state and re-run time necessitated by the failure. Weighted rerun times are used in the calculations, based on the failing equipment type.
- time taken on preventive maintenance, assuming this is conducted by a single engineer.

14

15

16

22

24

26 27

29

30

31 32

33

34

40

46

49

. 25

24

25

26

28

30

31

33

34

35 36

37 38

39 40

41

46

48

DRAFT

10.0 CYBER 170 STATE 10.8.7 NET AVAILABILITY

The objectives excludet

- time to make changes to the hardware (FCO's).

- time to make changes to the software (PSR*s).

| SYSTEH AVAILABILITY OBJECTIVES - CYBER 170 |
TIME PERIOD	S1	S2	S3	THETA
TON Release	98.11	97.58	97.09	93.76
16 Honths	98.51	98.06	97.68	95.12
18 Honths	98.83	98.43	98.16	96.18

#### 10.8.8 MAINTENANCE SOFTHARE

Att maintenance software objectives in this document are the same as CYBER 180 objectives unless specifically stated for CYBER 170 state.

11.0	COMPONENT	CHARACTERIST	ICS

11.0 COMPONENT CHARACTERISTICS

#### 11.1 COMPONENT COST OBJECTIVES

- Processor and memory costs are for the 10th unit.
- The manufacturing learning curve is assumed to be 90% exclusive of cost inflation.
- The memory and processor costs are quoted for the year in which the 10th unit would be sold according to the forecasts in Appendix E.
- System Test and Checkout (STCO) costs are included on a component basis. All system tests beyond STCO are cost of sales incurred by Systems Division and not included in manufacturing standard cost.
- Cost inflation rate for mainframe components is assumed to continue at rate of most recent five years.

#### 11.1.1 CPU'S

	Target IFG Cost
P2 (no options)	72,000
. Options a) 16K byte cache (performance)	4.500
b) Performance Honitoring Facility	2,000
P3 (no options)	84,000
d) 16K byte cache (performance)	8 • 000
e) Performance Honitoring Facility	2,000
_ THETA CPU (Including Performance S Honitoring Facility)	50,000

	11-2 06/08/78	*****		11-3 06/08/78
11.0 COMPONENT CHARACTERISTICS 11.1.2 S1	*****	11.0 COMPONENT CHARACTER 11.1.3 HEMORY	ISTICS	
11.1.2 \$1	1 2	H3-8 (HB) H3-12 (HB) H3-16 (HB)	125,000 155,000 180,000	· ·
Target MFG Cost	4 5	IHEIA Berory If 4K Chip	•	
Basic Si Includes# 75,800	1 ?	4 H8 8 H8	330,000 530,000	
1 P1 1 H1 with 1H byte 1 S1 IOU cluster with: -5 PP*s	9 10 11 12	12 HB 16 HB	860,000 1,050,000	10 10 11
-8 CYBER 170 I/O Channels -maintenance channel connections to P1 & M1 -2 port MUX (for console)	13 14   15 16		•	1 14 15 16
S1 Hainframe add-ons	17 18			11
1N byte Central Hemory 7,500 Increment, applies up to a total of 4N bytes	19 20 21 22			1° 2° 2° 2°
5 PP increment 3,500 applies up to a total of 10 PP's	23 24 25			2. 24 25
2 Channel increment 1,500 applies up to a total size of 12 channels	26 27 28 29			20 21 20 20
	30 31			31 31
11.1.3 HEMORY	32 33			[32 [33]
Farget MFG Cost	,34 35 36			39 39
Hamory. 16K_Chio	37 38			31
M2-1 (MB) 72,000 M2-2 (MB) 78,000 M2-4 (MB) 89,000	39 40 41 42			3; 6,1 6,2
H2-6 (H0)     104,000       H2-8 (M0)     115,000       H2-12 (H0)     141,000       H2-16 (H0)     166,000	43 - 44 - 45 46			69 . By ( By (
H3-2 (HB) 85,000 H3-4 (HB) 98,000 H3-6 (HB) 115,000	47 48 49 50		•	% ; 4 ( 5 )

DRAFT

COMPANY PRIVATE

COMPANY PRIVATE

DRAFT

12

17

19

20

21 22 23

24 25 26

> 27 29

50

31

34

35

#### .1.1.4 STAND-ALONE I/O UNIT (IOUZ)

Target . **MFG Cost** Basic I/O Unit includes 47,000 - 5 PP's X 8 Channels - 2 Port MUX - 2 maintenance channel connections Additional 5-PP increments 3,000 (up to a maximum of 20 PP's) Additional 2-Channel increments (up to a maximum of 24 Channels) Optional maintenance channel pair connections (up to a maximum of 6 connections)

#### 11.1.5 OTHER

#### Motor Generator Set

KVA IF		Ride-Thru	Quletize	
1	(HZ)	1 (Secs)	•	[Cost (\$)
		• • • • • • • • • • • • • • • • • • • •	}	
40 54		1 4 6 7 7	, w	1 0750
12.51	50	1 0.075	l Yes	1 9750
12.51	60	1 0.075	l Yes	1 7400
1		1	1	1
25.01	5 <b>0</b>	1 0.5	No	1 9000
25.01	60 .	1 0.5	No	1 9000
25.01	50	1 2.5	Yes	1 13000
25.01	60	1 2.5	l Yes	1 13000
27.01	90	1 2.0	1 163	. 13000
				1 4 7000
40.01	50	1 2.5	1 No	1 13000
40.01	60	1 2.5	1 No	1 13000
1		1	1	1
80.01	50	1 2.5	1 No	1 22000*
80.01	60	1 2.5	l No	1 22000*
		,		1

11.0	COMPONENT	CHARACTERISTICS
11.1	-S OTHER	

* Approximate figures.		4	
	Target		
·	MFG Cost		
Power Control Panel	•		
51	2,000		
S2-THETA w/Dempoint Sensing	2,700		
leno1 tq0			
Environment Monitor	5.000		
Console (752)	1,000		
High-performance Console	7,700		•
High-performance Console Controller			
S2 and above	800		
S1	500 .		
. Power Control Panel including Dewpoint Sensing	2.700	٠.	•
	•		

#### 11.2 COMPONENT MAINTENANCE COST OBJECTIVES

The monthly maintenance cost for CYBER 180 mainframe components incurred by the supporting field service organization must not exceed the following levels (expressed as a percentage of manufacturing costli

. 1	Hainframe Component	l Life Cycle l'Average Honthly l'Haintenance Cost	Second Year   Nonthly Mainténance   Cost Objective	-+ 37 1 3/ 1 3/
1	S1	1 0.67% {590}	0.85% {750}	1 6
1	P2	0.61% {43D}	0.76% (545)	
1	M2	0.42% {360}	0.52% {462}	1 46
1	P3/H3	0.51% {1540}	0.64% {1,970}	
	THETA	1 0-44% (4660)	0.54% {5800}	

COMPANY PRIVATE

> 12

2 ;

.41

11.0 COMPONENT CHARACTERISTICS

11.2 COMPONENT HAINTENANCE COST OBJECTIVES

10U 1 0.65% (380) 0.81% (480)

These costs are defined to include both the direct cost of maintaining the equipment and the allocation of various indirect costs as described in 8.3.2.1. The dollar figures are given, for information, in parentheses. The figures for the IOU represent a LOPP, 15 channel configuration.

11.0 COMPONENT CHARACTERISTICS
11.3 COMPONENT RELIABILITY OBJECTIVES

# 11.3 COMPONENT RELIABILITY OBJECTIVES

		t	+			
	Funct*		-	HTTQ (	nins)	•
COMPONENT	linher"t	Inherent    MIBF	!	_		
,	1 118F	1 MIBE	 		·	
•	(Hours)	(Hours)	Releasel	6 Hths	118 Hths	36 Hths
		•	} <b></b>		}	
Si Hainframe, 1MB	1600	1000	60	60	45	30
P2 Processor	2250	1800	60	60	45	30
P3 Processor	2570	1800	60	60	45	30
THETA Processor	760	700	120	120	90	60
		1	+ 		 	
H2-1 Hemory . I	2800	1400	30 1	30	20	15
M2-2 Memory 1 M2-4 Nemory 1	2300	900	1 . 30 <b>1</b> 1 30 <b>1</b>	30	20	15
M2-4 Hemory ! H2-6 Hemory !	1700 1350	1 600 1 1 500 1	1 30 I	30 30	1 20 I	15 I 1 15 I
M2-8 Memory 1	1100	403	30 1	30	. 20	15
M2-12 Memory,	800	335	30 1	30	20	15
H2-16 Memory	700	270	30 I	30	20	15
	1 .	<b>t</b> 1	1 1		1	1 1
H3-2 Hemory 1	2300	900	1 30 I	30	1 20	15
H3-4 Hemory I	1700	600	30 1	30	20	15
H3-6 Hemory 1	1350	500	30 1	30	20	15
H3-8 Hemory I	1100	400	1 30 I	30	20	15
H3-12 Herory	800	335	30 1	30	20	15
H3-16 Hemory	700	1 270	30 1	. 33	20	15
THETA-4 Hemory 1	1350	500	30 1	30	20	15
THETA-8 Hemory	1100	400	30 1	30	20	15
THETA-12 Hemory	800	.335	30 1	30	20	15
THETA-16 Hemory 1	700	270	30	30	20	15
		1	,			, _ <del> </del>
I/O Unit	l (Sea Below)	(See   Below)	60	60	45	30
	) 	1	 		 	l 
System Power	)	145009	120 1	120	120	120

25 26 27

33

49

35 36

49

11.0 COMPONENT CHARACTERISTICS

11.3 COMPONENT RELIABILITY OBJECTIVES

The functional and elemental inherent HTBF objectives for the stand-alone IOU are identical for each configuration. Representative 100 configurations are shown below:

† ! ! ! ! PPU S	† ! ! !		CHANNEL:	S	
! !	1 1 6 1 .	1 12	16	20	24
1 1 5	2900 1	2800	2600	2500	2300
10	N/A	2500	2300	2200	2100
15	N/A	N/A	2000	1900	1800
20	N/Å	N/A	N/A	1700	1600

The functional and elemental inherent HTBF for the Configuration and Environment Honitor (CEH) will exceed 15000 hours.

11.0 COMPONENT CHARACTERISTICS 11.4 COMPONENT CONFIGURATION OBJECTIVES

11.4 COMPONENT CONFIGURATION OBJECTIVES

11.4.1 CENTRAL HEHORY SIZES

The major requirements for central memory sizes of two megabyte and below for the M1. M2 and M3 are to provide additional models in CYBER 170 state. The memory sizes identified are the increments to be offered from a marketing standpoint. This does not mean that costs must be directly relatable to mamory sizes.

Central Homocy_Si	rse ny	H2	H3	IHEIA
1 HB	x	X	x	
2 HB	X	X	x	
3 HB	X	X	x	
· 4 HB	χ.	X	X	X .
5 HB	. x	X		•
6 HB	· x	X	X	
7 118	X	X		
8 NB	X	X	x	· x
10 HB		X		
12 HB		Χ .	Χ.	X
14 NB		X		
16 HB		X	X	. X
20 HB			x	
24 HB			X	
28 HB			х	
32 H9			X	

19 20

21

22

23

26 27 28

29

15

23

2.5

23

# 11.0 COMPONENT CHARACTERISTICS

11.4.2 CENTRAL MEMORY DEGRADE CAPABILITY

#### 11.4.2 CENTRAL HEHORY DEGRADE CAPABILITY

Central memory degradation is required primarity in CYBER 170 state operations. A physical switch in Hi, H2, H3 or THETA reduces memory capacity by an increment that varies depending on the failing address(es), but in no case to a degraded size less than the minimum shown below (except THETA 4MB memory is not degradable).

Initial Central Hemory Size	Minimum_Degraded_Size
2-3 HB	1 HB
4-7 HB	2 MB
8-12 NB ·	4 MB
14 MB	6 MB
16-24 MB	8 MB
28 HB	12 HB
32 HB	16 MB

#### 11.5 CALENDAR LIFE

The calendar life for all CYBER 160 mainframe components is not less than ten years.

#### 11.6 PREVENTIVE HAINTENANCE (PM)

The number of hours or preventive maintenance per 1000 scheduled operating hours shall not exceed the numbers quoted below. This Includes "hands-on" PM as well as PM performance from a remote location, but excludes PM normally performed by an operator.

Mainframe Component	Hours PM per 1000 Hours Operated	35 36 37
Si	1.5	- 38 - 39
PZ	1.5	40 41
M2	1.5	42
P3/H <b>3</b>	3.0	44
		46
THETA	8.0	47 48
100	1.5 .	49 50

# 12.0 APPENDICES

12.0 APPENDICES

#### 12.1 (4) APPENDIX A - DEVELOPMENT COST

The following cost forecast appeared in the CYSER 180 Program Plan, Rev. E, dated 04/15/78. Check the Program Plan. Appendix C, for the most current cost forecast.

AREA BUSHARY FUNDING TYPE RED and OCS

LIFE COSTS

REPORT DATED 4/15/78

						YE = ?			· · · · · · · · · · · · · · · · · · ·	· ·	<del></del>	
PRODUCT	PRIOR YR.	1978	1979 -	1980	1881	1763	1161	TABA	1185	196b	FULLEE	TOTAL
RED	•		1			l	l		1	l	i	1
Hardware	13883	13573	14539	15137	11190	7207	6878	37P0	5546	5435	9253	96538
Software	3592	3675	6163	9351	10575	8538	7893	7651	7500	7500	13000	85188
Publications	299	450	866	1485	1573	1716	1784	1366	1250	1167	3810	15803
NPP	1446	P50	<b>665</b>	750	880	950	1050	1050	1050	1050	3000	12481
Subtotal	19220	18318	22273	23750	24238	10111	17575	13553	1503P	15139	SANPE	510010
222							, i	1				
Hardware	50	73	157	1393	2800	8PBE	4009	3999	2849	5637	P53P	28065
Software	, 0	. 0	0	51	105	1588	1816	1779	1855	3948	18000	27144
Publications	0	0	55	240	378	583	586	456	525	451	1541	1EPE
Subtote1	50	73	147	3684	3283	5769	6111	P534	5229	5030	25527	59140
	·											
TOTAL	19270	18467	22422	25434	27523	23860	23686	19461	17325	17169	54590	269130
							1	· ·	1	l	1	

# 12. 2 APPENDIX B - CYBER 180 SYSIEM DESIGN OBJECTIVES

The Si, SZ, S3 and THETA Systems will conform to the objectives stated in the main body of this Architectural Objectives/Requirements document. This appendix describes the unique characteristics of the S1, S2, S3 and THETA Systems as they fall within the range of the CYBER 180 product line.

For CYBER 180, this document takes the place of the various System Design Objectives (DO) documents usually written for a new product line. Information normally found in a System DO but not Included in the body of the Architectural Objectives/Requirements is contained in this appendix.

12.0	APPENDICE	ES							
12.2	APPENDIX	8	-	CYBER	180	SYSTEM	DESIGN	OBJECTIVES	

			,	
Schedule/Hilestone	APP.F	APP.F *	APP.F	APP.F
Target Lease Rangel	\$14-35K	1 \$30-65K	\$50-120K	T9F
System ( Configurations	APP.D	APP.D	APP.0	APP-D
Number of CPU's	1-2	1-2	1-2	1-2
Hemory -Size -Number of Hemory Ports				  448 <b>-1</b> 548  5
	Interleave/	Interleave/	Interleave/	
-Reconfigure/	Page Size	Inon-interial  Page Size     (5128-65KB)	Page Size	Page Size
-I/O Handwidth	112 HB/s	50 M3/s	150 MB/s	  18 contr.  50 MB/s  5 MB/s
System Performance	Sec.7	Se <b>c.</b> 7	Sec.7	Sec.7
System Reliability	Sec.8	Sec.8	Sec.8	Sec.6
System Avaitability	Sec.8	Sec.6	Sac.6	Sec.8
Hanufacturing Cost	APP+D ·	APP.0	APP.O	APP.D
System Haintenance Cost	Sec.8	Sec.8	Sec.8	Sec.f
FCO Rate	Sec.8	Sec.B	Sac. 8	Sec. 8
PSR Rate	Sec.8	Sec.8	  Sec.8	Sec.8

12.0 APPENDICES

Glossary for CYBER 180 S	ystem Objectives
SCHEDULE/MILESTONES	The quarter in which pre-production systems are delivered to controlled customer installations.
TARGÉT LÉASE RANGE	The Auerbach lease range to be covered by the system, including maintenance and software.
NO. OF CPU'S	System software will support hardware configurations with this range of like central processors.
NO. HEMORY PORTS	Number of memory ports available for CPU, IOU, ECS or Common memory.
MEMORY SIZE	The range of central memory capacity that can be configured into the system. Note that the maximum capacities are required only for large dual-CPU systems and can be satisfied with two memory units.
HEMORY INTERLEAVE	The number of Individually cyclable memory modules over which 64 bit word addresses are sequentially assigned to assist in randomizing accesses to those modules.
RECONFIGURE BY HAROWARE	Hardware capability to reconfigure around memory fallures.
RECONFIGURE BY SOFTWARE	The page sizes of memory that can be mapped out of use by software to minimize the effects of error conditions.
CONCURRENT 1/O	The number of peripheral controllers or communications controllers that can be operating concurrently under system software control.
HTDINGNAB CVI	The maximum I/O bandwidth that the system must support in simultaneous transfers to or from I/O devices.
MAX. PERIPHERAL RATE	The highest instantaneous transfer rate from a single peripheral that will be supported by the system.

SYSTEM PERFORMANCE	System performance objectives and
STSTER PERFORMANCE	benchmarks.
SYSTEM RELIABILITY	System HTBI and MLT Objectives.
SYSTEM AVAILABILITY	System Availability objectives.
MANUFACTURING COST	System and component manufacturing costs.
SYSTEM MAINTENANCE COST	System and component maintenance costs-
FCO RATE	Fleid change order objectives for hardware.
PSR RATE	Software maintenance cost objectives.

12.2 APPENDIX 8 - CYBER 180 SYSTEM DESIGN OBJECTIVES

12

15

# 12.3 11) APPENDIX C - PERIPHERALS SUPPORTED AND COSTS

"Supported CYBER 170 0.5." means supported by NOS or NOS/BE software.

"Supported CYBER 180 0.5." means supported by NOS/80. Hhere a product is supported in both states, the CYBER 170 channel and unmodified controller is used for CYBER 180 state. Changes in controllar and recording format are not precluded.

Manufacturing costs are for 1980. If the equipment is in production now, the cost is based on the present standard manufacturing cost. For new equipment, the cost is an estimate by the appropriate development organization.

	t	+	+	•
PERIPHERAL EQUIPMENT & CONTROLLERS			ISUPPORTED! ICYBER 180! I O.S. I	1 2 2
MASS STORAGE EQUIPMENT	t 1	1	1 1	2
885 Fixed Module Disk Drive (FMD) (two spindles)	14800			.2
(Iwo spindies)	i •	Recording	I(R1) t    Parallel	2
•	i		(R1)	12
•	ŧ		Recording	` a
	1	1	1 1	3
FHO/844 Disk Controller (7155-X)	9000	1 Yes	l Yes I	3
(Serial Recording)(C170 Channel)	!	1	(R1)	3
FHD/844 Disk Controller		1 .	!	3
(Serial & Parallel Recording)	9000	! Yes*	l Yes I	3
(C180 Channel)	, ,		1 (R2) [	. 3
10200 01131111611	í	1		. 3
844-4X Disk Drive	6100	Yes	I Yes i	3
· · · · · · · · · · · · · · · · · · ·	1	1	(R1) (	. 3
•	l	1	1	Ä
844-4X Disk Controller (7154-X)	14000	I Yes	Yes I	4
	l	1	(R1) (	4
910 Diete De Luc		1	1	•
819 Disk Drive	l tbf	1 No	No 1	4
819 Disk Controller	l tbf	I No	No I	4

^{*} THETA/170 only.

12.0 APPENDICES
12.3 (#) APPENDIX C - PERIPHERALS SUPPORTED AND COSTS .

•	•		
PERIPHERAL EQUIPHENT & CONTROLLERS		ICYPER 179	SUPPORTEDI 1CYBER 1801 1 0.S. 1
MAGNETIC TAPE EQUIPMENT	,	1	
66% Tape Orive	1 12000 1	I I Yes . I	1 Yes I [ Yes I [ (R2) I
66X Tape Controller (7021-21,-22)	1 11500	l I Yes I.	1 Yes 1 1 (72) 1
67% Tape Orive	10000	t I Yes I	[
67X Tape Controller (7021-3X)	1 11100	I I Yes I	
HSS Tape Library (includes controller)	130000	l I Yes	1 1 P
MSS Tape Library (Second Generation)	TBF	I I Ņo	1 Yes 1 1 (180) 1
PRINTER EQUIPMENT	   	! !	1 1
580-12,-16,-20 Printer (1200,1600,2000 lpm) (includes controller)	21500 	!   Yes   .	! Yes ! ! (R2) !
580-120,-160,-200 Printer (1200, 1600, 2000 (pm) (includes controller)	21500 	l I Yes I	1 Yes 1 1 (92) 1
596 Train	1740	i ! Yes !	1 Yes 1 1 (R2) 1
Non-impact Printer (8000 ipm) (includes C170 controller)	1 20600 1	! Yes !	1 Yes 1 1 (R2) 1
Non-impact Printer (6000 lpm) (includes C180 controller)	27100	l l No	1 Yes 1 1 (R3) 1
Non-impact Printer (20000 1pm)	l tbf	I I No I	8 Yes 1 8 Yes 1 8 (TBO) 1

ERIPHERAL EQUIPMENT & CONTROLLERS			
ARD EQUIPMENT		! !	•
405 Card Reader (1200 cpm)	16200	t Yes	l I Yes I (R2)
405 Card Reader Controller .	   4500 	l ! Yes !	l l Yes l (R2)
415 Card Punch (250 cpm) (Includes 3446/3644 controller)	1 20500 1	1 Yes	I I No I
ISCELLANEOUS EQUIPMENT	<b></b>   	†	t ! !
113CEECHNEOUS EQUIFIENT	1	i	:
2550-2, 2552-1 Communication Cont		! Yes	l No
12 lines	37000	1	1
20 lines	41000	1	1
100 lines	105000		
2551-i,-2 Communication Contr.	l tbf	Yes	Yes
	101	1	l (R2)
•	1	İ	1
752-10 Display/keyboard	1000	1 No	l Yes
(as console)	l	!	(R2)*
CC545 Olspłay/keyboard Console	7700	Yes	(R2)
6681-2 Data Channel Converter		Yes	i I Yes
1 channel	4100	1 142	(R2)
2 channels	6400	i	1
3 channels	8700	i	i
4 channels	11000	į	1
	1	!	1
6683 Channel Coupler	tbf	Yes	l Yes
		1	I (R2-180/
-		1	1170)
		1	I(R3-180/
	) 1	1	180)
ATCH TERMINAL EQUIPMENT			į
CAUCH 18-E Botok Topplant	40000	1	! !
CYBER 18-5 Batch Terminal	19000	! Yes	1 Yes 1 (R2)
•	ı	•	1 144

. 1829-60 Card Reader (600 cpm)	!	Yes	1 Yes   1 (R2)
1827-600 Band Printer (6001pm)		Yes	1 Yes 1
Card Punch (100cpm) -1	t b f	Yes	1 (R2) 1
		 	1 (R2)   
A Command at Of fan debug fanis			
* Supported at R1 for debug facily.	Liy.		
12.3.1 TERMINALS SUPPORT (APP.C)			
The following terminals are supp	orted b	Network	Products In
CYBER 170 and CYBER 180 states:			
CDC 200 UT, 214, 217, 731-12, 732	-12, 73	4-1	
CDC 711-10 with option 102-Data C	ontrol		
CDC 714 except for impact printer	/non-im	oact prin	ter
CDC CY18-xx as 200 UT. 2780/37	80, or	HASP me	ulfi-leaving
· terminal			• •
CDC 713-10, 751, 752, 756		•	
			•
CDC 713-10, 751, 752, 756	dence)	- with	fransmit and
CDC 713-10, 751, 752, 756 TTY H33, H35, H37, H38, H40	dence)	- with	fransmit and
CDC 713-10, 751, 752, 756 TTY H33, H35, H37, H38, H40 IBM 2741 (EBCDIC or Correspon	dence)	- with	fransmit and
CDC 713-10, 751, 752, 756  TTY H33, H35, H37, H38, H40  IBM 2741 (EBCOIC or Correspon Receive Interrupt features  IBM 2780/3780			fransmit and
CDC 713-10, 751, 752, 756  TTY H33, H35, H37, H38, H40  IBM 2741 (EBCDIC or Correspon Receive Interrupt features  IBH 2780/3780  IBH 360/20 as a HASP multi-teavin			fransmit and
CDC 713-10, 751, 752, 756  TTY H33, H35, H37, H38, H40  IBM 2741 (EBCOIC or Correspon Receive Interrupt features  IBH 2780/3780  IBH 360/20 as a HASP multi-leavin IBH 3270			fransmit and
CDC 713-10, 751, 752, 756  TTY H33, H35, H37, H38, H40  IBM 2741 (EBCDIC or Correspon Receive Interrupt features  IBH 2780/3780  IBH 360/20 as a HASP multi-teavin			fransmit and

Anderson-Jacobson 803 with Diablo wheel HARRIS 1200 HASP multi-leaving terminal

GSI 300, 300Q OEC writer II

10

111

112

13

119

120

21

22

23

24

25

27

28

29

30

31

32

33

35

36

37

38

97

40

45 46

48

49

DRAFT

50

12.0 APPENDICES 12.3.1 TERMINALS SUPPORT (APP.C)

> DATA100 78 HASP multi-leaving terminal C16 based Full Duplex Batch terminal Commonly used future terminals

These terminals are supported using the CDC Mode 4. HASP. Bloary synchronous and asynchronous line protocols. The APL character set is supported on those terminals which offer it as an option. New terminal developments needed in industries in which CYBER 180 is marketed will be supported.

In addition, the network provides the basis for an interface 114 to Value Added Networks (VANs), such as TELENET, DATAPAC and TRANSPAC, using the X.25 communications protocol. Support is 116 provided for a subset of X.25 consisting of Level 1. Level 2 and 117 the Permanent Virtual Circuits only of Level 3. It is the intent to track standardization activities in this area and implement to the standards as they evolve.

12.0 APPENDICES 12.4 (8) APPENDIX D - SYSTEM CONFIGURATIONS AND COSTS

# 12. 4 (1) APPENDIX O - SYSIEY CONFIGURATIONS AND COSTS

The configuration assumptions and component characteristics were used as the base to calculate the RAM objectives. Performance Objectives, and Cost Objectives.

#### General Remarks

- . The system configurations shown are representative systems. Optimal configuration for each installation, as a function of its application environment, may deviate significantly from the typical system.
- Only <u>single</u> maintrame' system configurations are included at this time, multi-mainframe configurations will be added.
- New peripheral products, e.g., Mass Storage Subsystem, non-impact printer, helical scan tapes, swapping memory.etc. will be included as design specifications become firm.
- Entry system is defined as the minimum system to run production. Target system is one that runs a full production load reliably, and is the one against which objectives will be measured. Large system is defined as a dual-CPU system with representative components. The target systems have been configured to maximize reliability regardless of cost. For example, they contain MG sets with 2 1/2 second ride-through capabilities as opposed to the entry and large system which do not.
- Hainframe costs are based on the assumptions given in 11.1. and peripheral costs are based on those given in Appendix C.
- . The power regulrements for an individual system must be assessed for that system. The ratings of the MG-sats specified for "entry", "target" and "large" systems have been calculated for those specific configurations.

12.0 APPENDICES 12.4.1 S1 SYSTEM (APP.D)

12.4.1 SI SYSTEM (APP.D)

S1 SYSTEM/C180 STATE	1 1	ENTRY	1 1	ARGET	I I LARGE		
COMPONENT	QUANT	MFG COST	QUANT	MFG COST	QUANT	HFG COST	
Processor	1 1	75300	1	87800	2	155800	
Memory	148	(incl.)	288	(incl.)	4 MB	(incl.)	
I/O Unit		(incl.)		(incl.)	i	(Incl.)	
-PP*S	1 5	1	1 10	)	1 10	1	
-I/O Channels	1 5		1 10		12	1 .	
-Maintenance Chennels	1 3	1	1 3 1		1 3	1	
-Two Port Hulliplexer	1 1	500	1 1	500	1 .1	500	
System Power	1	7400	1	13000	1	9000	
Power Control Panel	1	2000	1	2000	1	2000	
Environment Honitor		' ! !	1	5000.	1	, 1 5000	
MAINFRAME COST	1	85200	1	108300	1	172300	

12.0 APPENDICES 12.4.1 S1 SYSTEM (APP.0)

4			·			
I IS1 SYSTEM/C180 STATE	I ENTRY I		1	TARGET	L LARGE	
ICOMPONENT	QUANT	INFG COST	QUANT	HFG COST	THAUD	HFG COSTI
IFIXed Module Disk Drive   (Two Spindles/Module)		1	1	14800	2	29600
1844-4X Disk Drive	2	12200	2	12200	. 4	24400
IFMD/844 Disk Controller	1	9000	2	18000	2	18000
167X Tape Drive			3	30000	6	- 60000
167X Tape Controller 1 (7021-3X)		! !	1	11100	2	22200
16681-2 Data Channel I Converter		† 1	! !	• 	! _1	4100
1405 Card Reader/Cfr		1	1	!	1	20700
1580-20 Line Printer		:	•		1	21500
ICYBER 18-5 Oatch Terminal I 600 ipm Band Printer I 600 cpm Card Reader	1	19000 1	1 2 1	38000 1	! !	
1255X Commo Front End 1 - Communication Lines	1 12	370.00	1 112	105000	112	105000
1752-10 System Consola	1	1000	1	1000	•	i
ICC545 System Console/Ctr	, ! !	; !	·. ! ^	!	1	8000
IPERIPHERAL COST		78200	1	230100	1	313500
TOTAL COST		164100	!	339100	1	4 9 6 5 0 0
IRMS STORAGE BILLION BYTES	1 0.4	 	1 1.6	,   	3.2	<b>1</b>

Note: System costs are based on assumptions given in 11.1

12.4.2 SZ SYSTEM (APP. D)

	A				4		
S2 SYSTEM/C180 STATE	1	ENTRY		TARGET		LARGE	
COMPONENT	I QUANT	INFG COST	QUANT	MFG COST	THAUD	HFG COST	
Processor	1 1	72000	1 1	72000	2	144000	
Memory	1 1MB	72000	448	89000	6 MB	130000	
I/O Unit -PP*S -I/O Channels	1 1 1 5	47000	1 1 10 1 10	51500	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	59000   	
-Maintenance Channels -Гио Port Multiplexer	1 2	† †	1 4	1 700 1 1	1 4	700	
System Power	1 1	9000	1	13000	1 1	13000	
Power Control Panel	1 1	2700	1	2700	i 1	2700	
Environment Monitor	1	1	1 1	5000	1 1	5000	
MAINFRAME COST	1	1 202700	 	233900	1	339400	

12.0 APPENDICES 12.4.2 SZ SYSTEM (APP.D)

SZ SYSTEM/C180 STATE	I ENTRY I		! !	TARGET	I LARGE	
COMPONENT	QUANT	IMFG COST	IQUANT	IMFG COST	IOUANT	INFG COST
Fixed Module Disk Drive (Two Spindles/Module)	! ! !	! !	1 1	14800	1 4	59200 1
844-4X Disk Drive	1 2	12200	3	18300	6	35600
FHD/844 Disk Controller	1.	9000	2	18000	4	36000
67X Tape Drive	2	20000	4	40000	8	40000
67X Tape Controller	1	11100	1	11100	2	22200
6681-2 Data Channel Converter	, ! !	: : :	1	4100	1	4100
405 Card Reader/Ctr		: !	1	20700	2	41400
580-20 Line Printer	! !	1	1	21500	1	21500
NIP - 8000 1pm (C180)	Ė	: !			1	27100
CYBER 18-5 Batch Terminal 600 ipm Band Printer 600 cpm Reader	1	1 19000 1	! ! !	1		• • • • • • • • • • • • • • • • • • •
255X Comm. Front End - Communication Lines	1 12		1 2		1 1 1 2	105000
752-10 System Console	1	1000				
CC545 System Console/Ctr	! !	! !	1 1	8500	1	8500
PERIPHERAL COST	!	109300	 	262000	1	441600
FOTAL COST	, !	312000	1	495900	,	781000
RMS STORAGE BILLION BYTES	1 0.4	† 	1 1.8	!	1 6.0	t .

^{**} Packaging - The Initial ENTRY and TARGET systems have 3 separate cabinets (CPU, Hemory, IDU) costing an estimated \$60-75,000 of mainframe. It is a requirement that subsequent packaging redesign accommodate these configurations in a manner which saves \$25,000.

Note: System costs are based on assumptions given in 11.1.

12.0 APPENDICES 12.4.3 S3 SYSTEM (APP.D)

12.4.3 S3 SYSTEM (APP.D)

ISS SYSTEH/C100 STATE	ENTRY		I. TARGET		LARGE	
ICOHPONENT -	QUANT	HFG COST	THAUD	IMFG COST	QUANT	HEG COST
Processor 1 16K Byte Cache Increment	1	154000	1 1	1 184000	2	353000 16000
Hemory	2HB	85000	6HB	130000	1249	155000
II/O Unit I -PP*S I -I/O Channels I -Haintenance Channels I -Two Port Hultiplexer	1 10 10 1 2 1 1	'51300   	1 1 1 15 1 16 1 2 1 1	59000   	1 1 20 1 24 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	65900 1 1
System Power	1	13000	1	13000	1	22000
i Power Control Panel	1	2700	1	2700	1	2700
lEnvironment Monitor.	! !		1	5000	1	5000
IMAINFRAME COST	   	336200	1 1	390200	   	636700

12.0 APPENDICES 12.4.3 S3 SYSTEM (APP.D)

<b>+</b>		t		·	
1	ENTRY 1 TARGET 1 LAR		ARGE		
-	•	IQUANT	MFG COST	QUANT	HFG COST
1 1	14800	1 4	59200	8	118400
3	18300	4	24400	8	48800
1 2	18000	4	36000	7	63000
4	40000	1 6	60000		60000
1	11100	2	22200	2	22200
1	4100	1	4100	1	4100
1	20700	1 2	41400	2	41400
1 1	21500	1	21500	2	43000
	; ;	1	27100	1	27100
				112	105000
1	8500	1 1	8500	1 1	9500
!	1 199000	1	409400	1	561500
1	1 535200	1	799600	1	1198200
1 1.8	† 	1 5.6	 	1 11.2	
		QUANTIMFG COST  1	QUANT HFG COST QUANT  1	QUANTIMFG COSTIQUANTIMFG COST  1	QUANTIMFG COSTIQUANTIMFG COSTIQUANT  1

** Packaging - The initial ENTRY and TARGET system have 3 separate cabinets (CPU, Memory, IOU) costing an estimated \$60-75,000. It is an objective that subsequent packaging redesign accommodate these configurations in a manner which save \$25,000.

Note: System costs are based on assumptions given in 11.1

12.0 APPENDICES
12.4.4 THETA SYSTEM (APP.D)

.12.4.4 THETA SYSTEM (APP.D)

THETA SYSTEM/C180 STATE	I ENTRY I		1	TARGET		1 1 Large 1	
COMPONENT	IQUANT	IHFG COST	IQUANT	HFG COST	IQUANTI	HEG COS	
Processor	1 1	550000	1	550000	1 2 1	1100000	
Hemory	1 4HB	330000	888	530000	1688	1050000	
I/O Unit	1	51500	1	68000	i 1i	68000	
-PP*S	1 10	ı	1 20	1	1 20 1	•	
-I/O Channels	1 10	1	1 24	1	1 24 1		
-Haintenance Channels	1 2	1	1 2	1	1 2 1		
-Two Port Hultiplexer	1 1	1	1 1		1 1 1		
System Power	1 1	22000	1	22000	1 ,1	44000	
l  Power Control Panel	1 1	2700	1	2700	1	270	
Environment Honitor	1	!	1 1	5000	1	5000	
MAINFRAME COST	-+ 1	1 956200	1	1 1177700	1 1	226970	

1 Í

.14

	·		·		+	
I ITHETA SYSTEM/C180 STATE I	1		I TARGET		I I Large I .	
COMPONENT	QUANT	INFG COST	QUANT	HFG COST	QUANT	MFG COST
Fixed Module Driva (4 Head Parallel) (Two Spindles/Module)	3	44400   	7	103600	12	177600
844-4X Disk Drive	4	24400	6	36600	8	48800
IFHO/844 Controller (Paratlel)	3	27000	. 6	54000	8	72000
167X Tape Drive	4	40000	6	60000	. 8	50000
167X Tape Controller	1	11100	2	22200	2	22200
16681-2 Data Channel 1 Converter	1	4100	1	<b>41</b> 00	1	4100
1405 Card Reader/Ctr	1	20700	2	41400	2	41400
1580-20 Line Printer	1	21500	2	43000	1 2	43000
NIP - 8000 1pm (C180)	1	27100	i	27100	2	54200
1 2550 Comm. Front End - Communication Lines	1 1 1 50		112		1 3	157500
100545 System Console/Ctr	1	8500	1	8500	1	8500
PERIPHERAL COST	1	281300	1	505500	1	709300
ITOTAL COST	!	1237500	1	1683200	1	2979000
RMS STORAGE BILLION BYTES	1 4.4	1	9.6	 	1 16.0	

Note: System costs are based on assumptions given in 11.1.

12.0 APPENDICES
12.5 APPENDIX E - SHIPMENT FORECASTS

#### 12.5 APPENDIX E - SHIPMENT EDSECASIS

The following data is based on the CYBER 180 Product Life Forecast by D.L.Mueller and B.L.Thompson, dated April 14, 1978. The figures are for system acceptances, including both new builds and returned systems. Reconciliation with previous forecasts are as follows:

Nodel 820 was formerly the S1.

Model 840 was formerly the S2.

Model 850 was formerly the S3.

Model 860 Is a new model, not yet defined in AO/R.

Model 870 was formerly the C-178 and S4. now THETA.

Model 880 was formerly the S5. not yet defined in AO/R.

									11988			ITOTAL
20 1		1 16	40	38	1 1 37	34	1	1	l 1 25 ·	ı	!	I 1 297
t	•				1 1 1 41	i	1	i	1 37	1 36	l	1 415
150 I		<b>t</b> .	1 13	l ·	ı	1 1 1 23	1	1 25	i	1 21	1	1
1 550	-		1 -	1 7	1 12	1 15	1 17	1 19	1 17	l 15	1 12	1 114
1 970	•	! ! -	1 4	1 5	1 6	 ! ! . 7	1 10	1 10	1 9	1 7	l I 6	l 1 64
1 1 086		i   -	1 -	-	i -	i i -	1 3	1 4	1 1 5	1 6	1 1 5	l 1 23
+ ror :	24	+ 1 58	1106	+ 1 123	+   121	+   113	•	•	1116	1109		11118
1	- •	!	1	1	1	1	1	1	t	1	1	1

12.0	APPENDICES				
12.6	APPENDIX F -	CYBER	160	DEVELOPMENT	MILESTONES

12.6	APPENDIX E -	CYBER 100	_DEXEFORM	ENI MILESIONES

	**************************************	3
	IARGET DATE	<b>5</b>
S1_SYSIEN		6 7
-Release of Si (CYBER 170 state) (First preproduction Si shipment)	12/19/80	8
-First external user shipment of Si	03/15/81	10 11
-Release of Si (CYBER 180 state)	03/31/82	12
	(est.)	. 13
S2_SYSIEM		15 16
-Release of S2 (CYBER 170 state) (First preproduction S2 shipment)	01/15/60	17 18
-Release of S2 (CYBER 180 state)	40404444	19
- velegge of 25 folder ton state)	12/01/81	21 21
S3_SYSIEH		22 23
-Release of S3 (CYBER 170 state) (First preproduction S3 shipment)	11/01/60	24
-Release of S3 (CYBER 180 state)	03/31/62	26 27
release of 33 leiber 100 states		28
THE IN-SYSIEM		29 30
-Release of THETA (CYBER 170 state) (First preproduction THETA shipment)	TBF	31 32
-Release of THETA (CYBER 180 state)	TBF	33 34
	*	35
CYBER_180_SOFIHARE		36 37
-Operating System & Product Set Released		38 39
•Phase 1 (OS, FTN, COBOL, SORT)	12/01/81	40
<ul><li>Phase 2 (Additional Features/Products)</li><li>Phase 3 (All AO/R requirements)</li></ul>	04/01/83	41
*rnase a tall aurk requirements)	12/01/64	42 43
These development milestanes were approved	by the CYRER 1	AD 44

These development milestones were approved by the CYBER 180 Baseline Change Control Board on December 16. 1977. It is the objective of the CYBER 180 program to meet these schedules. Check the Program Plan, Section 3, and Appendixes A and B for the most current schedule.

12.0 APPENDICES 12.7 (#) APPENDIX G - HIGRATION ACTION PLAN

#### 12.7 (#) APPENDIX G - MIGRATION ACTION PLAN

#### 12.7.1 HIGRATION ALTERNATIVES

This section describes a few of the reasonable alternatives for migration and some of their advantages and fimitations. Each alternative is considered as though it were the only one selected. The next section sets forth the recommended migration path for CDC and Its customers.

#### 12.7.1.1 Migrate via Iraining

A process of training customers/users in the appropriate actions required to ease the conversion process. include definings file formats most easily converted, source language features that will not convert, peripheral devices that will or will not be supported in CYBER 180 mode, physical environment requirements of CYBER 180 hardware and administrative and operational procedure rules for CYBER 180. The expectation is that the customer/user will convert to the most CYdER 180 like state possible on CYBER 170 prior to CYBER 180 installation. The conversion to CYBER 180 products then procedes via user conversion. CDC Internal groups and external application vendors will be trained in the CYBER 180 mode of processing prior to announcement time.

#### Advantages

45

47

48

49

50

DRAFT

#### Limitations

- 1) Least direct cost to CDC. 11 Lowest appearance of user support
- 2) Must be done at some level for any alternative.

### 12.7.1.2 Common Products and/or Interfaces (APP-G)

In this atternative maximum emphasis is placed on the development of common products between CYBER 170 and CYBER 150. This is referred to as "banding". A product may be either a software product (both product set and applications) hardware product. Wherever common products are not practical then a common product interface is enforced between the separate implementations. Again the expectation is that customer/users will begin to bend towards CYBER 180 like products on CYBER 170. This can be encouraged by: pricing actions, feature, enhancement,

11

12

14 15

16 17

16

19

20

21

22

23

24

25

26

27

28

29

38

31

32

33

3 6

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49 50 47

4.3

49

12.0	APPE	NDICES				
12.7.	1.2	Common	Products	and/or	Interfaces	(APP.G)

etc.

#### Advantages

#### Limitations

- 1) Presents the simplest path for user conversion.
- 1) Haximum impact on current CYBER 170 Product development.
- 2) Users may not follow the bending.
- 3) CYBER 180 products may not perform at maximum efficiency due to CYBER 170 prientation.

#### 12.7.1.3 Conversion Tools and Services

A comprehensive set of tools and services are provided by CDC to assist users in their conversion efforts.

#### Advantages

#### Limitations

- 1) Indicates support .. by CDC for the user conversion problems.
- 1) Such tools are very difficult to produce when both ends of the conversion process are changing.
- 2) for simple cases of conversion such tools are very effective.
- 2) Development of conversion tools is expensive. Unless carefully selected. they are only of short term value.
- 3) General purpose conversion tools are often more difficult to use than simply writing a specific conversion program.
- 4) It is very difficult to determine which situations warrant conversion and in what order tools should be produced.

12.0 APPENDICES 12.7.1.4 Dual State Processing (APP.G)

### 12.7.1.4 Dual State Processing (APP.G)

A single CYBER 180 system can execute both CYBER 170 and CYBER 180 Jobs. CYBER 180 dual state operation is provided by hardware partition control and communication control between CY183 and CY170 environments. Qual state processing will be based upon extensions to Symmetric Link capabilities baing developed for NOS and NOS/RE. The capabilities will allow interconnection of NOS and NGS/BE software operating in CY170 mainframes or in CY170 state of CY180 with NOS180 software. Both lob control and program level control is provided in both batch, and interactive This provides permanent file and record fevel transmission between states, submission of lobs between states and linkage to both COC problem and user developed conversion and reformatting routines. This capability will be used to provide for record conversion and reformatting to assist in migration from CY170 state to CY180 state. Note that dual state does not eliminate the conversion problem it only extends the time period within which conversion can take place. If dual state support is provided indefinitely some conversions will never take place.

#### Advantages

#### Limitations

- 1) Allows customer/user choice 1) Performance degradation as to when conversion of a particular lob, program or file will take place.
  - relative to pure CYBER 170 or CYBER 180 state.
- 2) An Industry accepted migration path.
- 2) Increased hardware costs.
- 3) Requires CDC maintenance support for CYBER 170 products for an extended time period.

### 12.7.2 HIGRATION ACTION PLAN (APP.G)

The recommended solution for CDC and customer migration to CYBER 180 is a combination of all of the previous mentioned atternatives with specific techniques for each aspect of system usage. Although all alternatives are equally important, emphasis will be placed on common products, conversion aids and dual state processing.

The timetrame for accomplishing the major elements of the Migration Action Plan is expected to be:

1.0

# 12.0 APPENDICES 12.7.2 HIGRATION ACTION PLAN (APP.G)

Migration Plan Appro	oved - ADEC	4/3/78
Conversion Action Pi	lan - Draft	4/.28/78
Higration Plan as DE Rev.C - submitted (	ert of CY180 AO/R, for Company approval	6/2/78
Migration Plan as pa Submitted for Compa	art of CY170 AO/R -	10/78
Training Plan - PLH	Approved	TBD 1
Start Training Imple	ementation Plan	- TBD 1
Conversion Action Pl	lan - Approved	10/78 11
Conversion Alds GDS	- ADEC Approved	10/78 1
Migration devalopment conversion programs NOS-NOS/BE R5 + DR		180 2 2 2 12
Conversion Aids User	Gulde	2079 12
12.7.2.1 <u>General</u>		2 2
		2
1) Training	people within business, software the customer base in CYBER 180 operations. Trainion both a formal (CPLATO documents) (e.g., press releadocuments) basis.  Training will be Product Line Manage Product Programs	raining. All 3 CDC systems 3 vendors and 3 must be trained 3 processing 3 ing can be done 3 e.g., classes, 3 and informal 3 ases, strategy 4
		4

12.0 APPENDICES	•
12.7.2.2 Customer/User Conversion (APP.G)	

# 12.7.2.2 Customar/User Conversion (APP.G)

This section defines the specific actions to be taken for various aspects of customer/user conversion. The action descriptions are grouped into the four conversion areas defined previously under "Conversion" and are further divided into specific areas of concern within each group. A set of solution actions are defined, in priority order, for each area of concern (e.g., Source programs). The actions stated are limited to those previously described under "Migration Afternatives".

12.7.2.2.1 PROCESSING OPERAT	IONS (APP.G)
1) Source programs	- Common Source Language Standards - Common Products (Compiler Front Ends) - Conversion Aids for FORTRAN, COBOL, BASIC, APL, ALGOL & PL/I
2)Object programs/!lbraries	- Dual state execution
3) Source Libraries	- Common Products (develop- ment tools) - Conversion Aids
4) Job deck structure	- Training - Dual state execution
5) Job processing concepts	- Training - Dual state execution
6)User Command Language	- fraining - Common Products - Dual state execution - Conversion Aids
7) Accounting/Billing	- fraining
6) Operations	- Training
9) Product Maintenance Procedures	- Training
10) Run time services	- Training - Common interfaces

11) Applications

- Common products

- Common products

- Common Interfaces

12.0	APPEN	DICES		
12.7	1.5.5.	PROCESSING	<b>OPERATIONS</b>	(APP.G)

	<ul> <li>Training (both CDC and vendor)</li> <li>Source Language and File Conversion Aids</li> </ul>
2.7.2.2.2 INFORMATION S	TORAGE
1) Files	<ul><li>Conversion Aids</li><li>Dual state execution</li></ul>
2) File Hanagement Services	- Common interfaces - Training
3)Data Bases	- Common Interfaces - Conversion Aids - Dual state execution - Common Products
4)Devices/Media	<ul> <li>Common Products (subset of CYBER 170 supported products)</li> <li>Dual state execution</li> </ul>
2.7.2.2.3 HARDHARE FACI	LITIES
1) Front-ends	<ul><li>Common products</li><li>Dual state execution</li></ul>
2) Terminals	- Common products - Duaf state execution
3) Non-CDC Hardware	- Training - PSD Contract
2.7.2.2.4 HUHAN AND ADH	INISTRATIVE PROCEDURES
1)Terminal Services	<ul><li>Common products</li><li>Common Interfaces</li><li>Dual state execution</li></ul>
2) Network Services	- Common Interfaces - Common products
	- Dual state execution
3) Administration	- Training
4)User Control and Administration	- Common products - Training
5)User Interfaces	- Training (where not covered in other areas)

12.0 APPENDICES
12.7.2.2.5 CONVERSION ACTION PLAN (APP.G)

#### 12.7.2.2.5 CONVERSION ACTION PLAN (APP.G)

The near term requirement of the Conversion Action Plan is to produce General Design Specifications of the conversion alds for the products to be provided with NOS/180 R1. These GOS documents will be collected into one document to be used in support of training. Additionally, software publications for the CY170 product set (CPS R7) will include recommended usages, i.e., files, commands, etc. to reduce future conversion.

12.0 APPENDICES

12.7.2.2.5 CONVERSION ACTION PLAN (APP.G)

12.0 APPENDICES 12.7.2.2.5 CONVERSION ACTION PLAN (APP.G)

> . D) Utility Programs Control Card/CCL Conv. Alds G. Nelson 12/78 Update Conv. Alds 6/79 B.Pommers Editor File Conv.Alds D.Elefson 6/19 Permanent File Dump Conv. AlS. Fewer . 12/76 E) CY180 Inhecent Conversion Dual State - Linked File S. Fewer/G. Matkowits Conversion Dual State - ASCII to/from S.Fewer/G.Matkovits 12/79 11 Display Code 12 13 12.7.2.3 Software Products 14 15 16 This section is now included in Section 3.6 - Migration of the 17 CY180 AO/R, Rev.C. 18 19 12.7.2.4 Software Product Phasing 20 21 22 This section is now included in Section 6.0 - Product Phasing 23 Objectives or the CY180 AO/R Rev. C. 24. 25 26 27 12.7.3 MIGRATION ACTION LIST 28 29 These product descriptions are grouped according to the 30 migration alternatives that they represent 31 responsibilities in support of the Migration Plan. 32 33 12.7.3.1 Iraining (APP.G) 34 35 36 1) A long term development strategy that can be presented to 37 all CDC system business employees external software 35 39 vendors and to all customers. The migration activities set forth in this plan should be included. 43 41 Responsibility: New Product Programs 42 43 2) A training plan for internal COC and external vendor use. 44 It will be oriented to three levels of people, first, 45 middle and top- management and will include technical, 46 47 marketing, and business perspectives. 49 Responsibility: Product Line Management 43

	•		
	ACTIONS		
Conversion Alds	Responsibility	GDS Required By	
Sonice Faudrade			
Belease 1			
CY170 FORTRAN 5 to CY180 FORTRAN 5	R.Ragan	12/78	
CY170 BASIC 4 to	J-Elllott	12/78	
CY170 C080L 6 to	W.Hubrick/	12/78	
CY180 COBOL 6	D.Nelson	•	
SYMPL Conversion Aids	L.Magee/	12/78	
	R•Ragan		
Release 2			
CY170 ALGOL to CY180 ALGOL	R.Ragan/ J.Schlichting	12/79	
CY170 APL to CY180 APL	B. Pommers	12/79	
Release 3			
CY170 PL/I to CY180 PL/I	R.NcAllester	. 12/60	
· ·			
Elles			
Release 1			
User Data Files - CRM/BAM			
C170 BAH to/from C180 BAH	F. McGee	6/79	
-Sequential Sequential			
-Hord Add. Byte Add.			
C170 AAN to/from C160 AAN	H.Ceagllo	6/79	
-Index Seq. Index SeqMulti Index Multi Index			
-Multi Index Multi Inde -Direct Access/Actual Key			
Index Sequential	R•Ragan	6/79	
PANNS - FORTRAN	H.Hubrick/		
Relative - COROL	D.Nelson	6/79	
WAIGHTAR - COOK	0 + 44 1 2011		
Data_Management			
COCS (relations) to DMS180	S.Radc11ffe	12/79	
(sets)			
DMS170 Data Base to DHS 18	0S.Radcliff	12/79	
Data Base			
Query Update	J. de la Beaujardiere	12/79	
	•		

10

12

13

14

15

16

17

19

20

21

22

23

24

25

26 27

25

29

30

31

32

33

35

36

37

39

4 C

41

42

45

44

45 46

47

45

10 11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29 30

31

32

33

34

35

36

37

38

39

40

**%**1

42

43

44

45

46

47

48

49

50

3) For each area where training is specifically called out a training guide will be produced. The guide will contain two major types of information: 1) variances between CYBER 170 and CYBER 180, and 2) fists of both CYBER 170 and CYBER 180 reference manuals that describe the affected ores.

Responsibility: Product development groups

#### 12.7.3.2 Common Products (CYBER 170 and CYBER 180)

1) Compiler front-ends for FORTRAN, COBOL, SYMPL, ALGOL and BASIC (if compiler is used).

Responsibility# Sunnywate System Design

2) Source code maintenance utilities (i.e., Update).

Responsibility: SES Development

3) User Command Language processor. This product will not replace the NOS/BE or NOS products but will augment them so as to allow gradual user conversion on CYBER 170.

Responsibility: CYDER 180 System Design

4) All application products. Operating System requirements to ease migration of applications.

Responsibility: APLO and Application Resource Center

5) Configuration Control. Peripheral Devices and Hedia will be able to be attached to both CYBER 170 and CYBER 180 mainframes. Firmware will be common where practical. Communication front-ends will be able to be attached to both CYBER 170 and CYBER 180 simultaneously. Terminals can select connection.

Responsibility: Architectual Design & Control

6) Terminal services products such as editors, formatters, and information aids.

Responsibility: CYBER 180 System Design

7) Network products.

Responsibility: CYBER 180 System Design and Sunnywale System Design

12.0 APPENDICES 12.7.3.3 Common Interfaces (APP.G)

#### 12.7.3.3 Common Interfaces [APP.GL

1) Source languages shall have common external specifications for CYBER 170 and CYBER 180 covering the majority of the tanguage definition. System or machine dependent features will be minimized.

Responsibility: Sunnywale System Design

2) Run time services (i.e., Loader, Math Science Library) will be equivalent in capability and will have common interfaces where practical.

Responsibility: CYBER 180 System Design Sunnywale System Design

3) Application codes that cannot be implemented as common products will present a common user interface.

Responsibility: CYBER 180 System Design and Application Software Development

4) File management services will be functionally upwards compatible from NOS.

Responsibility: CYBER 180 System Design

5) Data base management services.

Responsibility: Sunnyvale System Design

6) Terminal services.

Responsibility: CYBER 180 System Design

7) Network services.

Responsibility: CYBER 180 System Design

#### 12.7.3.4 Conversion Tools and Services (APP.G)

1) FORTRAN, COBOL, ALGOL, BASIC, PL/I and APL source language translators, as required.

Responsibility: Sunnyvale System Design

2) Data file translators for files that contain well defined record structures. In particular, all character, all

11

12

13

17

19

25

26

29

31 32

33

34

37

39

45

46 47 49

50

26

27

23

29

30 31

3.3

34

36 37

34 33

46

50

06/08/78

12.0 APPENDICES 12.7.3.4 Conversion Tools and Services (APP-G)

> integer or all real data or a mixture of those types in a fixed format within each and every record. These translators may operate as standalone utilities or as on-the-fly translation routines.

Responsibility: Sunnyvale System Design CYBER 180 System Design

3) Conversion subroutines that users may include in their programs to convert more complex file situations.

Responsibility: Sunnyvale System Design

4) Data base translators for both schema definitions and data contents.

Responsibility: Sunnyvale System Design

#### 12.7.3.5 Qual State Processing

1) At a minimum a means to concurrently execute CYBER 170 NOS and NOS/BE jobs and CYBER 180 jobs.

Responsibility: CYBER 180 System Design

2) Communication and network oriented users may submit jobs to either system although the communication hardware may only be connected to one operating system.

Responsibility: CYBER 188 System Design

12.0 APPENDICES 12.8 APPENDIX H - STANDARDS

#### 12.8 APPENDIX H - STANDARDS

CYBER 180 systems will comply with the standards indicated in the attached master CDC Standards Checklist. definitely not applicable are marked "NA". Those left unmarked In the categories of Codes, Data Representation, Communication, Keyboards, Character Recognition and various Media are relative to Network Products and peripheral davices, and are applicable to the appropriate implementing divisions.

Product Design Requirements (DR) will include a COC Standards Checklist calling out those standards applicable to that particular product. In compliance with this master checklist.

TITLE	Available Standards	Applicable Standards See 2.2	Option Chosen See 2.3	Waiver See 2.4	Verify/ Certify See 2.5
Category - CODES					
Code for Information Interchange Code for Information Interchange 7-Bit Coded Character Set for Information Processing Interchange	ANSI X3.4 FIPS PUB 1 ISO 646	X3.4 PUB 1,			
Implementation of the Code for Information Interchange and Related Hedia Standards	FIPS PUB 7	PIJB 7			,
Code Extension Techniques for Use With The 7-Bit Coded Character Set of ASCII Code Extension Techniques In 7 or 8 Bits Code Extension Techniques for Use With The 7-Bit Coded Character Set	ANSI X3.41 FIPS PUB 35 ISO 2022	X3.41 PUB 35		•	
Control Data Subset of ASCII "Subsets of the Standard Code for Information Interchange	1.10.003 FIPS PUB 15	1.10.003			
Perforated Tape Code for Information Interchange Perforated Tape Code for Information Interchange Representation of 6 and 7-Bit Coded Character Sets on Tunched Tape	ANSI X3.6 FIPS PUB 2 ISO 1113	NA NA NA			
Nollerith Punched Card Code Nollerith Punched Card Code Representation of the 7-Bit Coded Character Set on 12-Row Punched Cards Representation of 8-Bit Patterns on 12-Row Punched Cards	ANSI X3.26 FIPS PUB 14 ISO 1679 ISO/R 2021	41 BU9			
Representation of Numbers in Packed Decimal Form	1.10.016	1.10.016			
Representation of Numeric Values in Character Strings for Information Interchange	ANSI X3.42	X3•45			
Category - PAPER CARD MEDIA		NA			
General Purpose Paper Cards and Punched Hole Requirements 80-Column Card Files for Information Interchange	1.10.008				

### *The standard has selectable options

#### CDC STANDARDS CHECKLIST (NEV. E)

TITLE	Available.	Applicable	Option	Waiver	Verity
	Standarés	Stonlards Sec 2.2	Chosen	See 2.4	Chitify See 2.
Category - PAPER TAPE MEDIA		NA			
Eleven-Sixteenth Inch Perforated Paper Tape for Interchange One-Inch Perforated Paper Tape for Information Interchange	AMSI X3.19	,			
One-Inch Perforated Paper Tape for Information Intelchange Dimensions of Punched Paper Tape for Information Interchange	FIPS PUB 26	·			
Take-Up Reels for One-Inch Perforated Paper Tape for Information Interchange Take-Up Reels for One-Inch Perforated Paper Tape for Information Interchange	ANSI X3.20 FIPS PUB 27				
Specifications for Properties of Unpunched Oiled Paper Perforator Tape Properties of Unpunched Paper Tape	AUSI X3.29 ISO 1729				
Interchange Rolls of Perforated Paper Tape for Information Interchange Data Interchange on Rolled Up Paper Tape	ANSI X3.34 ISO 2195	•			
Category - MAGNETIC CASSETTE/CARTRIDGE HEDI:		NA	•		•
Implementation of the 7-Bit Coded Character Set and its 7-Bit and 8-Bit Extensions on 3.81 mm Magnetic Tape Cassettes for Information Interchange 3.81 mm Magnetic Tape Cassette for Information Interchange	ISO 3275 ISO 3407			·	
Category - MAGNETIC TAPE MEDIA		NA			
Recorded Magnetic Tape, 0.50 Inch, 9-track, 800 CPI, NRZI Recorded Hagnetic Tape, 0.50 Inch, 9-Track, 1600 CPI, Phase Encoded Inrecorded Magnetic Tape, 0.50 Inch Recorded Magnetic Tape, 0.50 Inch, 7-Track, 200 CPI, NRZI	1.10.005 1.10.006 1.10.007 1.10.013				

TITLE	Available Standards	Applicable Standards See 2.2	Option Chosen See 2.3	Waiver See 2.4	Verify/ Certify Sec 2.5
Category - ROTATING MAGNETIC MEDIA		NA			
Unrecorded Magnetic Six-Disk Pack (General, Physical and Magnetic Characteristics) Unrecorded Single-Disk Cartridge (Prost-Loading, 2200 BPI) Interchangeable Magnetic Six-Disk Pack - Physical and Magnetic Characteristics Interchangeable Magnetic Six-Disk Pack - Track Format Interchangeable Magnetic Single-Disk Cartridge Interchangeable Magnetic Eleven-Disk Pack	ANSI X3.46 ANSI X3.52 ISO 2864 ISO 3561 ISO 3562 ISO 3564				
Category - CHARACTER RECOGNITION		NA			
Print Specifications for Magnetic Ink Character Recognition Print Specifications for Magnetic Ink Character Recognition	ANSI X3.2 ISO/R 1073		•		
Bank Check Epecifications for Magnetic Ink Character Recognition	ANSI X3.3				
Coding of Character Sets for MICR and OCR Character Set and Print Quality for Optical Character Recognition (OCR-A) Character Set for Optical Character Recognition (OCR-B) 'Optical Character Recognition Character Sets 'Alphanumeric Character Sets for Optical Recognition Printing Specifications for Optical Character Recognition	ISO 2033  ANSI X3.17  ANSI X3.49  FIPS PUB 32  ISO/R 1073  ISO/R 1831				
Character Set for Handprinting Character Set for Handprinting	ANSI X3.45 FIPS PUB 33				
Specifications for Credit Cards	ANSI X4.13				
Optical Reader Subsystem Testing	1.88.001				

^{*}The standard has selectable options

CDC STANDARDS CHECKLIST (REV. E)

TITLE	Available Standards	Applicable Standards Sec 2,2	Option Chosem See 2.3	Waiver See 2.4	Verify/ Certify See 2.5
Category - DATA COMMUNICATION				•	
Mode 4C Data Communication Control Procedures	1.10.020	7.70.050			
Synchronous Signalling Rates Synchronous High Speed Signalling Rates	ANSI X3.1	X3.36			
Synchronous Signalling Rates Between Data Terminal and Data Communication Equipment	FIPS PUB 22	DUD 22	•		
Bit Sequencing of ASCII in Serial-by-Bit Data Transmission Bit Sequencing of the Code for	ANSI X3.15	X3.15			
Information Interchange In Serial- by-Bit Data Transmission	FIPS PUB 16	PUB 15		,	
Character Structure and Character Parity Sense for Serial-by-Bit Data Communication In ASCII Character Structure and Character Parity Sense for Serial-by-Bit Data	ANSI X3.16	X3.16			
Communication in the Code for Information Interchange Character Structure for Start/Stop and Synchronous Transmission	FIPS PUB 17	PUB 17		·	
Character Structure and Character Parity Sense for Parallel-by-Bit Data Communication In ASCII Character Structure and Character Parity Sense for Parallel-by-Bit Data Communication in the Code for Information Interchange	ANSI X3.25	NA .		•	
Signal Quality at the Interface Between Data Processing Terminal Equipment and Synchronous Data Communication Equipment for Serial Data Transmission	ANSI X3.24	X3.24			
Procedures for Using the Control Characters of ASCII In Specified Data Communication Links Basic Mode Control Procedures for Data Communication Systems	ANSI X3.28	85.EX 247£ 02I		·	
Electrical Characteristics of Balanced Voltage Digital Interface Circuits Electrical Characteristics of Unbalanced Voltage Digital Interface Circuits Interface Between DTE and DCE Employing	EIA RS-422 EIA RS-423	254-27 85-422			
Serial Dinary Interchange List of Definitions for Interchange Circuits Detween DTE and Data Circuit-Terminating Equipment	CCITT V.24	V-24			

#### CDC STANDARDS CHECKLIST (REV. E)

TITLE	Available Standards	Applicable Standards See 2.2	Option Chosen See 2.3	Waiver See 2.4	Verify/ Certify See 2.5
Category - DATA COMMUNICATION (Continued)				•	
Data Terminal and Data Communication Interchange Circuits - Assignment of Connector Pin Numbers Connector Pin Allocations for Use With High-Speed Data Terminals	ISO 2110 ISO 2593	0115 021 0115 021			
Basic Mode Control Procedures - Code Independent Information Transfer * Basic Mode Control Procedures - Complements Basic Mode Control Procedures - Conversational Information Message Transfer	ISO 2111 ISO 2628 ISO 2629	NA NA NA			
Use of Longitudinal Parity to Detect Errors in Information Messages Determination of the Performance of Data Communication Systems	ISO 1155	N A N A			
High-Lovel Data Link Control Procedures - Frame Structure Pending ADCCP Standard Pending CCITT Standard Category - KEYBOARDS		ISO 3309 then avail then avail			
Ten-Ney Keyboards for Numeric Data Entry	1.10.004	NA .			
Typewriter Keyboards	ANSI X4.7			· ·	
Alphanumeric Keyboard Arrangements for ESCII and OCR Keyboard for International Information Processing Interchange Keyboards for Countries Whose Languages have Alphabetic Extenders - Cuidelines for Harmonization	ANSI X4.14 ISO 2530 ISO 3243				
Function Key Symbols on Typewriters Layout of Printing and Function Keys on Typewriters Pasic Arrangement for the Alphabetic Sections of Keyboards Principles Governing the Positioning of Control Keys on Keyboards	ISO/R 1090 ISO/R 1091 ISO/R 2126 ISO/R 3244				

#### CDC STANDARDS CHECKLIST (REV. E)

TITLE	Available Standards	Applicable Standards See 2.2	Option Chosen See 2.3	Waiver	Verify/ Certify See 2.1
Category - DATA REPRESENTATION					
Representation of Calendar Date and Ordinal Date for Information Interchange Calendar Date Representation of Ordinal Dates	ANSI X3.30 FIPS PUB 4 ISO 2711	x3·30			
Guidelines for Describing Information Interchange Formats	FIPS PUB 20	N A			
Representation of SI and Other Units in Systems With Limited Character Sets	ISO 2955	A II			
Representations of Universal Time	ANSI X3.51				
Representations of Time of Day	150 3307	150 3307			
Rep. of Local Time of Day	EP.EXIZNA				
Category - PROGRAMMING LANGUAGES		_		•	
CONOL CONOL Programming Language COROL	ABSI X3.23 FIPS FUB 21 ISO/R 1989	X3.23{79		• •	
FOKTRAN Basic FOKTRAN Programming Language FORTRAN	ANSI X3.9 ANSI X3.10 ISO/R 1539	X3.9{76}	•		
vreor-PD	1.86.003	1.86.003			
Programming Language PL/I	AUSI X3.53	N A			
Category - SPECIAL PURPOSE LANGUAGES		NA	,		
арт	ANSI X3.37				
Industrial Computer System FORTPAN Procedures for Executive Functions and Process Input-Output	ISA S61.1				

CDC STANDARDS CHECKLIST	(REV.	F١
-------------------------	-------	----

TITLE	Available Standards	Applicable Standards See 2.2	Option Chosen See 2.3	Waiver See 2.4	Verify Certify Sec 2.5
Category - OPERATING SYSTEMS		·			
agnetic Tape Labels for Information Interchange	1.87.002	1.87.002			
Agnetic Tape Error Detection and Recovery	1.87.004	1.87.004			
ystem Error Recovery for Rotating Mass Storage	1.87.005	1.87.005			
ategory - GENERAL DESIGN				***************************************	
Component Selection	1.03.002	7.03.005			
Component Qualification	1.03.003	F-03-003			
Qualified Vendor List	1.03.005	1.03.005			
lectronic Logic Packaging	1.03.006	r.03.00P			
dicrocircuit, Selection	1.03.010	1.03.010			
teliability, Availability and Paintainability Standards	1.12.000	1.75.000			
Category - ELECTRICAL DESIGN	***************************************				
General Design Standard for Electronic Power Supplies	1.30.001	1.30.001			
color Coding of Wires, Harnesses and Cables	1.30.005	1.30.005			
able Classification and Marking	1.30.008	1.30.00A			
omputer and Peripheral Equipment Design Requirements	1.30.011	1.30.011		-	
MC Performance Requirements	1.30.022	1.30.055			
rigital Computer System Grounding	1.30.023	1.30.023			
nalog Computer System Grounding	1.30.024	_			•
MI Suppression and Certification	1.30.025	1.30.02S			

TITLE	hvailable Standards		Chesen	Naiver See 2.4	Verify Certify See 2.
Category - MECHANICAL DESIGN					
Product Identification Emblems .	1.20.006	1.20.005			
perating and Maintenance Moters	1.20.003	1.20.008			•
ndustrial Design	3.20.010	1.50.010	-		
ategory - DOCUMENTATION				3	
ardware Configuration Management Standards Manual (Entire Contents Including 1.01.006)	1.01.000	1.01.000			-
oftware Configuration Management Standards Manual (Entire Contents Included)	1.01.100	1.01.100	•		
reparation of Microcircuit Procurement and Acceptance Test Specifications	1.03.007	1.03.007			
raphic Symbols for Electrical and Electronic Diagrams,	1.41.101	1.41.101		ŀ	•
eference Desirnations for Electrical and Electronic Parts and Equipment	1.41.102	1.41.io2			
caphic Symbols for Logic Diagrams	1.41.104	1.41.104	ł		
gic Diagrams	1.41.108	1.41.108	1		
ardware and Software Product Support Manual Standards Manual (Entire Contents Included)	1.50.000	1.50.000			
lowchart Symbols and Usage	1.80.003	-			•

#### CDC STANDARDS CHECKLIST (REV. E)

TITLE	Available Standards	Applicable Standards See 2.2	Option Chosen See 2.3	Waiver See 2.4	Verify Certif Sce 2.
Category - ENVIRONMENTAL					,
•Application Guidelines	1.03.201	1.03.507	NA		
Temperature, Humidity and Barometric Pressure	1.03.202	1.03.505	TH-R2 P-R1		
Vibration and Shock	1.03.203	1.03.203			
Acoustical Noise	1.03.204	1.03.204	:	- 1	
Air Cleanliness	1.03.205	1.03.205	RЭ		•
(llumination	1.03.206	1.03.50P			
*Input Power and Grounding	1.03.207	1.03.207	FV-04		
			T-R1		
*Physical Characteristic	1.03.209	1.03.209	RB		
Category - PRODUCT SAFETY					
Use and Disposal of Capacitors Containing Polychlorinated Biphenyl	1.05.002	1.05.002			
roduct Safety	1.05.003	1.05.003			

^{*}The standard has selectable options

12.0 APPENDICES
12.9 APPENDIX I - STATEMENTS OF COMPLIANCE

12.9 APPENDIX I - STATEMENTS DE COMPLIANCE

111.1	111	
	*	

### COMPANY-PRIVATE

Product Line highint.	COMPUTER DEVELOPMENT DIVISION	MAY 1 9 1977	* XXX #	ARH1012
		Product Line Ingrint.	REV.#	DA .

DEC164.	1	TENNORMANA REQUIREMENTS	EOB.	CY	BER	80	MS	CENTRAL	MEMORY
0:31314		REQUIREVENTS	1 011.						

("Strike out term that does not apply)

S:GNATURES DEVEL	DATE	
pascaded by	R.E. Moritz 76 Morely J.J. Typner Co June	5/3/77 5/8/17
REVIEWED BY: PROJECT MANAGER	M. Bergnanis An Amaria G.D. Floss 2577/10	5/3/77
DEPARTMENT MANAGER	R.C. Eppal A.C. Com	5/6/77
DIVISION ENDORSEMENT, GENERAL MANAGEI	A M. J. M. Male THE VIELLE	5/1/17
COMPANY ENDORSEMENT: COMPANY DELEGA	ATE IF C. W. A. P. S. W.	1128/17

#### RESPONSE TO REVIEW DISTRIBUTION

approved/ no response
approved/ memo June 27/77
approved/ no response
approved/ no response

ROPROVED Tofe 18 Missaline
COMPANY DELEGATE

#### CONTROL DATA CORPORATION Gonguter Development MOISIVIG _

	DESIGN PEONIPENENT		PAGE NO. 5
PRODUCT NAME	TOYMED AD ME MEMBEY		
PRODUCT MODEL NO	_33131 <u>-A</u>	HACHINE	SERIES_CYBER 31
•			
0:0 STATES	ENT OF COMPLIANCE		
The MC	Design Requirement	s Document (	CYBER SO ME
Contra	1 Memory - APHISIS	Pev. Cal is	in compliance
with t	ha objectives state	d in the CY3	£
Archit	ectural Objectives/	Regulrements	Sacurent
(19416	49 Rev. 05) with th	e following	exceptions.
		ACZS	22
	•		4.4
HTRT (	Dograded)	PA9. 8.4.2	P4R. 3.2.2.7.1
	3. 4		
LAUED	782-4 at Release	1922 Nouse	1735 House
C T D C T	E M2-4 6 Mo. Later	2000 110	1355 10073
מטא נס			
	\M2-4 18 Mo. Later	2454 Hours	1500 Pours
		6	
MIBI (	Degraded)	PAR. 10.7.2	P49. 3.2.2.7.1
		•	•
CYBER	/H2-1 at Release	Infin.	720 Houns
170 HOD	E M2-1 6 Mo. Later	Infin	920 Hours
	NH2-1 18 Mo. Later	Infin.	1239 Hours
MANUFA	CTURING COST	PAR. 11.1.2	PAR. 3.4.1.1
M2-4	•	\$ 89,000	
H2-6	•	104,000	111.649
H2-8		115,000	125,559
42-1	,	141.000	163,542
M2-1		166,000	202,721
112.1	•	1004000	602.9 .6 5
MTOF C	Immental (Inherent)	DAD 11 2	010 3 2 2 6 4
M2-1		1400 Hours	
M2-6			
			45) Hours
H2-8		400 Hours	
H2-1			255 Hours
M2-1	6	270 Hours	200 Hours
			•
HTRF F	unctional (Inherent)	PAR. 11.2	PAR. 3.2.2.6.2
M2-1		2830 Hours	2435 Hours
MTTR		PAP. 11.2	PAQ. 3.2.2.6.4
	el eas <b>e</b>	30 Minutes	
	. Later	30 Minutes	
	• Later o• Later	20 Kinutes	• • • • • • • •
36 M	o. Later	15 Minutes	24 Hinutes
	$\Gamma$	1 lam	•
	11 /	1/000	_

Chliston ADFE

### COMPANY PRIVATE

	Conadian Development	DIVISION	RECEIN	# [Yeak]	ARH1127	
		:	MAY 1 9 1977 Product Line Myrint.	REV.#	н	_
esign	DOJECTIVES FOR:	CYBER 80 PZ	PROCESSOR			

SIGNATURES – DEVELOPING COMPANY	DATE
FREPARED BY: R.J. Potter, TTOFAC, Ext 301	02May77
REVIEWED BY: PROJECT IMANAGER	02/1/17
DIVISION ENDORSEMENT: GENERAL MANAGER	
COMPANY ENDORSEMENT: COMPANY DELEGATE Refut & Winshing	

** See next page for Division approvals **

RESPONSE TO REVIEW DISTRIBUTION

NAIN PENATORO
SYSTEMS AND SERVICES COMPANY
PERIPHERAL PRODUCTS COMPANY
MEXXXXXXXXXXXXXX Corp.Bus.Strat.
SERVICE BURGAU COMPANY
PRODUCT AND SERVICES STRATEGY

(*Strike out term that does not apply)

RESPONSE approved/_no_response
a felicination of the fermion
approved memo 6/27/77
approved/ no response
approved/ no response
•

ATTEONED: OF	71.15 Wisas	Par [			
	COMPANY DELEGATE	7	DATE	8/15/17	,
	COMPAN	IY PR	IVATE	7 /	•

COC SYBER BG PZ PROCESSOR DESIGN REQUIREMENTS 77/05/02 D.R. ARHI127+ Revision H. 02 May 1977 1.0 DEFINITION 1.2 STATEMENT OF COMPLIANCE

1.2 FIREGERIANCE CONFIDENCE

This DR defines the P2 processor of the CDC Cyber 80 Product Line, and as such, conforms with the COC Cyber 80 System deseline Definition, with the following exceptions:

Item		This UR Reference	A.O/R Reference
Scientific Performance CY176 Hode		3.2.1.5 2.8	10.4
Mig Cost	•	3.4.1.1 \$90246	11.1.1 \$72300
HIBF Elemental	٠.	3.2.2.1 1769	11.2 1800
MTBI System Down, CY170 At release 6 months 18 months	etoM	3.2.2.3.2 441 557 728	10.7.1 450 569 744

COMPANY PRIVATE

#### COMPANY PRIVATE

STTITE TO	DEVELOPMENT	DIVISION

REC	E	"	/5?
	٠	•	

Product Line REVOW

YRONAM EM GNA ROZZADORA ER DB RABYD DG: ROP

("Strike out term that does not apply)

SIGNATURES - 3	DATĘ	
FREPARED BY:	FOR CDED DIVISIONAL APPROVALS	
PENTENCO BY: PROJECT MANAGER  NPP 170/80 PROG. MGR.	SEE HEXT PAGE.  LE Godsnas/1991	6/1/17
COMPANY APPROVAL: VICE PRESIDENT (company delegate)		5/2-/77

RESPONSE TO REVIEW DISTRIBUTION

DATA SERVICES..... SYSTEMS AND SERVICES COMPANY

PERIPHERAL PRODUCTS COMPANY

FRODUCT AND SERVICES STRATEGY

CORPORATE ENGINEERING AND SOFTWARE

COPPORATE MANUFACTURING, MTL., AND QA

-annoqued:	RESPONSE no response		
	memo 7/25/77	•	
approved;	no response		
approved;	no response		
			•

VICE PRESIDENT

(company delegate)

8-30-77 DATE

#### CONTROL DATA CCRPORATION Computer Development DIVISION

DOCUMENT CLASS	Design Peaulmenents	PAGE NO. Y
		20 1 41 Ye-20'V
DOCUMENT NO.	ASH1767, Pevision A	CATEJune 1: 1977

#### 0.0 4 P3/M3 DR CONFORMANCE TO ARCHITECTURAL OBJECTIVES

The CDC CYBER 80 P3 Processor and M3 Memory conform with the CDC CYBER 80 System Baseline Definition (Architectural Objectives/Regulrements Rev. 95) with the following exceptions:

#### 0.1 PERFORMANCE

Both BDP and SHL objectives will be met or exceeded. FORTRAN performance in both CYBER 30 and CYBER 170 mode will be slightly below objectives.

	AQ	פַּם	X Dillecence
Scientific CYBER 80 Mode	10.3	9.9	-4%
Scientific CYBER 170 Mode	8 • 0	7.7	-42
BDP	19.3	19.3	0
SWL	8.4	9.0	+7X

References# AO Section 7.2.1 and 10.4 DR Section 3.2.1

#### GENIRAL MEMORY CAPACITY & BANDWIDTH 0.2

The following S3 dual-CPU configuration regulrements will not be supported. Halver for these requirements has been granted via PAP No. CDED 813. Revision 06 of the AO document will incorporate this change.

DR Maximum Capacity, MBytes 16 Total Bandwidth MBytes/Sec. 256 128

Referencest AO Section 7.2.2 DR Sections 3.1.3 and 3.2.1.7

## CONTROL DATA CORPORATION Computer Development DIVISION

DOCUMENT CLASS_	Design Requirements	PAGE NO. YL
PRIDUCT NAME	COC CYBER AN PR Processo	C_L_YZ_Menary
DOCUMENT NO	APHIIST, Pryiston A	DATEJune_1e_1977

#### 0.3 MANUFACTURING COSTS

The 10th unit P3/H3 manufacturing costs will be approximately 15% higher than AO objectives. The following comparison is in \$1000's and includes 16K byte cache, all ports, and system clock/fanout.

	1	Remotel  Cndns. TOTAL	IArchitectural I Objectives I
23 and 1M byte M3 (M3-1)	1 2431 50	10   303	1 11841 N/A N/A
P3 and 2H byte H3 (H3-2)	2431 57	10 310	1184 85 269
P3 and 4H byte H3 (H3-4)	243 71	10   324	11841 981 282.
P3 and 6M byte M3 (M3-6)	2431 91	10 344	1184   115   299
P3 and 8H byte H3 (M3-8)	2431105	10 358	11841 1251 309
P3 and 124 byte M3 (M3-12)	243 139	10 392	11841 1551 339
i IP3 and 164 byte M3 (M3-16)	2431172	10   425	11841 1801 364

References: AD Section 11.1
DR Section 3.4.1

## CONTROL DATA CORPORATION Computer Bevelopment Division

DOCUMENT CLASS	PAGE NO. YII
	COC CYDED EN DE DEDERSEDE & METIONERY
	ARMITET, Phylipich A DATE Jung 1, 1977

#### 0.4 RELIABILITY

The P3/M3 reliability will fall short of AO objectives for certain configurations.

#### 0.4.1 Inherent Flenental MIRE - CYRER BO Mode

The following comparison is hade of 40 objectives and DR requirements. The P3/M3 Includes 16K byte cache, all ports, and system clock/fanout. All calculations are in hours.

The calculations are separated on cabinet (equipment boundaries) to allow for later comparison with field data. The Processor is therefore combined with the CMC since both are located in the same cabinet. The P3 Processor (without CMC) inherent elements: MTRF is 1:695 hrs for CYBER 30 Mode.

 	I DR I Requirem	I AO I Objectives			
10escription	123 & 1 10MC   0SU	l Ifital	1 1 P3 - 1	M3 :	Totali
1 1P3 % M3-2	1 11.405:1.210	   450	1 . 800	9001	50 <b>C</b> :
1P3 & M3-4	11,405 735	483	1.800	601	450
IP3 & H3-6	11,405 520	389	1,820	500	- 391
IP3 & H3-8	11,405  400	311	11.8301	400	327
IP3 & H3-12	11,405  275	230	1,5001	335	282
IP3 & M3-16	11,4051 210	1183	11.8001	2701	2351

References: AO Section 11.1 DR Section 3.2.2.6.1

COMPANY PRIVATE . .

## CONTROL DATA CORPORATION Computer Development DIVISION

DOCUMENT CLASS_	Design Regulrements	PAGE NO. VILL
PRODUCT NAME	CDC CYSER 80 P3 Proces	SOC & M3 Memory
		DATE June 1. 1977

#### 0.4.2 Inherent Functional MISE - CYSER Bn Mode

The following comparison is made of AO objectives and DR requirements. The P3/M3 includes 16K byte cache, all norts, and system clock/fanout. All calculations are in hours.

The calculations are separated on functional unit boundaries. The P3 processor is separate from the M3 CMC/CSU. The remote condensing unit is included with P3.

1 1 1Configuration	I DR I Requirements		Architectural Objectives			
1Description		ICMC &		1 1 P3	1 . 1 H3	l Totali
1 1P3 & M3-2 1 1P3 & M3-4	1	1   2,350     2,310	1	1	1	  1.213       1.023
1	1	11,960	1	1	11,350	1
1P3 & M3-8 1 1P3 & M3-12	1	11,655	1,	12,570 1 12,570	1. 1001 1 800	
IP3 & M3-16	1,770	11,460	1763 	2,570	700	5501

References: AO Section 11.2 DR Section 3.2.2.6.2

#### 0.4.3 HIBI

The complete MTBI calculations and their comparison against AO/AR objectives will be provided by 12/31/77.

## CONTROL DATA CORPORATION COMMUNICATION DEVISION COMMUNICATION DEVISION COMMUNICATION DEVISION CONTROL DATA CORPORATION CO

DOCUMENT CLASS_	Cesten Regulrements	PAGE NO.1x
PRODUCT NAME	COC CYPES AN PA PROCESSOR	1 MY MODORY
DOCUMENT NO.	ASH1767, Pevision 1	DATE JUDG 1. 1977

#### 0.5 Mean Tire to Repair.

The mean time to repair (HTTR) objectives for P3 will be met. For M3 the HTTP will be longer than A0 objectives due to the strategy of array replacement at the component level precipitated by the assumption that sockets will be used. All calculations are in minutes.

1	ŋq ∣ Reavinements ∣t	#0 Objectives
! H3 MTTR ət		•
Release !	36 1	30
6 no after 1	1	
release !	35	3.0
18 mo afteri release	. 39	20
36 mo afteri release	24	15

Reference AC Section 11.2
DP Section 3.2.2.6.4

	,,,,	11,17.
	•	4

#### COMPANY PRIVATE

Computer Development Division	DN DR	# ARH138
	NEV.	.#
DESIGN FOR: CDC CYBER AL	MODEL INDEPENDENT MEMORY	7237
(*Strike out term that does not apply)		
SIGNATURES - DEVELOPIN	G COMPANY	DATE
FREPARED BY.	J. Gladere	8-4-7
PEVIEWED BY FROJECT MANAGER	J. Hagfors )	
Sthr of	K-U, Brush K-L. Young	5/12/12
DIVISION ENDORSEMENT: GENERAL MANAGER	· No Kazda J. M. J. McHale	8/4/21
COMPANY ENDORSEMENT: COMPANY DELEGATE	Billouinson D.L. Stats	10/5/17
RESPONSE TO	REVIEW DISTRIBUTION	
	•	
	RESPONSE	
BYSICMS AND SERVICES COMPANY	approved; memo 10/24/77	
PERIPHERAL PRODUCTS COMPANY	approvedi meno 10/24/77	)
MXXXXXXXXXXXXXX Conp.Bus.Strat.	approved	
SERVICE EUPEAU COMPANY		
PRODUCT AND SERVICES STRATEGY LET VED	<u> </u>	
1 cart		
MICHEHL REMOVED RIELLINDS	10	•

CONTROL	DATA	CORPORATION	
Computer	Deval	loament	DIVISION

### 0.0 SIAICMENT of COMPLIANCE

This TR document complies with all CYBER 80 Maintenance Software objectives set down within the AO and M/S 80 except those listed in the following sections. Also, any valvers or deviations from the standards checklist.

#### 0.1 AQ ARHISSR. EXCEPTIONS

None

#### 0.2 M/S DO APH934: EXCEPTIONS

The detection requirements of the PP test of CM do not neet the M/S 30 objective due to the nature of the hardware architecture. Access time and speed of execution from the I/O Unit are the orimany reasons.

#### Detection Effectiveness

CMP	(centra)	wework	test	from PP)	4273	EDIE
	•			•		
		•	Qui	ck Look Hode	80%.	75%
			Defa	ault Parameters	30%	85%
						- •

#### 0.3 SIANDARDS. EXCEPTIONS

#### 0.3.1 CDC_STANDARDS

CDC Std. 1.52.007 Section 5.3, Subroutine descriptions will be in the listings.

CDC Std. 1.52.007 Section 7.0, no flowcharts will be provided. But HIPO diagrams will be part of the IMS package.

CDC Std. 1.12.003 Section 4.5.1. there are no MITR/MS figures included for tests. Isolation diagnostics will be used for actual handware repair and these lasts are only detection vehicles to assist that isolation process. However, the tests and diagnostics will support the Central Henory model DRS MITR requirements.

### 0.3.2 MALIQNAL, INTERNALIGNAL, and INDUSTRY STANDARDS

None

Ĺ	1,	n _i	 !!:	): <u> </u>	
l.			 	J	

#### COMPANY PRIVATE

DATE
DATE
DATE -127
DATE
DATE -127
DATE -122
122
rink.
1
<del></del>
11/22
24/27
13-18
<del></del>

Can	353 - Jolain Themastryes neice	
F C	T & Fixed instruction Cormana Tests for CYBER 3C P2	77/19/25
.1.5	ETATEMENT OF COMPLIANCE	
1.0	STATEMENT_OE_COMPLIANCE	

This or accoment complies with all Other of Maintenance Software pojectives set down within the AC and the MVs DD, and complies with all amplicable standards, except those specifically listed in the following sections, or so marked in the standards checklist.

1.1 AQ_IARHIGBRI,_EXCEPTIONS

None.

Hone.

1.3 LOUITUL TAIR TIMPDEEDS. L. L. L. L. LIOB

CoC Standard 1.12.003 Section 4.5.1, there are no HTTF/MS flyures included for the tests. Tests are select used for actual randware repair and are only perfection vehicles to assist repair.

The Diagnostic Feference Partial Standard 1.50.707 will be complied with with the totlowing exceptions:

- (1) Suprouting descriptions will be emitted in the published accumentation, but will be included in the source code.
- (2) Flowthants will not be provided in the published documentation except where a particular programming sequence cannot be satisfactority explained without flowcharts.
- (3) Measure cases will not be encyloud for FCT2, FCT3, and FcT2, since the measured they will generate will be fully swift explanationy, and since the sounce of each message will be instituted via the section, condition, etc. numbers. Measure codes will be documented whatever they are used in FCT2 and FCT9.

toach t Fitch 1 Fevision = 2.1 Call Private

AA5441 12/74

# ediffice fix

### DESIGN OBJECTIVES/REQUIREMENTS APPROVAL

#### COMPANY PRIVATE

HPUTER DEVELOPMENT DIVISION	ON .	DR ]	ARHELLO
		REV.	. 2
SIGN (COMMON MAIN PEQUIREMENTS) FOR: COMMON MAIN ("Strike out term that does not apply)	TENANCE SOFTWARE	E EXECUTIVE	(Cu2E)
		er till til still st	
SIGNATURES - DEVELOPIN	G COMPANY		DATE
REPARED BY U.F. SATCHELL  REVIEWED BY PROJECT MANAGER  DIVISION ENDORSEMENT: GENERAL MANAGER	ROBINSON R.L.	72/// Chi	1/28/11
COMPANY ENDORSEMENT: COMPANY DELEGATE	14/11/11 2/1	FRAZIER	1-13-15
	• • •		
RESPONSE TO	REVIEW DISTRIBUTION		
•		·	
DATA SERVICES	Apprevied र जा बा		
SYSTEMS AND SERVICES COMPANY	Approved_men		
PERIPHERAL PRODUCTS COMPANY	Approved nor	1-response	
WWW.XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	Vbbroneq voi	i-nesponse_	
SERVICE BUREAU COMPANY			
PRODUCT AND SERVICES STRATEGY			
APPROVED:	/ 、		
to the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the	The second second second second	***************************************	

## CONTROL DATA COMPORATION Engineering Services DIVISION

OCU TENT CLASS	Deslan Segulraranis	PAGE NO. 2
RODUCT NAME	Common Maintenance So	1144C6 [ YECY 1 1XC
		MACHINE SEPIES SE ST SA
•	•	
		•

#### 0.0 STATEMENT OF COMPLIANCE

This DR document compiles with all CYBER 80 Maintenance Software objectives set down within the CYBER 80 Architectural Cojectives (AD) and MS/DD except those listed in the following sections. Also any walvers on deviations from the standards checked on the standards checklist.

#### 0.1 AQ ARY 1688 - Exceptions

- o Sec. 3.2.4.4 A CC545 display is planned for the initial phase of the project. It will be supported by CMSE until there is no longer a requiremnt for the faster display.
  - o 3.2.2 Item 2 CMSE cannot be provide 100% customer security and still provide maintenance. It must be the responsibility of CMSE, the tests, diagnostics and the utilities to stay within the tisk edimens boundaries specified by the Operator/CE. The Operator/CE will have the reconsibility of providing the correct disk address boundaries.
  - Sec. 3.2.6.2 System Initialization The Common Maintenance Software Executive will reside of the same media as the firmware/controlware and is planned as being the same of the operating system media.
  - Sec. 3.2.t 6th item A dedicated input/output device for naintenance usage does not appear to be transitie.

#### 2.0 daintenance Relitable 77 ASH 134: Exceptions

o Sec. 3.1.2 - 62 - For CY3EP 176 note the executive will not notalize on-time ennor reports. The CYPEP 30 i executive will nethieve the enror reports if the lipporating system has logged them on a disk area that is known and accessable to CMSE.

#### 0.3 Standense Exceptions

0.3.1 COC_Stundands

None.

0.3.7 National. Intronational. and Industry Riandard

None.

## COMPANY PRIVATE

OMPUTER DEVELOPMENT DIVISION	ON -	DR # ARHELLO
		REV.# 2
SIGN (Strike out term that does not apply)  SIGNATURES - DEVELOPIN  PREPARED BY: W.F. Latter	ITENANCE SOFTWARE EX	ECUTIVE (CMSE)
REVIEWED BY: PROJECT MANAGER	ROBINSON R.L.P. OR AZDA E.H. MI	UNIT 1/18/11  CHEFIL 16/06/77  AJIER 1-12-18
RESPONSE TO	) REVIEW DISTRIBUTION	
DATA SERVICES	Approved; memo 2. Approved; memo 1. Approved; non-re	1/30/77
MARKXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	Approved, non-re	spunse
APPROVED: 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	DATE	

## CONTROL DATA COPPORATION

	Engineering Services DIVISION
PRODUCT NAME	SS Design Regularents PAGE NO. 2  Common Maintenance Software Executive  HACHINE SERIES S2 \$3 S4
0.0	STATEMENT OF COMPLIANCE
•	This DR document compiles with all CYBER 80 Haintenance Software objectives set down within the CYBER 80 Architectural Objectives (AO) and MS/DO except those listed in the following sections. Also any walvers or deviations from the standards checked on the standards checklist.
0.1	AQ_ARH_16AB_=_Exceptions
O.K. as give	o Sec. 3.2.4.4 A CC545 display is planned for the initial phase of the project. It will be supported by CMSE until there is no longer a requirement for the faster display, but not recurred by CMSE.
ok os modified	3.2.2 Item 2 CHSE cannot be provide 100% customer is security and still provide naintenance. It must be the responsibility of CHSE, the tests, diamostics and the utilities to stay within the tisk address boundaries specified, by the Operator/CE. The Operator/CE will have the reconstititity of providing the correct disk address boundaries.
OL	<ul> <li>Sec. 3.2.6.2 - System Initialization - The Commun Haintenance Software Executive will reside on the same media as the firmware/controlware and is planned as being the same as the operating system media.</li> </ul>
Muly 10/21/11	<ul> <li>Sec. 8.2.3 - 6th item - A dedicated input/output device for maintenance usage does not appear to be feasible.</li> </ul>
0.2	Haintenance Seituace 20 ARH 914. Exceptions
	o Sec. 3.1.2 - #2 - For CY3ER 170 nose the executive will not retrieve on-line error reports. The CY3ER 80 executive will retrieve the error reports if the operating system has logged them on a disk area that is known and accessable to CMSE.
0.3	Signature Exceptions
0.3.1	CDC_Standacus
	None.
0.3.2	Record Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local Local

Canadian <u>Development</u> Division	ON CDO	#ARH2130
	Last The RE	v.# 03
	Tradition of the same	
SIGN OBJECTIVES FOR: CYBE	R 8D 1/0	
(*Strike out term that does not apply)	•	,
SIGNATURES – DEVELOPIN	IG COMPANY	DATE.
PREPARED BY: B. E. Brookes, TTOFA	C+ X513	
REVIEWED BY: PROJECT MANAGER	B.E. Brokes	12/5/17
DIVISION ENDORSEMENT: GENERAL MANAGER	my Mella Co	
COMPANY ENDORSEMENT: COMPANY DELEGATE	Port E. Winshel	1-51.78
RESPONSE TO	D REVIEW DISTRIBUTION	·
NAME OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OF THE OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OWNER OW	RESPONSE	
DATA SERVICES SYSTEMS AND SERVICES COMPANY	Approved+ non-responsi	
PERIPHERAL PRODUCTS COMPANY	Approved, memo 1/12/7	
PERIPHERAL PRODUCTS COMPANY  Approved_non-response  MARKWANAXA XANKAXAX Corp. Bus. Strat.  Approved_non-response		
		<del></del>
	1	
SERVICE BUHEAU COMPANY PRODUCT AND SERVICES STRATEGY		

DATE 3-1-78

COMPANY DELEGATE

3.0 DEFINITION

Cyber 80 I/O is the I/O System for the Cyber 80 S2 and \$3 Mainframes. Its main characteristics are: .

- Common I/O Hardware for advanced Cyber 170 NOS and NOS/BE and Cyber 80 05.
- Plug Compatibility at the channel level with Cyber 170 Peripherals.
- 5 to 20 Peripheral Processors.
- 8 to 24 (hannels.
- 2 to 6 Independent interfaces for connection to the Cyber 80 Maintenance Channel.
- 16-Bit internal processing with 12-bit processing for the Advanced Cyber 170.
- Ability to support low cost operator console and remote maintenance.

#### 3.5 STATEMENT OF COMPLIANCE

Item

CYBD I/O conforms to the AO/R Rev A except as follows:

•	Allowance for Maintenance Processer	\$67.6K± 	\$53K 5	
		\$67.6K	\$56K	
•	MTBF Elemental 10PP/16CH	5160 hrs	5300	۲
•	MTBUA {at CY80 release)	970	7035	
•	MTBI down CY170 (at release)	437	475	
			P	, 1
a i á			- //	J

NOTE *: Manufacturing Cost Breakdown

- Pak including +10% variance
- \$23.5K

• Cabinet and STCO

44.1K

AO/R

TOTAL

467.6K

. The most recent manufacturing cost information, dated 6 Oct 1977, estimates the 10th unit cost of the target system to be \$71,246.

#### **COMPANY PRIVATE**

COMPUTER DEVELOPMENT DIVISION	. [:	# _ARH2249
		REV.# 0
ESIGN EFFECTIVES FOR: CYPER AD ECS	COUPLER	
SIGNATURES - DEVELOPING	COMPANY	DATE
COMPANY APPROVAL: VICE PRESIDENT (company delegate)	1/ / / / / / / / / / / / / / / / / / /	9/21/77 9/22/77 9/23/77 4/23/77 20/6/77
	RESPONSE	
SYSTEMS AND SERVICES COMPANY		
PERIZHERAL PRODUCTS COMPANY		
MARKETING COMPANY		
PRODUCT AND SERVICES STRATEGY		
COMPORATE ENGINEERING AND SOFTWARE		
CORPORATE MANUFACTURING, MTL., AND QA		
APPROVED:		
VICE PRESIDENT (company delegate)	DATE	

### CYBER BC ECS COUPLER DR

Statement of Compliance 0.0

> The Cyber 89 ECS Coupler will comply with the applicable sections of the Cyber 60 Anchitectural Objectives/Requirements Document, No. ARHIBGE, Rev. 07 (second draft revision B. 8-15-77) except for the following:

Section 10.3 ECS Coupler

- o The AD statement is Manufacturing cost objective is \$10K/10th unit {including cabinet and cable}.
- o The exception is based on a Manufacturing Cost Estimate (dated 5/29/77) which estimated a cost of \$12,825 for the 18th production coupler. For a cost breakdown, see Section 3.4.1.

O.K (cost is still small relative to ECS/ESM)

# objection distrib

### DESIGN OBJECTIVES/REQUIREMENTS APPROVAL

### **COMPANY PRIVATE**

COMPUTER DEVELOPMENT DIVISION	MW ARHESLA
	REV.# 0]
DESIGN • [Ottermixed FOR: Configuration and En	vironment Monitor - CYBER 80
SIGNATURES – DEVELOPING COMPANY	DATE '
REVIEWED BY: PROJECT MANAGER G. R. Horberg/E	13/20/77 . A. Swanson
E. A. Stoffel Children Chillians Brush J. L. Chapman Russell R. C. Eppel M. A. Doyle Million 4 12/20/17 G. D. Fless Chillians 1/2/5/1/ K. J. Dykstra T. T. C. M. J. McHale	1/13/18 1/15/16/16 Same 100
ADSC - E. H. Michehl	
NPP Program  OFFICE - D. L. Slais  NPP - L. E. Jodsaas	
SYSTEMS AND SERVICES COMPANY	RESPONSE
PERIPHERAL PRODUCTS COMPANY	
MARKETING COMPANY	
PRODUCT AND SERVICES STRATEGY	•
CORPORATE ENGINEERING AND SOFTWARE	
CORPORATE MANUFACTURING, MTL., AND OA	
APPROVED:	
VICE PRESIDENT (company delegate)	DATE

## CONTROL DATA CORPORATION COMPUTER DEVELOPMENT DIVISION

DOCUMENT CLASS DESIGN REQUIREMENTS (DR)	PAGE NO. 4
PRODUCT NAME COMETSUSATION AND CHITESTE	ENT MONITOR (CEA)
PRODUCT MODEL NO	HACHINE SERIES

#### 1.3 STATEMENT OF COMPLIANCE

This DR defines the CEH, and as such, conforms with the CDC CYBER 80 System Baseline Definition, with the following exceptions.

Item	. This	A.O/R Reference
•	Reference	
Hfg Cost		
CEH	3.4.1	11.1.3 [12.4.1]
oc.	\$5,900	\$5,000
	3,4,00	
S2 Power	•	. /,
	3,4.3	12.4.1 / h
System		/ 1. 11
	\$12,404	\$11,000
	•	/ / /
•	,	
•	•	/(!/!

of 21 Will 3