CONETDENTIAL	CONFIDENTIAL
CONFIDENTIAL -	MACINTOSH HARDWARE MEMORY MAP
	Burrell Smith and Brian Howard
CONETDENTIAL -	13 April 1983
CONFIDENTIAL -	CONFIDENTIAL
Page 1	1. INTRODUCTION
Page 2	2. MEMORY MAP ON POWER-UP (OVERLAY = 1)
Page 3	3. NORMAL MEMORY MAP (OVERLAY = 0)
Page 4	4. RAM 4.1 Address Decoding to Activate RAMs
	4.2 Some Useful RAM Addresses
Page 5 Page 6	4.3 More Detailed Map of RAM 4.4 Hardware Exception Vectors
_	·
Page 7	5. ROM 5.1 Address Decoding to Activate ROMs
	5.2 Useful ROM Addresses
Page 8	6. SCC
Page 9	<ul><li>6.1 Address Decoding to Activate SCC</li><li>6.2 Further SCC Address Decoding</li></ul>
Tage 7	6.3 Some Useful SCC Addresses
Page 10	7. IWM
Page 11	<ul><li>7.1 Address Decoding to Activate IWM</li><li>7.2 Further IWM Address Decoding</li></ul>
rage II	7.3 Some Useful IWM Addresses
Page 12	8. VIA
Page 13	<pre>8.1 Address Decoding to Activate VIA 8.2 Further VIA Address Decoding</pre>
1486 13	8.3 Some Useful VIA Addresses
Page 14	8.4 Macintosh-Specific Information about VIA Registers
	8.4.1 Port A Input, Output, and Data Direction Registers 8.4.2 Port B Input, Output, and Data Direction Registers
Page 15	8.4.3 Control Registers
	8.4.4 Interrupt Flag and Enable Registers
Page 16	9. PHASE READ
Page 17	<ul><li>9.1 Address Decoding to Activate PHASE READ</li><li>9.2 Further PHASE READ Address Decoding</li></ul>
J	9.3 Using PHASE READ
Page 18	10. AUTO-VECTOR "READ" ADDRESSES
Page 19	11. SOME USEFUL DECODING EQUATIONS

#### 1. INTRODUCTION

The principle portions of Macintosh's memory consist of volatile read/write memory (RAM) and permanent read-only memory (ROM). In addition to RAM and ROM, three input/output devices are also selected using address lines, so that they appear to occupy portions of the Macintosh memory space. These devices are the 6522 Versatile Interface Adapter (VIA), the 8530 Serial Communications Chip (SCC), and the disk interface chip (IWM).

When the Macintosh is first turned on, ROM appears at the bottom (lowest addresses) portion of the memory space. This is useful for the ROM-stored software which starts the system running. After startup, the OVERLAY signal from the VIA is changed to a low (zero), mapping RAM into its normal place at the bottom of memory.

Selection of RAM, ROM, or other devices is done by from two to five of the highest-order address lines, A23-A19. The VIA and IWM also use the four address lines A12-A9 for further internal decoding and register selection, while the SCC uses the three lowest-order address lines A2-A $\emptyset$  for internal decoding.

In specifying "useful addresses" for most devices, unused address lines have been set high (to a one) to save a small amount of power and to improve noise immunity. Some address ranges are specified "Do Not Use" because they can select two devices simultaneously. While this does not cause any damage to the computer, data cannot be correctly transferred while these addresses are in use.


## 2. MEMORY MAP ON POWER-UP (OVERLAY = 1)

: (Auto-Vector Read)	\$	FF	FFFF
: :		FF	
: No Device Assigned	•		,
i	Ś	FR	øøøø
	Ÿ	10	PPPP
PHASE READ			
FRASE KEAD		πΛ	aaaa
	ې ا	rψ	ØØØØ
VIA (AØ=Ø)			~~~
	Ş	E8	ØØØØ
: Do Not Use (2 devices on bus) :	:		
× .	\$	ΕØ	ØØØØ
IWM (AØ=1)			
	\$	DØ	ØØØØ
Do Not Use (2 devices on bus)	<b>;</b>		
:	\$	СØ	ØØØØ
		•	
SCC WRITE (AØ=1)			
(=, =,	Ś	RØ	ØØØØ
Do Not Use (2 devices on bus)	. •	υp	PPPP
. Do Not use (2 devices on bus)	. e	A CÁ	ØØØØ
OCC PECEM (AG-1)	٠ ا	ΑĐ	<i>ው</i> ውውው
SCC RESET (AØ=1)			
SCC READ (AØ=Ø)		0.01	4444
		УØ	ØØØØ
Do Not Use (2 devices on bus)			
:	: \$	8Ø	ØØØØ
Reserved (15 RAM images)			
	\$	62	ØØØØ
RAM (128 K Bytes)			
	\$	6Ø	ØØØØ
: No Device Assigned	:		
:	: \$	5Ø	ØØØØ
: Reserved (15 ROM images)	;		
:	: \$	41	ØØØØ
	•		
Duplicate 64 K ROM image			
Sob-reade of W West Transfer	Ś	40	ØØØØ
No Device Assigned	•	7,0	PPPP
• No bevice Assigned		30	ØØØØ
Reserved (16 ROM images)	, Y	Jø	PPPP
Reserved (10 kom images)		204	ØØØØ
No Double And and	, ş	Z <b>y</b> )	ልሐሐል
No Device Assigned		1 11	aaaa
	\$	Τħ	ØØØØ
Reserved (15 ROM images)	;	a.	
1	\$	Ø1	ØØØØ
ROM (64 K Bytes)			
	\$	ØØ	ØØØØ

## 3. NORMAL MEMORY MAP (OVERLAY = $\emptyset$ )

: (Auto-Vector Read) :	\$	$\mathbf{F}\mathbf{F}$	FFFF
::	\$	$\mathbf{F}\mathbf{F}$	<b>FFFØ</b>
: No Device Assigned :	\$	F8	ØØØØ
PHASE READ	\$	ГØ	øøøø
VIA (AØ=Ø)	\$	E8	øøøø
Do Not Use (2 devices on bus):	\$	ЕØ	ØØØØ
IWM (AØ=1)	\$	DØ	ØØØØ
Do Not Use (2 devices on bus):	\$	СØ	ØØØØ
SCC WRITE (AØ=1)	\$	вø	ØØØØ
: Do Not Use (2 devices on bus): : : : : : : : : : : : : : : : : : :	\$	АØ	ØØØØ
SCC READ (AØ=Ø)	\$	9ø	ØØØØ
Do Not Use (2 devices on bus):	\$	8Ø	ØØØØ
No Device Assigned:	\$	7Ø	ØØØØ
Reserved (16 ROM images):	\$	6Ø	ØØØØ
No Device Assigned:	\$	5Ø	ØØØØ
Reserved (15 ROM images):	\$	41	ØØØØ
ROM (64 K Bytes)	\$	4Ø	ØØØØ
Reserved (31 RAM images)		d o	4444
RAM (128 K Bytes)	Ş	Ø2	ØØØØ
	\$	ØØ	ØØØØ

#### 4. RAM



#### 4.1 Address Decoding to Activate RAMs

Note: RAM is written when RAM R/W =  $\emptyset$ . RQ $\emptyset$ -RQ15 are read onto the data bus when /RAM READ =  $\emptyset$ .

When RAM Addressed	Address Lines A23 A22 A21			Address Range	
Startup: OVERLAY=1	Ø	1	1	X	\$6 <b>00000-\$7</b> FFFF
Normal: OVERLAY=Ø	Ø	Ø	X	X	\$ØØØØØØ-\$3FFFFF

(Note: X indicates "don't care": either 1 or ∅)

#### 4.2 Some Useful RAM Addresses

128K RAM Addresses	\$ØØØØØØ - \$Ø1FFFF		
Video Screen, Page 1 Video Screen, Page 2	\$\\ \partial 1A7\( \partial 0 \pa		(\$558Ø bytes)
Sound/PWM Buffer, Page 1 Sound/PWM Buffer, Page 2 (Note: Sound = high bytes,			(\$2E4 bytes)
RAM Addresses during startu	OVERLAY = 1)	\$6ØØØØØ <b>-</b>	\$61FFFF

Video Screen, Page 1, during startup (OVERLAY = 1) \$61A7ØØ - \$61FC7F

## 4.3 More Detailed Map of RAM

Note: these are the locations in a system with 128K bytes of RAM.	Normal (OVERLAY=Ø)	Startup (OVERLAY=1)
	\$ Ø1 FFFF	\$ 61 FFFF
Disk PWM (AØ=1) Page 1 Sound (AØ=0)	\$ Ø1 FFE3	\$ 61 FFE3
	\$ Ø1 FDØØ	\$ 61 FDØØ
(bottom)	\$ Ø1 FC7F	\$ 61 FC7F
Video Screen Page 1		
(top)	\$ Ø1 A7ØØ	\$ 61 A7ØØ
Disk PWM (AØ=1) Page 2 Sound (AØ=Ø)	\$ Ø1 A3E3	\$ 61 A3E3
	\$ Ø1 A1ØØ	\$ 61 A1ØØ
(bottom)	\$ Ø1 7C7F	\$ 61 7C7F
Video Screen Page 2		
(top)	\$ Ø1 27ØØ	\$ 61 27ØØ
Hardware Exception Vectors	\$ ØØ ØØFF	(Note 2)
naraware Exception vectors	\$ ØØ ØØØØ	\$ 60 0000


Map of RAM

Note 2: the hardware exception vectors are always at \$00000-\$0000FF. This places them in the ROM address space during startup (OVERLAY = 1).

# 4.4 Hardware Exception Vectors (in RAM if OVERLAY = $\emptyset$ )

\$ØØ	ØØØØ		
\$ØØ	ØØØ4 ·		
\$ØØ	øøø8		
şøø	ØØØC		
\$ØØ	ØØ1Ø		
\$ØØ	ØØ14		
\$ØØ	ØØ18		
\$ØØ	ØØ1C		
\$ØØ	ØØ2Ø		
\$ØØ	ØØ24		
\$ØØ	ØØ28		
\$ØØ	ØØ2C		
\$ØØ	ØØ3Ø -	\$ØØ	ØØЗВ
\$ØØ	ØØ3C		
\$ØØ	ØØ4C -	\$ØØ	ØØ5F
\$ØØ	ØØ6Ø		
şøø	ØØ64		
\$ØØ	ØØ68		
\$ØØ	ØØ6C		
\$ØØ	ØØ7Ø		•
\$ØØ	ØØ74		
\$ØØ	ØØ78		
\$ØØ	ØØ7C		
\$ØØ	ØØ8Ø -	\$ØØ	ØØBF
\$ØØ	øøcø -	\$ØØ	ØØFF
		\$ØØ ØØ3C \$ØØ ØØ4C - \$ØØ ØØ6Ø \$ØØ ØØ64 \$ØØ ØØ68 \$ØØ ØØ7Ø \$ØØ ØØ7Ø \$ØØ ØØ74 \$ØØ ØØ7C \$ØØ ØØ7C \$ØØ ØØ8Ø -	\$00 0004 \$00 0008 \$00 000C \$00 0010 \$00 0014 \$00 0018 \$00 0020 \$00 0024 \$00 0028 \$00 002C \$00 0030 - \$00 \$00 003C \$00 003C \$00 004C - \$00 \$00 0060 \$00 0064 \$00 0064 \$00 0068 \$00 0066 \$00 0066 \$00 0066 \$00 0070 \$00 0078

#### 5. ROM



## 5.1 Address Decoding to Activate ROMs

Note: ROM is activated whenever A2 $\emptyset$ = $\emptyset$  and /ROMEN= $\emptyset$ .

When ROM	nen ROM Address Lines				Address			
Addressed		<u>A23</u>	A22	A21	A2Ø	Range	(Exceptions)	
Startup: OVERLAY=1		1	Ø	x	Ø	\$ØØØØØØ-\$ØFFFFF, \$2ØØØØØ-\$2FFFFF		
	and	Ø	1	Ø	Ø	\$400000-\$4FFFF		
Normal: OVERLAY=Ø		Ø	1	X	Ø	\$400000-\$4FFFFF, \$600000-\$6FFFFF		
Anytime: OVERLAY=X		1	Ø	x	Ø	\$800000-\$8fffff, \$A00000-\$Afffff	(Do not use: SCC is also on the bus)	
	and	1	1	Ø	Ø	\$CØØØØØ-\$CFFFFF	(Do not use: IWM is also on the bus)	

(Note: X indicates "don't care": either 1 or ∅)


### 5.2 Useful ROM Addresses

Note: these addresses are for a system with 64K bytes of ROM.

Startup ROM Addresses  $\$\emptyset\emptyset\emptyset\emptyset\emptyset\emptyset - \$\emptyset\emptysetFFFF$ (OVERLAY = 1) or  $\$4\emptyset\emptyset\emptyset\emptyset\emptyset - \$4\emptysetFFFF$  (duplicate ROM image)

Normal ROM Addresses \$400000 - \$40FFFF

#### 6. SCC



## 6.1 Address Decoding to Activate SCC

Device Addressed	Addr A23	ess I A22	ines A21	A2Ø	But Do Not Use	Address Range (Exceptions)
SCC Read (/SCCEN=Ø, /SCCRD=Ø)	1	Ø	Ø	<b>X</b>	1000: ROM is also on bus	\$800000-\$9FFFFF (But do not use \$800000-\$8FFFFF)
SCC Write (/SCCEN=Ø, /SCCRD=1)	1	Ø	1	X	1010: ROM is also on bus	\$AØØØØØ-\$BFFFFF (But do not use \$AØØØØØ-\$AFFFFF)

(Note: X indicates "don't care": either 1 or ∅)

#### 6.2 Further SCC Address Decoding

	<u>A2</u>	Al	ΑØ
/LDS = Ø	X	X	1
/LDS = 1	X	X	Ø
Channel A	X	1	X
Channel B	X	Ø	X
Data Register	1	X	X
Control Register	Ø	X	X

READ
Byte Read:
AØ = Ø

The SCC uses the upper byte of the data bus, so use  $A\emptyset = \emptyset$  for reading the SCC. This sets /LDS high and the CPU reads data from D8-D15.

RESET

Byte Read:

AØ = 1

A byte access to any SCC READ address with A $\emptyset$  = 1 sets /LDS and /SCCRD both low. This resets the SCC.

WRITE

Byte Write:

AØ = 1

This uses a special feature of the 68000 CPU: a write to the lower byte of the data bus (A0=1) also places the same data on the upper byte of the data bus. /LDS is set low and the CPU writes the same byte of data to D0-D7 and to D8-D15.


PHASE ADJUST
Word Read or
Word Write

Normal accesses to the SCC are byte accesses. A word access to the SCC adjusts the phase of the computer's high-frequency timing signals by 128 nS. See section 9.3, PHASE READ, to determine whether the timing is in phase or out of phase.

#### 6.3 Some Useful SCC Addresses

Channel A: Write to data register	\$BFFFFF
Read from data register	\$9FFFFE
Channel B: Write to data register	\$BFFFFD
Read from data register	\$9FFFFC
Channel A: Write to control register	
specified in Write Register $\emptyset$	\$BFFFFB
Channel A: Read from control register	
specified in Write Register $\emptyset$	\$9FFFFA
Channel B: Write to control register	
specified in Write Register $\emptyset$	\$BFFFF9
Channel B: Read from control register	
specified in Write Register $\emptyset$	\$9FFFF8
Reset SCC	\$9FFFFF
	,
Adjust timing phase: word read from	\$9FFFFE

#### 7. IWM




## 7.1 Address Decoding to Activate IWM

Device	Addr	ess I	ines		But Do	Address Range
Addressed	<u>A23</u>	A22	A21	A2Ø	Not Use	(Exceptions)
IWM	1	1	ø	X	1100: ROM is	\$CØØØØØ-\$DFFFFF (But do
(/IWM=Ø)					also on bus	not use \$C00000-\$CFFFFF)

(Note: X indicates "don't care": either 1 or ∅)

## 7.2 Further IWM Address Decoding



#### 7.3 Some Useful IWM Addresses

These are addresses which use A12-A9 to set individual bits in the IWM State Register.

State Register <u>Bit</u>	IWM Function		Macintosh Address	
Ø	Phase Ø:	Low High	\$DFE1FF \$DFE3FF	
1	Phase 1:	Low High	\$DFE5FF \$DFE7FF	
2	Phase 2:	Low High	\$DFE9FF \$DFEBFF	
3	Phase 3:	Low High	\$DFEDFF \$DFEFFF	
4	Motor:	Off On	\$DFF1FF \$DFF3FF	(disables all drives) (enables selected drive)
5	Select:	Drive 1 Drive 2	\$DFF5FF \$DFF7FF	(selects internal drive) (selects external drive)
6	Disk Q6:	Low High	\$DFF9FF \$DFFBFF	(called L6 in IWM document)
7	Disk Q7:	Low High	\$DFFDFF \$DFFFFF	(called L7 in IWM document)

## 8. VIA

			·	٠,		
1.04						
/A2Ø>				>		(Sound Volume: LSB)
/VMA>	CS2			>		(Sound Volume)
(A23-21)				>		(Sound Volume: MSB)
	l		PA3	<b> &gt;</b>	/SND PG2	$(\emptyset = Sound Buffer Page 2)$
A9>			PA4	>	OVERLAY	<pre>(1 = ROM in low-memory)</pre>
A1Ø>			PA5	>	SEL	(Disk Head Select)
All>	RS2		PA6	>	/VID PG2	$(\emptyset = Video Page 2)$
A12>	RS3		PA7	<b> </b> <	/SCC WT-REQ	(Channels A & B)
	1			1		
			CA1	<b> </b> <	/VSYNC	(Vertical Blanking)
	j					(1-Second Clock Int)
/RES>	/RES					
	İ			1		
/RES> R/W>	R/W		PBØ	<b> </b> <>	RTC.DATA	(Clock Data)
	Í		PB1	>	RTC.CLK	(Clock Data Timer)
E-Mu>	Ph 2		PB2	>	/RTC	(Clock Enable)
			PB3	<	/MOUSE SW	(Ø if switch is pressed)
				1	MOUSE X2	
/VIA IRQ <	/IRO		PB5	<b> </b>	MOUSE Y2	
, , ,		(Timer		1 .	H4	(Horizontal Blanking)
	İ			1	SND RES	(Sound Reset)
D8 <>	DØ	<b>\</b>	-,	1		(20000 10000)
:	1		CB1	<>	KBD.SCLK	(Keyboard Data Timer)
D8 <> : D15 <>	D7				KBD.DATA	
	·		· · · · · · · · · · · · · · · · · · ·	.1		
	7	/IA (652	22)			
		U15D	-			

## 8.1 Address Decoding to Activate VIA

Device	Addr	ess I	ines			But Do	Address Range
Addressed	A23	A22	A21	A2Ø	A19	Not Use	(Exceptions)
VIA (/VMA=Ø, /A2Ø=1)	1	1	1	. Ø	x	11100: PHASE READ on bus	\$EØØØØØ-\$EFFFFF (But do not use \$EØØØØØ-\$E7FFFF)

(Note: X indicates "don't care": either 1 or  $\emptyset$ )

## 8.2 Further VIA Address Decoding

A12
A11
A10
A9

These four lines select one of 16 VIA registers.

A0 = 0

The VIA uses the upper byte of the data bus, so use 
$$A0 = 0$$
.

## 8.3 Some Useful VIA Addresses

These are addresses which use Al2-A9 to select individual VIA registers.

Input or Output Register A	\$EFFFFE	(Do NOT use I-O Register A with Handshake: \$EFE3FE)				
Input or Output Register B	\$EFE1FE					
Data Direction Register A Data Direction Register B	\$EFE7FE \$EFE5FE	( $\emptyset$ -bits indicate inputs, while l's are outputs)				
Timer 1 Counter: Low Byte High Byte	\$EFE9FE \$EFEBFE	(Associated with PB7)				
Timer 1 Latch: Low Byte High Byte	\$EFE9FE \$EFEBFE					
Timer 2 Counter: Low Byte High Byte	\$EFF1FE \$EFF3FE	(Down-counter; may be associated with PB6)				
Shift Register	\$EFF5FE	(Shifts data into or out of VIA on CB2, clocked by Ph 2, Timer 2, or CB1)				
Auxiliary Control Register	\$EFF7FE					
Peripheral Control Register	\$EFF9FE					
Interrupt Flag Register	\$EFFBFE					
Interrupt Enable Register	\$EFFDFE					

## 8.4 Macintosh-Specific Information about VIA Registers

## 8.4.1 Port A Input, Output, and Data Direction Registers

Port A	VIA	Port A	Computer	
I-O Reg.	Line	Data	Signal	
Bit	Name	Direction	Name	(Comments)
7	PA7 <	Input <	/SCC WT-REQ	(Channels A & B)
6	PA6>	Output>	/VID PG2	$(\emptyset = Video Page 2)$
5	PA5>	Output>	SEL	(Disk Head Select)
4	PA4>	Output>	OVERLAY	(1 = ROM in low-memory)
3	PA3>	Output>	/SND PG2	$(\emptyset = Sound Buffer Page 2)$
2	PA2>	Output>	SV2	(Sound Volume: MSB)
1 .	PA1>	Output>	SV1	(Sound Volume)
Ø	PAØ>	Output>	svø	(Sound Volume: LSB)

Port A Data Direction Byte: \$7F

## 8.4.2 Port B Input, Output, and Data Direction Registers

Port B I-O Reg.	VIA Line	Port B Data	Computer	
_			Signal	
Bit	Name	Direction	Name	(Comments)
7 (Tmrl)	PB7>	Output>	SND RES	(Sound Reset)
6 (Tmr2)	PB6 <	Input <	H4	(Horizontal Blanking)
5	PB5 <	Input <	MOUSE Y2	
4	PB4 <	Input <	MOUSE X2	
3	PB3 <	Input <	/MOUSE SW	(Ø if switch is pressed)
2	PB2>	Output>	/RTC	(Clock Enable)
1	PB1>	Output>	RTC.CLK	(Clock Data Timer)
Ø	PBØ <>	In or Out <>	RTC.DATA	(Clock Data)

Port B Data Direction Byte,

when data is coming in from clock: \$86 when data is going out to clock: \$87

## 8.4.3 Control Registers

Peripheral Control Register Bit	VIA Line Controlled		Computer Sign or Interrupt Controlled	al (Comments)
7 -	-1			
6 5	СВ2	<>	KBD.DATA	(Keyboard Data)
5 4	_  CB1		KBD.SCLK	(Clock for Keyboard Data)
3 -	_1			•
2	CA2	<	1SEC CLKOUT	(1 Sec. Clock Interrupt)
<b>ø</b> -	_    CA1	<b>&lt;</b>	/vsync	(Video Vertical Blanking)
~	0	•	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	(12400 10202002 0200000000000000000000000

## 8.4.4 Interrupt Flag and Enable Registers


Interrupt Flag Reg.	VIA Function	Computer Signal
<u>Bit</u>	Flagged	Flagged (Comments)
7	/IRQ (any enabled VIA interrupts)	Also sets /VIA IRQ (/IPLØ)
6	Timer 1 (PB7)	SND RESET (Sound Timer)
5	Timer 2	
4	CB1	KBD.SCLK (Clock for Keyboard Data)
3	CB2	KBD.DATA (Keyboard Data)
2	Shift Register	Eight bits of KBD.DATA Shifted
1	CA1	/VSYNC (Video Vertical Blanking)
Ø	CA2	1SEC CLKOUT (1 Sec. Clock Interrupt)

The Interrupt Enable Register is arranged just like the Interrupt Flag Register except that bit 7 is "Set/Clear":

Bit 7 Value	Meaning of Values In Bits 6 Through Ø
1	Each 1 enables the corresponding interrupt
Ø	Each $\emptyset$ enables the corresponding interrupt

#### 9. PHASE READ

Note: PHASE READ is one of the functions of the TSG. It allows the programmer to determine (usually at power-up) whether the computer's high-frequency timing signals are correctly in phase, or out of phase and needing correction.



PHASE READ Function of the TSG U3D

### 9.1 Address Decoding to Activate PHASE READ

Device	Addr	ess L	ss Lines But Do		But Do	Address Range		
Addressed	A23	A22	A21	A2Ø	A19	Not Use	(Exceptions)	
PHASE READ (/VPA=Ø, A19=Ø)	1	1	1	X	Ø	11100: VIA also on bus	\$EØØØØØ-\$E7FFFF and \$FØØØØØ-\$F7FFFF (But do not use \$EØØØØØ-\$E7FFFF)	

(Note: X indicates "don't care": either 1 or ∅)

## 9.2 Further PHASE READ Address Decoding

When PHASE READ is addressed, the TSG puts phase information on the lowest data line,  ${\tt D}\emptyset$  . To read the lower data byte containing  $D\emptyset$ ,  $A\emptyset = 1$  would normally be used. However, in practice, you do a multiple-word read to collect phase information at the correct times (see section 9.3).

Note: Do not write to PHASE READ. While it will not actually damage the computer, writing to PHASE READ will cause bus contention.

#### 9.3 Using PHASE READ

To read phase information, do a multiple-word read of three words, starting at address \$F7FFFA

The lowest data bit (DØ) in each of the three words then contains the desired phase information, which can be interpreted as follows:

Number of Phase Words in which DØ=1	State of Timing				
Ø	In Phase				
1	In Phase				
2	Out of Phase				
3	Out of Phase				

If the timing is out of phase, a word-access to the SCC (see section 6.3) will correct the situation by adjusting the phase.

## 10. AUTO-VECTOR "READ" ADDRESSES

Interrupting Device	Interrupt <u>Line</u>	Address Line A3 A2 A1			Address " <u>Read</u> "
VIA	/IPLØ	Ø	Ø	1	\$FFFFF3
scc	/IPLl	Ø	1	Ø	\$FFFFF5
VIA + SCC (Transient: Retry)	/IPL1+Ø	Ø	1	1	\$FFFFF7
Interrupt Switch Int. + VIA	/IPL2 /IPL2+Ø	1	Ø Ø	Ø 1	\$FFFFF9 \$FFFFFB
Int. + SCC Int. + SCC + VIA	/IPL2+1 /IPL2+1+Ø	1 1	1	ø 1	\$FFFFFD \$FFFFFF

No device is activated, and any data "read" is ignored. The only response of the system is that device BMUl sets the signal /VPA low. This in turn causes the CPU to set /VMA low and to jump through the appropriate auto-vector location in low memory.

#### 11. SOME USEFUL DECODING EQUATIONS

Note: while some device functions are selected by address lines directly, others are selected by Macintosh signals which are internally decoded as follows:

```
/ROMEN = \emptyset
                   when OVERLAY=1 and A23=Ø and A22=Ø
               or when OVERLAY=1 and A23=Ø and A22=1 and A21=Ø
               or when OVERLAY=0 and A23=0 and A22=1
               or when A23=1 and A22=\emptyset
               or when A23=1 and A22=1 and A21=\emptyset
                   when OVERLAY=1 and A23=0 and A22=1 and A21=1
/RAMEN = \emptyset
               or when OVERLAY=\emptyset and A23=\emptyset and A22=\emptyset
               or when A23=1 and A22=\emptyset
/RAM READ = \emptyset when /RAMEN=\emptyset and /ROMEN=1 and R/W=1 and /DTACK=\emptyset
 RAM R/W = \emptyset when /RAMEN=\emptyset and /ROMEN=1 and R/W=\emptyset and /DTACK=\emptyset
/SCC EN = \emptyset when /AS=\emptyset and A23=1 and A22=\emptyset
/SCC RD = \emptyset when /AS=\emptyset and A23=1 and A22=\emptyset and A21=\emptyset
/IWM = \emptyset
                when AS=\emptyset and A23=1 and A22=1 and A21=\emptyset
/VPA = \emptyset when /AS=\emptyset and A23=1 and A22=1 and A21=1
/VMA = \emptyset
                   when /VPA=Ø
/A2\emptyset = \emptyset
                   when A2\emptyset=1
```

Phase Info on DØ when /VPA=Ø and A19=Ø