# TECHNICAL MANUAL FOR DE-211 DATA ELECTRONICS

APPROVED BY E.S. Konghiser Section Manager

AMPEX COMPUTER PRODUCTS DIVISION P.O. BOX 328, CULVER CITY, CALIF.

#### TABLE OF CONTENTS

| Section | <u>Paragraph</u> <u>Pa</u>  | ge  |
|---------|---|---|
| I       | GENERAL DESCRIPTION   |   |
|         | 1-1       Introduction.       1-         1-2       Scope.       1-         1-3       Model Designations.       1-         1-4       Purpose and Basic Principles       1-         1-5       Purpose       1-         1-6       Basic Principles       1-         1-7       Special Addenda       1- | 1<br>1<br>1<br>1<br>2   |
| II      | INSTALLATION  |   |
|         | 가장, 살이 되었다. 그는 그는 이 사람들은 이 가장 하는 것이 되었다. 그는 그는 그는 그는 그를 모르는 것이 되었다. 그는 그를 보고 있는 것이 없다.  | 1<br>1<br>1<br>3<br>3<br>3<br>3<br>3<br>5<br>5<br>5<br>5<br>5<br>7<br>7<br>7<br>7<br>9<br>9<br>9<br>9 |
|         | 2-27 Read Clock   | 10<br>10  |

| Section | Parag      | raph                          | Page       |
|---------|------------|-------------------------------|------------|
| п       | 2-29       | Write Check Error (Option)    | 2-10       |
|         | 2-30       | Write Enable Status           | 2-10       |
|         | 2-31       | Tape Transport Status Outputs | 2-10       |
|         | 2-32       | Beginning-of-Tape (BOT)       | 2-10       |
|         | 2-33       | End-of-Tape (EOT)             | 2-11       |
|         | 2-34       | High/Low Density Status       | 2-11       |
|         | 2-35       | Ready                         | 2-11       |
|         | 2-36       | Rewinding                     | 2-11       |
|         | 2-37       | Unit Select                   | 2-11       |
|         | 2-38       | Select and Remote Indicator   | 2-11       |
| Ш       | OPER       | ATION                         |            |
|         | 3-1        | Introduction                  | 3-1        |
|         | 3-1<br>3-2 |                               | 3-1        |
|         | 3-2        | Operating Modes               | 3-1<br>3-1 |
|         | 3-3<br>3-4 | Write Check Mode              | 3-1        |
|         | 3-4<br>3-5 | Write Only Mode               | 3-1        |
|         | 3-5<br>3-6 | Read Only Mode                | 3-1<br>3-1 |
|         | 3-0<br>3-7 | Write Signal Conditioning     |            |
|         |            | Write Data                    | 3-2        |
|         | 3-8        | Write Power                   | 3-2        |
|         | 3-9        | Write Reset                   | 3-2        |
|         | 3-10       | Read Signal Conditioning      | 3-3        |
|         | 3-11       | Read Data                     | 3-3        |
|         | 3-12       | Strobe Generation             | 3-3        |
|         | 3-13       | Error Checking                | 3-4        |
|         | 3-14       | Vertical Parity Check         | 3-4        |
|         | 3-15       | Rate Check                    | 3-4        |
|         | 3-16       | Echo Check                    | 3-4        |
| IV      | THEO       | DRY OF OPERATION              |            |
|         | 4-1        | Introduction                  | 4-1        |
|         | 4-2        | Logic Diagram                 | 4-1        |
|         | 4-3        | Logic Levels                  | 4-1        |
|         | 4-4        | Logic Elements                | 4-1        |
|         | 4-5        | Identification                | 4-1        |
|         | 4-6        | State Indicators              | 4-1        |
|         | 4-7        | Signal Flow Direction         | 4-3        |
|         | 4-8        | Logic Symbols                 | 4-3        |
|         | 4-9        | Amplifiers                    | 4-3        |
|         | 4-10       | Flip-Flops                    | 4-3        |
|         | 4-11       | Gate Circuits                 | 4-3        |
|         | 4-12       | Exclusive OR Gates            | 4-5        |

| aras (C. S.)                            |                                     | ·    |
|---|-------------------------------------|------|
| Section                                 | Paragraph .                         | Page |
| IV                                      | 4-13 General Circuit Symbols        | 4-5  |
|   | 4-14 Write Logical Sequence         | 4-6  |
|   | 4-15 Input Buffers                  | 4-6  |
|   | 4-16 Write Data                     | 4-6  |
|   | 4-17 Write Reset                    | 4-6  |
| * | 4-18 Write Register DC Reset        | 4-6  |
|   | 4-19 Test Deskew                    | 4-7  |
|   | 4-20 Write Head Power               | 4-7  |
|   | 4-21 Read Logical Sequence          | 4-7  |
|   | 4-22 Read Permit                    | 4-7  |
|   | 4-23 Read Data                      | 4-7  |
|   | 4-24 Read Strobe                    | 4-9  |
|   | 4-25 Error Check Options            | 4-10 |
|   | 4-26 Vertical Parity Check          | 4-10 |
|   | 4-27 Rate Check                     | 4-10 |
|   | 4-28 Echo Check                     | 4-12 |
|   | 4-29 Write/Check Error              | 4-12 |
| V                                       | MAINTENANCE                         |      |
|   | 5-1 Introduction                    | 5-1  |
|   | 5-2 Test Equipment                  | 5-1  |
|   | 5-3 Adjustment Procedure            | 5-1  |
|   | 5-4 General                         | 5-1  |
|   | 5-5 Sequence of Adjustments         | 5-2  |
|   | 5-6 Clipping Level                  | 5-2  |
|   | 5-7 Preliminary Read Amplifier      | 5-3  |
|   | 5-8 Read Deskew                     | 5-3  |
|   | 5-9 Write Check                     | 5-5  |
|   | 5-10 Read Amplifier                 | 5-5  |
|   | 5-11 Write Deskew                   | 5-7  |
|   | 5-12 Read Strobe                    | 5-8  |
|   | 5-13 Rate Error                     | 5-8  |
|   | 5-14 Alternate Adjustment Procedure | 5-9  |
|   | 5-15 General                        | 5-9  |
|   | 5-16 Clipping Level                 | 5-9  |
|   | 5-17 Read Deskew                    | 5-9  |
|   | 5-18 Write Check                    | 5-9  |
|   | 5-19 Read Strobe, Rate Error        | 5-10 |
|   | 5-20 Troubleshooting Procedure      | 5-10 |
|   | 5-21 Preliminary Tests              | 5-10 |
|   | 5-22 Troubleshooting Tables         | 5-11 |

| Section    | Paragraph  | Page |  |  |  |
|------------|--|------|--|--|--|
| VI         | CIRCUIT DESCRIPTIONS   |      |  |  |  |
|            | 6-1 Introduction   | 6-1  |  |  |  |
| VII        | DRAWINGS   |      |  |  |  |
|            | 7-1 Introduction   | 7-1  |  |  |  |
|            | LIST OF ILLUSTRATIONS  |      |  |  |  |
|            | LIOT GFILLOGINATIONS   |      |  |  |  |
| Figure     | Title  | Page |  |  |  |
| 2-1<br>2-2 | PCB Locations  | 2-2  |  |  |  |
| 2-3        | and Run/Stop Inputs  | 2-6  |  |  |  |
|            | Run/Stop, Forward/Stop, and Reverse/Stop Inputs  | 2-8  |  |  |  |
| 3-1        | Read Signal Conditioning, Block Diagram  | 3-2  |  |  |  |
| 3-2        | Write Signal Conditioning, Block Diagram   | 3-3  |  |  |  |
| 3-3        | Error Check Circuits, Block Diagram  | 3-4  |  |  |  |
| 4-1        | Logic Symbols  | 4-2  |  |  |  |
| 4-2        | Gate Circuits  | 4-4  |  |  |  |
| 4-3        | Read Deskew Timing   | 4-8  |  |  |  |
| 4-4        | Rate Error Check, Block Diagram  | 4-11 |  |  |  |
| 4-5        | Rate Error Timing  | 4-11 |  |  |  |
| 4-6        | Echo Check, Block Diagram  | 4-13 |  |  |  |
| 4-7        | Echo Check Timing  | 4-13 |  |  |  |
| 5-1        | Clip Level and Strobe Delay Potentiometers   | 5-4  |  |  |  |
| 5-2        | Read Deskew Potentiometers   | 5-4  |  |  |  |
| 5-3        | Read Amplifier Adjustments   | 5-6  |  |  |  |
| 5-4        | Write Deskew Potentiometer   | 5-7  |  |  |  |
|            | 인 경우 경우 경우 경우 경우 경우 경우 경우 전 경우 경우 경우 전 경우 전 보고 있다.<br>1985년 1일 1985년 |      |  |  |  |
|            |  |      |  |  |  |
|            |  |      |  |  |  |
|            |  |      |  |  |  |
|            |  |      |  |  |  |
|            |  |      |  |  |  |
|            |  |      |  |  |  |
| vi         |  |      |  |  |  |
| A.T        |  |      |  |  |  |

#### LIST OF TABLES

| Table | <u>Title</u>  | Page |
|-------|---|------|
| 1-1   | Partial Addenda List                                | 1-2  |
| 2-1   | Power Supply Output                                 | 2-1  |
| 2-2   | PCB Part Numbers                                    | 2-4  |
| 2-3   | System Input Connections (From Customer)            | 2-12 |
| 2-4   | System Output Connections (To Customer)             | 2-13 |
| 2-5   | Data Electronics to Read Head Interconnections      | 2-14 |
| 2-6   | Data Electronics to Write Head Interconnections     | 2-15 |
| 2-7   | Data Electronics to Tape Transport Interconnections | 2-16 |
| 2-8   | Data Electronics to Power Supply Interconnections   | 2-17 |
|       |   |      |
| 5-1   | Require Test Equipment                              | 5-1  |
| 5-2   | Read Deskew PCB                                     | 5-4  |
| 5-3   | Read Amplifier Adjustments                          | 5-6  |
| 5-4   | Write Deskew PCB                                    | 5-7  |
| 5-5   | Read Strobe Adjustment                              | 5-8  |
| 5-6   | Rate Error Delay                                    | 5-8  |
| 5-7   | Test Deskew Input Requirement                       | 5-10 |
| 5-8   | Input Signals                                       | 5-11 |
| 5-9   | Write Section Troubleshooting Procedure             | 5-12 |
| 5-10  | Read Section Troubleshooting Procedure              | 5-13 |
| 6-1   | List of Circuit Descriptions                        | 6-1  |
| 7-1   | List of Drawings                                    | 7-1  |


#### SECTION I GENERAL DESCRIPTION


#### 1-1. INTRODUCTION.

#### 1-2. SCOPE.

This technical manual describes the installation, operation, theory of operation and maintenance of the DE-211 and the DE-291 Data Electronics.

#### 1-3. MODEL DESIGNATIONS.





#### 1-4. PURPOSE AND BASIC PRINCIPLES.

#### 1-5. PURPOSE.

The Data Electronics card cage is wired, as shown on the Data Electronics Logic Diagram, to accommodate circuit board assemblies which provide the circuitry required to read, write, and check digital data. Seven-track tapes are bilaterally interchangeable with tapes prepared on IBM 729 tape transports. Nine-track tapes are bilaterally interchangeable with tapes prepared per ASCII specifications.

#### 1-6. BASIC PRINCIPLES

The card cage is wired to accommodate circuit boards which will read and write on either 7 or 9 tracks. Wiring is also included to accommodate circuit boards which will perform Vertical Parity Check, and Echo and Rate Checks.

Circuit board assemblies included in the card cage are determined by tape speed, bit packing density, number of tracks, error checking options and bi-directional read capability.

#### 1-7. SPECIAL ADDENDA.

Addenda, which include special logic diagrams, are prepared to document features not included in this manual. Table 1-1 is a partial list of addenda.

TABLE 1-1
PARTIAL ADDENDA LIST

| ADDENDUM | DESCRIPTION                                     | LOGIC   |  |
|----------|---|---------|--|
| 3114924  | Vertical Parity Generate, 7 Tracks              | 3114921 |  |
| 3114973  | Longitudinal Parity Check                       | 3114904 |  |
| 3114977  | Dual Density, Fwd/Stop (Std Levels)             | 3115496 |  |
| 3115500  | LCC Generate, Dual Density                      | 3115776 |  |
| 3115501  | Special Neg Levels, Dual Density, Run/Stop      | 3115445 |  |
| 3115502  | Tri-Density, Run/Stop (Std Levels)              | 3115446 |  |
| 3115503  | Read Only, Dual Density, Run/Stop (Std Levels)  | 3115795 |  |
| 3115530  | Special Pos Levels, Dual Density, Run/Stop      | 3118315 |  |
| 3115758  | LCC Generate, Tri-Density                       | 3115757 |  |
| 3115765  | 3115765 Vertical Parity Generate, 9 Tracks      |         |  |
| 3118387  | 8387 Special Pos Levels, Dual Density, Fwd/Stop |         |  |
| 3118390  | Special Neg Levels, Tri-Density, Run/Stop       | 3118323 |  |

## SECTION II

#### 2-1. INTRODUCTION.

#### 2-2. SCOPE.

This section provides information on unpacking, power requirements, installation and cabling. Input signal requirements and output signal characteristics are also described in this section.

#### 2-3. UNPACKING.

The Data Electronics is installed with the Ampex Tape Transport in the Tape Memory System enclosure. When no enclosure is supplied, the Data Electronics is shipped in custom designed crating. No special unpacking instructions are required. All equipment should be inspected for shipping damage prior to the application of power.

#### 2-4. POWER REQUIREMENTS.

Power for the Data Electronics is supplied by the Ampex Logic Power Supply, which is a separate assembly. The power supply provides three regulated voltage outputs and two unregulated voltage outputs. The power supply requires a maximum input power of 345 watts with all outputs at the full load shown on Table 2-1. If the Ampex Logic Power Supply is not used, provision must be made to supply the voltages listed in Table 2-1 at the required current and regulation.

TABLE 2-1
POWER SUPPLY OUTPUT

| REGULATED VOLTAGE   | CURRENT  | REGULATION |
|---------------------|----------|------------|
| +12V                | +4.5 Amp | 1%         |
| -12V                | -5.0 Amp | 1%         |
| - 6V                | ±1.5 Amp | 2%         |
| UNREGULATED VOLTAGE | CURRENT  | REGULATION |
| +24V                | +0.1 Amp | 10%        |
| -24V                | -0.1 Amp | 10%        |

RD

RD

RD

RD

RD

WA

WA

WA

WA

WA

WA

WA

WA

WA

WP

 $\mathbf{B}$ 

READ AMPLIFIER (TRACK 1)

READ AMPLIFIER (TRACKS 2 & 3)

READ AMPLIFIER (TRACKS 4 & 5)

READ AMPLIFIER (TRACKS 6 & 7)

READ AMPLIFIER (TRACKS 8 & 9)

\*

\*

SELECT LOGIC

EXCLUSIVE OR

EXCLUSIVE OR

EXCLUSIVE OR

ERROR CHECK OUTPUT DRIVER

OUTPUT DRIVER

INPUT BUFFER

INPUT BUFFER

STROBE GENERATOR

| <u>ت</u> | > |  |  |  |
|----------|---|--|--|--|
|          |   |  |  |  |
|          |   |  |  |  |
|          |   |  |  |  |

READ DESKEW (TRACK 1)

READ DESKEW (TRACK 2)

READ DESKEW (TRACK 3)

READ DESKEW (TRACK 4)

READ DESKEW (TRACK 5)

READ DESKEW (TRACK 6)

READ DESKEW (TRACK 7)

READ DESKEW (TRACK 8)

READ DESKEW (TRACK 9)

WRITE AMPLIFIER (TRACK 1)

WRITE AMPLIFIER (TRACK 2)

WRITE AMPLIFIER (TRACK 3)

WRITE AMPLIFIER (TRACK 4)

WRITE AMPLIFIER (TRACK 5)

WRITE AMPLIFIER (TRACK 6)

WRITE AMPLIFIER (TRACK 7)

WRITE AMPLIFIER (TRACK 8)

WRITE AMPLIFIER (TRACK 9)

WRITE POWER GATE

|  | _ | - |
|--|---|---|
|  |   |   |

| _ |  |
|---|--|
|   |  |

|          | ۱_    |    |
|----------|-------|----|
|          | ,     |    |
|          | 2     |    |
|          | ω     |    |
| -        |       |    |
|          | 4     |    |
|          | Ċ     |    |
|          | 6     |    |
|          |       |    |
|          | 7     |    |
| -        | တ     |    |
|          |       |    |
|          | 9     | ** |
|          | 10    |    |
| -        | 11    |    |
| -        |       |    |
|          | 12    |    |
|          | 13    |    |
|          |       |    |
| -        | 14 15 |    |
|          | 15    |    |
|          | 16    |    |
|          | 17    |    |
|          |       |    |
|          | 18    |    |
|          | 19    |    |
|          | 20    |    |
| -        | 21    |    |
|          |       |    |
|          | 22    |    |
| -        | 23    |    |
| $\dashv$ | 24    |    |
|          | 4     |    |
| ٠.       |       |    |

| READ AMPLIFIER (TRACK 1)                                | READ DESKEW (TRACK 1)                                | 1   |
|---|--|-----|
| READ AMPLIFIER (TRACK 1)  READ AMPLIFIER (TRACKS 2 & 3) | READ DESKEW (TRACK 2)                                | ،   |
| READ AMPLIFIER (TRACKS 4 & 5)                           | READ DESKEW (TRACK 3)                                | ٦,  |
| READ AMPLIFIER (TRACKS 6 & 7)                           | READ DESKEW (TRACK 4)                                | ٠   |
|   | 召 READ DESKEW (TRACK 5)                              | 7   |
| SELECT LOGIC *  | READ DESKEW (TRACK 6)                                | 7.  |
| STROBE GENERATOR  | READ DESKEW (TRACK 7)                                | 1.  |
| EXCLUSIVE OR *  |  | 7,  |
| EXCLUSIVE OR *  |  | 75  |
|   | 一たたの   | 7=  |
| ERROR CHECK *   | - FFO  | 7:  |
| € <sub>∞</sub> OUTPUT DRIVER                            |  | 5   |
| 8 OUTPUT DRIVER *                                       | ₩RITE AMPLIFIER (TRACK 1)                            | 7   |
| ⊞⊋ INPUT BUFFER   | WRITE AMPLIFIER (TRACK 1)  WRITE AMPLIFIER (TRACK 2) | 75  |
| ₩→ INPUT BUFFER   | WRITE AMPLIFIER (TRACK 3)                            | 75  |
| EUA   | WRITE AMPLIFIER (TRACK 4)                            | 7=  |
| Con   | WRITE AMPLIFIER (TRACK 5)                            | ۵   |
| "Uy   | WRITE AMPLIFIER (TRACK 6)                            | 19  |
|   | WRITE AMPLIFIER (TRACK 7)                            | 3   |
|   |  | 12  |
|   |  | 72  |
|   |  | 123 |
|   | WRITE POWER GATE                                     | 124 |
|   |  | -   |

DATA

ELECTRONICS

(DE-211)

7-TRACK

Figure 2-1 PCB Locations

9-TRACK
DATA ELECTRONICS
(DE-291)

#### 2-5. INSTALLATION.

Typical Outline and Installation drawings are provided, in the drawing section of this technical manual and in the Tape Transport manuals. Figure 2-1 shows typical printed circuit board assembly (PCBA) locations for 7-track and for 9-track Data Electronics. Mnemonic designations, as shown on the Logic Diagram, are provided. Table 2-2 lists the coded designation which appears on the ejector tab of the PCBA's and provides the part numbers according to basic tape speeds.

#### 2-6. CABLING.

Cabling diagrams for TM-7211, TM-9211 and TM-11211 Tape Memory Systems are supplied in Section VII of this manual. The TM-11211 diagram is also used for TM-12211 systems. Inputs to the system and outputs from the system are connected to the Data Electronics via the connectors on the Input/Output Panel as shown in Tables 2-3 and 2-4, respectively. These inputs and outputs supersede those listed in the Tape Transport manual. Connections from the read heads are shown in Table 2-5 and connections to the write heads in Table 2-6. Table 2-7 lists connections to the Tape Transport. Table 2-8 lists connections to the Logic Power Supply. Tables 2-3 through 2-8 are located at the end of this section.

#### 2-7. INPUT SIGNAL REQUIREMENTS.

#### 2-8. INPUT SIGNAL VOLTAGE LEVELS.

The following signal voltage levels apply to all input signals (the input impedance is  $2300 \pm 115$  ohms returned to -3.8 volts.

TRUE Level: -12 (+3, -13) volts

FALSE Level:  $0.00 \pm 1.25$  volts

#### MOTE

When non-standard input levels are provided, special Input Buffer PCBs and wiring changes are required.

#### 2-9. INPUT SIGNAL TIMING.

In the following description of input signal timing, transition times are measured from the 10-percent point to the 90-percent point. Signal duration is measured from the 90-percent point of the leading-edge transition to the 10-percent point of the trailing-edge transition.

TABLE 2-2 PCB PART NUMBERS

| CODE   | DESCRIPTION   | PART NO.  |
|--------|---|---|
| ECC*   | Error Check<br>36 ips<br>75 ips<br>112.5/120/150 ips        | 3109872-10<br>3110558-10<br>3110031-10                  |
| EOA**  | Exclusive OR  | 3107274-10  |
| IBA    | Input Buffer  | 3107258-10  |
| ODA    | Output Driver   | 3107259-10  |
| RAB    | Read Amplifier 36 ips 75 ips 112.5/120/150 ips              | 3107266-10<br>3109991-10<br>3110273-10 or<br>3118138-01 |
| RDB*** | Read Deskew (Read Fwd) 36 ips 75 ips 112.5/120/150 ips      | 3107269-10<br>3109475-10<br>3110004-10                  |
| RDC*** | Read Deskew (Bidirectional) 36 ips 75 ips 112.5/120/150 ips | 3109932-10<br>3109935-10<br>3109936-10                  |
| SGA    | Strobe Generator 36 ips 75 ips 112.5/120 ips 150 ips        | 3107057-10<br>3109994-10<br>3110003-10<br>3118218-01    |
| SLB*** | Select Logic-B  | 3111157-10  |
| WAB    | Write Amplifier 36 ips 75 ips 112.5/120/150 ips             | 3112363-10<br>3109572-10<br>3110002-10                  |
| WPD    | Write Power Gate  | 3107268-10  |

<sup>\*</sup>The Error Check (ECC) PCB is supplied for the Echo and Rate Check option.

<sup>\*\*</sup>Two Exclusive OR (EOA) PCBs are supplied for the Vertical Parity Check option.

<sup>\*\*\*</sup>Read Deskew (RDB) PCBs are replaced by Bidirectional Read Deskew (RDC) PCBs for bidirectional reading. Select Logic (SLB) is supplied for the bidirectional read option.

2-10. Write Data. (See Figure 2-2.) A minimum interval of 1.5  $\mu$ sec is required between the 90-percent point of the Write Data leading-edge transition and the 10-percent point of the next Write Strobe leading-edge transition.

A minimum interval of 1.5  $\mu$ sec is required between the 90-percent point of the Write Strobe trailing-edge transition and the 10-percent of the next Write Data leading-edge transition.

To write a series of ONE's, the Write Data input may be held at the TRUE level for the entire series.

2-11. Write Strobe. (See Figure 2-2.) The Write Strobe leading (and trailing) edge transition time shall not exceed 1.5  $\mu$ sec.

The Write Strobe TRUE state must coincide with the Write Data TRUE (or FALSE) state for at least  $2\,\mu\text{sec.}$ 

2-12. Write Reset. The Write Reset leading (and trailing) edge transition time shall not exceed  $1.5~\mu sec.$ 

The Write Reset signal must remain at the TRUE level for at least 1.5 µsec.

The Write Reset signal is used to write the longitudinal check character (LCC) at the end of each block of data. The LCC resets the NRZ1 write register.

A minimum interval of  $10^6~\mu sec/data$  transfer frequency is required between the 90-percent point of the Write Reset trailing-edge transition and the 10-percent point of the next Write Strobe leading-edge transition.


2-13. Write Permit. (See Figure 2-3.) The Write Permit leading (and trailing) edge transition time shall not exceed  $5 \mu sec$ .

The Write Permit level shall not be changed while the tape is in motion.



Write Permit should be at the FALSE level during Reverse and Rewind operations.

2-14. Read Permit. The Read Permit leading (and trailing) edge transition time shall not exceed  $5 \mu \text{sec}$ .



<sup>\*</sup>Run Command is Run in Fwd/Rev-Run/Stop logic systems and Forward or Reverse in Fwd/Stop-Rev/Stop logic systems.

Figure 2-2
Timing Requirements for Write Data, Write Strobe, and Run/Stop Inputs

2-15.  $\underline{\text{HI/LO Density}}$ . The HI/LO Density leading (and trailing) edge transition time shall be 5 µsec maximum. High density is selected by a TRUE level. The high/low density line selects the appropriate timing read circuits.

#### NOTE

This signal is normally supplied from the tape transport Operator Control Panel.

- 2-16. Odd/Even Parity. The Odd/Even Parity leading (and trailing) edge transition time shall not exceed 5  $\mu$ sec. Odd parity is selected by a TRUE level. The Odd/Even Parity line is used to select odd or even Read Vertical Parity check.
- 2-17. Forward/Reverse. The Forward/Reverse leading (and trailing) edge transition time shall not exceed  $5 \,\mu \text{sec.}$  (See Figure 2-3A.) The Forward mode is active when this line is at the TRUE level. Forward/Reverse transitions shall not occur while the tape is in motion.

A minimum interval of 5  $\mu sec$  is required between a Forward/Reverse transition and the Run/Stop transition.

# CAUTION


Write Permit should be at the FALSE level when tape is moving in the Reverse direction.

2-18. Run/Stop. The Run/Stop leading (and trailing) edge transition time shall not exceed  $5 \mu sec.$  (See Figure 2-3B.) A TRUE level on this line sets the transport in the Run mode.


A minimum interval of 5  $\mu$ sec is required between the Forward/Reverse transition and the Run command.

A minimum interval of 2.0 ms is required between a Write Permit transition and a Run command.

A minimum interval equal to the stop time (to allow tape motion to stop) is required between the 90-percent point of a Stop command transition and a Write Permit transition.



A. Forward/Reverse-Run/Stop Logic



B. Forward/Stop-Reverse/Stop Logic

Figure 2-3
Timing Requirements for Write Permit, Forward/Reverse, Run/Stop, Forward/Stop, and Reverse/Stop Inputs

2-19. Forward/Stop (Option). The Forward/Stop leading (and trailing) edge transition time shall not exceed 5  $\mu$ sec. (See Figure 2-3B.) The Forward mode is active when this line is at the TRUE level.

A minimum interval of 2.0 ms is required between a Write Permit transition and a Forward command.

A minimum interval equal to the stop time (to allow tape motion to stop) is required between the 90-percent point of a Stop command transition and a Write Permit transition.

2-20. Reverse/Stop (Option). The Reverse/Stop leading (and trailing) edge transition time shall not exceed 5  $\mu$ sec. (See Figure 2-3B.) The Reverse mode is active when this line is at the TRUE level. A minimum interval equal to the stop time (to allow tape motion to stop) is required between the 90-percent point of a stop command transition and a Write Permit transition.

## CAUTION

Write Permit should be at the FALSE level when tape is moving in the Reverse direction.

- 2-21. Rewind. The Rewind leading (and trailing) edge transition time shall not exceed 5  $\mu$ sec. The Rewind signal shall remain at the TRUE level for at least 5  $\mu$ sec. Rewind operation is initiated by the negative-going transition.
- 2-22. Rewind and Lockout. The Rewind and Lockout leading (and trailing) edge transition time shall not exceed  $5\,\mu sec$ . The Rewind and Lockout signal shall remain at the TRUE level for at least  $5\,\mu sec$ . Rewind and lockout operation is initiated by the negative-going transition.
- 2-23. OUTPUT SIGNAL CHARACTERISTICS.
- 2-24. OUTPUT SIGNAL VOLTAGE AND CURRENT LEVELS.

TRUE Level: -11.5 (+2.5, -0.5) volts; 5 ma maximum from the load

FALSE Level: 0.00 ±1.25 volts; 5 ma maximum to the load

MOTE

When non-standard output levels are provided, special Output Driver PCBs and wiring changes are required.

#### : 2-25. OUTPUT SIGNAL TIMING.

In the following description of output signal timing, transition times are measured from the 10-percent point to the 90-percent point. Signal duration is measured from the 90-percent point on the leading edge transition to the 10-percent point on the trailing edge transition. Maximum leading edge displacement between Read Data, Read Clock, and Vertical Parity Error outputs is 0.3  $\mu sec$  maximum.

- 2-26. Read Data. The Read Data leading edge transition time is 0.30  $\mu$ sec maximum. The trailing edge transition time is 0.30  $\mu$ sec. Signal duration is from 0.9  $\mu$ sec minimum to 1.5  $\mu$ sec maximum.
- 2-27. Read Clock. The Read Clock leading edge transition time is 0.30  $\mu$ sec maximum. The trailing edge transition time is 0.30  $\mu$ sec. Signal duration is from 0.9  $\mu$ sec minimum to 1.5  $\mu$ sec maximum.
- 2-28. Vertical Parity Error (Option). The Vertical Parity Error leading edge transition time is  $0.30\,\mu sec$  maximum. The trailing edge transition time is  $0.30\,\mu sec$  maximum. Signal duration is from  $0.9\,\mu sec$  minimum to  $1.5\,\mu sec$  maximum.
- 2-29. Write Check Error (Option). The Write Check Error leading edge transition time is  $0.30\,\mu sec$  maximum. The trailing edge transition time is  $0.30\,\mu sec$  maximum. Signal duration is from  $0.5\,\mu sec$  minimum to  $5.3\,\mu sec$  maximum.
- 2-30. Write Enable Status. Three lines are provided to indicate the state of the write permit relay on the Data Electronics Write Power Gate PCBA. When a file-protect condition exists, the write permit relay is deenergized and the Write Enable Status (C) line is connected to the Write Enable Status (NC) line. When a write enable condition exists, the write permit relay is energized and the Write Enable Status (C) line is connected to the Write Enable Status (NO) line.

#### 2-31. TAPE TRANSPORT STATUS OUTPUTS.

Tape transport status output levels are -11.5 (+2.5, -0.5) volts (5 ma maximum from the load) and  $0.00 \pm 1.25$  volts (5 ma maximum to the load) for TRUE and FALSE, respectively, unless otherwise indicated. The status outputs are active in the remote mode only.

2-32. Beginning-of-Tape (BOT). A TRUE level on the BOT line indicates that the BOT tab is being sensed by the photosense assembly.

- 2-33. End-of-Tape (EOT). A TRUE level on the EOT line indicates that the EOT tab is being sensed by the photosense assembly.
- 2-34. <u>High/Low Density Status</u>. The High/Low Density Status line acknowledges the density select level. A TRUE level indicates that high density has been selected. A FALSE level indicates that low density has been selected.
- 2-35. Ready. A TRUE level on the Ready line indicates that all tape transport interlocks are closed and the transport is ready for remote operation.
- 2-36. Rewinding. A TRUE level on the Rewinding line indicates that the rewind operation is being performed.
- 2-37. <u>Unit Select</u>. A TRUE level on the Unit Select line indicates that the tape transport has been selected by a TRUE level at the Select input (when a single tape transport is used, the Select line is returned to -12 volts in the Data Electronics, thus providing a TRUE Select level at all times).
- 2-38. Select and Remote Indicator. This line is driven by a line driver returned to ground. The line driver must be terminated with an indicator lamp returned to -12 volts (this is normally done by an indicator lamp in the Operator Control Panel of the Tape Transport). When so terminated, the line driver output is  $0.0 \pm 1.5$  volts when the Unit Select status line is at the TRUE level; the line driver output is 125 ohms returned to ground when the Unit Select status line is at the FALSE level.

# TABLE 2-3 SYSTEM INPUT CONNECTIONS (FROM CUSTOMER)

| INPUT/OUTPUT PANEL CONNECTOR J4 PIN NO. | INPUT<br>SIGNAL        | DATA ELECTRONICS<br>CONNECTOR J5 PIN NO. |
|---|------------------------|--|
| е                                       | Fwd/Rev (or Rev/Stop)  | 26                                       |
|   | Odd/Even Parity        | 24                                       |
| ${f f}$                                 | Rewind Command         | 28                                       |
| $\mathbf{z}$                            | Rewind and Lockout     | 27                                       |
| d                                       | Read Permit            | 10                                       |
| Y                                       | Run/Stop (or Fwd/Stop) | 25                                       |
|   | Write Permit           | 21                                       |
| X                                       | Write Reset            |  |
| W                                       | Write Strobe           | 8  |
| C                                       | Write Track 1          | 1  |
| D                                       | Write Track 2          | 2  |
| get de la Electrica de la               | Write Track 3          | <b>3</b>                                 |
| $\mathbf{F}$                            | Write Track 4          | 4  |
| M                                       | Write Track 5          |  |
| N N                                     | Write Track 6          | 6  |
| P                                       | Write Track 7          | 7  |
| $\mathbf{R}$                            | Write Track 8          | 22                                       |
| <b>S</b>                                | Write Track 9          | 23                                       |
| $\mathbf{G}$                            | Spare                  | 31                                       |
| j                                       | Spare                  | 39                                       |
| , <b>k</b>                              | Spare                  | 40                                       |
|   | Ground                 | 11                                       |
| <b>B</b>                                | Ground                 | 12                                       |
| H and H                                 | Ground                 | 13                                       |
|   | Ground                 | 14                                       |
| K                                       | Ground                 | 15                                       |
|   | Ground                 | 16                                       |
|   | Ground                 | 17                                       |
| U                                       | Ground                 | 18                                       |
| V                                       | Ground                 | 19                                       |
| <b>a</b>                                | Ground                 | 35                                       |
|   | Ground                 | 36                                       |
| g                                       | Ground                 | 29                                       |
| , <b>h</b>                              | Ground                 | 30                                       |
| $\mathbf{m}$                            | Shield Ground          | 20                                       |

# TABLE 2-4 SYSTEM OUTPUT CONNECTIONS (TO CUSTOMER)

| INPUT/OUTPUT PANEL CONNECTOR J5 PIN NO. | OUTPUT<br>SIGNAL  | DATA ELECTRONICS<br>CONNECTOR J4 PIN NO. |
|---|---|--|
| W                                       | Beginning-of-Tape   | 21                                       |
| X                                       | End-of-Tape   | 22                                       |
| e                                       | High/Low Density Status   | 25                                       |
| R                                       | Read Clock  | 8  |
| C                                       | Read Track 1  | 1  |
| D                                       | Read Track 2  | 2  |
| E                                       | Read Track 3  | 3  |
| F                                       | Read Track 4  | 4  |
| M                                       | Read Track 5  | 5  |
| N                                       | Read Track 6  | 6  |
| P                                       | Read Track 7  | 7  |
| G                                       | Read Track 8  | 9  |
| d                                       | Read Track 9  | 10                                       |
| Z                                       | Ready   | 24                                       |
| Y                                       | Rewinding   | 23                                       |
| k 1 h c V                               | Unit Select Select and Remote Indicator Vertical Parity Error Write Check Error Write Enable Status (C) | 32<br>33<br>27<br>29<br>38               |
| b                                       | Write Enable Status (NC)  | 40                                       |
| a                                       | Write Enable Status (NO)  | 39                                       |
| j                                       | Spare   | 28                                       |
| f                                       | Spare   | 26                                       |
| A                                       | Ground  | 11                                       |
| B                                       | Ground  | 12                                       |
| H                                       | Ground  | 13                                       |
| J                                       | Ground  | 14                                       |
| K                                       | Ground  | 15                                       |
| L                                       | Ground  | 16                                       |
| S                                       | Ground  | 17                                       |
| T                                       | Ground  | 18                                       |
| U                                       | Ground  | 19                                       |
| g                                       | Ground  | 31                                       |
| m                                       | Shield Ground   | 20                                       |

TABLE 2-5
DATA ELECTRONICS TO READ HEAD INTERCONNECTIONS

| DATA ELECTRONICS | READ HEAD  | SIGNAL        |
|------------------|------------|---------------|
| J1 PIN NO.       | J1 PIN NO. | DESCRIPTION   |
| 2                | A          | Read Track 1  |
| 12               | D          | Read Track 1  |
| 23               | H          | Read Track 2  |
| 33               | L          | Read Track 2  |
| 4                | P          | Read Track 3  |
| 14               | T          | Read Track 3  |
| 25               | W          | Read Track 4  |
| 35               | Z          | Read Track 4  |
| 6                | a          | Read Track 5  |
| 16               | X          | Read Track 5  |
| 27               | U          | Read Track 6  |
| 37               | R          | Read Track 6  |
| 8                | M          | Read Track 7  |
| 18               | J          | Read Track 7  |
| 29               | E          | Read Track 8  |
| 39               | B          | Read Track 8  |
| 21               | C          | Read Track 9  |
| 31               | F          | Read Track 9  |
| 9                | c          | Head Ground   |
| 22               | *          | Shield Ground |

<sup>\*</sup>Shield ground terminated at the read head with lug E1, which is attached to chassis ground near the read head.

TABLE 2-6
DATA ELECTRONICS TO WRITE HEAD INTERCONNECTIONS

| DATA ELECTRONICS | WRITE HEAD | SIGNAL                   |
|------------------|------------|--------------------------|
| J7 PIN NO.       | J2 PIN NO. | DESCRIPTION              |
| 2                | A          | Write Track 1            |
| 12               | D          | Write Track 1            |
| 22               |            | Shield Ground 1          |
| 23               | H          | Write Track 2            |
| 33               | L          | Write Track 2            |
| 13               |            | Shield Ground 2          |
| 4                | P          | Write Track 3            |
| 14               | T          | Write Track 3            |
| 24               |            | Shield Ground 3          |
| 25               | W          | Write Track 4            |
| 35               | Z          | Write Track 4            |
| 15               |            | Shield Ground 4          |
| 6                | a          | Write Track 5            |
| 16               | X          | Write Track 5            |
| 26               |            | Shield Ground 5          |
| 27               | U          | Write Track 6            |
| 37               | R          | Write Track 6            |
| 17               |            | Shield Ground 6          |
| 8                | . М        | Write Track 7            |
| 18               | Ј          | Write Track 7            |
| 28               |            | Shield Ground 7          |
| 29               | E          | Write Track 8            |
| 39               | B          | Write Track 8            |
| 19               |            | Shield Ground 8          |
| 21               | C          | Write Track 9            |
| 31               | F          | Write Track 9            |
| 11               |            | Shield Ground 9          |
| 20               | b          | Erase Head Power         |
| 30               | d          | Erase Head Return        |
| 40               |            | Shield Ground Erase Head |
| 10               | S          | Write Power (Head CT)    |
| 9                | c*         | Head Ground              |
|                  | **         | Common Shield            |

<sup>\*</sup>Head ground also terminated at the write head with lug E1, which is attached to chassis ground near the write head.

<sup>\*\*</sup>Common shield terminated at the write head with lug E2, which is attached to terminal E2 near the write head.

TABLE 2-7
DATA ELECTRONICS TO TAPE TRANSPORT INTERCONNECTIONS

| DATA ELECTRONICS<br>J6 PIN NO. | SIGNAL<br>DESCRIPTION   | TM-7/TM-9<br>J10 PIN NO. | TM-11/TM-12<br>CONTROL<br>ELECTRONICS<br>J4 PIN NO. |
|--------------------------------|---|--------------------------|---|
| 6                              | Beginning-of-Tape (-) End-of-Tape (-) Forward/Reverse (-/+)* High/Low Density (-/+) High/Low Density Status (-/+)       | 6                        | 11  |
| 8                              |   | 8                        | 12  |
| 1                              |   | 1                        | 14  |
| 7                              |   | 7                        | 7   |
| 19                             |   | 19                       | 3   |
| 10                             | Ready (-) Rewind and Lockout (-) Rewind Command (-) Rewinding (-) Run/Stop (-/+)**                                      | 10                       | 2   |
| 4                              |   | 4                        | 9   |
| 3                              |   | 3                        | 8   |
| 9                              |   | 9                        | 1   |
| 2                              |   | 2                        | 15  |
| 5                              | Select (-) Select and Remote Indicator (+) Unit Select (-) Write Enable Switch/Relay (C) Write Enable Switch/Relay (NC) | 5                        | 4   |
| 18                             |   | 18                       | 6   |
| 14                             |   | 14                       | 5   |
| 15                             |   | 15                       | 18  |
| 16                             |   | 16                       | 17  |
| 17***                          | Write Enable Switch/Relay (NO) Ground Ground Ground Shield Ground   | 17                       | 19  |
| 11                             |   | 11                       | 13  |
| 12                             |   | 12                       | 16  |
| 13                             |   | 13                       | 10  |
| 20                             |   | 20                       | 20  |

<sup>\*</sup>Reverse/Stop (-/+) when Fwd/Stop-Rev/Stop logic is supplied.

<sup>\*\*</sup>Forward/Stop (-/+) when Fwd/Stop-Rev/Stop logic is supplied

<sup>\*\*\*</sup>Pin 17 of J6 is returned to ground in the Data Electronics

TABLE 2-8
DATA ELECTRONICS TO POWER SUPPLY INTERCONNECTIONS

| DATA ELECTRONICS TS1 TERMINAL NO. | LOGIC POWER SUPPLY TS1 TERMINAL NO. | VOLTAGE               |
|-----------------------------------|-------------------------------------|-----------------------|
| 1                                 | 6                                   | +12 VDC (Regulated)   |
| 2                                 | 8                                   | Ground                |
| 3                                 | 10                                  | -6 VDC (Regulated)    |
| 4                                 | 12                                  | Ground                |
| 5                                 | 2                                   | -12 VDC (Regulated)   |
| 6                                 | 4                                   | Ground                |
| 7                                 | 13                                  | +24 VDC (Unregulated) |
| 8                                 | 14                                  | Ground                |
| 9                                 | 15                                  | -24 VDC (Unregulated) |
| 10                                | 16                                  | Ground                |

#### SECTION III OPERATION

#### 3-1. INTRODUCTION.

This section briefly describes the operation of the Data Electronics.

#### **3-2. OPERATING MODES.**

The Data Electronics is capable of operating in three different modes: write check, write only, and read only. The operating mode is determined by the level of the Read Permit and Write Permit input signals.

#### 3-3. WRITE CHECK MODE.

In the Write Check Mode, information is read immediately after it is written. To operate in the Write Check Mode, Write Permit and Read Permit inputs must be TRUE.

#### 3-4. WRITE ONLY MODE.

In the Write Only Mode, information is written but reading does not occur. To operate in the Write Only Mode, Write Permit input must be TRUE and Read Permit input must be FALSE.

#### 3-5. READ ONLY MODE.

In the Read Only Mode, information is read, but writing does not occur. To operate in the Read Only Mode, Read Permit input must be TRUE and Write Permit input must be FALSE.

#### 3-6. WRITE SIGNAL CONDITIONING.

Writing of data is accomplished on seven (or nine) tracks. In the following description of write signal conditioning, the operation of only one track is discussed. Each input signal is conditioned by an input buffer.

#### 3-7. WRITE DATA. (See Figure 3-1.)

Data is written when the Write Data input is strobed through an AND gate by the Write Strobe and fed, via an OR gate, to the Write Deskew single-shot delay. Write Head gap-to-gap static skew is compensated for by the single-shot delay. The deskewed Write Data signal is fed to the write register. Write Permit is comprised of the ANDed Write Permit and Run inputs. The write register controls the direction of current flow in the write head.

#### 3-8. WRITE POWER.

When the Write Permit signal is TRUE and a Write Enable Ring is in place, power is supplied to the Write and Erase Heads through the Write Power Gate.

#### 3-9. WRITE RESET.

The Write Reset signal is ANDed with the Set status output of the NRZ Write Register and is then fed to the NRZ Write Register flip-flops via the OR gate and the single-shot delay. The Write Reset line is used to write the Longitudinal Check Character (LCC) at the end of each block of data. The LCC is used to reset the NRZ register, resulting in an even number of flux reversals (ONEs) in each track of the block.




Figure 3-1
Read Signal Conditioning, Block Diagram

#### 3-10. READ SIGNAL CONDITIONING.

Reading of data is accomplished on seven (or nine) tracks. In the following description of read signal conditioning, only one track is discussed.

#### 3-11. READ DATA. (See Figure 3-2.)

The signals from the Read Head are amplified by the Read Amplifier and fed to the peak detector circuit on the Read Deskew PCBA. The peak detector generates positive pulses, corresponding in time to the peaks of the analog Read Head signals. The peak detector clipping level is established as a function of Write Permit.

The Read Data from the peak detector is fed to the Read Deskew single-shot delay. Read head gap-to-gap static skew is compensated for by the single-shot delay. The deskewed Read Data signal is fed to the Read Register. Bi-directional Read Deskew circuits are available as an option.

When a Read Permit signal is present, the Read register assembles the deskewed Read Data signals within each character frame and drives the data output drivers.

#### 3-12. STROBE GENERATION.

The Strobe Generator provides the Strobe signal for the Read Data and Read Parity Error AND gates, and the Read Clock signal to the Read Clock output driver.




Figure 3-2
Write Signal Conditioning, Block Diagram

#### 3-13. ERROR CHECKING.

#### 3-14. VERTICAL PARITY CHECK.

The vertical parity check circuits generate an Error signal when the parity of the read register does not correspond to the status of the Odd/Even Parity input. In the Read Only Mode, the Error output is provided at the Vertical Parity Error output. In the Write Check Mode, the error indication is provided at the Vertical Parity Error output and at the Write Check Error output

#### 3-15. RATE CHECK.

The rate check circuit generates a Write Check Error output when the time interval between successive characters is below a design threshold.

#### 3-16. ECHO CHECK.

In ORed Clock systems, at least one Write Amplifier flip-flop must change state after each Write Strobe. The echo check circuits generate a Write Check Error output when none of the Write Amplifiers change state after receipt of a Write Strobe.




Figure 3-3
Error Check Circuits, Block Diagram

### SECTION IV THEORY OF OPERATION

#### 4-1. INTRODUCTION.

This section includes the theory of operation of the Data Electronics and an introduction to the graphic symbols used in the logic diagrams.

#### 4-2. LOGIC DIAGRAM.

The Data Electronics logic diagrams in Section VII illustrate the logic functions in the data card cage. Use of the logic diagrams will facilitate the rapid diagnosis and localization of equipment malfunctions.


#### 4-3. LOGIC LEVELS.


Most Data Electronics signals are binary level. Where binary levels are used, one of the two levels is a  $0.0 \pm 0.5$  volt level. The second level is generally a -6 volt level. In some circuits, -12 volt, +6 volt, or +12 volt levels are used. When the binary signal levels are 0 and -6 or -12, the 0 volt level is relatively high and is therefore termed positive (+). When the binary signal levels are 0 and +6 or 0 and +12, the 0 volt level is relatively low and is therefore termed negative (-).


Signal callouts in the Data Electronics logic drawing (Section VII) show the TRUE (active state) of the signal. Write Permit (-) indicates that Write Permit is TRUE when the Write Permit signal is relatively low. Read Strobe (+) indicates that Read Strobe is TRUE when the Read Strobe signal is relatively high. Run/Stop (-/+) indicates Run (-) is TRUE when the signal is relatively low and Stop (+) is TRUE when the signal is relatively high.


#### 4-4. LOGIC ELEMENTS.

- 4-5. <u>Identification</u>. Identification of a logic element is accomplished by the graphic symbol and the notation within the symbol. (See Figure 4-1.) The mnemonic designation identifies the PCB nomenclature. The bottom notation identifies the physical location of the PCB in the card cage.
- 4-6. <u>State Indicators</u>. A state indicator (small circle) at the input to any logic element indicates that the relatively-low level of the input signal activates the function. A state indicator at the output of any element indicates that the output level of the activated function is relatively low.












Figure 4-1 Logic Symbols

#### 4-7. SIGNAL FLOW DIRECTION.

Direction of signal flow is indicated by logic symbol orientation. Inputs to a circuit are from the left and outputs are from the right.

#### 4-8. LOGIC SYMBOLS.

- 4-9. <u>Amplifiers</u>. The triangular symbol represents either a current or a voltage amplifier. The amplifier may have one or more stages and may or may not produce gain or inversion. Figure 4-la represents an Input Buffer circuit. The presence of state indicators (small circles) at input pin 10 and output pin 9 signifies that inversion has not taken place.
- 4-10. <u>Flip-Flops</u>. The rectangular symbol, Figure 4-1b, denotes the flip-flop. The flip-flop is a device which stores a single-bit of information. Two or more inputs may be used to Set or Reset the flip-flop to produce two simultaneous outputs, low level and high level. The outputs of the flip-flop are always shown in the set state.
  - 4-11. <u>Gate Circuits</u>. Gate circuits are represented as shown in Figures 4-1c and 4-2 and may have one or more stages that may or may not produce gain or inversion. The presence of state indicators at the inputs or at the single output indicate whether or not inversion has taken place.

A two-input AND gate, Figure 4-2a, signifies that two relatively low levels co-incidental at the inputs (pins 11 and 12) will produce a relatively low output. Conversely, Figure 4-2c denotes a two-input AND gate where two relatively high levels present coincidentally at the inputs will produce a relatively high output.

Figure 4-2e represents a two-input NAND (NOT-AND) gate that produces inversion. When two relatively high levels are present coincidentally at the inputs (pins 11 and 12) a relatively low level output is produced. Conversely, in Figure 4-2g, two low levels coincidental at the inputs will produce a relatively high level output from the NAND gate.

Two-input OR gates, Figure 4-2b and 4-2d, produce an output when a signal is present at any of the inputs. In Figure 4-2b, a relatively high level at either of the inputs will produce a high level output. In Figure 4-2d, a relatively low level at either of the inputs will produce a relatively low level output.

In Figures 4-2f and 4-2h, inversion takes place in the two-input NOR (NOT-OR) gates. When a relatively low level is present at any input of the NOR gate, Figure 4-2f, a relatively high level is produced at the output. A relatively high level present at either input of the NOR gate shown in Figure 4-2h will produce a relatively low output from the NOR gate.

| AND      | OR | INPUT 1 | INPUT 2 | OUTPUT |
|----------|----|---------|---------|--------|
|          |    | LOW     | LOW     | LOW    |
| 12 WA WA | 15 | LOW     | HIGH    | HIGH   |
|          | 18 | HIGH    | LOW     | HIGH   |
| a        | Ь  | HIGH    | HIGH    | HIGH   |
|          |    | LOW     | LOW     | LOW    |
|          |    | LOW     | HIGH    | LOW    |
|          |    | HIGH    | LOW     | LOW    |
|          | d  | HIGH    | HIGH    | HIGH   |

| NAND       | NOR   | INPUT 1 | INPUT 2 | OUTPUT |
|------------|-------|---------|---------|--------|
|            |       | LOW     | LOW     | HIGH   |
| 12 OD 10   | —d 16 | LOW     | HIGH    | HIGH   |
|            | B21   | HIGH    | LOW     | HIGH   |
|            |       | HIGH    | HIGH    | LOW    |
|            |       | LOW     | LOW     | HIGH   |
| 35 C EC 33 | GA    | LOW     | HIGH    | LOW    |
| — — В 12   | B24   | HIGH    | LOW     | LOW    |
| 9          | h     | HIGH    | HIGH    | LOW    |

Figure 4-2 Gate Circuits

Figure 4-1c represents a three-input NOR gate. A relatively low input at any of the three inputs will cause a relatively high level at the output. The absence of pin numbers and the dashed lines indicate that the preceding and following logical elements are on the same printed circuit board.

3-INPUT NOR GATE TRUTH TABLE

| INPUT 1 | INPUT 2 | INPUT 3 | OUTPUT |
|---------|---------|---------|--------|
| High    | Low     | Low     | High   |
| High    | High    | Low     | High   |
| High    | High    | High    | Low    |
| Low     | High    | High    | High   |
| Low     | Low     | High    | High   |
| Low     | Low     | Low     | High   |

4-12. Exclusive OR Gates. Exclusive OR gates are used in the optional error detection circuits. Figure 4-1d represents the Exclusive OR gate. A relatively high level output appears only when the inputs are dissimilar.

EXCLUSIVE OR GATE TRUTH TABLE

| INPUT 1 | INPUT 2 | OUTPUT |
|---------|---------|--------|
| High    | Low     | High   |
| Low     | High    | High   |
| High    | High    | Low    |
| Low     | Low     | Low    |

4-13. <u>General Circuit Symbols</u>. Rectangular or square symbols denote other circuits. Figure 4-le represents a Strobe Generator circuit. State indicators denote the relative signal level at the inputs and outputs of the circuit element. Refer to the detailed descriptions of the PCB circuits in Section VI for other circuit designations.

#### 4-14. WRITE LOGICAL SEQUENCE.

#### 4-15. INPUT BUFFERS.

Input buffers are used to provide isolation and supply power gain to the input signals.

#### 4-16. WRITE DATA.

A TRUE (low level) Write Data signal at pin 12 of the write amplifier data input AND gate enables the AND gate. A Write Strobe pulse coincidental with the TRUE Write Data signal produces a negative-going pulse at the output of the AND gate. The negative-going pulse is applied through a NOR gate to the input of the Write Deskew single-shot delay. The positive-going pulse from the NOR gate triggers the single-shot delay, which produces a positive-going pulse. The width of the single-shot delay pulse is adjustable and is set to compensate for the gap-to-gap misalignment (static skew) of the write heads.

The negative-going trailing edge of the single-shot delay pulse triggers the Write Register flip-flop and the flip-flop changes state. When the flip-flop changes state, the direction of current flow through the write head is reversed, which causes the polarity of the head magnetic flux to reverse. The flux polarity change is impressed on the tape and is interpreted as a logical ONE during the read function.

#### 4-17. WRITE RESET.

The Write Reset signal is used to reset the Write Register flip-flops and to generate the LPC character. The Write Register flip-flops are in the reset state at the start of each block of write data. If an odd number of data bits are written on any one track, that Write Register flip-flop is in the set state after the last data bit of the block is written. A low level status signal from the set flip-flop enables the Write Amplifier reset AND gate. The Write Reset pulse produces a negative-going pulse at the output of the reset AND gate. The negative-going pulse is applied through the NOR gate to the input of the Write Deskew single-shot delay and causes a ONE to be written as previously described for the Write Data input. The Write Register flip-flop is then in the reset state.

The reset of the flip-flops generates the LCC which provides an even number of data bits in each track of a data block.

#### 4-18. WRITE REGISTER DC RESET.

The Write Permit signal input is inverted and NANDed with the inverted Run/Stop signal input (or with the inverted Fwd/Stop signal input in Fwd/Stop-Rev/Stop logic systems).

The NAND gate is located on the Strobe Generator PCB. When either the Write Permit signal or the Run/Stop (or Fwd/Stop) signal is at the FALSE (high) level, the output of the NAND gate is at the low level. The low level output from the NAND gate DC resets the Write Register flip-flops and holds the flip-flops in the reset state.

#### 4-19. TEST DESKEW.

A negative-going Test Deskew pulse train applied at Test Point TP1 of the Data Electronics is applied through the Write Amplifier NOR gates to the inputs of the Write Deskew single-shot delays. The pulses cause all ONEs to be written as previously described for the Write Data input. The Test Deskew input is used during off-line Write Deskew adjustment procedures. The Write Reset and the Write Strobe inputs must be FALSE when the Test Deskew input is used.

#### 4-20. WRITE HEAD POWER.

Write Head Power is furnished by the Write Power Gate. When the Write Permit input is at the TRUE level and a write enable ring is in place in the file reel, +10 volt power is supplied to the write heads from the Write Power Gate PCB through pins 28, 29, and 30. The write power relay on the Write Power Gate PCB is energized when the write enable ring is sensed by the write enable switch assembly on the tape transport.

#### 4-21. READ LOGICAL SEQUENCE.


#### 4-22. READ PERMIT.

Read Permit TRUE enables the read strobe generator circuits. Read Permit FALSE DC resets the read register flip-flops and holds the flip-flops in the reset state.

#### 4-23. READ DATA. (See Figure 4-3.)

Flux transitions (written ONEs) on the tape are sensed by the read heads as bipolar analog Read Data signals. The Read Data signals from each read head are amplified in a three-stage differential voltage amplifier on the associated Read Amplifier PCB assembly and then applied to a differential voltage amplifier on the associated Read Deskew PCB assembly.

The differential output from the amplifier on the Read Deskew PCB assembly is clipped in a clipping stage at the input of the peak detector circuit. The clipping level is established by the clipping bias generated on the Strobe Generator PCB assembly and is selected by the Write Permit signal. The clipping bias level is higher when Write Permit is TRUE.



<sup>\*</sup>The read amplifier data outputs are caused by flux reversals on the tape which are sensed by the read heads. Flux reversals on the tracks are written coincidentally; the time displacement shown (read head static skew) is caused by gap-to-gap misalignment of the read heads.

Figure 4-3
Read Deskew Timing

The clipped analog Read Data signal is applied to the peak detector circuit which produces a positive-going pulse at the positive or negative peaks of the signal. The leading edge of the peak detector output pulse is coincident with the detected peak. The positive-going pulse triggers the Read Deskew single-shot delay, which produces a negative-going pulse. The width of the single-shot delay pulse is adjustable and is preset to compensate for the gap-to-gap misalignment (static skew) of the read head. Two pulse widths are set for bidirectional read systems; the forward deskew pulse width is selected when the Forward/Reverse (or Forward/Stop) input is TRUE, the reverse deskew pulse width is selected when the Forward/Reverse (or Forward/Stop) input is FALSE.

The positive-going trailing edge of the single-shot delay pulse sets the Read Register flip-flop and the Read Data output at pin 32 of the Read Deskew PCB goes to the TRUE (high) level. The Read Data output is applied to one input of a NAND gate driver circuit and enables the NAND gate. A Read Strobe (+) pulse coincidental with the TRUE Read Data signal produces a negative-going pulse at the output of the NAND gate driver. The negative-going pulse is a TRUE Read Data output representing a ONE sensed from the tape.

The Read Register flip-flop is reset by the positive-going trailing edge of the Read Strobe (-) pulse.

#### 4-24. READ STROBE.

The Read Strobe (+) and Read Strobe (-) pulses are generated on the Strobe Generator PCB assembly. The positive-going trailing edge of each Read Deskew single-shot delay pulse is coupled through an associated inverter driver stage to produce a negative-going OR Clock pulse. The OR Clock pulses are applied to one common input of an AND gate on the Strobe Generator PCB. The other input to the AND gate is the Read Permit signal. When Read Permit is at the TRUE (low) level, the OR Clock pulses are passed through the AND gate. The first OR Clock pulse through the AND gate triggers the Read Strobe single-shot delay, which produces a negative-going pulse. The width of the single-shot delay pulse is adjustable and is preset to approximately one-half the character frame time, less the read strobe pulse time. Two single-shot delay pulse widths are preset: one for the high density packing rate, the other for the low density packing rate. Selection of the pulse width is accomplished by switching circuits on the Write Power Gate PCB. When the HI/LO Density line is at the low level, the High Density pulse width is selected. When the HI/LO Density line is at the high level, the Low Density pulse width is selected.

The positive-going trailing edge of the Read Strobe single-shot delay pulse is coupled to a pulse generator circuit which then generates the positive-going Read Strobe (+) pulse. The pulse width of the Read Strobe (+) pulse is approximately 1 microsecond. The Read Strobe (+) pulse is inverted through an inverter stage to produce the Read Strobe (-) pulse.

#### 4-25. ERROR CHECK OPTIONS.

Error check options consist of Vertical Parity Check, Rate Check, and Echo Check. (See the Data Electronics Logic Diagram in Section VII.)

#### 4-26. VERTICAL PARITY CHECK.

Vertical Parity is checked during both Read Only and Write Check Modes of operation by a continuous frame-by-frame check of the contents of the read register. A parity-select level from the customer selects either odd or even parity check. Odd parity requires an odd number of logical ONEs be recorded in every character frame. Even parity requires an even number of logical ONEs in every character frame. A Vertical Parity Error exists when an extra (or missing) logical ONE is detected.

Numerical values in parenthesis in the following circuit description refer to 9-track systems. The Odd/Even Parity Select line and the complementary outputs of the Read Register flip-flops are applied to the inputs of the parity checking circuit on the Exclusive OR PCB assembly. Eight Exclusive OR gates are used for 7-track systems, nine for 9-track systems. Each gate compares two inputs and produces a high level output when the logic levels of the inputs are dissimilar. Seven (or nine) Read Data (-) lines from the Read Register flip-flops and the Odd/Even Parity Select line are applied to four (or five) of the Exclusive OR gates. The outputs of the four gates are applied in pairs to the following two Exclusive OR gates, the outputs of which are compared by a single gate. The output of the single gate is compared in a final Exclusive OR gate with a fixed low level input (in 9-track systems, the output of the fifth input Exclusive OR gate is compared with the output of the single gate in the final Exclusive OR gate). The output of the final gate is ANDed with the Read Strobe (+) pulse in a NAND gate driver. If a vertical parity error is sensed, a negative-going Vertical Parity Error pulse is produced at the output of the NAND gate driver and is transmitted to the customer via the system output connector.

#### 4-27. RATE CHECK.

Rate Check is performed only during the Write/Check mode. A Rate error pulse is generated when the interval between successive Read Strobe (-) pulses decreases to

$$0.67 \frac{1}{\text{(tape speed in ips) (high bit packing density)}}$$

The Rate Check circuit is located on the Error Check PCB and operates in the following manner. (See Figures 4-4 and 4-5.) The Read Strobe (-) pulse triggers single-shot delay A which produces a negative-going pulse. The positive-going trailing edge of the single-shot delay A pulse triggers single-shot delay B, which produces a negative-going pulse. The next arriving Read Strobe (-) pulse retriggers single-shot delay A and also is ANDed with the output of single-shot delay B. If the Read Strobe (-) pulse and the output pulse from single-shot delay B are coincident, a rate error pulse is generated.




Figure 4-4
Rate Error Check, Block Diagram




Figure 4-5
Rate Error Timing

#### 4-28. ECHO CHECK.

An Echo output is generated by each Write amplifier whenever the amplifier changes state and reverses the Write head coil current. The Echo output is a positive-going pulse derived from the induced EMF generated by the Write head inductance when the write head coil current reverses.

In ORed Clock systems, the data that is written must cause at least one head driver to change state in each frame. The Echo output of each Write amplifier is ORed with the Echo outputs of all other Write amplifiers to generate an ORed Echo output. The ORed Echo output occurs if any Write amplifier changes state during the frame interval. If no ORed Echo occurs during the frame, a malfunction in the Write circuits is indicated and an Echo error pulse is generated by the Echo Check circuits.

The Echo error pulse is generated in the following manner. (See Figures 4-6 and 4-7.) The Write Strobe triggers the single-shot delay and the leading edge of the single-shot delay pulse sets the flip-flop. The Write Strobe holds the AND gate FALSE for the strobe duration to prevent any output from the AND gate during the period that the single-shot delay and flip-flop are going TRUE. The AND gate is also held FALSE by the single-shot delay pulse for the duration of its delay. The Echo input must occur sometime after the Write Strobe and within the duration of the single-shot output. The Echo input resets the flip-flop. If no Echo input occurs, the flip-flop remains set at the end of the single-shot delay pulse and the output of the AND gate goes TRUE, indicating an Echo Error.

#### 4-29. WRITE/CHECK ERROR.

The Vertical Parity Check output, Rate Check output, and Echo Check output are ORed together. The occurence of any error triggers a pulse generator circuit, which produces a negative-going 1 microsecond error pulse. The error pulse is ANDed with Write Permit. If the Write Permit is TRUE, a negative-going Write Check Error pulse is produced at the output of the AND gate driver and is transmitted to the customer via the system output connector.




Figure 4-6 Echo Check, Block Diagram




Figure 4-7 Echo Check Timing

## SECTION V MAINTENANCE

#### 5-1. INTRODUCTION.

This section contains adjustment procedures and troubleshooting techniques for the Data Electronics. Tape Transport maintenance is included in the Tape Transport manual.

# 5-2. TEST EQUIPMENT.

Table 5-1 lists the required test equipment.

TABLE 5-1
REQUIRED TEST EQUIPMENT

| EQUIPMENT               | RECOMMENDED TYPE<br>OR EQUIVALENT |
|-------------------------|-----------------------------------|
| Digital Voltmeter (DVM) | Digitek 202-B                     |
| Master Tape             | IBM                               |
| Oscilloscope            | Tektronix 535                     |
| Preamplifier            | Tektronix CA                      |
| Square Wave Generator   | Hewlett-Packard HP-211            |

#### 5-3. ADJUSTMENT PROCEDURE.

#### 5-4. GENERAL.

Note that adjustments are made by Ampex prior to the shipment of equipment. Verify adjustments when components are either interchanged or replaced. If adjustments are to be made off line, use Alternate Adjustment Procedure. (Refer to paragraph 5-14.)



An insulated-blade screwdriver is recommended for making adjustments to prevent accidental shorting of electrical components.

#### 5-5. SEQUENCE OF ADJUSTMENTS.

Tape transport and power supply adjustments must be verified before Data Electronics adjustments are made. Data Electronics adjustments shall be made in the following sequence.

- 1. Clipping Level
- 2. Preliminary Read Amplifier
- 3. Read Deskew
- 4. Write Check
- 5. Read Amplifier
- 6. Write Deskew
- 7. Read Strobe
- 8. Rate Error
- 5-6. <u>Clipping Level</u>. The bias setting adjustment on the Strobe Generator card determines the clipping level. In the Read Only Mode, the clipping level is at 20 percent. In the Write Check Mode, the clipping level adjustment is at 40 percent. These percentages refer to the base-to-peak amplitude of the signal into the peak detector.
  - Step 1: Connect voltmeter negative lead to pin B8-32, positive lead to TS1-3 (-6 volts).
  - With power ON, select Remote Mode at the Operator Control Panel (OCP). When the REMOTE switch indicator illuminates, the system is ready for operation. Set Write Permit input to the TRUE level. Adjust potentiometer R9 on the Strobe Generator card (B8) to obtain a reading of 1.4 volts on the voltmeter. (See Figure 5-1.)
  - Step 3: Set Write Permit input to the FALSE level. Adjust potentiometer R10 on B8 for 0.6 volt on the voltmeter.

5-7. <u>Preliminary Read Amplifier</u>. The Preliminary Read Amplifier adjustment is made using an IBM master tape. A preliminary check of the read amplifier is necessary to ensure sufficient signal is available to properly operate the read deskew amplifier during read deskew adjustments.

# CAUTION

Write power must be disabled to prevent accidental erasure of the master tape.

- Step 1: Load the master tape without the write enable ring in place. Verify that the FILE PROTECT indicator is illuminated.
- Step 2: Connect the oscilloscope vertical input to pin 12 of the track 1 read deskew amplifier (A2). Position the horizontal sweep to 50 µsec/cm.
- Run the tape forward. The peak-to-peak voltage indicated on the oscilloscope must be 6 to 8 volts. Adjust potentiometer R11 on the read amplifier board if necessary. (Refer to Table 5-3.)
- Step 4: Repeat the procedure outlined in Steps 2 and 3 for each of the remaining tracks.
- 5-8. Read Deskew. The Read Deskew adjustment is made by using the center track as a reference and comparing the track under test with it. The skew correction is accomplished by varying the delay time of a single-shot; the potentiometer of the single-shot is on the Read Deskew board. (See Figure 5-2 and Table 5-2.)
  - Position the potentiometer (R25) on the center track Read Deskew board to its center. (Turn the adjusting screw clockwise until the end of its adjustment is reached, back off the adjusting screw twelve and one-half revolutions.)
  - Step 2: Connect the oscilloscope inputs A and external sync (-) to pin 34 of the center track (track 4 or track 5). Connect input B to pin 34 of track 1 (A2). Set the oscilloscope controls; Vertical inputs DC, Vertical deflection 2 volts/cm, MODE alternate. Adjust the sweep until a single pulse is displayed over 4 to 6 cm.
  - Step 3: Load an IBM master tape on the transport and run the tape forward. Adjust potentiometer R25 on Read Deskew A2 until the trailing edge of waveform B most nearly coincides with the trailing edge of waveform A.




Figure 5-1 Clip Level and Strobe Delay Potentiometers

## TABLE 5-2 READ DESKEW PCB

| TRACK | LOCATION  |
|-------|-----------|
| 1     | A2        |
| 2     | A3        |
| 3     | A4        |
| 4     | A5        |
| 5     | A6        |
| 6     | <b>A7</b> |
| 7     | A8        |
| 8     | A9*       |
| 9     | A10*      |

<sup>\*9</sup> track system only




Figure 5-2 Read Deskew Potentiometers

- Step 4: Repeat Steps 2 and 3 for each of the remaining tracks.
- Step 5: Remove the master tape.

## HOTE

When the bidirectional read deskew operation is taken, repeat Steps 1 through 4. To adjust reverse deskew, read the tape in reverse and adjust potentiometer R43 only.

- 5-9. Write Check. The Write Check procedures are performed with the system performing the write and read function. The write permit and read permit levels must be set TRUE and the transport placed in the Remote Mode of operation. Select high density on the OCP. Verify that the write operation is being performed by checking the write amplifiers.
  - Step 1: Install the write enable ring. Load a scratch-pad tape on the transport. Set the Write Permit and Read Permit inputs TRUE. Write all ONEs at the high density rate.
  - Step 2: Connect the oscilloscope input to pin 34 of track 1 of the write amplifier (A-14). A voltage spike of approximately 10 volts should occur for every other current transition through the write head. Repeat for pin 30.
  - Step 3: Repeat the procedure of Step 2 for the remaining tracks.


#### 5-10. Read Amplifier.

- Step 1: Continue to write all ONEs. Connect the oscilloscope input to pin 12 of the read amplifier deskews. (Refer to Table 5-3.)
- Step 2: Adjust the associated read amplifier gain potentiometer for 8 volts peak-to-peak as indicated on the oscilloscope. (See Figure 5-3.)
- Step 3: Repeat the above procedure for the remaining channels.

TABLE 5-3
READ AMPLIFIER ADJUSTMENTS

| TRACK | *OSCILLOSCOPE<br>CONNECTION | POTENTIOMETER<br>LOCATION |
|-------|-----------------------------|---------------------------|
| 1     | A2-12                       | B2 Upper                  |
| 2     | A3-12                       | B3 Lower                  |
| 3     | A4-12                       | B3 Upper                  |
| 4     | A5-12                       | B4 Lower                  |
| 5     | A6-12                       | B4 Upper                  |
| 6     | A7-12                       | B5 Lower                  |
| 7     | A8-12                       | B5 Upper                  |
| 8     | A9-12                       | B6 Lower                  |
| 9     | A10-12                      | B6 Upper                  |

<sup>\*</sup>Read Amplifier adjustments are observed on Read Deskew PCBs.



<sup>\*</sup>Read Track and PCB Designations for Reference Only

Figure 5-3
Read Amplifier Adjustments

5-11. Write Deskew. Write Deskew adjustment is made by comparing the center track output of the Read Deskew with each of the remaining tracks. The Read Deskew adjustment described in paragraph 5-8 shall have been performed before this adjustment is attempted.

Step 1: Connect oscilloscope inputs A and external sync (-) to pin 34 of the center track read deskew. Connect input B to pin 34 of the track 1 deskew. Set the Horizontal sweep so that a single pulse is displayed over 4 to 6 cm. Set the Vertical MODE to alternate sweeps, Vertical sensitivity to 2 volts/cm.

Step 2: Adjust potentiometer R1 on the center track Write Deskew board (Figure 5-4) to its center position. (Turn the adjusting screw clockwise to the end of its travel, back off twelve and one-half revolutions.)

Step 3: Adjust potentiometer R1 on track 1 Write Deskew until the trailing edge of waveform B most nearly coincides with the trailing edge of waveform A.

Step 4: Repeat the above procedure for each of the remaining tracks. (Refer to Table 5-4.)

TABLE 5-4 WRITE DESKEW PCB

| TRACK | LOCATION   |
|-------|------------|
| 1     | A2         |
| 2     | A3         |
| 3     | A4         |
| 4     | <b>A</b> 5 |
| 5     | A6         |
| 6     | <b>A</b> 7 |
| 7     | <b>A</b> 8 |
| 8     | A9*        |
| 9     | A10*       |

<sup>\*9</sup> track system only




Figure 5-4
Write Deskew Potentiometer

- 5-12. Read Strobe. The Strobe Generator is adjusted for the proper delay time while writing all ONEs at the required data transfer rate. Table 5-5 lists bit densities and the associated adjustment. See Figure 5-1 for potentiometer location on the PCB.
  - Step 1: Connect the oscilloscope inputs A and external sync (-) to pin 10, input B to pin 24 of the Strobe Generator (B8). Select high density at OCP.
  - Run the tape forward while writing all ONEs. Adjust potentiometer R13 (B8) for proper delay time. (Refer to Table 5-5 and Figure 5-1.)
  - Step 3: Select low density input at OCP. Adjust potentiometer R14 for designated delay time. (Refer to Table 5-5 and Figure 5-1.)

TABLE 5-5
READ STROBE ADJUSTMENT

| DENSITY | 36 IPS  | 75 IPS  | 112.5 IPS | 120 IPS  | 150 IPS   |
|---------|---------|---------|-----------|----------|-----------|
| 200 cpi | 69 µsec | 33 μsec | 22 μsec   | 20 μsec  | 16.7 μsec |
| 556 cpi | 25 μsec | 12 μsec | 8 µsec    | 7 μsec   | 6 μsec    |
| 800 cpi | 17 μsec | 8 µsec  | 5.5 μsec  | 5.2 μsec | 4 μsec    |

- 5-13. Rate Error. The Error Check PCB is located at B12. The potentiometer controlling the delay time is located on the PCB.
  - Step 1: Connect input A and the external sync inputs of the oscilloscope to pin 23 of B12. Connect input B to pin 27.
  - Step 2: Select high density input at the OCP. Write all ONEs. Adjust potentiometer R12 until the trailing edge of the pulse on channel B is delayed from the leading edge of the channel A display by the amount determined from Table 5-6.

TABLE 5-6
RATE ERROR DELAY

| μsec 16 | μsec 1  | 1 μsec   10 | 0 μsec 8  | μsec    |
|---------|---------|-------------|-----------|---------|
| μsec 11 | μsec 7. | .4 μsec 6   | .9 μsec 5 | .5 µsec |
|         |         |             |           |         |

### 5-14. ALTERNATE ADJUSTMENT PROCEDURE.

The alternate adjustment procedure may be used to make off-line adjustments. The tape transport must be in the LOCAL mode when making off-line adjustments.

#### 5-15. GENERAL.

The output of a square-wave generator may be applied to test points TP1 and TP2 (TP2 is ground) to write a series of ONEs on all tracks. Verify transport and power supply adjustments. Sequence of off-line adjustments are the same as listed in paragraph 5-5.

# CAUTION

To prevent accidental damage to external equipment, disconnect the input at connector I5 of the Data Electronics.

- 5-16. <u>Clipping Level</u>. The Clipping Level is adjusted in the manner described in paragraph 5-6. The Input Buffer PCB at B16 is extracted from B16 to simulate a Write Permit TRUE signal.
- 5-17. Read Deskew. The Read Deskew adjustments are as described in paragraph 5-8. For a Read Forward only system, ensure that -12 volts (TRUE) is at pin 21 of the Read Deskew PCB. For bidirectional Read Deskew, connect -12 volts to pin 26 of J5 on the Data Electronics before performing Forward Deskew adjustment. For Reverse Deskew adjustment, remove the -12 volts from pin 26 of J5 and connect 0 volts to pin 26.



Ensure that the square-wave generator is terminated with the correct load resistance.

5-18. Write Check. The Read-after-Write Check and Read Amplifier and Write Deskew adjustments are made in the manner described in paragraphs 5-9, 5-10, and 5-11 with the following exceptions.

Connect a square-wave generator to TP1 and TP2 on the Data Electronics assembly. Simulate Write Permit and Run/Stop TRUE by removing the Input Buffer PCB from B16. Set the frequency of the square-wave generator according to Table 5-6. Adjust the output amplitude for 0 to -12 volts. For a bidirectional read system, connect -12 volts to pin 26 of J5 on the Data Electronics.

5-19. Read Strobe, Rate Error. The Read Strobe and Rate Error adjustments are made in the manner described in paragraphs 5-12 and 5-13 with the following exceptions. The square-wave generator is connected as described in paragraph 5-18. The generator frequencies required to simulate the bit density are listed in Table 5-7.

TABLE 5-7
TEST DESKEW INPUT REQUIREMENT
(SYSTEM DATA TRANSFER RATE)

| DENSITY | 36 IPS  | 75 IPS  | 112.5 IPS | 120 IPS | 150 IPS |
|---------|---------|---------|-----------|---------|---------|
| 200 cpi | 7.2 kc  | 15 kc   | 22.5 kc   | 24 kc   | 30 kc   |
| 556 cpi | 20 kc   | 41.7 kc | 62.5 kc   | 66 kc   | 83.4 kc |
| 800 cpi | 27.8 kc | 60 kc   | 90 kc     | 96 kc   | 120 kc  |

#### 5-20. TROUBLESHOOTING PROCEDURE.

The Data Electronics circuits are on plug-in type printed circuits boards (PCBs). The trouble shooting charts, Tables 5-9 and 5-10, facilitate the isolation of the malfunctioning PCB. The location and function of each PCB is shown in Figure 2-1.

The Theory of Operation in Section IV, the Printed Circuit Descriptions in Section VI, and the logic diagram in Section VII provide the information required for more extensive troubleshooting.

Check the equipment for evidence of damage, that no wires are disconnected and that the PCBs are firmly seated in their proper location.

#### 5-21. PRELIMINARY TESTS.

Establish that the input signals controlling the Data Electronics are as required. Table 5-8 lists the input function, the signal requirement and the test point. These tests are made at the output of the buffer amplifiers. Should the input signals not be as required, the possibility of a malfunctioning Input Buffer card exists. A check may be made by exchanging the card in B16 with B15. Use an oscilloscope to make all tests. Refer to the logic diagram in Section VII while performing all tests.

A write operation cannot be performed unless at least one Write Data input line is TRUE. The input data may be coincident with the Write Strobe pulse or may be held in the TRUE condition by a continuous -9 to -25 volt level. Removing Input Buffer board B15 will have the effect of conditioning tracks 1 through 8 to write all ONEs.

To determine that the write operation is being performed, connect the oscilloscope input lead to pin 24 of any Write Amplifier board, A14 through A22. A 10-volt spike should be present. The repetition rate is a function of the Write Strobe.

The read function is controlled by the read permit level and the strobe generator. Should no data output be present, determine if data is being read by any of the read tracks by checking the OR clock line at the Strobe Generator (B8-10). A negative-going pulse should be observed. The repetition rate will be determined by the data transfer frequency. Should the test confirm that data is being read by the read heads, but no data is being presented to the outputs, investigate the condition of read permit line at pin 9 of the write power gate (A24). The level of read permit at this point must be 0 volts. Should the level not be 0 volts, replace the write power gate. The read strobe and the AC register reset pulses must be present at pins 24 and 22, the read strobe pulse is positive-going, the reset pulse is the inverse of the strobe pulse. Should the signals not be as indicated in the preceding test, replace strobe generator B8.

TABLE 5-8 INPUT SIGNALS

| INPUT FUNCTION         | TEST POINT | SIGNAL      |
|------------------------|------------|-------------|
| Write Reset            | B16-14     | 0V          |
| Write Permit           | B16-20     | -12V        |
| Write Strobe           | B16-22     | -12V pulses |
| Read Permit            | B16-26     | -12V        |
| Run/Stop (or Fwd/Stop) | B16-28     | -12V        |

#### 5-22. TROUBLESHOOTING TABLES.

Troubleshooting Tables 5-9 and 5-10 may be used as a guide to further investigate any malfunction existing in the Data Electronics.

TABLE 5-9
WRITE SECTION TROUBLESHOOTING PROCEDURE

| FAILURE INDICATION   | REMEDY  |
|--|---|
| <ul> <li>A. Input Buffer output at B16-20 is at 0 volts</li> <li>B. Output of Write Power Gate at pins A24-28, 29, and 30 is at 0 volts</li> </ul> | Replace PCB B16  Verify that Write Enable Ring is in place. If ring is in place and the malfunction still exists, replace PCB A24   |
| C. Write Register Reset output at B8-30 is +12 volts when Write Permit at B8-28 and Run at B8-20 are at -6 to -12 volts                            | Replace PCB B8  |
| D. Either a constant 0 volts<br>or a constant -12 volts<br>Write Strobe signal at<br>B16-22  | Replace PCB B16   |
| A. Write Data output from the input buffer of the mal-functioning track remains at 0 volts when ONEs are being written on that track               | Replace the PCB corresponding to the mal-functioning track  |
| B. Input to the Write Amplifier is negative and the Write Strobe is present, but no output at pins 30 and 34 of the Write Amplifier                | Replace Write Amplifier PCB associated with the malfunctioning track (A14 through A22)  |
|  | <ul> <li>A. Input Buffer output at B16-20 is at 0 volts</li> <li>B. Output of Write Power Gate at pins A24-28, 29, and 30 is at 0 volts</li> <li>C. Write Register Reset output at B8-30 is +12 volts when Write Permit at B8-28 and Run at B8-20 are at -6 to -12 volts</li> <li>D. Either a constant 0 volts or a constant -12 volts Write Strobe signal at B16-22</li> <li>A. Write Data output from the input buffer of the malfunctioning track remains at 0 volts when ONEs are being written on that track</li> <li>B. Input to the Write Amplifier is negative and the Write Strobe is present, but no output at pins 30 and 34 of the Write</li> </ul> |

# TABLE 5-10 READ SECTION TROUBLESHOOTING PROCEDURE

| MALFUNCTION  | FAILURE INDICATION   | REMEDY   |
|--|--|--|
| 1. No output on any track as measured at the output of the | A. Read Permit output at B16 is 0 ±0.5 volts   | Replace PCB B16  |
| output drivers   | B. Read Register DC Reset at A24-9 is at -6 volts  | Replace PCB A24  |
|  | C. OR Data input at B8-10 re-<br>mains at a constant -6 volts  | One of the Read Deskew<br>Boards A2 through A10<br>is malfunctioning. Re-<br>place malfunctioning PCB. |
|  | D. Read Permit is negative at B8-12 and an OR Data signal is present at B8-10 but no Read Strobe pulse at B8-24 or no Read Register Reset output at B8-22  | Replace PCB B8   |
|  | E. Read Amplifier output of 6 to 8 volts peak-to-peak at pins 12 and 14 of A2 through A10 but no OR Data output at pin 35 of A2 through A10. Clipping Level input at pins 24 of A2 through A10 at -10 volts or greater | Decrease clipping level (refer to paragraph 5-6). If clipping level will not decrease, replace PCB B8  |
|  | F. No Read Register Reset output at B8-22 or no Read Strobe at B8-24 when OR data is present at B8-10.  Both High and Low Density Select at B8-34 and B9-35 are at a voltage other than -12 volts                      | Replace PCB A24.   |

# TABLE 5-10 READ SECTION TROUBLESHOOTING PROCEDURE (Continued)

|    | MALFUNCTION  |            | FAILURE INDICATION  | REMEDY  |
|----|--|------------|---|---|
| 2. | No output from a particular track at the output of the Output Driver | <b>A</b> . | No Read Amplifier output<br>at pins 12 and 14 of the<br>Read Deskew boards of<br>the malfunctioning track   | Adjust Read Amplifier of malfunctioning track. (Refer to paragraph 5-7.) If malfunction is not corrected, replace Read Amplifier board and adjust. If malfunction still exists, replace Read Deskew board of malfunctioning track |
|    |  | В.         | No output at pin 32 of the<br>Read Deskew board of the<br>malfunctioning track, but<br>6 to 8 volts peak-to-peak<br>measured at pins 12 and<br>14 of that PCB | Replace Read Deskew<br>PCB of the malfunctioning<br>track   |
|    |  | c.         | No output signal from the output driver of the mal-functioning track even though both inputs to the output driver are TRUE                                    | Replace PCB B13 or B14  |
|    |  |            |   |   |
|    |  |            |   |   |

# SECTION VI CIRCUIT DESCRIPTIONS

# 6-1. INTRODUCTION.

This section contains circuit descriptions of the printed circuit board assemblies. The descriptions are in alphabetical order as shown on Table 6-1. Schematics and assembly drawings are located in Section VII.

TABLE 6-1 LIST OF CIRCUIT DESCRIPTIONS

| CIRCUIT DESCRIPTION        | SCHEMATIC |
|----------------------------|-----------|
| Error Check                | 3109873   |
| Exclusive OR               | 3104452   |
| Input Buffer               | 3107038   |
| Output Driver              | 3107043   |
| Read Amplifier             | 3107118   |
| Read Deskew                | 3107253   |
| Read Deskew, Bidirectional | 3109930   |
| Select Logic               | 3111158   |
| Strobe Generator           | 3107058   |
| Write Amplifier            | 3112345   |
| Write Power Gate           | 3107128   |

This card contains the circuits required to perform the Write Check function.

#### 2. THEORY OF OPERATION.

The Write Check function checks the read-after-write data for Parity, Rate and Echo errors. The outputs of the Parity, Rate and Echo check circuits are ORed together such that a Write Check error is generated at the card output if either a Parity, Rate or Echo error is generated.

<u>Parity</u>. The Parity input is ANDed with the Read Register Reset by the AND gate made up of  $\overline{R17}$  and CR10. The Read Register Reset pulse occurs simultaneously with the Read Clock. The output of the AND gate drives diode CR13, which is an input to the OR gate driving Q6.

Rate Check. The Rate Check circuit checks the period between successive Read Register Reset pulses and generates an output from the AND gate made up of CR11, CR12, and R18 whenever the period between Reset pulses decreases beyond an adjustable threshold. The Rate circuit operates as follows.

A negative Register Reset pulse turns Q1 ON, forcing the single-shot SS-1 (Q2 and Q3) to trigger. At the end of single-shot SS-1's delay, the single-shot SS-2 (Q4 and Q5) is set. The output of SS-2 is ANDed with the next arriving Register Reset pulse. The sum of the delays of SS-1 and SS-2 is adjusted by potentiometer R12 to give a total delay of 0.67 (1/upper Data Transfer frequency). Under normal conditions the next arriving Register Reset pulse will not coincide with the output of SS-2 and the AND gate will give no output. If the tape speed was slow at the time of writing such that the distance between frames was decreased to 0.67 (normal frame time) or less, then coincidence will occur at the AND gate and a Rate Error will be indicated.

<u>Echo Check</u>. The Echo Check circuit verifies that at least one Head Driver changes state after each Write Strobe. The Echo Check circuit operates as follows.

The flip-flop made up of transistors Q16 and Q17 is held reset at all times that the Write Amplifiers are reset. This is done by the Write Register DC Reset input at pin 19. When writing, the Write Register DC Reset is FALSE and the flip-flop is no longer forced reset. The Write Strobe input at pin 11 causes the single-shot (SS-3), made up of Q10 and

#### 2. THEORY OF OPERATION. (Continued)

Q11 to trigger. The output of SS-3 is inverted by the inverter made up by Q12. The flip-flop is set by the single-shot at the moment that the single-shot triggers. The input to the AND gate at CR26 is held FALSE for the duration of the delay of SS-3.

The Echo outputs from the Write Amplifiers arrive at pin 15 before the delay of SS-3 ends, and the first arriving Echo resets the flip-flop. If there is no Echo input after a Write Strobe, the flip-flop remains set and at the end of the delay of SS-3, the flip-flop output coincides with the output of the inverter, made up of Q12, and an Echo Error output is generated by the AND gate.

OR Gate. The outputs from the Parity, Rate and Echo AND gates drive the OR gate made up of CR13, CR14, and CR29. This gate drives the circuit made up of Q6 and Q7 which limits the duration of the Write Check Error output pulse. Resistor R24 and diode CR16 make up an AND gate ANDing the Write Permit with the Write Check Error output. Q8 makes up the inverter that repowers the Write Check output.

#### 3. OPERATIONAL CHARACTERISTICS.

| FUNCTION                | UP LEVEL           | DOWN LEVEL             |
|-------------------------|--------------------|------------------------|
| Write Permit            | 0 ±0.5 volt        | -12 volts              |
| Parity                  | 0 ±0.5 volt        | -12 volts              |
| Read Register Reset     | 0 ±0.5 volt        | -6 volts most positive |
| Write Strobe            | 0 ±0.5 volt        | -6 volts               |
| Write Register DC Reset | +12 volts          | Open circuit           |
| Echo                    | +5 volt transition |                        |
| Write Check Error       | 0 ±0.5 volt        | -12 volts              |

| VOLTAGE     | CURRENT |
|-------------|---------|
| +12 VDC ±3% | 20 ma   |
| -12 VDC ±3% | 78 ma   |
| - 6 VDC ±4% | 16 ma   |

This card contains four independent logic elements. Two of the elements require external termination. Each element performs an Exclusive OR function. Electrically, the output assumes UP level only when the polarities of the two inputs are dissimilar.

#### 2. TRUTH TABLE.

| INPUT 1 | INPUT 2 | OUTPUT |
|---------|---------|--------|
| -6      | -6      | -6     |
| -6      | 0       | 0      |
| 0       | -6      | 0      |
| 0       | 0       | -6     |

#### 3. THEORY OF OPERATION.

Diodes CR1 and CR2 comprise an OR gate. Diodes CR3 and CR4 comprise an AND gate. Transistors Q1 and Q2 are inverters.

Two 0 volt inputs forward bias CR1 and CR2 which conduct and place a positive voltage on the base of Q1 (with respect to the emitter), causing Q1 to cut off. Diodes CR3 and CR4 are back biased and 0 volt appears at the anode of CR6. With Q1 cut off, CR6 is forward biased and conducts, placing 0 volt on the base of Q2. Transistor Q2 is cut off and -6 volts appears at the output.

Zero volt at Input 1 and -6 volts at Input 2 will cause the following sequence of events. Diode CR1 is forward biased and conducts, causing CR2 to be back biased, placing 0 volt on the base of Q1 and causing Q1 to cut off. Diode CR4 is forward biased and conducts, causing CR3 to be back biased and placing -6 volts on the anode of CR6. With Q1 cut off, CR6 is forward biased and conducts, placing -6 volts on the base of Q2. Transistor Q2 conducts and 0 volt appears at the output. When the input voltages are reverse, (-6 volts at Input 1 and 0 volt at Input 2), the circuit action is the same except that diodes CR2 and CR3 conduct and CR1 and CR4 are cut off.

Two -6 volt inputs reverse bias CR1 and CR2 which drives the base of Q1 negative and Q1 conducts. Diodes CR3 and CR4 are forward biased and conduct, placing -6 volts on the anode of CR6. With Q1 conducting and CR6 back biased, the base of Q2 goes positive. Transistor Q2 cuts off and -6 volts appears at the output.

# 4. OPERATIONAL CHARACTERISTICS

|           | INPUT                                 |                   | OUTPUT       |                |
|-----------|---------------------------------------|-------------------|--------------|----------------|
| FUNCTION  | UP LEVEL                              | DOWN LEVEL        | UP LEVEL     | DOWN LEVEL     |
| Voltage   | 0.0V to -0.5V                         | -5V to -13V       | 0.0V to 0.5V | -5.7V to -6.7V |
| Current   | 5.4 ma max                            | 1 ma max at -6.3V | 13.5 ma max  | 1 ma max       |
| Rise Time |                                       |                   | 150 ns max*  |                |
| Fall Time |                                       |                   | 1100 ns max* |                |
| Delay     | 750 ns max** Signal Propagation Delay |                   |              |                |

<sup>\*</sup>With 220 pf load returned to ground or 390 pf returned to ground in parallel with 430 ohms returned to -6 volts.

| VOLTAGE     | CURRENT    |
|-------------|------------|
| +12 VDC ±3% | 11 ma max  |
| -12 VDC ±3% | 60 ma max  |
| - 6 VDC ±4% | 6.8 ma max |

<sup>\*\*</sup>Total delay of 4 circuits in series.

This card contains eight identical, independent input buffer circuits. Each circuit provides a non-inverted output and has an input noise rejection of approximately 5 volts.

#### 2. THEORY OF OPERATION.

With 0 volt input, Q1 conducts and -6 volts appears at the collector of Q1. Q2 is driven into saturation by base current via R4. With Q2 conducting, the output is zero.

With -12 volts input, Q1 is reverse biased and cut off. The base of Q2, through R4, goes positive, driving Q2 to cutoff. With Q2 cut off, the output is -12 volts.

#### 3. OPERATIONAL CHARACTERISTICS.

|           | INPUT       |            | OUTPUT     |                     |
|-----------|-------------|------------|------------|---------------------|
| FUNCTION  | HIGH LEVEL  | LOW LEVEL  | HIGH LEVEL | LOW LEVEL           |
| Voltage   | 0.00 ±1.25V | -12 ±12V   | 0.5V max   | -12V thru 2.7K ±10% |
| Current   | 2.6 ma max  | 4.7 ma max | 30 ma max  | -12V thru 2.7K ±10% |
| Rise Time |             |            | 100 ns max |                     |
| Fall Time |             |            | 500 ns max |                     |

| VOLTAGE     | CURRENT           |
|-------------|-------------------|
| +12 VDC ±3% | +40 ma max        |
| -12 VDC ±3% | -40 ma max        |
| - 6 VDC ±4% | +56 to -19 ma max |

Eight identical output driver circuits are mounted on this card. Each circuit provides a two-way gating function.

#### 2. TRUTH TABLE.

| INPUT 1 | INPUT 2 | OUTPUT |
|---------|---------|--------|
| HIGH    | HIGH    | LOW    |
| HIGH    | LOW     | HIGH   |
| LOW     | HIGH    | HIGH   |
| LOW     | LOW     | HIGH   |

#### 3. THEORY OF OPERATION.

During the following discussion, a 2K output load is assumed. When both inputs are at the high level of zero volts, the input to the base of Q1 becomes positive. Q1 is cut off. When Q1 cuts off, the base of Q2 goes negative. Q2 conducts and functions as an emitter follower until the output reaches approximately -12 volts.

When either one or both inputs are at the low level of -6 volts, the input to the base of Q1 goes negative and Q1 conducts. The base of Q2 goes positive with respect to emitter of Q2 and Q2 cuts off. The output is zero volts.

#### 4. OPERATIONAL CHARACTERISTICS.

|          | I          | NPUT              | OUT        | PUT       |
|----------|------------|-------------------|------------|-----------|
| FUNCTION | HIGH LEVEL | LOW LEVEL         | HIGH LEVEL | LOW LEVEL |
| Voltage  | 0V to -1V  | -5V to -12V       | 0V to -1V  | -12 ±2V   |
| Current  | 350 µa max | 1.5 ma max at -6V | 5 ma max   | 5 ma max  |

|    | VOLTAGE     | CURRENT     |
|----|-------------|-------------|
| 20 | +12 VDC ±3% | 5.5 ma max  |
|    | -12 VDC ±3% | 55.0 ma max |

This card contains two independent and identical circuits. Each circuit is a three-stage, variable gain, linear differential preamplifier.

#### 2. THEORY OF OPERATION.

The inputs to the differential preamplifiers are direct coupled to the Read Heads. The first stage, made up of Q1 and Q2, is a typical differential amplifier. The collectors of Q1 and Q2 are capacitively coupled to the second differential stage, made up of Q3 and Q4. A gain potentiometer, R11, is connected between the collectors of Q3 and Q4 to provide a variable gain adjustment. The second state output is capacitively coupled to the third stage made up of Q5 and Q6. Third stage output of Circuit Number 1 appears at pins 14 and 16. Output of Circuit Number 2 appears at pins 22 and 24.

The differential input impedance is from 7K minimum to 15K maximum across the input terminals. Input voltages are from 12 mv to 24 mv peak-to-peak differentially.

To measure gain, band pass, and output amplitude, the Read Amplifier board must be loaded with the Read Deskew board, assembly 3107252-10. Gain is 310 minimum at the maximum setting of potentiometer R11. Band pass is from 90 cps minimum to 35KC maximum with gain set to maximum. The output amplitude is 3.7 volts peak-to-peak minimum without limiting.

| VOLTAGE     | CURRENT   |
|-------------|-----------|
| +12 VDC ±3% | 10 ma max |
| -12 VDC ±3% | 10 ma max |

This card contains one stage of a differential amplifier, a clipping circuit, a peak detector, a deskew single-shot, and a skew register flip-flop.

#### 2. THEORY OF OPERATION.

The differential input from pins 8 and 10 is applied to the differential amplifier made up of Q1 and Q2. The output of the amplifier is summed with the Clipping Bias input from pin 16, and appears at the bases of Q3 and Q4. Q3 and Q4 form a full-wave rectifier with power gain. The amplitude of the Rectifier output is a function of the Clipping Bias input and appears at the base of emitter follower Q5. Q5 is directly coupled to Q6 and Q7. When the input to Q5 goes positive, Q5 drives the bases of Q6 and Q7 positive. Q6 conducts, charging capacitor C11, and Q7 cuts off. Capacitor C11 reaches maximum charge at the peak of the input waveform at the base of Q6. Following the peak of the waveform, the voltage begins to drop. C11 is charged to the peak voltage and holds the emitter of Q6 to that level. When the voltage at the base of Q6 drops, the base-emitter junction becomes back biased and Q6 cuts off. At the moment Q6 cuts off, the collector of Q6 goes positive, turning on emitter follower Q8. As input to the base of Q7 drops, Q7 begins to conduct and fully discharges C11 when the input waveform reaches zero. The circuit is then prepared for the next positive-going signal. When Q8 conducts, Q9 also conducts, causing Q10 to conduct. When Q10 conducts, a positive signal is fed via CR4 and C12 into the single-shot made up of Q11 and Q12. The output of the single-shot goes negative for the duration of its time delay. The single-shot time delay is dependent on the RC network of C13, R25, and R26. At the end of the time delay, the collector of Q12 goes positive, causing Q13 to conduct. The collector of Q13 goes negative, generating an OR Clock output at pin 35. At the time the collector of Q12 goes positive, the read register flip-flop made up of Q14 and Q15 is set. The flip-flop is later AC reset by a positive-going pulse from AC Reset input, pin 24. The flipflop may also be forced to reset by a Skew Register DC Reset input from pin 26 through R37. The flip-flop output appears at pins 30 and 32.

| VOLTAGE     | CURRENT   |
|-------------|-----------|
| +12 VDC ±3% | 16 ma max |
| -12 VDC ±3% | 40 ma max |
| - 6 VDC ±4% | 80 ma max |

This card contains one stage of a differential amplifier, a Clipping circuit, a peak detector, a deskew single-shot, and a skew register flip-flop. The deskew single-shot provides two adjustable deskew delays, which are selected by applying +12 volts at one of two inputs.

#### 2. THEORY OF OPERATION.

The Differential input from pins 8 and 10 is applied to the differential amplifier made up of Q1 and Q2. The output of the amplifier is summed with the Clipping Bias input from pin 16, and appears at the bases of Q3 and Q4. Q3 and Q4 form a full-wave rectifier with power gain. The amplitude of the Rectifier output is a function of the Clipping Bias input and appears at the base of emitter follower Q5. Q5 is directly coupled to Q6 and Q7. When the input to Q5 goes positive, Q5 drives the bases of Q6 and Q7 positive. Q6 conducts, charging capacitor C11, and Q7 cuts off. Capacitor C11 reaches maximum charge at the peak of the input waveform at the base of Q6. Following the peak of the waveform, the voltage begins to drop. C11 is charged to the peak voltage and holds the emitter of Q6 to that level. When the voltage at the base of Q6 drops, the base-emitter junction becomes back biased and Q6 cuts off. At the moment Q6 cuts off, the collector of Q6 goes positive, turning on emitter follower Q8. As input to the base of Q7 drops, Q7 begins to conduct and fully discharges C11 when the input waveform reaches zero. The circuit is then prepared for the next positive-going signal. When O8 conducts, O9 also conducts, causing Q10 to conduct. When Q10 conducts, a positive signal is fed via CR4 and C12 into the single-shot made up of Q11 and Q12 The output of the single-shot goes negative for the duration of its time delay. The single-shot time delay is dependent on the RC network of C13, R25, and R26 when -12 volts is applied at pin 21, or C13, R43 and R26 when -12 volts is applied at pin 20. Diodes CR16 and CR17 isolate the two inputs. At the end of the time delay, the collector of Q12 goes positive, causing Q13 to conduct. The collector of Q13 goes negative, generating an OR Clock output at pin 35. At the time the collector of Q12 goes positive, the read register flip-flop made up of Q14 and Q15 is set. The flip-flop is later AC reset by a positive-going pulse from AC Reset input, pin 24. The flip-flop may also be forced to reset by a Skew Register DC Reset input from pin 26 through R37. The flip-flop output appears at pins 30 and 32.

| VOLTAGE     | CURRENT   |
|-------------|-----------|
| +12 VDC ±3% | 16 ma max |
| -12 VDC ±3% | 40 ma max |
| - 6 VDC ±4% | 80 ma max |

#### 1. GENERAL DESCRIPTION.

This card contains six independent circuits as follows: two Input Buffers, one Output Driver, one Inverter, one Hi/Lo Density Select Driver, and one Deskew and Amplifier Select Driver.

### 2. THEORY OF OPERATION.

<u>Input Buffers</u>. The input to Buffer #1 is at pin 12 and the output is at pin 15. The input to Buffer #2 is at pin 13 and the output is at pin 16. The Input Buffer circuits are identical. Only Input Buffer #1 is described.

With 0 volts input, Q5 conducts and -6 volts appears at the collector of Q5. Q6 is driven into saturation by base current via R14. With Q6 conducting, the output is zero.

With -12 volts input, Q5 is reverse biased and cuts off. The base of Q6, through R14, goes positive, driving Q6 to cutoff. With Q6 cut off, the output is -12 volts.

Output Driver. The Output Driver circuit has two inputs at pins 18 and 19, and an output at pin 17. The theory of operation is as follows.

During the following discussion, a 2K output load is assumed. When both inputs are at the high level of zero volts, the input to the base of Q14 becomes positive. Q14 is cut off. When Q14 cuts off, the base of Q15 goes negative. Q15 conducts and functions as an emitter follower until the output reaches approximately -12 volts.

When either one or both inputs are at the low level of -6 volts, the input to the base of Q14 goes negative and Q14 conducts. The base of Q15 goes positive with respect to emitter of Q15 and Q15 cuts off. Output is zero volts.

<u>Inverter</u>. The Inverter circuit has an input at pin 9 and an output at pin 10. The theory of operation is as follows.

When Read Permit input is -12 volts, Q9 is biased to cutoff and the output is 0 volts. When Read Permit input is 0 volts, Q9 is conducting and the output is -6 volts.

Density Select Driver. The Density Select Driver input is at pin 25 and the outputs are at pins 21 and 23. The theory of operation is as follows.

The Density Select Driver input is controlled by a pushbutton on the OCP. When the input at pin 25 is 0 volts (Low Density), Q10 and Q11 are cut off. High Density output at pin 23 is open circuit. Q12 and Q13 are conducting and Low Density output at pin 21 is -12 volts.

When the input at pin 25 is -12 volts (High Density), Q10 and Q11 are conducting. High Density output at pin 23 is -12 volts. Q12 and Q13 are cut off and Low Density output at pin 21 is open circuit.

<u>Deskew and Amplifier Select Driver</u>. The Deskew and Amplifier Select Driver input is at pin 27 and the Deskew Select outputs are at pins 29 and 31, and Amplifier Select outputs are at pins 32 and 33.

The theory of operation is as follows. An input of -12 volts causes Q1 and Q2 to conduct and Q3 and Q4 to cut off. When Q2 is conducting, the outputs at pins 31 and 32 are driven to approximately -12 volts by transistor Q2.

When Q4 is cut off, the output at pin 29 goes to +12 volts and the output at pin 33 is isolated from pin 29 by back biased diode CR5.

An input of 0 volts causes Q1 and Q2 to cut off and Q3 and Q4 to conduct. When Q4 is conducting, the outputs at pins 29 and 33 are driven to approximately -12 volts by transistor Q4. The output at pin 31 goes to +12 volts and the output at pin 32 is isolated from pin 31 by back biased diode CR2.

# 3. OPERATIONAL CHARACTERISTICS.

|                     |                                |                     |                           | <del>,</del>                        |                     |
|---------------------|--------------------------------|---------------------|---------------------------|-------------------------------------|---------------------|
|                     |                                | INP                 | UT                        |                                     | DUTPUT              |
| CIRCUIT             | PARAMETER                      | HIGH LEVEL          | LOW LEVEL                 | HIGH LEVEL                          | LOW LEVEL           |
|                     | Voltage                        | 0.00 ±1.25V         | -12 ±2V                   | 0.5V max                            | -12V thru 2.7K ±10% |
| Input               | Current                        | 2.6 ma max          | 4.7 ma max                | 30 ma max                           | -12V thru 2.7K ±10% |
| Buffer              | Rise Time                      | 100 ns              |                           | 100 ns                              |                     |
|                     | Fall Time                      |                     | 100 ns                    |                                     | 500 ns max          |
| Output              | Voltage                        | 0V to -1V           | -5V to -12V               | 0V to -1V                           | -12 ±2V             |
| Driver              | Current                        | 350 µa max          | 1.5 ma max<br>at -6 volts | 5 ma max                            | 5 ma max            |
| Density<br>Select   | Voltage                        | -0.5V most negative | -5.5V least negative      | 0.3V more positive than -12V supply | Open circuit        |
| Read<br>Permit      | Voltage                        | -0.5V most negative | -5.5V least negative      | +0.5V max                           | -6.0 ±0.5V          |
| Deskew &            | Voltage<br>Deskew              | 0.00 ±1.25V         | -9V to -25V               | +12V with no load                   | -12V                |
| Amplifier<br>Select | Voltage<br>Amplifier<br>Select | 0.00 ±1.25V         | -9V to -25V               | 0.0 ±0.8V<br>with no<br>load        | -12V                |

### 1. GENERAL DESCRIPTION.

This card contains four separate circuits. These circuits generate the Read Strobe, AC Read Register Reset signal, a Write Register DC Reset signal, and a Clipping Level output.

### 2. THEORY OF OPERATION.

Read Strobe and Read Register AC Reset. The Read Strobe circuit generates a Read Strobe and a Read Register AC Reset output at the time of the arrival of the first OR Clock input. The OR Clock (-) and Read Permit (-) inputs are fed to an AND gate comprised of CR1, CR2, and R20. The output of the gate goes negative, driving the base of Q6 negative, and Q6 conducts. The collector of Q6 goes positive, the OR Clock output at pin 14 goes positive, and a positive spike is coupled to the collector of Q7 through diode CR5 and capacitor C6. Q7 is the first transistor in a three-transistor flip-flop made up of Q7, Q8, and Q9. The positive pulse arriving at the collector of Q7 triggers the single-shot and the collector of Q9 goes negative for the duration of the single-shot delay. At the end of the delay, the collector of Q9 goes positive. This positive-going transition is coupled through CR12 and charges C11. When C11 is charged, the base of Q10 goes positive and Q10 cuts off. (Q10 remains cut off until capacitor C11 discharges to a level which causes the base of Q10 to go negative.) The period in which Q10 is cut off is approximately 1.5 µs. While Q10 is cut off, Q11 cuts off, and the collector of Q11 goes positive causing the Read Strobe output at pin 24 to go positive. The collector of Q11 remains positive for the period of time Q10 is cut off. When the collector of Q11 goes positive, Q12 cuts off and the collector of Q12 goes negative. When Q10 conducts, Q11 conducts and the Read Strobe output at pin 24 goes negative. The negative transition of the Read Strobe is the trailing edge of the Read Strobe pulse. When the collector of Q11 goes negative, Q12 conducts and the collector of Q12 goes positive. The positive transition of Q12 is the Read Register AC Reset signal, and appears at pin 22.

The single-shot in the preceding paragraph operates in the following manner. When a positive pulse is coupled into the collector of Q7, this pulse is also seen at the base and emitter of emitter follower Q8 and charges C8. When C8 is charged, the base of Q9 goes positive, and Q9 is cut off. Q7 is forced into conduction and the collector of Q7 drops to ground potential. The emitter of Q8 also falls to approximately ground and completes the charge cycle of C8. Capacitor C8 then begins a slow discharge through R28, R31, and R13 or R14. Resistors R13 and R14 are selected externally to change the time delay range. R13 is selected in high density. R14 is selected in low density. When C8 is discharged to a point where the base of Q9 goes negative, Q9 conducts and the single-shot delay has ended. Emitter follower Q8 totally discharges C8 through diode CR10 and resistors R30 and R29.

Write Register DC Reset. The Write Register Reset signal is a composite of the Run and Write Permit input signals. The Run and Write Permit are ANDed in the following manner. The collector of Q2 is normally negative. If Run or Write Permit inputs are positive, the collector of Q2 goes positive. With Write Permit input at pin 28 negative and Run input at pin 20 positive, Q1 is cut off and the collector of Q1 goes positive. Q13 is conducting. The collector of Q13 goes negative. CR19 is back biased and isolates the collector of Q13 from the collector of Q1. Q2 is conducting. The collector of Q2 goes to +12 volts and appears at output pin 30.

With the Run input negative and Write Permit input positive, Q13 is cut off and Q1 is conducting. The collector of Q1 goes negative. Diode CR19 becomes forward biased and lowers the collector voltage of Q13 to -6 volts. Q2 conducts and +12 volts appears at the collector of Q2 and at output pin 30.

With both Run and Write Permit inputs negative, Q1 and Q13 are cut off. The collector of Q13 rises to a value more positive than the emitter of Q2, driving Q2 to cutoff. The output at pin 30 is negative.

<u>Clipping Level</u>. The Clipping Level circuit provides a negative clipping bias voltage for the Read Deskew circuits. This bias voltage may be varied from approximately -6 to -9 volts. In normal operation, a higher clipping level is required in the Write Mode than that used in the Read Mode. The Clipping Level circuit automatically provides a higher clipping level when the circuit is in the Write Mode.

Transistor Q4 functions as an emitter follower and provides a low impedance voltage source to the output at pin 32. Q4 is driven by the voltage divider network comprised of trim pots R9 and R10, resistor R8, and zener diode VR1. A maximum output of approximately -9 volts is required. This output is obtained by placing VR1 in series with -6 volts to give approximately -9 volts between the anode of VR1 and ground.

When Write Permit (-) is TRUE, Q1 is cut off, causing Q3 to be cut off. With Q3 cut off, the voltage at the base of Q4 may be varied from approximately -6 volts to -9 volts by varying trim pot R9. When Write Permit (-) is FALSE, Q1 and Q3 conduct. The collector of Q3 goes to -6 volts. The voltage at the base of Q4 may then be adjusted between -6 volts and the voltage present at the slider of R9.

### 3. POWER REQUIREMENTS.

| VOLTAGE      | CURRENT            |
|--------------|--------------------|
| +12 VDC ±3%  | 86 ma max          |
| -12 VDC ±3%  | 100 ma ma <b>x</b> |
| - 6 VDC ±4%  | 30 ma max          |
| +24 VDC ±15% | 3 ma max           |

### 1. GENERAL DESCRIPTION.

This card contains the input gating, deskew single-shot and the write head driver flip-flop.

### 2. THEORY OF OPERATION.

When Write Data input is coincident with the Write Strobe input for a period of  $2\,\mu sec$ , the Write Data signal is fed through OR diode CR7 to the base of Q2. Transistor Q2 conducts and the collector of Q3 is placed at ground.

Capacitor C7 charges, causing Q4 to cut off and allowing Q3 to conduct. After capacitor C7 discharges, Q4 conducts again. The discharge time of C7 is based on the time constant of C7, R1 (or R2) and R12. The discharge time determines the deskew delay time and can be varied by adjusting potentiometer R2. When the dual speed option is used, potentiometer R1 is used.

With Q4 conducting, Q5 conducts and a negative input is fed to the trigger flip-flop Q7 and Q8. The steering diodes CR18 and CR26 gate the input pulse to the proper transistor, causing the flip-flop to change state.

Assuming the flip-flop is in the reset state, Q6 and Q7 are conducting, Q8 and Q9 are cut off. Diode CR18 is forward biased and CR26 is reverse biased. The collector output of Q6 is at ground and that of Q9 is near +10 volts.

When a negative set pulse arrives at C10 and C11, the pulse through C11 is applied to reverse biased CR26, producing no change. The pulse through C10 is conducted through forward biased CR18 to the base of Q7, cutting Q7 off. When Q7 cuts off, Q6 turns off and opposite state transistors Q8 and Q9 turn on.

When Q8 and Q9 conducts, a ground is provided through the emitter-collector path to output B, pin 30. Simultaneously, the Q6 collector voltage rises to a positive voltage and is applied to output A, pin 34. Each voltage polarity change at the outputs A and B causes a current reversal in the write coil, producing a written ONE on the tape. The positive voltage is also conducted through CR21 to the Echo output, pin 24, for optional Write Check Error usage.

A positive signal at DC Reset input pin 26 causes CR19 to be forward biased, applying a positive potential to the base of Q7. Q7 is forced into conduction. A negative signal at pin 26 causes CR19 to be back biased and disconnects this input.

Write Reset input at pin 10 is combined with the Reset output of the flip-flop via Q1 and is handled in the same manner as data, except that a Write Strobe input is not required.

Test Deskew is an input provided for use in the system alignment procedures. Test signals are handled in the same manner as data, except that no other inputs are required.

## 3. POWER REQUIREMENTS.

| VOLTAGE     | CURRENT   |
|-------------|-----------|
| +12 VDC ±3% | 14 ma max |
| -12 VDC ±3% | 14 ma max |
| - 6 VDC ±4% | 8 ma max  |

### 1. GENERAL DESCRIPTION

This card contains three independent circuits.

The Write Power Gate provides power to the write amplifiers when Write Permit is TRUE and when the Write Enable relay has been energized.

The Read Permit inverter inverts and amplifies the Read Permit signal.

The Density Select driver applies voltage to the density potentiometers located on the Read Deskew Assembly (3107252).

### 2. THEORY OF OPERATION.

Write Power Gate. When input 1 or 2 is -12 volts, Q1 is biased to cutoff. With Q1 cut off, Q2 is driven into saturation by positive base current through R3. When Q2 conducts, the base of Q3 goes to approximately +3 volts causing Q3 to conduct. With Q3 conducting, the voltage at the base of Q4 goes to approximately +3 volts, causing Q4 to conduct. When Q4 conducts, the output, through pins 7 and 1 of K1, is at +10 volts. Relay K1 is energized when the External File Protect switch is closed.

When input 1 or 2 is 0 volts, Q1 conducts and -6 volts appears at the base of Q3, driving it to cutoff. With Q2 cut off, the base of Q3 goes to +15 volts. As Q3 is conducting, approximately +15 volts appears at the base of Q4, driving it to cutoff. The output is 0 volts.

Read Permit Inverter. When Read Permit input is -12 volts, Q9 is biased to cutoff, and the output is +12 volts. When Read Permit input is 0 volts, Q9 is conducting and the output is -6 volts.

<u>Density Select Driver</u>. The Density Select Driver input is controlled by a pushbutton on the OCP. When input at pin 11 is 0 volts (Low Density), Q5 and Q6 are cut off. High Density output at pin 16 is open circuit. Q7 and Q8 are conducting and Low Density output at pin 17 is -12 volts.

Erase Head Driver. Whenever the Write Power Gate is on, current is supplied to the Erase Head through R19. The current is 100 milliamperes nominal.

When input at pin 11 is -12 volts (High Density), Q5 and Q6 are conducting. High Density output at pin 16 is -12 volts. Q7 and Q8 are cut off and Low Density output at pin 17 is open circuit.

### 3. OPERATIONAL CHARACTERISTICS.

|                       | INP                    | UT                      | OUTPU'                              | Γ             |
|-----------------------|------------------------|-------------------------|-------------------------------------|---------------|
| CIRCUIT               | HIGH LEVEL             | LOW LEVEL               | HIGH LEVEL                          | LOW LEVEL     |
| Write Power Gate      | 0.0V to -0.5V          | -5.70V to -12.36V       | +11V to +12V                        | 0.0V to -1.5V |
| Density Select        | -0.5V most<br>negative | -5.5V least<br>negative | 0.3V more positive than -12V supply | Open circuit  |
| Read Permit           | -0.5V most<br>negative | -5.5V least<br>negative | 0.5V max                            | -6.0 ±0.5V    |
| Write Enable<br>Relay | 11.64V min at          | 100 ma max              | +11V to +12V                        | 0.0V to -1.5V |

## 4. POWER REQUIREMENTS.

| VOLTAGE      | CURRENT    |
|--------------|------------|
| +12 VDC ±3%  | 2 ma max   |
| -12 VDC ±3%  | 103 ma max |
| - 6 VDC ±4%  | 13 ma max  |
| +24 VDC ±15% | 30 ma max  |
| -24 VDC ±15% | 5 ma max   |

## SECTION VII DRAWINGS

## 7-1. INTRODUCTION.

Printed circuit board schematics and assembly drawings are included in this section and are located in alphabetical order by the mnemonic code, as shown on Table 7-1.


Two sets of logic diagrams are located at the end of this section. Logic Diagram 3112457 is for standard DE-211 (7-track) and DE-291 (9-track) systems which use Forward/Reverse and Run/Stop commands. Logic Diagram 3115496 is for standard systems which use Forward/Stop and Reverse/Stop commands.


TABLE 7-1 LIST OF DRAWINGS


| CODE | DESCRIPTION                | SCHEMATIC | ASSY DWG |
|------|----------------------------|-----------|----------|
| ECC  | Error Check                | 3109873   | 3109915  |
| EOA  | Exclusive OR               | 3104452   | 3107274  |
| IBA  | Input Buffer               | 3107038   | 3107251  |
| ODA  | Output Driver              | 3107043   | 3107255  |
| RAB  | Read Amplifier             | 3107118   | 3107270  |
| RDB  | Read Deskew                | 3107253   | 3107273  |
| RDC  | Read Deskew, Bidirectional | 3109930   | 3109933  |
| SGA  | Strobe Generator           | 3107058   | 3107276  |
| SLB  | Select Logic               | 3111158   | 3111157  |
| WAB  | Write Amplifier            | 3112345   | 3112347  |
| WPD  | Write Power Gate           | 3107128   | 3107272  |

Logic Diagram DE-211 Data Electronics (Fwd/Rev-Run/Stop) 3112457

Logic Diagram DE-211 Data Electronics (Fwd/Stop-Rev/Stop) 3115496







180-052 280-051 13 PURCES 200-051

TYPICAL TRANSISTOR INSTALLATION

# REFERENCE


| PART NO. | REF DESIGNATION | PART HO.   | REF. DESIGNATIONS              |
|----------|-----------------|------------|--------------------------------|
| 041-410  | R56             | 3201100-10 | Q1, 13, 15, 7                  |
|          |                 | 3212091-10 | Q14                            |
|          |                 | 3212092-10 | Q2,3,4,5,6, 8,9,10,11,12,16,17 |
|          |                 | 3263024-10 | CRI THRU CATA J IL THAY CK 35  |
|          |                 | 013-461    | YR1 .                          |
|          |                 | 034-177    | C13                            |
|          |                 | 034-212    | C3, 12                         |
|          |                 | 034-535    | C7                             |
|          |                 | 034-491    | C2.5,10,11,14,15               |
|          |                 | 034-496    | C8                             |
|          |                 | 034-519    | Ce                             |
|          |                 | PART C     | C9                             |
|          |                 | PARY B     | C4                             |
|          |                 | 037-990    | C16, 17, 18                    |
|          |                 | PART A     | CI .                           |
|          |                 | 041-406    | R 31, 40                       |
|          |                 | 041-409    | R 42                           |
|          |                 | 041-411    | R5,7,13,15,34,36               |
|          |                 | 041-412    | R9, 30                         |
|          |                 | 041-413    | R6.14,35.48,49,51,53           |
|          |                 | 041-428    | R46                            |
|          |                 | 041-430    | R3, 10, 32                     |
|          |                 | 041-434    | R50, R55                       |
|          |                 | 041-482    | R4, R33                        |
|          |                 | 041-483    | R47                            |
|          |                 | 041-495    | R72                            |
|          |                 | 041-508    | R2, 29, 26, 43                 |
|          |                 | 041-518    | R45                            |
|          |                 | 041-519    | R52, 54                        |
|          |                 | 041-550    | RB, 16, 21, 27, 37             |
|          |                 | 041-561    | R17, 44                        |
|          |                 | 041-570    | All                            |
|          |                 | 041-571    | R10, 24, 41                    |
|          |                 | 041-584    | R1,19,25,28,38                 |
|          |                 | 041-612    | R23, 29, 39                    |
|          |                 |            |                                |


- 044-197 R12


  11. SEAL PRINTED CIRCUIT SIDE ONLY WITH HUNI-SEAL TIPE 1815, COLUMBIA TECH. COAP OR EQUIV.
- MARK PART NO. AND NAMEPLATE INFORMATION PE
- 9. PART NO. TO BE AS SHOWN ON BILL OF MATERIAL.
- TRIMPOT HOT TO BE SUBMERGED IN WATE
- 6. COMPONENT DESIGNATIONS ARE FOR REFERENCE ONLY.
- 5. PLUS SIGN ON CAPACITOR INDICATES POSITIVE.
- 4. HEAVY LINE ON DIODE INDICATES CATHODE.
- 3. ASSEMBLE PER MANUFACTURING PRACTICES MANUAL.
- 2. FOR ASSEMBLY SPECIFICATION SEE 3109874.
- 1. FOR SCHEMATIC SEE 3109873


MOTES

|           | *           |   | REQO.                 | PART NO.  |           | DESORUTIO        | •      |                          | REFEREN    | CE      | 20mg | ITEM  |
|-----------|-------------|---|-----------------------|---|-----------|------------------|--------|--------------------------|------------|---------|------|-------|
|           |             | DO NOT SCALE DRAWING  | PORM 16               | 00-107 MEY. 9-63  |           |                  | LIST O | F MATERIAL               |            |         |      |       |
|           |             | UNLESS OTHERWISE SPECIFIED  JOLERANCES  DECIMALS  ANGLES  XX ± .03 .XX ₹ .010 ± 1/2*  BREAK ALL SHARP EDGES APPROX. 010 | PRODUC                | OMPUTER PRODUCTS COMP<br>ON OR UMANTHORIZE UN<br>HOUSE BRALL BE HADE WITHOUT<br>OF AMPTER COMPUTER PR | OCUCYS CO | AMPEX 9          | 4      | MPEX. CON<br>37 JEFFERSO | MPUTER PRO | DUCTS ( |      |       |
|           |             | C'BORE AND SPOTFACE CORNER RADH 010 ROUGHNESS OF ALL MACHINED   | SUPER<br>PROJ<br>ENGR | 1 Litour  | 9400      |                  | 111    | T R                      | DARD       | 150     | -V-  |       |
| 3110031   | TM-11211    | SURFACES  # PER MIL-SYD-10  | ENGR                  | J. Tongo  | -4/14/64  |                  |        |                          | CHEC       |         |      |       |
| 3110558   | TM-4211     | MATERIAL  | CHKR                  | Kennetha  | 14.4      |                  |        | KUK                      | CACC       |         |      |       |
| 3109872   | TM-7811     |   | DFTSM                 | 1. Harolino   | 326       | CODE INDENT. NO. | SIZE   | DWG. NO.                 | ,          |         |      | IRRNE |
| MENT ASSY | IST USED ON | FINISH  |                       |   | -         |                  | n      | . 2.                     | 1099       | 15      |      |       |
| APPLI     | CATION      |   |                       |   |           | SCALE 2/1        | ט      |                          |            |         |      | ٠     |










5. ALL TRANSISTORS TO BE 32/20/92-10.


(3) REF DESIGNATIONS ARE ABBREVIATED PER MILS-DESIGNATIONS ARE ABBREVIATED PER MILS-DESIGNATION WITH THE SUBASSEMBLY DESIGNATION 3. ALL DIODES TO BE 32/63/24-10.


2. ALL RESISTORS IN OHMS 1-5%, 1/4 W. TALL CAPACITORS IN MICROFARADS.


NOTE: UNLESS OTHERMISE SECRETOR


|   |            |             |   | REQO.                                 | PART NO.   | DESCRIPTION REFERENCE ZONE ITEM  |
|---|------------|-------------|---|---------------------------------------|--|--|
|   |            |             | DO NOT SCALE DRAWING  | 700M P                                | 600-107 GEV. 9-61  | LIST OF MATERIAL   |
|   |            |             | UNLESS OTHERWISE SPECIFIED  IOLERANCES  ANGLES  DECIMALS  ANGLES  | COMBER                                | TO AMPEX COMPUTER PRODUCTS COMPUTER PRODUCTS COMPUTER PRODUCTS COMPUTER PROTECTION OF AMPEX COMPUTER PRO | AMPEX COMPUTER PRODUCTS COMPANY    SAMPLE COMPUTER PRODUCTS COMPANY   SAMPLE COMPUTER PRODUCTS COMPANY   SAMPLE COMPUTER PRODUCTS COMPANY   SAMPLE COMPUTER PRODUCTS COMPANY   SAMPLE COMPUTER PRODUCTS COMPANY   SAMPLE COMPUTER PRODUCTS COMPANY |
|   |            |             | IXX ± 03 XX ± 010 F 1/2* BREAK ALL SHARP FORES APPROX. 010 C BORE AND SPOTFACE CORNER RADII 010 ROUGHNESS OF ALL MACHINED SURFACES Y PER MIL-STD-10 | PROJ<br>SUPER<br>PROJ<br>LNGR<br>ENGR | Wang V   | SCHEMATIC,<br>EXCLUSIVE OR TYPE P  |
| 1 |            |             | MATERIAL  | CHKR                                  | 10 nation  | 10-1-44  |
|   | 3102978.   | DE-100      | _   | DITSM                                 | N & Wibando  |  |
|   | HEXT ASSY. | 1ST USED ON | FINISH  | -                                     | 7103-254   | 4 D 3104452 · B  |
|   | APPLI      | CATION      |   |                                       | 1100 201   | SCALE NONE   |














RIVET, PART C USED ONLY

SEAL PRINTED CIRCUIT SIDE ONLY WITH HUMI-BEAL TYPE 1815, COLUMBIA TECH CORP OR EQUIV.

MARK PART NO AND NAMEPLATE INFORMATION PER MIL-STD-130.

& PART NO TO BE AS SHOWN IN BILL OF MATERIAL CIRCUITRY ON FARSIDE

& PLUS SIGN ON CAPACITOR INDICATES POSITIVE

5 COMPONENT DESIGNATIONS ARE FOR REFERENCE ONLY

4. ASSEMBLE PER MANUFACTURING PRACTICE MANUAL

5. HEAVY LINE ON DIODE INDICATES CATHODE

2. FOR PRODUCT SPECIFICATION SEE BIOT044

I FOR SCHEMATIC SEE 3107043

NOTES: UNLESS OTHERWISE SPECIFIED

|       |            | 280-052<br>16 REQD |
|-------|------------|--------------------|
| PICAL | TRANSISTOR | IN STALL ATION     |

| PART NO.   | REFERENCE DESIGNATION   |
|------------|---|
| 3212092-10 | 101 THRU 801, 102 THRU 802  |
| 3263024-10 | ICRI THRU BCRI, ICRZ THRU BCRZ,<br>ICRI THRU BCRI, ICR4 THRU BCR4 |
| 057-990    | C1, C2  |
| 041-406    | IRE THRU BR2  |
| 041- 511   | IR1 THRU BR1  |
| 041-560    | IRS THRU BRS  |
| 047-502    | 1R4 THRU 8R4  |

#### REFERENCE

|             |             | •  | REQD.  | PART NO.          |                  | DESCRIPTION  | H             | REFERENCE     | SOME     | TTEM: |
|-------------|-------------|--|--|-------------------|------------------|--|---------------|---------------|----------|-------|
|             |             | DO NOT SCALE DRAWING   | -  | 900 187 MEY. 9-61 | LIST OF MATERIAL |  |               |               |          |       |
|             |             | UNLESS OTHERWISE SPECIFIED  DOLERANGES  DECIMALS  AMOLES  DECIMALS  ANGLES  BREAK ALL SHAPP EDGES APPROX. 010  GRORF AND SPOJENCE CORNER | THE IMPROVATION HEADON IS THE PROPERTY OF AND ADDRESS OF ADDRESS |                   |                  | AMPEX MAPEX COMPUTER PRODUCTS COMPANY 9837 JEFFERSON BLVD. CULVER CITY, CALIFORNIA |               |               |          |       |
|             |             |  | SVILA  | 1. Blan           | 144              |  |               |               |          | -     |
| 3107042     | TM7211      | RACHI 010<br>ROUGHINESS OF ALL MACHINED  | LHGR   | Splane            | d11.65           | CIF  | RCUIT BC      | OARD ASSEMBLY |          | . 1   |
| 3107259     | TM7211      | SURFACES PER-MIL STC-10  | RONS   | 1. Jung           | 3/6/4            | ν.   | ~             | סטווירס       |          |       |
| 3107259     | 7M7212      | MATERIAL   | CHER   | De Bas            | 7.549            |  | OUTPUT        | DRIVER        |          |       |
| 3107042     | TM5         |  | DFTSM  | BHM               | 4 23 63          | CODE INDENT. NO.   | SLZE DWG. NO. |               |          | HOUE  |
| NEXT ASSY.  | 1ST USED ON | TINISH   |  |                   |                  |  | n             | 310725        | =        | 1     |
| APPLICATION |             |  |  |                   |                  | EAL 2//  | U             | 310723        | <u>ی</u> | Ь     |
|             |             |  |  |                   |                  |  |               |               |          |       |

