

Scanned and converted to PDF by HansO, 2001
Chapter 3 page 1-42

Contents (Continued)

Chapter		Page
3	The Z80 Assembly Language Instruction Set	3-1
	CPU Registers and Status Flags	3-2
	Z80 Memory Addressing Modes	3-4
	Implied	3-5
	Implied Block Transfer with Auto-Increment/Decrement	3-7
	Implied Stack	3-8
	Indexed	3-10
	Direct	3-11
	Program Relative	3-12
	Base Page	3-13
	Register Direct	3-14
	Immediate	3-15
	Abbreviations	3-18
	Instruction Mnemonics	3-21
	Instruction Object Codes	3-21
	Instruction Execution Times	3-21
	Status	3-21
	Instruction Descriptions	3-43
	8080A/Z80 Compatibility	3-164
	Zilog Z80 Assembler Conventions	3-170
	Assembler Field Structure	3-170
	Labels	3-170
	Reserved Names	3-170
	Pseudo-operations	3-170
	Examples	3-171
	Labels with Pseudo-operations	3-172
	Addresses	3-172
	Conditional Assembly	3-174
	Macros	3-174

In this PDF: Chapter 3 page 1-42

Chapter 3 THE Z80 ASSEMBLY LANGUAGE INSTRUCTION SET

We are now ready to start writing assembly language programs. We begin in this chapter by defining the individual instructions of the Z80 assembly language instruction set, plus the syntax rules of the Zilog assembler.

We do not discuss any aspects of microcomputer hardware, signals, interfaces, or CPU architecture in this book. This information is described in detail in An Introduction to Microcomputers: Volume 2 — Some Real Microprocessors and Volume 3 — Some Real Support Devices, while Z80 Programming for Logic Design discusses assembly language as an extension of digital logic. In this book, we look at programming techniques from the assembly language programmer's viewpoint, where pins and signals are irrelevant and there are no important differences between a minicomputer and a microcomputer.


Interrupts, direct memory access, and the Stack architecture for the Z80 will be described in later chapters of this book, in conjunction with assembly language programming discussions of the same subjects.

This chapter contains a detailed definition of each assembly language instruction. These definitions are identical to those found in Chapter 6 of Z80 Programming for Logic Design.

The detailed description of individual instructions is preceded by a general discussion of the Z80 instruction set that divides instructions into those which are commonly used, infrequently used, and rarely used. If you are an experienced assembly language programmer, this categorization is not particularly important — and, depending on your own programming prejudices, it may not even be accurate. If you are a novice assembly language programmer, we recommend that you begin by writing programs using only instructions in the "commonly used" category. Once you have mastered the concepts of assembly language programming, you may examine other instructions and use them where appropriate.

CPU REGISTERS AND STATUS FLAGS

The CPU registers and status flags for the Z80 may be illustrated as follows:



The Accumulator is the primary source and destination for one-operand and two-operand instructions. For example, the shortest and fastest data transfers between the CPU and I/O devices are performed through the Accumulator. In addition, more Memory Reference instructions move data between the Accumulator and memory than between any other register and memory. All 8-bit arithmetic and Boolean instructions take one of the operands from the Accumulator and return the result to the Accumulator. An instruction must therefore load the Accumulator before the Z80 can perform any 8-bit arithmetic or Boolean operations.

The B, C, D, E, H, and L registers are all secondary registers. Data stored in any of these six registers may be accessed with equal ease; such data can be moved to any other register or can be used as the second operand in two-operand instructions.

There are, however, some important differences in the functions of Registers B. C. D. E. H. and L.

Registers H and L are the primary Data Pointer for the Z80. That is to say, you will normally use these two registers to hold the 16-bit memory address of data being accessed. Data may be transferred between any registers and the memory location addressed by H and L. Since HL is the primary Data Pointer, it often takes fewer bytes of object code and less instruction cycles to perform operations with it. The Z80 programmer should try to address data memory via Registers H and L whenever possible.

Within your program logic, always reserve Registers H and L to hold a data memory address.

Registers B, C, D, and E provide secondary data storage; frequently, the second operand for two-operand instructions is stored in one of these four registers. (The first operand is stored in the Accumulator, which is also the destination for the result.)

There are a limited number of instructions that treat Registers B and C, or D and E, as 16-bit Data Pointers. But these instructions move data between memory and the Accumulator only.

In your program logic you should normally use Registers B, C, D, and E as temporary storage for data or addresses.

Registers IX and IY are index registers. They provide a limited indexing capability of the type described in An Introduction to Microcomputers: Volume 1 for short instructions.

The alternate registers F', A', B', C', D', E', H', and L' provide a duplicate set of general purpose registers. Just two single-byte Exchange instructions select and deselect all alternate registers; one instruction exchanges AF and the alternate AF' as a register pair, and one instruction exchanges BC, DE, and HL with the alternate BC', DE', and HL'. Once selected, all subsequent register operations are performed on the active set until the next exchange selects the inactive set. The alternate registers can be reserved for use when a fast interrupt response is required. Or, they may be used in any desired way by the programmer.

There are a number of instructions that handle 16 bits of data at a time. These instructions refer to pairs of CPU registers as follows:

F	and	Α
В	and	С
D	and	Е
Н	and	L
F'	and	A'
B'	and	C'
D'	and	E'
H'	and	L'
		~~
High-		Low-
order		order
byte		byte

The combination of the Accumulator and flags, treated as a 16-bit unit, is used only for Stack operations and alternate register switches. Arithmetic operations access B and C, D and E, or H and L as 16-bit data units.

The Carry status flag holds carries out of the most significant bit in any arithmetic operation. The Carry flag is also included in Shift instructions; it is reset by Boolean instructions.

The Subtract flag is designed for internal use during decimal adjust operations. This flag is set to 1 for all Subtract instructions and reset to 0 for all Add instructions.

The Parity/Overflow flag is a multiple use flag, depending on the operation being performed. For arithmetic operations, it is an overflow flag. For input, rotate, and Boolean operations, it is a parity flag, with 1 = even parity and 0 = odd parity. During block transfer and search operations, it remains set until the byte counter decrements to zero; then it is reset to zero. It is also set to the current state of the interrupt enable flip-flop (IFF2) when a LD A,I or LD A,R instruction is executed.

The Zero flag is set to 1 when any arithmetic or Boolean operation generates a zero result. The Zero status is set to 0 when such an operation generates a non-zero result.

The Sign status flag acquires the value of the most significant bit of the result following the execution of any arithmetic or Boolean instruction.

The Auxiliary Carry status flag holds any carry from bit 3 to 4 resulting from the execution of an arithmetic instruction. The purpose of this status flag is to simplify Binary-Coded-Decimal (BCD) operations; this is the standard use of an Auxiliary Carry status flag as described in An Introduction to Microcomputers: Volume 1, Chapter 3.

All of the above status flags keep their current value until an instruction that modifies them is executed. Merely changing the value of the Accumulator will not necessarily change the value of the status flags. For example, if the Zero flag is set, and a load immediate to the Accumulator is executed, that causes the Accumulator to acquire a non-zero value; the value of the Zero flag remains unchanged.

The 16-bit Stack Pointer allows you to implement a Stack anywhere in addressable memory. The size of the Stack is limited only by the amount of addressable memory present. In reality you will rarely use more than 256 bytes of memory for your Stack. You should use the Stack for accessing subroutines and processing interrupts. Do not use the Stack to pass parameters to subroutines. This is not very efficient within the limitations of the Z80 instruction set. The Z80 Stack is started at its highest address. A Push decrements the Stack Pointer contents; a Pop increments the Stack Pointer contents.

The Interrupt Vector register and the Refresh register are special-purpose registers not normally used by the programmer.

The Interrupt Vector register is used to store the page address of an interrupt response routine; the location on the page is provided by the interrupting device. This scheme allows the address of the interrupt response routine to be changed while still providing a very fast response time for the interrupting device.

The Refresh register contains a memory refresh counter in the low-order seven bits. This counter is incremented automatically after each instruction fetch and provides the next refresh address for dynamic memories. The high-order bit of the Refresh register will remain set or reset, depending on how it was loaded at the last LD R,A instruction.

Z80 MEMORY ADDRESSING MODES

The Z80 provides extensive addressing modes. These include:


- · Implied
- · Implied Block Transfer with Auto-Increment/Decrement
- Implied Stack
- · Indexed
- Direct
- Program Relative
- · Base Page
- · Register Indirect
- Immediate

Implied

In implied memory addressing, the H and L registers hold the address of the memory location being accessed. Data may be moved between the identified memory location and any one of the seven CPU registers A, B, C, D, E, H, or L. For example, the instruction

LD C,(HL)


loads the C register with the contents of the memory location currently pointed to by HL. This is illustrated as follows:



A limited number of instructions use Registers B and C or D and E as the Data Pointer. These instructions move data between the Accumulator and the memory location addressed by Registers B and C or Registers D and E. The instruction

LD (BC),A

stores the contents of A into the memory location currently addressed by Register Pair BC. This is illustrated as follows:




Implied Block Transfer With Auto-Increment/Decrement

Block Transfer and Search instructions operate on a block of data whose size is set by the programmer as the contents of the BC register pair. In this form of addressing, a byte of data is moved from the memory location addressed by HL to the memory location addressed by DE; then HL and DE are incremented and BC is decremented. Data transfer continues until BC reaches zero, at which point the instruction is terminated. Variations include allowing other instructions to follow each data transfer, with the programmer supplying the loopback; auto-decrementing HL and DE instead of auto-incrementing; and a complementary set of Block Search instructions that compare the memory byte addressed by HL with the contents of the A register, setting a flag if a match is found.

The Load, Increment, and Repeat instruction

LDIR

is illustrated as follows:




A similar group of Input/Output instructions is provided, allowing a block of data to be input or output between memory and an I/O device. The I/O port number is taken as the contents of the C register, with the single B register used as the byte counter. Memory is addressed by HL.

Implied Stack

Since the Stack is part of Read/Write memory, we must consider Stack instructions as Memory Reference instructions. **Push and Pop instructions move two bytes of data between a register pair and the addressed Stack Pointer location,** i.e., current top-of-stack. The Z80 Stack address is decremented with each Push and incremented with each Pop. The instruction

PUSH DE


is illustrated as follows:



The Z80 also has instructions that exchange the two top-of-stack bytes with a 16-bit register — HL or one of the two index registers. The instruction

EX (SP),HL


is illustrated as follows:



Indexed

The Z80 has two 16-bit index registers, called IX and IY. They may be used interchangeably. All memory reference operations for which (HL) can be specified can alternatively be specified as an indexed operation. The difference between implied addressing using HL and indexed addressing using IX and IY is that the index operand includes a displacement value that is added to the index address. In the instruction

the memory address is the sum of the contents of the IX register and 40_{16} . This may be illustrated as follows:



Direct

Direct addressing can be used to load the Accumulator with any 8-bit value from memory, load BC, DE, HL, SP, IX, or IY with any 16-bit memory value, and jump or call subroutines direct at any memory location. The 16-bit direct address is stored in the last two bytes of the instruction, in low-byte high-byte order (this is the reverse of the standard high-low scheme).


The instruction

LD A, (NETX)

loads the A register with the contents of the memory location addressed by the label NETX. The instruction

LD HL,(1FFH)

loads the L register with the contents of memory location 01FF $_{16}$ and the H register with the contents of memory location 0200 $_{16}$. This may be illustrated as follows:



LD HL,(1FFH)

7	6	5	4	3	2	1	0	
								Load HL Direct instruction
1	1	1	1	1	1	1	1	Direct address - low byte
0	0	0	0	0	0	0	1	Direct address - High byte

The direct Jump instructions provide jumps and jumps-to-subroutines, both unconditional and conditional. These are all 3-byte instructions, with the direct address stored in the second and third bytes of the instruction, as shown above for Load Direct.

There are three additional addressing modes used by Z80 Branch instructions: program relative, base page, and register indirect. In general, they are shorter and/or faster than direct jumps but may have more limited addressing capabilities.


Program Relative

Jump Relative instructions provide program relative addressing in the range -126, +129 bytes from the first byte of the Program Relative instruction. These instructions are all 2-byte instructions, with the signed displacement value stored in the second byte of the instruction. There are unconditional and conditional relative jumps, as well as a Decrement and Jump & Not Zero instruction (DJNZ) that facilitates loop control.

Given the instruction

JR SRCH

assume that SRCH is a label addressing a location $5A_{16}$ bytes up in memory from the JR op-code byte. The operation may be illustrated as follows:



Base Page


The Z80 has a **modified base page addressing** mode for the Restart instruction. This is a special Call instruction that **allows a single-byte instruction to jump to one of eight subroutines located at specific points in lower core.** The effective address is calculated from a 3-bit code stored in the instruction, as follows:

Lower Core Address	3-Bit Code
00H	000
08H	001
10H	010
18H	011
20H	100
28H	101
30H	110
38H	111

The decoded address value is loaded into the low-order byte of the Program Counter; the high-order byte of the Program Counter is set to zero. For example, the instruction

RST 00H

is illustrated as follows:




Register Indirect

In standard indirect addressing, a memory location contains the effective address, and the instruction specifies the address of the memory location containing the effective address. In register indirect addressing, a register contains the effective address, and the instruction specifies which of the registers contains the effective address. Note that for a Load, for instance, this is just another way of describing implied addressing. However, the Z80 has Jump instructions that allow a jump to the memory location whose address is contained in the specified register. This is a form of indirect addressing, and is described separately because, while most microcomputers have implied addressing, very few have register indirect jumps.

The instruction

JP (HL)

directs that a jump is to be taken to the memory location whose address is contained in HL. This may be illustrated as follows:



Immediate


Some texts identify Immediate instructions as Memory Reference instructions. An Immediate instruction is a 2-, 3-, or 4-byte instruction in which the last one or two bytes hold fixed data that is loaded into a register or memory location. **The Z80 provides Immediate instructions to:**

- · load 8-bit data into any of the 8-bit registers,
- · load 16-bit data into any of the register pairs or 16-bit registers,
- · store 8-bit data into any memory location using implied or indexed addressing,
- perform arithmetic and logical operations using the Accumulator and 8-bit immediate data.

The instruction

LD BC.0BCH

loads the immediate data value BC₁₆ into Register Pair BC. This may be illustrated as follows:






Table 3-1. Frequently Used Instructions of the Z80

Instruction Code	Meaning
ADC A ADD AND CALL addr CALL cond.addr CP DEC DJNZ IN INC JR JR cond.addr LD reg.(HL) LD A.(addr) LD data LD (HL).reg LD (addr).A LD dst.src OUT POP PUSH RET RET cond RLA RRA SLA SRL SUB	Add with Carry to Accumulator Add Logical AND Call Subroutine Call Conditional Compare Decrement Decrement and Jump If Not Zero Input Increment Jump Relative Jump Relative Conditional Load Register Load Accumulator Direct Load Immediate Store Register Store Accumulator Direct Move Register-to-Register Output Pop from Stack Push to Stack Return from Subroutine Return Conditional Rotate Accumulator Left Through Carry Rotate Accumulator Right Through Carry Shift Left Arithmetic Shift Right Logical Subtract

Table 3-2. Occasionally Used Instructions of the Z80

		lally Used Instructions of the 280
Instruction	n- Code	Meaning
JP	addr cond,addr A, (BC) or (DE) HL. (addr) eg, (xy+disp) p. (addr) ky, (addr) BC) or (DE), A addr), HL xy+disp), reg addr), rp addr), xy HL), data xy+disp), data	Test Bit Compare, Decrement, (Repeat) Compare, Increment, (Repeat) Complement Accumulator Decimal Adjust Accumulator Disable Interrupts Enable Interrupts Exchange Halt Input, Decrement, (Repeat) Input, Increment, (Repeat) Input, Increment, (Repeat) Jump Jump Conditional Load Accumulator Secondary Load HL Direct Load Register Indexed Load Register Pair Direct Store Accumulator Secondary Store HL Direct Store Register Indexed Store Register Indexed Store Register Pair Direct Store Index Register Direct Store Inmediate to Memory Store Immediate to Memory Store Immediate to Memory Store Immediate to Memory Store Immediate to Memory Store Index Register Direct Store Register Pair Direct Store Register Direct Store Register Pair Direct Store Register Pair Direct Store Register Pair Direct Store Register Pair Direct Store Register Direct Store Register Pair Direct Store

Table 3-3. Seldom Used Instructions of the Z80

Instruction Code	Meaning
ADC HL,rp	Add Register Pair with Carry to HL
CCF	Complement Carry Flag
EXX	Exchange Register Pairs and Alternatives
IM n	Set Interrupt Mode
RETN	Return from Non-Maskable Interrupt
RLD	Rotate Accumulator and Memory Left Decimal
RRD	Rotate Accumulator and Memory Right Decimal
RST	Restart
SBC	Subtract with Carry (Borrow)
SCF	Set Carry Flag
LD A,I	Load Accumulator from Interrupt Vector Register
LD A,R	Load Accumulator from Refresh Register
LD I,A	Store Accumulator to Interrupt Vector Register
LD R,A	Store Accumulator to Refresh Register
LD SP,HL	Move HL to Stack Pointer
LD SP,xy	Move Index Register to Stack Pointer

ABBREVIATIONS

These are the abbreviations used in this chapter:

Inese are the ab	previations used in this chapter:
A,F,B,C,D,E,H,L	The 8-bit registers. A is the Accumulator and F is the Flag Word.
AF',BC',DE',HL'	The alternate register pairs
addr	A 16-bit memory address
x(p)	Bit b of 8-bit register or memory location x
cond	Condition for program branching. Conditions are: NZ - Non-Zero (Z = 0) Z - Zero (Z = 1) NC - Non-carry (C = 0) C - Carry (C = 1) PO - Parity Odd (P = 0) PE - Parity Even (P = 1) P - Positive Sign (S = 0) M - Negative Sign (S = 1)
data	An 8-bit binary data unit
data16	A 16-bit binary data unit
disp	An 8-bit signed binary address displacement
××(HI)	The high-order 8 bits of a 16-bit quantity xx
1	Interrupt Vector register (8 bits)
IX IY	The Index registers (16 bits each)
label	A 16-bit instruction memory address
xx(LO)	The low-order 8 bits of a 16-bit quantity xx
LSB	Least Significant Bit (Bit 0)
MSB	Most Significant Bit (Bit 7)
PC	Program Counter
port	An 8-bit I/O port address

```
Any of the following register pairs:
pr
                       BC
                      DE
                      HL
                      ΑF
R
                    The Refresh register (8 bits)
                    Any of the following registers:
reg
                      В
                      С
                      D
                      Ε
                      Н
                      L
                    Any of the following register pairs:
rp
                      DE
                      HL
                      SP
SP
                    Stack Pointer (16 bits)
                    Either one of the Index registers (IX or IY)
ху
Object Code
                    bbb
                           Bit number 000 (LSB) to 111 (MSB)
                                             000 = non-zero
                           Condition code
                    CCC
                                             001 = zero
                                             010 = no carry
                                              011 = carry
                                              100 = parity odd
                                              101 = parity even
                                              110 = positive sign
                                              111 = negative sign
                    ddd
                           Destination register - same coding as rrr
                    ppqq A 16-bit memory address
                                              111 = A
                    rrr
                           Register
                                              000 = B
                                              001 = C
                                              010 = D
                                              011 = E
                                              100 = H
                                              101 = L
                    SSS
                           Source register — same coding as rrr
                                                0 = IX
                           Index register
                    Х
                                                1 = IY
                                               00 = BC
                    xx
                           Register pair
                                               01 = DE
                                               10 = HL
                                               11 = SP (rp) \text{ or } AF (pr)
                           Restart code (000 to 111)
                    XXX
                           An 8-bit binary data unit
                    yyyy A 16-bit binary data unit
```

Statuses

The Z80 has the following status flags:

C - Carry statusZ - Zero statusS - Sign status

P/O - Parity/Overflow status A_C - Auxiliary Carry status

N - Subtract status

The following symbols are used in the status columns:

X - flag is affected by operation(blank) - flag is not affected by operation

flag is set by operation
flag is reset by operation
flag is unknown after operation

P - flag shows parity statusO - flag shows overflow status

- flag shows interrupt enabled/disabled status

 $[[\]]$

Memory addressing: 1) the contents of the memory location whose address is contained in the designated register. 2) an I/O port whose address is contained in the designated register.

[]

The contents of a register or memory location.

For example:

$$[[HL]] \leftarrow [[HL]] + 1$$

indicates that the contents of the memory location addressed by the contents of HL are incremented, whereas:

$$[HL] \leftarrow [HL] + 1$$

indicates that the contents of the HL register itself are incremented.

Λ Logical AND

V Logical OR

Data is transferred in the direction of the arrow

Data is exchanged between the two locations designated on either side of the arrows.

INSTRUCTION MNEMONICS

Table 3-4 summarizes the Z80 instruction set. The MNEMONIC column shows the instruction mnemonic (IN, OUT, LD). The OPERAND column shows the operands, if any, used with the instruction mnemonic.

The fixed part of an assembly language instruction is shown in UPPER CASE. The variable part (immediate data, I/O device number, register name, label or address) is shown in lower case.

For closely related operands, each type is listed separately without repeating the mnemonic. For instance, examples of the format entry

LD rp.(addr) xy.(addr)

are: LD BC.(DAT2) LD IX.(MEM)

INSTRUCTION OBJECT CODES

The object code and instruction length in bytes are shown in Table 3-4 for each instruction variation. Table 3-5 lists the object codes in numerical order.

For instruction bytes without variations, object codes are represented as two hexadecimal digits (e.g., 3F).

For instruction bytes with variations in one of the two digits, the object code is shown as one 4-bit binary digit and one hexadecimal digit (e.g., $11 \times 1 D$) in Table 3-5. For other instruction bytes with variations, the object code is shown as eight binary digits (e.g., 01sss001).


INSTRUCTION EXECUTION TIMES

Table 3-4 lists the instruction execution times in clock periods. Real time can be obtained by dividing the given number of clock periods by the clock frequency. For example, for an instruction that requires 7 clock periods, a 4 MHz clock will result in a 1.75 microsecond execution time.


When two possible execution times are shown (i.e., 5/11), it indicates that the number of clock periods depends on condition flags. The first time is for "condition not met," whereas the second is for "condition met."

STATUS

The six status flags are stored in the Flag register (F) as follows:



In the individual instruction descriptions, the effect of instruction execution on status is illustrated as follows:



An X identifies a status that is set or reset. A 0 identifies a status that is always cleared. A 1 identifies a status that is always set. A blank means the status does not change. A question mark (?) means the status is not known.

STATUS CHANGES WITH INSTRUCTION EXECUTION

** Address Bus: A0-A7: [C] A8-A15: [B]

Table 3-4. A Summary of the Z80 Instruction Set

Type	Mamorin	Onerend	Object Code	Butes	Clock		••	Status			Onarotics Barburand
				27.00	Cycles	၁	z	S P/	P/0 A _C	Z	
	<u>z</u>	A, (port)	VA BO	2	10						[A] — [pert] Input to Accumulator from directly addressed I/O port. Address Bus: A0-A7: port
	<u>z</u>	reg, (C)	ED 01ddd000	2	=		×		×	0	A8-A15: [A] [reg] ← [[C]] Input to register from I/O nort addressed by the contants of C**
	N.		ED 82	8	20/15**	-	-	~	<u>۸</u> .		If second byte is 70 only the flags will be affected. Repeat until [8] = 0: [[HL]] \leftarrow [[C]]
											$\{ B \} \leftarrow [B \} - 1$ $\{ HL \} \leftarrow [HL] + 1$ Transfer a block of data from I/O nort addressed by contents of C
											to memory location addressed by contents of HL, going from low addresses to high. Contents of B serve as a count of bytes remaining to be transferred.**
O/I	RON		ED BA	2	20/15**		-	~	~		Repeat until [B] = 0: [[HL]] ← [[C]] [B] ← [B] - 1 { HL} ← [HL] - 1
	Z			6	<u>.</u>		×	^		-	Transfer a block of data from I/O port addressed by contents of C to memory location addressed by contents of HL, going from high addresses to low. Contents of B serve as a count of bytes remaining to be transferred.**
									<u>. </u>	-	[HL] — [HL] + 1 [HL] — [HL] + 1 Transfer a byte of data from I/O port addressed by contents of C to memory location addressed by contents of HL Decrement byte count and increment destination address.**

**Address Bus: A0-A7: [C] A8-A15: [B]

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

Transfer a byte of data from I/O port addressed by contents of C to memory location addressed by contents of HL. Decrement both Output from register to I/O port addressed by the contents of C.** tents of HL to I/O port addressed by contents of C, going from low Transfer a block of data from memory location addressed by conmemory to high. Contents of B serve as a count of bytes remaining Transfer a block of data from memory location addressed by contents of HL to I/O port addressed by contents of C, going from high memory to low. Contents of B serve as a count of bytes remaining Output from Accumulator to directly addressed I/O port. **Operation Performed** byte count and destination address... Address Bus: A0-A7: port A8-A15: [A] to be transferred." to be transferred. ** Repeat until [B] = 0; Repeat until [8] = 0: [[C]] \leftarrow [[HL]] HL] ← [HL] + 1 H.] - [H.] - 1 HL] ← [HL] - 1 [[H[]] ← [[C]] ((C)] - ((HL)] $[B] \leftarrow [B] - 1$ $[8] \leftarrow [8] - 1$ $[[C]] \leftarrow [reg]$ B \leftarrow [B] \sim 1 port] - [A] Z Ac ~ ~ P/0 Status ~ ~ Ø ~ ^ -_ ပ Clock Cycles 20/15** 20/15** 5 = 12 Bytes 7 7 ED 01sss001 Object Code ED AA 03 yy ED 83 ED 88 Operand (port),A (C),reg Mnemonic 770 OTDR OTIR Š 5 Type. (DeunisnoO) O\1

Table 3-4. A Summary of the Z80 Instruction Set (Continued) **Address Bus: A0-A7: [C] A8-A15: [B]

		D. C.	Clock						Oncertion Danformed
OUTD A.(addr) LD A.(addr) xy.(addr) LD (addr).HL LD (addr).HL LD (addr).rp (addr).xy		ea ka	Cycles	၁	z	S P/0	o Ac	Z	
LD A.(addr) LD rp.(addr) xy.(addr) LD (addr).HL LD (addr).HL LD (addr).rp (addr).rp	ED A3	2	15		×	ذ	~	-	([C]) ← [(HL]) (6] ← [B] - 1 [H] ← [H] + 1
LD A.(addr) LD rp.(addr) LD ry.(addr) LD (addr).HL LD (addr).HL LD (addr).rp (addr).xy			•						Transfer a byte of data from memory location addressed by contents of HL to I/O port addressed by contents of C. Decrement byte
LD A.(addr) LD rp.(addr) LD ry.(addr) LD (addr).A LD (addr).HL LD (addr).rp									count and increment source address.**
LD A.(addr) LD rp.(addr) xy.(addr) LD (addr).A LD (addr).HL LD (addr).rp (addr).xy	ED AB	2	15		×	<u>ر</u>	~	_	[[C]] — [[H]]
LD A.(addr) LD HL.(addr) LD rp.(addr) xy.(addr) LD (addr).HL LD (addr).rp (addr).xy				*******					[8] ←[8] - 1 [円] ←[共] - 1
LD A.(addr) LD rp.(addr) xy.(addr) LD (addr).A LD (addr).rp (addr).rp									Transfer a byte of data from memory location addressed by con-
LD A.(addr) LD rp.(addr) xy.(addr) LD (addr).A LD (addr).rp (addr).rp									tents of HL to I/O port addressed by contents of C. Decrement both byte count and source address.**
LD rp.(addr) xy.(addr) LD (addr).A LD (addr).rp (addr).rp	3A ppqq	3	13		_	<u>. </u>	-	L	[A] ← [addr]
LD (addr). TD (addr).									Load Accumulator from directly addressed memory location.
LD (addr), A (BC)	2A ppqq	က	16						[H] ← [addr + 1], [L] ← [addr]
LD (addr), AL (addr), TD (addr),									Load HL from directly addressed memory.
xy, (addr) LD (addr), HL LD (addr), rp (addr), xy	ED 01xx1011 ppqq	4	20		_				[rp(HI)] ← [addr + 1], [rp(LO)] ← [addr] or
LD (addr),AL LD (addr),rp (addr),rp (addr),xy	11x11101 2A ppqq	4	20						$[xy(H)] \leftarrow [addr + 1], [xy(LO)] \leftarrow [addr]$
A. (addr), HL LD (addr), rp (addr), rp									Load register pair or Index register from directly addressed memo-
LD (addr),rp (addr),rp (addr),rp	32 ppad	ю	33						الم. الم. الم. الم. الم. الم. الم. الم.
LD (addr),rp (addr),xy (addr),xy									Store Accumulator contents in directly addressed memory location.
LD (addr),rp (addr),xy	22 ppqq	က	16						[addr + 1] ← [H], [addr] ← [L]
(addr),rp (addr),xy (addr),xy (addr),xy									Store contents of HL to directly addressed memory location.
(addr),xy	ED 01xx0011 ppqq	4	20						{ addr + 1] ← [rp(HI}}, [addr] ← [rp(LO)] or
(38) v	11x11101 22 ppqq	4	20						$[addr + 1] \leftarrow [xy(H)], [addr] \leftarrow [xy(LO)]$
A (BC)									Store contents of register pair or Index register to directly ad-
									dressed memory.
	V 0	-	7						[A] ← [(BC]] or [A] ← [(DE]]
	14		7			-			Load Accumulator from memory location addressed by the con-
			-						tents of the specified register pair.

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

											Γ	
			4	1	Clock			Status	s			Operation Performed
Туре	Wnemonic	Operand	200 139fa0	691 AO	Cycles	သ	Z	S	D/0	Ac	Z	
	9	reg.(HL)	011ddd110	-	7							[reg] ← [[HL]] oad register from memory location addressed by contents of HL.
90		100			_							[[BC]] ← [A] or [[DE]] ← [A]
ueı	2	(BC),A	13									Store Accumulator to memory location addressed by the contents
		(OC), A	7	-								of the specified register pair.
	-	202 (17)	01110ses	-	7							[[HL]] ← [reg]
(10t)	3	finer/, reg	200									Store register contents to memory location addressed by the con-
												tents of HL.
	-	Vasib±vv) per	11x11101 01ddd110	m	19							[reg] ← [[xy] + disp]
¥18	3	den kyrse	usip)								Load register from memory location using base relative addressing.
wį.	-	Cor (a sip +)	1111011101108s	~	19			-				[[xy] + disp] ← [reg]
ч	3	Spiridein L Axy)								Store register to memory location addressed relative to contents of
			delp									Index register.
	1		6	,	20/16				٥	ŀ	0	Repeat until [BC] = 0:
	רחוא	- 4	20	4	2							[(DE]) ← [(HL]]
									-			[0E] ← [0E] + 1
												[HL] → [HL] + 1
												[BC] ← [BC] - 1
ton												Transfer a block of data from the memory location addressed by
806												the contents of HL to the memory location addressed by the con-
s pu												tents of DE, going from low addresses to high. Contents of BC
16 1				_								serve as a count of bytes to be transferred.
ota	900		88 03	2	20/16**				0	0	0	Repeat until [BC] = 0:
ne	יייי		3	ı								[[OE]] [[HL]]
т.												[DE] — [DE] - 1
ю												[王] → [王] -
018												[BC] ← [BC] - 1
												Transfer a block of data from the memory location addressed by
												the contents of HL to the memory location addressed by the con-
		_										tents of DE, going from high addresses to low. Contents of BC
												serve as a count of bytes to be transferred.

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

Clock Bytes Cycles Cyc	Г		ecre- ecre- ecre- d by	k ad- Stop	K ad- Stop
Operand Object Code Bytes Clock Cycles C Z S P/O AC N ED A0 2 16 X 0 0 ED A8 2 16 X 0 0 ED B1 2 20/16*** X X X X 1 ED B3 2 20/16*** X X X X 1		Operation Performed	[[DE] — [[HL]] [DE] — [DE] + 1 [HL] — [HL] + 1 [BC] — [BC] - 1 Transfer one byte of data from the memory location addressed by the contents of HL to the memory location addressed by the contents of DE. Increment source and destination addresses and decrement byte count. [[DE] — [LH]] [DE] — [LH] [HL] — [HL] - 1 [HL] — [HL] - 1 [RC] — [BC] - 1 Transfer one byte of data from the memory location addressed by the contents of HL to the memory location addressed by the contents of DE Decrement source and destination addresses and byte	count. Repeat until [A] = [[HL]] or [BC] = 0: [A] - [[HL]] (only flags are affected) [HL] — [HL] + 1 [BC] — [BC] - 1 Compare contents of Accumulator with those of memory block addressed by contents of HL, going from low addresses to high. Stop	when a match is found or when the byte count becomes zero. Repeat until [A] = [[HL]] or [BC] = 0: [A] - [[HL]] (only flags are affected) [HL] - 1 [HL] - 1 Compare contents of Accumulator with those of memory block addressed by contents of HL, going from high addresses to low. Stop when a match is found or when the byte count becomes zero.
Operand Object Code Bytes Clock Cycles C 2 Status ED A0 2 16 X X ED B1 2 16 X X ED B1 2 20/16*** X X ED B9 2 20/16*** X X		\perp		-	
Operand Object Code Bytes Clock Cycles State ED A0 2 16 Z S ED A8 2 16 Z State ED B1 2 20/16*** X X ED B9 2 20/16*** X X					×
Operand Object Code Bytes Clock Cycles C	atus	P/0	×		×
Object Code By ED A0 ED B1 ED B1	š	s		×	×
Operand Object Code Bytes Cycles Cycles Cycles ED A8 2 16 ED B1 2 20/16**	1	2		×	×
Operand Object Code Bytes ED A0 2 ED A8 2 ED B1 2 ED B1 2		ပ			
Operand Object Code ED A0 ED B1 ED B1	300	Cycles	91 91	20/16**	20/16"
Operand		Bytes	2 2	6	8
		Object Code	ED A8	ED 81	
DD SPDR		Operand			
ž		Mnemonic	רום	CPIR	CPDR
Block Transfer and Search (Continued)		Туре	ксh (Continued)	lock Transfer and Se	8

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

Tvoe	Mnemonic	Operand	Othiers Code	Butes	Clock			Status	a l			
			ano malo	Dytes	Cycles	၁	z	s	P/0	A _C	z	Operation Performed
	CPI		ED A1	2	16		×	×	×	×	-	[A] - [[HL]] (only flags are affected) [HL] [HL] + 1
ons 1	·		÷.									¿BCj ← [BCj - 1 Compare contents of Accumulator with those of memory location
			·									addressed by contents of HL. Increment address and decrement
	CPO		ED A9	2	9		×	×	×	×	-	Dyre count. [A] - [f Hi]] fonty flame are affected.
				,	:		:	:	,	:	_	(HL) — [HL] - 1
												[BC] ← [BC] - 1
												Compare contents of Accumulator with those of memory location addressed by contents of HL. Decrement address and byte count.
	ADD	A,(HL)	98	٦	_	×	×	×	0	×	0	$[A] \leftarrow [A] + [[HL]] \text{ or } [A] \leftarrow [A] + [[xv] + disp]$
		A,(xy +disp)	11x11101 86 disp	e	19		,	_		_		Add to Accumulator using implied addressing or base relative ad-
											,	dressing.
	ADC	A,(HL)		-	_	×	×	×	0	×	0	$[A] \leftarrow [A] + [[HL]] + C \text{ or } [A] \leftarrow [A] + [[xy] + disp] + C$
00		A,(xy +disp)	11x11101 8E disp	ო	19		_	_		_		Add with Carry using implied addressing or base relative address-
oue.	gi	á	90	•	,	;	:	-	-	:		Ď.
e te	200	(xv + disn)	11×11101 96 disn	- "	, 0	<u> </u>	×	<u> </u>		×	_	$[A] \leftarrow [A] - [HL]$ or $[A] \leftarrow [A] - [[Ay] + disp]$
н ,		i		,	2	_	_	_		_		Subrect from Accumulator using implied addressing or base reta-
Jou	SBC	A,(HL)	36	-	7	×	×	×	0	×	_	[A] ← [A] - [[HL]] - C or [A] ← [A] - [[xv] + disp] - C
uey		A,(xy+disp)	11x11101 9E disp	m	19			_		_		Subtract with Carry using implied addressing or base relative ad-
רץ וו	CNA	Î	94	,	r	-		;			_	dressing.
Bbn)	(xy + disp)	11x11101 A6 disp	- ~	, 6	,	-	-	_		 >	AND with Accomplate noise included the second
008										_		addressing.
s	80	Ĵ	98	-	7	0	×	×	r	_	0	[A] ← [A] V [(HL]] or [A] ← [A] V [(xy] + disp]
		(xy + disp)	11x11101 B6 disp	ю	19	_	_			_	_	OR with Accumulator using implied addressing or base relative ad-
												dressing.
						_	_	-			_	
								_	_			

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

				3	Clock			Status	g g			Oceanopies Besternad
Туре	Mnemonic	Operand	Ubject Code	Dytes	Cycles	၁	z	S	P/0	Αc	Z	
	XOR	(HL) (xy + disp)	AE 11x11101 AE disp	3	7 19	0	×	×	۵	-	0	[A] \leftarrow [A] \rightarrow [HL]] or [A] \leftarrow [A] \leftarrow [xy] + disp] Exclusive-OR with Accumulator using implied addressing or base
omeM \	СР	(HL) (xy + disp)	BE 11x11101 BE disp	- ო	7 19	×	×	×	0	×	_	relative addressing. [A] - [[HL]] or [A] - [[xy] + disp] Compare with Accumulator using implied addressing or base rela-
	INC	(HL) (xy + disp)	34 11x11101 34 disp	- ω	11		×	×	0	×	0	tive addressing. Only the flags are affected. [[HL]] \leftarrow [[HL]] $+$ 1 or [[xy] $+$ disp] \leftarrow [[xy] $+$ disp] $+$ 1 Increment using implied addressing or base relative addressing.
	DEC	(HL) (xy + disp)	35 11x11101 35 disp	3	11 23		×	×	0	×	-	[[HL]] ← [[HL]] - 1 or [[xy] + disp] ← [[xy] + disp] - 1 Decrement using implied addressing or base relative addressing.
	RLC	(dsip + kx)	CB 06 11x11101 CB disp 06	2 4	15	×	×	×	Q.	0	0	C 7 0 0 El [HL]] or [[xy] + disp] Rotate contents of memory location (implied or base relative addressing) left with branch Carry.
etstoff bns tlink	ᆏ	(HL) (xy + disp)	CB 16 11x11101 CB disp 16	2 4	15	×	×	×	۵	0	0	[[HL]] or [[xv] + disp] Rotate contents of memory location left through Carry.
Memory S	RRC	(HL) (xy + disp)	CB 0E 11x11101 CB disp 0E	2 4	15	×	×	×	Q.	0	0	[[HL]] or [[xy] + disp] Rotate contents of memory location right with branch Carry.

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

de antista de la contraction d	Operation Performed	[[HL]] or [[xy] + disp] Rotate contents of memory location right through Carry	Shift contents of memory location left and clear LSB lArithmetic Shift).	7 0 C [[HL]] or [[xy] + disp]	Shift contents of memory location right and preserve MSB (Arithmetic Shift). 0	
	Z	0	0	0	0	
	o Ac	0	<u> </u>	O B.	0	
Status	S P/0	×	×	×	×	\dashv
	z	×	×	×	×	
	o	×	×	×	×	
Clock	Cycles	15	15 23	15	23	
	Bytes	4	2 4	N 4	2.4	
O Prince	Object Code	CB 1E 11x11101 CB disp 1E	CB 26 11x11101 CB disp 26	CB 2E 11x11101 CB disp 2E	CB 3E 11x11101 CB disp 3E	
	Operand	(HL) (xy + disp)	(HC) (xy + disp)	(HL)	(HL) (xy + disp)	
	Minemonic	RR	SLA	SRA	8 8	
	adk.		(Continued)	etatofi bna thin	S yromeM	

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

Clock	Object Code Bytes	lata O0ddd110 yy 2 7 { reg} ← data Load immediate into register. Load immediate into register. La16 O0xx0001 yyyy 3 10 [rp] ← data16 Load 16 bits of immediate data into register pair or Index register. Load 16 bits of immediate data into register pair or Index register. Jata 36 yy 2 10 [HL] ← data or [[xy] + disp] ← data Load immediate into memory location using implied or base relative addressing. addressing.	64 C3 ppqq 3 10 . [PC] ← label Jump to instruction at address represented by label. Jump to instruction at address represented by label. p 18 (disp-2) 2 12 Jump to instruction at address represented by label. l PC] ← [PC] + 2 + (disp-2) Jump to instruction at address contents of Program Counter. Jump to instruction address contained in HL or Index register.	[[SP] - 1] [PC(HI)] [[SP] - 2] [PC(LO)] [SP] - 2] [PC(LO)] [SP] - 2] [PC] [abel Jump to subroutine starting at address represented by label. Jump to subroutine if condition is satisfied; otherwise, continue in sequence. PC(LO)] [[SP] 1
	Mnemonic Operand	LD reg.data LD rp.data16 xy.data16 LD (HL).data (xy+disp), data	JP label JR disp JP (HL)	CALL cond.label RET cond
	Type N	etsibemml	dunr	Subroutine Call and Return

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

-	Manage	1	object of		Clock			Status	5		
adk -		Operand		bytes	Cycles	၁	z	s) (J	۸c	Operation Performed
	ADD	A,data	C6 yy	2	L	×	×	×	0	×	0 [A] — [A] + data
	ADC	A data	35	0	^	×	×	×		×	Add immediate to Accumulator. [A] ← [A] + data + C
)		44>	,				:	—		
	SUB	data	D6 yy	2	7	×	×	×	0	×	1 {A} ← [A] - data
9)B											Subtract immediate from Accumulator.
bet	SBC	A,data	DE yy	2	7	×	×	×	0	×	1 [A] ← [A] - data - C
ю (Subtract immediate with Carry.
ete	AND	data	E6 yy	2	7	0	×	×	_	_	0 [A] ← [A] Λ data
ibe											AND immediate with Accumulator.
wu	OR	data	F6 yy	2	7	0	×	×	٩	_	0 [A] ← [A] ∨ data
ul											OR immediate with Accumulator.
	XOR	data	EE yy	2	7	0	×	×	_	_	0 [A] ← [A] ← data
								•			Exclusive-OR immediate with Accumulator.
	8	data	FE yy	7	7	×	×	×	0	×	1 [A] - data
											Compare immediate data with Accumulator contents; only the
								1	1	+	מוס
	Эľ	cond,label	11ccc010 ppqq	3	10						If cond, then [PC] ← label
											Jump to instruction at address represented by label if the condition
											is true.
	H.	C,disp	38 (disp-2)	7	7/12						If $C = 1$, then $[PC] \leftarrow [PC] + 2 + \{disp - 2\}$
цо											Jump relative to contents of Program Counter if Carry flag is set.
ijij	۳,	NC,disp	30 (disp-2)	2	7/12						If $C = 0$, then $[PC] - [PC] + 2 + (disp - 2)$
uo;											Jump relative to contents of Program Counter if Carry flag is reset.
o u	H.	Z,disp	28 (disp-2)	7	7/12						If $Z = 1$, then $[PC] \leftarrow [PC] + 2 + (disp - 2)$
0 (-			Jump relative to contents of Program Counter if Zero flag is set.
lwi	5	NZ,disp	20 (disp-2)	7	7/12						If $Z = 0$, then $[PC] \leftarrow [PC] + 2 + (disp - 2)$
ηſ											Jump relative to contents of Program Counter if Zero flag is reset.
	ZNCO	dsip	10 (disp-2)	2	8/13						$[8] \leftarrow [8] \cdot 1$
											If [B] \neq 0, then [PC] + 2 + (disp -2)
											Decrement contents of B and Jump relative to contents of Program
							1	7	┫	┨	Counter it result is not U.

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

		,			Clock			Status	80		
Type	Миетопіс	Operand	Object Code	Бутез	Cycles	၁	Z	S	P/0/4	A _C N	
	מז	dst,src	01dddsss	1	4						[dst] ← [src] Move contents of source register to destination register. Register
	9	-	FD 57	2	Ø		×	×		0	designations src and dst may each be A, B, C, D, E, H or L. $[A] \leftarrow [1]$
	}	- -	3	I	,						Move contents of Interrupt Vector register to Accumulator.
	9	A.R	ED 5F	2	თ		×	×		0	=
	9	4	ED 47	2	თ						Move contents of Refresh register to Accumulator. $[\cdot] - [A]$
			:	l							Load Interrupt Vector register from Accumulator.
	2	R,A	ED 4F	7	თ						[R] → [A]
						_	_				Load Refresh register from Accumulator.
	Q7	SP,HL	F9	-	9						[SP] ← [HL]
9.0										_	Move contents of HL to Stack Pointer.
οM	٥٦	SP.xy	11x11101 F9	2	10						$[SP] \leftarrow [xy]$
19											Move contents of Index register to Stack Pointer.
fail	X	DE,HL	83	-	4						[DE] → → [HL]
ger											Exchange contents of DE and HL.
J-18	ă	AF,AF	80	-	4						$[AF] \leftarrow \rightarrow [AF']$
tsi										_	Exchange program status and alternate program status.
Bey	EXX		60	-	4						_
ļ											<u> </u>
											(HL]/ (HL]/
											Exchange register pairs and alternate register pairs.
							-				
						┪	┪	┪	_		

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

ADD AND SUB SBC CP CP CP CP	onic .	7 1 6 1 6 1			Clock						
		Doerado	Object Code	Bytes	Cycles	υ	7	S	b/0	\ Vc	Operation Performed
	Ĺ	A.reg	10000rrr	-	4	×	×	×	o	×	0 [A] ← [A] + [reg]
											_
		A,reg	10001rrr	-	4	×	×	×	0	×	0 [A] ← [A] + [reg] + C
											Add contents of register and Carry to Accumulator.
		reg	10010rrr	-	4	×	×	×	0	×	1 [A] ← [A] - [reg]
											Subtract contents of register from Accumulator.
		A,reg	10011111	-	4	×	×	×	<u> </u>	×	1 [A} ← [A] - [reg] - C
											Subtract contents of register and Carry from Accumulator.
		reg	10000rrr	_	4	0	×	×	<u>a</u>	_	0 [A] ← [A] ∧ [reg]
											AND contents of register with contents of Accumulator.
		reg	10110rrr	-	4	0	×	×	_	_	0 [A] ← [A] V [reg]
								- "			OR contents of register with contents of Accumulator.
	~	ger	101011111	_	4	0	×	×	_	_	0 [A] ← [A] ↓ [reg]
		ı									Exclusive-OR contents of register with contents of Accumulator.
		reg	10111mr	-	4	×	×	×	0	×	1 [A] - [reg]
											Compare contents of register with contents of Accumulator. Only
-											the flags are affected.
ADD	_	HL,rp	00xx1001	_	11	×				~	0 [HL] + [HL] + [rp]
	•										16-bit add register pair contents to contents of HL.
ADC	··	HL,rp	ED 01xx1010	7	15	×	×	×	0	~	0 [HL] ← [HL] + [rp] + C
											16-bit add with Carry register pair contents to contents of HL.
SBC		HL,rp	ED 01xx0010	2	15	×	×	×	0	~	1 [HL] ← [HL] - [rp] - C
											16-bit subtract with Carry register pair contents from contents of
											主
ADD	_	IX,pp	DD 00xx1001	2	15	×				~:	[dd] + [Xl] → [Xl] → 0
											16-bit add register pair contents to contents of Index register IX
		•									(pp = BC, DE, IX, SP).
ADD		IY,rr	FD 00xx1001	2	15	×				~	0 [(1/] + [1/] + [1/]
											16-bit add register pair contents to contents of Index register IY
											(rr = BC, DE, IY, SP).
										_	
							7	┪	┪	ᅥ	

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

			ebo Secieto	300	Clock			Status	, s			Oneration Performed
ed A	Mnemonic	Operand		sa) ka	Cycles	၁	z	S	P/0	Αc	Z	
	DAA		27	-	4	×	×	×	d.	×		Decimal adjust Accumulator, assuming that Accumulator contents are the sum or difference of BCD operands.
	CPL		2F	-	4				_	-	-	[A] – [Ā]
ē	,											Complement Accumulator (ones complement).
) fB1	NEG		ED 44	2	&	×	×	×	0	×	-	$[A] \leftarrow [\overline{A}] + 1$
bei												Negate Accumulator (twos complement).
0 1	INC	Ge	00rrr100	-	4		×	×	0	×	0	[reg] ← [reg] + 1
9 }\$												Increment register contents.
ige	NC	6	00xx0011	-	9							$[rp] \leftarrow [rp] + 1 \text{ or } [xy] \leftarrow [xy] + 1$
9		×	11×11101 23	2	10							Increment contents of register or Index register.
	DEC	reg	00rrr101	-	4		×	×	0	×	-	[reg] ← [reg] - 1
												Decrement register contents.
	DEC	2	00xx1011	-	9							$[rp] \leftarrow [rp] - 1 \text{ or } [xy] \leftarrow [xy] - 1$
		×	11x11101 2B	2	10							Decrement contents of register pair or Index register.
						T	T	T	T	T	Γ	
	i					;					(
	RLCA		04	-	4	×				0	0	
_												[A]
D)B)(Rotate Accumulator left with branch Carry.
B												
pue	RLA		17	-	4	×		_		0	0	
ttic												
18 14												Rotate Accumulator left through Carry.
978												
ibe												
H	RRCA		0F	-	4	×	-			0	0	0 1 - 1
												Rotate Accumulator right with branch Carry.
						1	1	1	1	1	1	

[reg] Shift contents of register left and clear LSB (Arithmetic Shift). Rotate contents of register right with branch Carry. Rotate contents of register left with branch Carry. Rotate contents of register right through Carry. [reg] Rotate contents of register left through Carry. Operation Performed Rotate Accumulator right through Carry. [reg] ပ U Table 3-4. A Summary of the Z80 Instruction Set (Continued) Z 0 0 0 0 0 0 ٧ 0 0 0 0 0 0 P/0 ۵ ۰ ٥. ۵ ۵ Status s × × × × × × × N × × × ပ × × × × × × Clock Cycles œ œ 00 œ œ Bytes 8 ~ 8 8 Object Code СВ 00000пт CB 00001m CB 00011rrr CB 00100m CB 00010rrr 4 Operand 5 ē. 9 <u>6</u> 2 Mnemonic RRA R_C RC SLA æ ᇁ Type Register Shift and Rotate (Continued)

3-36

Shift contents of register right and preserve MSB (Arithmetic Shift). Rotate one BCD digit left between the Accumulator and memory location (implied addressing). Contents of the upper half of the Accumula-Rotate one BCD digit right between the Accumulator and memory location (implied addressing).Contents of the upper half of the Accumulator are not affected. [reg] Shift contents of register right and clear MSB (Logical Shift). [[HL]] **Operation Performed** [reg] 0 0 က က ₹ tor are not affected. 4 4 Table 3-4. A Summary of the Z80 Instruction Set (Continued) 0 z 0 0 0 0 Ş 0 0 0 0 0/4 ۵ Q. ۵ ۵. S × × × × × 7 × × × ပ × × Clock Cycles 18 **∞** œ œ Bytes 7 7 8 7 Object Code CB 00101rrr СВ 00111тг ED 67 ED 6F Operand ē Ş. Mnemonic SRA RRO B 2 SRL Type Register Shift and Rotate (Continued)

3-37

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

BIT b,reg CB 01bbbr10 2 12 X 7 7 1 0 2	ا ا			obiot o	904.0	Clock			Status	, s			
BIT b,reg CB Olbbrid 2 12 X 7 7 1 0 Z	adkı	Minemonic	Operand		Dytes	Cycles	ပ	Z	_	_		z	Operation Performed
BIT b,(HL) CB 01bbb110 2 12 X 7 7 1 0 Z		BIT	b,reg	CB 01bbbrrr	2	8		×	ć	~	1	-	(q) <u>6a</u> → Z
BIT b,(HL) CB 01bbb110 2 12 X 7 7 1 0 Z SET b,xy+disp) 11x1101 CB disp 4 20 X 7 </td <td></td> <td></td> <td></td> <td></td> <td>•••</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Zero flag contains complement of the selected register bit.</td>					•••								Zero flag contains complement of the selected register bit.
SET b.reg (CB 11bbbr10 2 15 SET b.feg (CB 11bbbr10 2 15 b.f.HL) (CB 11bbbr10 2 15 b.f.xy+disp) 11x11101 CB disp 4 23 RES b.feg (CB 10bbbr10 2 15 b.f.xy+disp) 11x11101 CB disp 4 23 CB 10bbbr10 2 15 b.f.xy+disp) 11x11101 CB disp 4 23 CB 10bbb110 2 15 b.f.xy+disp) 11x11101 CB disp 4 23 CB 10bbb110 1 1 11 PUSH pr 11xx0101 1 1 10 POP pr 11xx0101 1 1 10 EX (SP),HL E3 1 11x1101 E3 2 23 [Interpretation of the print of the print of the pr 11xx0101 1 1 10 EX (SP),HL E3 1 11x1101 E3 2 23		BIT	b.(HL)	CB 01bbb110	7	12		×	<u>~</u> .	<u>~</u> .	_	-	$Z \leftarrow [[HL]](b)$ or $Z \leftarrow [[xy] + disp](b)$
SET b, reg CB 11bbbrrr 2 8 8			b,(xy + disp)	11×11101 CB disp	4	20							Zero flag contains complement of selected bit of the memory loca-
SET b,reg CB 11bbbr10 2 15 SET b,(WLL) CB 11bbb110 2 15 B 11x11101 CB disp 4 23 11bbb110 2 15 RES b,reg CB 10bbb110 2 15 RES b,(HLL) CB 10bbb110 2 15 BCXY+ disp) 11x11101 CB disp 4 23 10bbb110 2 15 [[1] PUSH pr 11xx0101 1 11 POP pr 11xx1101 E5 2 15 EX (SP),HL E3 1 19 EX (SP),RY 11x1101 E3 2 23 11 19 [[1] [[1]	U			01bbb110									tion (implied addressing or base relative addressing).
SET	oit	SET	b,reg	CB 11bbbrrr	7	80				-		_	reg(b) ← 1
SET	ejn						•						Set indicated register bit.
RES b, (xy + disp) 11x11101 CB disp 4 23 RES b, (HL) CB 10bbb110 2 15 RES b, (HL) CB 10bbb110 2 15 lb, (xy + disp) 11x11101 CB disp 4 23 lobbb110 1 11 [[[1]] PUSH pr 11xx0101 1 11 POP pr 11x11101 E5 2 15 EX (SP),HL E3 1 19 EX (SP),HL E3 1 19 [L] [L] [L] [L]	dịu	SET	b,(HL)	CB 11bbb110	7	15				•		_	$[(HL)](b) \leftarrow 1 \text{ or } [(xy) + disp](b) \leftarrow 1$
RES b.reg CB 10bbbrr 2 8 reg RES b,(HL) CB 10bbbr10 2 15 [[1] PUSH pr 11xx0101 1 11 [[1] POP pr 11xx0001 1 10 [[1] POP pr 11x11101 E1 2 15 [[2] EX (SP),HL E3 1 19 [[1] EX (SP),xy 11x11101 E3 2 23 [[1]	вN		b,(xy + disp)	11x11101 CB disp	4	23							Set indicated bit of memory location (implied addressing or
RES b,reg CB 10bbbr10 2 15 reg RES b,(HL) CB 10bbb110 2 15 [[1] b,(xy + disp), 11x1101 CB disp 4 23 [[1] PUSH pr 11xx0101 1 11 [[1] POP pr 11x11101 E5 2 15 [[2] FX (SP),HL E3 1 19 [[4] EX (SP),xy 11x11101 E3 2 23 [[4]	1!			11bbb110									base relative addressing).
PUSH pr 11x11101 E5 2 15 [[1] PUSH pr 11xx0101 1 11	8	RES	b,reg	СВ 10рьргт	2	89							reg(b) → 0
RES b,(HL) CB 10bbb110 2 15 [III] PUSH pr 11xx0101 1 11 [III] PUSH pr 11xx0101 1 11 [III] POP pr 11x11101 E1 2 15 [III] FX (SP),HL E3 1 19 [III] EX (SP),RY 11x11101 E3 2 23 [III]													Reset indicated register bit.
b,(xy + disp), 11x11101 CB disp 4 23 PUSH pr 11x0101 1 11 [[]] POP pr 11x11101 E1 2 15 [[]		RES	b,(HL)	CB 10bbb110	2	15						_	$[[HL]](b) \leftarrow 0 \text{ or } [[xy] + \text{disp}](b) \leftarrow 0$
PUSH pr 11xx0101 1 11 [[6] POP pr 11xx0001 1 10 [[6] xy 11x1101 E1 2 15 [[6] EX (SP),HL E3 1 19 [[6] (SP),xy 11x1101 E3 2 23			b,(xy + disp)		4	23			•				Reset indicated bit in memory location (implied addressing or base
PUSH pr 11xx0101 1 11 [[1] POP pr 11xx0001 1 10 [[p] xy 11x1101 E1 2 14 [[p] EX (SP),HL E3 1 19 [[t] (SP),xy 11x1101 E3 2 23								•				-	relative addressing).
PUSH pr 11xx0101 1 11 [[1] POP pr 11xx0001 1 10 [[p] xy 11x1101 E1 2 14 [[p] EX (SP),HL E3 1 19 [[h]										_	┪	_	
POP pr 11x1101E5 2 15 [[6] Ry 11x1101E1 2 14 [[6] EX (SP),HL E3 1 19 [CH (SP),xy 11x1101E3 2 23		PUSH	ă	11xx0101	1	11						_	[[SP]-1] → [pr(H)]
POP pr 11xx0001 1 10			×		2	15						_	$[(SP]-2] \leftarrow [pr(LO)]$
FOP pr 11xx0001 1 10 [p xy 11x11101 E1 2 14 [p [5] EX (SP),HL E3 1 19 [l. [h] (SP),xy 11x11101 E3 2 23												_	[SP] ← [SP]-2
FOP pr 11xx0001 1 10 [F													Put contents of register pair or Index register on top of Stack and
POP pr 11xx0001 1 10 xy 11x11101 E1 2 14 [6] [7] [8] [8] EX (SP),HL E3 1 19 [7] (SP),xy 11x11101 E3 2 23													decrement Stack Pointer.
EX (SP),HL E3 1 19 [14]		POP	à	11xx0001	, -	10				_		_	[pr(LO)] ← [[SP]]
EX (SP),HL E3 1 19 [16]	H		λ×	11x11101 E1	7	14						_	[pr(Hl)] ← [(SP] + 1]
EX (SP),HL E3 1 19 [14]	58 3											_	[SP] ← [SP] + 2
(SP),HL E3 1 19 [P	s												Put contents of top of Stack in register pair or Index register and
(SP),HL E3 1 19 [14]													increment Stack Pointer.
11x11101 E3 2 23		EX	(SP),HL	ន	-	19						=	[H] → → [(SP] + 1]
Exchange contents of HL or Index register			(SP),xy	11x11101 E3	2	23							[r] ← → [l Sb]]
													Exchange contents of HL or Index register and top of Stack.
												-	

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

					Clock			Status	<u>≅</u>		_	
Туре	Mnemonic	Operand	Object Code	Bytes	Cycles	ပ	Z	s	/ O/a	٩c	z	Operation Performed
iqumežni	DI EI RST RETI RETN	c 0 + 8	F3 FB 11xxx111 ED 4D ED 46 ED 56 ED 56	00000	4 4 T							Disable interrupts. Enable interrupts. [[SP]-1] — [PC(HI)] [[SP]-2] — [SP]-2 [PC] — (8 • n) ½ Restart at designated location. Return from interrupt. Return from de 0, 1, or 2.
autat 2	SCF		37 3F		4 4	- ×				0 ~	0 0	C \leftarrow 1 Set Carry flag. C \leftarrow $\overline{\mathbb{C}}$ Complement Carry flag.
	NOP HALT		76		4 4							No operation — volatile memories are refreshed. CPU halts, executes NOPs to refresh volatile memories.

3-39

Table 3-5. Instruction Object Codes in Numerical Order

OBJECT CODE	INSTRU	JCTION
00	NOP	
01 yyyy	LD	BC,data16
02	LD	(BC), A
03	INC	BC
04	INC	В
05	DEC	8
06 yy	LD	B,data
07	RLCA	
08	EX	AF,AF'
09	ADD	HL,BC
0A	LD	A,(8C)
OB	DEC	BC
[0C	INC	С
OD	DEC	С
0€ γγ	l ro	C,data
OF	RRCA	
10 disp-2	DJNZ	disp
11 у ууу	רס	DE,data 16
12	LD	(DE),A
13	INC	DE
14	INC	D
15	DEC	D
16 yy	LD	D,data
17	RLA	
18 disp-2	JR	disp
19	ADD	HL,DE
1 A	LD	A,(DE)
18	DEC	DE
1C	INC	E
1D	DEC	E
1E yy	LD	E,data
1F	RRA	
20 disp-2	JR	NZ,disp
21 уууу	LD	HL,data 16
22 ррад	רס	(addr),HL
23	INC	HL
24	INC	Н
25	DEC	Н
26 yy	LD	H,data
27	DAA	
28 disp-2	JR	Z,disp
29	ADD	HL,HL
2A ppqq	rD FD	HL,(addr)
2B	DEC	HL
2C	INC	L
2D	DEC	L
2E	LD LD	L,data
2F	CPL	NC dis-
30 disp-2	JR	NC,disp
31 yyyy	LD	SP,data16
32 ppqq	LD	(addr),A SP
33	INC	
34 35	INC DEC	(HL)
35 36 year	*	(HL)
36 yy	FD.	(HL),data
37	SCF JR	Cdien
38	JN	C,disp

	<u></u>	
OBJECT CODE	INST	RUCTION
39	ADD	HL,SP
3A ppqq	LD	A,(addr)
38	DEC	SP
3C	INC	Α
3D	DEC	A
3E yy	LD	A,data
3F	CCF	
4 Osss	LD	B,reg
46	LD	B,(HL)
4 1sss	LD	C,reg
4E	ΓD	C,(HL)
5 Osss	LD	D,reg
56	LD	D,(HL)
5 1sss	LD	E,reg
5E	LD	E,(HL)
6 Osss	LD	H,reg
66	LD	H,(HL)
6 isss	LD	L,reg
6E	ĽD	L,(HL)
7 Osss	LD	(HL),reg
76	HALT	
7 1sss	LD	A,reg
7E	ΓD	A,(HL)
8 Orrr	ADD	A,reg
86	ADD	A,(HL)
8 1rrr	ADC	A,reg
8E	ADC	A,(HL)
9 Orrr	SUB	reg
96	SUB	(HL)
9 irrr	SBC	A,reg
9E	SBC	A,(HL)
A Orrr	AND	reg
A6	AND	(HL)
A 1rrr	XOR	reg
AE	XOR	(HL)
B Orrr	OR	reg
86	OR	(HL)
B 1rrr	CP	reg
BE	CP	(HL)
C0	RET	NZ
C1	POP	BC
C2 ppqq	JР	NZ,addr
C3 ppqq	JP	addr
C4 ppqq	CALL	NZ,addr
C5	PUSH	BC
C6 yy	ADD	A,data
C7	RST	00Н
C8	RET	Z
C9	RET	
CA ppqq	JP	Z,addr
CB 0 Orrr	RLC	reg
CB 06	RLC	(HL)
CB 0 1rrr	RRC	reg
CB 0E	RRC	(HL)
CB 1 Orrr	RL	reg
CB 16	RL	(HL)
CB 1 1rrr	RR	reg

Table 3-5. Instruction Object Codes in Numerical Order (Continued)

CB 2 Orrr S	RR (HL)
·	iLA reg
CB 26 S	SLA (HL)
	SRA reg
B - 1	SRA (HL)
	RL reg
ł i	RL (HL)
g	NT b,reg NT b.(HL)
	RES b,reg
£	RES b,(HL)
•	SET b,reg
CB 11bbb110 S	SET b,(HL)
CC ppqq C	ALL Z,addr
CD ppqq C	ALL addr
CE yy A	NDC A,data
:	IST 08H
l '	IET NC
l l	OP DE
	P NC,addr
l ''	OUT (port),A
I I	CALL NC,addr
i'	PUSH DE BUB data
r ii	IST 10H
	ET C
B	xx
DA ppqq	P C,addr
	N A,(port)
DC ppqq C	ALL C,addr
DD 00xx 9 A	NDD IX,pp
1 ''''	D IX,data16
	D (addr),IX
	VC IX
1 1 1 1 1	D IX,(addr)
	DEC IX NC (IX + diso)
	NC (IX + disp) DEC (IX + disp)
	D (IX + disp),data
	D reg.(IX + disp)
	D (IX + disp),reg
	ADD A,(IX + disp)
DD 8E disp	ADC A,(IX + disp)
DD 96 disp	SUB (IX + disp)
r ' l	BC A,(IX + disp)
	ND (IX + disp)
	(OR (IX + disp)
	OR (IX + disp)
	CP (IX + disp)
	ILC (IX + disp)
· · · · · · · · · · · · · · · · · · ·	IRC (IX + disp) IL (IX + disp)
• •	IL (IX + disp) IR (IX + disp)
· · · · · · · · · · · · · · · · · · ·	SLA (IX + disp)
· · · · · · · · · · · · · · · · · · ·	SRA (IX + disp)
	SRL (IX + disp)
	IT b,(IX + disp)


OBJECT CODE	INST	RUCTION
DD CB disp 10bbb110	RES	b,(IX + disp)
DD CB disp 11bbb110	SET	b,(IX + disp)
DD E1	POP	IX
DD E3	EX	(SP),IX
DD E5	PUSH	IX ()
DO E9	JP	(IX)
DD F9	LD	SP,IX
DE yy DF	SBC RST	A,data 18H
EO	RET	PO
E1	POP	HL
E2 ppqq	JP	PO,addr
E3	EX	(SP),HL
E4 ppqq	CALL	PO,addr
E5	PUSH	HL
E6 yy	AND	data
E7	RST	20H
E8	RET	PE
E9	JP	(HL)
EA ppqq	JP	PE,addr
EB	EX	DE,HL
EC ppqq	CALL	PE,addr
ED 01ddd000 ED 01sss001	IN OUT	reg,(C)
ED 01xx 2	OUT SBC	(C),reg HL,rp
ED 01xx 2 ppgq	LD	(addr),rp
ED 44	NEG	(add),,p
ED 45	RETN	
ED 010nn110	IM	m
ED 47	LD	I,A
ED 01xx A	ADC	HL,rp
ED 01xx B ppqq	LD	rp,(addr)
ED 4D	RETI	
ED 4F	LD	R,A
ED 57	LD	A,I
ED 5F	LD	A,R
ED 67 ED 6F	RRD RLD	
ED AO	LDI	
ED A1	CPI	
ED A2	INI	
ED A3	OUTI	
ED A8	LDD	
ED A9	CPD	
ED AA	iND	
ED AB	OUTD	
ED BO	LDIR	
ED B1	CPIR	
ED B2	INIR	
ED 83	OTIR	
ED 88	LDDR	
ED B9 ED BA	CPDR	
ED BA	OTDR	
EE yy	XOR	data
EF .	RST	28H
·		
	L	

Table 3-5. Instruction Object Codes in Numerical Order (Continued)

OBJECT CODE	INS	TRUCTION
F0	RET	Р
F1	POP	AF
F2 ppqq	JP	P,addr
F3	DI	
F4 ppqq	CALL	P,addr
F5	PUSH	AF
F6 yy	OR	data
F7	RST	30H
F8	RET	М
F9	LD	SP,HL
FA ppqq	JP	M,addr
FB	El	
FC ppqq	CALL	M,addr
FD 00xx 9	ADD	IY,rr
FD 21 yyyy	ŁD	IY,data16
FD 22 ppqq	LD	(addr),IY
FD 23	INC	ΙΥ
FD 2A ppqq	LD	IY,(addr)
FD 2B	DEC	IY
FD 34 disp	INC	(IY + disp)
FD 35 disp	DEC	(IY + disp)
FD 36 disp yy	LD	(IY + disp),data
FD 01ddd110 disp	LD	reg,(IY + disp)
FD 7 Osss disp	LD	(IY + disp),reg
FD 86 disp	ADD	A,(IY + disp)

OBJECT CODE	INST	RUCTION
FD 8E disp	ADC	A,(IY + disp)
FD 96 disp	SUB	(IY + disp)
FD 9E disp	SBC	A,(IY + disp)
FD A6 disp	AND	(IY + disp)
FD AE disp	XOR	(IY + disp)
FD B6 disp	OR	(IY + disp)
FD BE disp	CP	(IY + disp)
FD CB disp 06	RLC	(IY + disp)
FD CB disp 0E	RRC	(IY + disp)
FD CB disp 16	RL	(IY + disp)
FD CB disp 1E	RR	(IY + disp)
FD CB disp 26	SLA	(IY + disp)
FD CB disp 2E	SRA	(IY + disp)
FD CB disp 3E	SRL	(IY + disp)
FD CB disp 01bbb110	BIT	b,(IY + disp)
FD CB disp 10bbb110	RES	b,(IY + disp)
FD CB disp 11bbb110	SET	b,(IY + disp)
FD E1	POP	IY
FD E3	EX	(SP),IY
FD E5	PUSH	IY
FD E9	JP	(IY)
FD F9	LD	SP,IY
FE yy	СР	data
FF	RST	38H
r e		


ADC A,data — ADD IMMEDIATE WITH CARRY TO ACCUMULATOR



Add the contents of the next program memory byte and the Carry status to the Accumulator.


Suppose xx=3A₁₆, yy=7C₁₆, and Carry=0. After the instruction

has executed, the Accumulator will contain B616:



The ADC instruction is frequently used in multibyte addition for the second and subsequent bytes.


ADC A,reg — ADD REGISTER WITH CARRY TO ACCUMULATOR



Add the contents of Register A, B, C, D, E, H or L and the Carry status to the Accumulator


Suppose xx=E3₁₆, Register E contains A0₁₆, and Carry=1. After the instruction

has executed, the Accumulator will contain 8416:



The ADC instruction is most frequently used in multibyte addition for the second and subsequent bytes.

ADC A,(HL) — ADD MEMORY AND CARRY TO ADC A,(IX+disp) ACCUMULATOR ADC A,(IY+disp)




The illustration shows execution of ADC A,(HL):

Add the contents of memory location (specified by the contents of the HL register pair) and the Carry status to the Accumulator.

Suppose xx=E3₁₆, yy=A0₁₆, and Carry=1. After the instruction

has executed, the Accumulator will contain 8416:




Add the contents of memory location (specified by the sum of the contents of the IX register and the displacement digit d) and the Carry to the Accumulator.

This instruction is identical to ADC A,(IX+disp), except that it uses the IY register instead of the IX register.

The ADC instruction is most frequently used in multibyte addition for the second and subsequent bytes.


ADC HL,rp — ADD REGISTER PAIR WITH CARRY TO H AND L



Add the 16-bit value from either the BC, DE, HL register pair or the Stack Pointer, and the Carry status, to the HL register pair.


Suppose HL contains A536₁₆, BC contains 1044₁₆, and Carry=1. After execution of ADC HL,BC

the HL register pair will contain:



The ADC instruction is most frequently used in multibyte addition for the second and subsequent bytes.


ADD A.data — ADD IMMEDIATE TO ACCUMULATOR



Add the contents of the next program memory byte to the Accumulator.


Suppose xx=3A₁₆, yy=7C₁₆, and Carry=0. After the instruction

has executed, the Accumulator will contain B6₁₆:



This is a routine data manipulation instruction.

ADD A,reg — ADD CONTENTS OF REGISTER TO ACCUMULATOR




Add the contents of Register A, B, C, D, E, H or L to the Accumulator.

Suppose xx=E3₁₆, Register E contains A0₁₆. After execution of


ADD A,E

the Accumulator will contain 83₁₆:



This is a routine data manipulation instruction

ADD A,(HL) — ADD MEMORY TO ACCUMULATOR ADD A,(IX+disp) ADD A,(IY+disp)




The illustration shows execution of ADD A, (IX+disp).

Add the contents of memory location (specified by the sum of the contents of the IX register and the displacement digit d) to the contents of the Accumulator.

Suppose ppqq= 4000_{16} , xx= $1A_{16}$, and memory location $400F_{16}$ contains 50_{16} . After the instruction

has executed, the Accumulator will contain 6A₁₆.




This instruction is identical to ADD A.(IX+disp), except that it uses the IY register instead of the IX register.

This version of the instruction adds the contents of memory location, specified by the contents of the HL register pair, to the Accumulator.

The ADD instruction is a routine data manipulation instruction.

ADD HL,rp -- ADD REGISTER PAIR TO H AND L




Add the 16-bit value from either the BC, DE, HL register pair or the Stack Pointer to the HL register pair.

Suppose HL contains 034A₁₆ and BC contains 2I4C₁₆. After the instruction

ADD HL,BC


has executed, the HL register pair will contain 2496₁₆.




Addition instruction, set N to 0

The ADD HL,HL instruction is equivalent to a 16-bit left shift.

ADD xy,rp — ADD REGISTER PAIR TO INDEX REGISTER



The illustration shows execution of ADD IX,DE.




Add the contents of the specified register pair to the contents of the specified Index register.

Suppose IY contains 4FF0 $_{16}$ and BC contains 000F $_{16}$. After the instruction ADD IY,BC

has executed, Index Register IY will contain 4FFF₁₆.

AND data — AND IMMEDIATE WITH ACCUMULATOR




AND the contents of the next program memory byte to the Accumulator.

Suppose xx=3A₁₆. After the instruction

AND 7CH

has executed, the Accumulator will contain 3816.




This is a routine logical instruction; it is often used to turn bits "off". For example, the instruction

AND 7FH

will unconditionally set the high order Accumulator bit to 0.

AND reg — AND REGISTER WITH ACCUMULATOR



AND the Accumulator with the contents of Register A, B, C, D, E, H or L. Save the result \rightarrow in the Accumulator.


111

for reg=A

Suppose xx=E3₁₆, and Register E contains A0₁₆. After the instruction


AND E

has executed, the Accumulator will contain A016.



AND is a frequently used logical instruction.

AND (HL) — AND MEMORY WITH ACCUMULATOR AND (IX+disp) AND (IY+disp)




The illustration shows execution of AND (IY+disp).

AND the contents of memory location (specified by the sum of the contents of the IY register and the displacement digit d) with the Accumulator.

Suppose xx=E3₁₆, ppqq=4000₁₆, and memory location 400F₁₆ contains A0₁₆. After the instruction

has executed, the Accumulator will contain A016.




This instruction is identical to AND (IY+disp), except that it uses the IX register instead of the IY register.

AND the contents of the memory location (specified by the contents of the HL register pair) with the Accumulator.

AND is a frequently used logical instruction.

BIT b,reg — TEST BIT b IN REGISTER reg




Place complement of indicated register's specified bit in Z flag of F register.

111

Suppose Register C contains 1110 1111. The instruction BIT 4,C will then set the Z flag to 1, while bit 4 in Register C remains 0. Bit 0 is the least significant bit.

BIT b, (HL) — TEST BIT b OF INDICATED MEMORY POSITION BIT b, (IX+disp) BIT b, (IY+disp)




The illustration shows execution of BIT 4,(HL). Bit 0 is the least significant bit.

BIT	<u>b.</u>	(HL)
CB 01	bbb	110
Bit Tested	<u>bbb</u>	
0	000	
1	001	
2	010	
3	011	
4	100	
5	101	
6	110	
7	111	

Test indicated bit within memory position specified by the contents of Register HL, and place bit's complement in Z flag of the F register.

Suppose HL contains 4000H and bit 3 in memory location 4000H contains 1. The instruction

will then set the Z flag to 0, while bit 3 in memory location 4000H remains 1.




bbb is the same as in BIT b.(HL)

Examine specified bit within memory location indicated by the sum of Index Register IX and disp. Place the complement in the Z flag of the F register.

Suppose Index Register IX contains 4000H and bit 4 of memory location 4004H is 0. The instruction

BIT 4, (IX+4H)


will then set the Z flag to 1, while bit 4 of memory location 4004H remains 0.



bbb is the same as in BIT b,(HL)

This instruction is identical to BIT b, (IX+disp), except that it uses the IY register instead of the IX register.

CALL label — CALL THE SUBROUTINE IDENTIFIED IN THE OPERAND



Store the address of the instruction following the CALL on the top of the stack: the top of the stack is a data memory byte addressed by the Stack Pointer. Then subtract 2 from the Stack Pointer in order to address the new top of stack. Move the 16-bit address contained in the second and third CALL instruction object program bytes to the Program Counter. The second byte of the CALL instruction is the low-order half of the address, and the third byte is the high-order byte.


Consider the instruction sequence:

SUBR

CALL SUBR AND 7CH --


After the instruction has executed, the address of the AND instruction is saved at the top of the stack. The Stack Pointer is decremented by 2. The instruction labeled SUBR will be executed next.

CALL condition, label — CALL THE SUBROUTINE IDENTIFIED IN THE OPERAND IF CONDITION IS SATISFIED




This instruction is identical to the CALL instruction, except that the identified subroutine will be called only if the condition is satisfied; otherwise, the instruction sequentially following the CALL condition instruction will be executed.

Consider the instruction sequence:




If the condition is not satisfied, the AND instruction will be executed after the CALL COND, SUBR instruction has executed. If the condition is satisfied, the address of the AND instruction is saved at the top of the stack, and the Stack Pointer is decremented by 2. The instruction labeled SUBR will be executed next.

CCF — COMPLEMENT CARRY FLAG



Complement the Carry flag. No other status or register contents are affected.

CP data — COMPARE IMMEDIATE DATA WITH ACCUMULATOR




Subtract the contents of the second object code byte from the contents of the Accumulator, treating both numbers as simple binary data. Discard the result; i.e., leave the Accumulator alone, but modify the status flags to reflect the result of the subtraction.

Suppose $xx=E3_{16}$ and the second byte of the CP instruction object code contains $A0_{16}$. After the instruction


CP 0A0H

has executed, the Accumulator will still contain E3₁₆, but statuses will be modified as follows:



Notice that the resulting carry is complemented.

CP reg — COMPARE REGISTER WITH ACCUMULATOR




Subtract the contents of Register A, B, C, D, E, H or L from the contents of the Accumulator, treating both numbers as simple binary data. Discard the result; i.e., leave the Accumulator alone, but modify status flags to reflect the result of the subtraction.

Suppose xx=E3₁₆ and Register B contains A0₁₆. After the instruction

CP E

has executed, the Accumulator will still contain E3₁₆, but statuses will be modified as follows:




Notice that the resulting carry is complemented.

CP (HL) — COMPARE MEMORY WITH ACCUMULATOR

CP (IX+disp)

CP (IY+disp)




The illustration shows execution of CP (HL):

Subtract the contents of memory location (specified by the contents of the HL register pair) from the contents of the Accumulator, treating both numbers as simple binary data. Discard the result; i.e., leave the Accumulator alone, but modify status flags to reflect the result of the subtraction.

Suppose xx=E3₁₆ and yy=A0₁₆. After execution of

the Accumulator will still contain E3₁₆, but statuses will be modified as follows:




Notice that the resulting carry is complemented.

Subtract the contents of memory location (specified by the sum of the contents of the IX register and the displacement value d) from the contents of the Accumulator, treating both numbers as simple binary data. Discard the result; i.e., leave the Accumulator alone, but modify status flags to reflect the result of the subtraction.

This instruction is identical to CP (IX+disp), except that it uses the IY register instead of the IX register.

CPD — COMPARE ACCUMULATOR WITH MEMORY. DECREMENT ADDRESS AND BYTE COUNTER




Compare the contents of the Accumulator with the contents of memory location (specified by the HL register pair). If A is equal to memory, set Z flag. Decrement the HL and BC register pairs. (BC is used as the Byte Counter.)

Suppose $xx=E3_{16}$, ppqq=4000₁₆, BC contains 0001₁₆, and $yy=A0_{16}$. After the instruction

CPD

has executed, the Accumulator will still contain E3₁₆, but statuses will be modified as follows:



Subtract instruction involved, set N to 1 $\,$

Carry not affected.

The HL register pair will contain 3FFF₁₆, and BC=0.

CPDR — COMPARE ACCUMULATOR WITH MEMORY. DECREMENT ADDRESS AND BYTE COUNTER. CONTINUE UNTIL MATCH IS FOUND OR BYTE COUNTER IS ZERO



This instruction is identical to CPD, except that it is repeated until a match is found or the byte counter is zero. After each data transfer, interrupts will be recognized and two refresh cycles will be executed.

Suppose the HL register pair contains 5000_{16} , the BC register pair contains $00FF_{16}$, the Accumulator contains $F9_{16}$, and memory has contents as follows:


<u>Location</u>	Contents
500016	AA ₁₆
4FFF ₁₆	BC16
4FFE ₁₆	1916
4FFD ₁₆	7A ₁₆
4FFC ₁₆	F9 ₁₆
4FFB ₁₆	DD ₁₆

After execution of

CPDR

the P/O flag will be 1, the Z flag will be 1, the HL register pair will contain $4FFB_{16}$, and the BC register pair will contain $00FA_{16}$.

CPI — COMPARE ACCUMULATOR WITH MEMORY. DECREMENT BYTE COUNTER. INCREMENT ADDRESS




Compare the contents of the Accumulator with the contents of memory location (specified by the HL register pair). If A is equal to memory, set the Z flag. Increment the HL register pair and decrement the BC register pair (BC is used as Byte Counter).

Suppose $xx=E3_{16}$, ppqq=4000₁₆, BC contains 0032₁₆, and $yy=E3_{16}$. After the instruction

CPI

has executed, the Accumulator will still contain $E3_{16}$, but statuses will be modified as follows:



The P/O flag will be set because BC-1 \neq 0.

Subtract instruction involved, set N to 1.

Carry not affected.

The HL register pair will contain 400116, and BC will contain 003116.

CPIR — COMPARE ACCUMULATOR WITH MEMORY. DECREMENT BYTE COUNTER. INCREMENT ADDRESS. CONTINUE UNTIL MATCH IS FOUND OR BYTE COUNTER IS ZERO

CPIR ED B1

This instruction is identical to CPI, except that it is repeated until a match is found or the byte counter is zero. After each data transfer interrupts will be recognized and two refresh cycles will be executed.

Suppose the HL register pair contains 4500_{16} , the BC register pair contains $00FF_{16}$, the Accumulator contains $F9_{16}$, and memory has contents as follows:


Location	Contents
450016	AA16
450116	¹⁵ 16
4502 ₁₆	F9 ₁₆

After execution of

CPIR

the P/O flag will be 1, and the Z flag will be 1. The HL register pair will contain 4503_{16} , and the BC register pair will contain $00FC_{16}$.

CPL — COMPLEMENT THE ACCUMULATOR



Complement the contents of the Accumulator. No other register's contents are affected.

Suppose the Accumulator contains 3A₁₆. After the instruction


CPL

has executed, the Accumulator will contain C5₁₆.

3A = 0011 1010Complement = 1100 0101

This is a routine logical instruction. You need not use it for binary subtraction; there are special subtract instructions (SUB, SBC).

DAA — DECIMAL ADJUST ACCUMULATOR



Convert the contents of the Accumulator to binary-coded decimal form. This instruction should only be used after adding or subtracting two BCD numbers; i.e., look upon ADD DAA or ADC DAA or INC DAA or SUB DAA or SBC DAA or DEC DAA or NEG DAA as compound, decimal arithmetic instructions which operate on BCD sources to generate BCD answers.


Suppose the Accumulator contains 39_{16} and the B register contains 47_{16} . After the instructions


ADD B DAA

have executed, the Accumulator will contain 86₁₆, not 80₁₆.

Z80 CPU logic uses the values in the Carry and Auxiliary Carry, as well as the Accumulator contents, in the Decimal Adjust operation.

DEC reg — **DECREMENT REGISTER CONTENTS**






Subtract 1 from the contents of the specified register.

Suppose Register A contains 50₁₆. After execution of DEC A

Register A will contain 4F₁₆.

DEC rp — DECREMENT CONTENTS OF SPECIFIED REGISTER DEC IX PAIR DEC IY



The illustration shows execution of DEC rp:



00 for rp is register pair BC

01 for rp is register pair DE

10 for rp is register pair HL

11 for rp is Stack Pointer

Subtract 1 from the 16-bit value contained in the specified register pair. No status flags are affected.

Suppose the H and L registers contain 2F00₁₆. After the instruction

DEC HL

has executed, the H and L registers will contain 2EFF₁₆.

DEC IX

Subtract 1 from the 16-bit value contained in the IX register.

DEC IY


Subtract 1 from the 16-bit value contained in the IY register.

Neither DEC rp. DEC IX nor DEC IY affects any of the status flags. This is a defect in the Z80 instruction set, inherited from the 8080. Whereas the DEC reg instruction is used in iterative instruction loops that use a counter with a value of 256 or less, the DEC rp (DEC IX or DEC IY) instruction must be used if the counter value is more than 256. Since the DEC rp instruction sets no status flags, other instructions must be added to simply

test for a zero result. This is a typical loop form:

LOOP	LD - -	DE,DATA	;LOAD INITIAL 16-BIT COUNTER VALUE ;FIRST INSTRUCTION OF LOOP
	-		
	DEC	DE	;DECREMENT COUNTER
	LD	A,D	;TO TEST FOR ZERO, MOVE D TO A
	OR	E	THEN OR A WITH E
	JP	NZ,LOOP	;RETURN IF NOT ZERO

DEC (HL) — DECREMENT MEMORY CONTENTS DEC (IX+disp) DEC (IY+disp)




The illustration shows execution of DEC (HL):

Subtract 1 from the contents of memory location (specified by the contents of the HL register pair).

Suppose ppqq=4500₁₆, yy=5F₁₆. After execution of

DEC (HL)

memory location 4500₁₆ will contain 5E₁₆.




Subtract instruction, set N to 1

Subtract 1 from the contents of memory location (specified by the sum of the contents of the IX register and the displacement value d).

This instruction is identical to DEC (IX+disp), except that it uses the IY register instead of the IX register.

DI — DISABLE INTERRUPTS




When this instruction is executed, the maskable interrupt request is disabled and the $\overline{\text{INT}}$ input to the CPU will be ignored. Remember that when an interrupt is acknowledged, the maskable interrupt is automatically disabled.

The maskable interrupt request remains disabled until it is subsequently enabled by an El instruction.

No registers or flags are affected by this instruction.

DJNZ disp — JUMP RELATIVE TO PRESENT CONTENTS OF PROGRAM COUNTER IF REG B IS NOT ZERO




Decrement Register B. If remaining contents are not zero, add the contents of the DJNZ instruction object code second byte and 2 to the Program Counter. The jump is measured from the address of the instruction operation code, and has a range of -126 to +129 bytes. The Assembler automatically adjusts for the twice-incremented PC.

If the contents of B are zero after decrementing, the next sequential instruction is executed.

The DJNZ instruction is extremely useful for any program loop operation, since the one instruction replaces the typical "decrement-then-branch on condition" instruction sequence

EI — ENABLE INTERRUPTS



EI FR

Execution of this instruction causes interrupts to be enabled, but not until one more instruction executes.


Most interrupt service routines end with the two instructions:

EI ;ENABLE INTERRUPTS

RET ;RETURN TO INTERRUPTED PROGRAM

If interrupts are processed serially, then for the entire duration of the interrupt service routine all maskable interrupts are disabled — which means that in a multi-interrupt application there is a significant possibility for one or more interrupts to be pending when any interrupt service routine completes execution.


If interrupts were acknowledged as soon as the El instructions had executed, then the Return instruction would not be executed. Under these circumstances, returns would stack up one on top of the other — and unnecessarily consume stack memory space. This may be illustrated as follows:




By inhibiting interrupts for one more instruction following execution of El, the Z80 CPU ensures that the RET instruction gets executed in the sequence:

- : EI ;ENABLE INTERRUPTS RET ;RETURN FROM INTERRUPT

It is not uncommon for interrupts to be kept disabled while an interrupt service routine is executing. Interrupts are processed serially:




EX AF,AF' — **EXCHANGE PROGRAM STATUS AND ALTERNATE PROGRAM STATUS**



The two-byte contents of register pairs AF and A'F' are exchanged. Suppose AF contains $4F99_{16}$ and A'F' contains $10AA_{16}$. After execution of EX AF AF'

AF will contain 10AA₁₆ and AF' will contain 4F99₁₆.

EX DE,HL — EXCHANGE DE AND HL CONTENTS



The D and E registers' contents are swapped with the H and L registers' contents. Suppose pp=03₁₆, qq=2A₁₆, xx=41₁₆ and yy=FC₁₆. After the instruction

has executed, H will contain 03 $_{16}$, L will contain 2A $_{16}$, D will contain 41 $_{16}$ and E will contain FC $_{16}$.

The two instructions:

EX DE.HL LD A,(HL)

are equivalent to:


LD A,(DE)

but if you want to load data addressed by the D and E register into the B register.

EX DE,HL LD B,(HL)

has no single instruction equivalent.

EX (SP),HL — EXCHANGE CONTENTS OF REGISTER AND EX (SP),IX TOP OF STACK EX (SP),IY



The illustration shows execution of EX (SP),HL.

Exchange the contents of the L register with the top stack byte. Exchange the contents of the H register with the byte below the stack top.

Suppose
$$xx=21_{16}$$
, $yy=FA_{16}$, $pp=3A_{16}$, $qq=E2_{16}$. After the instruction EX (SP),HL


has executed, H will contain $3A_{16}$. L will contain $E2_{16}$ and the two top stack bytes will contain FA_{16} and 21_{16} respectively.

The EX (SP), HL instruction is used to access and manipulate data at the top of the stack.

Exchange the contents of the IX register's low-order byte with the top stack byte. Exchange the IX register's high-order byte with the byte below the stack top.

This instruction is identical to EX (SP),IX, but uses the IY register instead of the IX register.

EXX — EXCHANGE REGISTER PAIRS AND ALTERNATE REGISTER PAIRS



The contents of register pairs BC, DE and HL are swapped with the contents of register pairs B'C', D'E', and H'L'.

Suppose register pairs BC, DE and HL contain 4901_{16} , $5F00_{16}$ and 7251_{16} respectively, and register pairs B'C', D'E', H'L' contain 0000_{16} , $10FF_{16}$ and 3333_{16} respectively. After the execution of


EXX

the registers will have the following contents:

BC: 0000₁₆; DE: 10FF₁₆; HL: 3333₁₆; B'C': 4901₁₆; D'E': 5F00₁₆; H'L': 7251₁₆


This instruction can be used to exchange register banks to provide very fast interrupt response times.

HALT



When the HALT instruction is executed, program execution ceases. The CPU requires an interrupt or a reset to restart execution. No registers or statuses are affected; however, memory refresh logic continues to operate.

IM 0 — INTERRUPT MODE 0



This instruction places the CPU in interrupt mode 0. In this mode, the interrupting device will place an instruction on the Data Bus and the CPU will then execute that instruction. No registers or statuses are affected.

IM 1 — INTERRUPT MODE 1


This instruction places the CPU in interrupt mode 1. In this mode, the CPU responds to an interrupt by executing a restart (RST) to location 0038₁₆.

IM 2 — INTERRUPT MODE 2

IM 2 ED 5E

This instruction places the CPU in interrupt mode 2. In this mode, the CPU performs an indirect call to any specified location in memory. A 16-bit address is formed using the contents of the Interrupt Vector (I) register for the upper eight bits, while the lower eight bits are supplied by the interrupting device. Refer to Chapter 12 for a full description of interrupt modes. No registers or statuses are affected by this instruction.

IN A, (port) — INPUT TO ACCUMULATOR



Load a byte of data into the Accumulator from the I/O port (identified by the second IN instruction object code byte).

Suppose 36₁₆ is held in the buffer of I/O port 1A₁₆. After the instruction


IN A, (1AH)

has executed, the Accumulator will contain 3616.

The IN instruction does not affect any statuses.

Use of the IN instruction is very hardware dependent. Valid I/O port addresses are determined by the way in which I/O logic has been implemented. It is also possible to design a microcomputer system that accesses external logic using memory reference instructions with specific memory addresses.

INC reg — INCREMENT REGISTER CONTENTS




00 xxx 100 000 for reg=B 001 for reg=C 010 for reg=D 011 for reg=E 100 for reg=H 101 for reg=L 111 for reg=A

Add 1 to the contents of the specified register.


Suppose Register E contains A8₁₆. After execution of

Register E will contain A916.

INC $\ensuremath{\mathsf{rp}}$ — INCREMENT CONTENTS OF SPECIFIED REGISTER PAIR INC IX INC IY



The illustration shows execution of INC rp:



Add 1 to the 16-bit value contained in the specified register pair. No status flags are affected.

Suppose the D and E registers contain 2F7A₁₆. After the instruction

INC DE


has executed, the D and E registers will contain 2F7B₁₆.

Add 1 to the 16-bit value contained in the IX register.

Add 1 to the 16-bit value contained in the IY register.

Just like the DEC rp, DEC IX and DEC IY, neither INC rp, INC IX nor INC IY affects any status flags. This is a defect in the Z80 instruction set inherited from the 8080.

INC (HL) — INCREMENT MEMORY CONTENTS INC (IX+disp) INC (IY+disp)




The illustration shows execution of INC (IX+d):

Add 1 to the contents of memory location (specified by the sum of the contents of Register IX and the displacement value d).

Suppose ppqq=4000₁₆ and memory location 400F₁₆ contains 36₁₆. After execution of the instruction


memory location 400F₁₆ will contain 37₁₆.



This instruction is identical to INC (IX+disp), except that it uses the IY register instead of the IX register.

Add 1 to the contents of memory location (specified by the contents of the HL register pair).

IND - INPUT TO MEMORY AND DECREMENT POINTER



Input from I/O port (addressed by Register C) to memory location (specified by HL). Decrement Registers B and HL.

Suppose $xx=05_{16}$, $yy=15_{16}$, $ppqq=2400_{16}$, and 19_{16} is held in the buffer of I/O port 15_{16} . After the instruction

IND

has executed, memory location 2400₁₆ will contain 19₁₆. The B register will contain 304₁₆ and the HL register pair 23FF₁₆.

INDR — INPUT TO MEMORY AND DECREMENT POINTER UNTIL BYTE COUNTER IS ZERO

INDR ED BA

INDR is identical to IND, but is repeated until Register B=0.

Suppose Register B contains 03₁₆, Register C contains 15₁₆, and HL contains 2400₁₆. The following sequence of bytes is available at I/O port 15₁₆:

17₁₆, 59₁₆ and AE₁₆

After the execution of


INDR

the HL register pair will contain $23FD_{16}$ and Register B will contain zero, and memory locations will have contents as follows:

Location	Contents
2400	1716
23FF	5916
23FE	AE ₁₆

This instruction is extremely useful for loading blocks of data from an input device into memory.

INI -- INPUT TO MEMORY AND INCREMENT POINTER



Input from I/O port (addressed by Register C) to memory location (specified by HL). Decrement Register B: increment register pair HL.

Suppose $xx=05_{16}$, $yy=15_{16}$, ppqq=2400₁₆, and 19₁₆ is held in the buffer of I/O port 15₁₆.

After the instruction

INI

has executed, memory location 2400_{16} will contain 19_{16} . The B register will contain 04_{16} and the HL register pair 2401_{16} .

INIR — INPUT TO MEMORY AND INCREMENT POINTER UNTIL BYTE COUNTER IS ZERO

INIR is identical to INI, but is repeated until Register B=0.

Suppose Register B contains 03_{16} , Register C contains 15_{16} , and HL contains 2400_{16} . The following sequence of bytes is available at I/O port 15_{16} :

After the execution of


INIR

the HL register pair will contain 2403₁₆ and Register B will contain zero, and memory locations will have contents as follows:

Location	Contents
2400	1716
2401	5916
2402	AE ₁₆

This instruction is extremely useful for loading blocks of data from a device into memory.

IN reg,(C) — INPUT TO REGISTER



111 for reg=A
110 for setting of status flags without
changing registers

Load a byte of data into the specified register (reg) from the I/O port (identified by the contents of the C register).

011 for reg=E 100 for reg=H 101 for reg=L


Suppose 42_{16} is held in the buffer of I/O port 36_{16} , and Register C contains 36_{16} . After the instruction

IN D,(C)

has executed, the D register will contain 42₁₆.

During the execution of the instruction, the contents of Register B are placed on the top half of the Address Bus, making it possible to extend the number of addressable I/O ports.

JP label — JUMP TO THE INSTRUCTION IDENTIFIED IN THE OPERAND




Load the contents of the Jump instruction object code second and third bytes into the Program Counter; this becomes the memory address for the next instruction to be executed. The previous Program Counter contents are lost.

In the following sequence:


The CPL instruction will be executed after the JP instruction. The AND instruction will never be executed, unless a Jump instruction somewhere else in the instruction sequence jumps to this instruction.

JP condition, label — JUMP TO ADDRESS IDENTIFIED IN THE OPERAND IF CONDITION IS SATISIFED




This instruction is identical to the JP instruction, except that the jump will be performed only if the condition is satisfied; otherwise, the instruction sequentially following the JP condition instruction will be executed.

Consider the instruction sequence



After the JP cond, label instruction has executed, if the condition is satisfied then the OR instruction will be executed. If the condition is not satisfied, the AND instruction, being the next sequential instruction, is executed.

JP (HL) — JUMP TO ADDRESS SPECIFIED BY CONTENTS JP (IX) OF 16-BIT REGISTER JP (IY)



The illustration shows execution of JP (HL):

The contents of the HL register pair are moved to the Program Counter; therefore, an implied addressing jump is performed.

The instruction sequence

LD H,ADDR JP (HL)

has exactly the same net effect as the single instruction

JP ADDR

Both specify that the instruction with label ADDR is to be executed next.

The JP (HL) instruction is useful when you want to increment a return address for a subroutine that has multiple returns.

Consider the following call to subroutine SUB:

CALL SUB ;CALL SUBROUTINE
JP ERR ;ERROR RETURN
;GOOD RETURN

Using RET to return from SUB would return execution of JP ERR; therefore, if SUB executes without detecting error conditions, return as follows:

POP HL ;POP RETURN ADDRESS TO HL INC HL ;ADD 3 TO RETURN ADDRESS INC HL INC HL JP (HL) ;RETURN JP (IX)

JP (IX) DD £9

This instruction is identical to the JP (HL) instruction, except that it uses the IX register


instead of the HL register pair.

This instruction is identical to the JP (HL) instruction, except that it uses the IY register instead of the HL register pair.

JR C,disp — JUMP RELATIVE TO CONTENTS OF PROGRAM COUNTER IF CARRY IS SET


This instruction is identical to the JR disp instruction, except that the jump is only executed if the Carry status equals 1; otherwise, the next instruction is executed.

In the following instruction sequence:



After the JR C,\$+8 instruction, the OR instruction is executed if the Carry status equals 1. The AND instruction is executed if the Carry status equals 0.

JR disp — JUMP RELATIVE TO PRESENT CONTENTS OF PROGRAM COUNTER



Add the contents of the JR instruction object code second byte, the contents of the Program Counter, and 2. Load the sum into the Program Counter. The jump is measured from the address of the instruction operation code, and has a range of -126 to \pm 129 bytes. The Assembler automatically adjusts for the twice-incremented PC.

The following assembly language statement is used to jump four steps forward from address 4000_{16} .

JR \$+4


Result of this instruction is shown below:

L	ocation	Instruction			
	4000	18			
	4001	02			
	4002	-			
	4003	-			
	4004	- 🔫	new	PC	value

JR NC,disp — JUMP RELATIVE TO CONTENTS OF PROGRAM COUNTER IF CARRY FLAG IS RESET

This instruction is identical to the JR disp instruction, except that the jump is only executed if the Carry status equals 0; otherwise, the next instruction is executed.

In the following instruction sequence:




After the JR NC,\$-3 instruction, the OR instruction is executed if the Carry status equals 1. The ADD instruction is executed if the Carry status equals 0.

JR NZ,disp — JUMP RELATIVE TO CONTENTS OF PROGRAM COUNTER IF ZERO FLAG IS RESET

This instruction is identical to the JR disp instruction, except that the jump is only executed if the Zero status equals 0; otherwise, the next instruction is executed.

In the following instruction sequence:




After the JR NZ,\$+6 instruction, the OR instruction is executed if the Zero status equals 0. The AND instruction is executed if the Zero status equals 1.

JR Z,disp — JUMP RELATIVE TO CONTENTS OF PROGRAM COUNTER IF ZERO FLAG IS SET


This instruction is identical to the JR disp instruction, except that the jump is only executed if the Zero status equals 1; otherwise, the next instruction is executed.

In the following instruction sequence:



After the JR Z,\$+6 instruction, the OR instruction is executed if the Zero status equals 1. The AND instruction is executed if the Zero status equals 0.

LD A,I — MOVE CONTENTS OF INTERRUPT VECTOR OR LD A,R REFRESH REGISTER TO ACCUMULATOR



The illustration shows execution of LD A.I:

Move the contents of the Interrupt Vector register to the Accumulator, and reflect interrupt enable status in Parity/Overflow flag.


Suppose the Interrupt Vector register contains $7F_{16}$, and interrupts are disabled. After execution of

LD A,I

Register A will contain 7F₁₆, and P/O will be 0

Move the contents of the Refresh register to the Accumulator. The value of the interrupt flip-flop will appear in the Parity/Overflow flag.

LD A,(addr) — LOAD ACCUMULATOR FROM MEMORY USING DIRECT ADDRESSING



Load the contents of the memory byte (addressed directly by the second and third bytes of the LD A, (addr) instruction object code) into the Accumulator. Suppose memory byte $084A_{16}$ contains 20_{16} . After the instruction

has executed, the Accumulator will contain 2016.

Remember that EQU is an assembler directive rather than an instruction: it tells the Assembler to use the 16-bit value $084A_{16}$ wherever the label appears.

The instruction


LD A, (label)

is equivalent to the two instructions

LD HL, label LD A, (HL)

When you are loading a single value from memory, the LD A, (label) instruction is preferred; it uses one instruction and three object program bytes to do what the LD HL, label, LD A, (HL) combination does in two instructions and four object program bytes. Also, the LD HL, label, LD A, (HL) combination uses the H and L registers, which LD A, (label) does not.

LD A,(rp) — LOAD ACCUMULATOR FROM MEMORY LOCATION ADDRESSED BY REGISTER PAIR



Load the contents of the memory byte (addressed by the BC or DE register pair) into the Accumulator.

Suppose the B register contains 08_{16} , the C register contains $4A_{16}$, and memory byte $084A_{16}$ contains $3A_{16}$. After the instruction

LD A,(BC)


has executed, the Accumulator will contain 3A₁₆.

Normally, the LD A,(rp) and LD rp,data will be used together, since the LD rp,data instruction loads a 16-bit address into the BC or DE registers as follows:

LD BC.084AH

LD A, (BC)

LD dst,src — MOVE CONTENTS OF SOURCE REGISTER TO DESTINATION REGISTER



The contents of any designated register are loaded into any other register.

For example:

LD A,B

loads the contents of Register B into Register A.

LD LD


loads the contents of Register D into Register L.

LD C,C

does nothing, since the C register has been specified as both the source and the destination.

LD HL,(addr) — LOAD REGISTER PAIR OR INDEX REGISTER LD rp,(addr) FROM MEMORY USING DIRECT ADDRESSING LD IX,(addr)

LD IY, (addr)




The illustration shows execution of LD HL(ppqq):

Load the HL register pair from directly addressed memory location.

Suppose memory location 4004_{16} contains AD_{16} and memory location 4005_{16} contains 12_{16} . After the instruction

LD HL, (4004H)

has executed, the HL register pair will contain 12AD₁₆.



00 for rp is register pair BC 01 for rp is register pair DE

10 for rp is register pair HL

11 for rp is Stack Pointer

Load register pair from directly addressed memory.

Suppose memory location $49FF_{16}$ contains BE_{16} and memory location $4A00_{16}$ contains 33_{16} . After the instruction

LD DE, (49FFH)

has executed, the DE register pair will contain 33BE16.

DD 2A ppqq

Load IX register from directly addressed memory.

Suppose memory location D111 $_{16}$ contains FF $_{16}$ and memory location D112 $_{16}$ contains 56 $_{16}$. After the instruction


LD IX,(D111H)

has executed, the IX register will contain 56FF₁₆.

Load IY register from directly addressed memory.

Affects IY register instead of IX. Otherwise identical to LD IX(addr).

LD I,A — LOAD INTERRUPT VECTOR OR REFRESH LD R,A REGISTER FROM ACCUMULATOR



The illustration shows execution of LD R.A:

Load Refresh register from Accumulator.


Suppose the Accumulator contains 7F₁₆. After the instruction

LD R,A

has executed, the Refresh register will contain 7F₁₆.

Load Interrupt Vector register from Accumulator.

LD reg,data — LOAD IMMEDIATE INTO REGISTER




Load the contents of the second object code byte into one of the registers.

When the instruction


LD A,2AH

has executed, 2A₁₆ is loaded into the Accumulator.

LD rp,data — LOAD 16 BITS OF DATA IMMEDIATE INTO LD IX,data REGISTER LD IY,data



The illustration shows execution of LD rp,data:



00 for rp is register pair BC 01 for rp is register pair DE 10 for rp is register pair HL

11 for rp is Stack Pointer

Load the contents of the second and third object code bytes into the selected register pair. After the instruction

LD SP,217AH

has executed, the Stack Pointer will contain 217A₁₆.

LD IX, data DD 21 ppqq

Load the contents of the second and third object code bytes into the Index register IX.

LD IY. data FD 21 ppqq

Load the contents of the second and third object code bytes into the Index Register IY.

Notice that the LD rp,data instruction is equivalent to two LD reg,data instructions.

For example:


LD HL,032AH

is equivalent to


LD H,03H LD L,2AH

LD reg,(HL) — LOAD REGISTER FROM MEMORY

- LD reg, (IX+disp)
- LD reg,(IY+disp)




The illustration shows execution of LD reg.(IX+disp):




Load specified register from memory location (specified by the sum of the contents of the IX register and the displacement digit d).

Suppose ppqq= 4004_{16} and memory location 4010_{16} contains FF₁₆. After the instruction

has executed, Register B will contain FF₁₆.




This instruction is identical to LD reg.(IX+disp), except that it uses the IY register instead of the IX register.



Load specified register from memory location (specified by the contents of the HL register pair).

LD SP,HL — MOVE CONTENTS OF HL OR INDEX REGISTER LD SP,IX TO STACK POINTER LD SP,IY



The illustration shows execution of LD SP.HL:

Load contents of HL into Stack Pointer.

Suppose pp=08₁₆ and qq=3F₁₆. After the instruction


LD SP.HL

has executed, the Stack Pointer will contain 083F₁₆.

Load contents of Index Register IX into Stack Pointer.

Load contents of Index Register IY into Stack Pointer.

LD (addr), A — STORE ACCUMULATOR IN MEMORY USING DIRECT ADDRESSING



Store the Accumulator contents in the memory byte addressed directly by the second and third bytes of the LD (addr), A instruction object code.

Suppose the Accumulator contains 3A₁₆. After the instruction

has executed, memory byte 084A₁₆ will contain 3A₁₆.

Remember that EQU is an assembler directive rather than an instruction; it tells the Assembler to use the 16-bit value 084AH whenever the word "label" appears.

The instruction


LD (addr),A

is equivalent to the two instructions


LD H, label LD (HL), A

When you are storing a single data value in memory, the LD (label), A instruction is preferred because it uses one instruction and three object program bytes to do what the LD H(label), LD (HL), A combination does in two instructions and four object program bytes. Also, the LD H(label), LD (HL), A combination uses the H and L registers, while the LD (label), A instruction does not.

LD (addr), HL — STORE REGISTER PAIR OR INDEX LD (addr), rp REGISTER IN MEMORY USING DIRECT LD (addr), xy ADDRESSING



The illustration shows execution of LD (ppqq).DE:



00 for rp is register pair BC

01 for rp is register pair DE

10 for rp is register pair HL

11 for rp is Stack Pointer

Store the contents of the specified register pair in memory. The third and fourth object code bytes give the address of the memory location where the low-order byte is to be written. The high-order byte is written into the next sequential memory location.

Suppose the BC register pair contains 3C2A₁₆. After the instruction

label EQU 084AH ---LD (label),BC

has executed, memory byte $084A_{16}$ will contain $2A_{16}$. Memory byte $084B_{16}$ will contain $3C_{16}$.

Remember that EQU is an assembler directive rather than an instruction; it tells the Assembler to use the 16-bit value $084A_{16}$ whenever the word "label" appears.



This is a three-byte version of LD (addr),rp which directly specifies HL as the source register pair.




Store the contents of Index register IX in memory. The third and fourth object code bytes give the address of the memory location where the low-order byte is to be written. The high-order byte is written into the next sequential memory location.



This instruction is identical to the LD (addr),IX instruction, except that it uses the IY register instead of the IX register.

LD (HL),data — LOAD IMMEDIATE INTO MEMORY

- LD (IX+disp),data
- LD (IY+disp),data



The illustration shows execution of LD (IX+d),xx:

Load Immediate into the Memory location designated by base relative addressing. Suppose ppqq=5400₁₆. After the instruction

has executed, memory location 5409₁₆ will contain FA₁₆.


This instruction is identical to LD (IX+disp), data, but uses the IY register instead of the IX register.

Load Immediate into the Memory location (specified by the contents of the HL register pair).

The Load Immediate into Memory instructions are used much less than the Load Immediate into Register instructions.

LD (HL),reg — LOAD MEMORY FROM REGISTER

- LD (IX+disp),reg
- LD (IY+disp),reg




The illustration shows execution of LD (HL),reg:

Load memory location (specified by the contents of the HL register pair) from specified register.

Suppose ppqq=4500₁₆ and Register C contains F9₁₆. After the instruction


LD (HL),C

has executed, memory location 4500₁₆ will contain F9₁₆.




Load memory location (specified by the sum of the contents of the IX register and the

displacement value d) from specified register.



This instruction is identical to LD (IX+disp), reg, except that it uses the IY register instead of the IX register.

LD (rp),A — LOAD ACCUMULATOR INTO THE MEMORY LOCATION ADDRESSED BY REGISTER PAIR



0 if register pair=BC 1 if register pair=DE

Store the Accumulator in the memory byte addressed by the BC or DE register pair.

Suppose the BC register pair contains $084A_{16}$ and the Accumulator contains $3A_{16}$. After the instruction


LD (BC),A

has executed, memory byte 084A₁₆ will contain 3A₁₆.

The LD (rp), A and LD rp, data will normally be used together, since the LD rp, data instruction loads a 16-bit address into the BC or DE registers as follows:

LD BC,084AH LD (BC),A

LDD — TRANSFER DATA BETWEEN MEMORY LOCATIONS, DECREMENT DESTINATION AND SOURCE ADDRESSES



Transfer a byte of data from memory location addressed by the HL register pair to memory location addressed by the DE register pair. Decrement contents of register pairs BC, DE, and HL.

Suppose register pair BC contains 004F $_{16}$, DE contains 4545 $_{16}$, HL contains 2012 $_{16}$, and memory location 2012 $_{16}$ contains 18 $_{16}$. After the instruction

LDD

has executed, memory location 4545_{16} will contain 18_{16} , register pair BC will contain $004E_{16}$. DE will contain 4544_{16} , and HL will contain 2011_{16} .

LDDR — TRANSFER DATA BETWEEN MEMORY LOCATIONS UNTIL BYTE COUNTER IS ZERO, DECREMENT DESTINATION AND SOURCE ADDRESSES

LDDR ED B8

This instruction is identical to LDD, except that it is repeated until the BC register pair contains zero. After each data transfer, interrupts will be recognized and two refresh cycles will be executed.

Suppose we have the following contents in memory and register pairs:

Register/Contents		Location/Contents	
HL 2012	216	2012 ₁₆ 18 ₁₆	
DE 4545	516	2011 ₁₆ AA ₁₆	
BC 0003	316	201016 2516	

After execution of


LDDR

register pairs and memory locations will have the following contents:

Register/Contents	Location/Contents	Location/Contents
HL 2009 ₁₆	2012 ₁₆ 18 ₁₆	4545 ₁₆ 18 ₁₆
DE 4542 ₁₆	2011 ₁₆ AA ₁₆	4544 ₁₆ AA ₁₆
BC 0000 ₁₆	2010 ₁₆ 25 ₁₆	4543 ₁₆ 25 ₁₆

This instruction is extremely useful for transferring blocks of data from one area of memory to another.

LDI — TRANSFER DATA BETWEEN MEMORY LOCATIONS, INCREMENT DESTINATION AND SOURCE ADDRESSES



Transfer a byte of data from memory location addressed by the HL register pair to memory location addressed by the DE register pair. Increment contents of register pairs HL and DE. Decrement contents of the BC register pair.

Suppose register pair BC contains $004F_{16}$, DE contains 4545_{16} , HL contains 2012_{16} , and memory location 2012_{16} contains 18_{16} . After the instruction

LD

has executed, memory location 4545₁₆ will contain 18₁₆, register pair BC will contain 004E₁₆, DE will contain 4546₁₆, and HL will contain 2013₁₆.

LDIR — TRANSFER DATA BETWEEN MEMORY LOCATIONS UNTIL BYTE COUNTER IS ZERO.INCREMENT DESTINATION AND SOURCE ADDRESSES

LDIR ED BO

This instruction is identical to LDI, except that it is repeated until the BC register pair contains zero. After each data transfer, interrupts will be recognized and two refresh cycles will be executed.

Suppose we have the following contents in memory and register pairs:

Register/Contents	Location/Contents	
HL 2012 ₁₆	2012 ₁₆ 18 ₁₆	
DE 4545 ₁₆	2013 ₁₆ CD ₁₆	
BC 0003 ₁₆	2014 ₁₆ F0 ₁₆	

After execution of


LDIR

register pairs and memory will have the following contents:

Register/Contents	Location/Contents	Location/Contents	
HL 2015 ₁₆	2012 ₁₆ 18 ₁₆	4545 ₁₆ 18 ₁₆	
DE 4548 ₁₆	2013 ₁₆ CD ₁₆	4546 ₁₆ CD ₁₆	
BC 0000 ₁₆	2014 ₁₆ F0 ₁₆	4547 ₁₆ F0 ₁₆	

This instruction is extremely useful for transferring blocks of data from one area of memory to another.

NEG — NEGATE CONTENTS OF ACCUMULATOR



Negate contents of Accumulator. This is the same as subtracting contents of the Accumulator from zero. The result is the two's complement. 80H will be left unchanged.


Suppose xx=5A₁₆. After the instruction

NEC

has executed, the Accumulator will contain A616.

 $5A = 0101 \quad 1010$ Two's complement = 1010 \quad 0110

NOP — NO OPERATION




This is a one-byte instruction which performs no operation, except that the Program Counter is incremented and memory refresh continues. This instruction is present for several reasons:

- 1) A program error that fetches an object code from non-existent memory will fetch 00. It is a good idea to ensure that the most common program error will do nothing.
- 2) The NOP instruction allows you to give a label to an object program byte: HERE NOP
- 3) To fine-tune delay times. Each NOP instruction adds four clock cycles to a delay.

NOP is not a very useful or frequently used instruction.


OR data — OR IMMEDIATE WITH ACCUMULATOR



OR the Accumulator with the contents of the second instruction object code byte. Suppose $xx=3A_{16}$. After the instruction

OR 7CH

has executed, the Accumulator will contain 7E₁₆.




This is a routine logical instruction; it is often used to turn bits "on". For example, the instruction

OR 80H

will unconditionally set the high-order Accumulator bit to 1.

OR reg — OR REGISTER WITH ACCUMULATOR




Logically OR the contents of the Accumulator with the contents of Register A, B, C, D, E, H or L. Store the result in the Accumulator.


Suppose xx=E3₁₆ and Register E contains A8₁₆. After the instruction

OR F

has executed, the Accumulator will contain EB₁₆.



OR (HL) — OR MEMORY WITH ACCUMULATOR OR (IX+disp) OR (IY+disp)




The illustration shows execution of OR (HL):

OR contents of memory location (specified by the contents of the HL register pair) with the Accumulator.

Suppose xx=E3₁₆, ppqq=4000₁₆, and memory location 4000₁₆ contains A8₁₆. After the instruction


has executed, the Accumulator will contain EB₁₆.



OR contents of memory location (specified by the sum of the contents of the IX register and the displacement value d) with the Accumulator.

This instruction is identical to OR (IX+disp), except that it uses the IY register instead of the IX register.


OUT (C),reg — OUTPUT FROM REGISTER



Suppose yy=1F $_{16}$ and the contents of H are AA $_{16}$. After the execution of OUT (C),H

AA₁₆ will be in the buffer of I/O port 1F₁₆.

OUTD — OUTPUT FROM MEMORY. DECREMENT ADDRESS



Output from memory location specified by HL to I/O port addressed by Register C. Registers B and HL are decremented.

Suppose $xx=0A_{16}$, $yy=FF_{16}$, ppqq=5000₁₆, and memory location 5000₁₆ contains 77₁₆. After the instruction

OUTD

has executed, 77₁₆ will be held in the buffer of I/O port FF₁₆. The B register will contain 09₁₆, and the HL register pair 4FFF₁₆.

OTDR — OUTPUT FROM MEMORY. DECREMENT ADDRESS, CONTINUE UNTIL REGISTER B=0

OTDR is identical to OUTD, but is repeated until Register B contains 0.

Suppose Register B contains 03_{16} , Register C contains FF₁₆, and HL contains 5000_{16} . Memory locations $4FFE_{16}$ through 5000_{16} contain:

Location/	Conten
4FFE ₁₆	CA ₁₆
4FFF16	1B ₁₆
500016	F116


After execution of

OTDR

register pair HL will contain 4FFD16. Register B will contain zero, and the sequence F116, 1B16. CA16 will have been written to 1/0 port FF16.

This instruction is very useful for transferring blocks of data from memory to output devices.

OUTI — OUTPUT FROM MEMORY. INCREMENT ADDRESS



Output from memory location specified by HL to I/O port addressed by Register C. Register B is decremented and the HL register pair is incremented.

Suppose $xx=0A_{16}$, $yy=FF_{16}$. ppqq=5000₁₆, and memory location 5000₁₆ contains 77₁₆. After the instruction

OUTI

has executed, 77₁₆ will be held in the buffer of I/O port FF₁₆. The B register will contain 09₁₆ and the HL register pair will contain 5001₁₆.

OTIR — OUTPUT FROM MEMORY. INCREMENT ADDRESS, CONTINUE UNTIL REGISTER B=0

OTIR ED B3

OTIR is identical to OUTI, except that it is repeated until Register B contains 0.

Suppose Register B contains 04_{16} , Register C contains FF_{16} , and HL contains 5000_{16} . Memory locations 5000_{16} through 5003_{16} contain:

Location/	Contents
500016	CA ₁₆
500116	1B ₁₆
500216	B1 ₁₆
500316	AD ₁₆


After execution of

OTIR

register pair HL will contain 5004_{16} , Register B will contain zero and the sequence CA₁₆, 1B₁₆, B1₁₆ and AD₁₆ will have been written to I/O port FF₁₆.

This instruction is very useful for transferring blocks of data from memory to an output device.

OUT (port), A — OUTPUT FROM ACCUMULATOR



Output the contents of the Accumulator to the I/O port identified by the second OUT instruction object code byte.


Suppose 36₁₆ is held in the Accumulator. After the instruction

OUT (1AH),A


has executed, 36₁₆ will be in the buffer of I/O port 1A₁₆.

The OUT instruction does not affect any statuses. Use of the OUT instruction is very hardware-dependent. Valid I/O port addresses are determined by the way in which I/O logic has been implemented. It is also possible to design a microcomputer system that accesses external logic using memory reference instructions with specific memory addresses. OUT instructions are frequently used in special ways to control microcomputer logic external to the CPU.

POP rp — READ FROM THE TOP OF THE STACK POP IX POP IY



The illustration shows execution of POP BC:



POP the two top stack bytes into the designated register pair.

Suppose qq=01₁₆ and pp=2A₁₆. Execution of

loads 01₁₆ into the L register and 2A₁₆ into the H register. Execution of the instruction


loads 01 into the status flags and $2A_{16}$ into the Accumulator. Thus, the Carry status will be set to 1 and other statuses will be cleared.

POP the two top stack bytes into the IX register.

POP the two top stack bytes into the IY register.

The POP instruction is most frequently used to restore register and status contents which have been saved on the stack; for example, while servicing an interrupt.

PUSH rp — WRITE TO THE TOP OF THE STACK PUSH IX PUSH IY



The illustration shows execution of PUSH IY:

PUSH the contents of the IY register onto the top of the stack.

Suppose the IY register contains 45FF₁₆. Execution of the instruction

PUSH IY

loads 4516, then FF16 onto the top of the stack.

PUSH the contents of the IX register onto the top of the stack.



00 for rp is register pair BC

01 for rp is register pair DE

10 for rp is register pair HL

11 for rp is register pair A and F

PUSH contents of designated register pair onto the top of the stack.


Execution of the instruction


PUSH AF

loads the Accumulator and then the status flags onto the top of the stack.

The PUSH instruction is most frequently used to save register and status contents; for example, before servicing an interrupt.

RES b,reg — RESET INDICATED REGISTER BIT






Reset indicated bit within specified register.

After the instruction


RES 6,H

has executed, bit 6 in Register H will be reset. (Bit 0 is the least significant bit.)

RES b,(HL) — RESET BIT b OF INDICATED MEMORY POSITION RES b,(IX+disp) RES b,(IY+disp)



The illustration shows execution of SET b, (IX+disp). Bit 0 is execution of SET b, (IX+disp). Bit 0 is the least significant bit.




Reset indicated bit within memory location indicated by the sum of Index Register IX and d.

Suppose IX contains 4110₁₆. After the instruction

RES 0,(IX+7)


has executed, bit 0 in memory location 4117₁₆ will be 0.



bbb is the same as in RES b.(IX+disp)

This instruction is identical to RES b, (IX+disp), except that it uses the IY register instead

of the IX register.



bbb is the same as in RES b, (IX+disp)


Reset indicated bit within memory location indicated by HL.

Suppose HL contains 4444₁₆. After execution of

RES 7,(HL)

bit 7 in memory location 4444₁₆ will be 0.

RET — RETURN FROM SUBROUTINE



Move the contents of the top two stack bytes to the Program Counter; these two bytes provide the address of the next instruction to be executed. Previous Program Counter contents are lost. Increment the Stack Pointer by 2, to address the new top of stack.

Every subroutine must contain at least one Return (or conditional Return) instruction; this is the last instruction executed within the subroutine, and causes execution to return to the calling program.


RET cond — RETURN FROM SUBROUTINE IF CONDITION IS SATISFIED



		Condition	Relevant Flag
000	NZ .	Non-Zero	Z
001	Z	Zero	Z
010	NC	Non-Carry	С
011	С	Carry	С
100	PO	Parity Odd	P/O
101	PE	Parity Even	P/O
110	Р	Sign Positive	S
111	M	Sign Negative	S

This instruction is identical to the RET instruction, except that the return is not executed unless the condition is satisfied; otherwise, the instruction sequentially following the RET cond instruction will be executed.

Consider the instruction sequence:



After the RET cond is executed, if the condition is satisfied then execution returns to the AND instruction which follows the CALL. If the condition is not satisfied, the OR instruction, being the next sequential instruction, is executed.


RET cond — RETURN FROM SUBROUTINE IF CONDITION IS SATISFIED



		Condition	Relevant Flag
000	NZ .	Non-Zero	Z
001	Z	Zero	Z
010	NC	Non-Carry	С
011	С	Carry	С
100	PO	Parity Odd	P/O
101	PE	Parity Even	P/O
110	Р	Sign Positive	S
111	M	Sign Negative	S


This instruction is identical to the RET instruction, except that the return is not executed unless the condition is satisfied; otherwise, the instruction sequentially following the RET cond instruction will be executed.

Consider the instruction sequence:



After the RET cond is executed, if the condition is satisfied then execution returns to the AND instruction which follows the CALL. If the condition is not satisfied, the OR instruction, being the next sequential instruction, is executed.


RETI — RETURN FROM INTERRUPT



Move the contents of the top two stack bytes to the Program Counter; these two bytes provide the address of the next instruction to be executed. Previous Program Counter contents are lost. Increment the Stack Pointer by 2, and address the new top of stack.

This instruction is used at the end of an interrupt service routine, and, in addition to returning control to the interrupted program, it is used to signal an I/O device that the interrupt routine has been completed. The I/O device must provide the logic necessary to sense the instruction operation code: refer to An Introduction to Microcomputers: Volume 2 for a description of how the RETI instruction operates with the Z80 family of devices.


RETN — RETURN FROM NON-MASKABLE INTERRUPT



Move the contents of the top two stack bytes to the Program Counter; these two bytes provide the address of the next instruction to be executed. Previous Program Counter contents are lost. Increment the Stack Pointer by 2 to address the new top of stack. Restore the interrupt enable logic to the state it had prior to the occurrence of the non-maskable interrupt.

This instruction is used at the end of a service routine for a non-maskable interrupt, and causes execution to return to the program that was interrupted.

RL reg — ROTATE CONTENTS OF REGISTER LEFT THROUGH CARRY




The illustration shows execution of RL C:


Rotate contents of specified register left one bit through Carry. Suppose D contains A9 $_{16}$ and Carry=0. After the instruction

RL D

has executed, D will contain 52_{16} and Carry will be 1:



RL (HL) — ROTATE CONTENTS OF MEMORY LOCATION RL (IX+disp) LEFT THROUGH CARRY RL (IY+disp)




The illustration shows execution of RL (IX+disp):



Rotate contents of memory location (specified by the sum of the contents of Index Register IX and displacement integer d) left one bit through Carry.

Suppose the IX register contains 4000_{16} , memory location 4007_{16} contains $2F_{16}$, and Carry is set to 1. After execution of the instruction


memory location 4007₁₆ will contain 5F₁₆, and Carry is 0:



This instruction is identical to RL (IX+disp), but uses the IY register instead of the IX register.

Rotate contents of memory location (specified by the contents of the HL register pair) left one bit through Carry.

RLA — ROTATE ACCUMULATOR LEFT THROUGH CARRY



Rotate Accumulator contents left one bit through Carry status.


Suppose the Accumulator contains $2A_{16}$ and the Carry status is set to 1. After the instruction

RLA


has executed, the Accumulator will contain F5₁₆ and the Carry status will be reset to 0:

<u>Before</u>		<u>After</u>	
Accumulator	Carry	Accumulator	Carry
01111010	1	11110101	0

RLC reg — ROTATE CONTENTS OF REGISTER LEFT CIRCULAR



The illustration shows execution of RLC E:




Rotate contents of specified register left one bit, copying bit 7 into Carry.


Suppose Register D contains A9₁₆ and Carry is 1. After execution of

RLC D

Register D will contain 53₁₆ and Carry will be 1:



RLC (HL) — ROTATE CONTENTS OF MEMORY LOCATION RLC (IX+disp) LEFT CIRCULAR RLC (IY+disp)




The illustration shows execution of RLC (HL):

Rotate contents of memory location (specified by the contents of the HL register pair) left one bit, copying bit 7 into Carry.

Suppose register pair HL contains 54FF₁₆. Memory location 54FF₁₆ contains A5₁₆, and Carry is 0. After execution of

RLC (HL)

memory location $54FF_{16}$ will contain $4B_{16}$, and Carry will be 1:




Rotate memory location (specified by the sum of the contents of Index register IX and displacement integer d) left one bit, copying bit 7 into Carry.

Suppose the IX register contains 4000_{16} . Carry is 1, and memory location 4007_{16} contains $2F_{16}$. After the instruction


RLC (IX+7)

has executed, memory location 4007₁₆ will contain 5E₁₆, and Carry will be 0:



This instruction is identical to RLC (IX+disp), but uses the IY register instead of the IX register.

RLCA — ROTATE ACCUMULATOR LEFT CIRCULAR



Rotate Accumulator contents left one bit, copying bit 7 into Carry.

Suppose the Accumulator contains 7A₁₆ and the Carry status is set to 1. After the instruction


RLCA

has executed, the Accumulator will contain F4₁₆ and the Carry status will be reset to 0:

<u>Before</u>		<u>After</u>	
Accumulator	Carry	Accumulator	Carry
01111010	1	11110100	0

RLCA should be used as a logical instruction.

RLD — ROTATE ONE BCD DIGIT LEFT BETWEEN THE ACCUMULATOR AND MEMORY LOCATION




The four low-order bits of a memory location (specified by the contents of register pair HL) are copied into the four high-order bits of the same memory location. The previous contents of the four high-order bits of that memory location are copied into the four low-order bits of the Accumulator. The previous four low-order bits of the Accumulator are copied into the four low-order bits of the specified memory location.


Suppose the Accumulator contains $7F_{16}$, HL register pair contains 4000_{16} , and memory location 4000_{16} contains 12_{16} . After execution of the instruction

RLC


the Accumulator will contain 71₁₆ and memory location 4000₁₆ will contain 2F₁₆:



RR reg — ROTATE CONTENTS OF REGISTER RIGHT THROUGH CARRY



The illustration shows execution of RR C:




Rotate contents of specified register right one bit through Carry.

Suppose Register H contains 0F₁₆ and Carry is set to 1. After the instruction


RR H

has executed, Register H will contain 87₁₆, and Carry will be 1:



RR (HL) — ROTATE CONTENTS OF MEMORY LOCATION RIGHT THROUGH CARRY

RR (IX+disp) RR (IY+disp)



The illustration shows execution of RR (IY+disp):




Rotate contents of memory location (specified by the sum of the contents of the IY register and the displacement value d) right one bit through Carry.

Suppose the IY register contains 4500_{16} , memory location $450F_{16}$ contains $1D_{16}$, and Carry is set to 0. After execution of the instruction

RR (IY+OFH)

memory location $450F_{16}$ will contain $0E_{16}$, and Carry will be 1:




This instruction is identical to RR (IY+disp), but uses the IX register instead of the IY register.



Rotate contents of memory location (specified by the contents of the HL register pair) right one bit through Carry.

RRA — ROTATE ACCUMULATOR RIGHT THROUGH CARRY



Rotate Accumulator contents right one bit through Carry status.

Suppose the Accumulator contains $7A_{16}$ and the Carry status is set to 1. After the instruction

RRA


has executed, the Accumulator will contain BD_{16} and the Carry status will be reset to α

<u>Before</u>		<u>After</u>	
Accumulator	Carry	Accumulator	Carry
01111010	1	10111101	0



Rotate contents of memory location (specified by the contents of the HL register pair) right one bit through Carry.

RRA — ROTATE ACCUMULATOR RIGHT THROUGH CARRY



Rotate Accumulator contents right one bit through Carry status.

Suppose the Accumulator contains $7A_{16}$ and the Carry status is set to 1. After the instruction


RRA

has executed, the Accumulator will contain BD_{16} and the Carry status will be reset to α

<u>Before</u>		<u>After</u>	
Accumulator	Carry	Accumulator	Carry
01111010	1	10111101	0

RRC (HL) — ROTATE CONTENT RRC (IX+disp) RIGHT CIRCULAR RRC (IY+disp)

ROTATE CONTENTS OF MEMORY LOCATION RIGHT CIRCULAR




The illustration shows execution of RRC (HL):

Rotate contents of memory location (specified by the contents of the HL register pair) right one bit circularly, copying bit 0 into the Carry status.

Suppose the HL register pair contains 4500₁₆, memory location 4500₁₆ contains 34₁₆, and Carry is set to 1. After execution of


RRC (HL)

memory location 4500₁₆ will contain 1A₁₆, and Carry will be 0:




Rotate contents of memory location (specified by the sum of the contents of the IX

register and the displacement value d) right one bit circularly, copying bit 0 into the Carry status.



This instruction is identical to the RRC (IX+disp) instruction, but uses the IY register instead of the IX register.

RRCA — ROTATE ACCUMULATOR RIGHT CIRCULAR



Rotate Accumulator contents right one bit circularly, copying bit 0 into the Carry status. Suppose the Accumulator contains $7A_{16}$ and the Carry status is set to 1. After the instruction


RRCA

has executed, the Accumulator will contain $3\ensuremath{\text{D}}_{16}$ and the Carry status will be reset to 0:

<u>Before</u>		<u>After</u>	
Accumulator	Carry	Accumulator	Carry
01111010	П	00111101	

RRCA should be used as a logical instruction.

RRD — ROTATE ONE BCD DIGIT RIGHT BETWEEN THE ACCUMULATOR AND MEMORY LOCATION





The four high-order bits of a memory location (specified by the contents of register pair HL) are copied into the four low-order bits of the same memory location. The previous contents of the four low-order bits are copied into the four low-order bits of the Accumulator. The previous four low-order bits of the Accumulator are copied into the four high-order bits of the specified memory location.

Suppose the Accumulator contains 7F₁₆, HL register pair contains 4000₁₆, and memory location 4000₁₆ contains 12₁₆. After execution of the instruction

RRD

the Accumulator will contain 72₁₆ and memory location 4000₁₆ will contain F1₁₆:





Call the subroutine origined at the low memory address specified by n.

When the instruction

RST 18H


has executed, the subroutine origined at memory location 0018₁₆ is called. The previous Program Counter contents are pushed to the top of the stack.

Usually, the RST instruction is used in conjunction with interrupt processing, as described in Chapter 12.

If your application does not use all RST instruction codes to service interrupts, do not overlook the possibility of calling subroutines using RST instructions. Origin frequently used subroutines at appropriate RST addresses, and these subroutines can be called with a single-byte RST instruction instead of a three-byte CALL instruction.

SUBROUTINE CALL USING RST

SBC A,data — SUBTRACT IMMEDIATE DATA FROM ACCUMULATOR WITH BORROW




Subtract the contents of the second object code byte and the Carry status from the Accumulator.

Suppose xx=3A₁₆ and Carry=1. After the instruction


SBC A,7CH

has executed, the Accumulator will contain BD₁₆.



The Carry flag is set to 1 for a borrow and reset to 0 if there is no borrow.

SBC A,reg — SUBTRACT REGISTER WITH BORROW FROM ACCUMULATOR




Subtract the contents of the specified register and the Carry status from the Accumulator.

Suppose xx=E3₁₆, Register E contains A0₁₆, and Carry=1. After the instruction

SBC A,E


has executed, the Accumulator will contain 42₁₆.



The Carry flag is set to 1 for a borrow and reset to 0 if there is no borrow.

SBC A,(HL) — SBC A,(IX+disp) SBC A,(IY+disp)

SUBTRACT MEMORY AND CARRY FROM ACCUMULATOR




The illustration shows execution of SBC A.(HL):

Subtract the contents of memory location (specified by the contents of the HL register pair) and the Carry from the Accumulator.

Suppose Carry=0, ppqq= 4000_{16} , xx= $3A_{16}$, and memory location 4000_{16} contains $7C_{16}$. After execution of the instruction

the Accumulator will contain BE16.




The Carry flag is set to 1 for a borrow and reset to 0 if there is no borrow.

Subtract the contents of memory location (specified by the sum of the contents of the IX register and the displacement value d) and the Carry from the Accumulator.

This instruction is identical to the SBC A, (IX+disp) instruction, except that it uses the IY register instead of the IX register.


SBC HL,rp — SUBTRACT REGISTER PAIR WITH CARRY FROM H AND L



Subtract the contents of the designated register pair and the Carry status from the HL register pair.


Suppose HL contains F4A2₁₆, BC contains A034₁₆, and Carry=0. After the instruction SBC HL,BC

has executed, the HL register pair will contain 546E₁₆:




The Carry flag is set to 1 for a borrow and reset to 0 if there is no borrow.


SCF - SET CARRY FLAG



When the SCF instruction is executed, the Carry status is set to 1 regardless of its previous value. No other statuses or register contents are affected.

SET b,reg — SET INDICATED REGISTER BIT






SET indicated bit within specified register. After the instruction


SET 2,L

has executed, bit 2 in Register L will be set. (Bit 0 is the least significant bit.)

SET b,(HL) — SET BIT b OF INDICATED MEMORY POSITION SET b,(IX+disp) SET b,(IY+disp)



The illustration shows execution of SET b.(HL). Bit 0 is the least significant bit.




Set indicated bit within memory location indicated by HL.

Suppose HL contains 4000₁₆. After the instruction

SET 5,(HL)

has executed, bit 5 in memory position 4000₁₆ will be 1.




bbb is the same as in SET b,(HL)

Set indicated bit within memory location indicated by the sum of Index Register IX and displacement.

Suppose Index Register IX contains 4000₁₆. After execution of SET 6,(IX+5H)


bit 6 in memory location 4005₁₆ will be 1.




bbb is the same as in SET b,(HL)

This instruction is identical to SET b, (IX+disp), except that it uses the IY register instead of the IX register.

SLA reg — SHIFT CONTENTS OF REGISTER LEFT ARITHMETIC




The illustration shows execution of SLA C:




Shift contents of specified register left one bit, resetting the least significant bit to 0. Suppose Register B contains 1F₁₆, and Carry=1. After execution of

SLA B

Register B will contain $3E_{16}$ and Carry will be zero.



SLA (HL) — SHIFT CONTENTS OF MEMORY LOCATION SLA (IX+disp) LEFT ARITHMETIC SLA (IY+disp)





The illustration shows execution of SLA (HL):

Shift contents of memory location (specified by the contents of the HL register pair) left one bit, resetting the least significant bit to 0.

Suppose the HL register pair contains 4500₁₆, memory location 4500₁₆ contains 84₁₆, and Carry=0. After execution of

memory location 4500_{16} will contain 08_{16} , and Carry will be 1.






Shift contents of memory location (specified by the sum of the contents of the IX register and the displacement value d) left one bit arithmetically, resetting least significant bit to 0.




This instruction is identical to SLA (IX+disp), but uses the IY register instead of the IX register.

SRA reg — ARITHMETIC SHIFT RIGHT CONTENTS OF REGISTER




The illustration shows execution of SRA A:




Shift specified register right one bit. Most significant bit is unchanged. Suppose Register H contains 59₁₆, and Carry=0. After the instruction SRA H

has executed, Register H will contain 2C₁₆ and Carry will be 1.




SRA (HL) — SRA (IX+disp) SRA (IY+disp)

ARITHMETIC SHIFT RIGHT CONTENTS OF MEMORY POSITION



The illustration shows execution of SRA (IX+disp):





Shift contents of memory location (specified by the sum of the contents of Register IX and the displacement value d) right. Most significant bit is unchanged.

Suppose Register IX contains 3400_{16} , memory location $34AA_{16}$ contains 27_{16} , and Carry=1. After execution of

SRA (IX+OAAH)

memory location $34AA_{16}$ will contain 13_{16} , and Carry will be 1.






This instruction is identical to SRA (IX+disp), but uses the IY register instead of the IX register.


SRA (HL)

Shift contents of memory location (specified by the contents of the HL register pair) right one bit. Most significant bit is unchanged.

SRL reg — SHIFT CONTENTS OF REGISTER RIGHT LOGICAL



The illustration shows execution of SRL E:




Shift contents of specified register right one bit. Most significant bit is reset to 0.

Suppose Register D contains 1F₁₆, and Carry=0. After execution of


SRL D

Register D will contain 0F₁₆, and Carry will be 1.



SRL (HL) — SRL (IX+disp) SRL (IY+disp)

SHIFT CONTENTS OF MEMORY LOCATION RIGHT LOGICAL




The illustration shows execution of SRL (HL):


Shift contents of memory location (specified by the contents of the HL register pair) right one bit. Most significant bit is reset to 0.

Suppose the HL register pair contains 2000₁₆, memory location 2000₁₆ contains 8F₁₆, and Carry=0. After execution of

memory location 2000₁₆ will contain 47₁₆, and Carry will be 1.




Shift contents of memory location (specified by the sum of the contents of the IX register and the displacement value d) right one bit. Most significant bit is reset to 0.



This instruction is identical to SRL (IX+disp), but uses the IY register instead of the IX register.

SUB data — SUBTRACT IMMEDIATE FROM ACCUMULATOR




Subtract the contents of the second object code byte from the Accumulator.

Suppose xx=3A₁₆. After the instruction


SUB 7CH

has executed, the Accumulator will contain BE16.



Notice that the resulting carry is complemented.

SUB reg — SUBTRACT REGISTER FROM ACCUMULATOR




Subtract the contents of the specified register from the Accumulator.

Suppose xx=E3 and Register H contains A0₁₆. After execution of


SUB H

the Accumulator will contain 4316.



Notice that the resulting carry is complemented.

SUB (HL) — SUBTRACT MEMORY FROM ACCUMULATOR SUB (IX+disp) SUB (IY+disp)




The illustration shows execution of SUB (IX+d):

Subtract contents of memory location (specified by the sum of the contents of the IX register and the displacement value d) from the Accumulator.

Suppose ppqq= 4000_{16} , xx=FF₁₆, and memory location 40FF₁₆ contains 50_{16} . After execution of

the Accumulator will contain AF16.




Notice that the resulting carry is complemented.

This instruction is identical to SUB (IX+disp), except that it uses the IY register instead of the IX register.

Subtract contents of memory location (specified by the contents of the HL register pair) from the Accumulator.


XOR data — EXCLUSIVE-OR IMMEDIATE WITH ACCUMULATOR



Exclusive-OR the contents of the second object code byte with the Accumulator.


Suppose $xx=3A_{16}$. After the instruction

has executed, the Accumulator will contain 4616.



The Exclusive-OR instruction is used to test for changes in bit status.

XOR reg — EXCLUSIVE-OR REGISTER WITH ACCUMULATOR




Exclusive-OR the contents of the specified register with the Accumulator.

Suppose xx=E3₁₆ and Register E contains A0₁₆. After the instruction


XOR E

has executed, the Accumulator will contain 43₁₆.



The Exclusive-OR instruction is used to test for changes in bit status.

XOR (HL) — EXCLUSIVE-OR MEMORY WITH ACCUMULATOR XOR (IX+disp) XOR (IY+disp)




The illustration shows execution of XOR (IX+disp):

Exclusive-OR contents of memory location (specified by the sum of the contents of the IX register and the displacement value d) with the Accumulator.

Suppose xx=E3₁₆, ppqq=4500₁₆, and memory location 45FF₁₆ contains A0₁₆. After the instruction

has executed, the Accumulator will contain 4316.



This instruction is identical to XOR (IX+disp), except that it uses the IY register instead of the IX register.

Exclusive-OR contents of memory location (specified by the contents of the HL register pair) with the Accumulator.

8080A/Z80 COMPATIBILITY

Although the Z80 microprocessor can certainly be used on its own merits, one of its important characteristics is its compatibility with the 8080A microprocessor. This compatibility has the following features:

8080A/Z80 COMPATIBILITY FEATURES

- All 8080A machine language instructions are also Z80 machine language instructions.
- 2) All 8080A registers are also Z80 registers (see Table 3-6).
- Almost all 8080A programs will run on a Z80, with some minor differences to be noted later.
- 4) The Z80 has instructions, registers, and other features not present on the 8080A, so Z80 programs will not generally run on 8080A processors.

Note that this compatibility does not extend to assembly language source statements since Z80 assemblers and 8080A assemblers use different operation code mnemonics. Table 3-7 contains a list of the 8080A mnemonic codes and the corresponding Z80 codes, while Table 3-8 is the same list organized by Z80 codes.

8080A/Z80 ASSEMBLY LEVEL CONVERSION

Readers should note the binary coding limitations that this compatibility places on the extra features of the Z80 microprocessor. The 8080A has some unused operation codes (see Table 3-9) that are used for some of the Z80's extra instructions. But there are simply not enough such codes to cover the large number of features in a simple form.

8080A UNUSED OPERATION CODES

Thus, many of the added Z80 instructions require a 2-byte operation code. The first byte is CB, DD, ED, or FD. Note the following meanings of these codes from Table 3-9:

2-BYTE OPERATION CODES

- CB a register or bit operation
- DD an operation involving register IX
- ED a miscellaneous non-8080A instruction not covered elsewhere
- FD an operation involving register IY

The second byte of the operation code describes the actual operation to be performed.

The end result is that these multi-byte instructions execute rather slowly (and use more memory) because an additional memory access is required. The reader should be aware of this variation in execution times and try to use faster executing instructions when possible. This warning particularly applies to the extra shift

FASTER AND SLOWER EXECUTING INSTRUCTIONS

instructions (RLC, RRC, RL, RR, SRA, SRL) and to instructions involving the index registers IX and IY.

There are a few minor incompatibilities between the 8080A and the Z80. These are:

8080A/Z80 INCOMPATIBILITIES

- The Z80 uses the P (or P/O) flag to indicate twos complement overflow after arithmetic operations. The 8080A always uses this flag for parity.
- 2) The Z80 and 8080A execute the DAA instruction differently. On the Z80, this instruction will correct decimal subtraction as well as decimal addition. On the 8080A, it will correct only decimal addition.
- 3) The Z80 rotate instructions clear the A_C flag. The 8080A rotate instructions do not affect the A_C flag.

Table 3-6. Register and Flag Correspondence between Z80 and 8080A

Z80 Register	8080A Register
A	A
Α'	None
В	В
В'	None
С	С
C,	None
D	D
D'	None
E	E
€'	None
F	Least Significant Half of PSV
F'	None
н	н
H'	None
1	None
IX	None
IY	None
L	L
Ľ	None
R	None
PC	PC
SP	SP
Z80 Register Pairs	8080A Register Pairs
BC	В
DE	D
HL	н
AF	PSW
Z80 Flags	8080A Flags
C (Carry)	C (Carry)
H (Half-Carry)	AC (Auxiliary Carry)
N (Subtract)	None
P/O (Parity/Overflow)	P (Parity)
S (Sign)	S (Sign)
Z (Zero)	Z (Zero)

The Z80 is not compatible with the extra features of the 8085 microprocessor. The codes used for RIM and SIM on the 8085 are used for relative jumps (NZ and NC) on the Z80.

8085/Z80 INCOMPATIBILITIES

Instruction timings on the 8080A, 8085, and Z80 all differ. Programs that depend on precise instruction timings will therefore execute properly only on the processor for which they were written.

TIMING INCOMPATIBILITIES

The N flag on the Z80 occupies bit 2 of the F register; the corresponding bit in the Processor Status Word of the 8080A is always a logic '1'.

Table 3-7 Correspondence between 8080A and Z80 Mnemonics

8080A Mnemonic		Z80 Mnemonic	
ACI	data	ADC	A,data
ADC	reg or M	ADC	A,reg or (HL)
ADD	reg or M	ADD	A,reg or (HL)
ADI	data	ADD	A,data
ANA	reg or M	AND	reg or (HL)
ANI	data	AND	data
CALL	addr	CALL	addr
cc	addr	CALL	C,addr
СМ	addr	CALL	M,addr
CMA		CPL	
CMC		CCF	
CMP	reg or M	CP	reg or (HL)
CNC	addr	CALL	NC,addr
CNZ	addr	CALL	NZ,addr
CP	addr	CALL	P,addr
CPE	addr	CALL	PE,addr
CPI	data	СР	data
CPO	addr	CALL	PO,addr
CZ	addr	CALL	Z,addr
DAA	-	DAA	
₽ DAD	rp	ADD	HL,rp
DCR	reg or M	DEC	reg or (HL)
DCX	rp	DEC	rp
DI		DI	
EI		EI	
HLT		HALT	
IN	port	IN	A,(port)
INR	reg or M	INC	reg or (HL)
łNX	rp	INC	rp
JC	addr	JΡ	C,addr
JM	addr	JP	M,addr
JMP	addr	JP	addr
JNC	addr	JP	NC,addr
JP	addr	JP	P,addr
JNZ	addr	JP 	NZ,addr
JPE	addr	JP 	PE,addr
JPO	addr	JP	PO,addr
JZ	addr	JP	Z,addr
LDA	addr	LD	A,(addr)
LDAX	B or D	LD	A,(BC) or (DE)

8080A Mnemonic		Z80 Mnemonic	
LHLD	addr	LD	HL,(addr)
LXI	rp,data16	LD	rp,data16
MOV	reg,reg or M	LD	reg,reg or (HL)
MO√	reg or M,reg	LD	reg or (HL),reg
MVI	reg or M,data	LD	reg or (HL),data
NOP		NOP	
ORA	reg or M	OR	reg or (HL)
ORI	data	OR	data
OUT	port	OUT	(port),A
PCHL		JP	(HL)
POP	pr	POP	рг
PUSH	pr	PUSH	pr
RAL		RLA	
RAR		RRA	
RC		RET	С
RET		RET	
RLC		RLCA	
RM		RET	M
RNC		RET	NC
RNZ		RET	NZ
RP		RET	P
RPE		RET	PE
RPO		RET	PO
RRC		RRCA	
RST	n	RST	n
RZ		RET	Z
SBB	reg or M	SBC	A,reg or (HL)
SBI	data	SBC	A,data
SHLD	addr	LD	(addr),HL
SPHL		LD	SP,HL
STA	addr	LD	(addr),A
STAX	B or D	LD	(BC) or (DE),A
STC		SCF	
SUB	reg or M	SUB	reg or (HL)
SUI	data	SUB	data
XÇHG		EX	DE,HL
XRA	reg or M	XOR	reg or (HL)
XRI	data	XOR	data
XTHL		EX	(SP),HL
			,

Table 3-8. Correspondence between Z80 and 8080A Mnemonics

Z80 Mnemon	ic 8080A Mnemonic
ADC A,data	ACI data
ADC A,(HL)	ADC M
ADC A,reg	ADC reg
ADC A,(xy +	disp) —
ADC HL,rp	_
ADD A,data	ADI data
ADD A,(HL)	ADD M
ADD A,reg	ADD reg
ADD A,(xy +	disp) —
ADD HL,rp	DAD rp
ADD IX,pp	_
ADD IY,rr	_
AND data	ANI data
AND (HL)	ANA M
AND reg	ANA reg
AND (xy + d	_
BIT b,(HL)	
BIT b,reg	_
BIT b,(xy +	disp) —
CALL addr	CALL addr
CALL C,addr	CC addr
CALL C,addr	CM addr
CALL NC,addr	
	I
CALL NZ,addr	CP addr
CALL P,addr	
CALL PE,addr	
CALL PO,addr	
CALL Z,addr	CZ addr
CCF	CMC
CP data	CPI data
CP (HL)	CMP M
CP reg	CMP reg
CP (xy + d	lisp) —
CPD	-
CPDR	_
CPI	_
CPIR	
CPL	CMA
DAA	DAA
DEC (HL)	DCR M
DEC reg	DCR reg
DEC rp	DCX rp
DEC xy	_
DEC (xy + c	disp) —
DI	DI
DJNZ disp	
EI	EI
EX AF,AF	j _
EX DE,HL	хснд
EX (SP),HL	XTHL
EX (SP),xv	
EXX	_
HALT	HLT
	IN port
	port
IN reg,(C)	INR M
INC (HL)	
INC reg	INR reg

Z8 0	Mnemonic	8080A	Mnemonic
INC	rp	INX	rp
INC	xy	-	
INC	(xy + disp)		
IND		-	
INDR		<u> </u>	
INI		_	
INIR		_	
JP	addr	JMP	addr
JP	C,addr	JC	addr
JP 	(HL)	PCHL	
JP :-	M,addr	JM	addr
JP	NC,addr	JNC	addr
JP	NZ,addr	JNZ	addr
JP (D	P,addr	JP	addr
JP 10	PE,addr	JPE	addr
JP	PO,addr	JPO	addr addr
JP IB	Z,addr	JZ	adur
JP IB	xy C dian	_	
JR JR	C,disp	-	
JR JR	disp NC,disp		
JR	NZ,disp		1
JR	Z,disp		
LD	A.(addr)	LDA	addr
LD	A.(BC) or (DE)	LDAX	B or D
LD	A,I		5 0. 5
LD	A,R	_	
LD	(addr),A	STA	addr
LD	(addr),BC or DE		uuu.
LD	(addr),HL	SHLD	addr
LD	(addr),SP	_	
LD	(addr),xy	_	
LD	(BC) or (DE),A	STAX	B or D
LD	BC or DE,(addr)	_	
LD	HL,(addr)	LHLD	addr
LD	(HL),data	MVI	M,data
LD	(HL),reg	мо∨	M,reg
LD	I,A		
LD	R,A	l —	
LD	reg,data	M∨ı	reg,data
LD	reg,(HL)	MOV	reg,M
LD	reg,reg	MOV	reg,reg
LD	reg,(xy + disp)	-	
LD	rp,data16	LXI	rp,data16
LD	SP,(addr)	_	l
LD	SP,HL	SPHL	
LD	SP,xy	-	
LD	xy,data16	-	
LD	xy,(addr)	-	1
LD	(xy + disp),data	-	
LD	(xy + disp),reg	-	
LDD		-	
LDDR			
LDI		-	
LDIR		-	
NEG		_	l l
NOP		NOP	
OR	data	ORI	data

⁻ indicates that there is no corresponding instruction.

Table 3-8. Correspondence between Z80 and 8080A Mnemonics (Continued)

Z80 Mnemonic		8080A Mnemonic	
OR	(HL)	ORA	м
OR	reg	ORA	reg
OR	(xy + disp)		
OTDR		_	
OTIR		_	
OUT	(C),reg		
OUT	(port),A	OUT	port
OUTD		_	
OUTI		_	
POP	pr	POP	pr
POP	ху	-	
PUSH	pr	PUSH	pr
PUSH	xy	_	
RES	b,(HL)	_	
RES	b,r e g	_	
RES	$b_i(xy + disp)$		
RET		RET	
RET	С	RC	
RET	M	RM	
RET	NC	RNC	
RET	NZ	RNZ	
RET	P	RP	
RET	PE	RPE	
RET	PO	RPO	
RET	Z	RZ	
RETI			
RETN		_	
RL	(HL)	_	
RL	reg	_	
RL	(xy + disp)	_	
RLA		RAL	
RLC	(HL)	_	
RLC	reg	_	
RLC	(xy + disp)		i
RLCA		RLC	
RLD		_	

Z80 Mnemonic		8080A M	Inemonic
RR	(HL)	_	
RR	reg	_	
RR	(xy + disp)	_	
RRA		RAR	
RRC	(HL)	-	
RRC	reg	l —	
RRC	(xy + disp)	_	
RRCA		RRC	
RRD		_	
RST	n	RST	n
SBC	A,data	SBI	data
SBC	A,(HL)	SBB	М
SBC	A,reg	SBB	reg
SBC	$A_i(xy + disp)$	-	
SBC	HL,rp	-	i
SCF		STC	
SET	b,(HL)	-	
SET	b,reg	-	
SET	b,(xy + disp)	_	
SLA	(HL)		
SLA	reg	_	
SLA	(xy + disp)	-	
SRA	(HL)	_	
SRA	reg	_	
SRA	(xy + disp)		
SRL	(HL)	_	
SRL	reg	_	
SRL	(xy + disp)	_	
SUB	data	SUI	data
SUB	(HL)	SUB	М
SUB	reg	SUB	reg
SUB	(xy + disp)	-	
XOR	data	XRI	data
XOR	(HL)	XRA	М
XOR	reg	XRA	reg
XOR	(xy + disp)		

⁻ indicates that there is no corresponding instruction

Table 3-9. Unused 8080A Operation Codes and Their Z80 Meanings

8080A Operation Code	Z80 Use
08	EX AF,AF'
10	DJN7 disp
18	JR disp
20 (RIM on 8085)	JR NZ,disp
28	JR 2,disp
30 (SIM on 8085)	JR NC,disp
38	JR C,disp
СВ	BIT, RES, RL, RLC, RR, RRC, SET, SLA, SRA, SRL
D9	EXX
DD	All instructions involving Register IX.
ED	ADC HL,rp LD A,1 NEG
	CPD LD A,R OTDR
	CPDR LD (addr),rp OTIR
İ	CPI LD I,A OUT (C),reg
	CPIR LD R,A OUTD
	IM m LD rp,(addr) OUTI
	IN reg.(C) LDD RETI
	IND LDDR RETN
	INDR LDI RLD
	INI LDIR RRD
	INIR SBC HL,rp
FD	All instructions involving Register IY.