## 280

## fSSEmbly Lancuace procaamminc



Scanned and converted to PDF by HansO, 2001
Chapter 3 page 1-42

## Contents (Continued)

Chapter Page
3 The Z80 Assembly Language Instruction Set ..... 3-1
CPU Registers and Status Flags ..... 3-2
Z80 Memory Addressing Modes ..... 3-4
Implied ..... 3-5
Implied Block Transfer with Auto-Increment/Decrement ..... 3-7
Implied Stack ..... 3-8
Indexed ..... 3-10
Direct ..... 3-11
Program Relative ..... 3-12
Base Page ..... 3.13
Register Direct ..... 3-14
Immediate ..... 3-15
Abbreviations ..... $3-18$
Instruction Mnemonics ..... 3-21
Instruction Object Codes ..... $3-21$
Instruction Execution Times ..... $3-21$
Status ..... 3-21
Instruction Descriptions ..... 3-43
8080A/Z80 Compatibility ..... 3-164
Zilog 280 Assembler Conventions ..... 3-170
Assembler Field Structure ..... 3-170
Labels ..... 3-170
Reserved Names ..... 3-170
Pseudo-operations ..... 3-170
Examples ..... 3-171
Labels with Pseudo-operations ..... 3-172
Addresses ..... 3-172
Conditional Assembly ..... 3-174
Macros ..... 3-174

## Chapter 3 <br> THE 280 ASSEMBLY LANGUAGE INSTRUCTION SET

We are now ready to start writing assembly language programs. We begin in this
chapter by defining the individual instructions of the $\mathbf{Z 8 0}$ assembly language in-
struction set, plus the syntax rules of the Zilog assembler.
We do not discuss any aspects of microcomputer hardware, signals, interfaces, or CPU architecture in this book. This information is described in detail in An Introduction to Microcomputers: Volume 2 -Some Real Microprocessors and Volume 3-Some Real Support Devices, while Z80 Programming for Logic Design discusses assembly language as an extension of digital logic. In this book. wo look at programming tochniques from the assombly language programmer's viewpoint, where pins and signals are irrelevant and there are no important differences between a minicomputer and a microcomputer.
Interrupts. direct memory access, and the Stack architecture for the $Z 80$ will be described in later chapters of this book, in conjunction with assembly language programming discussions of the same subjects.
This chapter contains a detailed definition of each assembly language instruction. These definitions are identical to those found in Chapter 6 of $\mathbf{Z 8 0}$ Programming for Logic Design.
The detailed description of individual instructions is preceded by a general discussion of the $\mathbf{Z 8 0}$ instruction set that divides instructions into those which are commonly used, infrequently used, and rarely used. If you are an experienced assembly language programmer. this categorization is not particularly important - and. depending on your own programming prejudices, it may not even be accurate. If you are a novice assembly language programmer. we recommend that you begin by writing programs using only instructions in the "commonly used" category. Once you have mastered the concepts of assembly language programming, you may examine other instructions and use them where appropriate.

## CPU REGISTERS AND STATUS FLAGS

The CPU registers and status flags for the $\mathbf{Z 8 0}$ may be illustrated as follows:


The Accumulator is the primary source and destination for one-operand and twooperand instructions. For example, the shortest and fastest data transfers between the CPU and I/O devices are performed through the Accumulator. In addition, more Memory Reference instructions move data between the Accumulator and memory than between any other register and memory. All 8-bit arithmetic and Boolean instructions take one of the operands from the Accumulator and return the result to the Accumulator. An instruction must therefore load the Accumulator before the $\mathbf{Z 8 0}$ can perform any 8bit arithmetic or Boolean operations.

The B, C, D, E, H, and L registers are all secondary registers. Data stored in any of these six registers may be accessed with equal ease; such data can be moved to any other register or can be used as the second operand in two-operand instructions.
There are, however, some important differences in the functions of Registers B, C, D, E. H , and L .
Registers $\mathbf{H}$ and $\mathbf{L}$ are the primary Data Pointer for the Z80. That is to say, you will normally use these two registers to hold the 16 -bit memory address of data being accessed. Data may be transferred between any registers and the memory location addressed by H and L . Since HL is the primary Data Pointer, it often takes fewer bytes of object code and less instruction cycles to perform operations with it. The Z80 programmer should try to address data memory via Registers H and L whenever possible.
Within your program logic, always reserve Registers $H$ and $L$ to hold a data memory address.

Registers B, C, D, and E provide secondary data storage; frequently, the second operand for two-operand instructions is stored in one of these four registers. (The first operand is stored in the Accumulator, which is also the destination for the result.)
There are a limited number of instructions that treat Registers B and C, or D and E, as 16-bit Data Pointers. But these instructions move data between memory and the Accumulator only.
In your program logic you should normally use Registers B, C, D, and E as temporary storage for data or addresses.
Registers IX and IY are index registers. They provide a limited indexing capability of the type described in An Introduction to Microcomputers: Volume 1 for short instructions.
The alternate registers $F^{\prime}, A^{\prime}, B^{\prime}, C^{\prime}, D^{\prime}, E^{\prime}, H^{\prime}$, and $L^{\prime}$ provide a duplicate set of general purpose registers. Just two single-byte Exchange instructions select and deselect all alternate registers; one instruction exchanges $A F$ and the alternate $\mathrm{AF}^{\prime}$ as a register pair, and one instruction exchanges $B C, D E$, and $H L$ with the alternate $B C^{\prime}$. $\mathrm{DE}^{\prime}$, and $\mathrm{HL}^{\prime}$. Once selected, all subsequent register operations are performed on the active set until the next exchange selects the inactive set. The alternate registers can be reserved for use when a fast interrupt response is required. Or. they may be used in any desired way by the programmer.
There are a number of instructions that handle 16 bits of data at a time. These instructions refer to pairs of CPU registers as follows:

| F and <br> B and <br> D and <br> H and <br> $\mathrm{F}^{\prime}$ and <br> $\mathrm{B}^{\prime}$ and <br> $\mathrm{D}^{\prime}$ and <br> $\mathrm{H}^{\prime}$ and <br> $\mathrm{A}^{\text {High- }}$order <br> byte  <br> $\mathrm{C}^{\prime}$  <br> $\mathrm{E}^{\prime}$  <br> $\mathrm{L}^{\prime}$  | Low- <br> order <br> byte |
| :--- | :--- | :--- |

The combination of the Accumulator and flags, treated as a 16 -bit unit. is used only for Stack operations and alternate register switches. Arithmetic operations access B and C, $D$ and $E$, or $H$ and $L$ as 16 -bit data units.
The Carry status flag holds carries out of the most significant bit in any arithmetic operation. The Carry flag is also included in Shift instructions; it is reset by Boolean instructions.
The Subtract flag is designed for internal use during decimal adjust operations. This flag is set to 1 for all Subtract instructions and reset to 0 for all Add instructions.
The Parity/Overflow flag is a multiple use flag, depending on the operation being performed. For arithmetic operations, it is an overflow flag. For input, rotate, and Boolean operations, it is a parity flag, with $\mathbf{1}=$ even parity and $\mathbf{0}=$ odd parity. During block transfer and search operations, it remains set until the byte counter decrements to zero; then it is reset to zero. It is also set to the current state of the interrupt enable flip-flop (IFF2) when a LD A.I or LD A.R instruction is executed.
The Zero flag is set to 1 when any arithmetic or Boolean operation generates a zero result. The Zero status is set to 0 when such an operation generates a nonzero result.

The Sign status flag acquires the value of the most significant bit of the result following the execution of any arithmetic or Boolean instruction.
The Auxiliary Carry status flag holds any carry from bit 3 to 4 resulting from the execution of an arithmetic instruction. The purpose of this status flag is to simplify Binary-Coded-Decimal (BCD) operations; this is the standard use of an Auxiliary Carry status flag as described in An Introduction to Microcomputers: Volume 1, Chapter 3.
All of the above status flags keep their current value until an instruction that modifies them is executed. Merely changing the value of the Accumulator will not necessarily change the value of the status flags. For example, if the Zero flag is set, and a load immediate to the Accumulator is executed, that causes the Accumulator to acquire a nonzero value; the value of the Zero flag remains unchanged.

The 16-bit Stack Pointer allows you to implement a Stack anywhere in addressable memory. The size of the Stack is limited only by the amount of addressable memory present. In reality you will rarely use more than 256 bytes of memory for your Stack. You should use the Stack for accessing subroutines and processing interrupts. Do not use the Stack to pass parameters to subroutines. This is not very efficient within the limitations of the $\mathbf{Z 8 0}$ instruction set. The Z80 Stack is started at its highest address. A Push decrements the Stack Pointer contents; a Pop increments the Stack Pointer contents.

The Interrupt Vector register and the Refresh register are special-purpose registers not normally used by the programmer.
The Interrupt Vector register is used to store the page address of an interrupt response routine; the location on the page is provided by the interrupting device. This scheme allows the address of the interrupt response routine to be changed while still providing a very fast response time for the interrupting device.
The Refresh register contains a memory refresh counter in the low-order seven bits. This counter is incremented automatically after each instruction fetch and provides the next refresh address for dynamic memories. The high-order bit of the Refresh register will remain set or reset. depending on how it was loaded at the last LD R,A instruction.

## Z80 MEMORY ADDRESSING MODES

## The $\mathbf{Z 8 0}$ provides extensive addressing modes. These include:

- Implied
- Implied Block Transfer with Auto-Increment/Decrement
- Implied Stack
- Indexed
- Direct
- Program Relative
- Base Page
- Register Indirect
- Immediate


## Implied

In implied memory addressing, the $H$ and $L$ registers hold the address of the memory location being accessed. Data may be moved between the identified memory location and any one of the seven CPU registers A, B, C, D, E, H, or L. For example, the instruction

LD C. (HL)
loads the $C$ register with the contents of the memory location currently pointed to by HL. This is illustrated as follows:


## A limited number of instructions use Registers B and C or D and E as the Data

 Pointer. These instructions move data between the Accumulator and the memory location addressed by Registers B and C or Registers D and E . The instructionLD (BC).A
stores the contents of A into the memory location currently addressed by Register Pair BC . This is illustrated as follows:


## Implied Block Transfer With Auto-Increment/Decrement

Block Transfer and Search instructions operate on a block of data whose size is set by the programmer as the contents of the BC register pair. In this form of addressing, a byte of data is moved from the memory location addressed by HL to the memory location addressed by DE; then HL and DE are incremented and BC is decremented. Data transfer continues until BC reaches zero, at which point the instruction is terminated. Variations include allowing other instructions to follow each data transfer, with the programmer supplying the loopback; auto-decrementing HL and DE instead of auto-incrementing; and a complementary set of Block Search instructions that compare the memory byte addressed by HL with the contents of the A register, setting a flag if a match is found.

The Load, Increment, and Repeat instruction LDIR
is illustrated as follows:


A similar group of Input/Output instructions is provided, allowing a block of data to be input or output between memory and an I/O device. The I/O port number is taken as the contents of the $C$ register, with the single $B$ register used as the byte counter. Memory is addressed by HL

## Implied Stack

Since the Stack is part of Read/Write memory, we must consider Stack instructions as Memory Reference instructions. Push and Pop instructions move two bytes of data between a register pair and the addressed Stack Pointer location, i.e., current top-of-stack. The Z80 Stack address is decremented with each Push and incremented with each Pop. The instruction

PUSH DE
is illustrated as follows:


The $\mathbf{Z 8 0}$ aiso has instructions that exchange the two top-of-stack bytes with a 16-bit register - HL or one of the two index registers. The instruction
EX (SP), HL
is illustrated as follows:


## Indexed

The $\mathbf{Z 8 0}$ has two $\mathbf{1 6 - b i t}$ index registers, called IX and IY. They may be used interchangeably. All memory reference operations for which $(\mathrm{HL})$ can be specified can alternatively be specified as an indexed operation. The difference between implied addressing using HL and indexed addressing using $I X$ and $I Y$ is that the index operand includes a displacement value that is added to the index address. In the instruction

## ADD A. ( $1 \mathrm{X}+40 \mathrm{H}$ )

the memory address is the sum of the contents of the IX register and 4016 . This may be illustrated as follows:


## Direct

Direct addressing can be used to load the Accumulator with any 8-bit value from memory, load BC, DE, HL, SP, IX, or IY with any 16-bit memory value, and jump or call subroutines direct at any memory location. The 16 -bit direct address is stored in the last two bytes of the instruction, in low-byte high-byte order (this is the reverse of the standard high-low scheme).
The instruction

> LD A, (NETX)
loads the A register with the contents of the memory location addressed by the label NETX. The instruction
LD HL,(1FFH)
loads the $L$ register with the contents of memory location $01 \mathrm{FF}_{16}$ and the H register with the contents of memory location 0200 . This may be illustrated as follows:


LD HL,(1FFH)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | Load HL Direct instruction |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | Direct address - low byte |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Direct address - High byte |

The direct Jump instructions provide jumps and jumps-to-subroutines, both unconditional and conditional. These are all 3-byte instructions, with the direct address stored in the second and third bytes of the instruction. as shown above for Load Direct.
There are three additional addressing modes used by Z80 Branch instructions: program relative, base page, and register indirect. In general, they are shorter and/or faster than direct jumps but may have more limited addressing capabilities.

## Program Relative

Jump Relative instructions provide pregram relative addressing in the range -126, +129 bytes from the first byte of the Program Relative instruction. These instructions are all 2-byte instructions, with signed displacement value stored in the second byte of the instruction. There are unconditional and conditional relative jumps, as well as a Decrement and Jump W Not Zero instruction (DJNZ) that facilitates loop control.

Given the instruction
JR SRCH
assume that SRCH is a label addressing a location $5 \mathrm{~A}_{16}$ bytes up in memory from the JR op-code byte. The operation may be illustrated as follows:


## Base Page

The Z 80 has a modified base page addressing mode for the Restart instruction. This is a special Call instruction that allows a single-byte instruction to jump to one of eight subroutines located at specific points in lower core. The effective address is calculated from a 3-bit code stored in the instruction, as follows:

| Lower Core Address |  | 3 3-Bit Code |
| :---: | :---: | :---: |
| 00 H |  | 000 |
| 08 H | 001 |  |
| 10 H |  | 010 |
| 18 H |  | 111 |
| 20 H | 100 |  |
| 28 H | 101 |  |
| 30 H | 110 |  |
| 38 H | 111 |  |

The decoded address value is loaded into the low-order byte of the Program Counter; the high-order byte of the Program Counter is set to zero. For example. the instruction RST OOH
is illustrated as follows:


## Register Indirect

In standard indirect addressing, a memory location contains the effective address, and the instruction specifies the address of the memory location containing the effective address. In register indirect addressing, a register contains the effective address, and the instruction specifies which of the registers contains the effective address. Note that for a Load, for instance, this is just another way of describing implied addressing. However, the $\mathbf{Z 8 0}$ has Jump instructions that allow a jump to the memory location whose address is contained in the specified register. This is a form of indirect addressing. and is described separately because, while most microcomputers have implied addressing, very few have register indirect jumps

The instruction

$$
J P \quad(H L)
$$

directs that a jump is to be taken to the memory location whose address is contained in HL. This may be illustrated as follows:



Program



## Immediate

Some texts identify Immediate instructions as Memory Reference instructions. An Immediate instruction is a 2-, 3-, or 4-byte instruction in which the last one or two bytes hold fixed data that is loaded into a register or memory location. The $\mathbf{Z 8 0}$ provides Immediate instructions to:

- load 8-bit data into any of the 8-bit registers,
- load 16-bit data into any of the register pairs or 16 -bit registers,
- store 8-bit data into any memory location using implied or indexed addressing,
- perform arithmetic and logical operations using the Accumulator and 8-bit immediate data.

The instruction
LD BC.OBCH
loads the immediate data value $\mathrm{BC}_{16}$ into Register Pair BC . This may be illustrated as follows:


Table 3-1. Frequently Used Instructions of the $\mathbf{Z 8 0}$

| Instruction Code | Meaning |
| :--- | :--- |
| ADC A | Add with Carry to Accumulator |
| ADD | Add |
| AND | Logical AND |
| CALL addr | Call Subroutine |
| CALL cond,addr | Call Conditional |
| CP | Compare |
| DEC | Decrement |
| DJNZ | Decrement and Jump If Not Zero |
| IN | Input |
| INC | Increment |
| JR | Jump Relative |
| JR cond,addr | Jump Relative Conditional |
| LD reg.(HL) | Load Register |
| LD A, (addr) | Load Accumulator Direct |
| LD data | Load Immediate |
| LD (HL).reg | Store Register |
| LD (addr).A | Store Accumulator Direct |
| LD dst.src | Move Register-to-Register |
| OUT | Output |
| POP | Pop from Stack |
| PUSH | Push to Stack |
| RET | Return from Subroutine |
| RET cond | Return Conditional |
| RLA | Rotate Accumulator Left Through Carry |
| RRA | Rotate Accumulator Right Through Carry |
| SLA | Shift Left Arithmetic |
| SRL | Shift Right Logical |
| SUB | Subtract |

Table 3-2. Occasionally Used Imstructions of the $\mathbf{Z 8 0}$

| Instruction Code | Meaning |
| :---: | :---: |
| BIT | Test Bit |
| CPD. CPDR | Compare, Decrement, (Repeat) |
| CPI, CPIR | Compare, Increment. (Repeat) |
| CPL | Complement Accumulator |
| DAA | Decimal Adjust Accumulator |
| DI | Disable Interrupts |
| El | Enable Interrupts |
| EX | Exchange |
| HALT | Halt |
| IND, INDR | Input, Decrement, (Repeat) |
| INI, INIR | Input. Increment. (Repeat) |
| JP addr | Jump |
| JP cond,addr | Jump Conditional |
| LD A, (BC) or (DE) | Load Accumulator Secondary |
| LD HL, (addr) | Load HL Direct |
| LD reg. (xy+disp) | Load Register Indexed |
| LD rp. (addr) | Load Register Pair Direct |
| LD xy, (addr) | Load Index Register Direct |
| LD (BC) or (DE), A | Store Accumulator Secondary |
| LD (addr).HL | Store HL Direct |
| LD ( $\mathrm{y}^{\text {y }+ \text { disp) } \text {, reg }}$ | Store Register Indexed |
| LD (addr).rp | Store Register Pair Direct |
| LD (addr), xy | Store Index Register Direct |
| LD (HL) data | Store Immediate to Memory |
| LD (xy+disp),data | Store Immediate to Memory Indexed |
| LDD. LDDR | Load. Decrement. (Repeat) |
| LDI, LDIR | Load, Increment, (Repeat) |
| NEG | Negate (Twos Complement) Accumulator |
| NOP | No Operation |
| OR | Logical OR |
| OUTD. OTDR | Output, Decrement. (Repeat) |
| OUTI, OTIR | Output, Increment. (Repeat) |
| RES | Reset Bit |
| RETI | Return from Interrupt |
| RL | Rotate Left Through Carry |
| RLC | Rotate Left Circular |
| RLCA | Rotate Accumutator Left Circular |
| RR | Rotate Right Through Carry |
| RRC | Rotate Right Circutar |
| RRCA | Rotate Accumulator Right Circular |
| SET | Set Bit |
| SRA | Shift Right Arithmetic |
| XOR | Logical Exclurive OR |

Table 3-3. Seldom Used Instructions of the Z80

| Instruction Code |  | Meaning |
| :---: | :---: | :---: |
| ADC | HL.rp | Add Register Pair with Carry to HL |
| CCF |  | Complement Carry Flag Exchange Register Pairs and Alternatives |
| IM | n | Set Interrupt Mode |
| RETN |  | Return from Non-Maskable Interrupt |
| RLD |  | Rotate Accumulator and Memory Left Decimal |
| RRD |  | Rotate Accumulator and Memory Right Decimal |
| RST |  | Restart |
| SBC |  | Subtract with Carry (Borrow) |
| SCF |  | Set Carry Flag |
| LD | A.I | Load Accumulator from Interrupt Vector Register |
| LD | A.R | Load Accumulator from Refresh Register |
| LD | I,A | Store Accumulator to Interrupt Vector Register |
| LD | R,A | Store Accumulator to Refresh Register |
| LD | SP.HL | Move HL to Stack Pointer |
| LD | SP, xy | Move Index Register to Stack Pointer |

## ABBREVIATIONS

## These are the abbreviations used in this chapter:

| A,F.B.C.D.E.H,L | The 8-bit registers. $A$ is the Accumulator and F is the Flag Word. |
| :---: | :---: |
| $A F^{\prime}, B C^{\prime}, D E^{\prime}, \mathrm{HL}^{\prime}$ | The alternate register pairs |
| addr | A 16-bit memory address |
| $x$ (b) | Bit b of 8-bit register or memory location $\times$ |
| cond | Condition for program branching. Conditions are: <br> NZ - Non-Zero $(Z=0)$ <br> $Z$ - Zero $(Z=1)$ <br> NC - Non-carry ( $C=0$ ) <br> C - Carry $(C=1)$ <br> PO - Parity Odd ( $\mathrm{P}=0$ ) <br> PE - Parity Even $(P=1)$ <br> $P$ - Positive Sign ( $\mathrm{S}=0$ ) <br> $M$ - Negative $\operatorname{Sign}(S=1$ ) |
| data | An 8-bit binary data unit |
| data16 | A 16-bit binary data unit |
| disp | An 8-bit signed binary address displacement |
| $x \times(H)$ | The high-order 8 bits of a 16 -bit quantity xx |
| 1 | Interrupt Vector register (8 bits) |
| IX IY | The Index registers (16 bits each) |
| label | A 16-bit instruction memory address |
| $x \times(\mathrm{LO})$ | The low-order 8 bits of a 16-bit quantity xx |
| LSB | Least Significant Bit (Bit 0) |
| MSB | Most Significant Bit (Bit 7) |
| PC | Program Counter |
| port | An 8-bit 1/O port address |

Any of the following register pairs:
BC
DE
HL
AF

R
reg
rp

SP
xy
Object Code

The Refresh register ( 8 bits)
Any of the following registers:
A
B
C
D
E
H
L
Any of the following register pairs:
BC
DE
HL
SP
Stack Pointer (16 bits)
Either one of the Index registers (IX or IY)
bbb Bit number 000 (LSB) to 111 (MSB)
ccc Condition code $000=$ non-zero $001=$ zero $010=$ no carry
$011=$ carry $100=$ parity odd 101 = parity even $110=$ positive sign $111=$ negative sign
ddd Destination register - same coding as rrr
ppqq A 16-bit memory address
rrr Register $\quad 111=A$
$000=B$
$001=C$
$010=\mathrm{D}$
$011=E$
$100=\mathrm{H}$
$101=L$
sss Source register - same coding as rrr
$x \quad$ Index register $\quad 0=1 X$
$1=I Y$
$x \mathrm{x} \quad$ Register pair $\quad 00=B C$
$01=D E$
$10=\mathrm{HL}$
$11=\mathrm{SP}(\mathrm{rp})$ or $\mathrm{AF}(\mathrm{pr})$
xxx Restart code (000 to 111)
yy An 8-bit binary data unıt
yyyy A 16-bit binary data unit

| Statuses | The Z 80 has the following status flags: <br> C - Carry status <br> Z - Zero status <br> S - Sign status <br> P/O - Parity/Overflow status <br> AC - Auxiliary Carry status <br> N - Subtract status <br> The following symbols are used in the status columns: <br> $X \quad$ - flag is affected by operation <br> (blank) - flag is not affected by operation <br> 1 - flag is set by operation <br> - flag is reset by operation <br> - flag is unknown after operation <br> - flag shows parity status <br> - flag shows overflow status <br> - flag shows interrupt enabled/disabled status |
| :---: | :---: |
| [ []] | Memory addressing: 1) the contents of the memory location whose address is contained in the designated register, 2) an I/O port whose address is contained in the designated register. |
| [] | The contents of a register or memory location. <br> For example: $[[[H L]] \backsim[[H L]]+1$ <br> indicates that the contents of the memory location addressed by the contents of HL are incremented, whereas: $[\mathrm{HL}]-[\mathrm{HL}]+1$ <br> indicates that the contents of the HL register itself are incremented. |
| $\Lambda$ | Logical AND |
| $\checkmark$ | Logical OR |
| $\forall$ | Logical Exclusive-OR |
| $\leftarrow$ | Data is transferred in the direction' of the arrow |
| $\rightarrow \rightarrow$ | Data is exchanged between the two locations designated on either side of the arrows. |

## INSTRUCTION MNEMONICS

Table 3-4 summarizes the $\mathbf{Z 8 0}$ instruction set. The MNEMONIC column shows the instruction mnemonic (IN, OUT, LD). The OPERAND column shows the operands, if any, used with the instruction mnemonic.

The fixed part of an assembly language instruction is shown in UPPER CASE. The variable part (immediate data, I/O device number, register name, label or address) is shown in lower case.

For closely related operands. each type is listed separately without repeating the mnemonic. For instance, examples of the format entry

|  | LD | rp.(addr) <br> xy.(addr) |
| :--- | :--- | :--- |
| are: | LD | BC.(DAT2) |
|  | LD | IX,(MEM) |

## INSTRUCTION OBJECT CODES

The object code and instruction length in bytes are shown in Table 3-4 for each instruction variation. Table 3-5 lists the object codes in numerical order.
For instruction bytes without variations, object codes are represented as two hexadecimal digits (e.g., 3F).
For instruction bytes with variations in one of the two digits, the object code is shown as one 4-bit binary digit and one hexadecimal digit (e.g., $11 \times 1 \mathrm{D}$ ) in Table 3-5. For other instruction bytes with variations, the object code is shown as eight binary digits (e.g., 01sss001).

## INSTRUCTION EXECUTION TIMES

Table 3-4 lists the instruction execution times in clock periods. Real time can be obtained by dividing the given number of clock periods by the clock frequency. For example, for an instruction that requires 7 clock periods. a 4 MHz clock will result in a 1.75 microsecond execution time.

When two possible execution times are shown (i.e., 5/11), it indicates that the number of clock periods depends on condition flags. The first time is for "condition not met," whereas the second is for "condition met."

## STATUS

The six status flags are stored in the Flag register (F) as follows:


In the individual instruction descriptions, the effect of instruction execution on status is illustrated as follows:


An $X$ identifies a status that is set or reset. A 0 identifies a status that is always cleared. A 1 identifies a status that is always set. A blank means the status does not change. A question mark (?) means the status is not known.

STATUS CHANGES
WITH INSTRUCTION EXECUTION
Taple 3-4. A Summary of the Z 80 Instruction Set

Table 3-4. A Summary of the $\mathbf{Z 8 0}$ Instruction Set (Continued)

Table 3－4．A Summary of the $\mathbf{Z 8 0}$ Instruction Set（Continued）

|  |  |  |  | ． <br> 0 <br> 0 <br> 0 <br> 른 © ⿷匚 <br> 형 <br> 훔 $\overline{0}$ 흘 <br> 部交交 <br> 츠인 <br>  <br> 론 <br> $\stackrel{n}{8}$ 은 준 <br>  <br> 部京亮 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 品 } \\ & \text { E. } \end{aligned}$ | －－ |  |  |  |  |
|  | $\sim \sim$ |  |  |  |  |
|  | $\sim \quad \sim$ |  |  |  |  |
|  | $\sim$ |  |  |  |  |
|  | $\times \times$ |  |  |  |  |
|  | 0 |  |  |  |  |
|  | $\because$ | $\cdots \bigcirc$ | $\stackrel{m}{ }$ | 욱 | － |
| $\stackrel{\text { だ }}{\substack{0}}$ | N N | $\cdots$ m＊＋ | $\cdots$ | ＋ | ～－ |
| $\begin{aligned} & \text { © } \\ & 0 . \\ & \ddot{0} \\ & \stackrel{\Phi}{\square} \end{aligned}$ |  |  | $\begin{aligned} & \text { g } \\ & \text { 泣 } \\ & \text { a } \end{aligned}$ |  | \＆ |
|  |  |  | $\begin{aligned} & \mathbb{C} \\ & \text { 言 } \\ & \text { 㝻 } \end{aligned}$ |  |  |
|  | $\begin{array}{ll} F & 0 \\ 0 & 0 \\ 0 & 0 \end{array}$ | 909 | 99 | 9 | 9 |
| $\stackrel{\text { a }}{\stackrel{\circ}{2}}$ | （реnupuos）0／I |  |  |  |  |

Table 3－4．A Summary of the Z 80 Instruction Set（Continued）

|  |  |  |
| :---: | :---: | :---: |
|  |  | $\bigcirc$ |
|  |  | $\bigcirc 0$ |
|  |  | $\bigcirc 0$ |
|  |  |  |
|  |  |  |
|  |  |  |
|  | －ヘト | $\begin{array}{ll} \hline \vdots & \vdots \\ \hline ⿳ 亠 口 冋 口 亏 ~ & \vdots \\ \hline i \end{array}$ |
|  | －－－m m | N N |
|  |  | $\begin{array}{ll} \circ & \infty \\ \infty & 0 \\ \stackrel{\infty}{u} & 0 \end{array}$ |
|  |  |  |
|  | 9090 | 言 |
| $\stackrel{\circ}{i}$ | （penu！quog） <br>  | 4כiees pue rejsuer \％\％ols |

Table 3-4. A Summary of the $\mathbf{Z 8 0}$ Instruction Set (Continued)

Table 3-4. A Summary of the $\mathbf{Z 8 0}$ Instruction Set (Continued)

Table 3-4. A Summary of the $\mathbf{Z . 8 0}$ Instruction Set (Continued)

|  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 2 | $\bigcirc$ - 0 | $\bigcirc$ | - | $\bigcirc$ |
| 8 | $-\times \times$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| $\stackrel{\square}{3}$ | a 0 - 0 | a | 2 | a |
| が | $\times \quad \times \quad \times$ | $\times$ | $\times$ | $\times$ |
| N | $\times \quad \times \quad \times \quad \times$ | $\times$ | $\times$ | $\times$ |
| 0 | $\bigcirc \times$ | $\times$ | $\times$ | $\times$ |
| \% |  | $\stackrel{\sim}{\sim}$ | $\stackrel{\sim}{\sim}$ | $\stackrel{\sim}{\sim}$ |
| \% | -m -m -m-m | $\sim *$ | $\sim$ | $\sim$ |
| $\circ$ <br> 0 <br> 0 <br> 0 <br> 0 |  |  |  |  |
| 믄 |  |  |  |  |
|  | ¢ O |  | $\vec{x}$ | U |
| $\stackrel{i}{i}$ | (penu!quos) eruesejey Aıowew Kıppuoses |  |  |  |

Table 3-4. A Summary of the $\mathbf{Z 8 0}$ instruction Set (Continued)

Table 3－4．A Summary of the 280 Instruction Set（Continued）

|  |  |  |  |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 号 } \\ & \stackrel{y}{5} \end{aligned}$ |  | ． |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
| 㖑 | － | $\bigcirc \geq+\infty$ | $\text { = } \quad \underset{\sim}{\mathrm{O}} \text { ㅇ }$ |
| $\stackrel{\text { ¢ }}{ \pm}$ | N man | $\cdots \quad N-N$ | ¢ ¢－－ |
| $\begin{aligned} & \stackrel{\circ}{\circ} \\ & 0 . \\ & \stackrel{0}{\circ} \\ & \stackrel{\circ}{0} \end{aligned}$ |  |  |  |
| 랂 ¢ O |  | 产 号 豆 主交 |  |
| － | 090 | ㅇ․․ | 考 |
| $\stackrel{\text { 2 }}{2}$ | оге！роиш। | dunr | urmey pue lime euplnosqns |

Table 3-4. A Summary of the $\mathbf{Z 8 0}$ Instruction Set (Continued)

Table 3-4. A Summary of the 280 Instruction Set (Continued)

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

Table 3-4. A Summary of the $\mathbf{Z 8 0}$ Instruction Set (Continued)

Table 3-4. A Summary of the $\mathbf{Z 8 0}$ Instruction Set (Continued)

Table 3-4. A Summary of the $\mathbf{Z 8 0}$ Instruction Set (Continued)


3-37
Table 3－4．A Summary of the Z 80 Instruction Set（Continued）

|  |  |  |  |  | change contents of HL or Index register and top of Stack． |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | $\bigcirc 0$ |  |  |  |  |
| 8 | － |  |  |  |  |
| 30 | $\sim$ |  |  |  |  |
| \％ | $\sim \sim$ |  |  |  |  |
| N | $\times \times$ |  |  |  |  |
| 0 |  |  |  |  |  |
| 皆皆 | $\infty$ ¢ $\quad$－ | $=\sim$ | 어 | ® |  |
| $\underbrace{\text { ® }}_{0}$ |  | － | －N | － |  |
| $\begin{aligned} & \stackrel{0}{0} \\ & 0 \\ & 0 . \\ & \stackrel{0}{0} \\ & 0 \end{aligned}$ |  | －${ }_{\text {－}}^{\text {－}}$ |  | $\infty$ |  |
| － |  | \＃$\overline{\text { x }}$ | 亠 ${ }_{\text {® }}$ | 年 |  |
|  | 드¢ | IT | 8 | x |  |
| $\stackrel{ \pm}{2}$ | uopreinduuew \％！a |  |  |  |  |

Table 3-4. A Summary of the 280 Instruction Set (Continued)


[^0]Table 3-5. Instruction Object Codes in Numerical Order

| O8JECT CODE | INSTRUCTION |  | OBJECT COOE | INSTRUCTION |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | NOP |  | 39 | ADD | HL,SP |
| 01 yyyy | LD | BC, data 16 | $3 \mathrm{~A} p \mathrm{pqq}$ | LD | A, (addr) |
| 02 | LD | (BC). A | 3日 | DEC | SP |
| 03 | INC | BC | 3 C | INC | A |
| 04 | INC | B | 3D | DEC | A |
| 05 | DEC | 8 | 3E yy | LD | A,data |
| 06 yy | LD | B,data | 3 F | CCF |  |
| 07 | RLCA |  | 4 Osss | LD | B,reg |
| 08 | EX | AF,AF' | 46 | LD | B,(HL) |
| 09 | ADD | HL,BC | 4 1sss | LD | C,reg |
| OA | LD | A, (8C) | $4 E$ | LD | C, (HL) |
| OB | DEC | BC | 5 Osss | LD | D.reg |
| 0 C | INC | C | 56 | LD | D, (HL) |
| OD | DEC | C | 5 1sss | LD | E,reg |
| OE yy | LD | C.data | 5 E | LD | E, (HL) |
| OF | RRCA |  | 6 Osss | LD | H.reg |
| 10 disp-2 | DJNZ | disp | 66 | LD | H,(HL) |
| 11 yyyy | LO | DE, data 16 | 6 1sss | LD | L,reg |
| 12 | LD | (DE), A | 6 E | LD | L,(HL) |
| 13 | INC | DE | 7 Osss | LD | ( HL ), reg |
| 14 | INC | D | 76 | HALT |  |
| 15 | DEC | D | 7 1sss | LD | A,reg |
| 16 yy | LD | D.data | 7 E | LD | A, (HL) |
| 17 | RLA |  | 80 rrr | ADD | A,reg |
| 18 disp-2 | JR | disp | 86 | $A D D$ | A, (HL) |
| 19 | ADD | HL, DE | 81 rrr | ADC | A,reg |
| 1 A | LD | A, (DE) | 8 E | ADC | A, (HL) |
| 18 | DEC | DE | 90 rrr | SUB | reg |
| 1 C | INC | E | 96 | SUB | (HL) |
| 10 | OEC | E | 9 irrr | SBC | A,reg |
| 1E yy | LD | E.data | 9E | SBC | A, HL ) |
| 1 F | RRA |  | A Orrr | AND | reg |
| 20 disp-2 | JR | NZ, disp | A6 | AND | (HL) |
| 21 yyyy | LD | HL, data 1f | A 1rit | XOR | reg |
| 22 ppqq | LD | (addr). HL | AE | XOR | (HL) |
| 23 | INC | HL | B Orrr | OR | reg |
| 24 | INC | H | 86 | OR | ( HL ) |
| 25 | DEC | H | B 1 rrr | CP | reg |
| 26 yy | LD | H.data | BE | CP | (HL) |
| 27 | DAA |  | CO | RET | NZ |
| 28 disp-2 | JR | Z.disp | C1 | POP | BC |
| 29 | ADO | HL,ML | C2 ppqq | $J P$ | NZ,addr |
| 2A ppqq | LD | HL,(addr) | C3 ppqq | JP | addr |
| 2 B | DEC | HL | C4 ppqq | CALL | NZ, addr |
| 2C | INC | L | C5 | PUSH | BC |
| 2D | DEC | $L$ | C6 y | ADD | A.dats |
| $2 E$ | LD | L, data | C7 | RST | OOH |
| 2F | CPL |  | C8 | RET | Z |
| 30 disp-2 | JR | NC, disp | Cg | RET |  |
| 31 wyy | LD | SP,data 16 | CA ppqa | JP | Z,addr |
| 32 ppqq | LD | (addr),A | CB 0 Orrr | RLC | reg |
| 33 | INC | SP | CB 06 | RLC | (HL) |
| 34 | INC | (HL) | CB 01 rrr | RRC | reg |
| 35 | DEC | (HL) | CBOE | RRC | (HL) |
| 36 v | LD | (HL), data | CB 10 rrr | RL | reg |
| $37$ | SCF |  | CB 16 | RL | (HL) |
| 38 | JR | C.disp | CB 1 1rrr | RR | reg |

Table 3-5. Instruction Object Codes in Numerical Order (Continued)

| OBJECT CODE | IN8TRUCTION |  | OBJECT CODE | INSTRUCTION |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CB 1E | RR | (HL) | DD CB disp 10bbb 110 | RES | $b,(1 X+$ disp $)$ |
| CB 20 \%rr | SLA | reg | DD CB disp 11 bbb 110 | SET | $b,(1 X+$ disp $)$ |
| CB 26 | SLA | (HL) | DD E1 | POP | IX |
| CB 21 17t | SRA | reg | DD E3 | EX | (SP), 1 X |
| CB 2E | SRA | (HL) | DD E5 | PUSH | IX |
| CB 31 mr | SRL | reg | DO E9 | JP | (IX) |
| CB 3E | SRL | (HL) | DD F9 | LD | SP,IX |
| CB 01bbbrrt | BIT | b,reg | DE $y y$ | SBC | Adeta |
| CB 01bbb1 10 | BIT | b, (HL) | DF | RST | 18H |
| CB 10bbbrrs | RES | b,reg | EO | RET | PO |
| CB 10bbb110 | RES | b, (HL) | E1 | POP | HL |
| CB 11 bbbrrt | SET | b,reg | E2 ppqq | JP | PO,addr |
| CB 11bbb 110 | SET | b, ( HL ) | E3 | EX | (SP).HL |
| CC ppqa | CALL | Z,addr | E4 ppqq | CALL | PO,addr |
| CD ppqa | CALL | addr | E5 | PUSH | HL |
| CE $\mathrm{r} \%$ | ADC | A,data | E6 yy | AND | data |
| CF | RST | 08H | E7 | RST | 2 H |
| D0 | RET | NC | E8 | RET | PE |
| D1 | POP | DE | E9 | JP | (HL) |
| D2 ppqq | JP | NC, addr | EA ppqqa | JP | PE,addr |
| D3 ry | OUT | (port), A | EB | EX | DE,HL |
| D4 ppqq | CALL | NC.addr | EC ppqq | CALL | PE,addr |
| D5 | PUSH | DE | ED 01ddd000 | IN | reg,(C) |
| D6 yy | SUB | data | ED 01sss001 | OUT | (C), reg |
| D7 | RST | 10 H | ED 01xx 2 | SBC | HL,rp |
| D8 | RET | C | ED 01xx 3 ppqq | LD | (addr), mp |
| D9 | EXX |  | ED 44 | NEG |  |
| DA ppqq | JP | C,addr | ED 45 | RETN |  |
| DB yy | IN | A.(port) | ED 010nn 110 | IM | m |
| DC ppqq | CALL | C.addr | ED 47 | LD | I,A |
| DD 00xx 9 | ADD | IX, pp | ED 01xx A | ADC | HL,rp |
| DD 21 myy | LD | IX,data 16 | ED 01xx B ppqq | LD | m,(addr) |
| DD 22 ppqq | LO | (addr), 1 X | ED 4D | RETI |  |
| DD 23 | INC | IX | ED 4F | LD | R,A |
| DD 2A ppqq | LD | \|X, (addr) | ED 57 | LD | A, 1 |
| DD 2B | DEC | IX | ED 5F | LD | A,R |
| DD 34 disp | INC | ( $1 \mathrm{X}+$ disp) | ED 67 | RRD |  |
| DD 35 disp | DEC | (IX + disp) | ED 6F | RLD |  |
| DD 36 disp yy | LD | ( $\mathrm{XX}+$ disp) , data | ED AO | LDI |  |
| DO 01ddd 110 disp | LD | reg, (IX + disp) | ED A1 | CP1 |  |
| DD / Osss diso | LD | ( XX + disp), reg | ED A2 | INI |  |
| DO 86 disp | ADD | $\mathrm{A}_{\text {( }}(1 \mathrm{X}+$ disp) | ED A3 | OUTI |  |
| DD 8E disp | ADC | $\mathrm{A}_{( }(1 \mathrm{X}+$ disp) | ED A8 | LDD |  |
| DD 96 disp | SUB | ( X + disp) | ED A9 | CPD |  |
| DD 9E disp | SBC | A.( $\mid X+$ disp) | ED AA | iND |  |
| DD A6 disp | AND | ( X + disp) | ED AB | OUTO |  |
| DD AE disp | XOR | ( X + + disp) | ED BO | LDIR |  |
| DD 86 disp | OR | ( $1 \mathrm{X}+$ disp) | ED B1 | CPIR |  |
| DD BE disp | CP | ( $\mathrm{X}+$ disp) | ED B2 | INIR |  |
| DD CB disp 06 | RLC | (IX + disp) | ED 83 | OTIR |  |
| DD CB disp OE | RRC | ( $1 \mathrm{X}+$ disp) | ED 88 | LDDR |  |
| DD CB disp 16 | RL | ( $1 \mathrm{X}+$ disp) | ED B9 | CPDR |  |
| DO CB disp 1E | RR | ( $1 \mathrm{X}+$ disp) | ED BA | INDR |  |
| DO CB disp 26 | SLA | ( $1 \mathrm{X}+$ disp) | ED BB | OTDR |  |
| DO CB disp 2E | SRA | ( $1 \mathrm{X}+$ disp) | EE yy | XOR | data |
| DD CB disp 3E | SRL | ( $1 X+$ disp) | EF | RST | 28H |
| DD CB disp 01bbb110 | BIT | b. $(1 \mathrm{X}+$ disp) |  |  |  |

Table 3-5. Instruction Object Codes in Numerical Order (Continued)

| OBJECT CODE | INSTRUCTION |  |
| :---: | :---: | :---: |
| FO | RET | P |
| F1 | POP | AF |
| F2 ppqq | JP | P.addr |
| F3 | DI |  |
| F4 ppqq | CALL | Praddr |
| F5 | PUSH | AF |
| F6 yy | OR | data |
| F7 | RST | 30 H |
| F8 | RET | M |
| F9 | LD | SP, HL |
| FA ppqq | JP | M,addr |
| FB | El |  |
| FC ppqa | CALL | M,addr |
| FO 00xx 9 | ADD | IY,rr |
| FD 21 yyyy | LD | IY,data 16 |
| FD 22 ppqq | LD | (addr),IY |
| FD 23 | INC | IY |
| FD 2A ppqq | LD | IY,(addr) |
| FD 2B | DEC | IY |
| FD 34 disp | INC | ( $\mathrm{Y}+\mathrm{disp}$ ) |
| FD 35 disp | DEC | ( $Y$ + disp) |
| FD 36 disp yy | LD | ( $\mathrm{Y}+\mathrm{disp}$ ), data |
| FD 01ddd 110 disp | LD | reg, ( $\mathrm{Y}+\mathrm{disp}$ ) |
| FD 7 Osss disp | LD | ( Y + disp), reg |
| FD 86 disp | ADO | A, $(1 Y+$ disp) |


| OBJECT CODE | INSTRUCTION |  |
| :---: | :---: | :---: |
| FD 8E disp | ADC | A, (IY + disp) |
| FD 96 disp | SUB | ( I + + disp) |
| FD 9E disp | SBC | A, (IY + disp) |
| FD A6 disp | AND | (IY + disp) |
| FD AE disp | XOR | ( Y + disp) |
| FD B6 disp | OR | ( Y + disp) |
| FD BE disp | CP | ( Y + disp) |
| FD CB disp 06 | RLC | ( $\mathrm{Y} \mathrm{Y}+\mathrm{disp}$ ) |
| FD CB disp OE | RRC | ( $\mid Y+$ disp) |
| FD CB disp 16 | RL | ( $\mathrm{Y}+\mathrm{disp}$ ) |
| FD CB disp 1E | RR | ( $\mathrm{Y}+\mathrm{disp}$ ) |
| FD CB disp 26 | SLA | ( $\mathrm{Y}+\mathrm{disp}$ ) |
| FD CB disp 2E | SRA | ( Y + disp) |
| FD CB disp 3E | SRL | ( Y + disp) |
| FD CB disp 01bbbl 10 | Bit | $\mathrm{b}_{\text {, (IY }}$ + disp) |
| FD CB disp 10bbb 110 | RES | b,, IY + disp ) |
| FD CB disp 11bbbi10 | SET | b, (IY + disp) |
| FD E1 | POP | IY |
| FD E3 | EX | (SP), IY |
| FD E5 | PUSH | IY |
| FD E9 | JP | (IY) |
| FD F9 | LD | SP.IY |
| FE wy | CP | data |
| FF | RST | 38H |

## ADC A,data - ADD IMMEDIATE WITH CARRY TO ACCUMULATOR


$\underbrace{\operatorname{ADC} A}_{C E}, \underbrace{\text { data }}_{y y}$
Add the contents of the next program memory byte and the Carry status to the Accumulator.
Suppose $x x=3 A_{16}, y y=7 C_{16}$, and Carry=0. After the instruction
ADC A.7CH
has executed. the Accumulator will contain B 616 :


The ADC instruction is frequently used in multibyte addition for the second and subsequent bytes.

## ADC A,reg - ADD REGISTER WITH CARRY TO ACCUMULATOR



$$
\begin{array}{rll}
\underbrace{A D C ~ A,}_{10001} & \underbrace{\text { reg }} & \\
& \begin{array}{ll}
000 & \text { for reg }=B \\
001 & \text { for reg }=C \\
010 & \text { for reg }=D \\
011 & \text { for reg }=E \\
100 & \text { for reg }=H \\
101 & \text { for reg }=L \\
& 111 \\
& \text { for reg }=A
\end{array} \\
& &
\end{array}
$$

Add the contents of Register A, B, C, D, E, H or L and the Carry status to the Accumulator
Suppose $\mathrm{xx}=\mathrm{E} 3_{16}$, Register E contains $\mathrm{AO}_{16}$, and Carry $=1$. After the instruction
ADC A,E
has executed, the Accumulator will contain 8416 :


The ADC instruction is most frequently used in multibyte addition for the second and subsequent bytes.

## ADC A,(HL) - ADD MEMORY AND CARRY TO

 ADC A,(IX+disp) ACCUMULATOR
## ADC A,(IY+disp)



The illustration shows execution of $A D C$ A, $(\mathrm{HL})$ :


Add the contents of memory location (specified by the contents of the HL register pair) and the Carry status to the Accumulator.
Suppose $x x=E 3_{16}$. $y y=A 0_{16}$. and Carry $=1$. After the instruction

$$
A D C \quad A,(H L)
$$

has executed, the Accumulator will contain 8416 :



Add the contents of memory location (specified by the sum of the contents of the IX register and the displacement digit d) and the Carry to the Accumulator.


This instruction is identical to $A D C$ A, ( $\mathrm{X}+$ disp), except that it uses the IY register instead of the IX register.

The ADC instruction is most frequently used in multibyte addition for the second and subsequent bytes.

## ADC HL,rp - ADD REGISTER PAIR WITH CARRY TO H AND L

## $S Z A_{C} P / O N C$

F $X X X X X X$


00 for rp is register pair $B C$
01 for rp is register pair $D E$
10 for rp is register pair HL
11 for rp is Stack Pointer
Add the 16 -bit value from either the BC. DE. HL register pair or the Stack Pointer, and the Carry status, to the HL register pair.

Suppose HL contains A53616. BC contains 104416. and Carry=1. After execution of
ADC HL,BC
the HL register pair will contain:


The ADC instruction is most frequently used in multibyte addition for the second and subsequent bytes.

## ADD A,data - ADD IMMEDIATE TO ACCUMULATOR


$\underbrace{A D D A}_{C 6} \underbrace{\text { data }}_{y y}$
Add the contents of the next program memory byte to the Accumulator.
Suppose $x x=3 A_{16}, y y=7 C_{16}$, and Carry=0. After the instruction
ADD A.7CH
has executed, the Accumulator will contain B 616 :


This is a routine data manipulation instruction.

## ADD A,reg - ADD CONTENTS OF REGISTER TO ACCUMULATOR



$$
\underbrace{\text { ADD }}_{10000} \underbrace{\text { reg }}_{\underbrace{\text { reg }}_{000}} \text { for reg=B }
$$

Add the contents of Register A, B, C. D. E. H or $L$ to the Accumulator.
Suppose $x x=E 3_{16}$. Register $E$ contains $A 016$. After execution of
ADD A.E
the Accumulator will contain 8316


This is a routine data manipulation instruction

## ADD A. (HL) - ADD MEMORY TO ACCUMULATOR ADD A, (IX+disp) ADD A, (IY+disp)



The illustration shows execution of ADD A, (IX+disp).
$\underbrace{86}_{D D} \operatorname{ADD}_{d}^{A,(\mid X}+\underbrace{\text { disp })}_{d}$

Add the contents of memory location (specified by the sum of the contents of the IX register and the displacement digit d) to the contents of the Accumulator.
Suppose ppqq $=4000_{16} . x x=1 A_{16}$. and memory location $400 F_{16}$ contains 5016 . After the instruction
ADD A. (IX+OFH)
has executed, the Accumulator will contain $6 A_{16}$

$\underbrace{\text { ADD A,(IY }}_{\text {FD } 86}+\underbrace{\text { disp) }}_{d}$
This instruction is identical to ADD A. (IX+disp), except that it uses the IY register instead of the IX register.


This version of the instruction adds the contents of memory location, specified by the contents of the HL register pair, to the Accumulator.

The ADD instruction is a routine data manipulation instruction

## ADD HL,rp - ADD REGISTER PAIR TO H AND L

## 5 Z $A^{\prime} C^{P / O N C}$ <br> 



Add the 16 -bit value from either the $B C, D E, H L$ register pair or the Stack Pointer to the HL register pair.
Suppose HL contains $034 \mathrm{~A}_{16}$ and BC contains $214 \mathrm{C}_{16}$. After the instruction

> ADD HL,BC
has executed, the HL register pair will contain 249616 .


The ADD HL.HL instruction is equivalent to a 16 -bit left shift.


The illustration shows execution of ADD IX,DE.


Add the contents of the specified register pair to the contents of the specified Index register.
Suppose IY contains 4 FF0 16 and BC contains $000 \mathrm{~F}_{16}$. After the instruction
ADD IY,BC
has executed. Index Register IY will contain 4FFF16

## AND data - AND IMMEDIATE WITH ACCUMULATOR



AND the contents of the next program memory byte to the Accumulator.
Suppose $x x=3 A_{16}$. After the instruction

$$
\text { AND } 7 \mathrm{CH}
$$

has executed. the Accumulator will contain 3816 .


This is a routine logical instruction; it is often used to turn bits "off". For example. the instruction

> AND 7FH
will unconditionally set the high order Accumulator bit to 0 .

AND reg - AND REGISTER WITH ACCUMULATOR


$$
\underbrace{\text { AND }}_{10100} \underbrace{\text { reg }}_{\underbrace{x x x}_{000}} \text { for reg=B }
$$

AND the Accumulator with the contents of Register A, B, C, D, E. H or L. Save the result in the Accumulator.
Suppose $\mathrm{xx}=\mathrm{E} 316$, and Register E contains $\mathrm{A} 0_{16}$. After the instruction
AND E
has executed, the Accumulator will contain $\mathrm{AO}_{16}$


AND is a frequently used logical instruction.

## AND (HL) - AND MEMORY WITH ACCUMULATOR AND (IX+disp) AND (IY+disp)



The illustration shows execution of AND ( $1 Y+d i s p$ ).

$$
\underbrace{A N D}_{F D} \underbrace{(Y}_{A 6}+\underbrace{\text { disp })}_{d}
$$

AND the contents of memory location (specified by the sum of the contents of the IY register and the displacement digit d) with the Accumulator.
Suppose $\mathrm{xx}=\mathrm{E} 316$. ppqq $=4000_{16}$. and memory location $400 \mathrm{~F}_{16}$ contains $\mathrm{AO}_{16}$. After the instruction

$$
\text { AND }(I Y+O F H)
$$

has executed, the Accumulator will contain $\mathrm{A}^{0} 16$


$$
\underbrace{A N D}_{D D}(\mid X+\underbrace{\text { disp })}_{d}
$$

This instruction is identical to AND ( $\mid Y+$ disp), except that it uses the IX register instead of the IY register.

$$
\underbrace{\text { AND }(H L)}_{A 6}
$$

AND the contents of the memory location (specified by the contents of the HL register pair) with the Accumulator
AND is a frequently used logical instruction

## BIT b,reg - TEST BIT b IN REGISTER reg



| $\underbrace{\text { BIT }}_{\text {CB } 01}$ | $\underbrace{\mathrm{b}}_{\underbrace{\mathrm{bbb}}}$ | $\underbrace{}_{\underbrace{\text { reg }}_{r x}}$ |  |
| :---: | :---: | :---: | :---: |
| Bit Tested |  |  | Register |
| 0 | 000 | 000 | B |
| 1 | 001 | 001 | C |
| 2 | 010 | 010 | D |
| 3 | 011 | 011 | E |
| 4 | 100 | 100 | H |
| 5 | 101 | 101 | L |
| 6 | 110 | 111 | A |
| 7 | 111 |  |  |

Place complement of indicated register's specified bit in $Z$ flag of $F$ register.
Suppose Register C contains 1110 1111. The instruction BIT 4.C will then set the $Z$ flag to 1 , while bit 4 in Register $C$ remains 0 . Bit 0 is the least significant bit.

## BIT b, (HL) - TEST BIT b OF INDICATED MEMORY POSITION

## BIT b, (IX+disp)

BIT b, (IY+disp)
$S Z A_{C} P / O N C$


The illustration shows execution of BIT 4, (HL). Bit 0 is the least significant bit.

| BIT | $\underbrace{b_{1}}$ | $(\mathrm{HL})$ |
| :---: | :---: | :---: |
| CB 01 | $\underbrace{\text { bbb }}$ | 110 |
| Bit Tested | bbb |  |
| 0 | 000 |  |
| 1 | 001 |  |
| 2 | 010 |  |
| 3 | 011 |  |
| 4 | 100 |  |
| 5 | 101 |  |
| 6 | 110 |  |
| 7 | 111 |  |

Test indicated bit within memory position specified by the contents of Register HL , and place bit's complement in $Z$ flag of the $F$ register.
Suppose HL contains 4000 H and bit 3 in memory location 4000 H contains 1 . The instruction
BIT 3.(HL)
will then set the $Z$ flag to 0 , while bit 3 in memory location 4000 H remains 1 .

bbb is the same as in BIT b, (HL)
Examine specified bit within memory location indicated by the sum of Index Register IX and disp. Place the complement in the Z flag of the F register.

Suppose Index Registei IX contains 4000 H and bit 4 of memory location 4004 H is 0 . The instruction

$$
\text { BIT } 4,(I X+4 H)
$$

will then set the $Z$ flag to 1 , while bit 4 of memory location 4004 H remains 0 .


This instruction is identical to BIT b, (IX+disp), except that it uses the IY register instead of the IX register.

## CALL label - CALL THE SUBROUTINE IDENTIFIED IN THE OPERAND


$\underbrace{\text { CALL }}_{\text {CD }} \underbrace{\text { label }}_{\text {ppqq }}$
Store the address of the instruction following the CALL on the top of the stack: the top of the stack is a data memory byte addressed by the Stack Pointer. Then subtract 2 from the Stack Pointer in order to address the new top of stack. Move the 16-bit address contained in the second and third CALL instruction object program bytes to the Program Counter. The second byte of the CALL instruction is the low-order half of the address, and the third byte is the high-order byte.
Consider the instruction sequence:

| CALL | SUBR |
| :--- | :--- |
| AND | 7 CH |
| - |  |
| - |  |

SUBR
After the instruction has executed, the address of the AND instruction is saved at the top of the stack. The Stack Pointer is decremented by 2. The instruction labeled SUBR will be executed next.

# CALL condition,label - CALL THE SUBROUTINE IDENTIFIED IN THE OPERAND IF CONDITION IS SATISFIED 



This instruction is identical to the CALL instruction, except that the identified subroutine will be called only if the condition is satisfied; otherwise, the instruction sequentially following the CALL condition instruction will be executed
Consider the instruction sequence:


If the condition is not satisfied, the AND instruction will be executed after the CALL COND.SUBR instruction has executed. If the condition is satisfied, the address of the AND instruction is saved at the top of the stack, and the Stack Pointer is decremented by 2. The instruction labeled SUBR will be executed next.

## CCF - COMPLEMENT CARRY FLAG


$\underbrace{\text { CCF }}_{3 F}$
Complement the Carry flag. No other status or register contents are affected

## CP data - COMPARE IMMEDIATE DATA WITH ACCUMULATOR



$$
\underbrace{C P}_{F E} \underbrace{\text { data }}_{V Y}
$$

Subtract the contents of the second object code byte from the contents of the Accumulator, treating both numbers as simple binary data. Discard the result; i.e., leave the Accumulator alone, but modify the status flags to reflect the result of the subtraction.

Suppose $\mathrm{xx}=\mathrm{E} 316$ and the second byte of the CP instruction object code contains $\mathrm{AO}_{16}$. After the instruction

$$
\mathrm{CP} O A O H
$$

has executed, the Accumulator will still contain E316. but statuses will be modified as follows:


Notice that the resulting carry is complemented.

## CP reg - COMPARE REGISTER WITH ACCUMULATOR


$\underbrace{C P}_{10111} \underbrace{\text { reg }}_{\underbrace{x \times x}_{0 \times x}}$ for reg=B

Subtract the contents of Register A, B, C, D, E, H or L from the contents of the Accumulator, treating both numbers as simple binary data. Discard the result; i.e., leave the Accumulator alone, but modify status flags to reflect the result of the subtraction.
Suppose $\mathrm{xx}=\mathrm{E} 316$ and Register B contains $\mathrm{AO}_{16}$. After the instruction
CP B
has executed, the Accumulator will still contain E316, but statuses will be modified as follows:


Notice that the resulting carry is complemented.

CP (HL) - COMPARE MEMORY WITH ACCUMULATOR
CP (IX+disp)
CP (IY+disp)


The illustration shows execution of $\mathrm{CP}(\mathrm{HL})$ :


Subtract the contents of memory location (specified by the contents of the HL register pair) from the contents of the Accumulator, treating both numbers as simple binary data. Discard the result; i.e., leave the Accumulator alone, but modify status flags to reflect the result of the subtraction.

Suppose $x x=E 3_{16}$ and $y y=A 0_{16}$. After execution of

$$
C P(H L)
$$

the Accumulator will still contain E316. but statuses will be modified as follows:


Notice that the resulting carry is complemented.

$$
\underbrace{C P(I X}_{D D B E}+\underbrace{\text { disp }}_{d})
$$

Subtract the contents of memory location (specified by the sum of the contents of the IX register and the displacement value d) from the contents of the Accumulator, treating both numbers as simple binary data. Discard the result; i.e., leave the Accumulator alone, but modify status flags to reflect the result of the subtraction.

$$
\underbrace{C P}_{F D B E}(\| Y+\underbrace{\text { disp }}_{d}
$$

This instruction is identical to $C P(\mid X+$ disp), except that it uses the IY register instead of the IX register.

## CPD - COMPARE ACCUMULATOR WITH MEMORY. DECREMENT ADDRESS AND BYTE COUNTER



$$
\underbrace{\text { CPD }}_{E D \text { A9 }}
$$

Compare the contents of the Accumulator with the contents of memory location (specified by the HL register pair). If $A$ is equal to memory, set $Z$ flag. Decrement the HL and $B C$ register pairs. ( $B C$ is used as the Byte Counter.)

Suppose $x x=E 3_{16}$, ppqq $=4000_{16} . B C$ contains 0001 16. and $y y=A 0_{16}$. After the instruction

CPD
has executed, the Accumulator will still contain E316, but statuses will be modified as follows:


The HL register pair will contain $3 F F F_{16}$, and $B C=0$.

## CPDR - COMPARE ACCUMULATOR WITH MEMORY. DECREMENT ADDRESS AND BYTE COUNTER. CONTINUE UNTIL MATCH IS FOUND OR BYTE COUNTER IS ZERO

$$
\underbrace{\text { CPDR }}_{\text {ED B9 }}
$$

This instruction is identical to CPD, except that it is repeated until a match is found or the byte counter is zero. After each data transfer, interrupts will be recognized and two refresh cycles will be executed.

Suppose the HL register pair contains $5000_{16}$, the BC register pair contains 00FF 16 . the Accumulator contains F916, and memory has contents as follows:

| Location | Contents |
| :---: | :---: |
| 500016 | $\mathrm{AA}_{16}$ |
| 4FFF16 | $\mathrm{BC}_{16}$ |
| 4FFE16 | 1916 |
| 4FFD 16 | $7 \mathrm{~A}_{16}$ |
| 4 FFC 16 | F916 |
| 4 FFB 16 | DD16 |

After execution of
CPDR
the $P / O$ flag will be 1 , the $Z$ flag will be 1 , the $H L$ register pair will contain $4 F F B_{16}$. and the $B C$ register pair will contain OOFA 16 .

CPI - COMPARE ACCUMULATOR WITH MEMORY. DECREMENT BYTE COUNTER. INCREMENT ADDRESS


$$
\underbrace{C P I}_{E D \text { A1 }}
$$

Compare the contents of the Accumulator with the contents of memory location (specified by the HL register pair). If $A$ is equal to memory, set the $Z$ flag. Increment the $H L$ register pair and decrement the $B C$ register pair ( $B C$ is used as Byte Counter).
Suppose $x x=E 3_{16}$. ppqq $=4000_{16}$. $B C$ contains 003216 . and $y y=E 3_{16}$. After the instruction

CPI
has executed, the Accumulator will still contain E316. but statuses will be modified as follows:


The P/O flag will be set because $\mathrm{BC}-1 \neq 0$.

Subtract instruction involved, set N to 1 .

Carry not affected.
The HL register pair will contain 4001 16, and $B C$ will contain 003116

## CPIR - COMPARE ACCUMULATOR WITH MEMORY. DECREMENT BYTE COUNTER. <br> INCREMENT ADDRESS. <br> CONTINUE UNTIL MATCH IS FOUND OR BYTE COUNTER IS ZERO

This instruction is identical to CPI, except that it is repeated until a match is found or the byte counter is zero. After each data transfer interrupts will be recognized and two refresh cycles will be executed.

Suppose the HL register pair contains $4500_{16}$, the BC register pair contains 00FF16 the Accumulator contains F9 16, and memory has contents as follows:

| Location | Contents |
| :---: | :---: |
| 450016 | AA16 |
| 450116 | 1516 |
| 450216 | F916 |

After execution of

## CPIR

the P/O flag will be 1 , and the $Z$ flag will be 1 . The HL register pair will contain $4503_{16}$. and the $B C$ register pair will contain 00FC 16 .

## CPL - COMPLEMENT THE ACCUMULATOR


$\underbrace{\mathrm{CPL}}_{2 \mathrm{~F}}$
Complement the contents of the Accumulator. No other register's contents are affected.

Suppose the Accumulator contains $3 \mathrm{~A}_{16}$. After the instruction
CPL
has executed, the Accumulator will contain C 516

$$
\begin{aligned}
3 A & =00011 \\
\text { Complement } & =11010 \\
& 010
\end{aligned}
$$

This is a routine logical instruction. You need not use it for binary subtraction; there are special subtract instructions (SUB, SBC).

## DAA - DECIMAL ADJUST ACCUMULATOR



## DAA <br> 27

Convert the contents of the Accumulator to binary-coded decimal form. This instruction should only be used after adding or subtracting two BCD numbers: i.e., look upon ADD DAA or ADC DAA or INC DAA or SUB DAA or SBC DAA or DEC DAA or NEG DAA as compound, decimal arithmetic instructions which operate on $B C D$ sources to generate BCD answers.

Suppose the Accumulator contains 3916 and the $B$ register contains 4716 . After the instructions

ADD B
DAA
have executed. the Accumulator will contain 8616 not 8016 .
Z80 CPU logic uses the values in the Carry and Auxiliary Carry, as well as the Accumulator contents, in the Decimal Adjust operation.

## DEC reg - DECREMENT REGISTER CONTENTS


DEC

Subtract 1 from the contents of the specified register. Suppose Register A contains 5016. After execution of

DEC A
Register A will contain 4F16

## DEC rp - DECREMENT CONTENTS OF SPECIFIED REGISTER DEC IX PAIR

 DEC IY

The illustration shows execution of DEC rp:

$$
\begin{aligned}
& 01 \\
& 10 \text { for } \mathrm{rp} \text { is register pair } \mathrm{HL} \\
& 11 \text { for } \mathrm{rp} \text { is Stack Pointer }
\end{aligned}
$$

Subtract 1 from the 16 -bit value contained in the specified register pair. No status flags are affected.

Suppose the $H$ and $L$ registers contain $2 F 00_{16}$. After the instruction
DEC HL
has executed, the $H$ and $L$ registers will contain 2EFF16.
DEC IX
DD 2B
Subtract 1 from the 16 -bit value contained in the IX register.
DEC IY
$\underbrace{\mathrm{D}}_{\mathrm{FD} 2 \mathrm{~B}}$
Subtract 1 from the 16 -bit value contained in the $I Y$ register.
Neither DEC rp, DEC IX nor DEC IY affects any of the status flags. This is a defect in the Z80 instruction set, inherited from the 8080. Whereas the DEC reg instruction is used in iterative instruction loops that use a counter with a value of 256 or less, the DEC rp (DEC IX or DEC IY) instruction must be used if the counter value is more than 256 . Since the DEC rp instruction sets no status flags, other instructions must be added to simply
test for a zero result. This is a typical loop form:

|  | LD | DE,DATA | :LOAD INITIAL 16-BIT COUNTER VALUE |
| :--- | :--- | :--- | :--- |
| LOOP | - |  |  |
|  | - |  |  |
|  | - |  | :FIRST INSTRUCTION OF LOOP |

DEC (HL) — DECREMENT MEMORY CONTENTS
DEC (IX+disp)
DEC (IY+disp)


The illustration shows execution of DEC (HL)


Subtract 1 from the contents of memory location (specified by the contents of the HL register pair).

Suppose ppqq $=4500_{16} . \mathrm{yy}=5 \mathrm{~F}_{16}$. After execution of
DEC (HL)
memory location $4500_{16}$ will contain $5 \mathrm{E}_{16}$


Subtract instruction, set $N$ to 1

$$
\underbrace{\text { DEC }(I X}_{\text {DD } 35}+\underbrace{\text { disp })}_{d}
$$

Subtract 1 from the contents of memory location (specified by the sum of the contents of the IX register and the displacement value d).

$$
\underbrace{\text { DEC }(\mid Y}_{\text {FD } 35}+\underbrace{\text { disp })}_{d}
$$

This instruction is identical to DEC (IX+disp), except that it uses the IY register instead of the IX register.

## DI — DISABLE INTERRUPTS



When this instruction is executed, the maskable interrupt request is disabled and the INT input to the CPU will be ignored. Remember that when an interrupt is acknowledged, the maskable interrupt is automatically disabled.
The maskable interrupt request remains disabled until it is subsequently enabled by an El instruction.
No registers or flags are affected by this instruction.

## DJNZ disp - JUMP RELATIVE TO PRESENT CONTENTS OF PROGRAM COUNTER IF REG B IS NOT ZERO



Decrement Register B. If remaining contents are not zero. add the contents of the DJNZ instruction object code second byte and 2 to the Program Counter. The jump is measured from the address of the instruction operation code, and has a range of -126 to +129 bytes. The Assembler automatically adjusts for the twice-incremented PC.
If the contents of B are zero after decrementing, the next sequential instruction is executed.

The DJNZ instruction is extremely useful for any program loop operation, since the one instruction replaces the typical "decrement-then-branch on condition" instruction sequence.

EI - ENABLE INTERRUPTS


## $\underbrace{E l}_{F B}$

Execution of this instruction causes interrupts to be enabled, but not until one more instruction executes.
Most interrupt service routines end with the two instructions:

| EI | ;ENABLE INTERRUPTS |
| :--- | :--- |
| RET | ;RETURN TO INTERRUPTED PROGRAM |

If interrupts are processed serially, then for the entire duration of the interrupt service routine all maskable interrupts are disabled - which means that in a multi-interrupt application there is a significant possibility for one or more interrupts to be pending when any interrupt service routine completes execution.

If interrupts were acknowledged as soon as the El instructions had executed, then the Return instruction would not be executed. Under these circumstances, returns would stack up one on top of the other - and unnecessarily consume stack memory space. This may be illustrated as follows:


By inhibiting interrupts for one more instruction following execution of EI, the Z80 CPU ensures that the RET instruction gets executed in the sequence:

```
-
El
:ENABLE INTERRUPTS
:RETURN FROM INTERRUPT
```

It is not uncommon for interrupts to be kept disabled while an interrupt service routine is executing. Interrupts are processed serially:


Interrupt service routine


Interrupt service routine

EX AF,AF' - EXCHANGE PROGRAM STATUS AND ALTERNATE PROGRAM STATUS


EX AF,AF'<br>08

The two-byte contents of register pairs $A F$ and $A^{\prime} F^{\prime}$ are exchanged
Suppose AF contains 4F9916 and A'F' contains 10AA 16 . After execution of EX AF,AF'
AF will contain 10AA 16 and AF' will contain $4 F 99_{16}$

## EX DE,HL - EXCHANGE DE AND HL CONTENTS



EX DE,HL
EB
The $D$ and $E$ registers' contents are swapped with the $H$ and $L$ registers' contents. Suppose $p p=03_{16}, q q=2 A_{16} . x x=41_{16}$ and $y y=F C_{16}$. After the instruction EX DE.HL
has executed, H will contain 0316 . L will contain $2 \mathrm{~A}_{1}$. D will contain 4116 and E will contain $\mathrm{FC}_{16}$.

The two instructions:
EX DE.HL
LD A. (HL)
are equivalent to:
LD A,(DE)
but if you want to load data addressed by the $D$ and $E$ register into the $B$ register,

$$
\begin{aligned}
& \text { EX DE.HL } \\
& \text { LD B, (HL) }
\end{aligned}
$$

has no single instruction equivalent.

## EX (SP),HL - EXCHANGE CONTENTS OF REGISTER AND EX (SP),IX TOP OF STACK <br> EX (SP),IY



The illustration shows execution of EX (SP).HL.


Exchange the contents of the $L$ register with the top stack byte. Exchange the contents of the $H$ register with the byte below the stack top.

Suppose $x x=21_{16} . y y=F A_{16}, p p=3 A_{16} . q q=E 21_{16}$. After the instruction
EX (SP), HL
has executed. H will contain $3 \mathrm{~A}_{16}$. L will contain E 216 and the two top stack bytes will contain FA16 and 2116 respectively.
The EX (SP), HL instruction is used to access and manipulate data at the top of the stack.


Exchange the contents of the IX register's low-order byte with the top stack byte. Exchange the IX register's high-order byte with the byte below the stack top

$$
\underbrace{E X(S P) . I Y}_{F D F_{3}}
$$

This instruction is identical to EX (SP).IX, but uses the IY register instead of the IX register

## EXX - EXCHANGE REGISTER PAIRS AND ALTERNATE REGISTER PAIRS



The contents of register pairs $\mathrm{BC}, \mathrm{DE}$ and HL are swapped with the contents of register pairs $B^{\prime} C^{\prime}$. $D^{\prime} E^{\prime}$, and $H^{\prime} L^{\prime}$.
Suppose register pairs $B C$, DE and $H L$ contain $4901_{16}$. $5 \mathrm{FOO}_{16}$ and 725116 respectively, and register pairs $B^{\prime} C^{\prime}$, $D^{\prime} E^{\prime}, H^{\prime} L^{\prime}$ contain 000016 . 10 FF 16 and 333316 respectively. After the execution of
EXX
the registers will have the following contents

$$
\begin{aligned}
& \mathrm{BC}: 0001_{16}: \text { DE: } 10 \mathrm{FF}_{16} ; \mathrm{HL}: 3333_{16}: \\
& \mathrm{B}^{\prime} \mathrm{C}^{\prime}: 49011_{16:} \mathrm{D}^{\prime} \mathrm{E}^{\prime}: 5 \mathrm{5F} 00_{16}: \mathrm{H}^{\prime} \mathrm{L}^{\prime}: 7251_{16}
\end{aligned}
$$

This instruction can be used to exchange register banks to provide very fast interrupt response times.

## HALT


$\underbrace{\text { HALT }}_{76}$
When the HALT instruction is executed, program execution ceases. The CPU requires an interrupt or a reset to restart execution. No registers or statuses are affected; however, memory refresh logic continues to operate.

## IM 0 - INTERRUPT MODE 0


$\underbrace{\operatorname{IM} 0}_{\text {ED } 46}$

This instruction places the CPU in interrupt mode 0 In this mode. the interrupting device will place an instruction on the Data Bus and the CPU will then execute that instruction. No registers or statuses are affected.

## IM 1 - INTERRUPT MODE 1

$$
\underbrace{\operatorname{IM} 1}_{E D 56}
$$

This instruction places the CPU in interrupt mode 1 . In this mode. the CPU responds to an interrupt by executing a restart (RST) to location 003816 .

## IM 2 - INTERRUPT MODE 2

$$
\underbrace{I M 2}_{E D 5 E}
$$

This instruction places the CPU in interrupt mode 2. In this mode, the CPU performs an indirect call to any specified location in memory. A 16-bit address is formed using the contents of the Interrupt Vector (I) register for the upper eight bits, while the lower eight bits are supplied by the interrupting device. Refer to Chapter 12 for a full description of interrupt modes. No registers or statuses are affected by this instruction.

IN A,(port) — INPUT TO ACCUMULATOR


$$
\underbrace{I N A}_{D B} \underbrace{(\text { port })}_{y y}
$$

Load a byte of data into the Accumulator from the I/O port (identified by the second $\mathbb{N}$ instruction object code byte).
Suppose 3616 is held in the buffer of I/O port $1 \mathrm{~A}_{16}$. After the instruction
IN A. (1AH)
has executed, the Accumulator will contain 3616 .
The IN instruction does not affect any statuses.
Use of the $\mathbb{N}$ instruction is very hardware dependent. Valid I/O port addresses are determined by the way in which I/O logic has been implemented. It is also possible to design a microcomputer system that accesses external logic using memory reference instructions with specific memory addresses.

INC reg - INCREMENT REGISTER CONTENTS


Add 1 to the contents of the specified register
Suppose Register E contains A816. After execution of
INC E
Register E will contain A916

INC rp - INCREMENT CONTENTS OF SPECIFIED REGISTER PAIR INC IX
INC IY


The illustration shows execution of INC ro:


00 for rp is register pair BC
01 for rp is register pair DE
10 for rp is register pair HL
11 for rp is Stack Pointer
Add 1 to the 16 -bit value contained in the specified register pair. No status flags are affected.

Suppose the D and E registers contain $2 \mathrm{F7A} 16$. After the instruction
INC DE
has executed, the $D$ and $E$ registers will contain $2 F 7 B_{16}$
$\underbrace{\text { INC IX }}_{\text {DD } 23}$
Add 1 to the 16 -bit value contained in the IX register.

$$
\underbrace{\text { NC IY }}_{\text {FD } 23}
$$

Add 1 to the 16 -bit value contained in the IY register.
Just like the DEC rp. DEC IX and DEC IY, neither INC rp. INC IX nor INC IY affects any status flags. This is a defect in the $\mathbf{Z 8 0}$ instruction set inherited from the 8080

INC (HL) - INCREMENT MEMORY CONTENTS
INC (IX+disp)
INC (IY+disp)


The illustration shows execution of INC (IX+d)

$$
\underbrace{\text { INC (IX }}_{D D 34}+\underbrace{\text { disp })}_{d}
$$

Add 1 to the contents of memory Incation (specified by the sum of the contents of Register IX and the displacement value d).
Suppose ppqq $=4000_{16}$ and memory location $400 F_{16}$ contains 3616 . After execution of the instruction

INC (IX+OFH)
memory location 400F $_{16}$ will contain 3716


$$
\underbrace{\text { INC (IY }}_{\text {FD } 34}+\underbrace{\text { disp) }}_{d}
$$

This instruction is identical to INC (IX+disp), except that it uses the IY register instead of the IX register.

$$
\underbrace{I N C(H L)}_{34}
$$

Add 1 to the contents of memory location (specified by the contents of the HL register pair).

IND - INPUT TO MEMORY AND DECREMENT POINTER


$$
\underbrace{I N D}_{E D A A}
$$

Input from 1/O port (addressed by Register C) to memory location (specified by HL ) Decrement Registers B and HL.

Suppose $x x=0516 . y y=1516$. ppqq $=240016$, and 1916 is held in the buffer of I/O port 1516. After the instruction

IND
has executed, memory location 240016 will contain 1916 . The $B$ register will contain $04_{16}$ and the HL register pair $23 \mathrm{FF}_{16}$.

## INDR — INPUT TO MEMORY AND DECREMENT POINTER UNTIL BYTE COUNTER IS ZERO

$\underbrace{\text { INDR }}_{\text {ED BA }}$

INDR is identical to IND, but is repeated until Register $B=0$.
Suppose Register B contains 0316 . Register C contains 1516 . and HL contains 240016 The following sequence of bytes is available at I/O port 1516

$$
17_{16} .59_{16} \text { and } \mathrm{AE}_{16}
$$

After the execution of
INDR
the HL register pair will contain 23FD16 and Register B will contain zero, and memory locations will have contents as follows:

| Location | Contents |
| :---: | :---: |
| 2400 | 1716 |
| 23FF | 5916 |
| 23FE | $\mathrm{AE}_{16}$ |

This instruction is extremely useful for loading blocks of data from an input device into memory.

## INI - INPUT TO MEMORY AND INCREMENT POINTER


$\underbrace{\mathrm{INI}}_{\text {ED A2 }}$
Input from 1/O port (addressed by Register C ) to memory location (specified by HL ). Decrement Register B: increment register pair HL
Suppose $x x=0516 . y y=1516$. ppqq $=240016$. and 1916 is held in the buffer of I/O port 1516

After the instruction

## IN

has executed, memory location 240016 will contain 1916 . The B register will contain 0416 and the HL register pair 240116

## INIR — INPUT TO MEMORY AND INCREMENT POINTER

 UNTIL BYTE COUNTER IS ZERO$$
\underbrace{\mathbb{N} \mid R}_{E D \quad B 2}
$$

$I N \mid R$ is identical to $|N|$, but is repeated until Register $B=0$.
Suppose Register B contains 0316 . Register C contains 1516 , and HL contains 240016 . The following sequence of bytes is available at I/O port 1516

$$
1716.59_{16} \text { and } \mathrm{AE}_{16}
$$

After the execution of
INIR
the HL register pair will contain 240316 and Register B will contain zero, and memory locations will have contents as follows:

| Location | Contents |
| :---: | :---: |
| 2400 | 1716 |
| 2401 | 5916 |
| 2402 | $\mathrm{AE}_{16}$ |

This instruction is extremely useful for loading blocks of data from a device into memory.

## IN reg, (C) - INPUT TO REGISTER




Load a byte of data into the specified register (reg) from the I/O port (identified by the contents of the C register)

Suppose 4216 is held in the buffer of I/O port $36 \uparrow 6$, and Register C contains 3616 After the instruction
IN D. (C)
has executed, the D register will contain 4216 .
During the execution of the instruction, the contents of Register $B$ are placed on the top half of the Address Bus, making it possible to extend the number of addressable I/O ports.

## JP label - JUMP TO THE INSTRUCTION IDENTIFIED IN THE OPERAND



$$
\underbrace{J P}_{\text {C3 }} \underbrace{\text { label }}_{\text {ppaq }}
$$

Load the contents of the Jump instruction object code second and third bytes into the Program Counter; this becomes the memory address for the next instruction to be executed. The previous Program Counter contents are lost.

In the following sequence

| JP | NEXT |
| :--- | :--- |
| AND | $7 F H$ |

NEXT CPL
The CPL instruction will be executed after the JP instruction. The AND instruction will never be executed, unless a Jump instruction somewhere else in the instruction sequence jumps to this instruction.

## JP condition, label - JUMP TO ADDRESS IDENTIFIED IN THE OPERAND IF CONDITION IS SATISIFED

| $\underbrace{\text { JP cond, label }}$ |  |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| $11 \underbrace{\text { cc } 010}$ ppqq |  |  |  |
| 1 |  | Condition | Relevant Flag |
| 000 | NZ | Non-Zero | Z |
| 001 | Z | Zero | Z |
| 010 | NC | No Carry | C |
| 011 | C | Carry | C |
| 100 | PO | Parity Odd | P/O |
| 101 | PE | Parity Even | P/O |
| 110 | P | Sign Positive | S |
| 111 | M | Sign Negative | S |

This instruction is identical to the JP instruction. except that the jump will be performed only if the condition is satisfied: otherwise. the instruction sequentially following the JP condition instruction will be executed

Consider the instruction sequence


After the JP cond,label instruction has executed, if the condition is satisfied then the OR instruction will be executed. If the condition is not satisfied, the AND instruction. being the next sequential instruction, is executed

JP (HL) - JUMP TO ADDRESS SPECIFIED BY CONTENTS JP (IX) OF 16-BIT REGISTER JP (IY)


Program


The illustration shows execution of JP (HL):


The contents of the $H L$ register pair are moved to the Program Counter; therefore, an implied addressing jump is performed.
The instruction sequence

| LD | $H, A D D R$ |
| :--- | :--- |
| JP | $(H L)$ |

has exaetly the same net effect as the single instruction

$$
J P \quad \text { ADDR }
$$

Both specify that the instruction with label ADDR is to be executed next.
The $J P(H L)$ instruction is useful when you want to increment a return address for a subroutine that has multiple returns.
Consider the following call to subroutine SUB:

| CALL | SUB | :CALL SUBROUTINE |
| :--- | :--- | :--- |
| JP | ERR | :ERROR RETURN |
|  |  | :GOOD RETURN |

Using RET to return from SUB would return execution of JP ERR; therefore, if SUB executes without detecting error conditions, return as follows:

| POP | HL | :POP RETURN ADDRESS TO HL |
| :--- | :--- | :--- |
| INC | HL | :ADD 3 TO RETURN ADDRESS |
| INC | HL |  |
| INC | HL |  |
| JP | (HL) | :RETURN |

$$
\underbrace{}_{\underbrace{J P}(\| X)}
$$

This instruction is identical to the JP ( $\mathrm{H} L$ ) instruction, except that it uses the $I X$ register
instead of the HL register pair.

$$
\underbrace{J P(\| Y)}_{F D}
$$

This instruction is identical to the JP (HL) instruction, except that it uses the IY register instead of the HL register pair.

## JR C,disp - JUMP RELATIVE TO CONTENTS OF PROGRAM COUNTER IF CARRY IS SET

$\underbrace{\text { JR C. }} \underbrace{\text { di- }}_{\text {disp }}$<br>38 dd-2

This instruction is identical to the JR disp instruction, except that the jump is only executed if the Carry status equals 1: otherwise, the next instruction is executed

In the following instruction sequence:


After the JR C $\$+8$ instruction, the OR instruction is executed if the Carry status equals 1. The AND instruction is executed if the Carry status equals 0 .

## JR disp - JUMP RELATIVE TO PRESENT CONTENTS OF PROGRAM COUNTER



$$
\underbrace{\text { JR }}_{18} \underbrace{\text { disp }}_{\text {dd-2 }}
$$

Add the contents of the JR instruction object code second byte, the contents of the Program Counter, and 2. Load the sum into the Program Counter. The jump is measured from the address of the instruction operation code. and has a range of -126 to +129 bytes. The Assembler automatically adjusts for the twice-incremented PC.

The following assembly language statement is used to jump four steps forward from address $4000{ }_{16}$.
JR \$+4

Result of this instruction is shown below:

| Location | Instruction |
| :---: | :---: |
| 4000 | 18 |
| 4001 | 02 |
| 4002 | - |
| 4003 | - |
| 4004 | - |

## JR NC,disp - JUMP RELATIVE TO CONTENTS OF PROGRAM COUNTER IF CARRY FLAG IS RESET

## $\underbrace{J R N C} \underbrace{\text { disp }}$ <br> 30 dd-2

This instruction is identical to the JR disp instruction, except that the jump is only executed if the Carry status equals 0 : otherwise, the next instruction is executed.

In the following instruction sequence:


After the JR NC, \$-3 instruction, the OR instruction is executed if the Carry status equals 1. The ADD instruction is executed if the Carry status equals 0 .

## JR NZ, disp - JUMP RELATIVE TO CONTENTS OF PROGRAM COUNTER IF ZERO FLAG IS RESET

This instruction is identical to the JR disp instruction. except that the jump is only executed if the Zero status equals 0 ; otherwise, the next instruction is executed

In the following instruction sequence:


After the JR NZ, \$+6 instruction, the OR instruction is executed if the Zero status equals 0 . The AND instruction is executed if the Zero status equals 1 .

## JR Z,disp - JUMP RELATIVE TO CONTENTS OF PROGRAM COUNTER IF ZERO FLAG IS SET

$$
\underbrace{\text { JR Z. }}_{28} \underbrace{\text { disp }}_{\text {dd-2 }}
$$

This instruction is identical to the JR disp instruction. except that the jump is only executed if the Zero status equals 1; otherwise, the next instruction is executed.

In the following instruction sequence


After the JR $Z, \$+6$ instruction, the OR instruction is executed if the Zero status equals 1. The AND instruction is executed if the Zero status equals 0 .

## LD A,I - MOVE CONTENTS OF INTERRUPT VECTOR OR LD A,R REFRESH REGISTER TO ACCUMULATOR

$S \quad Z A_{C} P / O N C$

| $X$ | $X$ | 0 | $X$ | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |



The illustration shows execution of LD A.I:


Move the contents of the Interrupt Vector register to the Accumulator, and reflect interrupt enable status in Parity/Overflow flag

Suppose the Interrupt Vector register contains 7F16. and interrupts are disabled. After execution of
L.D A.I

Register $A$ will contain 7F16. and P/O will be 0 .
LD A.R
ED 5F
Move the contents of the Refresh register to the Accumulator. The value of the interrupt flip-flop will appear in the Parity/Overflow flag

## LD A,(addr) - LOAD ACCUMULATOR FROM MEMORY USING DIRECT ADDRESSING



## $\underbrace{\text { LD A. }} \underbrace{\text { (addr) }}$

3 A ppqq
Load the contents of the memory byte laddressed directly by the second and third bytes of the LD A, (addr) instruction object code) into the Accumulator. Suppose memory byte $084 A_{16}$ contains 2016 . After the instruction

| label | EQU 084 AH |
| :--- | :--- | :--- |
| - |  |
| - |  |
| LD | A, (label) |

has executed, the Accumulator will contain 2016
Remember that EOU is an assembler directive rather than an instruction; it tells the Assembler to use the 16 -bit value 084A 16 wherever the label appears.

The instruction
LD A, (label)
is equivalent to the two instructions

| LD | HL.label |
| :--- | :--- |
| LD | A. $(H L)$ |

When you are loading a single value from memory, the LD A, (label) instruction is preferred; it uses one instruction and three object program bytes to do what the LD HL, label, LD A, (HL) combination does in two instructions and four object program bytes. Also. the LD HL, label, LD A,(HL) combination uses the $H$ and L registers, which LD A, (label) does not.

## LD A,(rp) - LOAD ACCUMULATOR FROM MEMORY LOCATION ADDRESSED BY REGISTER PAIR



Load the contents of the memory byte (addressed by the BC or DE register pair) into the Accumulator.

Suppose the $B$ register contains 0816 , the $C$ register contains $4 A_{16}$, and memory byte $084 A_{16}$ contains $3 A_{16}$. After the instruction

LD A, (BC)
has executed, the Accumulator will contain $3 A_{16}$
Normally, the LD A.(rp) and LD rp,data will be used together, since the LD rp.data instruction loads a 16 -bit address into the $B C$ or $D E$ registers as follows:

$$
\begin{array}{ll}
L D & B C, 084 A H \\
L D & A,(B C)
\end{array}
$$

## LD dst,src - MOVE CONTENTS OF SOURCE REGISTER TO DESTINATION REGISTER



Data


Program



The contents of any designated register are loaded into any other register.
For example:
LD A,B
loads the contents of Register $B$ into Register $A$
LD L,D
loads the contents of Register $D$ into Register $L$.
LD C.C
does nothing, since the $C$ register has been specified as both the source and the destination.

## LD HL,(addr) - LOAD REGISTER PAIR OR INDEX REGISTER LD rp, (addr) FROM MEMORY USING DIRECT ADDRESSING LD IX,(addr) LD IY, (addr)



The illustration shows execution of LD HL(ppqq):


Load the HL register pair from directly addressed memory location.
Suppose memory location 400416 contains AD16 and memory location 400516 contains 1216. After the instruction

> LD HL,(4004H)
has executed, the HL register pair will contain 12 AD 16 .


00 for rp is register pair BC 01 for rp is register pair DE 10 for rp is register pair HL 11 for rp is Stack Pointer

Load register pair from directly addressed memory
Suppose memory location 49FF16 contains $\mathrm{BE}_{16}$ and memory location 4A0016 contains $33_{16}$. After the instruction

> LD DE.(49FFH)
has executed, the $D E$ register pair will contain $33 B E_{16}$.

$$
\underbrace{\mathrm{LD} \mid \mathrm{X}}_{\text {DD } 2 \mathrm{~A}}, \underbrace{\text { (addr) }}_{\text {ppqq }}
$$

Load IX register from directly addressed memory.

Suppose memory location D111 16 contains FF16 and memory location D11216 contains 5616. After the instruction

LD IX,(D111H)
has executed, the IX register will contain $56 \mathrm{FF}_{16}$.

$$
\underbrace{\text { LD IY } \underbrace{(\text { addr })}_{\text {ppqq }}}_{\text {FD } 2 A}
$$

Load IY register from directly addressed memory.
Affects IY register instead of IX. Otherwise identical to LD IX (addr).

## LD I,A - LOAD INTERRUPT VECTOR OR REFRESH LD R,A REGISTER FROM ACCUMULATOR



The illustration shows execution of LD R.A:

$$
\underbrace{\text { LD R.A }}_{\text {ED 4F }}
$$

Load Refresh register from Accumulator.
Suppose the Accumulator contains 7F16. After the instruction
LD R,A
has executed, the Refresh register will contain $7 F_{16}$.

$$
\underbrace{\text { LD I,A }}_{\text {ED } 47}
$$

Load Interrupt Vector register from Accumulator.

## LD reg, data - LOAD IMMEDIATE INTO REGISTER



Load the contents of the second object code byte into one of the registers.
When the instruction
LD A.2AH
has executed, $2 \mathrm{~A}_{16}$ is loaded into the Accumulator.

## LD rp,data - LOAD 16 BITS OF DATA IMMEDIATE INTO

 LD IX,data REGISTER LD IY,data

The illustration shows execution of LD rp,data


00 for rp is register pair $B C$ 01 for rp is register pair $D E$ 10 for rp is register pair HL
11 for rp is Stack Pointer
Load the contents of the second and third object code bytes into the selected register pair. After the instruction
LD SP, 217AH
has executed, the Stack Pointer will contain 217A16

$$
\underbrace{\text { LD IX }}_{\text {DD } 21} \underbrace{\text { data }}_{\text {ppqa }}
$$

Load the contents of the second and third object code bytes into the Index register IX

$$
\underbrace{\text { LD IY }}_{\text {FD } 21} \text {, } \underbrace{\text { data }}_{\text {ppqa }}
$$

Load the contents of the second and third object code bytes into the Index Register IY Notice that the LD rp,data instruction is equivalent to two LD reg,data instructions. For example:

$$
\text { LD } \quad H L, 032 A H
$$

is equivalent to

| LD | $H .03 H$ |
| :--- | :--- |
| LD | L.2AH |

## LD reg, (HL) - LOAD REGISTER FROM MEMORY

LD reg, (IX+disp)
LD reg, (IY+disp)


The illustration shows execution of LD reg. (IX + disp):

| $\underbrace{\text { LD }}$ reg. ( ( ${ }^{(X}+\underbrace{\text { disp })}$ |
| :---: |
|  |
| DD $01 \underbrace{\times \times x} 110 \mathrm{~d}$ |
| 000 for reg=B |
| 001 for reg=C |
| 010 for reg=D |
| 011 for reg=E |
| 100 for reg $=\mathrm{H}$ |
| 101 for reg=L |
| 111 for reg=A |

Load specified register from memory location (specified by the sum of the contents of the IX register and the displacement digit d).

Suppose ppqq $=400416$ and memory location $4010{ }_{16}$ contains FF $_{16}$. After the instruction

$$
\operatorname{LD} B(I X+O C H)
$$

has executed, Register B will contain $\mathrm{FF}_{16}$


This instruction is identical to LD reg, (IX+disp), except that it uses the IY register instead of the IX register.


Load specified register from memory location (specified by the contents of the HL register pair).

## LD SP.HL - MOVE CONTENTS OF HL OR INDEX REGISTER LD SP,IX TO STACK POINTER <br> LD SP,IY



The illustration shows execution of LD SP.HL:

$$
\underbrace{\text { LD SP.HL }}_{F 9}
$$

Load contents of HL into Stack Pointer.
Suppose $\mathrm{pp}=08_{16}$ and $\mathrm{qq}=3 \mathrm{~F}_{16}$. After the instruction
LD SP.HL
has executed, the Stack Pointer will contain 083F16

$$
\underbrace{\text { LD SP.IX }}_{\text {DD F9 }}
$$

Load contents of Index Register IX into Stack Pointer

$$
\underbrace{\text { LD SP.IY }}_{\text {FD F9 }}
$$

Load contents of Index Register IY into Stack Pointer.

## LD (addr), A - STORE ACCUMULATOR IN MEMORY USING DIRECT ADDRESSING



Store the Accumulator contents in the memory byte addressed directly by the second and third bytes of the LD (addr).A instruction object code.
Suppose the Accumulator contains $3 \mathrm{~A}_{16}$. After the instruction

| label | EQU | 084 AH |
| :---: | :--- | :--- |
|  | - |  |
|  | - |  |
|  | LD | (label).A |

has executed, memory byte $084 \mathrm{~A}_{16}$ will contain $3 \mathrm{~A}_{16}$.
Remember that EOU is an assembler directive rather than an instruction; it tells the Assembler to use the 16 -bit value 084AH whenever the word 'label" appears.
The instruction

> LD (addr),A
is equivalent to the two instructions

> LD H, label
> LD (HL).A

When you are storing a single data value in memory, the LD (label).A instruction is preferred because it uses one instruction and three object program bytes to do what the LD H(label). LD (HL),A combination does in two instructions and four object program bytes. Also, the LD H(label). LD (HL), A combination uses the $H$ and $L$ registers, while the LD (label), A instruction does not.

LD (addr),HL - STORE REGISTER PAIR OR INDEX LD (addr),rp REGISTER IN MEMORY USING DIRECT LD (addr), xy ADDRESSING


The illustration shows execution of LD (ppqq),DE:


00 for rp is register pair $B C$
01 for ro is register pair DE
10 for $r \mathrm{p}$ is register pair HL
11 for rp is Stack Pointer
Store the contents of the specified register pair in memory. The third and fourth object code bytes give the address of the memory location where the low-order byte is to be written. The high-order byte is written into the next sequential memory location.
Suppose the $B C$ register pair contains $3 C 2 A_{16}$. After the instruction

has executed, memory byte $084 \mathrm{~A}_{16}$ will contain $2 \mathrm{~A}_{16}$. Memory byte $084 \mathrm{~B}_{16}$ will con$\operatorname{tain} 3 C_{16}$
Remember that EQU is an assembler directive rather than an instruction; it tells the Assembler to use the 16 -bit value $084 A_{16}$ whenever the word "label" appears.


This is a three-byte version of LD (addr), rp which directly specifies HL as the source register pair.


Store the contents of Index register IX in memory. The third and fourth object code bytes give the address of the memory location where the low-order byte is to be written. The high-order byte is written into the next sequential memory location.


This instruction is identical to the LD (addr), IX instruction, except that it uses the IY register instead of the IX register.

LD (HL),data - LOAD IMMEDIATE INTO MEMORY
LD (IX+disp),data
LD (IY+disp),data


The illustration shows execution of LD ( $(X+d), x x$ :

$$
\underbrace{\text { LD } ~}_{D D} 36 \underbrace{\text { (IX }}_{d}+\underbrace{\text { disp) }}_{x x} . \underbrace{\text { data }}
$$

Load Immediate into the Memory location designated by base relative addressing.
Suppose ppqq $=5400_{16}$. After the instruction
LD (IX+9).FAH
has executed. memory location 540916 will contain $\mathrm{FA}_{16}$.

$$
\underbrace{\text { LD }(1 Y}_{\text {FD } 36}+\underbrace{\text { disp) }}_{d} \underbrace{\text { data }}_{x x}
$$

This instruction is identical to LD (IX+disp), data. but uses the IY register instead of the IX register

$$
\underbrace{L D(H L)}_{36} \cdot \underbrace{\text { data }}_{x x}
$$

Load Immediate into the Memory location (specified by the contents of the HL register pair).

The Load Immediate into Memory instructions are used much less than the Load Immediate into Register instructions.

## LD (HL),reg - LOAD MEMORY FROM REGISTER <br> LD (IX+disp),reg <br> LD (IY+disp),reg



The illustration shows execution of $L D(H L)$, reg

| $\underbrace{\text { LD (HL) }} \underbrace{\text { reg }}$ |
| :---: |
|  |
| $\overbrace{0110}^{10} \frac{1}{x x x}$ |
|  |
| 000 for reg=B |
| 001 for reg=C |
| 010 for reg=D |
| 011 for reg=E |
| 100 for reg=H |
| 101 for reg=L |
| 111 for reg=A |

Load memory location (specified by the contents of the HL register pair) from specified register.

Suppose ppqq $=4500_{16}$ and Register C contains F 916 . After the instruction
LD (HL).C
has executed, memory location $4500_{16}$ will contain $\mathrm{F9}_{16}$.


Load memory location (specified by the sum of the contents of the IX register and the
displacement value d) from specified register.


This instruction is identical to LD (IX+disp), reg, except that it uses the IY register instead of the IX register.

## LD (rp),A - LOAD ACCUMULATOR INTO THE MEMORY LOCATION ADDRESSED BY REGISTER PAIR



Store the Accumulator in the memory byte addressed by the BC or DE register pair.
Suppose the BC register pair contains $084 \mathrm{~A}_{16}$ and the Accumulator contains $3 \mathrm{~A}_{16}$ After the instruction

$$
L D(B C), A
$$

has executed, memory byte $084 \mathrm{~A}_{16}$ will contain $3 \mathrm{~A}_{16}$
The LD (rp).A and LD rp.data will normally be used together, since the LD rp,data instruction loads a 16 -bit address into the BC or DE registers as follows:

LD BC.084AH
LD (BC).A

## LDD - TRANSFER DATA BETWEEN MEMORY LOCATIONS, DECREMENT DESTINATION AND SOURCE ADDRESSES



$$
\underbrace{\mathrm{LDD}}_{\mathrm{FD}}
$$

Transfer a byte of data from memory location addressed by the HL register pair to memory location addressed by the DE register pair. Decrement contents of register pairs $B C, D E$, and $H L$.

Suppose register pair BC contains 004F16. DE contains 454516 . HL contains 201216. and memory location 201216 contains 1816 . After the instruction

## LDD

has executed, memory location 454516 will contain 1816 , register pair BC will contain $004 \mathrm{E}_{16}$. DE will contain $4544{ }_{16}$. and HL will contain $20111_{16}$.

## LDDR - TRANSFER DATA BETWEEN MEMORY LOCATIONS UNTIL BYTE COUNTER IS ZERO. DECREMENT DESTINATION AND SOURCE ADDRESSES

$\underbrace{\text { LDDR }}_{E D \text { B8 }}$

This instruction is identical to LDD, except that it is repeated until the BC register pair contains zero. After each data transfer, interrupts will be recognized and two refresh cycles will be executed.
Suppose we have the following contents in memory and register pairs:

| Register/Contents | Location/Contents |
| :---: | :---: |
| HL 201216 | 2012161816 |
| DE 454516 | 201116 AA $_{16}$ |
| BC 000316 | 2010162516 |

After execution of
LDDR
register pairs and memory locations will have the following contents:

| Register/Contents | Location/Contents |  | Location/Contents |  |
| :---: | :---: | :---: | :---: | :---: |
| HL 200916 | 201216 | 1816 | 454516 | 1816 |
| DE 454216 | 201116 | $\mathrm{AA}_{16}$ | 454416 | $\mathrm{AA}_{16}$ |
| BC 000016 | 201016 | 2516 | 454316 | 2516 |

This instruction is extremely useful for transferring blocks of data from one area of memory to another

## LDI - TRANSFER DATA BETWEEN MEMORY LOCATIONS. INCREMENT DESTINATION AND SOURCE ADDRESSES



$$
\underbrace{\text { LDI }}_{\text {ED AO }}
$$

Transfer a byte of data from memory location addressed by the HL register pair to memory location addressed by the DE register pair. Increment contents of register pairs $H L$ and $D E$. Decrement contents of the $B C$ register pair.

Suppose register pair BC contains 004F16. DE contains 4545 16. $^{\text {. HL contains }} 201216$. and memory location 201216 contains 1816. After the instruction
has executed, memory location 454516 will contain 1816 . register pair BC will contain $004 \mathrm{E}_{16}$. DE will contain $4546_{16}$, and HL will contain $2013_{16}$.

## LDIR - TRANSFER DATA BETWEEN MEMORY LOCATIONS UNTIL BYTE COUNTER IS ZERO. INCREMENT DESTINATION AND SOURCE ADDRESSES

$\underbrace{\text { LDIR }}$<br>ED BO

This instruction is identical to LDI, except that it is repeated until the BC register pair contains zero. After each data transfer, interrupts will be recognized and two refresh cycles will be executed

Suppose we have the following contents in memory and register pairs:

| Register/Contents |  | Location/Contents |  |
| :---: | :---: | :---: | :---: |
|  | 201216 |  |  |
| DE | 454516 |  | 2012161816 |
| BC | $0003_{16}$ |  | $201416 \mathrm{CD}_{16}$ |
|  |  |  | $2016 \mathrm{FO}_{16}$ |

After execution of

> LDIR
register pairs and memory will have the following contents:

| Register/Contents | Location/Contents |  | Location/Contents |  |
| :---: | :---: | :---: | :---: | :---: |
| HL 201516 | 201216 | 1816 | 454516 | 1816 |
| DE 454816 | 201316 | CD16 | 454616 | $\mathrm{CD}_{16}$ |
| BC 000016 | 201416 | F016 | 454716 | $\mathrm{FO}_{16}$ |

This instruction is extremely useful for transferring blocks of data from one area of memory to another.

NEG - NEGATE CONTENTS OF ACCUMULATOR
$S Z A C P / O N C$

$F$| $X$ | $X$ | $X$ | $X$ | 1 | $X$ |
| :--- | :--- | :--- | :--- | :--- | :--- |




Negate contents of Accumulator. This is the same as subtracting contents of the Accumulator from zero. The result is the two's complement. 80 H will be left unchanged.

Suppose $x x=5 A_{16}$. After the instruction
NEG
has executed, the Accumulator will contain A 616 .

$$
5 A=0101 \quad 1010
$$

$$
\text { Two's complement }=1010 \quad 0110
$$

## NOP - NO OPERATION



This is a one-byte instruction which performs no operation, except that the Program Counter is incremented and memory refresh continues. This instruction is present for several reasons:

1) A program error that fetches an object code from non-existent memory will fetch 00 . It is a good idea to ensure that the most common program error will do nothing.
2) The NOP instruction allows you to give a label to an object program byte: HERE NOP
3) To fine-tune delay times. Each NOP instruction adds four clock cycles to a delay. NOP is not a very useful or frequently used instruction.

OR data - OR IMMEDIATE WITH ACCUMULATOR


$$
\underbrace{\text { OR }}_{F 6} \underbrace{\text { data }}_{y y}
$$

OR the Accumulator with the contents of the second instruction object code byte. Suppose $x x=3 A_{16}$. After the instruction OR 7CH
has executed, the Accumulator will contain $7 \mathrm{E}_{16}$.

$$
3 A=00111010
$$

$$
7 C=\frac{0111 \quad 1100}{01111110}
$$

0 sets S to $0<-$
Six 1 bits, set P/O to 1
Non-zero result, set $Z$ to 0

This is a routine logical instruction; it is often used to turn bits "on". For example. the instruction

OR 80 H
will unconditionally set the high-order Accumulator bit to 1 .

## OR reg - OR REGISTER WITH ACCUMULATOR



| OR | reg |
| :---: | :---: |
| $\overline{10110}$ | xxx |
|  | 000 for reg=B |
|  | 001 for reg=C |
|  | 010 for reg=D |
|  | 011 for reg=E |
|  | 100 for reg=H |
|  | 101 for reg=L |
|  | 111 for reg=A |

Logically OR the contents of the Accumulator with the contents of Register A, B, C. D. $\mathrm{E} . \mathrm{H}$ or L . Store the result in the Accumulator
Suppose $\mathrm{xx}=\mathrm{E} 3_{16}$ and Register E contains $\mathrm{A} 8_{16}$. After the instruction
OR E
has executed, the Accumulator will contain $\mathrm{EB}_{16}$.


OR (HL) - OR MEMORY WITH ACCUMULATOR
OR (IX+disp)
OR (IY+disp)


The illustration shows execution of $O R(H L)$ :


OR contents of memory location (specified by the contents of the HL register pair) with the Accumulator.
Suppose $x \mathrm{x}=\mathrm{E} 3_{16}$. ppqq $=4000_{16}$. and memory location $4000{ }_{16}$ contains A816. After the instruction

OR (HL)
has executed, the Accumulator will contain $\mathrm{EB}_{16}$.


$$
\underbrace{\text { OR (IX }}_{D D ~ B 6}+\underbrace{\mathrm{disp})}_{\mathrm{d}}
$$

OR contents of memory location /specified by the sum of the contents of the IX register and the displacement value d) with the Accumulator.

$$
\underbrace{\text { OR (IY }}_{\text {FD B6 }}+\underbrace{d i s p)}_{d}
$$

This instruction is identical to OR (IX+disp), except that it uses the IY register instead of the IX register.

## OUT (C), reg - OUTPUT FROM REGISTER


OUT (C) reg
000 for reg=B
010 for reg=C
011 for reg=D $=\mathrm{C}$
100 for reg=H
101 for reg=L
111 for reg=A

Suppose $\mathrm{yy}=1 \mathrm{~F}_{16}$ and the contents of H are $\mathrm{AA}_{16}$. After the execution of OUT (C).H
$A A_{16}$ will be in the buffer of $I / O$ port $1 F_{16}$

OUTD - OUTPUT FROM MEMORY. DECREMENT ADDRESS


$$
\underbrace{\text { OUTD }}_{E D ~ A B}
$$

Output from memory location specified by HL to I/O port addressed by Register C. Registers B and HL are decremented.

Suppose $x x=0 A_{16}, y y=F F_{16}$, ppqq $=5000_{16}$, and memory location 500016 contains 7716 . After the instruction

> OUTD
has executed, 7716 will be held in the buffer of $\mathrm{I} / \mathrm{O}$ port FF 16 . The B register will contain 0916 , and the HL register pair $4 F F F_{16}$.

## OTDR - OUTPUT FROM MEMORY. DECREMENT ADDRESS, CONTINUE UNTIL REGISTER $B=0$

$$
\underbrace{\text { OTDR }}_{\text {ED BB }}
$$

OTDR is identical to OUTD, but is repeated until Register B contains 0 .
Suppose Register B contains $03_{16}$. Register C contains FF16. and HL contains $5000{ }_{16}$. Memory locations 4FFE 16 through $5000_{16}$ contain:

| Location/Contents |  |  |
| :---: | :---: | :---: |
| 4FFE $_{16}$ | CA $_{16}$ |  |
| 4 FFF $_{16}$ | $1 \mathrm{~B}_{16}$ |  |
| $5000_{16}$ | $\mathrm{~F}_{16}$ |  |

After execution of
OTDR
register pair HL will contain $4 F F D_{16}$. Register B will contain zero. and the sequence $\mathrm{F}_{1}{ }_{16} \mathrm{IB}_{16}$. $\mathrm{CA}_{16}$ will have been written to $\mathrm{I} / \mathrm{O}$ port $\mathrm{FF}_{16}$.
This instruction is very useful for transferring blocks of data from memory to output devices.

## OUTI — OUTPUT FROM MEMORY. INCREMENT ADDRESS



$$
\underbrace{\text { OUTI }}_{\text {ED A3 }}
$$

Output from memory location specified by HL to I/O port addressed by Register C Register $B$ is decremented and the HL register pair is incremented.

Suppose $x x=0 A_{16}$. $y y=F F_{16}$. ppqq $=5001_{16}$, and memory location $5000_{16}$ contains 7716 . After the instruction

## OUTI

has executed, 7716 will be held in the buffer of I/O port $\mathrm{FF}_{16}$. The B register will contain $09_{16}$ and the HL register pair will contain 500116

## OTIR - OUTPUT FROM MEMORY. INCREMENT ADDRESS, CONTINUE UNTIL REGISTER B=0

$$
\underbrace{\text { OTIR }}_{E D ~ B 3}
$$

OTIR is identical to OUTI, except that it is repeated until Register B contains 0 .
Suppose Register B contains 04 16. Register C contains $\mathrm{FF}_{16}$. and HL contains 500016 Memory locations $5000_{16}$ through $5003_{16}$ contain:

| Location/Contents |  |  |
| :--- | :--- | :---: |
| $5001_{16}$ | $C A_{16}$ |  |
| $5001_{16}$ | $1 B_{16}$ |  |
| $5001_{16}$ | $B_{16}$ |  |
| $5003_{16}$ | AD $_{16}$ |  |

After execution of
OTIR
register pair HL will contain 500416. Register B will contain zero and the sequence $\mathrm{CA}_{16} . \mathrm{B}_{16} . \mathrm{B}_{1} 16$ and $\mathrm{AD}_{16}$ will have been written to $\mathrm{I} / \mathrm{O}$ port $\mathrm{FF}_{16}$.

This instruction is very useful for transferring blocks of data from memory to an output device.

## OUT (port),A — OUTPUT FROM ACCUMULATOR



Output the contents of the Accumulator to the I/O port identified by the second OUT instruction object code byte.
Suppose 3616 is held in the Accumulator. After the instruction
OUT (1AH).A
has executed, $36_{16}$ will be in the buffer of I/O port $1 A_{16}$.
The OUT instruction does not affect any statuses. Use of the OUT instruction is very hardware-dependent. Valid I/O port addresses are determined by the way in which I/O logic has been implemented. It is also possible to design a microcomputer system that accesses external logic using memory reference instructions with specific memory addresses. OUT instructions are frequently used in special ways to control microcomputer logic external to the CPU.

POP rp - READ FROM THE TOP OF THE STACK
POP IX
POP IY


The illustration shows execution of $P O P B C$ :


00 for rp is register pair $B C$
01 for $r p$ is register pair $D E$
10 for rp is register pair HL
11 for rp is register pair $A$ and $F$
POP the two top stack bytes into the designated register pair.
Suppose $q q=0116$ and $p p=2 A_{16}$. Execution of
POP HL
loads 0116 into the $L$ register and $2 A_{16}$ into the $H$ register. Execution of the instruction POP AF
loads 01 into the status flags and $2 \mathrm{~A}_{16}$ into the Accumulator. Thus, the Carry status will be set to 1 and other statuses will be cleared.

$$
\underbrace{\text { POP IX }}_{\text {DD E1 }}
$$

POP the two top stack bytes into the IX register.

$$
\underbrace{\text { POP IY }}_{\text {FD E1 }}
$$

POP the two top stack bytes into the IY register.
The POP instruction is most frequently used to restore register and status contents which have been saved on the stack; for example, while servicing an interrupt.

PUSH rp - WRITE TO THE TOP OF THE STACK
PUSH IX
PUSH IY


The illustration shows execution of PUSH IY:

$$
\underbrace{\text { PUSH IY }}_{\text {FD E5 }}
$$

PUSH the contents of the IY register onto the top of the stack.
Suppose the IY register contains 45FF16. Execution of the instruction
PUSH IY
loads 4516 , then $\mathrm{FF}_{16}$ onto the top of the stack.

$$
\underbrace{\text { PUSH IX }}_{\text {DD E5 }}
$$

PUSH the contents of the IX register onto the top of the stack.


00 for rp is register pair BC 01 for rp is register pair $D E$
10 for rp is register pair HL
11 for rp is register pair $A$ and $F$
PUSH contents of designated register pair onto the top of the stack.
Execution of the instruction
PUSH AF
loads the Accumulator and then the status flags onto the top of the stack.
The PUSH instruction is most frequently used to save register and status contents: for example, before servicing an interrupt

## RES b,reg - RESET INDICATED REGISTER BIT



Reset indicated bit within specified register
After the instruction
RES 6.H
has executed, bit 6 in Register $H$ will be reset. (Bit 0 is the least significant bit.)

## RES b,(HL) - RESET BIT b OF INDICATED MEMORY POSITION RES b, (IX+disp) <br> RES b, (IY+disp)



The illustration shows execution of SET $b$. ( $I X+$ disp). Bit 0 is execution of SET b. $(I X+$ disp $)$. Bit 0 is the least significant bit.


Reset indicated bit within memory location indicated by the sum of Index Register IX and d.

Suppose IX contains 411016 . After the instruction
RES $0,(1 X+7)$
has executed, bit 0 in memory location 411716 will be 0 .


This instruction is identical to RES $b,(I X+$ disp $)$, except that it uses the I $Y$ register instead
of the X register.


Reset indicated bit within memory location indicated by HL.
Suppose HL contains 4444 16. After execution of
RES 7.(HL)
bit 7 in memory location 444416 will be 0 .

## RET - RETURN FROM SUBROUTINE



RET
C9
Move the contents of the top two stack bytes to the Program Counter; these two bytes provide the address of the next instruction to be executed. Previous Program Counter contents are lost. Increment the Stack Pointer by 2, to address the new top of stack.
Every subroutine must contain at least one Return (or conditional Return) instruction: this is the last instruction executed within the subroutine, and causes execution to return to the calling program.

## RET cond - RETURN FROM SUBROUTINE IF CONDITION IS SATISFIED



|  | Condition |  | Relevant Flag |  |
| :--- | :--- | :--- | :---: | :---: |
| 000 | NZ | Non-Zero | Z |  |
| 001 | Z | Zero | Z |  |
| 010 | NC | Non-Carry | C |  |
| 011 | C | Carry | C |  |
| 100 | PO | Parity Odd | P/O |  |
| 101 | PE | Parity Even | P/O |  |
| 110 | P | Sign Positive | S |  |
| 111 | M | Sign Negative | S |  |

This instruction is identical to the RET instruction, except that the return is not executed unless the condition is satisfied; otherwise, the instruction sequentially following the RET cond instruction will be executed

Consider the instruction sequence:


After the RET cond is executed, if the condition is satisfied then execution returns to the AND instruction which follows the CALL. If the condition is not satisfied, the OR instruction, being the next sequential instruction, is executed

## RET cond - RETURN FROM SUBROUTINE IF CONDITION IS SATISFIED



|  | Condition |  | Relevant Flag |  |
| :--- | :--- | :--- | :---: | :---: |
| 000 | NZ | Non-Zero | Z |  |
| 001 | Z | Zero | Z |  |
| 010 | NC | Non-Carry | C |  |
| 011 | C | Carry | C |  |
| 100 | PO | Parity Odd | P/O |  |
| 101 | PE | Parity Even | P/O |  |
| 110 | P | Sign Positive | S |  |
| 111 | M | Sign Negative | S |  |

This instruction is identical to the RET instruction, except that the return is not executed unless the condition is satisfied; otherwise, the instruction sequentially following the RET cond instruction will be executed

Consider the instruction sequence:


After the RET cond is executed, if the condition is satisfied then execution returns to the AND instruction which follows the CALL. If the condition is not satisfied, the OR instruction, being the next sequential instruction, is executed

## RETI - RETURN FROM INTERRUPT



## RETI

ED 4D
Move the contents of the top two stack bytes to the Program Counter; these two bytes provide the address of the next instruction to be executed. Previous Program Counter contents are lost. Increment the Stack Pointer by 2, and address the new top of stack.

This instruction is used at the end of an interrupt service routine, and, in addition to returning control to the interrupted program, it is used to signal an I/O device that the interrupt routine has been completed. The I/O device must provide the logic necessary to sense the instruction operation code: refer to An Introduction to Microcomputers: Volume 2 for a description of how the RETI instruction operates with the $\mathrm{Z80}$ family of devices.

RETN — RETURN FROM NON-MASKABLE INTERRUPT

$\underbrace{\text { RETN }}_{\text {ED } 45}$
Move the contents of the top two stack bytes to the Program Counter; these two bytes provide the address of the next instruction to be executed. Previous Program Counter contents are lost. Increment the Stack Pointer by 2 to address the new top of stack. Restore the interrupt enable logic to the state it had prior to the occurrence of the nonmaskable interrupt.

This instruction is used at the end of a service routine for a non-maskable interrupt, and causes execution to return to the program that was interrupted

## RL reg - ROTATE CONTENTS OF REGISTER LEFT THROUGH CARRY



The illustration shows execution of RLC


000 for reg=B
001 for reg=C
010 for reg=D
011 for reg $=\mathrm{E}$
100 for reg=H
101 for reg=L
111 for reg=A
Rotate contents of specified register left one bit through Carry.
Suppose D contains A916 and Carry=0. After the instruction
RL D
has executed. D will contain 5216 and Carry will be 1 :


3 ones. set $P / O$ to 0

## RL (HL) - ROTATE CONTENTS OF MEMORY LOCATION RL (IX+disp) LEFT THROUGH CARRY <br> RL (IY+disp)



The illustration shows execution of RL (IX+disp):


Rotate contents of memory location (specified by the sum of the contents of Index Register IX and displacement integer d) left one bit through Carry.

Suppose the $1 X$ register contains $4000_{16}$. memory location $4007{ }_{16}$ contains $2 F_{16}$, and Carry is set to 1 . After execution of the instruction

$$
R L \quad(\mid X+7)
$$

memory location 400716 will contain $5 F_{16}$. and Carry is 0 :


This instruction is identical to RL (IX+disp), but uses the IY register instead of the IX register.

## RL (HL) <br> CB 16

Rotate contents of memory location (specified by the contents of the HL register pair) left one bit through Carry

## RLA - ROTATE ACCUMULATOR LEFT THROUGH CARRY



$$
\underbrace{\text { RLAA }}_{17}
$$

Rotate Accumulator contents left one bit through Carry status.
Suppose the Accumulator contains $2 \mathrm{~A}_{16}$ and the Carry status is set to 1 . After the instruction

RLA
has executed, the Accumulator will contain F 516 and the Carry status will be reset to 0 :

| Before <br> Accumulator | After <br> Carry | Accumulator | Carry |
| :---: | :---: | :---: | :---: |
| 01111010 | 1 | 11110101 | 0 |

## RLC reg - ROTATE CONTENTS OF REGISTER LEFT CIRCULAR



The illustration shows execution of RLC E:


000 for reg=B
001 for $\mathrm{reg}=\mathrm{C}$
010 for reg=D
011 for $\mathrm{reg}=\mathrm{E}$
100 for reg=H
101 for reg=L
111 for reg=A
Rotate contents of specified register left one bit, copying bit 7 into Carry.
Suppose Register D contains A916 and Carry is 1 . After execution of
RLC D
Register D will contain 5316 and Carry will be 1


## RLC (HL) - ROTATE CONTENTS OF MEMORY LOCATION RLC (IX+disp) LEFT CIRCULAR RLC (IY+disp)



The illustration shows execution of RLC ( HL ):

$$
\underbrace{\text { RLC }(H L)}_{C B \quad}
$$

Rotate contents of memory location (specified by the contents of the HL register pair) left one bit, copying bit 7 into Carry.

Suppose register pair HL contains 54FF16. Memory location 54FF16 contains A516. and Carry is 0 . After execution of

## RLC (HL)

memory location $54 \mathrm{FF}_{16}$ will contain $4 \mathrm{~B}_{16}$. and Carry will be 1


Rotate memory location (specified by the sum of the contents of Index register IX and displacement integer d) left one bit, copying bit 7 into Carry
Suppose the IX register contains 400016 . Carry is 1 , and memory location 400716 contains $2 \mathrm{~F}_{16}$. After the instruction

$$
\operatorname{RLC}(\mid X+7)
$$

has executed, memory location 400716 will contain $5 \mathrm{E}_{16}$, and Carry will be 0 :



This instruction is identical to RLC (IX+disp), but uses the IY register instead of the IX register.

## RLCA - ROTATE ACCUMULATOR LEFT CIRCULAR



$$
\underbrace{\text { RLCA }}_{07}
$$

Rotate Accumulator contents left one bit, copying bit 7 into Carry.
Suppose the Accumulator contains 7A16 and the Carry status is set to 1 . After the instruction

RLCA
has executed, the Accumulator will contain F 416 and the Carry status will be reset to 0 :

| Before |  | After |  |
| :---: | :---: | :---: | :---: |
| Accumulator | Carry | Accumulator | Carry |
| 01111010 | 1 | 11110100 | 0 |

RLCA should be used as a logical instruction.

## RLD - ROTATE ONE BCD DIGIT LEFT BETWEEN THE ACCUMULATOR AND MEMORY LOCATION



## RLD <br> ED 6F

The four low-order bits of a memory location (specified by the contents of register pair HL ) are copied into the four high-order bits of the same memory location. The previous contents of the four high-order bits of that memory location are copied into the four low-order bits of the Accumulator. The previous four low-order bits of the Accumulator are copied into the four low-order bits of the specified memory location.

Suppose the Accumulator contains $7 \mathrm{~F}_{16}$. HL register pair contains $4000_{16}$. and memory location 400016 contains 1216 . After execution of the instruction

## RLD

the Accumulator will contain $71_{16}$ and memory location $4000_{16}$ will contain $2 F_{16}$ :


4 ones. set P/O to 1

## RR reg - ROTATE CONTENTS OF REGISTER RIGHT THROUGH CARRY



The illustration shows execution of RR C:


Rotate contents of specified register right one bit through Carry.
Suppose Register H contains $0 \mathrm{~F}_{16}$ and Carry is set to 1 . After the instruction RR H
has executed, Register H will contain 8716 , and Carry will be 1 :


## RR (HL) - ROTATE CONTENTS OF MEMORY LOCATION RIGHT THROUGH CARRY <br> RR (IX+disp) RR (IY+disp)



The illustration shows execution of RR (IY+disp):


Rotate contents of memory location (specified by the sum of the contents of the IY register and the displacement value d) right one bit through Carry
Suppose the IY register contains $4500_{16}$, memory location 450F16 contains 1D16, and Carry is set to 0 . After execution of the instruction

$$
R R \quad(I Y+O F H)
$$

memory location $450 \mathrm{~F}_{16}$ will contain $\mathrm{OE}_{16}$, and Carry will be 1 :


3 ones, set $P / O$ to 0


This instruction is identical to RR ( Y + disp), but uses the IX register instead of the IY register.

## RR (HL)

CB 1E
Rotate contents of memory location (specified by the contents of the HL register pair) right one bit through Carry.

RRA - ROTATE ACCUMULATOR RIGHT THROUGH CARRY


RRA
1F
Rotate Accumulator contents right one bit through Carry status.
Suppose the Accumulator contains 7A16 and the Carry status is set to 1 . After the instruction

RRA
has executed, the Accumulator will contain $\mathrm{BD}_{16}$ and the Carry status will be reset to 0 :

| $\frac{\text { Before }}{}$ <br> Accumulator |  |  |  |
| :---: | :---: | :---: | :---: |
| Carry | Accumulator | Carry |  |
| 01111010 | 1 | 10111101 | 0 |

## RR (HL)

CB 1E
Rotate contents of memory location (specified by the contents of the HL register pair) right one bit through Carry.

RRA - ROTATE ACCUMULATOR RIGHT THROUGH CARRY


RRA
1F
Rotate Accumulator contents right one bit through Carry status.
Suppose the Accumulator contains 7A16 and the Carry status is set to 1 . After the instruction

RRA
has executed, the Accumulator will contain $\mathrm{BD}_{16}$ and the Carry status will be reset to 0 :

| $\frac{\text { Before }}{}$ <br> Accumulator |  |  |  |
| :---: | :---: | :---: | :---: |
| Carry | Accumulator | Carry |  |
| 01111010 | 1 | 10111101 | 0 |

## RRC (HL) - <br> ROTATE CONTENTS OF MEMORY LOCATION <br> RRC (IX+disp) RIGHT CIRCULAR <br> RRC (IY+disp)



The illustration shows execution of RRC $(\mathrm{HL})$ :

$$
\underbrace{R R C(H L)}_{C B O E}
$$

Rotate contents of memory location (specified by the contents of the HL register pair) right one bit circularly, copying bit 0 into the Carry status.

Suppose the HL register pair contains $4500{ }_{16}$, memory location 450016 contains 3416 . and Carry is set to 1 . After execution of

RRC (HL)
memory location 450016 will contain $1 \mathrm{~A}_{16}$, and Carry will be 0 :

| Before <br> Memory | Carry | Memory <br> 00110100 | 1 |
| :---: | :---: | :---: | :---: |



Rotate contents of memory location (specified by the sum of the contents of the IX
register and the displacement value d) right one bit circularly, copying bit 0 into the Carry status.


This instruction is identical to the RRC (IX+disp) instruction, but uses the IY register instead of the IX register.

RRCA - ROTATE ACCUMULATOR RIGHT CIRCULAR

$\underbrace{\text { RRCA }}_{0 F}$
Rotate Accumulator contents right one bit circularly. copying bit 0 into the Carry status. Suppose the Accumulator contains $7 \mathrm{~A}_{16}$ and the Carry status is set to 1 . After the instruction

RRCA
has executed, the Accumulator will contain 3D16 and the Carry status will be reset to 0 :


RRCA should be used as a logical instruction.

## RRD - ROTATE ONE BCD DIGIT RIGHT BETWEEN THE ACCUMULATOR AND MEMORY LOCATION



$$
\underbrace{\text { RRD }}_{\text {ED } 67}
$$

The four high-order bits of a memory location (specified by the contents of register pair HL ) are copied into the four low-order bits of the same memory location. The previous contents of the four low-order bits are copied into the four low-order bits of the Accumulator. The previous four low-order bits of the Accumulator are copied into the four high-order bits of the specified memory location.
Suppose the Accumulator contains $7 \mathrm{~F}_{16}$. HL register pair contains 4000 16, and memory location $4000_{16}$ contains 1216 . After execution of the instruction

## RRD

the Accumulator will contain 7216 and memory location $4000_{16}$ will contain $\mathrm{F} 1_{16}$ :


## RST $\mathbf{n}$ - RESTART



Call the subroutine origined at the low memory address specified by $n$.
When the instruction

$$
\text { RST } 18 \mathrm{H}
$$

has executed, the subroutine origined at memory location 001816 is called. The previous Program Counter contents are pushed to the top of the stack.

Usually, the RST instruction is used in conjunction with interrupt processing, as described in Chapter 12.
If your application does not use all RST instruction codes to service interrupts, do not overlook the possibility of calling subroutines using RST instructions. Origin frequently used subroutines at appropriate RST addresses, and these subroutines can be called with a single-byte RST instruction instead of a three-byte CALL instruction

## SBC A,data - SUBTRACT IMMEDIATE DATA FROM ACCUMULATOR WITH BORROW


$\underbrace{\text { SBC A }}_{D E}, \underbrace{\text { data }}_{V Y}$
Subtract the contents of the second object code byte and the Carry status from the Accumulator.
Suppose $x x=3 A_{16}$ and Carry=1. After the instruction
SBC A.7CH
has executed, the Accumulator will contain $\mathrm{BD}_{16}$.


The Carry flag is set to 1 for a borrow and reset to 0 if there is no borrow.

## SBC A,reg - SUBTRACT REGISTER WITH BORROW FROM ACCUMULATOR



| $\underbrace{\text { SBC A. }}$ | $\underbrace{r e g}$ |  |
| :---: | :---: | :---: |
| 10011 | $\underbrace{x \times x}$ |  |
|  | 000 | for reg=B |
|  | 001 | for reg=C |
|  | 010 | for reg=D |
|  | 011 | for reg=E |
|  | 100 | for reg=H |
|  | 101 | for reg=L |
|  | 111 | for reg=A |

Subtract the contents of the specified register and the Carry status from the Accumulator.
Suppose $\mathrm{xx}=\mathrm{E} 3_{16}$, Register E contains $\mathrm{AO}_{16}$, and Carry $=1$. After the instruction
SBC A.E
has executed, the Accumulator will contain $42{ }_{16}$.


The Carry flag is set to 1 for a borrow and reset to 0 if there is no borrow.


The illustration shows execution of SBC A. (HL):


Subtract the contents of memory location (specified by the contents of the HL register pair) and the Carry from the Accumulator.
Suppose Carry $=0$. ppqq $=400016 . x x=3 A_{16}$. and memory location 400016 contains $7 \mathrm{C}_{16}$. After execution of the instruction

$$
S B C A,(H L)
$$

the Accumulator will contain $\mathrm{BE}_{16}$.
$3 A=0011 \quad 1010$
Two's comp of $7 \mathrm{C}=10000100$
Two's comp of Carry =


Non-zero result, set $Z$ to 0
Borrow, set $A_{C}$ to 1
Subtract instruction, set N to 1
The Carry flag is set to 1 for a borrow and reset to 0 if there is no borrow.

$$
\underbrace{\text { SBC } A,(I X}_{\text {DD } 9 E}+\underbrace{\text { disp })}_{d}
$$

Subtract the contents of memory location (specified by the sum of the contents of the IX register and the displacement value d ) and the Carry from the Accumulator.

$$
\underbrace{S B C ~ A,(I Y}_{F D ~ 9 E}+\underbrace{d i s p}_{d})
$$

This instruction is identical to the SBC A. (IX+disp) instruction, except that it uses the IY register instead of the IX register.

## SBC HL,rp - SUBTRACT REGISTER PAIR WITH CARRY FROM H AND L



00 for rp is register pair $B C$
01 for rp is register pair DE
10 for rp is register pair HL
11 for rp is Stack Pointer
Subtract the contents of the designated register pair and the Carry status from the HL register pair.

Suppose HL contains F4A2 16. BC contains A03416, and Carry=0. After the instruction
SBC HL,BC
has executed, the HL register pair will contain $546 \mathrm{E}_{16}$


The Carry flag is set to 1 for a borrow and reset to 0 if there is no borrow.

## SCF - SET CARRY FLAG


$\underbrace{\text { SCF }}_{37}$
When the SCF instruction is executed, the Carry status is set to 1 regardless of its previous value. No other statuses or register contents are affected.

## SET b,reg - SET INDICATED REGISTER BIT



|  |  |
| :---: | :---: |
|  |  |
|  | 1 bbb |
| Bit | bb |
| 0 | 000000 |
| 1 | 00100 |
| 2 | 010010 |
| 3 | 01101 |
| 4 | 100100 |
| 5 | 101. 10 |
| 6 | 110 |
|  |  |


| Register |
| :---: |
| B |
| C |
| D |
| E |
| $H$ |
| L |
| A |

SET indicated bit within specified register. After the instruction
SET 2.L
has executed, bit 2 in Register $L$ will be set. (Bit 0 is the least significant bit.)

## SET b,(HL) - SET BIT b OF INDICATED MEMORY POSITION SET b, (IX+disp) <br> SET b, (IY+disp)



Data


Program


The illustration shows execution of SET b. $(\mathrm{HL})$. Bit 0 is the least significant bit

| Bit Set |  |
| :---: | :---: |
| 0 | $\overbrace{\text { CB }}^{11}$ |
| 1 | 000 |
| 2 | 010 |
| 3 | 011 |
| 4 | 100 |
| 5 | 101 |
| 6 | 110 |
| 7 | 111 |

Set indicated bit within memory location indicated by HL
Suppose HL contains 400016 . After the instruction
SET 5.(HL)
has executed, bit 5 in memory position 400016 will be 1


Set indicated bit within memory location indicated by the sum of Index Register IX and displacement.

Suppose Index Register IX contains $\mathbf{4 0 0 0}_{16}$. After execution of
SET 6.(IX+5H)
bit 6 in memory location 400516 will be 1


This instruction is identical to SET b, (IX+disp), except that it uses the IY register instead of the IX register.

SLA reg - SHIFT CONTENTS OF REGISTER LEFT ARITHMETIC


The illustration shows execution of SLA C:


Shift contents of specified register left one bit, resetting the least significant bit to 0 .
Suppose Register B contains 1F16. and Carry=1. After execution of
SLA B
Register B will contain $3 \mathrm{E}_{16}$ and Carry will be zero.


## SLA (HL) - SHIFT CONTENTS OF MEMORY LOCATION SLA (IX+disp) LEFT ARITHMETIC SLA (IY+disp)



The illustration shows execution of SLA (HL):

```
SLA (HL)
    CB 26
```

Shift contents of memory location (specified by the contents of the HL register pair) left one bit, resetting the least significant bit to 0 .

Suppose the HL register pair contains 450016 . memory location 450016 contains 8416. and Carry=0. After execution of
SLA (HL)
memory location 450016 will contain 0816 , and Carry will be 1 .



Shift contents of memory location (specified by the sum of the contents of the IX register and the displacement value d) left one bit arithmetically, resetting least significant bit to 0


This instruction is identical to SLA (IX+disp), but uses the IY register instead of the IX register.

## SRA reg - ARITHMETIC SHIFT RIGHT CONTENTS OF REGISTER



The illustration shows execution of SRA A:


Shift specified register right one bit. Most significant bit is unchanged.
Suppose Register H contains 5916 , and Carry=0. After the instruction
SRA H
has executed, Register H will contain $2 \mathrm{C}_{16}$ and Carry will be 1 .


3 ones, set $P / O$ to 0

## SRA (HL) - <br> ARITHMETIC SHIFT RIGHT CONTENTS OF SRA (IX+disp) MEMORY POSITION

 SRA (IY+disp)

The illustration shows execution of SRA ( $(X+d i s p)$ :


Shift contents of memory location (specified by the sum of the contents of Register IX and the displacement value d) right. Most significant bit is unchanged.

Suppose Register IX contains $3400_{16}$. memory location 34AA 16 contains 2716 . and Carry $=1$. After execution of

SRA (IX +0 AAH )
memory location $34 A A 16$ will contain 1316 , and Carry will be 1.



This instruction is identical to SRA (IX+disp), but uses the IY register instead of the IX register.
$\underbrace{\text { SRA ( } \mathrm{HL} \mathrm{L})}_{\text {CB } 2 \mathrm{E}}$

Shift contents of memory location (specified by the contents of the HL register pair) right one bit. Most significant bit is unchanged.

## SRL reg - SHIFT CONTENTS OF REGISTER RIGHT LOGICAL



The illustration shows execution of SRL E:

$\underbrace{x x x}_{000}$
000 for reg=B
001 for reg=C
010 for reg=D
011 for reg=E
100 for reg=H
101 for reg=L
111 for reg=A
Shift contents of specified register right one bit. Most significant bit is reset to 0 .
Suppose Register D contains 1F16, and Carry=0. After execution of
SRL D
Register D will contain $0 \mathrm{~F}_{16}$, and Carry will be 1 .

| Before | After |  |  |
| :---: | :---: | :---: | :---: |
| Register D | Carry | Register D | Carry |
| 00011111 | 0 | 0000111 | 1 |

## SRL (HL) - SHIFT CONTENTS OF MEMORY LOCATION SRL (IX+disp) RIGHT LOGICAL SRL (IY+disp)



The illustration shows execution of SRL (HL):


Shift contents of memory location (specified by the contents of the HL register pair) right one bit. Most significant bit is reset to 0 .
Suppose the HL register pair contains 200016 . memory location $2000_{16}$ contains $8 F_{16}$. and Carry $=0$. After execution of

SRL (HL)
memory location $2000{ }_{16}$ will contain 4716 , and Carry will be 1

| Before <br> Memory | After <br> Carry |  | Memory |
| :---: | :---: | :---: | :---: | Carry



Shift contents of memory location (specified by the sum of the contents of the IX register and the displacement value d ) right one bit. Most significant bit is reset to 0 .


This instruction is identical to SRL (IX+disp), but uses the IY register instead of the IX register.

SUB data - SUBTRACT IMMEDIATE FROM ACCUMULATOR

$\underbrace{\text { SUB }}_{D 6} \underbrace{\text { data }}_{y y}$

Subtract the contents of the second object code byte from the Accumulator.
Suppose $x x=3 A_{16}$. After the instruction
SUB 7CH
has executed, the Accumulator will contain $\mathrm{BE}_{16}$.


Notice that the resulting carry is complemented.

## SUB reg - SUBTRACT REGISTER FROM ACCUMULATOR


$\underbrace{\text { SUB }}_{10010} \underbrace{}_{\underbrace{\text { reg }}_{000}}$ for reg=B

Subtract the contents of the specified register from the Accumulator.
Suppose $x x=E 3$ and Register $H$ contains A016. After execution of
SUB H
the Accumulator will contain 4316


Notice that the resulting carry is complemented.

## SUB (HL) - SUBTRACT MEMORY FROM ACCUMULATOR SUB (IX+disp) SUB (IY+disp)



The illustration shows execution of SUB (IX+d)
$\underbrace{\text { SUB (IX }}_{\text {DD } 96}+\underbrace{\text { disp) }}_{d}$

Subtract contents of memory location (specified by the sum of the contents of the IX register and the displacement value d) from the Accumulator
Suppose ppqq $=4000_{16} . x x=F F_{16}$, and memory location 40FF16 contains 5016. After execution of
SUB (IX+OFFH)
the Accumulator will contain $\mathrm{AF}_{16}$


Notice that the resulting carry is complemented.


This instruction is identical to SUB (IX+disp), except that it uses the IY register instead of the IX register.


Subtract contents of memory location (specified by the contents of the HL register pair) from the Accumulator.

XOR data - EXCLUSIVE-OR IMMEDIATE WITH ACCUMULATOR


$$
\underbrace{\mathrm{XOR}}_{\mathrm{EE}} \underbrace{\text { data }}_{\mathrm{yy}}
$$

Exclusive-OR the contents of the second object code byte with the Accumulator. Suppose $x x=3 A_{16}$. After the instruction XOR 7CH
has executed, the Accumulator will contain 4616 .


The Exclusive-OR instruction is used to test for changes in bit status.

## XOR reg - EXCLUSIVE-OR REGISTER WITH ACCUMULATOR



$$
\begin{aligned}
& \text { XOR } \\
& 10101 \\
& \underbrace{\text { reg }}_{x \times x} \\
& \underbrace{x x x} \\
& 000 \text { for reg=B } \\
& 001 \text { for reg=C } \\
& 010 \text { for reg=D } \\
& 011 \text { for reg=E } \\
& 100 \text { for reg=H } \\
& 101 \text { for reg=L } \\
& 111 \text { for reg=A }
\end{aligned}
$$

Exclusive-OR the contents of the specified register with the Accumulator.
Suppose $\mathrm{xx}=\mathrm{E} 316$ and Register E contains $\mathrm{A} 0_{16}$. After the instruction
XOR E
has executed, the Accumulator will contain 4316 .


The Exclusive-OR instruction is used to test for changes in bit status.

## XOR (HL) - EXCLUSIVE-OR MEMORY WITH ACCUMULATOR XOR (IX+disp) <br> XOR (IY+disp)



The illustration shows execution of XOR (IX+disp):

$$
\underbrace{X O R \quad(I X}_{D D A E}+\underbrace{d i s p)}_{d}
$$

Exclusive-OR contents of memory location (specified by the sum of the contents of the IX register and the displacement value d) with the Accumulator

Suppose $x x=E 3_{16}$, ppqq $=4500_{16}$, and memory location $45 F_{16}$ contains A016. After the instruction
XOR (IX+OFFH)
has executed, the Accumulator will contain 4316

$\underbrace{X O R(I Y}+\underbrace{\text { disp })}$
FD AE d
This instruction is identical to XOR (IX+disp), except that it uses the IY register instead of the IX register.


Exclusive-OR contents of memory location (specified by the contents of the HL register pair) with the Accumulator.

## 8080A/Z80 COMPATIBILITY

Although the $\mathbf{2 8 0}$ microprocessor can certainly be used on its own merits, one of its important characteristics is its compatibility with the 8080A microprocessor. This com-

8080A/280 COMPATIBILITY FEATURES patibility has the following features:

1) All 8080 A machine language instructions are also $\mathbf{Z 8 0}$ machine language instructions.
2) All 8080A registers are also $Z 80$ registers (see Table 3-6).
3) Almost all 8080 A programs will run on a 280 , with some minor differences to be noted later.
4) The $Z 80$ has instructions, registers, and other features not present on the 8080A, so Z 80 programs will not generally run on 8080A processors.
Note that this compatibility does not extend to assembly language source statements since $\mathrm{Z80}$ assemblers and 8080A assemblers use different operation code mnemonics. Table 3-7 contains a list of the 8080A mnemonic codes and the corresponding $\mathbf{Z 8 0}$ codes, while Table $\mathbf{3 - 8}$ is the same list organized by $\mathbf{Z 8 0}$ codes.

Readers should note the binary coding limitations that this compatibility places on the extra features of the $\mathbf{Z 8 0}$ microprocessor. The 8080A has some unused operation codes (see Table 3-9) that are used for some of the Z80's extra instructions. But there are

8080A/Z80 ASSEMBLY LEVEL CONVERSION simply not enough such codes to cover the large number of features in a simple form.

Thus, many of the added $Z 80$ instructions require a 2 -byte operation code. The first byte is CB. DD. ED, or FD. Note the following meanings of these codes from Table 3-9:

## 8080A UNUSED OPERATION CODES

CB - a register or bit operation
DD - an operation involving register IX
ED - a miscellaneous non-8080A instruction not covered elsewhere
FD - an operation involving register IY
The second byte of the operation code describes the actual operation to be performed.
The end result is that these multi-byte instructions execute rather slowly (and use more memory) because an additional memory access is required. The reader should be aware of this variation in execution times and try to use faster executing instructions when

## FASTER AND SLOWER EXECUTING INSTRUCTIONS

 possible. This warning particularly applies to the extra shift instructions (RLC, RRC, RL, RR, SRA, SRL) and to instructions involving the index registers IX and IY.There are a few minor incompatibilities between the

8080A/280
INCOMPATIBILITIES

1) The $Z 80$ uses the $P$ (or $P / O$ ) flag to indicate twos complement overflow after arithmetic operations. The 8080A always uses this flag for parity.
2) The $Z 80$ and 8080A execute the DAA instruction differently. On the Z80, this instruction will correct decimal subtraction as well as decimal addition. On the 8080A, it will correct only decimal addition.
3) The $\mathbf{Z 8 0}$ rotate instructions clear the $\mathrm{A}_{\mathrm{C}}$ flag. The 8080 A rotate instructions do not' affect the $A_{C}$ flag.

Table 3-6. Register and Flag Correspondence between 280 and 8080A

| 280 Register | 8080A Register |
| :---: | :---: |
| A | A |
| $A^{\prime}$ | None |
| B | B |
| B' | None |
| C | C |
| C' | None |
| D | 0 |
| D' | None |
| E | E |
| E' | None |
| F | Least Significant Half of PSW |
| F' | None |
| H | H |
| $\mathrm{H}^{\prime}$ | None |
| 1 | None |
| IX | None |
| IY | None |
| L | $L$ |
| L' | None |
| $R$ | None |
| PC | PC |
| SP | SP |
| 280 Register Pairs | 8080A Register Pairs |
| BC | B |
| DE | D |
| HL | H |
| AF | PSW |
| 280 Flags | 8080A Flags |
| C (Carry) | C (Carry) |
| H (Half-Carry) | AC (Auxiliary Carry) |
| $N$ (Subtract) | None |
| P/O (Parity/Overflow) | P (Parity) |
| S (Sign) | S (Sign) |
| Z (Zero) | Z (Zero) |

The $\mathbf{Z 8 0}$ is not compatible with the extra features of the $\mathbf{8 0 8 5}$ microprocessor. The codes used for RIM and

8085/280
INCOMPATIBILITIES

SIM on the 8085 are used for relative jumps ( NZ and NC ) on the $\mathbf{Z 8 0}$.
Instruction timings on the 8080A, 8085, and $\mathbf{Z 8 0}$ all differ. Programs that depend on precise instruction tim-

TIMING INCOMPATIBILITIES ings will therefore execute properly only on the processor for which they were written.
The $\mathbf{N}$ flag on the $\mathbf{Z 8 0}$ occupies bit $\mathbf{2}$ of the $\mathbf{F}$ register; the corresponding bit in the Processor Status Word of the 8080A is always a logic ' 1 '.

Table 3-7 Correspondence between 8080A and Z80 Mnemonics

| 80804 Mnemonic |  | 280 Mnemonic |  |
| :---: | :---: | :---: | :---: |
| ACl | data | ADC | A,data |
| ADC | reg or M | ADC | Areg or (HL) |
| ADD | reg or M | ADD | A,reg or (HL) |
| ADI | data | ADD | A,data |
| ANA | reg or M | AND | reg or (HL) |
| ANI | data | AND | data |
| CALL | addr | CALL | addr |
| CC | addr | CALL | C,addr |
| CM | addr | CALL | M,addr |
| CMA |  | CPL |  |
| CMC |  | CCF |  |
| CMP | reg or M | CP | reg or (HL) |
| CNC | addr | CALL | NC,addr |
| CNZ | addr | CALL | NZ,addr |
| CP | addr | CALL | P,addr |
| CPE | addr | CALL | PE,addr |
| CPI | data | CP | data |
| CPO | addr | CALL | PO,addr |
| CZ | addr | CALL | Z,addr |
| DAA |  | DAA |  |
| 4 DAD | rp | ADD | HL,rp |
| DCR | reg or M | DEC | reg or (HL) |
| DCX | rp | DEC | rp |
| DI |  | DI |  |
| EI |  | El |  |
| HLT |  | HALT |  |
| IN | port | IN | A, (port) |
| INR | reg or M | INC | reg or (HL) |
| tNX | rp | INC | rp |
| JC | addr | JP | C,addr |
| JM | addr | JP | M,addr |
| JMP | addr | JP | addr |
| JNC | addr | JP | NC,addr |
| JP | addr | JP | P,addr |
| JNZ | addr | JP | NZ,addr |
| JPE | addr | JP | PE,addr |
| JPO | addr | JP | PO.addr |
| JZ | addr | JP | Z,addr |
| LDA | addr | LD | A,(addr) |
| LDAX | B or 0 | LD | A, (BC) or (DE) |


| 80804 Mnemonic |  | 280 Mnemonic |  |
| :---: | :---: | :---: | :---: |
| LHLD | addr | LD | HL,(addr) |
| LXI | rp,data 16 | LD | rp,data 16 |
| MOV | reg,reg or M | LD | reg,reg or (HL) |
| MOV | reg or M,reg | LD | reg or (HL),reg |
| MVI | reg or M,data | LD | reg or (HL), data |
| NOP |  | NOP |  |
| ORA | reg or M | OR | reg or (HL) |
| ORI | data | OR | data |
| OUT | port | OUT | (port), A |
| PCHL |  | JP | (HL) |
| POP | pr | POP | pr |
| PUSH | pr | PUSH | pr |
| RAL |  | RLA |  |
| RAR |  | RRA |  |
| RC |  | RET | C |
| RET |  | RET |  |
| RLC |  | RLCA |  |
| RM |  | RET | M |
| RNC |  | RET | NC |
| RNZ |  | RET | NZ |
| RP |  | RET | P |
| RPE |  | RET | PE |
| RPO |  | RET | PO |
| RRC |  | RRCA |  |
| RST | n | RST | n |
| RZ |  | RET | 2 |
| SBB | reg or M | SBC | A.reg or (HL) |
| SBI | data | SBC | A,data |
| SHLD | addr | LD | (addr), HL |
| SPHL |  | LD | SP,HL |
| STA | addr | LD | (addr), A |
| STAX | $B$ or 0 | LD | (BC) or (DE), $A$ |
| STC |  | SCF |  |
| SUB | reg or M | SUB | reg or ( HL ) |
| SUI | data | SUB | data |
| XCHG |  | EX | DE,HL |
| XRA | reg or M | XOR | reg or (HL) |
| XRI | data | XOR | data |
| XTHL |  | EX | (SP), HL |

Table 3-8. Correspondence between Z80 and 8080A Mnemonics

| 280 Mnemonic |  | 8080A Mnemonic |  |
| :---: | :---: | :---: | :---: |
| ADC | A, data | ACI | data |
| ADC | A, (HL) | ADC | M |
| ADC | A,reg | ADC | reg |
| ADC | $A^{\prime}(x y+d i s p)$ | - |  |
| ADC | HL,rp | - |  |
| ADD | A, data | ADI | data |
| ADD | A, ${ }^{\text {(HL) }}$ | ADD | M |
| ADD | A,reg | ADD | reg |
| ADD | $A,(x y+d i s p)$ | - |  |
| ADD | HL, rp | DAD | rp |
| ADD | IX,pp | - |  |
| ADD | IY,rr | - |  |
| AND | data | ANI | data |
| AND | (HL) | ANA | M |
| AND | reg | ANA | reg |
| AND | ( $x y+$ disp ) | - |  |
| BIT | b, (HL) | - |  |
| BIT | b,reg | - |  |
| BIT | b, (xy + disp $)$ | - |  |
| CALL | addr | CALL | addr |
| CALL | C,addr | CC | addr |
| CALL | M,addr | CM | addr |
| CALL | NC,addr | CNC | addr |
| CALL | NZ,addr | CNZ | addr |
| CALL | P,addr | CP | addr |
| CALL | PE,addr | CPE | addr |
| CALL | PO,addr | CPO | addr |
| CALL | Z,addr | CZ | addr |
| CCF |  | CMC |  |
| CP | data | CPI | data |
| CP | (HL) | CMP | M |
| CP | reg | CMP | reg |
| CP | $(x y+d i s p)$ | - |  |
| CPD |  | - |  |
| CPDR |  | - |  |
| CPI |  | - |  |
| CPIR |  | - |  |
| CPL |  | CMA |  |
| DAA |  | DAA |  |
| DEC | (HL) | DCR | M |
| DEC | reg | DCA | reg |
| DEC | rp | DCX | rp |
| DEC | $x y$ | - |  |
| DEC | ( $x y+$ disp ) | - |  |
| DI |  | DI |  |
| D.JNZ | disp | - |  |
| EI |  | El |  |
| EX | AF,AF' | - |  |
| EX | DE,HL | XCHG |  |
| EX | (SP), HL | XTHL |  |
| EX | (SP) xy | - |  |
| EXX |  | - |  |
| HALT |  | HLT |  |
| IM | m | - |  |
| $\mathbb{N}$ | A,(port) | IN | port |
| IN | reg,(C) | - |  |
| INC | (HL) | INR | M |
| INC | reg | INR | reg |


| 280 Mnemonic |  | 8080A Mnemonic |  |
| :---: | :---: | :---: | :---: |
| INC | rp | INX | rp |
| INC | xy | - |  |
| INC | ( $\mathrm{x} y+\mathrm{disp}$ ) | - |  |
| IND |  | - |  |
| INDR |  | - |  |
| INI |  | - |  |
| INIR |  | - |  |
| JP | addr | JMP | addr |
| JP | C, addr | JC | addr |
| JP | (HL) | PCHL |  |
| JP | M,addr | JM | addr |
| $J P$ | NC, addr | JNC | addr |
| JP | NZ,addr | JNZ | addr |
| JP | P,addr | JP | addr |
| JP | PE,addr | JPE | addr |
| JP | PO,addr | JPO | addr |
| JP | Z,addr | JZ | addr |
| JP | xy | - |  |
| JR | C, disp | - |  |
| JR | disp | - |  |
| JR | NC, disp | - |  |
| JR | NZ, disp | - |  |
| JR | Z, disp | - |  |
| LD | A, (addr) | LDA | addr |
| LD | A, BC$)$ or (DE) | LDAX | B or D |
| LD | A, I | - |  |
| LD | A,R | - |  |
| LD | (addr), A | STA | addr |
| LD | (addr), BC or DE | - |  |
| LD | (addr), HL | SHLD | addr |
| LD | (addr), SP | - |  |
| LD | (addr), xy | - |  |
| LD | (BC) or (DE), A | STAX | B or D |
| LD | BC or DE,(addr) | - |  |
| LD | HL,(addr) | LHLD | addr |
| LD | (HL) data | MVI | M.data |
| LD | (HL),reg | MOV | M,reg |
| LD | I,A | - |  |
| LD | R,A | - |  |
| LD | reg,data | MVi | reg,data |
| LD | reg.(HL) | MOV | reg, M |
| LD | reg,reg | MOV | reg,reg |
| LD | reg, (xy + disp) | - |  |
| LD | rp,data 16 | LXI | rp,data 16 |
| LO | SP.(addr) | - |  |
| LD | SP,HL | SPHL |  |
| LO | SP,xy | - |  |
| LD | xy,data 16 | - |  |
| LO | xy,(addr) | - |  |
| LD | (xy + disp),data | - |  |
| LD | ( $x y+$ disp) , reg | - |  |
| LDD |  | - |  |
| LOOR |  | - |  |
| LDI |  | - |  |
| LDIR |  | - |  |
| NEG |  | - |  |
| NOP |  | NOP |  |
| OR | data | ORI | data |

- indicates that there is no corresponding instruction.

Table 3-8. Correspondence between Z80 and 8080A Mnemonics (Continued)

| 280 Mnemonic |  | 8080A Mnemonic |  |
| :---: | :---: | :---: | :---: |
| OR | (HL) | ORA | M |
| OR | reg | ORA | reg |
| OR | ( $\mathrm{xy}+\mathrm{disp}$ ) | - |  |
| OTDR |  | - |  |
| OTIR |  | - |  |
| OUT | (C), reg | - |  |
| OUT | (port). A | OUT | port |
| OUTD |  | - |  |
| OUTI |  | - |  |
| POP | pr | POP | pr |
| POP | xy | - |  |
| PUSH | pr | PUSH | pr |
| PUSH | xy | - |  |
| RES | b. HL ) | - |  |
| RES | b,reg | - |  |
| RES | b. $(\mathrm{xy}+\mathrm{disp})$ | - |  |
| RET |  | RET |  |
| RET | C | RC |  |
| RET | M | RM |  |
| RET | NC | RNC |  |
| RET | NZ | RNZ |  |
| RET | P | RP |  |
| RET | PE | RPE |  |
| RET | PO | RPO |  |
| RET | Z | RZ |  |
| RETI |  | - |  |
| RETN |  | - |  |
| RL | (HL) | - |  |
| RL | reg | - |  |
| RL | $(\mathrm{xy}+$ disp) | - |  |
| RLA |  | RAL |  |
| RLC | (HL) | - |  |
| RLC | reg | - |  |
| RLC | ( $\mathrm{x} y+\mathrm{disp}$ ) | - |  |
| RLCA |  | RLC |  |
| RLD |  | - |  |


| 280 Mnemonic |  | 8080A Mnemonic |  |
| :---: | :---: | :---: | :---: |
| RR | (HL) | - |  |
| RR | reg | - |  |
| RR | ( $x y+$ disp) | - |  |
| RRA |  | RAR |  |
| RRC | ( H L) | - |  |
| RRC | reg | - |  |
| RRC | ( $x y+$ disp) | - |  |
| RRCA |  | RRC |  |
| RRD |  | - |  |
| RST | n | RST | n |
| SBC | A,data | SBI | data |
| SBC | A, (HL) | SBB | M |
| SBC | A.reg | SBB | reg |
| SBC | A, $\mathrm{xy}+\mathrm{disp}$ ) | - |  |
| SBC | HL, ¢ | - |  |
| SCF |  | STC |  |
| SET | b, (HL) | - |  |
| SET | b,reg | - |  |
| SET | $b,(x y+d i s p)$ | - |  |
| SLA | (HL) | - |  |
| SLA | reg | - |  |
| SLA | (xy + disp) | - |  |
| SRA | (HL) | - |  |
| SRA | reg | - |  |
| SRA | $(x y+d i s p)$ | - |  |
| SRL | (HL) | - |  |
| SRL | reg | - |  |
| SRL | $(x y+$ disp $)$ | - |  |
| SUB | data | SUI | data |
| SUB | (HL) | SUB | M |
| SUB | reg | SUB | reg |
| SUB | $(\mathrm{xy}+\mathrm{disp})$ | - |  |
| XOR | data | XRI | data |
| XOR | (HL) | XRA | M |
| XOR | reg | XRA | reg |
| XOR | (xy + disp) | - |  |

- indicates that there is no corresponding instruction

Table 3-9. Unused 8080A Operation Codes and Their Z80 Meanings

| 8080A Operation Code |  |  | 80 Use |  |
| :---: | :---: | :---: | :---: | :---: |
| 08 | EX AF,AF' |  |  |  |
| 10 | DJN7 disp |  |  |  |
| 18 | JR disp |  |  |  |
| 20 (RIM on 8085) | JR NZ, disp |  |  |  |
| 28 | JR Z,disp |  |  |  |
| 30 (SIM on 8085) | JR NC, disp |  |  |  |
| 38 | JR C, disp |  |  |  |
| CB | BIT, RES, RL, RLC, RR, RRC, SET, SLA, SRA, SRL |  |  |  |
| D9 | EXX |  |  |  |
| DD | All instructions involving Register IX. |  |  |  |
| ED | ADC HL,rp | L0 | A, 1 | NEG |
|  | CPD | LD | A.R | OTDR |
|  | CPDR | LD | (addr), rp | OTIR |
|  | CP1 | LD | I,A | OUT (C), reg |
|  | CPIR | LD |  | OUTD |
|  | 1 M m | LD | rp,(addr) | OUTI |
|  | IN reg.(C) | LDD |  | RETI |
|  | IND | LDDR |  | RETN |
|  | INDR | LDI |  | RLD |
|  | INI | LDIR |  | RRD |
|  | INIR |  |  | SBC HL.rp |
| FD | All instructions involving Register IY. |  |  |  |


[^0]:    "Execution time shown is for one iteration.

