
# Fragramming Microprocessors By M. W. Memurran



A practical programming guide that includes:
microprocessor system architecture • arithmetic/logic operations
programming fundamentals • fixed- and floating-point computations
data exchange with peripheral devices • compilers and other programming aids.

# Programming Microprocessors

especial in the control of the contr		

# Programming Microprocessors

**Dy II.** II. IIchutan



#### **FIRST EDITION**

#### FIRST PRINTING-MARCH 1977

#### Copyright @1977 by TAB BOOKS

#### Printed in the United States of America

Reproduction or publication of the content in any manner, without express permission of the publisher, is prohibited. No liability is assumed with respect to the use of the information herein.

Library of Congress Cataloging in Publication Data

McMurran, Marshall Programming Microprocessors

Bibliography: p.

Includes index.

1. Microprocessors-Programming. I. Title. 001.6'42

77-3736

OA76.6. M326 ISBN 0-8306-7985-5

ISBN 0-8306-6985-X pbk.

#### **ACKNOWLEDGMENTS**

I wish to thank the engineers and management of Rockwell International Electronics Operations, who provided valuable source information, and in particular, colleagues from the Microelectronic Device Division, who prepared the programs from which some of the AMP examples were adapted. I wish also to acknowledge the use of literature from Motorola and Intel Corporations, which was taken as source data for the discussions of the M6800, MP/L, and the 8080. And I thank Shirley Pairish, Ihla Crowley, and Jane Hornback for their invaluable aid in preparing the manuscript.

### Contents

	Introduction	9
<b>1</b>	Basic Microprocessor Organization and Functions Microprocessor Configuration	13
2	Number Systems  Binary Integers—Binary Arithmetic—Complementation—Binary Multiplication—Precision—Octal and Hexadecimal Systems—Number Conversions—Binary-Coded Decimal Numbers	26
3	Basic Microprocessor Logic Introduction to Boolean Algebra—Veitch Diagrams—Binary Adders	52
4	Fixed-Point Arithmetic Conventions—Scaling Rules for Fixed-Point Arithmetic Operations	66
5	Basic Microprocessor Programming Flow Charts—Memory Addressing and Paging—Instruction Set—Introduction to Assemblers	76
6	Programs and Subroutines Initialization Routine (ST)—Zero RAM Subroutine (ZORM)—Word Shift Subroutine (WRS)—Bit Designation Subroutine (BDS)—Skip on Carry Zero Subroutine (SKCZ)—Binary Left Shift (BLS) Subroutine—Fixed-Point BCD Addition Subroutine (FXA)—Fixed-Point BCD Subtraction Subroutine (FXS)—Return Address Save Subroutine (PSHP)—Fixed-Point Binary Addition Subroutine (FBA)—Fixed-Point Binary Subtraction Subroutine (FBS)	107

7	Floating-Point Arithmetic Conventions—Arithmetic—Floating-Point Addition and Subtraction—Floating-Point Multiplication	125
8	Programming Aids Loaders—The Microprocessor as an Assembler Host—Diagnostics—The Simulator or Emulator—The Text-Editor—Time-Shared Systems—The Assemulator	136
9	Data Exchange and Use of Peripherals  Data Format Standards—Parity Check—Check Sum— Keyboard Interface—Display Drive—Auxiliary Storage Media	148
10	Compilers  Basic Compiler Configuration—FORTRAN—MPL Compiler Language—PL/M Compiler Language	163
11	Microprocessor Configurations Motorola M6800 Microprocessor—Intel 8080 Microprocessor—Rockwell PPS-8 Microprocessor—PPS-8 Central Processor	181
12	Special Programming Techniques  Non-Integral Power-of-Two Scaling—Push-Down/Pop-Up Stacks—Interrupt Handling—Direct Memory Access— Pooled Data—Non-Binary Counters	217
13	Characteristics and Fabrication of Microprocessors PMOS and NMOS Devices—Complementary MOS (CMOS)—Integrated Injection Logic (1 <sup>2</sup> L)	229

Bibliog	raphy	243
Appen	dices	
A	Single-Digit Hexadecimal (Hex) Multiplication Table	247
В	A Proof of the Hartmann Conversion System	248
c	Powers and Conversions	250
D	Minimum Binary Scales	264
E	AMP Instruction Set	266
F	RAM Work Sheet	272
Index		275

### Introduction

It is the intent of this book to impart a basic understanding of microprocessor configurations and functions, and to describe the requirements and techniques of microprocessor programming in sufficient detail that any user may, in conjunction with the literature for a specific microprocessor, define a useful system and prepare working programs with little difficulty.

Emphasis has been placed here on describing the interaction of the hardware and software systems, the fundamentals of processor arithmetic, and numerical conversions both to and from readable decimal numbers and their equivalent machine representations. Also discussed in some detail are scaling techniques for magnitude control of fixed-point processor data, the basics of floating-point arithmetic, and the efficient use of instruction and data storage. Such important elements are often under-emphasized today by programmers and programming instructors who have come to depend upon powerful compilers using near-English or near-algebraic programming languages. But many would-be programmers do not have unlimited access to a large-scale computer system with almost unlimited memory. Though such compilers can and often do play an important role in later stages of microprocessor programming and system design, it is the purpose of this book to bridge the gap between the elementary microprocessor programming techniques and the more sophisticated techniques that are becoming available. A good understanding of a microprocessor's features and limitations, as well as established programming techniques, will make it much easier to write simple programs and to make best use of advanced computer-oriented programming systems.

The evolution of microprocessors and programming techniques goes back over many years, and it might prove helpful to gain a brief overview to place things in the proper perspective. Digital computational hardware has been in use since the days of the clever Chinese mathematicians who used simple beads as memory devices, although in fact all arithmetic operations were done in the head of the operator. Actually, the first successful attempt to mechanize arithmetic processes was made by Charles Babbage, who, in 1830, designed and built a "calculating engine" to compute artillery tables. This "engine" consisted of sets of gears and counters that approximated the generation of table entries by use of finite differences. The earliest electronic digital computer, the ENIAC, was developed in 1945 by Eckert and Mauckley at the Moore School of Engineering. This machine consisted of an arithmetic center and a memory that stored information in flip-flop bistable registers for rapid retrieval and use by the arithmetic and control portion. This was not a stored-program machine, however. The first truly general-purpose machine, called the EDSAC, was built by a group headed by M. V. Wilkes at Cambridge University in England. The Wilkes team was the first to use assemblers and subroutine libraries. as other contributions to programming well as making techniques and procedures.

The development of other digital computers came rapidly and can be thought of as occurring in four "rounds." The first round included the development of large and very expensive scientific and business computer systems such as the IBM 700 series, Univac 1103, etc. The second round included mediumor small-scale machines that were intended for use by scientific and engineering organizations; these sold in the price range of \$50,000 to \$100,000. The third round resulted from engineering efforts directed toward increasing inherent reliability, reducing size, and providing "building blocks" or modules that could be purchased separately and combined to form a single system.

Coincident with the latter part of the first round was the development of compilation programs to ease the programming burden. And by the mid 1960s, the old 256-word cathode-ray-tube memory in the Bureau of Standards' Western Automatic Computer (SWAC), an impressive machine built in the early 1950s, gave way to a 128,000-word high-speed core memory.

The fourth round was driven by the ability of industry to provide small, reliable, and inexpensive semiconductor devices, each containing thousands of transistors and diodes (so-called large scale integration, or LSI). This then paved the way for the powerful but small minicomputers.

The microprocessor (or microcomputer) is a very recent configuration based on the organization of the minicomputer, but using only LSI for memory and logic electronics. A minimally configured microprocessor system consists of a power source, a central processing unit, two memories and an input/output mechanism with interfacing electronics. Either the central processor or a memory device with well over 1000 storage elements can be contained on one silicon chip approximately 0.2 inch square.

The technology permitting this high circuit density was initially spurred on by the requirements of military and space programs during the 1960s, and has grown phenomenally in the last five years. With the broadening production base, primarily in the United States and the Far East, the unit cost of a useful set of microcomputer devices had dropped from around \$1500 in 1972 to approximately \$150 for equivalent computational capability by late 1975. Even more recently, several central processor units have dropped in price from \$60 to \$20 each for small quantities. The result of this kind of price erosion is that the computational power derived from a roomful of hardware in the 1950s is now available to a user on a few silicon chips for about \$100, with several complete single-chip microprocessor systems already beginning to reach the marketplace.

The result of this relatively inexpensive computational tool is a tremendously expanding interest in designing and programming microprocessor systems for an unbelievably wide variety of applications. And, of course, experimenters and hobbyists have quickly welcomed the microprocessor as yet another sophisticated toy evolving from our technological

society. But whether a mere curiosity or an important component in an industrial system, the microprocessor has found solid footing in today's world, and both the serious-minded experimenter and the modern engineer need to know the essential architectural characteristics and programming techniques of these microprocessors in order to achieve the computational functions they desire.

M. W. McMurran

# Chapter 1 Basic Microprocessor Organization and Functions

The systems described here are called *microcomputers* about as often as they are called *microprocessors*. Traditionally, the term *microprocessor* was reserved to describe the *central processing unit* (CPU), which contains various registers used to store and manipulate numbers and instructions, thereby performing arithmetic and logic operations. Present usage, however, tends toward calling an entire assembly of devices a microprocessor since the CPU cannot by itself do useful work. Thus the CPU is considered just a part of a larger microprocessor system.

Microprocessors are assembled from a wide variety of integrated circuit (IC) building blocks and so can assume an even wider variety of useful configurations. This variety, however, does not lend itself to an introductory discussion of microprocessors, so it is desirable to first select a representative system as the basis of discussion. Variations of this basic system, as they occur in real systems, will then be treated as modifications of the central theme.

The basic system we will use is based on the Rockwell PPS-4 system. We will call this configuration *AMP*—standing for *A Micro-Processor*. The AMP system illustrated in Fig. 1-1 is made up of a central processor unit (CPU) that is a large-scale integration (LSI) device performing the arithmetic and logic functions, a metal-oxide semiconductor (MOS)




Fig. 1-1. AMP organization and data flow.

read-only memory (ROM) used for permanently storing programs and data, a MOS random-access memory (RAM) used as a "scratchpad" memory for temporarily storing modified instructions and results from calculations, and an input/output controller (IOC) used to direct and format data traveling between the CPU and the outside world.

The processor also needs an appropriate power supply, so the AMP will use +5 and -12 DC supplies. A crystal-controlled clock provides the basic timing source and completes the electrical components. The basic clock rate is 200 kHz and is separated into four phases for control of the internal MOS logic. For input/output the AMP uses a keyboard and a simple pointer.

Data flow in this system is via two information channels, or *buses*. This configuration requires individual devices to be smart enough to talk only during proper time slots. Since the

clock signals are common to all devices, system synchronization is relatively easy to achieve. We will consider all devices to be PMOS (P-channel MOS), though other options would be NMOS, CMOS, or I<sup>2</sup>L. A description of these various technologies is given in Chapter 13.

The microprocessor obeys a set of operating rules similar to those of any stored-program digital computer. Processor functions are determined by the CPU under control of a set of instruction patterns, most of which are permanently stored in the ROM. These patterns are decoded by the CPU, resulting in the execution of an operation belonging to one of the following instruction classes or groups, which include some examples of the instruction types and characteristics of each group.

**Arithmetic and Logic Instructions.** Examples: Add two binary numbers. Logically combine two binary numbers (see Chapter 3).

**Data Transfer Instructions.** Examples: Load data from memory into an internal CPU register. Store data from an internal CPU register into memory. Exchange data between two registers. Load data from instruction memory (ROM) into a CPU register. (These instructions are termed *immediates*.)

**Control Transfer Instructions.** Examples: Take next instruction out of normal sequence if content of selected register is less than zero. Skip one instruction if a particular bit equals one.

**Input/Output Instructions.** These instructions are strongly dependent upon the type of processor used. Examples: Load n bits (binary digits) from an external device into a CPU register, or directly into memory. Read single-bit input lines and transfer the data into a CPU register. Transfer n bits of output data with the appropriate timing control to an external device.

The various permitted or recognized instructions that a microprocessor will accept is referred to as the *instruction set*. The PPS instruction set, which is the basis for the AMP instructions, is quite flexible and often complex. For example, the execution of some of these instructions will cause as many as four independent operations to be performed simultaneously.

To reduce the work of decoding the bit patterns that represent these instructions, the CPU will normally first determine the class, and then the specific instruction type within the class. As a result, the bit patterns defining instructions within classes generally have something in common. In addition to the instruction groups introduced here, microprocessors more sophisticated than the AMP have instructions that further extend the processor's capability. Notable are:

Shift Instructions. Most microprocessors have the capability of shifting the binary contents of a register, usually the accumulator, either right a fixed number of spaces or left a fixed or variable number of spaces to provide for the arithmetic operations discussed in Chapters 5 and 6. The simple instruction list chosen for the AMP contains only a right shift command, and this makes programming the AMP a bit more involved than programming some other processors.

Stacking Instructions. A stack is a series of registers connected together so that data enters and leaves through only the first, or top, register. Stacks are generally used for storing reference addresses, usually the next address of an instruction occuring before the microprocessor was interrupted for some reason. Stacking instructions are usually of two types: push instructions store a new address on the top of the stack, pushing any other addresses deeper into the stack registers, while pop instructions raise the addresses in the stack registers to expose the next in order at the top. This procedure permits the orderly storing and removal of address data, and it is discussed further in Chapters 11 and 12.

Multiplication and Division. These functions are now being built into microprocessor hardware as new processors are introduced, thus significantly adding to the effective speed of these machines. Multiplication and division operations are performed by automatically creating strings of instructions (subroutines). Each time the function is needed, control is transferred to these subroutines. Multiplication is then mechanized by a controlled set of successive additions, and division by a controlled set of subtractions. This permits 20 to 100 instructions to be automatically executed for each multiply or divide instruction, depending upon the precision needed and the idiosyncrasies of the processor used. The resulting trade-off penalty in the excecution time of this method when compared with a separate hardware mechanization is often quite severe, but of course the approach is simpler and cheaper.

#### MICROPROCESSOR CONFIGURATION

The microprocessor consists of many components whose functions differ to perform specific tasks. Because the CPU is the heart of any microprocessor system, we will first examine the CPU and its internal elements in some detail. This will be followed by a discussion of the remaining major components of the microprocessor system.

The CPU. The AMP CPU contains registers whose contents determine the storage locations of the next instruction to be executed. When a specific address register is accessed, the CPU places that address on the address bus, and the ROM connected to that bus is commanded to fetch the instruction in memory stored at that address. This instruction is returned to the CPU over the instruction/data bus. The CPU then decodes the instruction to extract the functional data and if necessary determines the location of the *operand*—the data to be worked on. The CPU causes the operand (if any) to be read from the particular ROM or RAM where it is stored, executes the operation indicated by the instruction, and determines the address of the next instruction. Figure 1-2 indicates the various CPU functional elements and shows the direction of data flow with arrowheads.

Program (P) and Data Address (B) Registers. These registers hold the addresses of the program instruction to be executed and the data to be extracted from memory. The address pattern in P is placed on the address bus and transmitted to the ROM. The ROM responds by placing the encoded instruction (or data in the case of immediate instructions) on the lines of the instruction/data bus. The contents of the P register is normally incremented by one each cycle, providing for stepping through the program sequence. But this sequence can be broken by executing a branch command or by unconditionally breaking off the sequence. In these cases we override the address incrementation by executing special instructions designed for this purpose. The B register supplies address control to direct data transfer between the CPU and the RAM. The content of B is modified under program control and is set to zero on application of power,

Clock Decode. This section interprets the basic clock signals and distributes them to the CPU registers, providing proper timing and synchronization.




Fig. 1-2. AMP central processor (CPU) block diagram and data flow.

Save Registers (SA and SB). While program control is temporarily passed to a subroutine (see Chapter 4), these special registers provide memory for holding the return instruction address. The SA register also communicates with the accumulator to provide for more than two levels of subroutine control.

**ALU and Accumulator (A).** Together these units perform all arithmetic and logic functions. The accumulator in the AMP is 8 bits long, and this defines the basic length of the data *word* or *byte* that a the microprocessor handles.

X Register. This 8-bit register can communicate with both the B register and the accumulator, providing intermediate storage for arithmetic and data information.

Carry (C) Register. This register is 1 bit long. It contains the final carry resulting from an addition operation and enables the processor to work on data in integral multiples of 8 bits (with a bit of extra effort). The information held in C may also be used in branching operation.

Q Register. This is also a 1-bit register. It holds the state of the carry after the first 4 bits have been processed, permitting the addition and subtraction of numbers in a binary-coded-decimal format (see Chapters 2 and 4).

Instruction Decode Register. This register makes sense out of the instruction bit patterns, according to the predetermined logic of the CPU. (We will discuss this in some detail in Chapter 4.) The complete AMP instruction set description and timing can be found in Appendix E.

IOC Enable Signal. This provides control to the IOC device for input/output data transfers, and advises the RAM when an input/output operation is about to occur so it is prepared to respond.

Discrete Input and Output Registers. These are each 4 bits long. The output register is under program control and provides commands to the IOC, causing it to accept keyboard inputs or to take data from the instruction/data bus and send it to the printer. The discrete input register, when sampled by the program, may be used as an indicator of "printer ready" or "data available" from the IOC.

**Output Drivers.** These perform signal amplification and conditioning for information to be sent off-chip because of the added loads imposed by chip-to-chip communication.

**Power-On Detector.** This provides for starting a desired computational sequence when power is applied to the CPU. The discrete registers are set to all zeros (off). The CPU is placed into the *halt* mode by setting the content of the instruction decode register to a halt or no-operation configuration. The program address register is set to all zeros, to prepare for reading the first instruction from location 000 of ROM-0.

#### THE ROMS

The AMP has two ROMs (ROM-1 and ROM-2) into which information has been permanently written, but from which information can be read many times. ROMs are used to hold program instructions and data that need never be changed. Normally about 95% of the instruction memory in large computers falls into this category, but not all, because of the necessity to alter programs. However, *all* AMP instructions

will be taken from ROMs since the penalty for this is small if given a reasonable capability for address modification. The fraction of ROM data storage needed is quite dependent upon the program structure, but is generally about 10% of the total data requirement. Some microprocessors permit the addition of RAMs for program storage, but we will consider this to be merely an embellishment of the basic AMP system.

The primary reason for using a ROM instead of a RAM is one of compactness, with a secondary advantage of data integrity, since the ROM configuration is established by the use of one or more unique masks during the device processing. Once fabricated and tested, the probability of errors emanating from the ROM is quite small. ROMs suffer no permanent upset from all but the most severe power transients.

The programmer must be very sure of the accuracy of his program before committing the code to mask fabrication, which is a moderately expensive step. To aid him in program checkout, other memory types are made available by the manufacturer, which are functionally interchangeable with a ROM but the information stored can be altered. Most readers will probably find that one of the alterable memories will serve their purposes quite adequately, so they may never use a




Fig. 1-3. AMP read-only memory (ROM) organization

ROM. These are called PROMs (Programmable ROMs) and are electrically programmable. Some popular PROMs are erasable (all locations set to zero) by exposure to ultraviolet light.

The AMP ROM functional configuration can be seen in Fig. 1-3. The ROM is an 8192-bit unit organized in 1024 8-bit groups. The selected ROM must respond to an inquiry from the CPU only during specific time slots. This timing control is accomplished by the *clock decode* block, which identifies the proper time, using the common clocking signal as reference. Since fixed information is stored in the ROM (coefficients for evaluating trigonometric functions, addressing and book-keeping constants, scale factors, etc.), the data flow must be handled in a manner to prevent confusing the numerical information from program instruction. This is accomplished by identifying a class of data transfer instructions that cause the ROM byte immediately following the instruction code to be steered to the accumulator.

ROM addressing is accomplished first by the chip select, which determines when a particular ROM is being asked to supply data. (In the AMP there are only two ROMs, but for most real processors, several ROMs are likely to be used, requiring each to be able to identify when it is spoken to.) Once having selected the proper ROM, the particular 8-bit group desired must be identified. The address of this group is transmitted from the CPU to the ROM and is put into the form of X-Y coordinates by the address decoder. It is by determining this intersection that the ROM selects the addressed information.

The storage area contains a pattern of 8192 1's and 0's in an orderly format that simplifies reading the proper 8-bit groups when selected. Because signals that are used to control and transfer data within the ROM chip are not normally adequate to provide reliable transmission between chips, output drivers are provided.

#### The RAM

While it is proper to consider the RAM a true random-access memory, the ROM is also random access insofar as reading is concerned. It is a bit of a misnomer to distinguish the two memory configurations in this fashion, but the acronyms have stuck and are unlikely to change. The AMP




Fig. 1-4, AMP random-access memory (RAM) organization.

RAM contains 2048 bits of storage organized in 256 8-bit groups. When commanded, information is transferred to the CPU accumulator in one clock phase time. This is accomplished by the RAM placing the 8-bit content of the addressed location in the RAM output registers, which in turn place the data in parallel on the 8 lines of the instruction data bus.

The functional configuration of the RAM is equivalent to that of the ROM. The similarities can be seen from examining Fig. 1-3 and 1-4. Differences lie in the storage area, in the clock decode, and the input/output register which, unlike the ROM, must handle incoming data as well as outgoing.

The RAM storage area is not as densely packed as that of a ROM, and this results because of the larger number of transistors required to construct each memory cell in the RAM. For equal amounts of memory storage, a RAM needs about four times as much chip area as a ROM.

Clocking is also somewhat different. The RAM must receive and supply data during a different time slot than the ROM, so the RAM clock decoder looks for different clock phasing.

#### Clock

The AMP clock, also called the clock generator (see Fig. 1-5), provides two synchronous wave forms (A Clock and  $\overline{B}$ 

Clock) which control the timing of the microprocessor. The device has an internal oscillator stabilized by a 3.6 MHz quartz crystal. The crystal frequency is divided by 18 in the count-down controller to obtain the basic 200 kHz clock frequency. Drivers are provided as in the other devices to amplify clock signal levels, assuring reliable system performance.

#### Input/Output Controller (IOC)

The AMP IOC (Fig. 1-6), provides 8 static (discrete) outputs and accepts 8 inputs. It controls the data exchange with the peripheral keyboard and teletypewriter mechanisms. The IOC interprets an operation code supplied by the ROM under control of the CPU, to control data flow to and from the input receiver, output register and the CPU accumulator. Output drivers are used to provide proper amplification. Once set, data remains on the output lines until altered, and remains in the input receiver until transferred, thus capturing the latest keyboard inputs. Data is transferred either by copying the content of the CPU accumulator into the output register for ultimate destination to the teletypewriter, or transmission of the contents of the input receiver into the accumulator. Information transfers are initiated by the CPU using the IOC enable signal from the CPU instruction decode register. If the decoded instruction is other than an input/output instruction, data memory (RAM) is selected and the IOC enable is not turned on.

These packaged MOS devices comprising the AMP are interconnected by means of a printed circuit board containing




Fig. 1-5. AMP clock block diagram.




Fig. 1-6. AMP input/output controller (IOC) block diagram.

the necessary electrical paths formed from etched copper conductors. Figure 1-7 is a photograph of a Rockwell system assembled on a printed board.




Fig. 1-7. Microprocessor ALU assembly on two-sided printed circuit board. (Courtesy Rockwell International)

#### Summary

The AMP System is not complex. It is illustrative of the simpler microprocessor configurations. Because of the distributed and cooperative nature of the bus-oriented organizations, data flow may at first appear loosely structured, with many devices talking on the same "party line." But the CPU is the traffic director; the synchronized timing insures that the messages requested or transmitted by the CPU are on the buses at exactly the proper time to be handled by the proper devices. Next we turn out attention to the language of digital equipment—the binary and associated number systems.

## Chapter 2 Number Systems

The decimal number system is considered by nearly all people to be natural and easy to use. Further, it allows for the implementation of an orderly set of arithmetic rules. The decimal system is undoubtedly a consequence of our having five fingers on each hand, which permitted our ancestors, as well as most of us when we were children, to count to five, twice, before we ran out of fingers and had to do something more advanced to count higher. That "something" involved the development of a set of rules that let us mark the number of times that we had exceeded the counting capacity of ten fingers, while not increasing the number of digits or "admissible marks" used so that the same arithmetic could be used throughout the system. The Romans did not recognize the utility of a positional system until it was too late, and they were tied to their cumbersome Roman numerals. The decimal system has served us well, at least until digital computers made the scene.

The language of microprocessors is the language of switches. A properly operating switch is either open or closed. A properly operating MOS gate is either conducting or not conducting. This style of operation allows only two stable states. A stable on state is normally designated by a 1 and stable off stage by a 0. Stable is used here to mean that the switch is indeed fully open or closed, or the gate is either fully turned on or off. If we try to sample the state during a




Fig. 2-1. Zero-to-one transition waveform.

transition period, we cannot reliably determine the state the element is in. In the case of MOS or other semiconductor switches, the transition from a 0 to a 1 will probably look like Fig. 2-1. We will consider only those cases where the existence of the proper state has been fully established.

#### **BINARY INTEGERS**

We are now faced with the problem of using these bistable, or *binary*, states as vehicles for computations that we can relate to our familiar decimal system. Because we have available in the binary system only the symbols 0 and 1, and desire a positional notation structure, we count as we would in decimal, but can use only the 0 or 1 before we exhaust the symbol set; we must create new digit positions (columns) to continue counting. The value of a 1 in the new higher order column is then 2 times the value of a 1 in the old.

Table 2-1 indicates the binary counting sequence and the equivalence of binary and decimal integers. The right-most binary integer is multiplied by  $2^{\circ}$  or 1; the next  $2^{\circ}$  or 2; the next by  $2^{\circ}$  or 4, and so on. These numbers are then added to obtain the decimal equivalent. As an example, the binary number 1001101 can be expressed as

$$(1 \times 2^6) + (0 \times 2^5) + (0 \times 2^4) + (1 \times 2^3) + (1 \times 2^2) + (0 \times 2^1) + (1 \times 2^0)$$

BINARY COUNT	VALUE OF BINARY DIGITS EXPRESSED AS DECIMAL NUMBERS	DECIMAL COUNT
0	(0)	0
i	(1)	1
10	(2 + 0)	2
1 11	(2 + 1)	3
100	(4 + 0 + 0)	4

(4 + 0 + 1)

(4 + 2 + 0)

5

Table. 2-1. Value of Binary Digits Expressed as Decimal Numbers

or  $64+0+0+8+4+0+1=75_{10}$ . (In order to distinguish between numbers expressed in the various systems where a misunderstanding is likely, we will use a subscript, 10 for decimal, 2 for binary, etc.)

#### BINARY ARITHMETIC

101 110

111

Binary addition (Table 2-2) is quite simple. A complete table of binary summation performed bit-by-bit is also shown in Table 2-3, which includes all possible combinations of addend, augend, and carry. The state of the carry determines any addition to be made into the next higher-order column. Table 2-3 can be simplified by observing that the order of addition is commutative, that is 0+1=1+0, and as a consequence, only four entries are needed to generate all unique sum and carry combinations.

Adding two binary numbers is illustrated by the following example:

100010000 carry digit (initially 0)  

$$204_{10} = 11001100_2$$
  
 $+ 170_{10} = +10101010_2$   
 $374_{10} = 101110110_2$ 

Table 2-2. Binary Addition Table

۵	+	0	1
AUGEND	0	0	1
AC	1	1	10
	ΔΓ	DEN	ND.

Table 2-3. Two-Argument Binary Summation

AUGEND	ADDEND	CARRY	NEW CARRY	SUM DIGIT
0 0 1 1 0 0 1	0 1 0 1 0	0 0 0 1 1	0 0 0 1 0 1 1	0 1 1 0 1 0 0

Note that each digit multiplies the appropriate power of 2.

or.

The result expressed in decimal is

$$256 + 64 + 32 + 16 + 4 + 2 = 374_{10}$$

#### COMPLEMENTATION

Direct binary subtraction could be performed in the same way as decimal subtraction, but no processor does subtraction in this fashion. The problem is that you would not only have to mechanize the subtraction process, you would also be faced with the fact that you cannot depend upon a "borrow" digit being conveniently available in the position immediately to the left of the one in which the subtraction is taking place. This complicates the processor hardware design unnecessarily. For example, consider the problem:

To solve this problem directly, you perform the first digit subtraction easily. But then you are required to generate a borrow to operate on the second digit from the right. You have to search left three digits to find a 1, change that 1 to a 0, all the intervening 0's to 1's, perform the subtraction, and add 1 into the result (to correct for the difference between 1000 and 0111).

This is not the orderly process we would like to mechanize. Instead, negative numbers are expressed in *complementary* form, and arithmetic is performed on these complements. Complementary arithmetic may be used to perform subtractions in any number system.

Returning to the decimal system, we can define a 9's complement as the result of subtracting the number in question from all 9's. For example, the 9's complement of 3756 is 6243:

If we wish to subtract 3756 from 7682, it can *almost* be done by adding the 9's complement of 3756 to 7682:

$$7682 + 6243 = 13925$$

Among other things, you will note that the answer 1395 is too large, so another step is required to bring us closer to the correct answer. The complement was obtained by adding 9999 to -3756, so we first correct this situation by subtracting 10,000, which effectively removes the left-most digit:

$$-\frac{13,925}{10,000}$$

$$-\frac{3,925}{3}$$

(The left-most 1 resulting from the final carry in the addition operation could have been blocked in the processor to obtain the same result.) We must now make one last correction by adding 1 to 3925 (since 10,000-9999=1), giving the correct result of 3926. The process can be made a bit simpler by defining a 10's complement as being the 9's complement plus 1, thus removing the need to add in a final 1 to obtain the correct result, but slightly complicating the complementation process.

#### **Binary Complements**

The use of complementary arithmetic to perform decimal subtraction is of little real value since it saves no work. However, in the binary system, real savings are achieved. The binary complementation process is identical to that used in the decimal system. We may define a 1's complement and a 2's complement as follows:

To determine the 1's complement, the number is subtracted from all 1's. This subtraction amounts to nothing more than exchanging the 0's for 1's and the 1's for 0's in the number in question. For example, the 1's complement of 101101101001, is 010010010110,.

The 2's complement is equal to the 1's complement plus 1, and it is normally formed by the following process: First, examine the least significant digit; if it is a 0, copy it and all contiguous zeros until the first 1 is found. Copy this first 1 also. Invert all other digits as in 1's complementation. For example, the 2's complement of 110110101000 is 001001011000.

Virtually all processors use 2's complement arithmetic. Negative numbers are identified by a 1 in the most significant, or sign bit position, and are stored in 2's complement form. A  $-45_{10}$  may be stored in the AMP's 8-bit data word as

$$\frac{1 \quad 1 \quad 0 \quad 1 \quad 0 \quad 0 \quad 1 \quad 1}{\text{numerical bits}} = -45_{10}$$

The addition of  $+75_{10}$  to  $-45_{10}$  is performed as follows:

Note that the final carry falls off the left-hand end of the register, thus correcting for the addition performed in creating the 2's complement. Note also that arithmetic is performed on the sign bit exactly as on the data bits.

The addition of  $-10_{10}$  and  $-45_{10}$  looks like:

To check the result we can complement our representation for -56 to obtain the result in a readable absolute-value form. (Note that if the complementation operation is done twice, or an even number of times, we will have our original number back.)

$$-56$$
 in 2's complement form  $1 1 0 0 1 0 0 0$   
+56, sign and absolute value  $0 0 1 1 0 0 0$   
 $32 + 16 + 8 = 56$ 

#### BINARY MULTIPLICATION

The multiplication of binary numbers expressed as sign and absolute value is quite simple. Because the multiplier digits can only be 1 or 0, we either add or don't add the shifted multiplicand into the partial product, depending upon the value of each multiplier digit examined. If we work from least to most significant bit, the multiplicand is added and then shifted left to prepare for the next cycle. (We may also work from most to least significant, in which case the multiplicand is shifted right each time a multiplier digit is examined.) For instance,

$$\begin{array}{r}
1010 = 10_{10} \\
\underline{1100} & 12_{10} \\
\hline
1010000 \\
\underline{11110000} = 120_{10}
\end{array}$$

In this example, both multiplier and multiplicand were considered to be positive. Where it is possible for the multiplier to be expressed in 2's complement form (negative), things become more complex. It is no longer enough to simply examine the multiplier bits, one by one, to control the addition, nor is it possible to simply invert the meaning of these multiplier digits when operating on numbers expressed in 2's complement form. Fortunately, several methods have been devised to handle this problem efficiently. The techniques described here can be used as the basis for multiplication subroutines as well as for hardware multiplication.

#### Example 1

First, let us consider the case where the multiplier is greater than zero and the multiplicand is less than zero.

Since the arguments are each 8 bits long we must have available a double-length or 16-bit register to hold the partial product. In this example we will use the least significant digit of the multiplier to control the additions and shifts. This least significant digit is a one, so the multiplicand will be added into the product register, which was initially set to all zeros.

St	ep	1	

Product register	1	1	0	1	1	1	0	1	0	0	0	0	0	0	0	0
Shift right one place	1	1	1	0	1	1	1	0	1	0	0	0	0	0	0	0

(Insert a one in the highest order digit position when each right shift operation is performed.)

In order to isolate the least significant multiplier bit for control, the multiplier register may also be shifted right. Once the multiplier bit is used for control, it is of no further use and can be thrown away. If register space is at a premium, the partial product can be developed by using a single 8-bit register and shifting the lower-order bits into the vacated bit positions of the multiplier register. At any rate, we have now shifted the multiplier right, yielding

X	0	1	0	0	1	0	1
---	---	---	---	---	---	---	---

where X indicates "don't care."

Step 2: The least significant multiplier bit is a one, so we once again add the multiplicand into the partial product.


New nartial																
New partial product	11	1	Λ	0	1	Λ	1	1	1	Λ	Λ	Λ	Λ	Λ	Λ	Λl
product	<u> </u>								1 1		<u> </u>		<u> </u>	<u> </u>		
Shift right																
ount right	1	1	1	0	0	1	0	1	1	1	Λ	Λ	Λ	Λ	n	$\overline{\Lambda}$
one place	<u></u>						v		<u>i -</u>			<u> </u>		v	<u> </u>	V I
•					_											
Shift multipl	lier	rig	(ht	one	pl.	ace	!		IX.	X	0	1	0	0	1	0
-		_	•		•						_				_	

Step 3: The least significant multiplier bit is a zero, so we shift the multiplier and product registers each right one place.

Product register	1	1	1	1	0	0	1	0	1	1	1	0	0	0	0	0
Multiplier									X	X	X	0	1	0	0	1

Step 4: Add multiplicand and shift right.


New partial																
product	1	1	0	0	1	1	1	1	1	1	1	0	0	0	0	0
produce																



Steps 5 and 6: The multiplier control digit is zero for both steps, so the partial product is shifted right twice:

New partial product	1	1	1	1	1	0	0	1	1	1	1	1	1	1	0	0
Multiplier									X	X	X	X	X	X	0	1

Step 7: The multiplier control digit is a one.



The last control digit is a zero, but this is the sign of the multiplier. Since it is a zero in this case, the only result would be to shift the product right one place. So the final result is

Depending upon how we choose to scale the problem, this final shift may or may not be proper. If we follow the scaling rules of Chapter 4, we do not want to execute another shift and will terminate the multiplication here. The resulting binary point is then 14 digits to the right of the sign position (having multiplied two 7-digit numbers together). The product expressed in absolute value form is

We can now consider the general case, where either or both the multiplier and multiplicand can be negative.

#### **Defining Conditions**

The multiplier (x) and multiplicand (y) are contained in an 8-bit word with the sign as the most significant bit.

If the multiplier and multiplicand are both greater than or equal to zero, there is no problem. If the multiplier is greater than or equal to zero and the multiplicand is less than zero, negative partial sums are developed in complementary form and this is still not a problem (Example 1).

If the multiplier is less than zero, the register value is expressed as  $2^8 - x$ , so that a product (xy) is expressed as

 $(2^8 - x) y$ , or  $2^8 y - xy$ . The product can then be corrected by subtracting  $2^8 y$  at the completion of the multiplication. This can be done by realizing that the sign digit is "1" if the multiplier is less than zero, so that we can subtract the product of the sign digit and y from the partial product, instead of multiplying by the sign digit of the multiplier.

All of this leads to a fairly simple rule:

To generate the product of two binary numbers where either, or both, may be negative and expressed as 2's complements, form the product as in Example 1, correcting the result by taking the product of the most significant digit of the multiplier and the complement of the multiplicand, adding this to a properly shifted partial product. The resulting final product will always be proper.

#### Example 2

Using the preceding rule, we will generate the product:

$$-35 \times -75 \times 2625$$

Initial values are

Multiplicand

Product

1	1	0	1	1	1	0	1
1	n	1	1	n	1	n	1

0 0 0 0 0

Multiplier (Product register is set to all zeros.)

Step 1: Add multiplicand to product register and shift right one place.

0 1 register Step 2: Shift pr

roduct register	right one place.	

0

1	1	1	1	0	1	1	1	0	1	0	0	0	0	0	0

Step 3: Add multiplicand and shift.

											_				
1	1	1	0	1	0	1	0	0	0	1	0	0	0	0	0

Step 4: Shift right one place.

	_			-												
l	1	1	1	1	0	1	0	1	0	0	0	1	0	0	0	0

Step 5: Add multiplicand and shift.

_															
1	1	1	0	1	0	0	1	0	0	0	0	1	0	0	0

Step 6: Add multiplicand and shift.

-															
1 1	-1	- 1	Λ	Λ	Λ	-1	-1	Λ	Λ	^	^	^	4	^	~ I
1 1			11		13			- 11	11	- 11	13	- 11	- 1	41	21 I
1 4	-	-	U	v	U	-		•	v	•	U	U	-	v	v 1
-												****			_

Step 7: Shift right one place.

Step 8: Subtract by adding the complement of the multiplicand to the partial product.

for the final correct product of +2625.

#### PRECISION

Binary requires more digits to express comparable precision than the digits of a decimal number. In fact, it requires approximately 10 bits to express the same information as contained in 3 decimal digits, since  $2^{10}=1024$ , while  $10^3=1000$ . The actual number of bits required to satisfy the required precision can be determined by the general relationship,  $2^r=10^A$ , solving for x when you know the required value of A. Taking the logarithm to the base 10 of both sides of the equation, we have

$$x\log_{10}\left(2\right) = A$$

or

$$x = A/0.30103$$

So a 5-digit decimal number would require approximately 5/0.301 = 16.6 bits, which we would round up or down to 16 or 17 bits, as circumstances demanded, to express the equivalent precision of the decimal number.

If the decimal number does not range up to a full decade, you adjust for this by using a fractional value for A. For example, if the required precision is to express numbers up to decimal 500, then  $500 = 10^A$ , or  $A = \log_{10} (500) = 2.7$ . From this value we find that x = 2.7/0.301, or about 9 bits.

#### OCTAL AND HEXADECIMAL SYSTEMS

Because binary representations require long strings of digits to express numbers of useful precision, it has been found desirable to use other number systems having more admissible marks, and for which the conversions to and from binary are simple.

Table 2-4. Decimal, Octal, and Binary Equivalence

DECIMAL	OCTAL	BINARY
0	0	0
1	1	1
2	2	10
3	3	11
4	4	100
5	5	101
6	6	110
7	7	111
8	10	1000
9	11	1001
10	12	1010

#### **Octal System**

Since 8 is equal to  $2^3$ , we can form the octal equivalent of a binary number by simply grouping the bits in sets of three and assigning symbols to each element of the set. Table 2-4 lists the equivalencies for small integral values.

The conversion from binary to octal is trivial. The binary number is marked off in groups of 3 and the conversion performed by reference to decimal digits 0-7 of Table 2-4. The equivalent octal and binary representations are

The octal number is then written as  $7542_8$ .

The conversion from octal to binary is simply the reverse.

Octal	4	0	3	5	6
Binary	100	000	011	101	110

To add octal numbers we must use the rules for octal arithmetic. By reference to the octal addition table, Table 2-5, we can form sums. As two examples, we have:

$4,745_{8}$	$3,754_{8}$
$+3,643_8$	$+7,621_{8}$
$\overline{10,610_8}$	$\overline{13,675_8}$

Complementation of octal numbers is performed in the same manner as complementation of decimal or binary. In the case of octal, the 7's complement may be taken by subtracting the number in question from all 7's, using octal arithmetic which, in this special case, is the same as decimal arithmetic.

Table 2-5. Octal Addition Table

+	0	1	2	3	4	5	6	7
0	0	1	2	3	4	5	6	7
1		2	3	4	5	6	7	10
2			4	5	6	7	10	11
3				6	7	10	11	12
4					10	11	12	13
5						12	13	14
6							14	15
7								16

The 8's complement is then formed by adding 1, also using octal arithmetic. For example, the 7's complement of  $6720_{\theta}$  is

$$-\frac{7777}{-6720}$$

$$-\frac{1057_{8}}{}$$

The 8's complement is then

$$+\frac{1057}{1060_8}$$

Octal complementation can also be performed by complementing the binary equivalent and converting to octal. Since the processor representation is binary, the latter is often more convenient. To form the 8's complement of  $6720_8$  we first form the 2's complement of 110 111 010  $000_2$ , which is 001 000 110  $000_2$ . Converting this result to octal we have  $1060_8$ .

Octal multiplication is performed exactly as multiplication in the decimal system but using octal arithmetic. Referring to Table 2-6, we have

$$\begin{array}{rcl}
1735_8 &=& 989_{10} \\
\times & 46_8 &=& 38_{10} \\
\hline
13456 & & 7912 \\
\hline
7564 & & 2967 \\
\hline
111316_8 & & 37582_{10}
\end{array}$$

Table 2-6. Octal Multiplication Table

X	1	2	3	4	5	6	7
1	1	2	3	4	5	6	7
2		4	6	10	12	14	16
3			11	14	17	22	25
4				20	24	30	34
5					31	36	43
6						44	52
7							61

#### Hexadecimal

We chose 3-bit groups to form octal digits because we wanted a compact notation without introducing unusual symbols. While octal is commonly used as an intermediate notation for large computer systems having word lengths of 30 to 36 bits, microprocessors with 4-, 8-, and 16-bit organization for data words will more naturally use 4-bit groups. Since  $2^4 = 16$ , we can express numbers from 0 through  $15_{10}$  in a hexadecimal group. To do so we must introduce new symbols for decimal numbers 10 through 15. Because IBM selected A, B, C, D, E, and F, most manufacturers have followed suit (Bendix chose U, V, W, X, Y, and Z for their G15 and G20 computer systems in the late 1950's, but it didn't stick). Hexadecimal ("hex" for short) digits and their binary and decimal equivalents are shown in Table 2-7. We must however, define rules for hexadecimal arithmetic as we did for the binary and octal operation. Table 2-8 and Appendix A are the hexadecimal addition and multiplication tables, respectively, and provide sufficient definition to begin to work within the hexadecimal system. The following are three examples of hexadecimal arithmetic.

Addition of two hexadecimal numbers:

$$\begin{array}{ccc} 6E8_{16} & = & 1768_{10} \\ +3CD_{16} & = & +973_{10} \\ \overline{AB5}_{16} & = & 2741_{10} \end{array}$$

where the value of AB5<sub>16</sub> =  $(10 \times 16^2) + (11 \times 16) + 5 = 2560 + 176 + 5 = 2741_{10}$ 

**3** 

Table 2-7. Decimal, Hexadecimal (Hex), and Binary Equivalence

DECIMAL	HEXADECIMAL	BINARY
0	0	0
1	1	1
2	2	10
3	3	11
4	4	100
5	5	101
6	6	110
7	7	111
8	8	1000
9	9	1001
10	Α	1010
11	В	1011
12	С	1100
13	D	1101
14	E	1110
15	F	1111

Multiplication of two hexadecimal numbers:

$$\begin{array}{ccc} 1B3_{16} & = & 435_{10} \\ \times & 57_{16} & = & \times & 87_{10} \\ \hline BE5 & & & \\ 87F & & & \\ \hline 93D5_{16} & = & 37,845_{10} \end{array}$$

To form the 16's complement of a hexadecimal number, we simply subtract that number from all F's and add 1. The 16's complement of D439 is

#### NUMBER CONVERSIONS

The preceding operational rules for addition, multiplication, and subtraction apply to binary and binary-compatible systems. Division can be performed by reference to addition and multiplication tables, but should be used sparingly.

So far, the discussion has been limited to operations with whole numbers. Once in a number system, using the arithmetic of that system, fractions and integers are handled identically. However, when converting from one system to another, where the conversions cannot be made directly, the rules for operating on fractions are different than those for integers. For purposes of establishing rules for converting from one system to another, we propose the following definitions:

**radical point**—the symbol separating the integer digits from the fraction digits. *Decimal point* and *binary point* are terms used for specific cases.

familiar number system—the system whose arithmetic rules we are following. If we are using hexadecimal arithmetic, then hexadecimal is the "familiar" system, at least for the moment,

**foreign number system**—any other system than what we happen to be using at the moment. If we are using binary arithmetic, then decimal would be a "foreign" system.

Using these definitions, we can reduce the number of different rules we must follow to obtain number equivalents in various systems.

+	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F
1		2	3	4	5	6	7	8	9	A	В	č	Ď	Ę	F	10
2			4	5	6	7	8	9	Α	В	С	D	Ε	F	10	11
3 4				6	<i>7</i> 8	8 9	9	A	B C	C	D E	E	F 10	10 11	11 12	12 13
5					0	A	A B	B C	D	D E	F	10	11	12	13	14
6							Č	D	E	F	10	11	12	13	14	15
7								E	F	10	11	12	13	14	15	16
8 9									10	11 12	12	13	14 15	15	16	17
Á										12	13 14	14 15	16	16 17	17 18	18 19
В											•	16	17	18	19	1A
C													18	19	1A	18
D														1A	1B 1C	IC I
F															10	ID IE

Table 2-8. Hexadecimal Addition Table

#### **Converting Integers**

To convert an integer expressed in a familiar base to an equivalent one in a foreign base, apply the following rule:

Successively divide by the foreign base expressed as a familiar number, using familiar arithmetic, pick, off the remainders and form the resulting foreign number from these remainders. The remainder, as a result of the first division, is the least significant digit and the remainder, resulting from the division yielding a zero quotient is the most significant digit of the new number.

For example, convert 29610 to octal:

$$\begin{array}{c} 37 \\ 8 \overline{\smash)296} \\ \underline{24} \\ 56 \\ \underline{56} \\ 0 \end{array} \qquad \text{(1st remainder is } 0_8 \text{)} \\ \\ 8 \overline{\smash)37} \\ \underline{32} \\ 5 \qquad \text{(2nd remainder is } 5_8 \text{)} \\ \\ 8 \overline{\smash)4} \\ \underline{0} \\ \underline{4} \qquad \text{(3rd remainder is } 4_8 \text{)} \end{array}$$

The resulting equivalent octal number is 450.

Convert 450<sub>8</sub> to decimal:

$$\begin{array}{c|c}
35 \\
12 \overline{\smash)450} \\
\underline{36} \\
70 \\
\underline{62} \\
6
\end{array}$$
(1st remainder is  $6_{10}$ )

12 
$$\boxed{35}$$

$$24$$

$$11$$
(2nd remainder is  $9_{10}$ )

12  $\boxed{2}$ 
0
2
(3rd remainder is  $2_{10}$ )

The resulting equivalent decimal number is 296.

#### **Hartmann Conversion**

The following algorithm is quite useful for number conversion. It is called the Hartmann method and was originally published in *Computer Design*, April 1967, by Sigmund Hartmann. The advantage of this method is that it permits the use of *decimal* arithmetic when converting from a nondecimal to a decimal base. The rule can be stated as follows:

To convert an octal number to an equivalent number, using decimal arithmetic, first double the most significant digit of the octal number as though it were a decimal digit, then shift it one place right and subtract it from the original octal number using decimal arithmetic, successively choosing the resulting two most-significant digits, and then the three most-significant, etc. Continue this operation until subtraction is performed at the least significant digit position. The resulting number is the equivalent decimal integer.

#### Examples:

The general rules are stated in Table 2-9 for converting to a decimal base, together with a binary example. (Conversion

Table 2-9. Rules for the Hartmann Conversion Technique

RULES	EXAMPLE
(Decimal arithmetic is used exclusively)	Convert 1011 <sub>2</sub> to decimal
Subtract 10 from the old base Call this difference M    Multiply the Most Significant Digit of the number to be converted by M.    Shift the product from (2) one place to the right and add to the 2 most significant digits of the original number	M = 2 - 10 = -8 $(1)(-8) = -8$ $10(111)$ $-8$ $2(111)$
<ol> <li>Multiply the result from (3) by M.</li> <li>Shift the product from (4) one place to the right and add to it the product from (3) and the next most significant digit.</li> </ol>	$\begin{array}{c} (2)(-8) = -16 \\ 21 1  \\ -\frac{16}{5 1 } \end{array}$
6. Repeat the procedure of (4) and (5) until the least significant digit is re- ached. The result is the decimal equivalent	$(5)(-8) = -40$ $51$ $-\frac{40}{11_{10} = 1011_2}$

from decimal, of course, is quite conveniently done using conventional techniques.) For the mathematically inclined, a proof of this method can be found in Appendix B. The method can be used for conversion of hexadecimal numbers, but must be applied digit by digit because the symbols A through F are unique to hexadecimal making the method somewhat awkward. If desired, conversions can always be made by simply expressing the number in the new base as we have done earlier.

To convert  $A16C_{16}$  to decimal, form the following sum of products:

$$A16C_{16} = A(16^3) + 1(16^2) + 6(16) + C$$

Since  $A = 10_{10}$  and  $C = 12_{10}$ ,

$$A16C_{16} = (40,960 + 256 + 96 + 12)_{10} = 41,324_{10}$$

#### **Fractions**

So far we have considered only integers, whereas numbers expressed in most systems consist of both integers and fractions. Further, we must expect to truncate or round infinite fractions if we are to be able to stay within the limited number of digits in our processor. The problem is that a finite fraction in one system may very well be an infinite fraction in another. For example, decimal 0.6 becomes octal 0.46314631... and hexadecimal 0.1 becomes decimal 0.166666... . The following rule applies:

To obtain an equivalent foreign representation of a fraction expressed in a familiar system, multiply the fraction in the familiar system by the foreign base expressed as a familiar number, using familiar arithmetic. Use the digit appearing to the left of the radical point as the most significant digit of the fraction, and express this in the foreign base. Again multiply the resulting fraction only, and repeat until either an adequate number of digits is obtained or the precision of the resulting foreign number is equivalent to that of the original familiar one.

Example: convert  $0.7489_{10}$  to octal. We multiply by the octal base (8) expressed as a decimal number.

0.7489
8
5 0.9912
8
7 0.9296
8
7 0.4368
8
3 0.4944
8
2 0.9552

The resulting octal fraction is then 0.577326.

Example: convert 0.A72<sub>16</sub> to decimal. Since the decimal base is A expressed as a hexadecimal number, conversion is performed multiplying successively by A using hexadecimal arithmetic.

(	0.A72
	A
6	874
	A
5	488
	Α
2	D50
	Α
8	520
	Α
3	340
-	

The decimal equivalent is then 0.65283<sub>10</sub>.

The Hartmann method may also be used to convert fractions by considering them to be composed of a numerator and denominator, converting the numerator as an integer, and dividing through by the denominator expressed as a decimal integer, using decimal arithmetic.

An alternate scheme for the conversion of an *octal fraction* to an equivalent decimal fraction is stated without proof:

Initially multiply the least significant "good" digit of the octal fraction by 0.025 and add the product to the octal fraction using decimal arithmetic. Then move to the next least significant "good" digit and all following digits—use this digit group as the multiplicand. Now continue the process until the most significant digit has been included as the multiplicand. The result is the equivalent decimal fraction.

Example: convert 0.57738 to decimal.

0.577300		
+ 000075	=	$(0.0003) \times (0.025)$
0.57737500		
+00184375	=	$(0.007375 \times (0.025)$
0.57921875		
+01980468		$(0.07921875) \times (0.025)$
0.59902343		
+ 0.14975585	eschiler epithier	$(0.59902343) \times (0.025)$
$0.74877928_{10}$		

This should be rounded to  $0.7488_{10}$  (4 digits) to maintain nearly equivalent precision. (Some useless precision is implied, since 3 decimal digits aren't enough and 4 is too many.)

In addition to the converson methods discussed, a table of hexadecimal integer equivalents can be found in Appendix C together with a brief discussion of their use.

#### BINARY-CODED DECIMAL NUMBERS

Thus far we have been primarily concerned with binary and binary-derived systems used for the convenience of the processor. Because most of us prefer decimal, the binary-coded decimal (BCD) character set has been defined to permit communication with the processor in a decimal form. In fact, it is possible to perform an artificial arithmetic in this

pseudo-decimal system. Most hand-held calculators work entirely in BCD even though the internal arithmetic is more cumbersome and requires additional memory when compared with straight binary arithmetic. The advantage is that the input/output conversions normally needed to obtain the binary equivalent on input, and the decimal equivalent on output, are trivial when BCD is used. BCD representation is nothing more than the familiar 4-bit equivalents used for hexadecimal, but restricted to the decimal digits 0-9, as shown in Table 2-10.

The AMP typewriter is driven using BCD from the CPU, one digit at a time. Other operations and symbols (e.g., carriage return, line feed space, decimal point, and minus sign) are controlled by remaining unused 4-bit characters. Similarly, the keyboard inputs are coded in BCD when they arrive at the CPU.

#### **BCD** Addition

In the case of a 4-bit processor, BCD addition of positive numbers is performed easily as long as the sum is less than 10.

$$\begin{array}{ccc}
0101 & = & 5 \\
+0010 & = & +2 \\
\hline
0111 & = & 7_{10}
\end{array}$$

But when the sum is 10 or greater, difficulties arise, as in

$$\begin{array}{ccc}
0110 & = & 6 \\
+0111 & = & 7 \\
\hline
1101 & = & 13_{10}
\end{array}$$

Here the sum is  $13_{10}$ , which the CPU adder expresses as  $D_{16}$ . But two BCD characters are required to represent  $13_{10}$ , and

Table 2-10. BCD and Decimal Equivalence

	BCD	DECIMAL
	0000	0
ı	0001	1
ı	0010	2
1	0011	3
	0100	4
١	0101	5
١	0110	6
l	0111	7
1	1000	8
l	1001	9

these are formed by adding  $6_{10}$  to an *illegal* BCD character (1010, 1011, 1100, 1101, 1111) and then adding the resulting carry to the next digit position. This in effect, "skips over" the illegal characters, forming the proper BCD representation.

```
1101 = 13

0110 = 6 (binary to BCD correction)

10011 = 19_{10} = 13 BCD

carry
```

To obtain the proper answer of 0001 0011, zeros must be originally placed in the 4 bits of the most significant character set. When the C (carry flip-flop) is sampled, the resulting 1 is added in.

In the case of the AMP 8-bit adder, two instructions are provided to permit processing of BCD characters, two at a time. The first of these instructions is DC, and it causes a BCD 66 to be added to the accumulator prior to binary addition. The second instruction, DCC, is used after the addition has taken place, to correct the addition by adding a correction factor.

To provide sufficient information to determine whether or not a correction is needed, the AMP CPU uses two flag bits, called C and Q. The Q bit is set to one if a carry is generated in adding the four bits corresponding to the least significant BCD digit. The C bit is set to one if a carry is generated by the second BCD digit held in the CPU's 8-bit register. The Q is termed an *intermediate* carry, and this carry bit is set to zero after executing a DCC instruction. When the DCC instruction is issued, the states of the C and Q bits are examined, and the AMP hardware causes the appropriate correction factor (Table 2-11) to be added to the accumulator.

The following comments may help in understanding the rationale behind the correcton factors given in Table 2-11:

• If C = 0 and Q = 0 after the addition is complete, this indicates that no carries have been generated and that

С	Q	BINARY	HEXADECIMAL
0 1 0 1	0 0 1	10011010 10100000 11111010 00000000	9A A0 FA 00

Table 2-11, BCD Corrections

the 66 added initially to the accumulator must be removed. The reason for adding the 66 in the first place was to automatically correct any sum exceeding decimal 99. But if no carries were generated, then the sum is obviously less than decimal 99, so each BCD digit is in error. This situation is corrected by subtracting 66 from the accumulator, which is accomplished by adding the 2's complement of  $66_{16}$ , or  $9A_{16}$ . Carries generated by this operation are cleared by the CPU adder when the DCC instruction is completed.

- If C=1 and Q=0, the least significant digit (LSD) is correct, but the most significant digit (MSD) is in error. This is accomplished by subtracting  $60_{16}$ , which is the same as adding the 2's complement, which is  $A0_{16}$ . The Q is reset to zero, while the C remains one to indicate that the accumulator has added two digits that total more than decimal 99.
- If C=0 and Q=1, the MSD is correct and the LSD is in error. Therefore 6 must be subtracted from the LSD by adding the 2's complement of  $06_{16}$ , which is  $FA_{16}$ . The corrected sum is less than decimal 99, so both C and Q are reset to zero.
- If C = 1 and Q = 1, nothing more need be done since the sum is correct.

An example of BCD arithmetic is the addition of decimal 64 and 27, which would produce a carry in Q but not in C. The operations are as follows:

Load decimal 64	$0110 \ 0100 \ (C = 0, Q = 0)$
Add 66 correction (DC)	0110 0110
Sum	$\overline{1100\ 1010}$ (C = 0, Q = 0)
Add decimal 27	0010 0111
Sum	$\overline{1111\ 0001}$ (C = 0, Q = 1)
Add correction (DCC)	1010 0000
Final sum is decimal 91	$\overline{1001\ 0001}$ (C = 0, Q = 0)

#### **BCD Subtraction**

Subtraction is performed in the same manner as addition except that the subtrahend must be complemented. The sign is contained in C and the result is expressed in BCD 10's

complement if the number is negative. The one-digit (4-bit) case follows directly from 4-bit BCD addition. The 8-bit case is a bit more complex.

bit at left)

Example: (-4) + (-7) = -11.

Load $-4$ (2's complement)	1100
Add -7 (2's complement)	1001
Sum	1 0101 (note carry
A J.J. C	1010

Add -6 correction  $\frac{1010}{11111}$  Sum (complementary form)

Example: 25 - 76.

Load 25 (absolute value)	$0010 \ 0101 \ (C = 0, Q = 0)$
Add - 76 (10's complement)	1000 1010
Sum (both digits)	$\overline{1010} \ 1111 \ (C = 0, Q = 0)$
Add correction (Table 2-11)	1001 1010
Final sum is $-51$ (complemented)	$\overline{0100} \ 1001 \ (C = 0, Q = 0)$

Notice that a preliminary correction (adding 66) is not necessary for subtraction. The compensation defined by Table 2-11 is sufficient.

#### Conversions

Binary-to-BCD conversions may be performed by the methods discussed earlier in the chapter. For example, let's convert 0.11011101 to BCD.

Since the conversion is to a form of decimal number, the binary fraction should be multiplied by  $1010\ (10_{10}\ )$  using binary arithmetic, and the most significant BCD digits are picked off 4 bits at a time after each multiplication. Using the simpler form of binary multiplication by 1010,

We shift right once	0110	11101
Then right twice more	0001	1011101
3	$\frac{1000}{1000}$	1010001

We have multiplied by  $10_{10}$ , so the radical point is now shifted four places right. (Chapter 4 addresses the rules). The first BCD digit is 1000, or  $8_{10}$ . The remaining number, 0.1010001 is now multiplied by 1010

Shift right	0101	0001
Shift right twice more	0001	010001
Sum	0110	010101

The next BCD digit is 0110, or 6. Since 8 binary digits have the same precision as 2.4 decimal digits, it is only necessary to find 3 BCD digits, so the final step is

 Shift right
 0010 101

 Shift right twice more
 0000 10101

 Sum
 0011 01001

The final BCD digit is 0011 or  $3_{10}$  for a BCD equivalent of 0.863. This can be checked by observing that

$$\begin{array}{l} 0.11011101_2 = 0.5 + 0.25 + 0.0625 + 0.0312 + 0.0156 + 0.0039 \\ = 0.08632_{10} \end{array}$$

Integers can be converted as well, with the methods of this chapter, using division and picking off remainders. Remainders are not always easy to come by in a microprocessor, so a preferred method is to convert a fracton by assuming the binary point to be at the *left end* of the register, then moving the decimal point to the correct position after the conversion is complete. The danger here is the conversion may be in error by round-off or truncation, affecting the value of the least significant integral digit.

Further operations using binary, hexadecimal, and BCD in various programs will be discussed in later chapters dealing with the AMP instruction set and programming techniques.

# Chapter 3 Basic Microprocessor Logic

Logical operations can be reduced to a structured form, which is the basis for the mechanization of processor functions and for the organization of the program. These operations are performed on "sets" of things , where a *set* is defined as a collection of objects, all of which possess (or don't possess) an attribute or property. For example, all integers form a set, and all 8-bit microprocessors form another set. Sets may be combined by algebraic methods to form other sets. To discuss these operations, we will need a few definitions:

U is the universal set; it has everything in it.

N is the null set; it has nothing in it.

A *subset* is a set wholly contained within another set. For example, the set of prime numbers is a subset of the set of integers. Similarly, the null set is a subset of all sets, while all other sets are subsets of the universal set, and every set is a subset of itself.

The symbol  $\subset$  is used to denote a subset. For example, N $\subset$ U means that N is a subset of U. If A is a set, then A $\subset$ A. If B is a set and if A $\subset$ B and B $\subset$ A, then A = B, meaning that the two sets are equivalent.

The *union* of sets A and B is often termed the *logical sum* of sets A and B. This operation is denoted by writing A + B, and the result is another set which consists of all the things in A or B or both.

The *intersection* of A and B is often termed the *logical* product of sets A and B. This operation is denoted by writing  $A \circ B$ ,  $A \times B$ , (A)(B), or simply AB, and it defines a set which consists only of those things in both A and B.

We can now list some additional important properties of sets, using the preceding defined operations:

$$A + B = B + A$$

$$AB = BA$$

$$AA = A$$

$$A + A = A$$

$$AU = A$$

$$AN = N$$

$$A + N = A$$

If 
$$C \subset D$$
, then  $C + D = D$ ,  $CD = C$ 

Some of these properties are identical with those of ordinary algebra; others such as AA = A and A + A = A are not.

Another operation, termed complementation, is needed. The *complement* of A consists of all things which are not in A, and the complement of A is normally denoted as  $\overline{A}$  or A'. Thus,

$$A + \overline{A} = U$$
 $A\overline{A} = N$ 
If  $C \subset D$ , then  $\overline{D} \subset \overline{C}$ 

One last operation definition is quite useful. It is normally termed the *exclusive OR*, often written as  $\oplus$ . A  $\oplus$  B consists of those things which belong to A or to B, but not to both. If A and B are binary numbers, the exclusive OR can be thought of as an *add without carry*. This function is useful in mechanizing binary adders, as we shall see a bit later.

A truth table for the  $\oplus$  function is:

A	В	$A \oplus B = C$
0	0	0
0	1	1
1	0	1
1	1	0

An interesting property of  $\oplus$  is if  $C = A \oplus B$ , then  $B = A \oplus C$  and  $A = B \oplus C$ .

A	C	A + C = B	B + C = A
0	0	0	0
0	1	1	0
1	1	0	1
1	0	1	1

This property has been used to encrypt and decrypt messages using the same secure bit pattern at both sender and receiver.

#### INTRODUCTION TO BOOLEAN ALGEBRA

The techniques described here were first organized by George Boole in 1847 and published in *Laws of Thought* in 1854. Boolean algebra considers variables that exist in one of two states (0 and 1), and this is directly applicable to the binary integers. This Algebra may be defined in terms of two *binary* operations (an operator mapping two Boolean variables into one Boolean variable) and a *unary* operation (an operator mapping one Boolean variable into one Boolean variable). The binary operators are + (OR) and • (AND).

$$0+0=0$$
  $0 \cdot 0 = 0$   $0 \cdot 0 = 0$   $1+0=1$   $0 \cdot 0 = 0$   $1 \cdot 1 = 1$   $1 \cdot 1 = 1$ 

The unary operator is variously called the *prime*, *bar*, *complement*, or *NOT* operator, which are defined as

$$0' = \overline{0} = 1$$
$$1' = \overline{1} = 0$$

The OR operator is analogous to switches in parallel, while the AND operator is analogous to switches in series, if we define a "1" as representing a closed switch and a "0" as representing an open one. Logically, both OR and AND have intuitively satisfying meanings, that is, if a "1" is defined as representing a true statement and a "0" one which is false, then the Boolean AND operator becomes equivalent to the logical "and," and the Boolean OR to the logical "or."

The laws or operations of Boolean algebra follow immediately from the following operator definitions.

1. Complementation:

$$A + \overline{A} = 1 \quad A \cdot \overline{A} = 0$$

2. <u>Involution</u>:

 $\bar{A} = A$ 

3. Intersection:

$$1 \cdot A = A \quad 0 \cdot A = 0$$

4. Union:

$$1 + A = 1 \quad 0 + A = A$$

5. Idempotent:

$$A + A = A$$
  $A \cdot A = A$ 

Boolean variables also possess certain of the common algebraic properties.

6. Boolean operations are commutative:

$$A \cdot B = B \cdot A \quad A + B = B + A$$

7. Boolean operations are associative:

$$A + (B + C) = (A + B) + C = (A + C) + B$$
  
 $A(BC) = (AB)C = (AC)B$ 

(We drop the dot symbol at this point and replace it by parentheses or the juxtaposition of AB).

8. Boolean operations are distributive:

$$A(B + C) = AB + AC$$

The verification of the commutative associative, and distributive operations can also be done by truth tables. Armed with this knowledge, we can prove identities by algebraic manipulation.

Example 1:

Example 2:

$$A + \overline{A}B = A(1 + B) + \overline{A}B$$

$$= A + AB + \overline{A}B$$

$$= A + B(A + \overline{A})$$

$$= A + B$$

The identity of Example 2 is an important one to recognize and is commonly used to simplify Boolean expressions.

Example 3: Does  $\overline{A} + \overline{B}$  equal  $\overline{A}\overline{B}$ ? Here we will prove that  $\overline{A} + \overline{B} + AB = 1$ , and  $(\overline{A} + \overline{B})$  (AB) = 0, and deduce that since both examples are true, then




Fig. 3-1. Venn diagram

AB is the complement of  $\overline{A} + \overline{B}$  and therefore  $\overline{A}\overline{B} = \overline{A} + \overline{B}$  (involution law).

$$\overline{A} + \overline{B} + AB = (\overline{A} + AB) + \overline{B}$$
  
=  $(\overline{A} + B) + \overline{B}$  since  $\overline{A} + AB = \overline{A} + B$  (see example 2)  
=  $\overline{A} + (B + \overline{B})$   
=  $\overline{A} + 1$   
= 1

This and its dual,  $(\overline{A+B})=\overline{AB}$ , are examples of De Morgan's theorem and are especially useful. It may be illustrative at this point to introduce and use Venn diagrams to provide a visual realization of De Morgan's theorems.

In Fig. 3-1 consider all A as contained within the area having horizontal shading and B within the area having vertical shading. The unshaded area represents those elements which belong neither to A nor to B. Then A+B is denoted by the entire shaded area (whether horizontal or vertical). The representation of  $(\overline{A+B})$  is exactly the unshaded area, which of course is not A and not B  $(\overline{AB})$ .

#### VEITCH DIAGRAMS

This form of graphical presentation, also referred to as a Karnaugh map, is very useful in the reduction of Boolean expressions. Consider the Boolean expression  $\overline{ABC} + A\overline{BC} + A\overline$ 

$$AB\overline{C} + A\overline{B}\overline{C} = A\overline{C}(B + \overline{B}) = A\overline{C}$$

A term of the form ABC is called a *minterm* since it covers the minimum area of the diagram. Conversely, A, B, and C are called *maxterms* since they cover the maximum area that can be occupied by a single term.

Returning to the original expression  $\overline{ABC} + AB\overline{C} + A\overline{B}$ , shown in Fig. 3-3, by recognizing the areas covered, we can regroup as  $A\overline{C} + \overline{B}C$ , which is certainly simpler by most criteria than the original expression. A reduction by algebraic manipulation would require several steps:

$$\overline{A}\overline{B}C + A\overline{B} + AB\overline{C} = \overline{A}\overline{B}C + A(\overline{B} + B\overline{C})$$

$$= A(\overline{B} + \overline{C}) + \overline{A}\overline{B}C$$

$$= \overline{B}(A + \overline{A}C) + A\overline{C}$$

$$= \overline{B}(A + C) + A\overline{C}$$

$$= A\overline{B} + \overline{B}C + A\overline{C}$$




Fig. 3-2. Three-term Veitch diagram.




Fig. 3-3. ABC + AB + ABC plotted using a three-term Veitch diagram.

Here, if we had not seen the Veitch diagram, we might have been tempted to stop. However, it is clear from the diagram that  $A\bar{B}$  is wholly contained within  $A\bar{C} + \bar{B}C$ . This can be shown by multiplying  $A\bar{B}$  by a "well chosen" unity,  $C + \bar{C}$ , so that:

$$\overline{AB} + \overline{BC} + A\overline{C} = \overline{AB} (C + \overline{C}) + \overline{BC} + A\overline{C}$$

$$= \overline{ABC} + \overline{ABC} + \overline{BC} + \overline{AC}$$

$$= \overline{AC} (1 + \overline{B}) + \overline{BC} (1 + \overline{A})$$

$$= \overline{AC} + \overline{BC}$$

Veitch diagrams can be used for the graphical reduction of Boolean expressions of any number of variables. However, as the number of variables increases, the use of the Veitch becomes more cumbersome and the recognition of equivalences more difficult. But minterms can always be combined if they are adjacent in the same row or column, or at opposite ends of the same row or column.

#### **BINARY ADDERS**

An elemental function of the AMP processor is one of adding two 8-bit numbers. To perform the addition as fast as possible, the AMP processes all eight bits during one major clock period. This is called *parallel addition*. However, to better understand the summing operation and the logic required, we will first describe a one-bit-at-a-time or *serial adder*.

#### The Serial Adder

The serial adder consists of a shift register in which inputs are partial 1-bit sums. These are inserted at one end, then shifted one digit position each clock pulse. A means of generating each partial sum and associated carry is provided

by logic external to the shift register. We have chosen for discussion an 8-bit, right circular shift register (Fig. 3-4), identifying the bit positions as  $A_0$  through  $A_7$ , and the controlling clock as  $\phi$ .

Data modification can take place only when the clock pulse is true assuring synchronous operation. The logic for the shift register is then

$$A_7 = A_0 \phi$$
  $A_3 = A_4 \phi$   
 $A_6 = A_7 \phi$   $A_2 = A_3 \phi$   
 $A_5 = A_6 \phi$   $A_1 = A_2 \phi$   
 $A_4 = A_5 \phi$   $A_0 = A_1 \phi$ 

where each memory position in Fig. 3-4, except  $A_7$ , merely copies the one to its left.

Since we want the clock to be enabled only during the time we wish to perform the addition, the storage elements must be able to hold data for long periods of time. Such storage elements are termed static elements, as opposed to dynamic elements that must be actively refreshed periodically. The adder mechanizes the binary sums appearing in Table 2-3, where the inputs to the adder are the addend (A), the augend contents of memory (M), the carry bit (C), the initialization timing pulse  $(T_0)$ , and the sum digit (S). Then from Table 2-3 the 1-set and 0-set terms for the sums are

$$\begin{aligned} \mathbf{1}^{S} &= (A_0 \ MC + A_0 \ \overline{M}\overline{C} + \overline{A}_0 \ M\overline{C} + \overline{A}_0 \ \overline{M}C) \phi \\ \mathbf{0}^{S} &= (\overline{A}_0 \ \overline{M}\overline{C} + A_0 \ M\overline{C} + A_0 \ \overline{M}C + \overline{A}_0 \ MC) \phi + T \\ \text{The 1-set and 0-set terms for the carry (C) are} \\ \mathbf{1}^{C} &= (A_0 \ MC + A_0 \ M\overline{C} + A_0 \ \overline{M}C + \overline{A}_0 \ MC) \emptyset \\ \mathbf{0}^{C} &= (\overline{A}_0 \ \overline{M}C + \overline{A}_0 \ M\overline{C} + A_0 \ \overline{M}\overline{C} + \overline{A}_0 \ \overline{M}\overline{C}) \phi + T_0 \ \phi \end{aligned}$$

Figures 3-5 and 3-6 are the Veitch diagrams for the 1-set sum and carry logic. The clock is not shown since it is common to all terms. Also  $T_0$  (which resets the sum and carry to start off the addition with a clean slate) is not shown either. The pattern in Fig. 3-5 suggests no simplification since no adjacent squares are covered. Many alternate forms, including the use of the exclusive OR, have been used. Their attractiveness is




Fig. 3-4. Clocked right-circular shift register.




Fig. 3-5. Veitch diagram: One-set sum logic terms.

dependent upon the hardware used to mechanize the adder, but for our purposes this is an adequate form.

The pattern in Fig. 3-6 suggests the following simplification:

$$\mathbf{1}^{\mathbf{C}} = (\mathbf{A}_0 \ \mathbf{C} + \mathbf{M}\mathbf{C} + \mathbf{A}_0 \ \mathbf{M}) \boldsymbol{\phi}$$

The 0-set sum logic covers the Veitch squares not covered by the 1-set terms, so no further simplification is evident by this analysis. The 0-set carry, however, can be simplified to:

$$0^{C} = (\overline{M}\overline{C} + \overline{M}\overline{A}_{0} + \overline{A}_{0}\overline{C})\phi + T_{0}\phi$$

The functional or schematic mechanization of microprocessor systems is often depicted using symbolic logic elements to represent the required Boolean expressions. In addition to the functions discussed, the use of NAND and NOR logic is quite common. (NAND is a contraction for NOT AND, and NOR for NOT OR.) Logic symbol conventions have been locally adopted (but are by no means standard) to represent the various logic functions: one commonly used set is shown in




Fig. 3-6. Veitch diagram: One-set carry logic terms.

Fig. 3-7. Using these symbols a schematic diagram of a serial adder is shown in Fig. 3-8.

#### The Parallel Adder

With today's integrated circuit technology, there is no longer a need to accept the time delay associated with one-bit-at-a-time operation in order to save hardware. All microprocessors use parallel arithmetic. The AMP (Rockwell PPS-8) adder is 8 bits in length, accepts 2 parallel inputs




Fig 3-7 Logic element symbols.




Fig. 3-8. Schematic diagram of an 8-bit serial adder,  $1^{\text{C}}$  and  $0^{\text{C}}$  not shown.

Table 3-1.

a <sub>i</sub> b <sub>i</sub> c <sub>i</sub>	s <sub>i</sub> ≖a <sub>i</sub> + b <sub>i</sub>	s <sub>i</sub> ≖s <sub>i</sub> + c <sub>i</sub>
0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 1 1 1	0 0 1 1 1 0	0 1 1 0 1 0 0

(A and B) and an initial carry ( $C_0$ ). From this data, the adder generates a sum (S). The process is as follows:

A and B are both binary fractions such that

$$A = a_7/2 + a_6/4 + a_5/8 + \circ \circ + a_0/2^8$$
  
 $B = b_7/2 + b_6/4 + b_5/8 + \circ \circ + b_0/2^8$ 

The sum is:

$$S = A + B = S_7/2 + 2_6/4 + \cdots + S_0/2^8$$

The 1° term from the serial adder is

$$\mathbf{c}_{i+1} = \mathbf{a}_i \, \mathbf{b}_i \, + \mathbf{a}_i \, \mathbf{c}_i \, + \mathbf{b}_i \, \mathbf{c}_i$$

As an alternate mechanization to the more straightforward AND and OR Logic, the AMP uses exclusive-OR elements to simplify the mechanization somewhat, with the result that

$$\begin{split} S_i &= a_i \ \oplus b_i \ \oplus c_i \\ c_i &= (a_{i\cdot 1} \ \oplus b_{i\cdot 1}) \, c_{i\cdot 1} \ + \, a_{i\cdot 1} \, b_{i\cdot 1} \end{split}$$

The generation of a sum digit using exclusive-OR logic is done according to the truth table in Table 3-1. A mechanization of the sum generation is illustrated in Fig. 3-9, where the  $\it carry$   $\it into$  (CIN) terms represent the inputs generated by the  $\it c_i$  equations.

For the parallel adder, the logic equations for  $\mathbf{c}_i$  are generated as  $CIN_i$  terms, the first four of which are as follows:




Fig. 3-9. Partial schematic diagram showing generation of sum terms with exclusive-OR gates.

```
\begin{array}{l} CIN_0 \ = \ (C) \ (ADD) \\ CIN_1 \ = \ (C) \ (ADD) \ (a_0 \ \oplus \ b_0 \ ) \ + \ (a_0 \ b_0 \ ) \ (ADD) \\ CIN_2 \ = \ [(C) \ (ADD) \ (a_0 \ \oplus \ b_0 \ ) \ + \ (a_0 \ b_0 \ ) \ (ADD) ] \\ \ (a_1 \ \oplus \ b_1 \ ) \ + \ (a_1 \ b_1 \ ) \ (ADD) \\ CIN_3 \ = \ \{ [(C) \ (ADD) \ (a_0 \ \oplus \ b_0 \ ) \ + \ (a_0 \ b_0 \ ) \\ \ (ADD) \ ](a_1 \ \oplus \ b_1 \ ) \ + \ (a_1 \ b_1 \ ) \ (ADD) \} \\ \ (a_2 \ \oplus \ b_2 \ ) \ + \ (a_2 \ b_2 \ ) \ (ADD) \end{array}
```

Figure 3-10 illustrates the logic generation of the first three CIN terms. By now you can see that a pattern is evident in both the logic and equations. Instead of setting the carry flip-flop, as was done in the serial adder, the set logic is duplicated in each stage and combined with the  $A_i$  and  $M_i$  terms. As a result, the carry into bit position 8 looks like quite a mess, but Fig. 3-10 illustrates that the various CIN terms are generated successively and used as the input to the next group of logic gates. Thus, while the logic equations may look formidable, the actual logic circuits consist merely of repetitive stages, each of which generates another CIN term.


The ADD input in Fig. 3-10 is the add mode control, which is made true when an addition is commanded. Note that the stage of the carry flip-flop itself need not change during the 8-bit addition, but it will normally be set or reset depending upon the presence or absence of a carry out from the eighth bit

position at the completion of the addition. The AMP uses this carry flip-flop in the instruction ADI (add immediate and skip or carry out), which is explained in Chapter 5. With this instruction, the previous state of the carry flip-flop is preserved, even though an addition has taken place.

#### **Four-Phase MOS Logic**

It is now necessary to say a few words about the use of four-phase MOS logic. The basic processor clock is composed of two separate, but synchronized clocks, A and  $\overline{B}$ . From these two timing sources, four clock signals are determined, and these are denoted  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$ ,  $\phi_4$ . The time during which each is true in relationship to A and  $\overline{B}$  is shown in Fig. 5-14.

The use of separate, phased clocks permits multiple functions to be performed serially in one major clock period. The parallel adder takes advantage of this fact to propagate






Fig. 3-10. Generation of carry-in terms for bits 0, 1, and 2.

the carry from the least to the most significant digit position in one major clock time. Carry determination is the hang-up of parallel adders, since the carry into bit position *i* is not known until position i-1 has been processed. If this delay is accepted, an 8-bit adder cannot generate a sum in four minor clock periods. But because MOS logic is used, it is not necessary to propagate both 1-set and 0-set terms. Instead, only the 1-set need be considered. (It so happens that the complement is propagated in the PPS-8, but this is simply a matter of needing the complement itself for other logic.)

MOS dynamic logic operates by gating signals. Either a particular gate conducts or it does not. For four-phase MOS logic, the clock times are used to control three sequential modes of operation: precharge, sample (or evaluate) and hold. During precharge, selected gate capacitors are charged negatively. During sample, a controlled set of capacitors are discharged, allowing their previous stage to determine the voltage on other capacitors, thus transferring the information. During hold, the capacitors simply hold their charge.

## Chapter 4 Fixed-Point Arithmetic

An observant programmer once remarked that "life is too short to write more than one fixed-point program." The trouble lies in the fact that the microprocessor does not keep track of the position of the radical point (or binary point). It neither knows nor cares where the programmer places it. This means that the programmer must provide a method of keeping such records externally or write a separate program designed to keep the records for him. Obviously, the nuisance involved might not appeal to some programmers, but there are many simple applications where fixed-point arithmetic is quite satisfactory.

#### CONVENTIONS

The usual convention is to consider all numbers in the processor memory as being less than or equal to one in absolute value. This definition permits the establishment of a reference position by placing the binary point between the most significant digit and the sign bit of the data word. Thus the sign bit is zero if the number is positive, and one if the number is negative. For example, the numbers +0.5 and -0.25 would be represented like this:

where the arrowheads mark the location of the binary point.

It is this "fixing" of the reference that gives rise to the term *fixed point*. Other more convenient techniques are available in which the service program keeps track of the binary point for you. These techniques are known as *floating point*, and they are discussed in Chapter 7.

A 2's complement processor cannot contain a +1 under these rules, but it can hold a -1, as 10000000. Note that this is truly a -1, for if it is added to +0.5, which is 01000000, the result is -0.5, or 11000000.

The preceding numbers are considered as being in *machine units*, or in a *binary scale* of zero. We shall define this binary scale, using the letter B, as the number of digit positions to the right of the zero position that the binary point must be shifted to obtain the proper value of the number. Thus for each piece of fixed-point data, there must be an associated binary scale.

The reason for requiring a binary scale is illustrated by the following number held in memory, for which different binary scales may be assigned.

$$-B \stackrel{\boxed{0 \ 1 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0}}{\longrightarrow} + \overline{B}$$

For B = 0, the value of this number is +0.1101.

For B = 1, the value is +1.101

For B = 7, the value is +1,101,000.

For B = 10, the value is +1,101,000,000.

For B = -3, the value is +0.0001101.

Note that the binary point of the number need not fall within the register. Leading or trailing zeros may be attached to the number in memory as required to form the proper magnitude. Normally numbers should be held at a scale such that there are no leading zeros in memory (or leading ones if the number is negative and in complementary form), which is to insure maximum utilization of the available bit positions. This situation is termed the *minimum* binary scale, for which values can be found in Appendix D.

A number cannot be held at a scale less than the minimum scale. Any attempt to do so will result in an incorrect representation by the processor. When this occurs during an arithmetic operation, the unfortunate result is known as overflow. For example, the number  $30_{10}$  can be held at B=5, for which the binary representation is

But the number cannot be properly held at B=4, or the result would look like this

which the processor might interpret as a negative number because of the one shifted into the sign bit position.

Fixed-point arithmetic involves a deliberate effort on the part of the programmer to maintain a running account of the magnitudes of the variables encountered throughout the program. Fortunately, this effort can be organized acording to well-defined rules.

### SCALING RULES FOR FIXED-POINT ARITHMETIC OPERATIONS

Whenever fixed-point arithmetic is used, the binary scale of the quantity at every step in the calculation must be considered. To assist in keeping accurate account of the magnitudes, it has been found useful to include the binary scale of the result of each arithmetic operation in the program comments. (In the following examples, the binary scale associated with each number is shown in parentheses.)

#### Addition

The binary scale of the addend must be equal to that of the augend. This also happens to be the binary scale of the sum, though an adjustment in scale may be required in the sum to prevent an overflow condition. For example,  $8_{(+4)} + 2_{(+4)} = 10_{(+4)}$  appears in the processor as

Example: Add  $7_{(+3)}$  and  $9_{(+4)}$ . Since the addend is stored at a different binary scale than the augend, it will first be necessary to shift at least one position in order to have equal binary scales. But shifting the 7 to the right one place to give both numbers a binary scale of +4 is not adequate since the

sum of the two numbers is 16, or  $2^4$ , and so requires a minimum binary scale of +5 to prevent overflow. Only by shifting both numbers to obtain a binary scale of +5 will the accumulator be able to accommodate the sum without overflow. Thus the addition must take place as  $7_{(\pm 5)} + 9_{(\pm 5)} = 16_{(\pm 5)}$ .

#### Subtraction

The binary scale of the subtrahend must be equal to that of the minuend. This is also the binary scale of the difference. The binary scale for each subtraction should be chosen to accommodate the subtrahend, minuend, and difference.

Example: 36 - (-40) = +76. The minuend and subtrahend both have a minimum binary scale of +6 since they are numerically less than  $2^6 = 64$ . However, the difference is equal to +76, which has a minimum binary scale of +7. Thus, the minuend and subtrahend must be shifted so that B = +7 for each, and then the difference will be accommodated in the accumulator without overflow.

#### Multiplication

The binary scale of the product is equal to the sum of the binary scale of the multiplicand and the binary scale of the multiplier.

A few current processors have multiplication capability built into their hardware, but most require programmed subroutines. In either case the rule for the binary scale must be adhered to if overflow is to be prevented. This rule will also yield the largest possible number of significant digits for the product, though the potential presence of leading zeros in the product may mean that the product will not always be at its minimum binary scale. The number of digits that are significant, of course, depends upon the number of significant digits in the original data.

Example:  $(-526) \times (3867) = -2,034,042$ . Here the binary scales of the multiplicand and multiplier are +10 and +12, so the product must have B=+22. In this case the product is more than  $2^{20}$  but less than  $2^{21}$ , indicating that the adjusted scale of the product is B=+21 since there is one leading zero when B=+22.

#### Division


The binary scale of the quotient is equal to the binary scale of the dividend minus the binary scale of the devisor. The

divisor must be greater in magnitude than the dividend as they are positioned in the registers.

Few commercially available processors at this writing have hardware division capability. There are algorithms available from which to program a division subroutine (see Chapter 6), but all will require adherence to the division rule.

Example:  $124 \div 63 = 1.97$ . Here the dividend has B = +7 and the division has B = +6. The quotient then has B = 7 - 6 = +1. Since a subtraction is involved in figuring the binary scale of the quotient, it is possible for the quotient to have a binary that is larger than that of the dividend.

When performing division, the binary representation is often written in groups of four, to correspond to hexadecimal notation, but this grouping is only for our convenience and does not exist in the processor. The numbers in the preceding example would then be written as



Note that even though the divisor is larger than the dividend, both are positioned in their respective registers as required by their minimum binary scale. This is a necessary and sufficient condition to insure proper division. Of course, after completion of the division, it may be necessary to shift the position of the quotient to obtain a proper minimum binary scale.

#### Exponentiation

The binary scale of a number raised to a positive integral power is equal to the product of the original binary scale and the power to which the number is raised.

Most operations of evaluating powers of numbers involve raising a number to a positive integral power, such as  $a^2$  and  $n^8$ . But this process really amounts to successive multiplications in which the number is multiplied by itself the required number of times. Thus  $n^3$  would be evaluated as  $n \times n \times n$ , where the scaling rule is applied to each successive product. For example, if n is at a binary scale of 4, the binary scale of  $n^2$  would be  $n^2 + n^2 +$ 

base of  $n^2$ , which is 8, would be added to the base of n, which is 4, to obtain a new base of 12. However, using the exponentiation rule, the same result would be arrived at since  $4 \times 3 = 12$ . And since the entire operation is the result of successive multiplications, overflow cannot occur in this simple form of exponentiation.

### **Root Extraction**

Root extraction is, of course, a form of exponentiation using fractional exponents, such as  $a^{1/2} = \sqrt{a}$ . The same scaling rule applies to root extraction as to the case of simple exponentiation, but with one catch—the resulting binary scale must be modified if the product of the number base and the exponent results in an answer that is not an integer. This modification can take one of two forms:

- 1. The mantissa can be shifted, with corresponding additions or subtractions to the binary scale.
- 2. The fractional portion of the binary scale can be converted into an equivalent multiplying factor that is used to correct the mantissa value.

Example: Find the square root of 5. The number 5 would be held in the register at B=3, so the mantissa, or fraction, would appear as

But  $3\times0.5=1.5$ , and this is not an acceptable base. This problem can be fixed in this case by shifting the mantissa one place, thereby changing the base to 4, and  $4\times0.5=2$ , which is an integer. The mantissa would then appear as

The calculated square root (2.236...) is then held at B=2 as

			***************************************				
0	1	0	0	0	1	1	1

There is also an alternate method for computing the square root of 5, and this method entails taking the square root of the mantissa as if it were a number held at B=0. In the preceding example, the binary number would be interpreted as  $0.101_2$  or  $0.625_{10}$ . The square root is computed directly and

is approximately  $0.791_{10}$  and this would appear in the register as

Now by applying our rule, the binary scale of the answer should have been  $3\times0.5=1.5$ . The fractional part (0.5) can be removed by simply multiplying the mantissa of our answer by a predetermined constant of  $2^{0.5}=\sqrt{2}$  at a binary scale of 1, following the usual rules of multiplication. Thus,  $0.791\times1.414=1.118_{10}$ . Increasing the base by the remainder (that is, 1.5-0.5=1) doubles the result, yielding  $2.236_{10}$  which is held at B=2 as before.

Similarly, all real exponents can be expressed as the sum of an integer and a fraction (negative exponents included), so the real cases are covered here. It may happen that the multiplicative constant needed is a bit difficult to compute, such as  $2^{0.31415}$ , but it will nevertheless be a constant and can always be calculated beforehand.

The advantage of using a multiplicative constant to take care of the fractional part of the exponent lies in the fact that it does not require excessive shifting of the mantissa, as the first example required. Any shifting will usually be to the right, and if the root is a nasty one, say  $n^{\rm POL}$ , several right shifts (11, 22, 33, etc.) may have to be made to find an integer number for the binary scale. In fact there is real danger that the mantissa may disappear altogether as it is shifted entirely out of the register. So, even though method 1 may be simpler, method 2 affords more precision.

### Precision

So far, we have been primarily concerned with avoiding an overflow condition. Also damaging, in the sense that the result will be in error, is loss of precision. In the extreme case, you may find an erroneously computed result of zero because sequential calculations have been performed at binary scales greater than the minimum, and the register length was insufficient to hold enough significant digits with numbers so scaled. This sad condition is termed *underflow* though purists restrict the use of this term to floating-point arithmetic (see Chapter 7). In either event, the result is an unexpected zero.

Most processors have an overflow flag that can be tested to determine whether or not an overflow has occurred since

that last time the flag was tested or reset. AMP uses the carry flip-flop for this purpose. No microprocessor today provides a similar protection for underflow.

To maximize precision and avoid underflows, use binary scales as near the minimum as possible. Where the result of a previous computation is not at the minimum scale, it is better to shift the result left and then perform the required arithmetic, rather than doing further operations prior to rescaling.

It may be that the word length that was originally chosen was simply insufficient to hold enough bits to maintain the required precision, even though minimum or near-minimum scales were used throughout. If this occurs, there is no option other than to increase the operating word length by adding bytes. This is generally awkward to do once the program is written. Memory fields must be expanded, counter limits changed, and addresses modified to accommodate these new bytes. Careful analyses will help, but there are no sure-fire systems that easily yield the minimum required word length. Two configurations to be wary of are:

- The subtraction of two nearly equal numbers. Look for a possible problem, reordering or reformulating the program to avoid this precision loss or by deferring it as late as possible in the computational cycle.
- 2. Division. This is very often troublesome since the problem must be scaled to provide for the combination of the smallest denominator and the largest numerator. Other number pairs will yield smaller quotients and hence significance is likely to be lost at these points in the problem. While similar precision loss can occur all operations, the range of quotient values is often larger than the range of sum and difference values for many real problems. The best answer is to use the divide operation sparingly. Where necessary, a test may be added in the program to examine the values of the numerator and denominator and, where necessary, to rescale either or both to provide for a smaller scale to properly contain the quotient.

For most real problems the scale factor will have included a physical quantity (minutes, feet, radians, etc.). These units

of course are handled externally in identical fashion to the familiar dimensional analysis. For example,

$$\frac{[A_{\iota+2\iota} \ feet] \ [B_{\iota+3\iota} \ pounds]}{[M_{\iota+1\iota} \ seconds] \ [N_{\iota0\iota} \ seconds]} = P_{\iota+4\iota} \ ft\text{-lb/sec}^2$$

The first topic of Chapter 12 will be concerned with more complex (less natural) numeric scale factors when there is an advantage to be gained from their use in instruction count or computational speed.

# Chapter 5 Basic Microprocessor Programming

Program development can be thought of as occuring in four steps—specifying requirements, flow charting, coding, and testing. These steps are explained as follows:

Specifying Requirements. The programmer should have available, at the start, a complete set of demands on the program. Input data magnitudes and format; maximum allowable solution times; equations to be solved; output requirements and formats. The problem should usually be well understood before the programmer proceeds any further.

Flow Charting. The flow chart is a picture of the program paths. It is a very necessary tool. Flow charts are often prepared in conjunction with the generation of specifications and modified as the requirements change to fit within the hardware constraints. Because you are using a microprocessor, you will find that you will be concerned about available time and memory to a greater degree than when programming a larger computer system. This is part of the fun—to successfully solve a constrained problem using ingenuity. A complete but not necessarily detailed flow chart should be available before the coding is begun.

Coding. Using the manuals prepared by the manufacturer, examine the programming aids and input forms, then decide which form you wish to use. Virtually no one generates code in pure machine binary or hexadecimal since assembly programs are available for all microprocessor systems on the

market. Assembly programs usually generate one machine instruction for each input statement, also providing some rudimentary error checks, a more-or-less readable listing (see Fig. 5-1), and the ability to conveniently replace or relocate blocks of code. Assembly programs often can be run on the microprocessor for which they assemble code, provided sufficient memory and the right peripheral equipment are available. More often, they are run on other, larger machines, generating outputs that can be read into the PROM or used to generate ROM masks. Such assemblers are known as *cross assemblers*.

Testing. The testing or checkout phase normally begins with a code check at the desk to remove obvious errors. The program is then entered into a PROM and executed to assure that it functions logically and runs to completion. When the program passes these preliminary tests, numerical results from the program are compared with predetermined answers from a set of test problems. The complexity of this checkout is normally determined by the programmer himself—he should be reasonably assured that there are no errors or "bugs" remaining. Trace routines, simulators, emulators, etc., are often made available by the manufacturer to somewhat simplify the task of detecting and removing program errors (see Chapter 8). A common misconception among programmers concerns the time required to adequately check out a program. Almost all seriously underestimate this effort for significant programs—the checkout phase will normally take about half of the total calendar time needed to develop the program.

Let's assume that the program requirements have been properly stated, since we can't do much about that step here, and proceed to a discussion of program organization and flow charting.

### FLOW CHARTS

The flow chart in Fig. 5-2 doesn't represent a mathematical problem, but does demonstrate the pictorial value of such a chart. Sequences of activities can be easily seen, as can points at which decisions are made, yielding one of two or more possible courses of action. Loops are defined where one of the two possible paths is to go back and perform and same (or almost the same) activity again. Functional as

S48.		ooseeooseeooseeooseeooseeooooseeoooo «XZIWN	S AND EXPONENT ADJUSTMENTS OF X" REGISTER .		ixel = 0 ?	A PO	t								;	XeZ II C v		SHIFT LEFT XO REGO			FXP < EXP =		<b></b>
SOURCE STATEMENTS		NML Z	SHIFT	NONZER	R=03	Z.	LFTJS	X a X	c				¥	<b>Ģ</b>				LSFT	0° x	N° X	E E	!	LFTJSI
	ORG	18 0000000	OPERFURMS LEFT	SI USW II WED IS	NMLZX " BL	PO	œ	LX	LAI	20	S		LFT.JST LAI	LAI	ざって	Sk2	œ	귬	Š	ראן	ಕ	don	m,
STHT NUMBER	593	595	296	247	298	299	400	401	40.0	A03	A04	A05	406	607	608	609						615	616
ARG					0314	0060	0308	00SE	0000				0000					00E 1	0063				0308
LI IZ I3					E8(88 AB)	95	88	A0 (20 40)	R6(26 72)	74	75	5£	85 (05) 9F	46(26 72)	45	62	S.	E6 (86 A6)	06	A0 (20 40)	E7(87 A7)	21	88
ROM					0300	0301	0305	2303	4000	0305	0306	0307	0308	030A	0308	030C	030U	@30E	030F	0310	0323	0312	0313

Fig. 5-1. Assembler listing for Rockwell PPS-8 system.




Fig. 5-2. Flow chart of an ordinary day.




Fig. 5-3. An explicit program flow to find the largest of four numbers.

well as pictorial efficiency results from observing that some activities performed at different times are *common*—our man always does the same thing from dinner on, regardless of whether it is a work day or the weekend.

We will now apply some of these observations to logical and mathematical sequences.

# To Loop or Not to Loop

Suppose we wished to find the largest number of a set of 4 positive numbers ( $A_1$ ,  $A_2$ ,  $A_3$ ,  $A_4$ ). (We will settle for one chosen arbitrarily, if two or more numbers are equal.) Figures 5-3 and 5-4 are program flow diagrams that define solutions to this problem. Even when operating upon only four numbers, these flows have become unwieldly, and both forms are unthinkable for use with, say, 100 numbers. The program represented by Fig. 5-3 is quite wasteful of memory, requiring an inordinate number of instructions, which increase linearly as the size of the number set to be tested increases. This program, however, requires the fewest machine cycles and, therefore, runs faster than any other configuration. The flow of Fig. 5-4 is better than that of 5-3 in terms of instruction count because common storage is used to hold the largest number




Fig. 5-4. A second explicit program flow to find the largest of four numbers.




Fig. 5-5. A program loop to find the largest of a set of numbers.

found to date, but the program runs a little slower because of the intermediate data storage required. The program flow in Fig. 5-4 is not particularly useful for substantial data sets either.

Figure 5-5 represents a loop that will run slower than the preceding configurations, but it is more efficient in instruction count and can handle large strings of data by merely changing the limit variable during initialization. The use of a loop places a constraint upon data storage, in that data must be stored in orderly fashion in the data memory. Use of adjacent cells as depicted here is common but not mandatory. Any orderly process that can be used to predict the address of the next data element can be used.

### Iteration

Iterative techniques are particularly suited to digital processors. They are commonly used for optimization, and where explicit solutions are either difficult or impossible in terms of known functions. As an example of this technique, the determination of a quadratic root  $(R_1)$  by the Newton-Raphson method is described.

The plan of attack is pictured in Fig. 5-6. The parabola chosen for the example is described by the equation  $x^2 = (y + 1)/2$ . We choose a first guess,  $M_1 = (x_1, y_1)$ , then determine the tangent to the curve at  $M_1$  and move down the




Fig. 5-6. Iterative Newton-Raphson technique for finding quadratic roots.

tangent to y=0, finding the corresponding x. We now move back to the curve, holding x constant, and get a new value,  $M_2=(x_2\,,\,y_2\,)$ . The process is repeated as many times as necessary until the magnitude of resulting  $y_N$  is less than a predetermined error limit,  $\epsilon$ . When this occurs, the corresponding  $x_N$  is the root we were after.

We must be careful, however, to pick  $M_1$  large enough such that we don't find the wrong root (we could be iterating toward  $R_2$ ). In the case used here, any positive x would work, but to be safe, we chose the largest positive number the processor can hold as the first guess  $(x_1)$ .

The general form of Newton-Raphson quadratic approximation is:

$$x_{N1} = x_N - (y_N / y_N')$$

where n and n + 1 denote the successive guesses, and  $y_N$  is the slope of the curve at point n:

$$y_{\rm N} = 2x_{\rm N}^2 - 1$$
$$y_{\rm n}' = 4x_{\rm N}$$

We have also decided that we will be satisfied that  $x_N$  is our root when the corresponding value of  $y_N$  is less than  $2^{-8} = 1/256$ , a fairly crude approximation, so  $\epsilon$  is set equal to 1/256.

The equation to be mechanized in the processor is

$$x_{N+1} = x_N - (2x_N^2 - 1)/4x_N$$

And the process is to be continued until  $y_N \le 1/256$ . Figure 5-7 is one flow chart representation for the solution; others are possible, but the one shown should yield an efficient program.

Let us now shift the discussion to the processor hardware implementation of the program sequence, first examining the AMP memory organization and addressing.

# MEMORY ADDRESSING AND PAGING

Efficient use of microprocessor memories requires a rather thorough understanding of the memory organizations and special-purpose storage regions. Each memory type and configuration is likely to present some new bookkeeping challenges. Conventional computers are organized such that the internal memory is most often a single block of words beginning at address 0, and numbered sequentially through to

the last word. Both instructions and data are generally contained in the same high-speed memory. The only distinction occurs at access time, depending upon whether the computer is in an *instruction read* or an *operand read* state at the time the information is extracted from memory.

The microprocessor will normally use some type of ROM for storing most instructions and fixed data, and a RAM for holding variable data. The content of the data address (or B) register is used to address RAM, while the contents of the program address (or P) register is used to address ROM. These two memories are addressed independently by the basic AMP CPU. In fact, when using the AMP the independence is so strong that arithmetic instruction modification is not possible. This precludes treating an instruction as data, modifying it, and then executing the modified instruction. While this is a limitation that might prevent the programmer from creating some clever code, it also prevents some rather subtle errors that might arise from this kind of operation. However, this is a




Fig. 5-7. Newton-Raphson iteration flow diagram.




Fig. 5-8. Organization of data address (B) register.

limitation not found in processors that permit a freer interchange of data.

# **RAM Addressing**

The AMP data address word is contained in the 12-bit B register, which is logically separated into three 4-bit partial registers, BU, BM, and BL—B upper, middle, and lower—as depicted in Fig. 5-8. The BU Field specifies one particular  $256 \times 8$ -bit RAM from a maximum of 16 possible addressed memory chips. (0000 in BU selects RAM-0; 1111 selects RAM-15.) BM and BL provide the coordinates for one of 256 available 8-bit words in accordance with Fig. 5-9.

Since our AMP has only one RAM chip, it will be identified as RAM-0. The address of word 6A in RAM-0 would then appear in B as 06A<sub>16</sub>. Word 6A is logically located as shown in Fig. 5-9. The B register can be modified in several ways. It is initially set to all zeros when power-on becomes true. It can be set to known addresses by use of a pair of load B instructions (see Appendix E), which put predetermined fixed information from the ROM into B. It can also be modified under control of a set of register exchange instructions, which cause data exchange between B and A, or B and X, permitting variable information from data memory to be transferred into B. BL can also be incremented or decremented under program control.

# **ROM Addressing**

The P register is a 12-bit register that contains sufficient information to address the ROM program memory. Unlike the B register, the P register contains counter logic that increments the P counter each time an instruction is executed. The P register is set to zero after power reset, and it can also be set under program control to an arbitrary value by the execution of one of several *control transfer* instructions or

incremented by an additional count as a result of the execution of *conditional transfer* instructions when the specified condition is met.

The P counter is composed of only the least significant 6 bits of the P register, so that upon power reset, the P register can count only from 0 to  $63_{10}$ . It then cycles back through 0. Only the execution of a transfer instruction can alter the most significant 6 bits of P. The reason for this kind of operation is to save instruction word length, and hence program memory. A more complete addressing capability would imply that each control transfer instruction contains enough bits to fully address any word within a ROM (or a block of ROMs).

The address compaction method used here is known as paging. The ROM can be thought of as a book divided into pages that are directly addressable without requiring the execution of a transfer instruction. The P register organization is shown in Fig. 5-10, and the hexadecimal address to page and ROM numbers in Table 5-1. The word address corresponds to the counter portion. A page then consists of 64 words. All words on a page can be addressed using the 6-bit counter.

Upon power reset, the P register, like the B register, is set to zero. This means that the first instruction to be executed will be taken from ROM-0, page-0, word-0. The ROM-0 data is further subdivided into special-purpose pages (see Fig. 5-11),




Fig. 5-9. RAM address organization.




Fig. 5-10. Program (P) register organization.

but this is not true of any other ROM. While pages 0, 1, and 2 of ROM-0 can contain general instructions, page 3 (beginning at address  $0C0_{16}$  and ending at address  $0FF_{16}$  contains *address* pointers—8-bit groups that indicate (point to) a subroutine

Table 5-1. ROM Address Equivalences

ROM	PAGE	HEX RANGE
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 31 31 31 31 31 31 31 31 31 31 31 31	000-03F 040-07F 080-0BF 0C0-0FF 100-13F 140-17F 180-1BF 1C0-1FF 200-23F 240-27F 280-2BF 2C0-2FF 300-33F 340-37F 380-3BF 3C0-3FF 400-43F 440-47F 480-4BF 4C0-4FF 500-53F 540-57F 580-5BF 5C0-5FF 600-63F 640-67F 680-6BF 6C0-6FF 700-73F 740-77F 780-7BF

entry address, used in conjunction with the *transfer and mark* (TM) instruction.

Data stored in locations  $OC0_{16}$  through  $OCF_{16}$  (the first 16 words in ROM-0, page-3) may be addressed by the LB instruction, which occupies only one ROM word. This provides a very efficient access to these locations. To save additional program memory, TM instruction entry addresses are provided in pages 4 through 7 of ROM-0 (addresses  $100_{16}$  through  $1FF_{16}$ ).

The use of special-purpose instructions having limited scope is typical of microprocessor organization and adds to the challenge of programming.

### INSTRUCTION SET

The AMP processor recognizes 44 distinct instructions or commands. The majority are 1-byte (8-bit) instructions. These 8 bits are used as *operation code* (op-code) designators,




Fig. 5-11. Schematic of AMP ROM system.

although some of the 256 possible combinations are used in conjunction with a few instructions to specify addresses, or for bit patterns used to partially load registers. Five of the AMP instructions require 2 bytes (16 bits), where the added information is used to specify addresses or to load the accumulator with data from a ROM. All microprocessors have a somewhat similar instruction structure, although the 8-bit instruction formats may be restricted to a 4-bit operation code, permitting as few as 16 primary operations, with the other 4 bits used as partial addresses and modifiers to designate instruction subclasses.

The AMP instructions are logically separated into the groups introduced earlier (with some overlap) and summarized in Appendix E. We begin the discussion of the instruction set with the 14 instructions that comprise the arithmetic and logic group, identifying each instruction, giving a brief description of the function, the mnemonic code, and the number of machine cycles used in execution.

# **Arithmetic and Logic Group**

- 1. Add (A). One cycle. Execution of this instruction causes the content of the addressed RAM memory M selected by the B register to be added to the accumulator. The state of the C flip-flop is ignored at the start of the addition; however, C is set to one at execution completion if there is a carry out of the eighth bit position.
- 2. Add With Carry (ADC). One cycle. Operates similarly to add except that the previous state of C is used in forming the new sum.

Example: If [M], (read "content of M") is 11011110 (or  $BE_{16}$ ) and [A] = 11101001 (E9<sub>16</sub>), then [C] = 1. Therefore, upon the execution of the add (A) instruction, the new [A] = 11000111 (C7<sub>16</sub>) and the new [C] = 1. Upon the execution of add with carry (ADC), [A] = 11001000 (C8<sub>16</sub>) and the new [C] = 1.

- 3. Add and Skip if Carry is Set (ASK). One cycle. See ADSK.
- 4. Add with Carry and Skip if Carry is Set (ADSK). One cycle. The arithmetic functions of the ASK and ADSK instructions are identical with those for add, and add with carry, (A and ADC). In addition, if the resulting carry is set to one, the next ROM word is ignored, providing a program branch on the state of C.

- 5. Decimal Correct 1 (DC). One cycle. See DCC.
- **6. Decimal Correct 2 (DCC).** One cycle. The DC and DCC instruction pair is used to generate BCD sums. Their operation is described in Chapter 2 and is not repeated here.
- 7. Add Immediate and Skip on Carry Out (ADI). Two cycles. This instruction provides a means for using data obtained from the ROM. It is not particularly efficient since only 8 bits can be obtained at a time, at the expense of 16 bits of memory and two machine cycles; however, the skip or branching operation compensates somewhat. The 8-bit content of ROM immediately following the byte containing the op-code is added to the content of A (C is ignored). If the *carry out* is a one, the next instruction in sequence is ignored. (*Carry out* is used here to describe the logic information that would normally be used to set C, although C is not used or changed.)

Example: Initially  $[A] = 76_{16}$  and [C] = 0. After the execution of ADI, the new  $[A] = 22_{16}$ , which is 76 + AC. The carry out is one, so the next ROM location is skipped, but the [C] is still zero.

- 8. Logical AND (AND). One cycle. See EOR.
- 9. Logical OR (OR). One cycle. See EOR.
- 10. Logical Exclusive OR (EOR). One cycle. Instructions 8, 9, and 10 cause the stated logical operation to be performed on the [A] and [M] with the result becoming the new [A]. [M] is unchanged.

Example: [A] = D9 and [M] = 72. The execution of AND will cause the new [A] = 50. The execution of OR will cause the new [A] = FB. The execution of EOR will cause the new [A] = AB.

- 11. Complement (COMP). One cycle. The execution of COMP causes the [A] to be replaced with the 1's complement of [A]. For example, if [A] = D9, the execution of COMP will cause the new [A] = 26. This instruction is used to perform subtraction and is normally used in conjunction with the SC instruction to obtain the 2's complement. But if you prefer, you can program the AMP to perform 1's complement subtraction.
  - 12. Set Carry Flip-flop (SC). One cycle. See RC.
- 13. Reset Carry Flip-flop (RC). One cycle. The SC and RC instruction pair cause C to be set to a known state. The execution of SC causes C to be set to one. The execution of RC causes C to be set to zero.
- 14. Accumulator Right Shift (ARS). One cycle. This instruction shifts the [A] one place to the right. The bit shifted

out of A replaces the original [C]. The value initially placed in C is shifted into the most significant bit position of A. The bit retention in C enables multibyte shifts. The ability to place either a one or zero in C prior to the execution of ARS permits the proper arithmetic shifting of both positive and negative numbers.

Example 1: The word being operated on in AMP consists of 4 bytes (32 bits):

(Byte 3 contains the sign bit in the most significant position.)

To shift the entire word right one place and preserve the proper arithmetic configuration, first determine the sign of the word to be shifted. If it is negative, a one is initially placed into the C flip-flop, which will cause a one to be shifted into the sign position. If the number is positive, a zero should be initially put into C to propagate into the sign. If byte 3 of a negative number contains

Prior to execution of ARS, 1→C, meaning a one is loaded into C. After execution of ARS,

$$[A] = \boxed{1 \quad 1 \quad 1 \quad 0 \quad 1 \quad 1 \quad 0 \quad 0}$$

and the new C = 0.

If byte 2 contains

$$1 \quad 0 \quad 1 \quad 1 \quad 0 \quad 1 \quad 0 \quad 1$$

C is left unchanged from one. After execution of the second ARS,

$$[A] = \boxed{0 \ 1 \ 0 \ 1 \ 1 \ 0 \ 1 \ 0}$$

and the new C = 1.

# **Data Transfer Group**

There are nine instructions in this group. The basic or "primitive" forms are *load* and *exchange*.

The load instructions describe an instruction set which causes the selected 8-bit content of RAM or of a CPU register to replace the content of the accumulator or another CPU register. Time for execution of this instruction set is one major cycle or about 5 microseconds ( $\mu$ sec).

The exchange instructions will cause the selected 8-bit (12-bit in the case of SA and SB) content of RAM or of a CPU register to be exchanged with the content of the accumulator of another CPU register. Where the exchange is between CPU registers, these instructions are executed in one cycle. Where the exchange occurs between RAM and the accumulator, two major cycles are required since 8 bits of data must be transferred in each direction over an 8-line instruction/data bus. (The PPS-4 System, which is the basis for AMP architecture, operates using a 4-bit data word; 4-bit transfers can be made over the 8-bit bus each way in only one machine cycle by PPS-4.)

A cycle instruction is in the AMP repertoire. This is CYS, which causes an 8-bit right shift of the content of the SA Register, with the least significant 8 bits originally in SA replacing the content of A. Meanwhile the original content of A is shifted into the most significant 8 bits of SA. This is typical of the cycle or "long shift" instruction found on many microprocessors. Several of this class of instructions are often included in the instruction set to facilitate addressing and information transfer.

In addition to the basic function of these instructions, a secondary or tertiary operation may also be performed. These permit the programmer to save both time and memory where the auxiliary functions are useful to him. It also may create a problem for him when he finds that the instruction he selected destroyed information that he was counting on using later. Three instructions in the data transfer group are of this genre.

With this introduction let us now examine the set. The instructions are:

- 1. Load Accumulator (LD). One cycle. See EX.
- 2. Exchange the Contents of A and RAM (EX). Two cycles. Upon execution of LD the content of the 8-bit memory word addressed by the B register replaces the content of the accumulator. The original content of A is destroyed. Upon executing both EX and LD, the content of addressed RAM replaces the content of A. In the case of EX, the content of A also replaces the original content of the addressed memory word.

In addition to the primary functions, an accompanying secondary operation is performed by LD and EX, which is that of modifying the BM register. The new content of BM after executing either instruction is determined by the previous content of BM combined by an exclusive OR with the least significant 3 bits of the instruction word.

Example: At the time of reading an LD instruction, the AMP registers and RAM contained the following hexadecimal information:

P	В	A	RAM Byte 056	ROM Btye 02C
02C	056	62	7 <b>F</b>	36

After executing the LD instruction, the register contents are modified as follows:

02D 036 7F (RAM and ROM are unchanged)

### The result is:

- 1. The P register is incremented by one in preparation for reading the next instruction in sequence.
- 2. BM (the middle byte of B) is 5, or 0101  $_2$ , and the lower 3 bits is exclusive-OR-ed with the least significant 3 bits of the instruction word read from ROM, which is 6, or  $110_2$ . Performing an exclusive OR between 101 and 110 yields the result 011, and this replaces the original lower 3 bits of BM, making B equal 036 instead of 056.
- 3. The content of location 056 in ROM is then loaded into register A.

While the reason for the exclusive-OR modification of the B register is not immediately clear, it is sufficient at this time to merely observe that B must be modified in some manner unless we wish to access the same information again. This modification of B is one method, and as you will see it turns out to be quite convenient.

3. Exchange and Decrement B (EXD). Two cycles. This is one of the complex multifunction instructions and it operates as an extension of the EX instruction. In addition to all of the EX functions, EXD causes a further modification to the B register by subtracting one from BL, and if BL = 111111<sub>2</sub> the next instruction is skipped, thus generating a branch command. EXD requires 2 machine cycles because of the 8-bit memory interchange. In this one instruction, data is modified, the middle portion of the data address register is modified, the

lower portion is decremented, and a program branch point is established.

- 4. Load Accumulator Immediate (LDI). Two cycles. LDI is a 2-byte instruction. The first byte is read in one cycle. Once the instruction is decoded, P is incremented and the second byte is read during the next cycle, replacing the accumulator content. Only the first in a string of LDI's is executed (see discussion of LB and LBL). The use of LDI is the primary means of obtaining constant data stored in program memory.
- **5. Load A From X (LAX).** One cycle. The content of the accumulator is replaced by the 8-bit content of the X register. The original content of the accumulator is destroyed.
- **6. Load X From A (LXA).** One cycle. The content of the X register is replaced by the content of the accumulator. The original content of the X register is destroyed.
- 7. Exchange X and A ( $\overline{X}AX$ ). One cycle. The contents of X and A are exchanged.
- **8. Exchange SA and SB (XS).** One cycle. The 12-bit contents of SA and SB are exchanged.
- 9. Cycle SA and A (CYS). One cycle. SA is a 12-bit program register. As we will see later, its primary function is to hold the address of the instruction to which control will be returned after executing a subroutine. It is necessary to provide a means of communication between this register and the accumulator to allow address modification, and to "save" the save register for multi-level subroutine work. This instruction causes the least significant 8 bits of SA to be shifted into A; meanwhile the content of A is shifted into the most significant 8 bits of SA (the original most significant 4 bits are shifted down into the least significant 4-bits of SA).

# **Data Address Modification Group**

There are nine instructions in this Group. Eight of them permanently modify all or part of the B register. The ninth, SAG, causes a temporary (one-shot) modification of the B register output, without affecting the content of the register itself.

1. Load B Indirect (LB). Two cycles. Execution of this instruction causes BM and BL to be loaded with a selected byte from page 3 of ROM-0. The byte address is contained in the lower 4 bits of the 8-bit instruction field ( $0_{16}$  addresses byte 0, F addresses byte 15). BU is set to 0. SB, the second of the

program-address save registers, is destroyed as a result of shifting program through it.

This destruction of SB by the execution of LB is an example of an instruction that does some bad things along with the good. Microprocessors have many instructions of this ilk that sometimes have undesirable side effects. There is no reason apparent on the surface why SB should be destroyed—it is simply a function of the CPU logic. Most of the time we will not be relying on the content of SB to be retained over an LB instruction, so the damage is minimized. But unless the programmer is alert to this subtlety, when the content of SB is important, the program will be in error after the execution of an LB.

2. Load B Long (LBL). Two cycles. Because of the need to use 8 bits of data to load BL and BM this instruction uses 2 bytes of ROM. The second ROM byte is loaded into BL and BM. BU is set to 0.

A special condition is associated with the LDI, LB, and LBL instructions. When a string of these instructions occurs, only the *first* instruction encountered is executed—all others are considered as "no operations" (no-op's). This permits the programmer to address a specific data word by entering a string at the desired point. Consider the following simple program.

INSTRUCTION LOCATION	OPERATION	OPERAND
Α	LBL	01
A + 1	LBL	05
A + 2	LBL	09
A + 3	LBL	0D
A + 4	LBL	11
A + 5	LD	

Entering this string at the top, the processor would encounter the first LBL instruction, loading the B register's lower 2 bytes with 01 and causing the processor to fetch the next data from RAM address 001. Had the string been entered at point A+3, the LBL instruction would have loaded 0D into the B register, and the next address would have been 00D.

3. Increment BL and Skip (INCB). One cycle. The content of BL will be incremented by one, providing the capability of stepping through 16 pieces of data. If the new content of BL is

- 0000, the next ROM word will be ignored, providing a branch point in the program.
- **4.** Decrement BL and Skip (DCB). One cycle. This instruction operates much as INCB and causes a one to be *subtracted* from BL. If the new content of BL is 1111, the next ROM word will be ignored.
  - 5. Load BM and LB with A (LBA). One cycle. See LBX.
- 6. Load BM and BL with X (LBX). One cycle. The LBA and LBX pair of instructions causes the least significant 8 bits of the B register to be loaded with the contents of A and X respectively. The execution of LBA also causes the content of the currently addressed RAM location to be copied into A.
  - 7. Exchange BL, BM, and A (XBA). One cycle. See XBX.
- **8. Exchange BL, BM, and X (XBX).** One cycle. The XBA and XBX pair of instructions causes the least significant 8 bits of the B register to be exchanged with the contents of A and X respectively.
- 9. Special Address (SAG). One cycle. The lines containing address data from BU and BM are set to zero, regardless of the content of B. This forces data to be read from row 0 of RAM-0 for the next cycle only. The purpose of this instruction is to provide a convenient means of addressing these locations. The contents of B are unaffected.

# The Control Transfer Group

There are eight instructions in this group. No instruction has a function other than to change the content of the P, SA, or SB registers. Some of the previously discussed instructions also affect these registers, but they did more than just modify the registers. The instructions are:

- 1. Transfer Control (T). One cycle. Execution of this instruction causes the next instruction to be read from the designated ROM word on the current page. This is accomplished by replacing the content of the least significant 6 bits of P by the least significant 6 bits of the instruction word (the "immediate field" of the instruction). The transfer control instruction uses 64 of the 256 bit patterns available for instruction designation.
  - 2. Transfer and Mark (TM). Two cycles. See RTN.
- **3. Return (RTN).** One cycle. The TM and RTN instruction pair is used to transfer control to a subroutine, while at the same time providing for a return to the proper spot in the main




Fig. 5-12. Control sequence of transfer and return operations.

program. The address of the return location is one greater than the address of the TM instruction. Upon executing TM, the return location is placed in the SA register for safekeeping during the subroutine execution. The existing content of SA is transferred to SB to accommodate linking when two subroutine levels are used. Transfer of control to the subroutine is accomplished by first loading the content of one of the 48 consecutive addresses in page 3 of ROM-0 (hexadecimal locations 0D0 through 0FF) in the least significant 8 bits of the P register, and setting the 4 most significant bits to 0001. This causes the subroutine entry to be in ROM-0, pages 4 through 7. Further, 256 words are identified for subroutine memory by expending only 48 instruction codes.


The return (RTN) instruction transfers the content of SA to P, and the content of SB to SA, in effect reversing the link storages set up by TM. The next instruction executed after obeying an RTN will be taken from the location of the last-executed TM instruction plus one.

Example: It is required to transfer from the main program to a subroutine entitled MTRX, which in turn uses a subroutine entitled FPAD. Control will be transferred back to the main program upon the completion of the MTRX function.

The flow of the transfer and return operations is shown in Fig. 5-12. The absolute code represented by the flow chart would look like this:

ROM Location	Instruction	Comments
300	TM (DO)	Transfer to start of MTRX, location 100 [16th word of page 3, ROM-0]*P, 301→SA
301	LXA	Return from MTRX
•	•	•
•	•	•
•	•	•
0D0	00	MTRX entry address, location 100
100	LB	MTRX entry (SA has return address
•	•	tomainprogram)
•	•	
•	•	
130	TM (F1)	Transfer to start of FPAD, location 140 (50th word of page 3, ROM-0)→P 131→SA, 301→SB
131	COMP	Return from FPAD
•	•	
•	•	
•	•	
13F	RTN	Return to main program. 301→P
0F1	40	FPAD entry address, location 140
140	LXA	FPAD entry (SA has return address
•	•	to MTRX, SB has return address to
•	•	mainprogram)
•	•	I
16D	RTN	Return to MTRX. 131→P, 301→SA
	•	,

- 4. Transfer Long (TL). Two cycles. This instruction will cause control to be transferred to any ROM word in AMP. Unfortunately, TL must use two ROM words to have sufficient addressing capability and thus uses two machine cycles. The first byte contains the operation code and address data to modify bits 9 through 12 of P. The second byte replaces bits 1 through 8 of P.
- 5. Return and Skip (RTSK). One cycle. RTSK operates similarly to RTN. The only difference is that the return is to the second ROM word following the location of the TM instruction, which permits a controlled return based upon the



outcome of an event in the subroutine. This is quite handy for error returns; for example, if the main program asks a SQRT subroutine to find the square root of a negative number, SQRT may RTSK back to the main program rather than RTN to express its contempt. (Be sure when RTSK is used that the instruction in TM location plus one is a 1-byte command, otherwise RTSK will transfer control to the second half of a 2-byte instruction, with attendant surprises.)

- 6. Skip on Carry Flip-Flop (SKC). One cycle. Execution of this instruction causes the next ROM word to be skipped if  $\mathbf{C}=\mathbf{1}$ .
- 7. Skip on A Equal to Zero (SKZ). One cycle. Execution of SKZ causes the next ROM word to be skipped if A=0.
- 8. Skip on BL (SKBI). One cycle. Execution of SKBI causes the next ROM word to be skipped if the content of BL is equal to the SKBI immediate field. This instruction is designed to provide a convenient means for branching out of a loop where BL is being incremented or decremented. Of course, no more than 16 passes through the loop are allowed if an SKBI is to be used without an additional test to define the branch.

(The caution stated for RTSK applies also to SKC, SKZ, and SKBI. No instruction requiring more than one byte should follow any skip instruction.)




Fig. 5-13. Timing diagram for AMP input/output and long instructions.

# Input/Output Group

The remaining AMP instruction group to be discussed is the input/output group. There are four instructions in this group. They are:

- 1. Output Long (OL). Two cycles. See IL.
- 2. Input Long (IL). Two cycles. Both OL and IL are two-word instructions. They control data transfer between the accumulator and the instruction/data (I/D) bus, and at the same time enable and direct the IOC device. The content of the first word identifies the instruction as an IL or OL and causes the second word to be ignored by the normal processing logic. First-word data also preconditions the RAM and IOC to expect input/output activity. The second word is directed onto the I/D bus. Bits 1–4 are used to define the input/output operation. Bits 5–8 are reserved for addressing more than one IOC. (Since our AMP uses only one IOC device, these bits are effectively ignored.)

During the data transfer time following an OL instruction (see Fig. 5-13) the content of the accumulator is copied onto the ID bus. If the operation code sent to the IOC designates an output (teleprinter operation), the content of the accumulator

is gated through to the teleprinter via the output register. If the operation code asks for an input, the content of the input register is placed on the ID bus and copied by the accumulator.

The IOC configuration described here is a simplified version of a real input/output control device. Because it is highly desirable for a microprocessor to be connected to several different peripheral units at once, the operation code structure of an IOC will normally include the selection of one of several such units, and may also include a data conversion capability to condition information exchanged, accommodating special timing constraints that are functions of the external hardware (print motor select signals, display strobes etc.)

- 3. Discrete Input (DIA). One cycle. Execution of DIA causes the content of the 4-bit discrete input register to be copied into the least significant 4 bits of A. The most significant 4 bits of A are unaffected.
- 4. Discrete Output (DOA). One cycle. Execution of DOA causes the least significant 4 bits of the contents of A to be transmitted to the discrete output register. The discrete output register can be altered only by a DOA instruction, or by the removal of power. The input register follows the information presented on the four lines tied to the external world.

### INTRODUCTION TO ASSEMBLERS

An assembly program represents an attempt on the part of the manufacturer (or the user) to remove some of the drudgery associated with programming, by supplying a program to handle input data in a fashion more amenable to the programmer than hexadecimal or binary. A simple or basic assembler will permit entering instructions and data in a usable symbolic form; it will provide for symbolic and relative addressing; and it will provide some form of error checking. These provisions are each discussed in the following topics.

# **Entering Instructions and Data**

It is easy to enter instructions and data using an assembler that provides for symbolic codes. The use of mnemonics is a prime example. The assembler will accept RTN as designating the return instruction rather than making the programmer enter the code 05. Numerical data may also be entered symbolically—a ZRO or similar designator will likely

be used to enter a zero into some addressed location, and other designators may be used for  $\pi$ ,  $\epsilon$ , etc.

Decimal data can also be entered directly using an identifier such as *DEC*. The assembler would then convert the number to binary or hexadecimal and store it for use as an integer. But the assembler could also accept symbolic codes to convert decimal numbers to their minimum binary scale (see Chapter 4), printing out the scale factor used. On the other hand, the assembler may require that the number be entered at a binary scale of zero, and this requires that the decimal number be divided by an integral power of two, such that the magnitude of the resulting fraction is less than one.

Example: We wish to store the decimal number 75.291. The assembler wants a number at a binary scale of zero. This is accomplished, in this case, by dividing the decimal number by  $2^{7} = 128$ , so that

$$75.291/128 = 0.58821$$

and the resulting number is less than one, as required. We will then either note that the number is stored at a binary scale of 7 or rescale the problem to insure that all input data is less than one in magnitude. If we choose to rescale, we could of course have picked a decimal scale factor, rather than binary, and merely divided the input data by a power of 10. But unless we are working in BCD, we will probably be using binary and scaling the numbers internally, so there is little sense in working with two scaling systems, one for converting input/output data and another for machine arithmetic.

Normally, instructions having complex forms are made easier to specify when using the assembler. If the programmer desires the transfer to be to a particular word in ROM, the T (transfer) instruction might be written as T 081 or T02, I in absolute assembler code for a transfer to ROM-0, page 2, word 1. (AMP pure machine code would require specifying the last 6 bits of the hexadecimal operation code for a transfer.) Further, the assembler will check to see if the specified location can be reached by a T command, and if not, will generate a diagnostic.

# Symbolic and Relative Addressing

The assembler will provide some facility for symbolic and relative addressing. It is often inconvenient to be required to

specify the exact memory location or locations used, and when coding in pure machine language, that of course is precisely what must be done. The assembler provides for labeling of addresses to simplify communication within and among programs, and to facilitate moving blocks of code in memory. The flow chart of Fig. 5-14 represents the logic of the following assembly code, whose purpose is to relocate a group of bytes in the AMP RAM.

LABEL OP CODE	OPERAND	COMMENTS
REL LBL	BREL	Specifies address of register to be moved
LDI	F	Causes 15 (address of receiving register) to be loaded
XBA		into A $0\rightarrow$ BM, $F_{16}\rightarrow$ BL, [BM, BL] $\rightarrow$ A
LXA		$[A] \rightarrow X$
XBX←	1	$[X] \leftrightarrow [BM, BL]$
LD		$[M] \rightarrow A$
DECB	0	$[BL] - 1 \rightarrow BL$ , skip if
		[BL] = 1111
T	$^{1}$ $^{*}+1$	
$\mathrel{\mathrel{\sqsubseteq}_{\operatorname{XBX}}}$		$[X] \leftrightarrow [BM, BL]$
EXD		$[M] \leftrightarrow [A]$
		[BL] $-1 \rightarrow BL$ , Skip if
		[BL] = 1111
T	* 6	Continue the move
⊳RTN		Return to calling program
BREL DEC	(16)	Identifies decimal number entry

At the time the assembler source program is generated, a set of labels are decided upon by the programmer to define the starting points of various blocks of code. These labels may be numeric, alphabetic, or a combination of alphabetic, numeric, and symbolic (+,-,<,%) characters. Each label can mean only one thing for each assembled program. In the example, REL and BREL are such labels. This subroutine is entered at REL, while BREL locates a particular piece of data, which in this case is a decimal 16 (or hexadecimal 10.) (The DEC pseudo op code tells the assembler to treat the operand as decimal data.)




Fig. 5-14. The flow chart relocating a group of bytes in the AMP RAM.

The T instructions use relative addresses such as \* + 1 and \* - 6. This addressing form tells the assembler that control is to be transferred to the statement occurring ahead or behind the present statement by a predetermined amount. For example, \* + 1 means the very next statement in sequence, while \*-6 means to go back 6 statements. But note that the statement count is not necessarily the same as the actual number of memory locations, since more than one byte location may be needed to implement one assembly statement.

It is not necessary, or even desirable, to identify each statement with a label. It is only necessary if that statement is to be referred to by other parts of the program. To aid in bookkeeping, most assemblers will also print out cross-reference tables identifying the routines that refer to or use each labeled statement.

As long as all addresses are either symbolic or relative to a symbolic lable, the assembler has some freedom in locating or relocating the program. The idiosyncracies of the microprocessor hardware will often constrain the available locations. Initial power-on rules, paging, and special-use ROM

and RAM regions are examples of constraints that must be considered when the assembly program is written. The programmer may specify absolute memory location to the assembler if he chooses, but when he does, he has fixed in memory that part of his code, and in effect removed from use one of the more powerful features of assembly programs.

## **Error Checking**

The assembler will provide some error checking facility but don't count too much on the assembler finding program errors. The sort of things that assemblers are designed to catch are mostly clerical errors. After all, the assembler does not know what you want to do, so it normally flags out only obvious inconsistencies, such as two different statements giving the same label; specification of an op code that does not exist in the assembler table; specification of a number that cannot be held at an indicated binary scale; addressing locations in a different page of memory with a short-form instruction. These are all examples of errors that should be caught by a reasonably complete assembler. Where errors exist, the assembler should (although not always) assemble what it can, supplying dummy labels where necessary, increasing the binary scale to the minimum, and using a long-form instruction to attempt to correct, or at least work around, some of the preceding error examples.

There will be a bit more said about assemblers in Chapter 8. This introductory discussion was intended to give a cursory understanding of the general functions of assembly programs.

# Chapter 6 Programs and Subroutines

Now that we have examined in some detail the basic microprocessor (microcomputer) functions, number systems, the AMP instruction list, and introduced the use of assemblers. we are now ready to tackle some simple illustrative programs. The format chosen is a combination of assembler input code and machine absolute hexadecimal. Depending upon the system and the assembler used, hexadecimal may be printed out by the assembler as an aid to debugging. (Everyone will find it necessary at one time or another to examine binary information directly from the microprocessor memory, if only to make certain that the assembler really knew what it was doing.) Flow charts are provided for most programs. Comments are included to explain the code in a step-by-step, although abbreviated, fashion with a discussion of the salient points of each programming example following the sample code.

# INITIALIZATION ROUTINE (ST)

The following is typical of the initialization program entered immediately after power is turned on. The states of the various registers and outputs cannot be guaranteed and so must be set to known conditions under program control. The transfer in location 000 is a logically unnecessary instruction, but is used here to provide a 5  $\mu$ sec delay, allowing power

transients to settle before data generation and transfer are started.

LABEL	ROM LOCATION	OP OP	PERAND	HEX	COMMENTS
ST	000 001 002	T— LBL∢	*+1 0	$\begin{bmatrix} 81\\00\\00 \end{bmatrix}$	Transfer to 001 B register set to 0 (0→B)
	003 004	LDI	0	70 00	Accumulator set to $0 (0 \rightarrow A)$
	005	DOA	0	1D	Discrete outputs set to 0
	006	RC		24	Carry set to $0 (0 \rightarrow C)$
	007 008	OL	0	21 01	Set outputs to 0
	9 9	e p 0	@ @ @	0 0 0	

## ZERO RAM SUBROUTINE (ZORM)

This subroutine, which we will call ZORM, puts zeros in a group of sequential bytes in RAM. The flow chart for this simple routine is shown in Fig. 6-1.

LABEL !	ROM LOCATIO	OP N CODE	OPERAND	HEX	COMMENTS
ZORM	100	->LDI	0	70	0→A
	101			00	
	102	EXD-	7 0		$0 \rightarrow M, [M] \rightarrow A$
	103	T	ZORM (*-2)	80	Transfer back
	104	RTN≪-	Ĺ	05	Return to main
					program

This subroutine must be entered using the TM (transfer and mark) instruction. Upon completion, execution of the return command will cause the return address previously stored in SA by the main program to replace the content of P. The B register must also have been loaded to the location of the first word to be set to zero.

EXD causes the content of A to be exchanged with the addressed memory word, placing a zero in memory. Simultaneously, the content of M replaces the content of A, but since A is set to zero before the next word is stored, this is of no




Fig. 6-1. ZORM flow diagram.

consequence. EXD further causes the content of BL to be decremented by one during each execution. The content of BM is unchanged since a zero is coded as the EXD operand.

When the content of BL is 1111, the T instruction is skipped, causing the RTN to be executed. Note that the final RAM location to be set to zero must have a hexadecimal zero in the least significant digit of its address, since the ZORM subroutine will continue until the content of BL is 1111, and the zeros are stored *before* the content of BL is decremented and tested.

The operand of the transfer (T) instruction indicated in the ZORM program is \*-3, which is a form of relative addressing. But this particular feature of the program depends upon the assembler configuration, so either relative or absolute addressing may be required to transfer control back to the ZORM label address.

## WORD SHIFT SUBROUTINE (WRS)

This WRS program shifts a group of 7 bytes in RAM, moving them down by one word space. Prior to entry into the routine, B must be loaded with the address the first byte to be moved. In addition, BL must be set to zero. The flow chart for this program is shown in Fig. 6-2.

LABEL	ROM LOCATION	OP CODE	OPERAND	HEX	COMMENTS
WRS	120 r	->EX	0	38	$[A] \rightarrow M, [M] \rightarrow A$
	121	INCB		17	$[BL] + 1 \rightarrow BL$
					skip if $[BL] = 0$
	122	SKBI—	1 8	48	Skip if $[BL] = 8$
	123	—Т	WRS	A0	Transfer back
	124	LBL←	1 0	00	Load B to 0
	125			00	
	126	RTN		05	

Upon entry, the content of M, designated by B, is copied into A by the exchange instruction. The content of A, which could be anything, is copied into M, but since the useful information from M is now in A, no harm is done. BL is now incremented (INCB). The new value can never be zero, so the skip will not occur. We will skip out, however, when [BL] = 8, having shifted information from addresses XX0 through XX6 to addresses XX1 through XX7, where XX0 represents the address of the first byte. At completion, we set B to zero, as a courtesy to the next routine, and then exit.

## BIT DESIGNATION SUBROUTINE (BDS)

The BDS subroutine causes one of the four least significant bits specified by the entry address to be artibrarily set to one. Such a routine may be used to prepare for a discrete output (DOA). The content of B must be set by the calling program to




Fig. 6-2. WRS flow diagram.

specify the byte location. The BDS logic is sufficiently simple that no flow chart is shown.

LABEL	ROM LOCATION	OP CODE	OPERAND	HEX	COMMENTS
BDS1	130 131	LDI	1	70 01	1→bit 1
BDS2	132 133	LDI	2	70 02	1→bit 2
BDS3	134 135	LDI	4	70 04	1→bit 3
BDS4	136 137 138	LDI OR	8	70 08 0F	1→bit 4 [M] OR-ed with [A]
COM1	139 13A 13B 13C	EX LDI RTN	0	38 70 00 05	[A]→[M] 0→[A]

Labels are used here to designate a set of entries into the BDS subroutine. The label COM1 is further used to facilitate entry by other programs into the last part of the BDS subroutine, to execute a commonly used string of code at the end of BDS. The entry locations of BDS1 through BDS4 are specified by pointers located in ROM-0, page 3, which can also be addressed symbolically using the assembler.

## SKIP ON CARRY ZERO SUBROUTINE (SKCZ)

This simple subroutine demonstrates the use of the return and skip (RTSK) instruction. The function of the SKCZ routine is to provide a means to skip the next instruction in the main program if the carry is zero.

LABEL	LOCATION	OP CODE	OPERAND	HEX	COMMENTS
SKÇZ	140	SKC —	7	15	Skip if $C = 1$
	141	RTNSK		07	-
	142	RTN ←	J	05	

If C=0, return to the main program is via the RTNSK instruction, which will cause the normal return location to be skipped and the next instruction in sequence to be the first one executed. If C=1, the exit is via the familiar RTN. The existence of an instruction of the form of RTNSK permits a

decision to be made in a subroutine, with the result of that decision modifying a sequence in the main program.

## **Increment/Decrement Byte Subroutine (IDBS)**

This subroutine will increment or decrement any designated byte in RAM-0. The subroutine can be entered at several points, two of which (IDBS3 and IDBS4) require the B register to be loaded by the calling program.

	ROM	OP			
LABEL	LOCATION	CODE	OPERAND	HEX	COMMENTS
IDBS1	144	LBL	2F	00	Load
	145			2F	Byte address for decrement (or *+3)
	146	Т-	IDBS4	8B	
IDBS2	147	LBL		00	Load
	148			C3	Byte address for increment
IDBS3	149	LDI	1	70	Incrementation constant
	14A			01	
IDBS4	14B	LDI←	l FF	70	Decrementation constant is 255,0
	14C			FF	
	14D	Α		0B	Add without carry
	14E	$\mathbf{E}\mathbf{X}$	0	38	Adjusted byte→M
	14F	T	COM1	B9	Exit to COM1

The IDBS1 entry loads the B register with the address of the byte to be decremented. IDBS2 does the same for the byte to be incremented. The IDBS3 and IDBS4 entries perform the incrementation or decrementation and store the result back in RAM-0. Note that IDBS uses a common exit (COM1) with BDS saving a few instructions.

## BINARY LEFT SHIFT (BLS) SUBROUTINE

AMP has no left shift instructions, so this shifting function must be mechanized by a subroutine. The technique used here is based on the fact that a binary left shift is equivalent to multiplication by two, which is the same as adding the number to itself. The BLS subroutine requires the B register to contain the RAM address of the byte to be shifted, and the content of C to be set to zero upon *initial* entry.

LABEL	LOCATION	CODE	OPERAND	HEX	COMMENTS
BLS	105	LD	0	30 [	M] addressed B→A
	106	ADC		0A	Add with carry
	107	$\mathbf{E}\mathbf{X}$	0	38	$[A] \rightarrow [M]$
	108	RTN		05	Exit

BLS can also be used to perform a right shift by successive reentries without resetting the carry.

Examples: Shift 11101110 left one place on initial entry of BLS and C = 0 During execution of BLS, 11101110 is added to itself:

[A]	
11101110	Initial value in A
11101110	Add A to itself
11011100	Final value in A
	11101110 11101110

The original number is shifted left, with the "1" that started in the most significant bit position, ending up in the carry. In the event that the byte just shifted is part of a longer word, the reentry of BLS addressing the next byte should not reset the carry. The carry one will then propagate into the least significant bit position of the next byte.

The shift method is also legitimate arithmetically if we are processing a single byte. Since the number is negative and expressed in 2's complement form, the leading 1's (except for the sign bit) are not significant. By complementing the initial and final values, we see the final value is twice the initial.

Sign and complement Sign and absolute value	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Initial Values
~-6	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Final Values

## **Binary Right Shift**

Although AMP has a right shift instruction (ARS) mechanized in the hardware, it is possible to use the BLS routine unchanged to shift a byte one bit to the right at the expense of execution time. Inasmuch as some 4-bit processors do not have a right shift in their instruction repertoire, an example is in order.

Example: Let us assume, for the sake of the example, that the processor in question has a 4-bit arithmetic register, but is

otherwise configured as the AMP BLS is initially entered as before, and on subsequent entries, the carry is left alone:

	[M]	[C]
Initial value Add	0111 0111	0
Value after 1st execution Add	1110 1110	0
Value after 2nd execution Add	1100 1100	1
Value after 3rd execution Add	1001 1001	1
Value after 4th execution	0011	1

The original number is shifted one bit to the right, with the digit shifted from the right hand of the register, ending in the carry flip flop. This bit is available to propagate into the most significant position of the next lower order byte. Notice that if the number is negative, that the carry flip flop must be one-set on initial entry to propagate a one into the sign bit position.

## General Register Exchange (GX)

The GX subroutine exchanges the contents of designated RAM-0 multibyte registers. The register sets are further addressed by the two LBL instructions, with the entry point determining which are to be exchanged. If the entry is at GX3, the LBLs in the calling program are used to designate the register set.

LABEL	ROM LOCATION	OP CODE	OPERAND	HEX	COMMENTS
LADEL	LOCATION	CODE	OI BRAND	HEA	COMMENTS
GX1	120	LBL	R1	00	Address of R1
	121			( )	
GX2	122	LBL	R2	00	Address of R2
	123			( )	
GX3	124	LDI	( )	70	D 11 4
	125			( )	D <sub>i</sub> address→A
	126	XBA		19	Address of first
					byte→B
	127	LXA		1B	$R_i$ address $\rightarrow X$ ,
					address of first exchange→A

LABEL	ROM LOCATION	OP CODE	OPERAND	HEX	COMMENTS
	128 г				
	l l	→LD	0	30	Byte→A
	129	XBX		18	Exchange
					addresses
	12A	$\mathbf{E}\mathbf{X}$	0	38	D→R
	12B	DEC	В	1F	$[BL] - 1 \rightarrow BL$
	12C	Т —	<b>-1</b> * + 1	AD	Transfer to
					avoid skip
	12D	XBX•		18	Exchange
	ļ				address again
	12E	EXD	<del></del> 0	28	Complete byte
					exchange,
					decrement B
	12F	_т	*-7	A8	
	130	RTN-		05	
D1	100		( )	00	
R1		DEC	( )		
$\mathbb{R}^2$		DEC	( )		

This GX subroutine shares a common memory with the earlier WRS subroutine, so if both GX and WRS are to be used in the same program, one or the other routine will have to be relocated.

The last two addresses given for  $R_1$  and  $R_2$  are indicated (with parentheses) as being decimal, but most assemblers permit symbolic operands to be used.

The contents of the registers are specified within the subroutine by the GX1 and GX2 entries, or the contents of one internally specified and one externally specified register are exchanged. The latter exchange requires that the B register be loaded with the address, and then the subroutine is entered at GX3. Note that the second LBL will not be executed on a GX1 entry, so that in effect GX1 addresses  $R_{\rm l}$  as one of the registers to be exchanged, while GX2 addresses  $R_{\rm l}$ . Note also that this routine may be used to address registers that "wrap around" a page of memory, for if the last page address is exceeded, the subsequent addresses are taken from the beginning of the page.

It is often helpful to examine the contents of the CPU registers at critical steps in the computation cycle to determine if the program will function as anticipated. As an example of this kind of analysis, consider the first pass of the

Table 6-1. Step-by-Step Analysis of GX Subroutine

		REGISTER			
INSTRUCTION	Р	В	х	Α	COMMENTS
LBL LBI. LDI XBA LXA LD XBX EX DECB T XBX EXD T LD	120 122 124 126 127 128 129 12A 12B 12C 12C 12D 12E 12F	R R R D D D R R1 D1 D1 D1	R R R D D D R -1 R -1 R -1	- D R R (D) (D) (R) (R) (R) (R) (D)	R₁address→B Second LBL ignored D₁address→A  First byte of D₁ → A Exchange B and X [D]→R Decrement B Transfer control Exchange B and X [R]→D Transfer control Second byte of D₁ → A

GX subroutine, beginning with a P register value of 120 after execution of the instruction at that location. This analysis results in Table 6-1.

## FIXED-POINT BCD ADDITION SUBROUTINE (FXA)

The FXA flow chart is shown in Fig. 6-3 and the RAM map in Fig. 6-4. This subroutine is an example of a 2n digit, BCD arithmetic routine. In this case, n=7 for a 14-decimal-digit number. Note that the digits are stored in reverse order  $(N_{\rm l}_1$  and  $N_{\rm 2l}_1$  are the least significant digits of words  $N_{\rm l}$  and  $N_{\rm 2}$ ), to take advantage of the EXD instruction that causes BL to be decremented.

LABEL	ROM LOCATION	OP CODE	OPERAND	HEX	COMMENTS
FXA	110	RC		24	0-→C
	111	LE	N1	C4	$N_i$ address $\rightarrow B$
N	112	<b>→</b> LD	1	31	$N_1 \rightarrow A, N_2$ address $\rightarrow B$
	113	DC		6D	$66_{16} + [A] \rightarrow A$
	114	ADC		0A	$\operatorname{Add} \operatorname{N}_2$
	115	DCC		$6\mathrm{E}$	Correct to valid BCD
	116	EXD	1	29	Store BCD sum digit, decrement, and modify B
	117 L	— Т	N	92	Continue addition
	118	RTN-	ه	05	Return to main program
N1	0C4	EQU	6	06	Hex integer pointer




Fig. 6-3. FXA flow diagram.

The LD instruction causes BM to be modified by the exclusive-OR of the contents of BM and the last 3 bits of the LD op code field. In this case, a one was chosen in the LD field, setting BM to one after the first execution of LD ( $1 \oplus 0 = 1$ ). After the EXD execution, BM is reset to zero ( $1 \oplus 1 = 0$ , permitting addressing of the second digit of the first number since BL has been decremented. The sum digits are stored over the  $N_2$  digits since the B register was not modified

Fig. 6-4. FXA RAM map.

						-
		В١	V COV	<b>ITEN</b>		
		0	1	2	3	<b></b>
	0	N <sub>17</sub>	N <sub>27</sub>			]
ļ	1	11/16	N <sub>26</sub>			
ĺ	2	N 15	N <sub>27</sub> N <sub>26</sub> N <sub>25</sub>			
١	3	N <sub>1A</sub>	N <sub>24</sub>			]
1	4	N <sub>13</sub>	N <sub>24</sub> N <sub>23</sub>			
S	5	N <sub>12</sub>	N <sub>22</sub>			
BL CONTENTS	6	N <sub>11</sub>	N <sub>22</sub>			
胃	6 7					
ĺģ	8					
12	9				<u>L</u>	
١٣	Α					_
	В					
	С					
1	D					
	B C D E F					]
L	F					

between the pickup of  $N_2$  digits and the storage of the sum. In the event both  $N_1$  and  $N_2$  are greater than zero, and the addition results in an overflow, C is set to one at the completion of the routine. Both  $N_1$  and  $N_2$  must be at the same decimal scale (the decimal points must be aligned), and the scale must be adequate to accommodate the magnitude of the sum.

## **SORTING PROGRAM (SORT)**

DOM.

ΔD

To further demonstrate data addressing, and as an excercise in the use of X, A, and B registers, assume that it is required to sort through a 64-word block of 8-bit data. All numbers greater than  $73_{16}$  in magnitude must be moved to a storage region for further processing. The sorting operation is to be made several times on the data as it is continuously loaded by the processing program, so the use of a subroutine is indicated. The flow chart is shown in Fig. 6-5, and the AMP code is as follows.

LABEL	ROM LOCATION	CODE	OPERAND	HEX	COMMENTS
	310	TM		DO	Transfer to SORT
	ODO		OC	OC	SORT entry (10C)
·	<del>&gt;</del> 311	LB			Return from SORT
	0	•		0	
	•	•		۰۱	
	0	0		9	
SORT	10C	LB		CO	Load B
	10D	LD1	( )	70	Destination address $\rightarrow A$
	10E			( )	Destination address,
	10F	EX	0	38	D→050, gibberish →A
	110	LDI	( )	70	Source address-→A
	111			( )	Source address, S
	112	INCB		17	[051]→B
	113	$\mathbf{E}\mathbf{X}$	0	38	$S\rightarrow 051$ , gibberish $\rightarrow A$
SORT	1 114	LD	0	30	S→A
	115	ADI –	<b>-</b> 1	6C	Increment S and test
	116			01	
	117 r	—Т	*+2	99	Continue
Ļ	<del> 118</del>	RTN-		05	Return when complete
	119 L	>LXA		1B	Incremented $S \rightarrow X$

BEL	LOCATION	CODE (	OPERAND	HEX	COMMENTS
	11A	EX	0	38	Incremented S $\rightarrow$ 051 051, $\rightarrow$ A
	11B	XBX		18	$S \rightarrow B, [051] \rightarrow X$
	11C	LD	0	30	S→A
	11D 🗀	– ADI	8C	6C	Add complement of 73
	11E			8C	•
	11F	Т	ץ *+15	AF	S≤73 (Note decimal
					relative address)
	120 └	<b>→</b> LD	0	30	$S > 7$ , $S \rightarrow A$
	121	XBX		18	[051]→B
	122	DECB		1F	[050]→B
	123	LXA		1B	S→X
	124	LD	0	30	$D \rightarrow A$
	125	ADI	1	6C	$D + 1 (\text{new } D) \rightarrow A$
	126			01	
	127	XBA		19	new D $\rightarrow$ B, [050] $\rightarrow$ A
	128	XAX		1A	$050 \rightarrow X, S \rightarrow A$
	129	$\mathbf{E}\mathbf{X}$	0	38	S→new D location
	12A	XBX		18	$[050] \rightarrow B, D \rightarrow X$
	12B	LAX		12	$D \rightarrow A$
	12C	$\mathbf{E}\mathbf{X}$	0	38	D-→050
Ť	12D	INCB		17	[051]→B
	└──12E	$\mathbf{T}$	SORT1	94	Transfer back
	12F	XBX⊶	j	18	[051]→B
<u></u>	130	${f T}$	SORT1	94	Transfer back
	OCO			50	

ROM

OP.

In this SORT program, destination address D is assigned to memory location 050, while source address S is held in memory location 051. While this code is not intended to be an example of an efficient technique, it does show a straightforward arithmetic method to pick up and store addresses from the 64-byte block, taking into account the unpredictability of the store addresses. Because the AMP has no store instruction (only an exchange of the accumulator and memory contents), it is necessary to save the accumulator content in the X register if it is needed after the EX instruction is executed—an example of a multipurpose instruction that does too much for the case at hand.




Fig. 6-5. SORT flow diagram.

## FIXED-POINT BCD SUBTRACTION SUBROUTINE (FXS)

The FXS subroutine is very similar to the FXA. The flow chart logic and the data storage map are the same as those shown for the FXA. Because the COMP instruction causes the 1's complement of A to be formed, C must be one-set (SC) and added in initially to form the 2's (or 10's) complement.

LABEL	OP CODE	OPERAND	COMMENTS
FXS	SC		1→C
	LB	N1	$N_1$ address $\rightarrow B$
FXS1	LD←	1	$N_1 \rightarrow A$ , $N_2$ address $\rightarrow B$
	COMP		1's complement of N <sub>1</sub>
	ADC		$N_2 - N_1$
	DCC		Correct to valid BCD
	FEXD	1	Decrement BL, modify BM,
			and store partial sum
	T	FXS1	Continue
	└→RTN		Return
N1	EQU	C6	Hex integer data, location of LB pointer address

For this and the following routines, the absolute octal addresses and codes are not shown. The coding here is thus representative of the input data fed to an assembler, which then assigns such addresses as it compiles the actual machine-language programs.

## RETURN ADDRESS SAVE SUBROUTINE (PSHP)

This sequence establishes a third-level subroutine hierarchy.

LABEL	OP CODE	OPERAND	COMMENTS
PSHP	XS		[SA]↔[SB]
	LBL	SC	SC address→B
	CYS←		8 least significant bits
	1		of SA-→A
	EXD	0	[A]→RAM
	T -	*-2	Not finished
	L►XS		Restore [SA]
	RTN		Third-level save
SC	EQU	( )	register address

The execution of the XS instruction causes the content of SA to be exchanged with SB. This places the second-level subroutine return address in SA and the first-level address in SB. The LBL causes B to be loaded with the address of a RAM location that will be used as the third-level subroutine save register (SC). Eight bits of the original content of SB (now in SA) are cycled into the accumulator and then into RAM by the first execution of the CYS and EXD instructions. The




Fig. 6-6. PSHP flow diagram.

remaining 4 bits are placed into RAM during the second pass. The final XS execution reestablishes the original content of the SA register (see Fig. 6-6). The resulting content of the SB register is of no value.

## FIXED-POINT BINARY ADDITION SUBROUTINE (FBA)


This subroutine is quite similar to the BCD addition routine (FXA), using essentially the same program logic, but since the addition is in natural binary, the coding is more straightforward.

LABEL	OP CODE	OPERAND	COMMENTS
FBA	RC		0→C
	LB	N1	$N_1$ address $\rightarrow B$
	<b>⊢⊳</b> LD	1	$N_1 \rightarrow A$ , $N_2$ address $\rightarrow B$
	ADC		$N_1 + N_2 + C \rightarrow A$
	EXD	1	Sum $\rightarrow N_2$ , $N_1$ address $\rightarrow B$
	L <sub>T</sub>	* <b>-3</b>	Not Complete
	RTN←		Exit
N1	EQU	C3	Address of pointer to $N_t$

With the value of 3 chosen for the initial address of  $N_{\rm l}$ , four bytes are added before the content of BL is 1111 and the routine is exited. The RAM map is similar to Fig. 6-4, with  $N_{\rm l4}$  and  $N_{\rm 24}$  the least significant digit locations used by FBA.

## FIXED-POINT BINARY SUBTRACTION SUBROUTINE (FBS)

FBS differs from FBA only in the setting of the carry and the formation of the 1's complement of  $N_{\rm l}$ . FBS causes the 4-byte  $N_{\rm l}$  to be subtracted from  $N_{\rm 2}$ . Addressing is identical to that of FBA, as shown in Fig. 6-7.



This is the last of the specific AMP program examples, though reference will be made throughout the book to AMP functions as examples of microprocessor operation and architecture. The discussion of larger and more sophisticated programs is beyond the intent of this book, although the complex codes are nearly always generated by dividing the problem into manageable subsets (subroutines) similar to the ones of our examples, and then building a calling program to utilize the subroutines in proper sequence. Because of a desire to illustrate as much of the AMP instruction repertoire as possible, minimal coding was not always achieved.

# Chapter 7 Floating-Point Arithmetic

While it is always possible to solve problems using fixed-point arithmetic, the difficulties involved provided incentives to both hardware designers and programmers to mechanize methods by which the arithmetic unit or a service program could keep track of the radical point during computation. The technique is known as *floating-point* and is simply an extension of scientific notation, where a number is expressed as the product of a number lying between 1 and 10 (or alternately 0.1 and 1) and an integral power of 10. For example,

$$375.92 = 3.7592 \times 10^2 = 0.37592 \times 10^3$$
  
 $0.0001764 = 1.764 \times 10^{-4} = 0.1764 \times 10^{-3}$ 

Binary numbers can be expressed in a like manner:

Where  $10_2^6 = 2^6$  and  $10_2^{-6} = 2^{-6}$ . This notation can be further shortened by not writing down the 10 since regardless of the number system used, the most natural multiplier is an integral power of 10 in any base. Thus we can write:

$$0.1110101 \times 10^{-5} = 0.1110101 \mid -5$$

This suggests a format where the mantissa (the number lying between 0.1 and 1 in this case) and the characteristic (the




Fig. 7-1. AMP floating-point word format.

power of 10 of the multiplier) are contained in adjacent sets of bytes and operated upon according to the scaling rules of Chapter 5.

## CONVENTIONS


Like most things in the digital computing world, there are no firm standards. But common usage (and common sense) have given rise to formats similar to that in Fig. 7-1. The characteristic, or *floating-point scale*, is quite often held as an 8-bit number whose value is equal to 128-B, where B is the binary scale discussed in Chapter 4, and 128 is a constant that permits B to range from -127 to +128. An equivalent and more straightforward approach is to divide the 8 bits into a sign bit with 7 magnitide bits, as in complement notation.

The mantissa is constrained to be less than one in absolute value. If it is negative, it is held in 2's complement form. The mantissa is nearly always held at the minimum binary scale (normalized). If we assume that a precision of one part in  $2^{24}$  is adequate, we will then require a 24-bit mantissa (including sign). Expressed in decimal form, this corresponds to about one part in 16,000,000. Most problems to be addressed by a microprocessor can be adequately handled by a mantissa that is 24 bits or less.

This system will then accommodate fairly large numbers ranging from  $2^{-128}$  to  $2^{+128}$ , corresponding to a decimal range of approximately  $10^{-38}$  to  $10^{+38}$ . The symmetry of this range results from our definitions. The smallest magnitude that can be held under these rules is  $0.1_2\times 2^{-127}$  or  $2^{-128}$ , and the largest

magnitude is  $0.1111...\times 2^{128}$  or almost  $2^{128}$ . It is possible to hold numbers smaller in magnitude than  $2^{-128}$  if normalization is not required, for then insignificant leading zeros would be permitted.

For discussion, assume that one floating-point word occupies four 8-bit bytes—three bytes for the mantissa and one byte for the characteristic. In keeping with common terminology, we will talk about this word as residing in a register, although in fact the "register" is merely a group of bytes held in RAM, having a size determined by our program. For example, the number 255<sub>10</sub> would appear in memory as four 8-bit bytes:



Byte 3 contains the sign bit, which is zero since 255 is positive. Bytes 3, 2, and 1 hold the mantissa at minimum binary scale, so  $255_{10}$  appears as  $0.111111111_2$ . From observation or from Appendix D, the minimum binary scale is found to be 8; therefore in our example the characteristic is  $128-8=120_{10}$  or  $1111000_2$ . In hexadecimal this floating-point number can be expressed as four two-digit bytes: 7F 80 00 78.

## ARITHMETIC

In performing arithmetic on floating-point numbers, the rules for binary scaling are mechanized together with operations necessary to prevent overflow. Thus the mantissa and characteristic arithmetic are both done in fixed point. The result is a combination nearly always yielding maximum precision. While all large computers and most small ones have floating-point capability in their hardware, today's microprocessors are, without exception, fixed-point systems. Floating-point arithmetic must be accomplished by subroutines.

In the case of addition and subtraction, the subroutine must examine each of the two numbers to be added and determine the appropriate scale such that the sum can be contained without overflow. The subroutine should also recognize when overflow or underflow are inevitable, and act accordingly. It must normalize or left-adjust the result such that there are no leading zeros, and also adjust the scale.

A second class of so-called floating-point routines may be encountered where BCD arithmetic is used. Preparatory to BCD addition or subtraction, these routines simply line up the radical points, which may be identified using an illegal BCD character or by a counter whose contents point to the position. Overflow will normally be checked. The BCD numbers are held in a manner that will allow maximum precision as long as the radical point is contained in the register, so data will not be normalized, but rather held with the radical point at the position required by the latest operation.

We will now discuss the operation of a typical true *n*-byte floating-point subroutine where the addend and augend are in binary 2's complement form, and held as normalized numbers.

## FLOATING-POINT ADDITION AND SUBTRACTION

The flow chart of Fig. 7-2 is indicative of the logic required for a binary floating-point addition and subtraction subroutine. Execution of the routine is separable into three parts. Part 1 handles the setups and any shifts necessary to equate the characteristics by lining up the binary points of the two arguments, C and D. Part 2 performs the addition or subtraction. Part 3 adjusts the sum or difference so that it is contained in the assigned register with no insignificant leading digits, restores the necessary data, and exits to the main program.

The subroutine is entered at FPAD for addition or FPSB for subtraction, where a flag (F1) is set either to a one or to zero for the add/subtract control used in Part 2. The required common initialization is also performed. The two characteristics are then examined to determine if they are equal. If the format of the number is that of Fig. 7-1, the characteristics are each held in one 8-bit byte and a simple accumulator zero-test on the difference will suffice. If the characteristics are unequal, then the number associated with the smaller scale (larger characteristic) will be shifted right one bit at a time by the RS (right shift) second-level subroutine until the scales are equal. The RS test for the proper characteristic must pass here because we are only modifying one characteristic to be equal to a known valid one. With this mechanization, it is quite possible that the mantissa may be shifted out of the register, one bit at a time, until it is zero. Shifting will then continue until the scales are equal, using up unnecessary time. A test may be inserted at the return from RS in Part 1 to count the number of right shifts performed, with a test limit equal to the number of bits in the register. Or alternately, you could examine the mantissa for a zero. If either test were satisfied, the smaller characteristic could be used for both numbers, or the remaining non-zero number would be used for the sum or difference (complemented if necessary). When the two scales are found to be equal, Part 1 has done its job and control is transferred to Part 2.

In Part 2, any required setup is performed, and F1 is examined to determine if addition or subtracton should take place. If addition, the carry is zero-set and byte-by-byte addition is performed; if subtraction, the carry is one-set, the 1's complement of D is taken, and once again byte-by-byte addition is performed. (Depending upon the processor used, some efficiencies may be realized by making some of this coding common).


Part 3 tidies up the arithmetic by correcting any overflow and by normalizing the scale of the sum. After the arithmetic is performed, it is possible that a potential overflow has occurred, with the overflow bit residing in the most significant digit position (sign bit). This overflow can be corrected by recognizing the existence of the overflow condition, shifting the mantissa right one place, recovering the sign bit from the carry, and adjusting the characteristic. (There is only the possibility of a 1-bit overflow, so the shifting operation need be done only once.) Where the resulting signs are different (like signs of subtraction arguments), an overflow is not possible. The programming in the "is sign proper" box must look for the sign combinations of Table 7-1 that result in overflow. Fortunately, the only combinations needed result in a

Table 7-1. Addition and Subtraction Overflow Sign Combinations

		ADE	OITIO	N		SUI	BTRA	СТІОІ	A	
Sign of C** Sign of D** Sign of result MSB for no overflow MSB for overflow	+ + 0 1	+ - 1	+ -+ 0.	- - 1 0	+ + 0 *	+ + - 1	+ 1 0	+ - + 0 1	1	+ + 0 *

<sup>\*</sup>Overflow is not possible

<sup>\*\*</sup>C and D are interchangeable under addition, so the four redundant cases are not shown.






Fig. 7-2. Floating-point addition-subtraction subroutine flow chart.

predictable sign. The RS will put everything right, as long as the proper sign bit is placed in the carry prior to transfer to RS. At this point, the functions of Part 2 are complete.

Part 3 also provides for normalization by left-shifting the mantissa until no leading insignificant digits are present, and by modifying the characteristic. If no potential overflow has occurred, the NML subroutine is entered, which shifts the mantissa left one bit at a time and also adjusts the characteristic. After each reentry into the main routine, the sign bit is checked to determine when it changes state, for when this occurs, the mantissa has been shifted one place too many and must be shifted back one by the RS subroutine. At this point, the mantissa contains no leading insignificant digits, providing maximum precision of the arithmetic operations. Of course, the precision of the number just normalized was not enhanced, since insignificant zeros were shifted into the right-hand end of the register as the mantissa was being shifted left, but the precision of subsequent opeations using this data is probably improved.

It is possible that the range of the characteristic is not sufficient to handle the magnitude of the resulting sum or difference. While this occurrence is not likely, it represents a true floating-point overflow and must be recognized. In this case, the characteristic will overflow from the maximum positive scale indication of 00000000 (B = +128) to the maximum negative indication of 11111111 (B = -127). Or, if we try to establish a scale more negative than -127, an indicated scale of +128 will result. Both RS and NML have tests for these conditions. If found by RS, the overflow flag is set and the add/subtract routine is exited immediately. If found by NML, it simply means that the number cannot be normalized within the range we have chosen for the characteristic. It was decided for the example to leave the mantissa unnormalized in this case, but not to set an error flag. A bit more will be said about characteristic arithmetic in the following discussion on floating-point multiplication.


## FLOATING-POINT MULTIPLICATION

The AMP has no multiplication capability. Whether we choose to program in fixed or floating point, a subroutine must be generated to enable multiplication. Floating-point multiplication was chosen to develop a typical program flow. The

technique used is based on the multiplication example in Chapter 2. Recall that fixed-point overflow cannot occur as a result of multiplication, so no overflow tests are necessary to insure a proper mantissa. However, floating-point overflow or underflow can occur, with the product characteristic exceeding the allowable range as a result of addition of the characteristics of the multiplier and multiplicand. Binary multiplication algorithms handling more than one bit at a time are available for those who wish to trade complexity for speed. BCD techniques are also available.

The FMP subroutine is a one-bit-per-basic cycle subroutine. It is entered with a transfer and mark (TM) with address pointers set for the IER (multiplier) and ICAND (multiplicand) registers. The word format is open, but the program flow was generated with the format described earlier in the chapter in mind.

Upon entry into FMP, the necessary initialization is performed, including setting the PROD (product) register to zero. Normally, PROD would be a double-length register to hold the product, but the high-order bit positions of the IER register are vacated (see Chapter 2, Multiplication) as the partial product is shifted right, so a single-length PROD register attached to IER in the following manner will suffice:



As in floating-point addition, the new characteristic is computed by using fixed-point addition on the characteristic byte. If the binary scale is contained in the characteristic in the form of 128-B, a bit of thought must be given to determining the rules for overflow or underflow. The characteristic will have the configurations for selected binary scales shown in Table 7-2. Note that overflow occurs when the characteristic is forced to pass through zero or to exceed 255, as when B is +128or -127. Adjusting the characteristic of the product is more straightforwardly accomplished by adding the characteristics of the two numbers, and then adding 12810 or 8016 to correct the result. For example, if the scales of the two numbers are 30 and 50, their characteristics would be 98 and 78, respectively. The sum of the two characteristics is then 176, and when 128 is added, the result is 48 (actually 304, but the overflow in the 8-bit register is ignored). A characteristic of 48 corresponds to




Fig. 7-3. Floating-point multiplication subroutine flow chart.

Table 7-2. Comparison of Selected Binary Scales and Their Characteristics

BINAR	Y SCALE (B)	CHARACTERISTIC			
DECIMAL	HEXADECIMAL	DECIMAL	HEXADECIMAL		
0 64 64 64 128 127	0 40 40 - 40 80 - 7F	128 64 192 192 0 255	80 40 CO CO 00 FF		

a base of 80, which is the sum of the two original bases, as required. If the characteristic was equal to the base (not 128-B), then the characteristics of the numbers can be added directly without correction.

Once the characteristic of the product is judged proper, control is transferred to the MRS (multiply, right shift) subroutine. The MRS examines the most significant bit of the PROD register and places it into the carry flip-flop so that the bit will be re-entered into the most significant digit position when the contents of the PROD and ITER are shifted right. The shift begins with the most significant byte of PROD, and ends with the least significant digit of ITER; the next multiplier control bit ends up in the carry flip-flop.

If the new value of the carry is zero, then no addition is performed and MRS is re-entered, once again shifting the combination of PROD and ITER right and obtaining a new multiplier control digit. If the new value in the carry is a one (C=1), the content of ICAND is added to PROD before MRS is re-entered. When the iterative portion of the multiplication is complete, MRS is entered for the last time, with control returning to the final correction routine.

To complete the operation, the carry bit is once again examined, and if found to be one, a subtraction is performed to correct for any error resulting from a multiplicand or multiplier, or both, appearing in 2's complement notation. The subtraction takes place by adding the complement of ICAND to the PROD. When the subtraction is completed, or if the carry was initially zero, the subroutine returns control to the calling program.

## Chapter 8 Programming Aids

Programming a microprocessor is a more involved task than programming a "full service" digital computer. By comparison, the aids and services available to the programmer of a microprocessor are still incomplete. Microprocessors are new, therefore the associated hardware and software have not yet had time to mature. However, most manufacturers have recognized that one of the more powerful sales tools for the hardware is the availability of a full line of programming aids. Those companies that intend to stay in the business are now spending a significant portion of their research and development budget to add both software and hardware aids to their product line. So we can soon expect to see major improvements in ancillary microprocessor systems.

## LOADERS

The loader is probably the simplest form of programming aid. The loader may be nothing more than a few hand-entered or permanently stored instructions, but it is usually a moderate-sized routine that permits direct entry of instructions or variable data by keyboard or tape, with absolute address information for the data to be stored. The problem, of course, is how to load the information. When approaching a microprocessor with a completely empty

memory, you must find a way to begin to enter the information, for the microprocessor will not have a loading program to assist you. But once the program has been permanently stored in ROM, any required loading routine will be part of the normal instruction sequence, so the problem is solved.

The loader is a set of instructions that enables the input media to set up a starting address, read in one byte at a time, and store it in either RAM or PROM. The loading address is incremented either by the hardware or by the loader, depending upon the routine and the microprocessor used. The loader should also be able to recognize the end of a block of data and to prepare for addressing a new block. For processors using paged memory, data is normally entered one page at a time.

A relocatable loader is one that will reposition *blocks* of code in absolute memory, to make room for additions or to compact the code, thereby eliminating some transfer instructions. These loaders, however, require block start and stop information and so are not used much for microprocessor programming since the relocatable loader functions are normally satisfied by reassembling the source code.

## THE MICROPROCESSOR AS AN ASSEMBLER HOST

The most common microprocessor programming aid is the assembler. (Typical assembler functions have been briefly discussed in Chapter 5.) There are several different vehicles used to provide convenient access to an assembler. There are also editors, simulators, emulators, etc., so that the assembled program may be executed on the spot, and any errors found easily corrected.

The microprocessor itself can be used to host the assembler accessing a larger machine in a time-share mode via a smaller, but still intelligent terminal. Such assemblers have been written to run on most of the commercially available microprocessors, but they have limited computational ability (primarily limited by throughput and memory capacity, and secondarily limited by available peripheral equipment). Consequently, an assembler written for a microprocessor host will be limited in relation to the functions of one written to take advantage of the features of more complex machines.

## The Resident Assembler

A typical resident assembler is a two-pass program. The first pass converts the symbolic op codes and nonbinary data to binary, stores this information away in absolute machine addresses, and establishes a label table. Clerical errors are flagged out, such as misspelled or nonexistent op codes. The second pass equates addresses to the assigned labels, setting up equivalences and assigning absolute addresses to the binary code. Processor idiosyncrasies are accounted for, and additional error checks are performed. Examples of errors detected at the second pass are failure to define a label, and finding a label defined twice.

Most assemblers use as input data the 128-character ASCII set (Table 9-1). The input data is formed in *statements*. The statement in turn is subdivided into *fields*. A typical assembler format is used in Chapters 5 and 6, and the fields used there were *label*, *op code*, *operand*, and *comments*. The absolute ROM location and hexadecimal data equivalents were shown only to indicate the relationship of the mnemonic and absolute information; they are not normally included with the input data.

## LABEL FIELD

The format of the label field is determined by the assembler. There is usually a limit of six alphanumeric characters, with a maximum of 256 or 512 labels, depending upon available memory.

The label field may also be used to designate a comment statement, where the entire statement is treated as a comment rather than data for information appearing in the fourth field. In this case, the assembler passes over the comment statement without allocating memory or assigning an address to it.

Because of the assembler structure, there can be illegal combinations of characters that, though not logically incorrect, will cause an error diagnostic. For example, some assemblers look for only alphabetic characters in the label field, so if others are used, an error will be flagged.

## Op Code or Operator Field

The mnemonic codes for the processor op codes, together with *pseudo instructions* to the assembler, make up the data in

this field. Pseudo instructions, often called *pseudo ops* or *assembler instructions*, do not result in assembly of microprocessor op codes, but rather tell the assembler to perform certain functions. Examples of pseudo instructions are:

**EQU**—Causes a designated label to be equated to the indicated hexadecimal number.

**DEC**—Causes a designated label to be equated to the indicated decimal number.

**ORG**—Defines the starting point of a block of code.

**END**—Designates the end of the source program.

Most rudimentary assemblers are critical of simple input errors. For instance, if the op code is an LBL and it is entered with a space as LB L, an error flag will most likely be set. Likewise, if the assembler wants a comma after the op code and no comma is there, an error will be indicated. Conversely, if the assembler does not want a comma and one is present, an error will also be set.

## **Operand Field**

This field is used to indicate the addresses of operands, immediate data, and to further define execution of certain instructions not requiring address information. These instructions are typified by shift instructions, where the number in the operand field tells the processor the number of places to shift the operand right or left. Since hexadecimal numbers can be alphabetic, the assembler must be notified by an auxiliary agreed-upon symbol, whether by an alphabetic combination in the operand field as a label or by an absolute number (a literal). The symbols "1" or "\*" in front of the operand entry is commonly used to designate hexadecimal data.

## **Comment Field**

Comments are used only for readability in the program listing. They are usually held for printing by the assembler during its first pass and is ignored during the second pass. Comments can utilize any character set that the peripherals recognize.

Figure 8-1 is a representative listing prepared by a resident assembler for the Rockwell PPS-4 microprocessor.




Fig. 8-1. Sample resident assembler printout.

The first data group is the input information as it is typed into the assembler. The second data group is the first pass response, and it includes the assigned addresses and basic hexadecimal equivalent op codes. The third data group is the assembled object code with the starting address of location 0100. This last group is preserved on paper tape punched by the assembler for loading the PROM (programmable read-only memory). The address of N1, content of location OC3, has been omitted.

## DIAGNOSTICS

As we have observed, error detection and diagnosis by assemblers are usually less than the best; however, a few words are still in order regarding some specific errors that should be caught by the assembler and brought to the attention of the programmer.

## **Memory Contents Exceeded**

The assembler will be keeping track of the memory usage, and therefore almost certainly will be able to provide diagnostics that say:

Page Is Full—You must use a long transfer to continue.

**ROM or RAM Is Full**—This one can be real trouble. If the program cannot be compressed or functions deleted, the only answer is more memory for the system.

Special Memories Are Full—Where literal or command pools, stack pointer memory, special input/output buffers, or other special-purpose memories are used, this message will alert the programmer to the fact that the world is finite.

## **Invalid Codes**

These messages will usually indicate some kind of clerical error.

Invalid Op Code—Usually a typing or keypunch error.

**Syntax Error**—Too many or not enough commas, parentheses, asterisks, spaces, etc.

**Undefined Symbol**—Usually an input typing or keypunch error.

Symbol Defined More Than Once—Poor bookkeeping.

## **Improper Program Structure**

Label Not Present Or Undefined—Labels are required on pseudo-ops such as EQU. If a label is not used, this diagnostic message is likely. If control is transferred to an undefined label, a similar message should be used.

Transfer Is Beyond Page Boundary—Here the programmer inadvertently addressed a location that could not be reached by the type of transfer instruction he was using.

There will be other message types referring to specific errors created by the limitations of the particular microprocessor and assembler combination used. None of these messages are welcome, but it is much easier to find and correct an error when it is pointed out.

## **Typical Operation**

As an example of resident assembler operation using paper tape as the storage media, we will briefly discuss the operation of the PPS-8 assembler. This assembler uses paper

tape as the primary input and storage media. Standard operating procedure dictates that the source program be prepared off-line using a teletypewriter.

Once the tape has been punched, it can be placed on the reader and read by Pass 1 of the assembler. The PPS-8MP assembler uses the 128-character ASCII set. (Any one of the first group of 16 codes is treated as a statement delimiter, and if two or more appear in succession in the source program, all but the first are ignored.) Pass 1 creates the symbol table but does not store source data. The tape must be once again positioned on the reader and Pass 2 addressed from the teletypewriter. Pass 2 generates the source-object listing. Both Pass 1 and 2 provide some error checks and printout diagnostics where errors are found. Pass 3 provides an object program in a format suitable for use with the loader provided for the PPS-8.

## THE SIMULATOR OR EMULATOR

Simulators provide a program execution sequence which is identical to that of the microprocessor, but for which the programmer has considerably more visibility. If the program is initially run on the microprocessor, monitoring of program execution is most often done by observing a bank of lights or a simple digital display providing the hexadecimal location of the last instruction executed and values of selected register constants.

Unless Transfers, Halts, Printout Commands and Pauses are inserted into the assembled code, no intermediate results are directly observable. The act of modifying the code to add visibility for checkout is commonly done, even where simulators are used, but additional opportunities for error are created when the patches are removed and the final "checked out" code is compressed.

## THE TEXT-EDITOR

For those systems using a bulk input media (paper tape, magnetic tape, punched cards) to the assembler, it is inconvenient to go back and recreate the entire source data set when corrections are to be made. The test-editor provides a system that modifies designated pieces of data and prepares a new corrected tape or deck, together with a printed record of the changes made and of the resulting complete data set.

The editor operates by reading the test to be altered into a buffer. The buffer is usually limited in memory such that the source data must be handled in pieces that will fit in the buffer, and the loading process is repeated until the entire text has been edited. A typical set of commands available to the user of an editor are as follows

- 1. Set buffer pointer.
- 2. Add or append n lines of text.
- 3. Delete *n* lines of text.
- 4. Move buffer pointer n character positions forward.
- 5. Punch specific characters (end-of-file, no-ops, etc),
- 6. Punch buffer contents.
- 7. Search for specific string in buffer.
- 8. Insert text into specific location in buffer.
- 9. Delete mth through nth character.
- 10. Insert specific character into buffer.

## TIME-SHARED SYSTEMS

Manufacturers and service bureaus have cooperated in providing rather complete assembly, compilation, and simulation programs that are resident on large computers and accessed by terminals in the customer's plant. The access is nearly always over telephone lines and is initiated by dialing the telephone number of the remote computer facility. This mode of operation requires a fairly intelligent local terminal.

The terminal equipment should include a paper tape or card reader, a teletypewriter, a cathode-ray tube (CRT) display, some auxiliary memory (disc or magnetic tape), and a reasonably competent minicomputer to control the peripherals and operate interactively with the big computer.

The user will pay for the terminal equipment, the telephone line rental, and the main-frame time actually used at the central computer. During normally busy periods, several programs are running nearly simultaneously on the big machines, but each user pays only for the portion of the central processor time directly involved with this program. Even though rental of machines in this class is quite expensive (\$200—\$1000 per hour, depending upon machine configuration), the total cost to assemble a 500-statement program is generally less than \$10, excluding the cost of the terminal.




Fig. 8-2. Photograph of PPS-4MP assemulator system. (Courtesy Rockwell International)

Time-shared systems require the creation of an initial input data file for the assembler source code, which is maintained at the central facility and updated as the file is accessed. In addition to the source code, secondary files are generated and normally consist of one or two assembler output files and a simulator input file compatible with the machine configuration or configurations simulated at the central computer. This permits the source code to be assembled, and a simulation verification performed in a single sitting.

Use of a time-shared system is initiated by "logging on," which consists of calling the number of the central computer, identifying the terminal, and identifying the specific user. The exact procedure is dependent upon the company providing the service, the executive program used, and the terminal configuration.

#### THE ASSEMULATOR

Another class of programming aid utilizing a combination of hardware and software techniques is known as an assemulator. The title is a contraction of the terms assembler and simulator (or emulator), which describes the services rendered. A typical example is the PPS-4MP assemulator system shown in Fig. 8-2. The assemulator processing center is composed of the PPS-4 CPU, 256 4-bit words of scratch-pad RAM, two general-purpose I/O devices, and a clock generator.

The PPS-4MP block diagram is shown in Fig. 8-3. The CPU has access to all internal blocks shown in the diagram and takes its instructions from either the ROM or the RWM (read-write memory).

The selection of the program set used is switchable from the console. The ROM programs are those which make up the operating system. The program in the RWM are the *object codes* (the programs being developed or checked out). At the programmer's option the assemulator will assemble or edit the program, or permit it to be executed on the spot. The assembly and utility programs in ROM are referred to as the *chip-based operating system* (CBOS). The permanent storage media used with the basic assemulator is paper tape, and both source and object code are preserved as punched holes on paper tape.

#### Source Program

The source program is in assembler language and consists of mnemonic-coded data similar in form to the AMP routines discussed earlier. Specific formats are necessary to instruct the CBOS system as to which data are comments, operands, or labels.

Upon entering the source data into PPS-4MP memory via paper tape, a second paper tape is punched to preserve the assembled information. Program errors will likely be found during the debugging process, so the programmer will want to punch yet another tape containing the newly discovered corrections. To facilitate the process, the *edit* function is provided, permitting corrections to be made and a new tape to be punched by reading in the old tape and manually entering only changes, deletions, or additions.

#### **Assembly**

Assembly of the source program is performed by the utility assembler, which is a two-pass assembler. Passes 1 and 2 operate independently, and each requires separate initialization. Upon the completion of pass 2, an object tape will be punched that can be loaded into the RWM of the assemulator ready for execution and emulation by PPS-4MP.

#### **Simulation**

During initial program execution, a *single step* or *single cycle* mode of operation is very useful in permitting the




Fig. 8-3. PPS-4MP block diagram. (Courtesy Rockwell International)

programmer to observe the execution of his program, one command at a time. He can view the register contents at the completion of each instruction to determine the goodness of his code. In addition to the single-cycle mode, the programmer may dump all of the program memory on paper or magnetic tape (if available) or on printed hard copy.

Program data may be entered into the PROMs when the checkout has progressed to the point where the programmer is satisfied with the accuracy of his program. Capability exists within the PPS-4MP to verify the proper entry of this data by comparing the PROM contents bit-by-bit with the latest contents of the RWM.

## Chapter 9

## Data Exchange and Use of Peripherals

An important and growing use of the microprocessor is in data formatting and control. Information must be put into forms that the outside world can accept. Data must be received in similar forms and then translated into the 2's complement binary that is natural to the processor. Further, transmitted data is subject to contamination from several sources, and in general, the longer and more complex the transmission link, the higher the error rate. So the microprocessor may be assigned the task of determining whether or not a data group is likely to contain errors. For example, it may be asked to select the "best" available data from several redundant sets, or to "correct" an apparently faulty reception using partially redundant data.

#### DATA FORMAT STANDARDS

Some data format standards exist. Punched card and paper tape formats have been established for some time and have wide acceptance. Two of the most used standard code systems are ASCII (American Standard Code for Information Interchange) and EBCDIC (Extended Binary-Coded Decimal Interchange Code).

ASCII is a 7-bit code used to provide a numeric representation of alphanumeric and formatting data. ASCII is an *incomplete* set in that several of the possible codes are without

meaning. Hexadecimal to ASCII equivalencies are listed in Table 9-1.

EBCDIC (pronounced either ee-be-dick or ib-si-dick) is an 8-bit code yielding 256 possible combinations, but as in ASCII, many of the combinations are not used. EBCDIC can be thought of as being divided into two 4-bit groups—the high-order group contains the zone bits; the low-order group, the digit bits. This grouping corresponds to the zone and digit

Table 9-1. ASCII Character Codes

HEX	ASCII CHARACTER	HEX	ASCII CHAR- ACTER	HEX	ASCII CHARACTER
0 - 1F	No equivalence	3F	?	5F	
20	blank or space	40	0	60	İ
21	!	41	A	61	a
22	n n	42	В	62	Ь
23	#	43	l c	63	c
24	\$	44	D	64	l a
25	Z	45	E	65	e
26	8	46	F	66	f
27	1	47	G	67	g
28	(	48	Н	68	h
29	)	49	I	69	i
2A	*	4A	J	6A	j
2B	+	48	к	6B	k
2C		4C	L	6C	1
2D	-	4D	м	6D	m
2E		4E	N	6E	n
2F	/	4F	0	6F	0
30	0	50	P	70	p
31	1	51	Q	71	q
32	2	52	R	72	r
33	3	53	s	73	s
34	4	54	T	74	t
35	5	55	υ	75	u
36	6	56	٧	76	v
37	7	57	W	77	w
38	8	58	Х	78	×
39	9	59	Y	79	у
ЗА	;	5A	Z	7A	z
3B	,	5B	[		
3C	<	5C	\		
3D	=	5D	]		
3E	>	5E			

Table 9-2. EBCDIC Alphabetic and Numeric Character Codes

CHARACTER	EBCDIC ZONE BITS	DIGITS BITS	HEX
CHARACTER  ABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789	1100 1100 1100 1100 1100 1100 1100 110	0001 0010 0011 0100 0101 0111 1000 1001 0011 0100 0101 0010 0011 0100 0111 1000 1001 0010 0011 0110 0110 0111 1000 1001 0110 0111 1000 1001 0010 0011 0110 0110 0111 1000 1001 0010 0011 0110 0111 1000 1001 0010 0011 0110 0111 1000 1001	HEX  C1 C2 C3 C4 C5 C6 C7 C8 D12 D5 D5 D7 D5 D5 E5 E5 E5 E5 F5 F6 F7 FF F5 F6 F7

punches of punched-card code. Hexadecimal to EBCDIC equivalencies for alphabetic and numeric characters can be found in Table 9-2. For format characters, other zone bit combinations are used.

Punched cards are probably the most common form of data input to digital equipment. Cards are not the overwhelming source media in the microprocessor community as they are for the larger systems, but are still in very general use. The most common code used for punched cards today is due to H. Hollerith who used cards for data handling in the 1890s. The cards are often called *Hollerith cards*, and the code

the *Hollerith card code*. One column is used for each character, so that 80 characters are contained on an 80-column card. As seen in Fig. 9-1, the numbers are represented by a punch in rows 0-9. The letters are represented by double punches—A through I by a row-12 punch and a digit punch in rows 1—9, and J through R by an row-11 punch and a punch in rows 2-9. Format characters use other combinations.

Punched paper tape is a common input/output media for microprocessors. Paper tape is available for widths of 5, 7, and 8 channels, where a channel is a single binary digit position. (See Fig. 9-2 for an example of 8-channel tape having ASCII characters). A timing reference must be available on the tape to tell the tape reader that a digit is being processed. This timing signal is generated by sprocket holes, which are the small holes near the center of the tape. Photo readers are the most commonly used tape input devices, and they take advantage of the smaller sprocket hole to insure that if a data hole is present, it is squarely on the sensing element at the time the sprocket hole says "read." Paper tape is slow, cumbersome, and error prone, but the readers and punches are simple devices and hence relatively inexpensive, which accounts for the continuing use of this media. Paper tape is normally read at a rate of 500 to 2000 characters per second and punched at 200 - 300 characters per second.

#### PARITY CHECK

Errors are more likely to occur during data transmission than during internal computation, so it is generally a prudent step to provide a means of determining, within reasonable probability, if a data error has occurred during transmission. We could, for instance, exercise the option of asking for a retransmission of data so that we could compare it with the received data, bit by bit. This is an example of redundant transmission on a comparitively large scale, but some type of redundant information must be transmitted for some sort of comparison to be made.

Parity checks provide a lower redundancy (fewer extra bits required) and simply involve counting the number of ones (or zeros) in a fixed-length data group, determining if this count is odd or even, and then forcing the count to be either odd or even by appending one more digit (the parity bit) to the data

		<b>⇔</b> ≥ −	~	£.	424.	L)	4	-	8	డా జె
		<b>⇔</b> ≈ —	2	3	-	L-Ta	9	_	8	æ. 5°
		<b>⇔</b> ≥ ~	~	وسئ	4	r.c.s	دے	1	¢O	ص ب <u>ج</u>
		<u> </u>	~	ers.		<u></u>	ھے	-	<b>20</b>	CO 13
		22.	~	~		r.	60	_	GC	مرا روم
		G 2	~		-	50	9	-	œ	GD Z
		02-	~	ers	-	F.3	<u></u>	-	60	တာ က
		<b>⇔</b> ≈ ~	~	ന	-231°	LC)	æ	-	ශා	တာ ⊱
		<b>6</b> 2	2	c.	<b>~</b>	r.	S		ဆ	€2 €
		<b>□ ₹ </b>	7	cas	-	1.73	9	_	œ	ت ت
		<b>⇔</b>	2	cas	-	re.	حت	-	ಡಬ	කා සි
		- ii	~	دري	-	2	22	_	GD	GD 126
·c. • •		G 9 -	~	~		E S	C (C)	_		CD 25
		2 2 -	160023	63	-	10	<u></u>	-		@3 133
tē		- <del>-</del> -	2	6.2	-	LC)		_		တာ 🖫
2		<b>-</b> 2 <b>-</b>	7	S.	<b>W</b>	FL3	G	200	Elem.	တာ 🖫
60.	628 638	<b>■ 23 −</b>	2	ç	<b>*</b>	L)	c	<b>高速</b>		යා 23
"_		<b>⇔</b> —	2	2	-		G	_		డు 🖺
		<b>c</b>	~	3	400).	r.c	C	COMMIT.		തങ
9 tr.	1220000	— H	~	دي		T.	5.53			ದಾಯ್
A.\			C-1		acut-			-		63.5
- I		GD 59	<b>~</b> 1	~	<b>401</b>	-	(3)	-	60	င္မွာ အ
		<b>-</b> 8	7	(4.2	•	2	(20		問題	ကာ မြ
		<b>■</b> 3	607308	ę,	<b>437</b>	دى	Cap	<b></b>	Marks.	යා 🖫
1. I		<b>-</b> 3 <b>-</b>	學主義	6.3	427	L.	9	~		<b>CD</b> []
<u> </u>		_ 22 -	7	C.L.D	-	200	Œ	7		ဏာ 💥
4		- I	~	er.s	e=2.		(C)	-		CD [2
7 1000	(CONTRACT	- H	~	6.2	-3.		£.23	-	(C)	Can Can
a 1888	Carriery		~	2000000		<u> </u>	- 60	-		G) (3
400	200	0 2 -	2	(2000A)	-	5	:00	~	2002	GD 🖫
<b>D</b> *.		<b>■</b> € —	2	(0.223)	4.E	LC?	4	_	1200	ದು ಚಿ
45°		<b>○</b> 5	2		-	S	G	~		<b>c</b> ⊃ <del>2</del>
0			2	S18888	<b>~</b>	L)	9	-		<b>c</b> n ₹
(<-/s,#s\$+_)¢ 18.		2	~		-	<u>ات</u>	ج	-		en ⊗
7	600000		~	٠	-41	<u>س</u>			~	Carb 252
> mm	- Committee	2 ° C	~	6.3			GD.	-		ကောင်း
*	<b>2533</b>	08-	67	3	2200	L2	G	-		တာ ရှ
-		<b>8</b> —	~	ŝ	200	LC3	മ	~	REAL PROPERTY.	മ ജ
( m		0 % -	2	ç		LC"	မ	-	200	@7 E
Ñ		8831 11	22	33	4	S	9	13	<u> </u>	3337
Ñ			111	3333	440	5 5 5	999	1111	8	. 0 <b></b> 9
Ž.			1222	3333	444	5555	3566	1777	3 3 8 8	3 9 9 <b>8</b> 9
77.XW		233343537   1 1 1 1 1 1	11111	333333	4444	55555	9999	17077	38008	3 9 9 9 <b>8</b> 9
JWWXYZ			222222	3333333	<b>   44444</b>	5 🛮 5 5 5 5	9999999	7778777	88888	9 9 9 9 9 8 9
Tuwux 28		0 0 1 52 33 34 55 56 37 1 1 1 1 1 1 1 1	121111	<b>333333333</b>	4 84444	55 155555	66600666	7777	8838338	99999998
STYWWXYZ		23 20 31 32 33 34 35 36 37 11 1 1 1 1 1 1 1 1 1	1222222	3 3333333	44 64444	555 855555	6666 \$ \$ 666	17777	8888881	9 9 9 9 9 9 9 9 0 0 0 0 0 0 0 0 0 0 0 0
RSTUWWXYZ	22.70	8 8 8 8 8 8 8 8 8 8 8 8 1 1 1 1 1 1 1 1	2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	33 13333333	444 844444	5555 \$ 55555	8 8 8 8 8 119 8 8 8	777777	188888888	8 9 9 9 9 9 9 9 9 9 8 9 9 9 9 9 9 9 9 9
ORSTUWWXYZ		6 8 8 8 8 8 8 8 0 0 0 0 0 0 0 0 0 0 0 0	22 11 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	333 83333333	444 844444	55555 \$ 555	6566680666	777777	888888888	1 9 <b>8</b> 9 9 9 9 9 0 0 8 8 9 1
IPORSTUWWXYZ6		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2222 🛮 222222	13333 \$ 133333333	4444 14444	5555550555555	866666833666	711111111111111111111111111111111111111	8888888888	1 9 9 <b>8</b> 9 9 9 9 9 9 9 9 9 8 8 8 8 8 8 8 8 8 8
HIPORSTJWWXYZ6		1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	12222 11222222	33333 \$ \$ 33333333	t d a d d d d III d d d d III	355555885555	0 8666666886666	711017777710071	888888888888	9 9 9 9 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9
MNDPORSTJWWXYZ6		13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	22222202222222	333333 33333333333	<b>44444444444</b>	5 8 5 5 5 5 5 5 8 8 5 5 5 5	99999999999999999999	7778877777788777	808888880080	9 9 9 9 9 8 8 9 9 9 9 9 9 9 9 9 8 9
LMNDPQRSTJWWXYZ6		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	111111111111111111111111111111111111111	<b>3333333 83333333333</b>	4 84 4 4 4 4 4 4 4 4 4 4 4 4	55 115555551155555	6662666666830666	717111111111111111111111111111111111111	8888888888888888	9 9 9 9 9 9 8 8 9 9 9 9 9 9 0 0 8 8 9 1 2 2 2 2 2 2 2 2 2 3 2 3 3 3 3 3 3 3 3
KLMNDPQRSTJWWXYZ6		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	<b>322222283222222</b>	3 113 3 3 3 3 3 3 3 113 3 3 3 3 3 3 3	44 11444444 114444	555 8555555885555	6666066666666	7777778	888888888888888888	999999998989933333333333
JKLMMIDPORSTJVVXXZ6		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2 1 2 2 2 2 2 2 2 2 1 1 2 2 2 2 2 2 2 2	33 1333333 1133333333	444 114444444 114444	5555 85555555885555	999609899999999999	7777778	88888888888888888888	999999998  3993999999  99
II.KLMNDPORSTUVUXYZ© 		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	22 11 2 2 2 2 2 2 2 2 2 1 2 2 2 2 2 2 2	333 \$3333333333333333333	4 4 4 4 1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	55555 85555555885555	999900000000000000000000000000000000000	777777777777777777777777777777777777777	888888888888888888888	
HIJKLMNDPORSTJVVXYZ3		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	22232222222	3333 333333333333333333333	44444114444444444	1555555 W5555555 W55555	66666666886666666	77777778		19     9 9 9 9 9 9 9 9     9 9 9 9 9 9 9
IGHIJKLMNDPORSTUVUXYZE 		18000000000000000000000000000000000000	22228822222288222222	133333 113333333 113333333	14444441111444444444	5555555055555555550	3666666668668666888668	7.7.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1	38 11 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	9 9 9 <b>8</b> 9 9 9 9 9 9 9 9 8 9 9 9 9 9 9 9 9 9 9
EFGHIJKLMNOPORSTUVUXYZ@ 		9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2222220222222202222222	3333333 \$ \$ 333333333333333333333333333	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	<b>35555558555555555885555</b>	999988888888888888888888888888888888888	TTT00111110011110011	8888888888888888888888888888	9 9 9 9 9 <b>8</b> 9 9 9 9 9 9 9 9 8 9 9 9 9 9 9 9 9 9 9
DEFGHIJKLMYDPQRSTUVUXYZQ 		8 0 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	22222282222228	3333333113333333113333333	8 4 4 4 4 4 4 4 8 4 4 4 4 4 4 4 4 4 4 4	5 11 5 5 5 5 5 5 5 11 11 5 5 5 5 5 5 5	665666666668866666666666	77700777777000777777770007777	388888888888888888888888888888	19999999999999999999999999999999999999
CDEFGHIJKLMNDPORSTJVVJXYZ@ 		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	121111111111111111111111111111111111111	<b>3333333333333333333333333333333333333</b>	4 8 4 4 4 4 4 4 4 8 4 4 4 4 4 4 4 4 4 4	5505555555005555555555555555	666 86666666688666666666	7.7.T. III	6 3 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	99999999999999999999999999999999999999
BCDEFGHIJKLMNDPQRSTJVUXYZ@ 		10 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	<b>32222222822222222</b>	3 11 3 3 3 3 3 3 3 3 3 11 3 3 3 3 3 3 3	64 864 84 86 86 86 86 86 86 86 86 86 86 86 86 86	555005555550005555550000000000000000000	9999889889999999999999999999999999	77711 B777777 T B777777 T B77777	8838888888888888888888888888888888	មិទ្ធភូមិទូទូទូទូទូទូទូទូទូទូទូទូទូទូទូទូទូទូទ
OBECDEFGHIJKLMNOPORSTJVUXYZG 		6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2 32 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	33 \$ 33 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	4 4 4 8 4 4 4 4 4 4 4 5 4 4 4 4 4 4 4 4	5555 355555555 385555 385555	666666666666666686666666666666666666666	77711711111111111111111111111111111111	8888888888888888888888888888888888888	9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9
99ABCDEFGHIJKLMNDPORSTUVUXYZ3		10 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	22 32 22 22 22 22 23 23 22 22 22 23 33 22 22	13333 33333333 333333333333333333333333	t d d d d d d d d d d d d d d d d d d	155555 115555555 11855555 1185555	866666600000000000000000000000000000000	77787777788777777778877777777777777777	] 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	) 👜 0 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9
789ABCDEFGHIJKLMNDPORSTUVUXYZ@		18066980808008000888888800 1961 123 145 1617 1619 162 23 24 25 26 27 26 25 26 31 25 33 34 35 36 37	1222 3222222 32222222222333333333333333	133333 \$ \$ 33333333 \$ 33333333333333333	144444884444444884444	3555555 B5555555 B555555555555555555555	966666660006666666600666666666666666666	71181111111111111111111111111111111111	8 🖫 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	3 9 8 9 9 9 9 9 9 9 9 9 8 9 9 9 9 9 9 9
S789ABCDEFGHIJKLMNDPQRSTUVUXYZ@		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	72222 \$ 2222222 \$ 2222222 \$ 222222	3333338 3333333 83333338 833338 8333333	4444448844444444884448	555555558555555555885555555555555555555	866666666688666666668866666666666666	7. T.	88 11 11 18 18 18 18 18 18 18 18 18 18 1	9 9 9 <b>9</b> 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9
56789ABCDEFGHIJKLMMDPQRSTUVUXYZ@ 8086888		60000600600000000000000000000000000000	222222 🗓 2222222 🗓 2222222 🗓 2222222	333333383333333338	4 4 4 4 4 4 4 4 5 5 6 7 7 8 7 8 7 8 8 8 8 8 8 8 8 8 8 8 8 8	<b>35555555585555555583555555555555555555</b>	999988888888888888888888888888888888888	7.17.18.17.17.17.18.17.17.17.17.18.17.17.17.17.18.17.1	888 68888888888888888888888888888888888	0 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9
4567899BCDEFGHIJKLMNDPORSTUVUXYZ@		06000000000000000000000000000000000000	222222882222222882222222888222222	333333333333333333333333333333333333333		5 1 1 2 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	999999999999999999999999999999999999999	TTTBTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT	888888888888888888888888888888888888888	9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9
3456789ABCDEFGHIJKLMNDPQRSTJVUXYZ@		00000000000000000000000000000000000000	12222223822222288222222882222288	333333333333333333333333333333333333	4 🛚 4 4 4 4 4 4 4 4 5 8 8 4 4 4 5 6 7 8 8 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	55 18 55 55 55 55 56 55 55 55 56 18 55 55 56 18 55 55	999900000000000000000000000000000000000	7.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1	<u> </u>	99999999999999999999999999999999999999
23456789ABCDEFGHIJKLMNDPQRSTUVUXYZ@		60060000000000000000000000000000000000	■2222222 ■2222222 ■2222222 ■222222	3 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	4 4 8 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 6 6 6 7 8 7 8 8 7 8 8 7 8 8 8 8 8 8 8 8	555 35555555 355 355555555	999900000000000000000000000000000000000	TTTBTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT	B 8 B 8 B 8 B 8 B 8 B 8 B 8 B 8 B 8 B 8	8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9
) 1234567896BCDEFGHIJKLMNDPORSTUVUXYZ@ 		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	:2 II 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3	133 33333333333333333333333333333333333	d d d          d d d d d d d d d d d	15555 6 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	999608608608660000000000000000000000000	7111 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	18 3 18 18 18 18 18 18 18 18 18 18 18 18 18	19999999999999999999999999999999999999
0123456789ABCDEFGHIUKLMNDPORSTUVUMVZQX*<-/*.4***		■ 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	22 圖2222222	333 33333333333333333333333333333333333		55555	993999999999999999999999999999999999999	<u> </u>	6. 18. 18. 18. 18. 18. 18. 18. 18. 18. 18	099000000000000000000000000000000000
01234567899BCDEFGHIJKLMMDPQRSTUVUXYZ3			22 22 22 22 22 22 22 22 22 22 22 22 22	333 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	4 4 4 4 8 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	55555 6 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	999900000000000000000000000000000000000	717111811717777788777777788777777788777777	<b>3</b> 8 8 9 9 9 9 9 8 8 8 8 8 8 8 8 8 8 8 8	99999999999999999999999999999999999999

Fig. 9-1. Eighty-column punched card with interpreted Hollerith characters.



1234567890 :-QUERTYUIOP A SDFGHJKL;P Z XCVBNM, ./ ! "#\$%% () \*= \_@[\+"]<>?

PUNCH CHARACTERS, READ FROM LEFT TO RIGHT ON THE TAPE.

Fig. 9-2. Eight-channel punched paper tape using even parity. The parity column is nearest the bottom of the page. The "carriage return" and "line feed" characters also appear on the tape.

group. If we expect an odd number of ones, this is termed *odd* parity; and even number of ones is *even* parity.

Example: A data group consists of 8 bits of useful data and 1 bit for parity. Odd parity is the rule. The data group to be transmitted is  $4A_{16}=01001010_2$ . Since there are an odd number of ones already in the group, the parity bit is set to zero to *maintain* odd parity.

Clearly a simple parity check does not guarantee proper transmission since compensating errors can occur that would permit data to pass the parity check, but still be in error. If the data line is noisy enough to exhibit more than an occasional transmission data error, then multiple parity errors will likely occur.

Parity is quite often set and checked by hardware such as the M6800 ACIA device. A few processors have an instruction that simply sets or tests parity, as in the Intel 8080. The following parity check (PCK) program demonstrates a technique to determine if the number of ones in a byte in the AMP memory are odd or even.

LABEL	OP CODE	OPI	ERAND	COMMENTS
PCK	LDI	INI		Initial counter value
	LBI*	CTR		Counter address
	$\mathbf{E}\mathbf{X}$	0		Initialize counter
	LBI*	BTE		Byte address
	LD	0		Byte→A
	XAX			Byte→X
	LBI*	PAR		Parity address
	LDI	0		0→A
	$\mathbf{E}\mathbf{X}$	0		0→PAR
→ STR	XAX			Byte→A
	ARS		Byte shift	ed right one place, LSB→C
	XAX			Byte→X
1	LDI	0		0→A
[	ADC			$[C] + [PAR] \rightarrow A$
ĺ	EX	1	"1" count-	→PAR, CTR address→BM
	LD			Load counter
	Α			Add [CTR] + [CTR]
	EX	1	[A]-	→CTR, PAR address→BM
	SKC —			If $C = 1$ , skip
L	— T	STR		Transfer back
INE	RTN←			Exit
	EQU	$(\cdot)$		
CTR	EQU	() \	>	
BTE	EQU			Initial conditions
PAR	EQU	( )		

<sup>\*</sup>The LBI's could equally well be LB's.

At the completion of PCK the binary count of the number of ones in the byte in question is continued in PAR. All that need be done by the main program is to load (PAR) and shift right to load C with the least significant digit (LSD). If this is a one, then there were an odd number of ones in the original byte; if C=0 then there were an even number.

#### **CHECK SUM**

Although the PCK routine may not be the cleverest subroutine ever written, it demonstrates that a bit of manipulation is necessary to determine the value of the parity bit in the absence of specific hardware checks. A checking technique which is more easily implemented in most processors is that of the *check sum*. Here all the transmitted words or bytes are simply added together, without regard to overflows. The resulting characteristic sum is then transmitted along with the good data.

The program at the receiving end adds everything up in the same way and compares the new check sum with the transmitted one. Often it is found to be convenient to transmit the 2's complement of the check sum so that the receiving processor can simply add up everything, including the check sum, and compare the result to zero.

The check sum is not as positive an indicator of good or bad transmission as a parity bit in every word or byte, but it is easier to use and is fairly effective. The check sum suffers to a greater degree from the possibility of occurrence of compensating errors than does the parity check.

#### KEYBOARD INTERFACE

Keyboards used as input devices are wired as matrixes in which a depressed key completes a circuit between a row line and a column line, as shown in Fig. 9-3. In actual operation, these lines are referred to as the *keyboard lines* and the *strobe lines*. The strobe lines are driven sequentially by the CPU, while the keyboard lines are sampled to determine if any key has been depressed. A depressed key will carry the strobe signal from one of the strobe lines when it is energized and route the pulse to one of the keyboard lines, where the combination of strobe line and keyboard line is used to determine precisely which key was depressed.




Fig. 9-3. Simple keyboard schematic diagram.

The strobe lines are often time-shared with those of the display for economy of hardware and software, since this technique reduces the number of conductors required and simplifies the decoding to a simple time-division multiplexing process.

The keyboard lines, on the other hand, are normally dedicated to keyboard sampling because the keys are depressed and released erratically, making it necessary to employ some kind of sampling scheme to determine if the key has just been depressed or if it is still being held down. This sampling process is essential to prevent repetitive entries of the same key each time the strobe line is pulsed. The sampling process is then used to establish valid key entries. Most people hold a key down for about 200 to 300 milliseconds, though much longer times are possible. And it is very difficult to make a key closure on any keyboard for less than 35 to 45 milliseconds. Allowing about 5 milliseconds for opening and closure noise of the contacts, a sampling interval of 10 to 15 milliseconds is suggested. This interval is long enough to avoid sampling a noise pulse more than once, and short enough to insure two successive samples of good information for all but intentionally shortened key strokes.

The logic of a typical keyboard sampling routine is shown in the flow chart of Fig. 9-5. The subroutine defined by this flow chart issues strobes and immediately samples the set of keyboard lines, storing the state of each set of keyboard inputs as each strobe (discrete output) is issued. It then examines each of the stored inputs to see if any response occurred. Failing to receive a positive return, the subroutine resets the sample and flag-1 registers, clearing the slate to begin sampling the next input. Logic is provided to insure that the two successive samples were from the same key closure, and that the input is accepted only once (flag-1 is set when the data is found to be valid). In addition to the two successive samples. this routine requires that the key show open for at least one sample before another input will be accepted (flag-1 is reset only upon an error or upon finding all keys up). The location labeled valid holds the valid keyboard input data, and is loaded only once by the KBS subroutine for each accepted input. The processing routine must zero this location before reentering KBS to avoid accepting the same datum twice. It may be necessary to provide for a stack of valid key data if the processing routine cannot get around fast enough to be sure that valid is unloaded before it can be loaded a second time by KBS.

#### **DISPLAY DRIVE**

Microprocessor output display devices range from the simple seven-segment LED (light-emitting diode) display to sophisticated CRTs. Included in this list are gas discharge (orange-colored) and flourescent (blue-green) displays. All segmented displays (Fig. 9-6) are controlled by the same general logic, although the gas discharge units utilize an initial




Fig. 9-4. Typical keystroke waveform.




Fig. 9-5. Flow of a representative keyboard sampling routine

starting pulse and require a cutoff pulse to prevent unwanted segment glow. Digits are usually selected by the same discrete outputs from the microprocessor that are used for the keyboard strobes (Fig. 9-7). When these outputs are used to drive a display, the keyboard lines should not be sampled, and when the keyboard is driven, the segment control should be turned off to avoid unwanted display flicker.

A display program should first select the digit to be driven, then output 3 bits of data to the segment decoder, which will provide a seven-or eight-line output (depending if decimal point is used) to directly drive the correct segments. (An example of this type circuit is the Rockwell display controller.) A table look-up scheme normally provides the conversion between the BCD digit representation in the CPU and the segments to be driven. In the usual scanning-type display it is desirable to refresh the display units at least 10 times per second, though a refresh rate of less than 20 times per second will cause an LED display to appear to flicker when it is moved rapidly from side to side. Other display types exhibit longer persistence and continue to emit light for up to 100 milliseconds, thus reducing the flicker effect.




Fig. 9-6. Configuration of a standard seven-segment display with decimal point.




Fig. 9-7. Typical display-drive schematic using CPU discrete outputs.

#### AUXILIARY STORAGE MEDIA

While punched cards and paper tape are the more popular storage elements for microcomputer programs and data, they do not normally suffice for on-line storage because of handling and access difficulties. Neither media can be used for unattended auxiliary storage where data is temporarily transferred to the outside to make room in internal RAM for more recent data, with the expectation that information held outside can be recalled at any time under CPU control. Magnetic tapes and magnetic disks are the favorite elements used for temporary bulk external storage.

#### Magnetic Tape

Magnetic tape is a very adequate, reasonably reliable storage media where high-speed data storage and retrieval is not an important factor. The *latency* time to find the desired block of data is variable, depending on whether the beginning of the block is just under the read head or buried deeply in the tape reel. As bulk storage, magnetic tape has no present-day peer since there is no upper bound to the number of tape reels




Fig. 9-8. IBM floppy disk track and sector formats. (Courtesy Rockwell International)

that can be kept in inventory. The capacity of a 7-track 2400-foot tape reel can be as much as 20 megabytes, with the cost per byte well below any competitive system. Reading and writing is a serial operation, byte by byte, which causes tape access time (after the block of data has been found) to be measured in tenths of seconds rather than microseconds or milliseconds.

In addition to the reeled tape decks, cassettes are becoming more popular for use with microprocessor systems. These units are physically similar to cassettes used by the music industry. They have limited storage capacity, but microprocessors seldom need megabyte volumes. They are easy to handle, of very convenient size and, most importantly, the tape is protected from the environment to a greater degree than tape on open reels.

#### Disks

These systems are becoming more prevalent with time. The disk has a number of advantages over other auxiliary storage media. Although disk systems are more costly than magnetic tape systems, they provide bulk storage with a very reasonable access time, and a maximum latency measured in the tens or hundreds of milliseconds. Bit transfer rates are typically one megahertz or greater. Storage costs are between 1/8 and 1/2 cent per bit.

Floppy disk systems are becoming quite popular with microprocessor users because of the simpler disk configuration, and hence relatively inexpensive systems. The data transfer rate is of the order of 250 kilobits per second, somewhat slower than the megahertz rates quoted for conventional disk systems. The IBM floppy disk track format is shown in Fig. 9-8, which gives an indication of the indexing, addressing, and formatting required when dealing with this type of auxiliary memory system. Floppy disk manufacturers advertise that their systems can be used to replace paper tape devices with little or no impact to the processor software. These units are quite compact, considering that they are rotating memory systems, and occupy about 3 cubic feet and weigh about 50 pounds. A system of this size has a disk capacity of perhaps 250,000 8-bit bytes.

# Chapter 10 Compilers

It is apparent that there are significant gains to be made by constructing microprocessor programs in as natural a manner as possible. Perhaps the ideal situation will occur some day when the programmer can shout commands at a processor and have those verbal instructions properly interpreted, stored, and executed. (This is not as far-fetched as it appears on the surface. Considerable effort has been expended on developing pattern recognition techniques for "training" an input device to recognize a set of words or phrases.) However, until such a system is available, precise written instructions form the basis for communicating with computing systems.

Assemblers are a partial answer, for as we have seen, they suffer from the fact that they are constructed to satisfy the machine, not the man. With few exceptions, assemblers translate input statements one-for-one into machine language. Some rather clever assemblers exist, but by and large, they are created from relatively unsophisticated blocks of code.

Interpreters represented another major step forward in allowing the programmers to create code in a more acceptable format to him. The interpreter program examines the source code, picks it apart, and executes it on the spot by converting the program line-by-line to machine language. This permits the interpreter's problem to be bounded to the most complex single statement that can be formed in the interpreter language (with some added data storage control). The fundamental problem with interpreters is that they don't do

anything until the program is to be executed, then use many machine instructions to decipher and sequentially execute each operation, thus significantly slowing down the computation.

Simulators, as in the simulation routines mentioned in Chapter 8, are virtually all interpretive. Speed is not normally critical for simulators except when the simulated microprocessor is expected to work in real time handling inputs and outputs in the same fashion as the real processor.

Compilers, however, work on source code before execution. They generate several machine language instructions from each source *statement*. The compiler is then out of the way, its job completed, and the resulting program runs at machine speed.

#### BASIC COMPILER CONFIGURATION

Compilers are composed of a complex code, with the number of instructions used to implement a compiler of ten numbering in the thousands. A compiler can be thought of as existing in two parts, together with an extensive library of utility routines. The first part is a *discriminator* that determines the sense of each statement of the source code. The second part is composed of a set of *generators* that produce assembly code, based on information in each of the source statements.

Compilers either work from the "top down" where a statement form is assumed and tests are made on the scanned input data to determine the validity of the assumption, or from the "bottom up" where nothing is assumed. The statement is scanned a character at a time, testing against the rules until a valid statement type is determined. Compilers available at this writing for microprocessors are FORTRAN IV, MPL, and PL/M. FORTRAN and MPL will be briefly described here.

#### FORTRAN

Probably the most common scientific programming language used in the Free World is FORTRAN. The general acceptance of FORTRAN is almost entirely due to the fact that IBM dominated the computer market at the time FORTRAN was introduced (ca. 1959) to an even greater degree than it dominates it today. In addition, the FORTRAN source language is easy to use and efficient.

A word of caution is necessary at this point. There are many versions of the FORTRAN language. The differences among them are often subtle, but unintentional programming errors can arise from relying on general FORTRAN descriptions (even the one here) instead of the specific rules associated with the version at hand.

The name FORTRAN is derived from FORmula TRANslation. FORTRAN is a truly near-algebraic language using algebraic symbols whenever the communications media permits. As with most compilers, the FORTRAN compiler works into an assembler. Your source code is compiled into a standard assembly code, which in turn is converted into machine language. This means that to modify a version of FORTRAN for a particular microprocessor, it is not necessary to reprogram the compiler, but rather to recode the assembler output to fit the idiosyncrasies of the microprocessor.

The FORTRAN compiler will not run on the microprocessor, but rather on one of the larger computer systems. Often, access to the compiler will be by means of a terminal working into a large Mach-2 computer with the main frame time-shared with many other users.

#### **Basic FORTRAN**

Unfamiliarity with FORTRAN is becoming rare, but a quick review may prove to be useful.

The FORTRAN source language is composed of *state-ments*. The format is generally one statement per input line. A simple FORTRAN program composed of four statements is:

READ, I, J PRINT, I, J STOP END

This program causes data to be read into the microprocessor and printed out in a standard print format, where one is available. (Format statements will likely be needed to provide format control for most FORTRAN versions encountered.)

Because input media for FORTRAN are normally 80-column IBM cards (Fig. 9-1), one input line is composed of 80 or less characters, with the meanings dependent upon the columns used. FORTRAN coding forms normally have the column designators printed on them:

Columns 1–5 contain the *statement number field* (label). Any valid unsigned non-zero character can be used, and these include capital letters A-Z, decimal numbers 0-9 blanks, and special characters: ( ), .\* + - = /

Column 6 contains a *continuation designator* (other than 0 or blank), indicating that the input line is not a new statement but rather part of the preceding statement. Usually no more than 10 continuations are permitted in a single statement.

Columns 7-72 contain the statement.

Columns 73 – 80 contain an *identification* or *sequence* field. Decks of any size or importance should always be sequenced. (Too often a deck is dropped, and having to manually reorder a deck of any size tends to ruin an otherwise good day).

Every FORTRAN statement contains at least one *keyword*. This is a word or symbol that clues the compiler to what the statement is about. Other data forms used are *constants* and *variables*. (Blanks have meaning when used with character strings or *literal constants*, but blanks should not occur within a variable name; otherwise they can be rather freely used to improve readability.)

Comments are designated by a C in column 1. They are not part of the program; they are ignored by the compiler and printed out on the listing unchanged.

Arithmetic assignment statements used in FORTRAN look like equalities, but as in AMP assembler code and in other computer code forms, the equal sign means "is replaced by." As an example, a valid FORTRAN statement is: ALPHA = BETA + DELTA. Execution of this statement causes the values in locations BETA and DELTA to be added together. The sum is then placed in location ALPHA. The statement BETA + DELTA = ALPHA is meaningless in FORTRAN since there is no way the compiler can decide where to put ALPHA. If we wish to increment a counter, we may write: CTR = CTR + 1, which has meaning only when the equal sign means "is replaced by."

Arithmetic operations are

+ Addition
- Subtraction
\* Multiplication
/ Division
\*\* Exponentiation

As in algebra, the value of the result often depends on the order of execution of the various arithmetic operations. FORTRAN utilizes algebraic hierarchy rules: Exponentiation is performed first, multiplication and division next, addition and subtraction last. When two operations at the same level are encountered, the operations are performed from left to right, except for exponentiation, which is performed from right to left. The FORTRAN Statement, B = A/C\*D is evaluated as (A/C)D, not A/(CD). In the FORTRAN statement B = A\*\*C\*\*D, the  $C^D$  term is evaluated first since it is the exponent of A.

Parentheses are invaluable in FORTRAN; they bind sets of arithmetic operations together. Again, the operations are performed in algebraic order, with the innermost parenthetical expression evaluated first. In the statement

$$A = (((B*C + D) + (E/F + G)) - B**2)$$

 $(B^*C+D)$  is evaluated, then (E/F+G), then the sum, and finally  $B^{**2}$  is subtracted, forming A.

As an example of a simple FORTRAN program, recall the Newton iteration in Chapter 5. The defining equation is

$$x_{N+1} = x_N - (2x_N^2 - 1)/4x_N$$

This process to continue until  $2x_N^2 - 1 = y_N$ , differs from zero by no more than 1/256, or 0.0039. A FORTRAN program to accomplish this is as follows:

LABEL	STATEMENT
1	XN = 1
2	YN = 2*XN**2 - 1
	IF (.0039 - YN) 3.3.4
3	XN = XN - YN (4*XN)
	GO TO 2
4	WRITE ( 6, 5 ) XN
5	FORMAT (F 10 5)
	END

A sample coding sheet for the program is shown in Fig. 10-1, and the FORTRAN output is given in Fig. 10-2 with the answer 0.70833. This program generally follows the logic of the flow chart of Fig. 5-7, but because Fig. 5-7 was prepared with the more involved coding rules of the AMP in mind, there is not a one-to-one correspondence.

# FORTRAN WORK SHEET

			20		-	-			-	-	-		
_ DATE_						-	-		-		-	-	
;			0		1 1 1		-	, , ,	-	-	-	-	
			40	1. N. E	-		-	-	-		-	-	-
				MENTON RAPHSON SQUARE, ROOT, ROUTING	-		1 1 1	4	-		-		
			30	ROOT.	-	1 1 1	3, 4.	* X.N.)	-		-	-	-
WFP	TITLE			1,A.R.E.	-	2, - 1	), 3, 3, 4,	(,4, ¥,	1	N.X.	), (	- - - -	
PROGRAMMER			50	4, S.Q.1		=, 2, 18   X,N, 18 8, 2,	YW	N, /		,5	F, 2,00,5,		-
				H.S.O.	-	X,N,	'68	- X.		8		]	-
	NO.			R.A.F	<del>-</del>	6	( \$6.39 - YW	= X,N, - ,Y,N,	T.O. 2.	, E. (,	1A.T. (	4	-
	FOR PROGRAM NO.	TYPE	01	W.TOW	= N.X	Y'N =		×N =	60 7	WRITE, (	FORMAT, (	E.ND	
DECK NO.	FOR PR	CARD NO.		ME	H	.2.	-	3	1 1 1	4.	,5,	1	-
۵		CARI	-	S		1	- 1		1			1	-

Fig. 10-1. FORTRAN source code.

#### **Transfer Statements**

The preceding example also used both *conditional*(IF) and *unconditional* transfer statements, not previously discussed. The IF conditional transfer statement is a powerful tool of FORTRAN. There are two forms: the *arithmetic* IF and the *logical* IF.

The arithmetic IF is of the form: IF (arithmetic expression)  $L_1$ ,  $L_2$ ,  $L_3$ , where the L's are labels of program statements. The IF statement causes the program to branch to  $L_1$  if the current value of the statement within the parentheses is less than zero, to  $L_2$  if it equals zero, and to  $L_3$  if it is greater than zero.

The logical IF form is: IF (logical expression) single statement. If the logical expression is true, the single statement is executed. If the expression is false, control passes to the next instruction in sequence.

#### **GO TO Statement**

0

The GO TO statement is most often used as in the preceding example, which illustrates an unconditional transfer statement. The general form is: GO TO (or GOTO) label. This form causes program control to be transferred to the statement associated with the GO TO label. There are two other forms of GO TO: the *computed* GO TO and the *assigned* GO TO.

In the computed GO TO, the general statement form is: GO TO  $(L_1\,,\,L_2\,,...L_N\,)$  integer. The L's are statement labels, and the integer is a variable which, when it assumes a value between 1 and N, causes control to be transferred to the

```
FORTRAN IV G1
                RELEASE 2.0
                                           MAIN DATE = 76243
                      NEWTON RAPHSON SQUARE ROOT POUTINE
 0001
                       1 \times N = 1
 2000
                       2 YN = 2 # XN # 2 = 1
 0003
                         IF (.0039 - YN ) 3,3,4
 0004
                       3 \times N = \times N = YN / (4 * XN)
 0005
                         GO TO 2
 0006
                       4 WRITE ( 6 , 5 ) XN
 0007
                       5 FORMAT ( F 10.5 )
 0008
                         END
0.70833
```

Fig. 10-2 FORTRAN output for Newton-Raphson routine.

corresponding statement label. That is, when the GO TO statement is executed, the value of the integer at that time is used to effect the appropriate transfer.

The assigned GO TO statement is of the general form: GO TO integer ( $L_1$ ,  $L_2$ ... $L_N$ ). The integer in this statement is also a variable, but it is used in conjunction with a separate assignment statement that must precede the GO TO statement. The assignment statement is of the form: ASSIGN L TO I, where L is the label and I is an integer. The purpose of the assigned GO TO is to provide a method by which branches from several different points in the program may be established. When the GO TO is executed, control goes to the labeled statement last assigned to the integer variable. For example, ASSIGN 10 TO KALL means that integer variable KALL is now assigned to label 10, so if the statement GO TO KALL (7, 10, 25) appears later in the program, control is immediately transferred to label 10, provided 10 is the most recent assignment to KALL.

#### **DO Statements**

The general form of the DO statement is: DO label variable = starting value, ending value, increment. Where the starting, ending, and increment values can be constants or integer variables.

Examples:

In this case, the arithmetic statement will be executed with variable values for  $A(I)=A(1),\,A(4),\,A(7),\,...\,A(100).$  Once the limit of I=100 is exceeded, the program exits from the loop. The label 80 specified in the DO statement defines the *last* statement executed in the DO loop. The statements following the DO and continuing until the final statement are the *range* of the DO, and the value of the variable may not be respecified within this range. The final statement must follow (on the coding sheet) the DO statement.

DO loops can also be *nested*; that is, one or more DO loops can be contained within another DO loop. However, if a DO loop is contained within another, it must be wholly contained—all statements within the range of an *inner* DO

must be within the range of the *outer* DO. In most versions of FORTRAN, the last statement in a DO loop cannot be another DO, or a STOP, PAUSE, GO TO, or arithmetic IF. Consult the manual for the particular version you are using for the rules of your game. The CONTINUE statement in our example may be used as insurance against ending a DO loop with a forbidden statement.

#### **Dimension Statement**

In dealing with arrays of numbers, it is often convenient to be able to label the entire array. Arrays may represent matrixes of coefficients of simultaneous equations, elements of vectors, or any other kind of ordered data. The DIMENSION statement provides a means of naming the array, and of limiting the number of elements contained.

Example: DIMENSION A(35), B(64), C(3,16). Here, arrays A and B are one-dimensional arrays having a maximum of 35 and 64 elements, respectively. Array C is two-dimensional, having no more than 3 rows and 16 columns.

When referring to an array element, indexes must be used; for example, A(35) = ALPH + 1, where the index (35) indicates the 35th element of array A. The power of the DIMENSION statement comes from the use of variables rather than constants as the indexes. For example, A(I + 2\*J) = ALPH + 1, where arithmetic can be done on I and J. This suggests a rather powerful tool for matrix operations.

#### Input/Output Data Forms

FORTRAN has very flexible input/output, but not all these capabilities are needed for most programs generated for microprocessors. Integer and floating-point data is used most often. FORTRAN has two input/output types: formatted and unformatted. Formatted data makes possible a conversion between the data as it is held in memory and the more familiar characters, letters, and numerals used for communication with the outside world. Record or unformatted data is transferred between memory and external hardware in unchanged (and generally unreadable) form.

Formatted information transfer is controlled by WRITE and FORMAT statements.

#### The FORMAT Statement

Consider the data to be handled as a continuous character stream. The FORMAT statement causes this stream to be broken into lines, often called *records*. For example,

Line 1	ABCDE1762
Line 2	FGHIJKL954
Line 3	MNOPQR100

And the lines are further broken into *fields*, or columns of characters.

Data characteristics must also be specified:

10375	5-digit integer
T	Logical
9.124	Floating point
MICRO	Character

The general FORMAT statement is: LABEL FORMAT (scale factor, repetition factor, format code, number of character positions in the field, number of character positions to the right of the decimal point). The *scale factor* is optional and identifies the power of 10 by which the value in machine units should be multiplied to yield the value in problem units. The *repetition factor* is also optional and is used to denote the number of identical consecutive fields on a line. The *format code* specifies the data type and includes the following letter codes:

- I Integer
- F Floating point
- E Floating point (exponential form)
- D Floating point (double precision)
- G General
- L Logical
- A Character
- Z Hexadecimal
- H Literal data
- X Skip
- T Fixed position

(These may or may not all be available in the particular version of FORTRAN you are using.)

As an example, consider the F (floating point) format code. In our Newton-Raphson example, we chose a

floating-point format, FORMAT (F 10.5), which indicates 10 characters in the field, with 5 characters to the right of the decimal point. The general form is: (F T . R), where T is the total number of characters in the field, and R is the number of characters to the right of the decimal point.

#### **Read and Write Statements**

These statements identify the values to be transmitted, where they come from or go to, and the controlling FORMAT statement (declared separately). The general forms are: READ (unit, format, END = label 1, ERR = label 2) list; and WROTE (unit, format) list. Here, *unit* identifies the *file* or *logical unit* that data comes from or goes to, *format* is the label of the controlling FORMAT statement, and *list* is the list of data to be operated upon. END and ERR are options, where label 1 is associated with END and is the label of the statement to which control is transferred when there is no more data to read, while label 2 is the statement to which control should be transferred if an input error occurs.

#### **Summary**

Though much more could be said about the FORTRAN compiler, it is the main objective of this book to acquaint you with a few of its main features so that you will investigate its use in creating a microprocessor code. The conveniences offered by such a compiler can do much to alleviate the chores involved in generating lengthy and involved assembly language codes for any microprocessor system.

#### MPL COMPILER LANGUAGE

Both Intel and Motorola have introduced compilers structured specifically for microprocessor applications, and most notably for use with their 8080 and 6800 microprocessors. The Intel language is known as PL/M, the Motorola as MPL. MPL has been chosen for discussion as a representative higher order language having both bit and character manipulation capability. The following is based on preliminary data available at the time of writing.

The MPL compiler, like the FORTRAN compiler, develops assembly language code. In the case of MPL, the compiler output is compatible with the M6800 macro assembler, which creates the machine language program for the 6800 system.

MPL source programs are made up of *statement sets* and these statements fall into the following classes.

**Specification Statements.** Statements in this category are used to declare characteristics of variables and arrays.

**Procedure Statements.** These define operating procedures.

Arithmetic Statements. These statements cause useful work to be done. Computations performed as a result of these statements will replace the current value of a labeled or indexed variable.

**Control Statements.** These permit the programmer to control program flow and to terminate execution.

Procedural, arithmetic, and control statements are considered *executable*, while specification statements are not. The normal order of an MPL program entity is: (1) procedure statement, (2) specification statement, (3) at least one executable statement, and (4) the END statement. As with FORTRAN, the 80-column card is considered the basic input medium. MPL statements are written within columns 1 through 72, with continuations possible except when dealing with constants.

Statement Labels. Labels consist from one to six alphabetic or numeric characters, with the first character constrained to be alphabetic. Labels must be followed by a colon. Provision is made within MPL to accept raw assembler code, which is identified as such by a dollar sign in the first column. When assembler code statements are encountered by the compiler, the contents are passed unaltered to the input to the assembler. (This is a very handy option when dealing with microprocessor code.)

Comments. A comment string as long as needed can be used in MPL. Identification of a comment may be either by (A) enclosing the comment within /\* and \*/, or (B) closing a preceding statement by an exclamation point and following the exclamation point by the comment.

#### **Data Formats**

MPL handles several data classes. Since we are dealing here with a compiler tailored for use with a microprocessor, binary representations are quite evident. The data classes are:

Bit String. Seven bits, BIT (7) through BIT(1), are identified as single-bit fields. These may be set or tested

individually. BIT(8) is used for an 8-bit field that can be manipulated with Boolean operators, cycled, and tested.

**Binary Integer.** BINARY(1) identifies one-byte (single precision) operations. BINARY (2) identifies two-byte (double precision) operations. Tests, arithmetic operations including shifts, and logical operations may be performed on binary integers.

ASCII Numeric. DECIMAL(1) through DECIMAL(12), SIGNED DECIMAL(1) through SIGNED DECIMAL(12), and DECIMAL(I, J) or SIGNED DECIMAL (I, J) identify decimal data presented in ASCII format (see Table 9-1). Index I is the total digit count in the word and index J is the digit count after the decimal point. This data is packed one digit per byte plus one byte for the sign, where needed. Addition, subtraction, test, and replacement are operations that may be performed upon this class of data.

**ASCII Alphanumeric.** CHARACTER (M) defines an ASCII character set (Table 9-1) that occupies M bytes, one byte per character, where M ranges from 1 through 255.

#### Variable Data

The meaning and use of MPL variables is sufficiently similar to FORTRAN that the details need not be discussed here. MPL variable types may be binary bit string, numeric ASCII, or literal string (alphanumeric ASCII). The variable type must be declared by a DECLARE statement before the variable can be legally used.

#### **Constant Data**

MPL constants are of five types: binary, hexadecimal, integer, string, and address constants.

**Binary Constants.** These are represented by a string of bits followed by the letter B. Binary constants occupy one or two bytes.

**Hexadecimal Constants.** These are represented by a hexadecimal number either enclosed in double quotes or in no quotes at all, and followed by the letter H. If no quotes are used, the first character must be numeric (0-9). Hexadecimal data occupies either one or two bytes.

**Integer Constants.** Binary integers occupy either one or two bytes. Numeric ASCII constants occupy from 1 to 12 bytes. Integer constants may be positive, negative, or zero.

String Constants. These are a set of ASCII characters enclosed in single quotes. String constants are packed 1 ASCII character per byte and may be between 1 and 255 bytes in length. Example: 'SUM OF'.

Address Constants. These are a set of ASCII characters enclosed in single quotes and which denote the value of an

address.

Symbolics. Symbolics identify an array and its associated elements, a variable, a procedure name, and of course a statement label. Symbolic names must be uniquely defined within a program. Further, MPL has reserved some symbolic configurations as key words, and they may not be used otherwise. (Four character sets with the letter Z as the first character are off limits.)

#### **Arrays**

As in FORTRAN, array notation provides a compact means of addressing ordered data sets by first identifying the dimension and type of the array, then identifying the row and column of the desired array element.

Example: A 4-row by 3-column MATRIX labelled MATX can be identified to MPL by the statement: DECLARE MATX (4.3).

A reference to the array element at row 4, column 2 would be made as MATX (4, 2). The array elements can also be identified by variable indexes.

**Indexing.** Index units (sometimes called subscripts) are sets of integers separated by commas that are used to identify array elements. Index values must be greater than zero and less than 256, and they must be positive. Indexed arrays can be of the form ABC (I), DIAG (I - 2), or ZED (I - 1, J, K + 4), but three indexes are the maximum that MPL will accept.

**Pointers.** Because the M6800 does not have hardware multiplication, indexed operations will likely use more machine cycles than this alternate scheme of array addressing. A data set is addressed by pointers using a 2-byte binary integer. A pointer is established by one of two formats, either V: P or  $P \rightarrow V$ , where V is the variable label and P is the pointer.

#### **Arithmetic and Logic Expressions**

MPL expressions are composed of *primaries* (operands) and *operators*. A primary can be composed of data declared as

### BIT, BINARY, CHARACTER, or DECIMAL. The operators are:

SYMBOL	OPERATION
+	Addition
_	Subtraction, also can be used as a "unary minus"
*	Multiplication
	Division
SHIFT	Shift
IAND	Logical AND
IOR	Logic OR
IEOR	Logic exclusive OR (or EOR)

If more than one primary appears in an expression, as it usually will, the primaries must be separated by an operator. For example, the shift operation is written as A SHIFT B, where A is the primary to be shifted, and B is a constant (either positive or negative) that defines the direction and number of places the operand is to be shifted. A positive value of B commands a left shift, while a negative value commands a right shift. The order of operations is what one should expect, and the MPL precedence rank is:

- 1. Unary minus (used to denote a negative number)
- 2. SHIFT
- 3. Logic AND, OR, EOR
- 4. Multiplication, division
- 5. Addition, subtraction

The first operation on the list is performed before the second, and so on, when several operations are encountered in the same arithmetic expression.

The unary minus is treated as zero minus the primary; for example, A=-B is considered A=0-B. Parentheses are used here as they are used in FORTRAN, to bind operations in a manner acceptable to the programmer when the MPL order of operation is awkward to use.

#### Statements

The statement types used in MPL are:

**Origin.** This statement has an input format of ORIGIN "Hex". This is really an instruction to the assembler to reinitialize the origin address. If no origin statement appears, the first address will be 00.

Declare. The format of a DECLARE statement is rather complex. Rather than discuss it in detail here, we will observe that DECLARE is used to define and identify a data structure. To this end DECLARE may be used to set down the level (matrix, row, column), name, data type, and dimension. DECLARE may also be used to initialize variables.

Arithmetic Assignment. This statement takes the form: variable = arithmetic expression. (Again note that the equal sign is used to mean "is replaced by.") As an example of an MPL operation, consider that the following variables have been specified: I is a BINARY (1) variable, C and D are DECIMAL (5) variables, and A(2,2) is BINARY (2) array. The arithmetic assignment C = D causes the value of D to replace the current value of C; I = C causes the value of C to be converted to pure binary and then to replace the current value of I; C = A(1,2) causes the content of row 1, column 2 of array A to be converted to a numeric ASCII character that then replaces the current value of C; and A(2,1) = C causes the current value of C to be converted to double-precision binary which then replaces the current value of row 2, column 1 of array A.

Control Statements. GO TO , IF, DO, and END are dealt with by MPL in the same fashion as in FORTRAN.

#### **Procedures**

A program in MPL vernacular is a procedure. A main procedure is a main program and is identified either by the statement PROCEDURE OPTIONS (main), where MPL compiles the entire program into RAM, or by PROCEDURE OPTIONS (main, stack name), with the identification of a stack name. The stack name causes the compiler to compile the program into both ROM and RAM, using the general rule of compiling declared addresses into RAM and declared procedures into ROM.

Subroutine Procedures. A subroutine procedure has the general form PROCEDURE label  $(A_1, A_2, \dots A_N)$ , where the A's are a list of arguments associated with the procedure. The subroutine is called by a CALL statement in the form CALL SUB (A, B, C), where SUB in this example is the label of the subroutine procedure, and A, B, and C are its arguments.

#### Summary

MPL is available on the Xerox Sigma 9 and the GE MK III time-sharing systems. MPL programs appear similar to FORTRAN in arithmetic structure, but are significantly different in input format. Again, the best procedure is to carefully examine the idiosyncracies of the specific compiler system you plan to use.

#### PL/M COMPILER LANGUAGE

The PL/M language is a higher order language originally designed for use with the Intel 8008 microprocessor, which is compatible with the more recent 8080 system. The PL/M compiler is also a cross-compiler built to run on a larger machine. (It is not possible today to execute any PL/M version on either the 8008 or the 8080.)

PL/M includes a complete symbolic addressing capability and a number of basic statements directing character, arithmetic, and logic operations on 8- and 16-bit bytes. The arithmetic and logic statements are nearly algebraic. A set of conditional statements are built around IF A, THEN B, ELSE C, where A is a conditional relationship, which if true, then B occurs: but if A is not true, then C is executed.

Due to its more restricted usage, we will not further explore PL/M, but if an 8008 or an 8080 system is envisioned, PL/M will deserve your consideration. There are sufficient similarities to the preceding compiler languages, though, that you should be able to quickly grasp the major operating features.

#### SUMMARY

The objective of the limited discussions in this chapter has been to alert the user of microprocessor hardware to the features and structures of higher level languages, some of which are tailored to the unique problems associated with creating reasonably-efficient microprocessor codes, while offering the programming advantages of these languages. However, the prospective user should also be aware that compiler code will not, in general, be as efficient as hand-created assembler code when considering either execution times or amount of memory used.

But compilers are getting better. In fact, HAL, a high-level language compiler used for developing control programs for

the Space Shuttle, actually did better than the programmer using a machine language assembler on a few benchmark programs.

Even so, it is prudent to expect at least a 25% increase in execution time and about a 20% increase in required memory when using a compiler instead of an assembler. At the same time, the program development cycle, using a compiler, can be almost cut in half for programs not involving a lot of bit handling. Where the choice exists, and the program is significant, a rather careful consideration of the prospective advantages and disadvantages should be made before deciding on the source language.

# Chapter 11 Microprocessor Configurations

There are a myriad of microprocessor systems on the market today—each one having unique characteristics, but all possessing some elements in common. Rather than dwelling on the differences, it is probably better to examine the common features and similarities of today's systems.

All microprocessors use parallel digital arithmetic. All operate in binary. Although some advertise BCD operation, deep down inside, their arithmetic is binary. BCD is handled in a manner similar, if not identical, to the discussion of BCD in Chapter 2.

All microprocessors have some kind of a data bus structure. The information transfer among devices is via this data bus. (New systems such as the Rockwell PPS-4-1 integrate the entire microprocessor on a single chip.) And all have internally stored programs.

The instruction sets range from at least 40 unique instructions to over 100. For example, the Intersil 6100 has over 40 instructions, as does the National IMP 8, while the Intel 8080 has 110.

To date, all systems in quantity production use MOS or TTL technology, with the exception of the TI SBP0400 that uses

 $I^{\,2}\,L.$  The MOS systems use either PMOS or NMOS, with the NMOS units being inherently faster (see Chapter 12). The PMOS systems tend to make up for their slower clock rates by using clever logic, exemplified by the multifaceted instruction repertoire of AMP. PMOS systems range in cycle time from about 0.7 to 4 microseconds, while NMOs systems operate in the region of 0.3 to 2 microseconds.

Power supplies are characteristically  $\pm 5$  and  $\pm 12$  volts, with the newer designs requiring only a single supply, usually 5 volts.

All competitive microprocessor systems have ROMs, PROMS, and RAMs available in various configurations. These are identical in use to the AMP RAMs and ROMs. Salient information concerning some of the more popular microprocessors available today is given in Table 11-1 (with thanks to A.O. Williman and H. Jelenek).

Because of the general acceptance of the Motorola M6800, Intel 8080, and the Rockwell PPS-8 systems, these three have been chosen from among those systems in Table 11-1 for more detailed discussion.

# MOTOROLA M6800 MICROPROCESSOR

The M6800 is an NMOS microprocessor system built around a bus-oriented 8-bit parallel CPU called a microprocessing unit (MPU). The minor cycle (basic) clock is 1 megahertz as compared with the 200 kilohertz of AMP. The M6800 has a minimum instruction execution time of 2 microseconds. Unlike the AMP, the M6800 has two accumulators. A 16-bit index register is available for memory addressing. In addition, the M6800 has a 16-bit stack pointer containing the next available address in the push-down/pop-up stack. The program counter is also a 16-bit register containing the program address. A flag or condition code register stores the results of ALU operation.

A typical M6800 device configuration and bus structure is shown in Fig. 11-1. The MPU communicates with the other devices via the 8-bit data bus, the 12-bit address bus, and the 4-bit chip select bus (for memory paging). Bus control, read/write control, and system timing are provided by five signal lines. Finally, control of the MPU itself is provided via five inputs to the MPU and one output, which are termed the processor control lines. The devices shown in addition to the




Fig. 11-1. M6800 system configuration.

CPU are the RAM; the ROM; the asynchronous communications interface adapter (ACIA), which performs data error checking, control, and formatting of serial asynchronous information transmitted and received by the M6800 system; and the peripheral interface adapter (PIA), which provides control of information interchange between the M6800 and peripheral equipment using two 8-bit bidirectional data buses for peripheral communication and four control lines. A clock, consisting of a one megahertz oscillator, driver, and buffer, provides basic system timing (the M6800 system uses a 2-phase clock). A 5 volt DC, switched power supply completes the electrical components.

The M6800 has the ability to communicate with peripherals through the PIA and ACIA. Almost any configuration can be accommodated that does not exceed the maximum data rate. A 0 to 600 bit per second *modem* (modulator-demodulator) is available from Motorola to be used with equipment having a serial data transmission requirement.

We will now briefly examine some of the characteristics of the principal M6800 component devices.

Table 11-1. Existing General-Purpose Microprocessors

NATIONAL IMP-8	8-bit	PMOS	<b>4</b>	<b>4</b> .6	40+	+5, -12	24-pin 3.chips	RAM, CROM, PROM	\$130(1 – 24) 140(25 – 99)	Assembler. utility programs, diagnoste programs loaders, debug aids
MOTOROLA M6800	8-bit	NMOS	-	2	72	· 2·	40-pin single chip	RAM, ROM,	\$35(1+9) \$32.50(10-49) \$29.95(50-99)	Assembler simulator. EXOR-assembler. text editor. full monitor program.
INTEL 8080	g-bit	NMOS	0.5	¢.	0	+5, +12 -5	40-pin single chip	RAM, ROM, PROM	\$75(1-24)	Assembler. simulator, cross-assembler. PL.M.compiler
INTEL 8008-1	8-bit	PMOS	4	20	48	+59	18-pin slngte chip	RAM, ROM PROM,	\$35(1-24)	Assembler, Simulator cross-assembler, PL M compiler
INTEL 4040	4-511	PMOS	1 35	10.8	09	+ 5, -10	24-pin single chip	ROM. 10 RAM. PROM	\$20.70 (unit)	Assembler simulator, utilities
INTEL 4004	4-bit	PMOS	6	10.6	46	ā,	16-pin single chíp	RAM.10, ROM. PROM	\$18.65(1-24)	Simulator. assembler. cross-assembler
PARAMETER	Word length	Technology	Cycle time (µs)	Instruction time (µs)	Number of instructions	Power supply (voits)	CPU configuration	Chip family	CPU price and quantities	Software support

PARAMETER	NATIONAL IMP-16	NATIONAL PACE	ROCKWELE. PPS-4	ROCKWELL PPS-8
Word length	16-bit	16-bit	4-bit	8-bit
Technology	PMOS	PMOS	PMOS	PMOS
Cycle time (µs)	<b>₹</b> .	<del>-1</del>	2.5	N
hstruction time (μs)	6.4	<b>©</b>	ហ	4
Number of instructions	40+	45	90	+ 0.6
Power supply (volts)	15, -12	+5 12	+5, -12	+5, -12
CPU configuration	24-pin 5 – 6 chips	40-pin single chip	42-pin single chip	42-pin single chip
Chip family	RAM. CHOM. PROM	RAM, ROM.	RAM. ROM. CLOCK. RAM.ROM.	RAM, ROM. CLOCK IO. DMA
CPU price and quantities	\$160(1-24) \$128(25-99)	<b>₩</b> 75.	\$39.50(1-24) \$30(25-99)	\$67.50 (1 – 24) \$50 (25 – 99)
Software support	Assembler, utility programs, diagnostič program, loaders, debug ards.	Resident assembler. complier debugger deltor. elocating loader. linking	Assembler. simulator. hardware emulator. GE Tymshare. TSO	Assembler. simulator. hardware emulator. GE Tymshare




Fig. 11-2. M6800 CPU block diagram. To provide for 16-bit operation, the program counter, stack pointer, and index register each consist of two 8-bit registers, with the H portion holding the higher 8 bits and the L portion holding the lower.

#### The MPU

Figure 11-2 is a block diagram of the MPU, showing principal functional elements. The MC6800 has seven address modes, selectable by instruction type. These are:

Implied Addressing. This is performed by 1-byte instructions. Some instructions in the set do not require a defined address. For example, the ABA instruction causes the content of accumulator A to be added to accumulator B, and the sum stored in accumulator A. Another class of instructions

requires an address, but identifies a register holding the address information. Examples are push (PSH) and pull (PUL), which derive address information from the stack pointer register (Fig. 11-2).

**Accumulator Addressing.** This address class consists of 1-byte (8-bit) instructions. Either the A or B accumulator is selected as the operand address (really an *implied* address, but specified separately).

Immediate Addressing. The operand is contained in the second byte of a 2-byte instruction, or in the second and third bytes of the LDS (load stack pointer) and LDX (load index register) instructions.

Direct Addressing. These are all 2-byte instructions with the address contained in the second byte, permitting the selection of one of 256 addresses, beginning at location 0 and ending at location 255. Execution times are reduced when accessing information stored in these locations.

**Extended Addressing.** Here the address contained in the second byte of a 3-byte instruction addresses the 8 high-order operand bits while the third byte addresses the 8 low-order bits.

Relative Addressing requires 2-byte instructions, where the address contained in the second byte is added to the 8 least significant bits of the program counter. (An offset of +2 is automatically added to the counter by the hardware, permitting the next instruction to be selected from -126 bytes to +129 bytes away from the present instruction). Instructions in this class are *conditional* transfers.

**Indexed Addressing** is performed by a set of 2-byte instructions, where the second byte is added to the content of the index register. This sum is used to address the operand, but is held in temporary storage so the content of the index register is unchanged unless intentionally incremented, decremented, or reloaded.

#### MPU REGISTER COMPLEMENT

The Program Counter is a 2-byte register (H and L) containing the current instruction address. The program counter is incremented by one at each instruction execution time, permitting sequential program flow unless modified by a transfer instruction.

**Stack Pointer** is a 2-byte register containing the RAM address of the next available location in the stack.

The Index Register is a 2-byte register used to store a 16-bit memory address to provide a means of temporary address modification when in the indexed addressing mode. The index register can also be used as a data storage register.

**Accumulators** A and B are each 8-bit registers used to hold the results of the arithmetic and logic operations.

The Condition Code Register is an 8-bit register that holds the results of arithmetic operations for testing and program branch control. (The two high-order bits are not presently used and are arbitrarily set to one). The condition code register configuration is

7	6	5	4	3	2	1	0
1	1	Н	I	N	Z	V	C

where C holds the carry-out of bit number 7 (really the eighth bit) unless reset.

V holds the overflow state as a result of a test of the latest addition operation.

Z is one-set if the addressed accumulator content is zero.

N is one-set if the addressed accumulator content is less than zero.

I indicates the persence of an interrupt.

H holds the value of the intermediate carry for BCD operation,

The Arithmetic and Logic Unit (ALU) performs the basic arithmetic and logic manipulations in conjunction with the accumulators. (In short, it does what all ALUs do.)

The Buffers provide the necessary drive, shaping, matching, and time delays to provide for orderly data transmission on and off the MPU chip.

## **Instruction Set**

Table 11-2 gives an overview of the M6800 instruction set. The actions of most of the op codes are self-explanatory, although access to an M6800 programming manual is mandatory before any serious programming should be done.

#### The RAM

The MCM 6810A read/write memory is a  $128 \times 8$ -bit RAM (Fig. 11-3). This RAM has six chip-select inputs and seven




Fig. 11-3. M6800 RAM block diagram.

address inputs interfacing directly to the address bus. The RAM is addressed by information on the chip-select lines, which are decoded in straight-forward fashion by the chip-select gate. A byte within the RAM is selected by decoding information on the seven address lines. Two-way data transfer between the RAM and the MPU is performed via the data bus. An external read/write control is provided, telling the RAM when to transmit or to accept and store information.

#### The ROM

The MCM 6830A ROM is a  $1024 \times 8$ -bit fixed, static memory with a 500 nanosecond access time (Fig. 11-4). Its configuration closely resembles that of the RAM. Salient differences are the three additional address lines needed to address 1024 bytes rather than the RAM's 128, the four chip-select lines, and the absence of a read/write signal, which of course is not needed by the ROM. The ROM has a significantly higher memory storage capacity than that of the RAM.

# **Peripheral Interface Adapter**

Each MC 6820 PIA (Fig. 11-5) provides for a bidirectional 8-bit data bus communication with the MPU, and two similarly configured 8-bit buses are used for data transfer with the

Table 11-2. Motorola M6800 Microprocessor Instruction Set

MNENOMIC	DESCRIPTION
ABA ADC ADD AND ASL ASR	Add accumulators Add with carry Add Logic and Arithmetic shift left Arithmetic shift right
BCC BCS BEQ BGE BHI BHI BLE BLS BLT BMI BNE BPL BRA BSR BVC BVS	Branch if carry is clear Branch if carry is set Branch if equal to zero Branch if greater or equal to zero Branch if greater than zero Branch if higher Bit test Branch if less or equal Branch if lower or same Branch if less than zero Branch if minus Branch if not equal to zero Branch if plus Branch always Branch to subroutine Branch if overflow is clear Branch if overflow is set
CBA CLC CLI CLR CLV CMP COM CPX	Compare accumulators Clear carry Clear interrupt mask Clear Clear Clear overflow Compare Complement Compare index register
DAA DEC DES DEX	Decimal adjust Decrement Decrement stack pointer Decrement index register
EOR	Exclusive OR
INC INS	Increment Increment stack pointer

outside world. The two peripheral buses can be programmed as either inputs or outputs. Three chip-select inputs are used for device addressing. In addition, two programmable control

Table 11-2. (con't.)

MNEMONIC	DESCRIPTION
INX	Increment index register
JMP JSR	Jump Jump to subroutine
LDA LDS LDX LSR	Load accumulator Load stack pointer Load index register Logical shift right
NEG NOP	Negate No operation
ORA	Inclusive OR
PSH PUL	Push Data Pull data
ROL ROR RTI RTS	Rotate left Rotate right Return from interrupt Return from subroutine
SBA SBC SEC SEI SEV STA STS STX SUB SWI	Subtract accumulators Subtract with carry Set carry Set interrupt mask Set overflow Store accumulator Store stack register Store index register Subtract Software interrupt
TAB TAP TBA TAP TST TSX TXS	Transfer accumulators Transfer accumulators to condition code register Transfer accumulators Transfer condition code register to accumulator Test Transfer stack pointer to index register Transfer index register to stack pointer
WAI	Wait for interrupt

registers are available to provide command signals to the peripherals. The PIA will normally be programmed by the MPU during execution of the system initialization routines.




Fig. 11-4. M6800 ROM block diagram.




Fig. 11-5. M6800 peripheral interface adapter (PIA) block diagram.

## **Asynchronous Communications Interface Adapter**

This is a rather complex interface device (Fig. 11-6). It provides for data transfer between the M6800 and peripherals over two serial data lines by converting the parallel 8-bit data on the data bus to a serial bit stream, and adding the necessary clocking for transmission data control. Serial data is received, together with its associated clock, parity (see Chapter 9) is checked (either odd or even, selected by the MPU), and the serial data is assembled in the parallel buffer for transmission to the MPU via the data bus.

#### INTEL 8080 MICROPROCESSOR

It is probably today's most commonly used microprocessor configuration. The Intel 8080 is an 8-bit parallel microprocessor (microcomputer) using NMOS technology




Fig 11-6 M6800 asynchronous communications interface adapter (ACIA) block diagram




Fig. 11-7. Minimal 8080 system configuration.

and, the required supply voltages are  $\pm 5$  and +12 volts. The 8080 is source-code compatible with the Intel 8008 CPU (MCS-8 system). The 8080A CPU utilizes an 8-bit accumulator and six 8-bit working registers that can be optionally addressed either singly or in paris for single- or double-precision operations. In addition, the 8080A may address RAMs without address restrictions as a last-in/first-out (LIFO) stack. The CPU also has four 8-bit temporary registers and five flag bits for storing program status.

The 8080 is structured around a 16-line address bus and an 8-line instruction data bus. (See Fig. 11-7 for the data flow structure of a minimal 8080 system.) The data bus provides for 8-bit bidirectional communication among the CPU, ROM, RAM, and input/output devices. The 16-bit address bus is

unidirectional, carrying information to the memories and to the input/output devices and providing for a maximum for 65,536 unique addresses. Up to 256 input devices and 256 output devices can be addressed via this bus.

An interlock is provided via the *hold* signal under CPU control. When *hold* is commanded true by the CPU, the address and data buses are *floated*. These lines are then, in effect, disconnected and may be tied to peripheral interface devices and direct memory access (DMA) channels.

#### 8080A CPU

Referring to Fig. 11-8, we see that the 8080 has a number of internal Registers, separated by function into three categories: general registers, program control registers and internal registers. The general and program control registers and their functions are:

NAME	DESIGNA- TOR	USED FOR	LENGTH (BYTES)
Accumulator	A	General-purpose arithmetic and logic operations	1
B Register	В	General storage or most significant half of 2-byte register BC	1
C Register	C	General storage or least significant half of BC	1
D Register	D	General storage or most significant half of 2-byte register DE	1
E Register	E	General storage or least significant half of DE	1
H Register	Н	General storage or most significant half of 2-byte register HL	1
L Register		General storage or least significant half of HL	2

NAME	DESIGNA- TOR	USED FOR	LENGTH (BYTES)
Program Counter	r PC	Contains the address of the instruction to be executed. The content of PC drives the address bus lines during an instruction read or "fetch."	2
Stack Pointer	SP	Contains the address of the latest data byte to be placed in the stack.	2
Flag Register	F	Contains five 1-bit stack registers, which are as follows:	
	C	Carry/borrow out of the most significant bit of the ALU	
	$\mathbf{C}_{!}$	Intermediate carry out of the fourth bit of the ALU. Used for BCD operations. (C <sub>1</sub> is identical in function to AMP's Q.)	
	Z	Contains a 1 when [A] is equal to zero, otherwise $[Z] = 0$	
	S	Contains a 1 when the MSB of $(A)$ is a 1, otherwise $[S] = 0$	
	P	Contains a 1 when [A] has an even number of one's; contains a 0 when [A] has an odd number of one's. Thus, P can be used to generate a natural odd parity.	<b>,</b>




Fig. 11-8. 8080 central processor block diagram and data flow.

The internal registers are not directly accessible by the programmer. They are the 8-bit instruction register, the accumulator latch, the temporary register, the increment/decrement address latch, the bus latch and buffer, and the address buffer. These registers are used for intermediate or temporary storage of data, for holding input information, and for holding addresses and data for off-chip transmission.

#### 8080 Instructions

The basic 8080 clock rate is 2 megahertz. The time required to execute an instruction varies, depending upon the operation and the number of memory references used. As a reference point, 8080 add time is 2 microseconds. An instruction requires from one to five machine (or memory) cycles for fetch and execute. Each machine cycle requires 3 to 5 of the basic 0.5 microsecond clock periods. (The idle states wait, hold, and halt continue for an indefinite time, depending upon external controls). The 8080 instruction execution uses a minimum of four clock periods for non-memory referencing operations of register exchanges and accumulator arithmetic operations, and a maximum of 18 periods for the most complex instructions. At the 2 megahertz clock rate, the range of execution times is then 2 to  $9\mu$ sec.

## 8080 Instruction Set

The 8080A instruction set is composed of the following groups:

Transfers, data registers, and memory

Branches and subroutine calls

Load/store accumulator

Save/restore data registers

Double-length data register operations: increment, decrement, direct load/store H&L, load immediate, and index register operations

Indirect transfer

Stack pointer modifications

Logic operations

**Binary Arithmetic** 

**Decimal Arithmetic** 

Set/reset enable flip-flop

Increment/decrement memory of data registers

The instruction list summary is contained in Table 11-3, indicating the mnemonic operation code commonly used, a brief description of the instruction operation, and the number of bytes of memory occupied. (Subroutine calls and returns may use additional cycles, depending upon the state of the condition flags).

The instructions are 1, 2, or 3 bytes long and are stored as:

1 byte	$\mathbf{D}_7  \ldots \ldots \mathbf{D}_0$	Op code
2 bytes	$[\mathbf{D}_7  \dots \mathbf{D}_0]$	Op code
	$D_7  \dots D_0$	Operand
3 bytes	$D_7 \dots D_0$	Op code
	$[\mathbf{D}_7  \dots \mathbf{D}_0]$	Operand 1 or low-order address
	$D_7  \dots D_{\theta}$	Operand 2 or high-order address

# **Read-Only Memories**

The 8316A ROM (Fig. 11-9) contains 16,384 bits of permanent storage, organized in 2048 8-bit bytes. The access time is 850 nanoseconds. The 8316A operates from a single




Fig. 11-9, Intel 8316 ROM block diagram.

Table 11-3. Intel 8080 Instruction Set

MNEMONIC	DESCRIPTION	INSTRUCTION LENGTH (BYTES)
MOV r1, r2 MOV M,r MOV M,r MOV M,r MOV T,M HLT MVI M INR r DCR r INR M ADD r SUBB r SBA R ADD C SUBB r SBA A M ADD C SUBB r SBA A M ADD C SUBB r SBA A M ADD C SUBB R ADD C SU	Move register to register Move register to memory Move memory to register Halt Moverimmediate register Increment register Decremet register Increment register Increment memory Decrement memory Decrement memory Add register to A Add register to A Add register from A Subtract register from A with borrow And register with A Compare register with A Compare register with A Add memory to A Add memory to A Add memory to A Add memory with A Exclusive-OR memory with borrow And memory with A Compare memory from A Subtract memory from A Subtract immediate from A Add immediate to A Add immediate to A Add immediate to A Add immediate to A Add immediate with A Compare memory with A Compare immediate from A Subtract immediate from A Subtract immediate with A Compare immediate with A Compare immediate with A DR immediate with A Compare immediate with	
CPO RET	Call on parity odd Return	3 1

Table 11-3 (con't.)

MNEMONIC	DESCRIPTION	INSTRUCTION LENGTH (BYTES)
RC RNC RZ RNZ RP RM RPE RST IN OUT B LXI H P PUSH H D PUSH B PUSH B PUSH B PUSH B POP B PO	Return on carry Return on zero Return on zero Return on positive Return on parity even Return on parity even Return on parity even Return on parity even Return on parity odd Restart Input Output Load immediate register pair B & C Load immediate register pair D & E Load immediate stack pointer Push register pair B & C on stack Push register pair B & C on stack Push register pair B & C off stack Pop register pair B & C off stack Pop register pair D & E off stack Pop register pair D & E off stack Pop register pair D & L off stack Pop A and flags off stack Store A direct Load A direct Load A direct Load A collect Load B & C to H & L Add C & E to H & L Add C & E to H & L Add Stack pointer H & L to H & L Add Stack pointer to H & L Store A indirect Load A prement B & C Decrement B & D Dec	1 1 1 1 1 1 1 1 2 2 3 3 3 3 1 1 1 1 1 1

+5-volt power supply. The 8308 ROM is also available, having one-half the storage capacity of the 8316 (8192 bits organized as 1024 8-bit words). The access time of the 8308 is almost one-half that of the 8316 (450 nanoseconds). Both ROM are TTL compatible on input and output.

As in other systems, chip-select logic permits the selective addressing of multiple ROM within an 8080 system. Address decoding in the 8316A is performed by X-Y decoders, where 7 address lines drive the X-decoder, and 4 drive the Y. The X-decoder selects 16 bytes for presentation to the Y-decoder which then, using the information on 4 address lines, selects 1 of the 16 bytes for presentation to the output register. The ROM's output goes to the 8212 input/output port, rather than directly to the data bus.

## **Random-Access Memory**

The 8101 RAM (Fig. 11-10) is a 1024-bit memory organized in 256 4-bit bytes. The RAM organization is not directly compatible with an 8-bit processor, so 2 RAMs must be used, one supplying the low-order 4 bits of the 8080 byte to the data bus, and the other supplying the 4 high-order bits.




Fig. 11-10. Intel 8101 RAM block diagram.

The RAM's output goes to the data bus via the 8212 input/output port. Address information is received directly from the address bus. The 8101 access time is 1300 nanoseconds. Another version, functionally identical to the 8101, the 8101-2, is a faster memory having an 850 nanosecond access delay. The RAM is composed of static logic and therefore needs no clock or refresh to retain memory. Readout is nondestructive; outputs are TTL compatible.

# Input/Output Port

The 8212 is a bipolar input/output interface device that is also used as an 8080 system component. It is logically a simple device, so no functional block diagram is shown. The 8212 is a parallel 8-bit latch/buffer, providing 8 tristate outputs driven by 8 inputs. Once set, the 8212 can hold information in its register until modified or cleared. A clear input control is provided. The device can accept low-level ROM and RAM signals, providing sufficient amplification to interface with the 8080 CPU.

# **ROCKWELL PPS-8 MICROPROCESSOR**

The PPS-8 is an 8-bit parallel microprocessor system. It is the successor to the PPS-4 on which AMP is based. The PPS-8 architecture is built around a bus-oriented structure, implemented with PMOS technology, and using a 4-phase clock. Because multiple operations are available as the result of single instruction execution, the effective computational rate is higher than the 200–256 kilohertz clock rate would indicate.

The PPS-8 organization is distributed to a degree since the various LSI integrated circuits making up the system have built-in intelligence. This further adds to the system throughput by permitting simultaneous execution of several normally serial operations during each minor clock cycle.

A typical system block diagram and data flow is shown in Fig. 11-11. The PPS-8 instruction and operand access time is 2 microseconds, with 4 to 5  $\mu \rm sec$  required for a complete processor cycle (one-byte instruction read, data access, and execution). Decimal (BCD) addition and subtraction take 12  $\mu \rm sec$  per digit. The PPS-8 has over 90 instructions (Table 11-4), and they include the use of pooled data, instructions, and indirect addresses.

Table 11-4. Rockwell PPS-8 Instruction Set

MNEMONIC	DESCRIPTION	TIMING CYCLES (BYTES)		
Register Instr				
LY	Load Y from data memory	2 cycle (1 or 2)		
LX	Load X from data memory	2 cycle (1 or 2)		
LZ	Load Z from data memory	2 cycle (1 or 2)		
XAX	Exchange A and X	1 cycle (1)		
XAY	Exchange A and Y	1 cycle (1)		
XAZ	Exchange A and Z	1 cycle (1)		
XY	Exchange X and Y	1 cycle (1)		
LXA LYA	Load X from A	1 cycle (1)		
LYA LZA	Load Y from A Load Z from A	1 cycle (1) 1 cycle (1)		
XAL	Exchange A and L upper	1 cycle (1)		
LLA	Load Lupper from A	1 cycle (1)		
XL	Exchange L with Z and X	1 cycle (1)		
LAI	Load A immediate	3 cycle (1, 2, or 3)		
LXI	Load X immediate	3 cycle (1, 2, or 3)		
LYI	Load Y immediate	3 cycle (1, 2 or 3)		
LZI	Load Z immediate	3 cycle (1, 2 or 3)		
LAL	Load accumulator through	3 cycle (1 or 2)		
	link register; address			
LXL	to program memory	3 cycle (1 or 2)		
L^L	Load X through link register; address to	3 Cycle (1 Of 2)		
	program memory			
LYL	Load Y through link register;	3 cycle (1 or 2)		
.,.	address to program memory			
LZL	Load Z through link register;	3 cycle (1 or 2)		
	address to program memory			
Data Transfe	r Instructions			
L	Load A	1 cycle, 1 byte		
ĹN	Load A; increment and	1 cycle, 1 byte		
	test data address	, , , , , , , , , , , , , , , , , , , ,		
LD	Load A; decrement and	1 cycle, 1 byte		
	test data address			
LDXL	Load A; decrement test; and	1 cycle, 1 byte		
1	exchange data address	1		
LNXL	with L Load A; increment test; and	1 avalo 1 buto		
LIVAL	exchange data address	1 cycle, 1 byte		
	with L			
LNCX	Load A; increment test and	1 cycle. 1 byte		
1	compare exchange data	1		
1	address with L			
LDCX	Load A: decrement test and	1 cycle 1 byte		
	compare data address:	1		
	exchange data address	1		
1.550	with L	1 cycle, 1 byte		
LNXY	Load A; increment and test data address; exchange	Cycle, I byte		
	X and Y			
s	Store A	1 cycle, 1 byte		
SN	Store A; increment and test	1 cycle, 1 byte		
1	data address			
SD	Store A: decrement and test	1 cycle, 1 byte		
1	data address	1 avalo 1 but-		
SNXL	Store A: increment and test	1 cycle, 1 byte		
1	data address; exchange			
<u> La companya da la c</u>	<u>L with L</u>	<del></del>		

Table 11-4 (con't.)

MNEMONIC	DESCRIPTION	TIMING CYCLES (BYTES)	
Data Transfer I	Data Transfer Instructions		
SDXL	Store A: decrement and test data address: exchange	1 cycle, 1 byte	
SNCX	with L Store A: increment test; compare data address	1 cycle, 1 byte	
SDCX	exchange with L Store A: decrement test: compare data address;	1 cycle, 1 byte	
SNXY	exchange with L Store A; increment and test data address: exchange X and Y	1 cycle, 1 byte	
X	Exchange Exchange A and M; increment and test data address	2 cycles, 2 bytes 2 cycles, 2 bytes	
OΧ	Exchange A and M: decrement and test data address	2 cycles, 2 bytes	
XNXL	Exchange A and M; increment and test data address: exchange with L	2 cycles, 2 bytes	
Data Transfer I	nstructions		
XDXL	Exchange A and M: decrement and test data address:	2 cycles, 2 bytes	
XNCX	exchange with L Exchange A and M: increment test and compare data	2 cycles, 2 bytes	
XDCX	address: exchange with L Exchange A and M; decrement test and comoare data	2 cycles, 2 bytes	
XNXY	address: exchange with L. Exchange A and M <sup>*</sup> increment and test address: exchange X and Y	2 cycles, 2 bytes	
Increment Dec	rement Instructions		
INXY	Increment X: test and exchange with Y	1 cycle 1 byte	
DEXY	Decrement X: test and exchange with Y	1 cycle, 1 byte	
INCX	Increment and test X	1 cycle, 1 byte	
DECX INCA	Decrement and test Y Increment A	1 cycle, 1 byte 1 cycle, 1 byte	
INCY	Increment and test Y Note: this instruction may not be preceded by a skip as it is a	2 cycles 2 bytes	
DECY	combination of XY and INXY Decrement and test Y Note: this instruction may not be preceded by a skip as it is a combination of XY and DEXY	2 cycles. 2 bytes	
1	on Instructions		
RAR	Rotate accumulator right one bit through carry	1 cycle, 1 byte with no branch	

Table 11-4 (con't.)

MNEMONIC DESCRIPTION TIMING CYC (BY TEST			
RAL Rotate accumulator left one 1 cycle, 1 byte w			
11/12			
Littheaugh grant propon	vith no		
MDR Move digit right; shift four 1 cycle, 1 bytew	vith no		
MDL bits right branch  MDL Move digit left: shift four 1 cycle, 1 byte w bits left branch	vith no		
SC Set carry to one 1 cycle, 1 byte RC Reset carry to zero 1 cycle, 1 byte	1		
SB Set bit N in memory to one 2 cycles, 1 or 2t	oytes		
AN Logic AND of memory with 1 cycle, 1 byte	l		
OR Logic OR of memory with 1 cycle, 1 byte accumulator			
EOR Logic exclusive—OR or 1 cycle, 1 byte			
memory with accumulator	1		
COM complement accumulator 1 cycle. 1 byte			
ANI Logic AND of immediate value 3 cycles 1, 2 or 3 with accumulator	3 bytes		
Arithmetic Instructions			
A Add 1 cycle 1 byte			
AC Add with carry 1 cycle 1 byte			
ASK Add and skip if carry is set 1 cycle 1 byte			
ACSK Add with carry and skip if 1 cycle 1 byte			
carry is set  DC Decimal correct 1 1 cycle 1 byte			
DCC Decimal correct 2 1 cycle 1 byte AISK Add immediate and skip if 3 cycles- 1, 2 or	3 hytes		
flop is not used or changed	00,100		
Skip/Branch Instructions			
B Branch unconditionally 1 or 2 cycles-	t or 2 hytes		
B Branch unconditionally 1 or 2 cycles- Branch tag set on prior instruction	10120,100		
NOP No operation 1 cycle-1 byte	•		
BDI Branch and disable interrupts. 2 cycles-2 by Branch tag set on	tes		
prior instruction  SKZ or BNZ Skip next instruction if 1 cycle-1 byte	nlus anv		
accumulator is zero branch			
SKNZ or BZ Skip next instruction 1 cycle-1 byte accumulator is not zero branch	plus any		
SKC or BNC Skip next instruction if carry 1 cycle-1 byte	plus any		
SKNC or BC   is one   branch   1 cycle-1 byte	plus any		
is not one branch SKP or BN Skip next instruction if positive 1 cycle-1 byte	plus any		
SKN or BP Skip next instruction if negative branch	plus any		
SKE or BNE Skip next instruction if A 2 cycle-1 byte equals memory addressed branch by Z, X	plus any		
BBT Branch if bit true 2 or 3 cycles- BBF Branch if bit false 2 or 3 cycles-			
Subroutine Instructions			
BL Branch and link to subroutine 3 cycles-1 or	2 hytes		
RT Return 3 cycles-1 by			

Table 11-4 (con't.)

MNEMONIC	DESCRIPTION	FIMING CYCLES (BYTES)
Subroutine Instructions		
RSK RTI	Return and skip next instruction Return and enable interrupts	3 cycles-1 byte 3 cycles-1 byte
Stack Instructions		
PSHA	Push accumulator into memory	2 cycles-1 or 2 bytes
PSHX	addressed by stack register Push X into memory addressed by stack register	2 cycles-1 or 2 bytes
PSHY	Push Y into memory addressed	2 cycles-1 or 2 bytes
PSHZ	by stack register Push Z into memory addressed by stack register	2 cycles-1 or 2 bytes
POPA	Pop data into accumulator from memory addressed by decremented stack register: then test	2 cycles-1 or 2 bytes
POPX	Pop data into X from memory addressed by decremented stack register; then test	2 cycles-1 or 2 bytes
POPY	Pop data into Y from memory addressed by decremented stack register; then test	2 cycles-1 or 2 bytes
POPZ	Pop data into Z from memory addressed by decremented	2 cycles-1 or 2 bytes
PSHL	stack register; then test Push L into memory addressed by stack register; and load	3 cycles-1 byte
POPL	A and W into L Pop data into L from memory addressed by decremented stack register	3 cycles-1 byte
Input/Output Instructions		
IN OUT IO4 RIS	Input 8 bits Output 8 bits Input and output 4 bits Read interrupt status	2 cycles-2 bytes 2 cycles-2 bytes 2 cycles-2 bytes 2 cycles-2 bytes

Figure 11-12 is a block diagram illustrating the basic features of the 11806 CPU. The CPU has:

The necessary logic to obtain and decode instructions from the ROMs,

A 14-bit P register for controlling the ROM addresses.

An 8-bit parallel arithmetic/logic unit (ALU).

Three 8-bit registers (X, Y, Z) for RAM operand addressing.

A 16-bit L register for subroutine linking, RAM operand addressing, and ROM indirect addressing.

A 5-bit stack pointer (S).




Fig. 11-11. Rockwell PPS-8 system configuration and data flow.

Multiplexed drivers and receivers to provide the proper electrical interface with the address and instruction/data bus.

Logic for priority interrupts, and for a direct memory access (DMA) mode.

Instruction Decode. The logic identified by this box in Fig. 11-12 takes in the instruction bit pattern, determines the required operation(s) and controls the execution. PPS-8 instructions can be one, two, or three bytes long, requiring one major clock cycle per byte for execution.

P Register. This program, or instruction address register, contains the address of the instruction currently being executed. Its function is identical to that of the AMP P




Fig. 11-12. PPS-8 central processor block diagram and data flow.

register, however the least significant 7 bits of the PPS-8 register are incremented, permitting the addressing of 128 instructions within a page. The P register is set to zero with the "power on" signal (PO), causing the first instruction to be taken from ROM-0, page-0, word-0.

Arithmetic/Logic Unit. The ALU's 8-bit adder generates a sum and a carry within one major clock cycle. The carry flip-flop (C) and the intermediate flip-flop (Q) hold carry information out of the position of the eight bit and the fourth bit, respectively, to facilitate multi-byte operations and packed BCD arithmetic (see Chapter 2). The A register is the primary data register in the CPU and, like other accumulators in other microprocessors, is the prime source and destination of data.

The X Register holds the 7 least significant bits of the 14-bit operand (RAM) address. The most significant bit of the 8-bit X register is an upper RAM address control bit. If this bit is one, the Z register content controls the most significant half of the RAM address field; if the bit is zero, the most significant half of the RAM address field is set to all zeros. The X register may be loaded, stored, incremented, and decremented under program control.

The Z Register contains the 7 most significant bits of the 14-bit RAM address. It may also be used as a general-purpose 8-bit storage register.

The Y Register is an alternate least-significant-RAM-address register (alternate to X). It may be used as a counter, or as a general-purpose 8-bit storage registers.

The L Register contains a return address after a transfer to a subroutine or receiving an interrupt. It functions similarly to the SA and SB registers of AMP. In addition, L is used as an address register for indirect ROM operands, an alternate RAM address register, or as a pair of 8-bit storage registers.

The S Register is a 5-bit up/down counter and is used as the address pointer to a 32-byte stack in the PPS-8 RAM. The S register is incremented each time data is added to the stack, and decremented each time data is retrieved. (See discussion on push-down/pop-up stacks in Chapter 12.)

W Register. This 8-bit register serves as an internal buffer and storage register. In addition it is used as an intermediate register during the execution of load-accumulator, link, and push-A-into-L instructions.

Clock Decode. This logic takes the A and  $\overline{B}$  clock signals transmitted from the clock generator and derives the 4-phase MOS clock needed by the CPU's internal logic.

**Drivers and Receivers.** These elements properly condition the electrical signals for off-chip data transmission and reception.

# **Read-Only Memory**

This is a PMOS memory having twice the storage capacity of the AMP ROM, but being functionally identical to it. The PPS-8 ROM is a 16,384-bit memory organized in 2048 8-bit bytes. Memory access time is 1.8  $\mu$ sec. For the ROM functional configuration see Fig. 1-3. The ROM part number is A52XX, where the last two digits are used to identify specific ROMs having customer-dependent patterns.

The ROM is addressed using the 14-bit CPU address outputs for a maximum of 2<sup>14</sup> or 16,384 bytes. An extension is available by use of a separate address-select line that permits 32,768 bytes to be addressed in two banks of eight ROMs each.

## Random-Access Memory

The PPS-8 RAM (No. 10809) is a 2048-bit memory organized in 256 8-bit bytes. It is logically identical with the AMP RAM, whose block diagram can be seen in Fig. 1-4. The PPS-8 RAM is a dynamic memory with internal refresh logic. Access time is the same as that for the ROM (1.8  $\mu sec$ ). As with the ROM, the CPU can directly address a maximum of 16,384 data bytes on 64 RAMs. Expansions beyond this are accommodated by utilizing an Input-Output Control Signal in conjunction with a minor wiring change to select additional bands.

# Clock Generator and General-Purpose Input/Output Controller

These devices are identical in function to the AMP clock and AMP IOC respectively. Simplified block diagrams are shown in Figs. 1-5 and 1-6.

#### Serial Data Controller

This device is a digital transmitter/receiver used to interface the PPS-8 system to a serial data channel. The SDC can handle full duplex (simultaneous transmission and re-




Fig. 11-13. PPS-8 serial data controller (SDC) block diagram.

ception) operation at synchronous rates up to 256,000 bits per second, or asynchronous rates up to 18,000. Figure 11-13 is the SDC block diagram showing signal flow onto, within, and off of the chip. Features of primary interest are:

The availability of direct memory load or read (DMA) in conjunction with the direct memory access control device

Error detection capability (even or odd parity, framing, and dropout)

Simultaneous transmission and reception at different data rates

Programmable transmission modes: Asynchronous characters of 5, 6, 7, or 8 bits; synchronous character of 8 bits

Buffered data handling Programmable character search mode

The reception data flow is from the serial data input line, through the synchronizer, to the parity check (if required), then to the receiver buffer, and on to the instruction/data bus. The receiver clock provides the necessary timing. For asynchronous reception, the clock rate is established at 16 times the expected reception rate to permit the incoming data to be sampled at a frequency high enough to insure that all transitions are sampled at least once.

Transmitted data is received on the instruction/data bus, flows to the transmitter buffer. Parity is then added if required. The formatted message is sent to the transmitter synchronizer and put out on the serial data output line, which is timed by the transmitter clock.

The function registers are two 8-bit registers which are loaded with control words to establish the operating modes. The three status registers are each 4 bits long and hold information concerning the quality of reception. The receive compare register is used in conjunction with a search feature that permits PPS-8 to receive selected data on a serial party line, by serially looking for predetermined characters to determine validity of incoming data.

#### **Parallel Data Controller**

The PDC interfaces the PPS-8 with two 8-bit parallel data channels, A and B, with each channel having 8 lines of data and 2 control lines. Each channel has a dedicated 8-bit data buffer and function register. The two channels utilize a common 5-bit device status register and a 4-bit interrupt status register. The control of each channel is under CPU program control. Functional elements and data flow are depicted in Fig. 11-14.

The contents of the input data lines are copied into the appropriate data buffer during phase two of the basic clock cycle. The CPU reads the resulting data at any time. During output the data lines are driven continuously and directly from the data buffers, which can be loaded by the CPU at any time.




Fig. 11-14. PPS-8 parallel data controller block diagram.

Data transmission can be either clocked or unclocked. A "handshake" input and output is also available; in this mode two control lines are used to provide a *ready* signal and to acknowledge receipt of data from the peripheral hardware.

# **Direct Memory Access Controller**

This device allows PPS-8 input/output peripherals to access RAM without interrupting normal program execution (see Chapter 12). This is accomplished by utilizing memory

access time termed, *cycle stealing*, but otherwise it leaves the program flow unchanged.

The DMAC controls the address bus and commands two memory control signals during direct memory access operations. One DMAC controls eight distinct channels, with two-way communications possible through time multiplexing. A priority system insures that requests will be honored sequentially, in order of the predetermined priority sequence.

Figure 11-15 is the DMAC block diagram. The DMAC has eight 14-bit address registers, and eight 8-bit record length registers to service the eight DMA channels. The data hold register enables sampling the content of a record length register by the CPU. As can be seen from Fig. 11-11 the DMAC interfaces with either the parallel data control or the serial data control.

As an example of DMAC operation, consider a single I/O device connected to a DMAC. At the time the device desires memory access, it transmits a request over DMA channel 0. The DMAC forwards the request to the CPU which acknowledges the request at the time of completion of execution of the first non-input/output instruction after receipt of the inquiry. The CPU then waits while the DMA accesses RAM by:

- 1. Acknowledging the CPU response.
- 2. Placing on the address bus the address of the RAM location sought.
- 3. Driving the read inhibit (RIH) and write I/O (W/IO) false or true, depending upon whether data is to be read from or written into the RAM.
- 4. The I/O device then placed data on the instruction/data bus or accepts data from it.

The DMAC increments the appropriate address register from the selected counter and then repeats the preceding operation until:

- 1. The I/O device is satisfied.
- 2. The record length register cycles from 255 to zero.
- 3. The lower address register cycles from all ones to all zeros.
- 4. Interrupt 0 (high priority) goes true.
- 5. The DMAC is asked to service a higher priority channel.




Fig. 11-15. PPS-8 direct memory access controller (DMAC) block diagram.

Specific available system configurations and programming data concerning the PPS-8 can be obtained from Rockwell International, Microelectronics Device Division, Anaheim, California.

# Chapter 12 Special Programming Techniques

As the programmer gains familiarity with the microprocessor structure and the supporting software packages, he will find that his programs will become more efficient, both in memory used and in execution time required. In this chapter, we explore some techniques that have been found useful in creating real-time data handling and process control programs, in the hope that they may stimulate the reader in determining new and more efficient solutions for his microprocessor programs.

#### NON-INTEGRAL POWER-OF-TWO SCALING

In Chapter 4 we discussed the use of the binary scale for keeping track of the numerical values of variables, while permitting the microprocessor to perform arithmetic in groups of binary digits. Although the scaling rules provide a well-structured way of maintaining values of variables, the restriction that the scale factor be an *integral* power of two is unnecessary and may adversely affect the problem solution.

The placement of a binary point at the left-hand end of the register is unchanged from the discussion of Chapter 4, and it is still required that we deal only with binary fractions when expressing data in machine units. This means that we must select an appropriate scale factor, which we will use to *divide* the input number (given in problem units) such that the

resulting quotient magnitude (in machine units) is always less than one. In order to reconstruct the output answers so that they appear in the proper units, it is then necessary to carry this scale factor as an implied *multiplier* externally to the microprocessor.

The binary fraction held in the microprocessor is equal the number (in problem units) divided by the maximum register value (a power of two). To reverse the procedure, the number (in problem units) is then equal to the product of the binary fraction in the microprocessor and the maximum register value.

An equivalent scale factor may also be stated as being equal to the value of a bit appearing in a particular position, usually the least significant. Thus it is possible to refer the scale factor to either the maximum register value or to the least significant bit, with the choice being left up to the programmer.

#### Microprocessor Example

To illustrate these scaling methods, assume that our microprocessor is sampling a varying voltage that is proportional to an angular error signal. The voltage is converted to a binary signal by an 8-bit analog-to-digital converter. The input to the converter varies over a range of  $\pm 5$  volts and yields an angular indication of  $10^{-4}$  radians per volt. The processor is expected to establish a recent time history of this voltage from eight samples, determine the short-term average, and send out a control signal to drive the error toward zero. The control signal is of opposite sign and is proportional to the average error. In general, the faster the voltage can be sampled and the control signal computed, the better control is achieved. Error excursions will then be less and the system's stability will be enhanced.

Examining specifications in this problem, we see that the actual error angle is quite small:  $(\pm 5V)$   $(10^{-4} \text{ rad/V})$   $= \pm 5 \times 10^{-4}$  radian (actually  $4.98 \times 10^{-4}$  since the most significant bit would have a value of  $2.5 \times 10^{-4}$ ). The value of the least significant bit in the 8-bit register is then  $(5 \times 10^{-4})/2^8 = 1.95 \times 10^{-6}$  radian. Working with the least significant bit then, we can derive an appropriate scale factor by dividing by the factor  $2^{\rm Y}$ , selecting the smallest value of Y such that the quotient is less than one. In this case, however, it

is necessary to use a negative value of exponent since the number is much less than one to begin with. Thus if Y=-18, the quotient will be about 0.51. The scaling is now manageable, and the averaging can be performed. To simplify conversion arithmetic, it is easier to perform multiplication rather than division, so division by the factor  $2^{\rm Y}$  can be replaced with multiplication by  $2^{-\rm Y}$ . Upon output, a second multiplication can then be used to rescale the result in the output register to develop the proper magnitude of the output voltage for control.

One, or perhaps both, of these multiplications may be unnecessary. Arithmetic can clearly be performed at a scale of  $1.95\times 10^{-6}$  radians (using as reference the value of the least significant digit), in which case no scaling is required to change the 8-bit input data. And in the example, if the output and input scale factors were the same, no multiplications would be needed. Thus it might only be necessary to accept the raw 8-bit input data, process it, and then correct the output scale if it has changed. In simple cases of addition and subtraction the scale is not likely to change as drastically as in multiplication or division (where scale factors are added and subtracted).

Since we selected a power of two  $(2^3=8)$  for the sample size, the averaging is most efficiently performed by shifting the input data right three places before addition, regardless of the scale factor used, and then adding the new datum to the sum of the previous seven digits. The averaging process then reduces to that of adding a new datum and subtracting an old one. In most similar problems the averaging period is selectable within reasonable bounds, and because of the convenience associated with shifting, powers of two are clearly preferred.

#### **Addition and Subtraction**

The scaling rules for addition and subtraction of non-integral powers of two can be stated as follows: The scale factors must be equal, and the use of the maximum register values is preferred. If the scale factor is referred to the least significant bit (LSB), then the largest quantity (maximum value) that can be contained in the word is equal to  $B \, 2^N - 1$ , where B is the scale factor and N is the register length excluding the sign bit. An addition or subtraction operation that leads to a result exceeding this maximum value will, of course, result in an overflow.

#### Multiplication

In multiplication the scale factor is truly a factor, so multiplication in the processor implies the associated multiplication of external scale factors. The general form of the maximum register value after multiplication is: (LSB<sub>1</sub>) (LSB<sub>2</sub>) ( $2^{N_1}$ ) ( $2^{N_2}$ ), where we are neglecting the small difference between  $2^N$  and  $2^N-1$ , and N represents the register length excluding the sign bit. Thus if register lengths  $N_1$  and  $N_2$  are equal, the expression reduces to (LSB<sub>1</sub>) (LSB<sub>2</sub>) ( $2^{2N}$ ).

Example: A 15-bit memory register contains the number 0.39562 stored at an LSB scale of 0.0000245 radian. A second 15-bit register contains 0.6152 at an LSB scale of 0.001831  $\sec^{-1}$ . The product, 0.2434, is a measure of angular velocity in radians per second. Now the maximum values of the registers are

$$(2^{15}) (0.0000245) = 0.8028$$
  
 $(2^{15}) (0.001831) = 60$ 

The maximum value of the product register is then

$$(0.8028)(60) = 48.17$$

and the numerical value of the LSB is

$$(48.17)/2^{N} = 0.001470$$

for a 15-bit register (N = 15).

#### Division

The scaling for division is similar to the procedure followed for multiplication, with the exception that the scale of the denominator is divided into the scale of the numerator to determine the scale of the quotient. Division can produce an overflow, but if the maximum value of the quotient register is selected to contain the scaled quotient, no overflow will result.

Example: Register A contains the value 5 scaled with a maximum register value of 6.283. Register B contains the value 8.4 scaled with a maximum register value of 16. The resulting quotient (A/B) is 0.595, which is scaled at the value 0.3927 for a full register. But since 0.595 is clearly larger than 0.3927, an overflow will occur. The difficulty here is that the denominator is significantly smaller than the maximum register value, leading to a larger quotient than can be contained under the given scalings. To obtain a correct result,

the numbers held in either register A, or register B, or both must be rescaled to provide for a maximum product value that is greater than 0.3927.

#### PUSH-DOWN/POP-UP STACKS

Several of today's processors have facilities for handling data in stack form. The continual updating of data is often unwieldy, particularly when the data storage and retrieval are interleaved. Perhaps the best analogy is an inventory system in which bins are initially stocked with material having a limited shelf life. Material extraction proceeds according to either a first-in/first-out (FIFO) system or to a last-in/first-out (LIFO) system. New material is added to the bins as it arrives from the suppliers at unpredictable intervals. This new material must be identified, and its time of entry into the inventory system noted, to maintain the FIFO or LIFO record systems.

The relation to data handling is rather precise, for by replacing *material* with *data*, the analogy describes a common problem encountered when the microprocessor is expected to manage and manipulate data arriving from an asynchronous source. Stack manipulations make this handling more straightforward. Microprocessors available at this writing do not mechanize FIFO systems because of the more complex data handling required.

A brute-force (and not too bright) approach to the LIFO stack problem is to define a block of RAM to hold the stacked data. Each time a word of information is added to the stack, move the entire stack ''down'' in memory, though at the cost of at least two machine cycles per datum move. If a word is then extracted, all other data in the stack is moved up, once again at the same cost in execution time.

But clearly the same LIFO stack effect can be achieved by simply manipulating addresses, rather than the actual data. All microprocessors having this feature operate in the same general fashion (see Intel 8080 and Rockwell PPS-8 Chapter 11). A special address register holds the address of the next element to be stored in the stack. This pointer can be thought of as running up and down as the size of the stack increases and decreases. Where LIFO is used, it is only necessary to maintain a running account of the top data element. Since data will not be removed from or added to the "bottom" of the stack

(except, of course, the first piece of data entered), the initial address remains fixed. The stack is therefore empty if the address pointer is equal to the address location at the bottom of the stack.

#### INTERRUPT HANDLING

When coupled to any set of peripheral devices that demand attention from the CPU on short notice, some means of interrupting the normal program flow without affecting the program sequence is required. Most commercial microprocessors have the capability of handling one or more of these interrupts. Characteristically, the interrupt, when received, causes program control (after completing execution of the current instruction) to be transferred to the first instruction of a service and data-handling sequence, with the address of the next instruction of the normal program flow stored as a return. This service sequence normally ignores further interrupts. saves register data for restoration of the normal program flow upon completion of the interrupt handling, identifies the interrupt (if more than one is possible), identifies the peripheral unit that caused the interrupt to be issued, and transfers to the proper routine to service that particular unit. Upon completion, register contents are restored, the interrupts enabled once again, and control transferred to the mainstream routine via execution of the return instruction.

Interrupts are then nothing more than unexpected transfers under control of an outside source, normally those devices that handle input/output data. However, interrupts are also used for timing control when a program is intended to operate in real time, relying on a precise external timer. Here, the entire routine, not just the present instruction, must be completed before the interrupt can take over control. Program control then ties up in a loop (usually a one-word transfer to itself) until restated by the presence of the interrupt, thus maintaining precise execution timing at the beginning of each computational cycle.

Several interrupts may be available, each of them used to control ultimate entry to a specific service program. There is, however, the possibility of interrupts occurring nearly simultaneously, or continually modifying program control, with the net effect that the processor either becomes confused or is tied up servicing interrupts. Thus, a priority system is usually

established in which priority designations are assigned to each interrupt line. The occurrence of a priority-1 interrupt then masks out all other interrupts of priority 2, 3, 4, etc. The occurrence of a priority-2 interrupt masks out priority 3, 4, etc. Such priorities can normally be established under CPU control and changed as the program functions require.

#### DIRECT MEMORY ACCESS

Input/output operations rob time from the CPU's normal computational cycle. Very often all that is required of the processor is to transfer data between an input or output buffer and processor memory, so no reformatting or arithmetic is needed. Under these circumstances, a direct memory access (DMA) function can save vital machine cycles and program storage.

Most DMA operations still steal time from the mainstream program by using clock time normally devoted to RAM access. (ROM readout is not usually subject to DMA operation.) At the completion of execution of most instructions (input/output instructions are common exceptions), the CPU acknowledges the receipt of a DMA inquiry, enters an "idle" mode by releasing control of both the address and data buses (or their equivalents), and allows the DMA controlling device to read from or write into RAM as it desires. Depending upon the configuration, one or more bytes may be accessed before control is transferred back to the CPU. DMA is particularly useful where rapid response to the peripheral device is required, such as the use of DMA access to drive and refresh CRT displays. (See Chapter 11, Intel 8080 and Rockwell PPS-8).

#### POOLED DATA

Where the microprocessor has an instruction format requiring the frequent use of multibyte instructions or long constant data strings, the opportunity exists to store this information only once, and then reference it, using single-byte commands, thus saving memory. Using the Rockwell PPS-8 as an example, three data pools are used: the *command pool* (instructions), the *literal pool* (data bytes), and the *subroutine entry pool* (branch instruction address bytes). These pools occupy specific locations in pages 0 and 1 of the PPS-8 ROM.

As an example of the memory efficiency gained, a 3-byte PPS-8 instruction, if used 25 times in a program, would occupy 75 bytes of memory. But when identified in a data pool, the instruction would occupy only one byte in the program flow each time the instruction is used (a total of 25 bytes) and two bytes in the data pool, for a total of 27 bytes instead of 75. The instruction requires only two bytes stored in the pool since the instruction type has already been identified by the address specified by the main program; it does not then need to be re-specified.

The use of data pools is not mandatory—they are established primarily to save memory. If you are certain that such memory savings are not necessary, the use of these pools with their attendent complications can be avoided.

#### NON-BINARY COUNTERS

The positional-notation binary system satisfies all the requirements for general calculations. But for purposes of simply counting, any unique sequence of stable states is sufficient. The use of systems other than binary is motivated by hardware or software simplicity, or by the need to form a sequence having a desirable property that binary does not.

#### **Shift Counters**

Perhaps the simplest form of a shift counter is to place a 1-bit somewhere in a word and shift it until it reaches the end, noting the different states or counts.

Example 1: A left shift (or binary addition) inserts zeros at the right.

0....01 0...010 0..0100 ° ° 0010..0 010...0 10....0

Example 2: A logic right shift inserts zeros at the high-order end.

10....0 010...0 0010..0 • • 0...010 0....01

Example: 3 An arithmetic right shift copies the sign bit into the next lower order bit.

All of the preceding counters will count only the same number of stable states as there are bits in the word, making them relatively inefficient. But for programming purposes, no separate incrementation is required, initialization is simple, and the count termination can be determined by either a zero test or sign test.

#### **Gray-Code Counters**

In many transmission applications of ordered data, it is desirable to have as few state changes in the transmitted values as is possible. But binary-represented data does not satisfy this criterium. For example, the addition of one count to 01111111 creates the new value 10000000, in which all the ones have been changed to zeros and the zero to a one—the maximum possible number of state changes.

In contrast, the Gray code produces a count sequence in which there is exactly one state change per count, a zero may change to a one, or a one to a zero, but both changes cannot occur at the same time. The changes occurring in the Gray code as the count progresses are fully predictable and therefore decodable.

Table 12-1. Four-Bit Binary and Gray Code Equivalence

BINARY	GRAY CODE
0000	0000
0001	0001
p010	0011
0011	0010
0100	0110
0101	0111
0110	0101
1000	1100
1001	1101
1010	1111
1011	1110
1100	1010
1101	1011
1110	1001
1111	100

Table 12-1 lists the binary and Gray code equivalences, and such a look-up table could be incorporated into the microprocessor system to facilitate conversion. But for direct counting the look-up table can be replaced by simple conversion algorithms that operate directly upon the stored data.

Gray Code to Binary. The starting condition is that the high-order bits of both number systems must be equal; that is  $B_{\rm N}=G_{\rm N}$ . Binary and Gray code always use the same number of digits to represent equivalent numbers. Proceeding from the high-order bits to the low-order bits, the conversion takes place bit by bit, applying the formula

$$G_{K} = B_{K} \oplus B_{K+1}$$

Therefore, to convert  $1011_2$  to Gray code, we first set the fourth, or MSD, of the Gray code number equal to the binary number; in this case  $G_4 = B_4 = 1$ . The next bits are converted as follows:

$$G_3 = B_3 \oplus B_4 = 0 \oplus 1 = 1$$
  
 $G_2 = B_2 \oplus B_3 = 1 \oplus 0 = 1$   
 $G_1 = B_1 \oplus B_2 = 1 \oplus 1 = 0$ 

So the Gray code is 1110.

Gray Code to Binary. The conversion procedure follows the formulas:

$$B_{\rm N} = G_{\rm N}$$

$$B_{\rm K} = G_{\rm K} \oplus B_{\rm K+1}$$

If we then wish to convert 1110 in Gray code back to binary, we proceed as follows:

$$B_4 = G_4 = 1$$

$$B_3 = G_3 \oplus B_4 = 1 \oplus 1 = 0$$

$$B_2 = G_2 \oplus B_3 = 1 \oplus 0 = 1$$

$$B_1 = G_1 \oplus B_2 = 0 \oplus 1 = 1$$

So we once again have 1011<sub>2</sub>.

**Counting.** The Gray-code counting sequency is started by setting the initial conditions to all zeros. Counting is conducted by setting the least significant bit to one; that is,  $G_1=1$ . At the second count, the next higher order bit is set to one. For the third count, the low-order bit is set to zero. The counting pattern continues as illustrated in Table 12-1. The bit configuration from one count to the next then varies by only one bit change, which is the salient characteristic of Gray-code counters.

#### **Polynomial Counters**

A predictable, recursive count can be generated using simple exclusive-OR logic, similar to that used in the Gray-code counter. For this we take an N-bit register holding bits numbered in the sequence  $A_{N-1}$ ,  $A_{N-2}$ ... $A_2$ ,  $A_1$ ,  $A_0$ . The counting proceeds by calculating  $A_1 \oplus A_0$ , then right-shifting the N-bit number and inserting the newly calculated bit at the left so that it becomes the new  $A_{N-1}$ . The old  $A_0$  is shifted out of the register and is lost.

Two special cases must be considered when starting the polynomial counter. First, if the counter is initially set to all zeros, the counter would never get started because  $0 \oplus 0 = 0$ . Second, if the counter is set to any value other than all zeros, the counter will cycle through all possible combinatorial values except zero. Thus, if the counter is initially set to all zeros, it will remain in that state until deliberately set to another state; and when set to another state, it will then cycle through all  $2^N - 1$  unique number combinations before repeating. For example, if a 4-bit counter is preset to binary 1000, it will cycle through the number sequence shown in Table 12-2, repeating the sequence again at step 16. Whatever the counter length, if the counter is preset with a one in its most

Table 12-2. Four-Bit Polynomial Counter Sequence

SEQUENCE NUMBER	POLYNOMIAL BINARY	HEX
1 2 3	1000 0100 0010	8 4 2
4 5 6	1001 1100 0110	9 C 6
7 8 9	1011 0101 1010	B 5 A
10 11	1101 1110	D E F
12 13 14	1111 0111 0011	7 3
15 16	0001 1000	8

significant bit, the cycle will end with only a one in its least significant bit before repeating the sequence, which indicates that a test for one could be used to check for completion.

Because of the relative simplicity of mechanizing such a counter, program sequencers and other internal processor counters may operate according to the polynomial algorithm. Since all possible binary combinations are used during the count, with none repeated, this is an efficient counting system.

# Chapter 13 Characteristics and Fabrication of Microprocessors

The technology that has made possible the small size and low cost of today's microprocessors is of more than passing interest to the engineers, scientists, and laymen who are configuring and creating the software for these systems. The fabrication techniques give insight into the structures and, to a degree, the functions of the various devices that comprise a microprocessor chip set.

#### PMOS AND NMOS DEVICES

The starting material used is a single crystal silicon wafer having a precisely controlled orientation of the crystal lattice with respect to the silicon surface. This control is important to obtain the desired electrical parameters, particularly due to phenomena that occur very near the silicon surface.

Patterns are applied to the silicon and subsequent layers with the aid of *photoresist*—an organic material that changes character when light (usually ultraviolet)) impinges upon it, permitting a precise pattern to be retained by the resist when it is exposed through a mask. (Figure 13-5, discussed later, shows the use of the photoresist and the resulting patterns.) Masks are made in a precision optical facility capable of resolving lines to the order of 1 micron (10<sup>-6</sup> meter). Precision is paramount to obtain the dense patterns needed.




Fig. 13-1. Silicon wafer, chip, and MOSFET. (Courtesy Rockwell International)

About 100 devices, all identical, are fabricated at one time on a single wafer. Figure 13-1 shows a wafer approximately two inches in diameter, containing a complement of those devices, also called *chips* or *die*. Figure 13-2 shows two photographs taken at different magnifications of the surface of a PMOS die, showing the oxide steps and metal conductor lines.

PMOS devices have been available since 1964, with the process maturing in the intervening years. Initially, most manufacturers used a "high voltage" process, requiring supply voltages on the order of -30 volts. More recently, manufacturers have produced "low voltage" devices operating in the range of 17 volts (+5, -12). Low-voltage


P-channel MOS requires about half the operating power used by devices made by the high-voltage process. Low-voltage devices are also compatible with TTL voltages, allowing a microprocessor built from low-voltage PMOS to be more easily integrated into a system where common TTL bipolar logic is used.

MOS logic is made using field-effect transistors (FETs), with perhaps a few resistors, capacitors, and diodes. An FET is symmetric and hence *unipolar* (bidirectional). We will briefly discuss the *enhancement-type P- and N-channel devices*. To understand their operation, the construction should be understood. Looking at the N-channel device of Fig. 13-3, we observe that the channels of N material are separated by P-type material. N-type material has an excess of free electrons; hence the conduction mechanism is one of electron flow. The P material has a deficiency of free electrons such that a barrier exists, impeding current flow from *source* to *drain* even though a source—drain potential exists.

However, if we apply a positive potential to the *gate*, the available electrons in the P material are swept into the area underneath the gate, creating a conductive path, since there are now free electrons available between the N regions. The more positive the potential applied to the gate, the stronger the potential field and the more electrons attracted into the region. The P material under the gate is said to be *enhanced* with electrons, so this configuration is known as an *enhancement-type* FET. The metal gate is isolated from the source and drain by silicon dioxide (SiO<sub>2</sub>) insulator, so no gate current flows.

The switching mechanism is entirely due to the field established. A gate bias voltage of about one volt (relative to the potential of the P substrate) will start conduction. Saturation then occurs at a gate bias of about +4 volts, and this corresponds to a condition in which no further increase in source—drain curent occurs for a further increase in positive potential applied to the gate.

The AMP P-channel devices operate in the same fashion as the N-channel, except that the N and P materials are interchanged, the charge carriers are *holes* (absence of electrons), and the potentials are reversed. It turns out that N-channel devices operate at higher speeds than correspondingly designed P-channel devices because electrons have a higher mobility in silicon than do holes.



A




Fig. 13-2. Photograph of PMOS LIS. (A) at 85-times magnification. (B) at a magnification of 1700 times, showing oxide steps and metal. (Courtesy Rockwell International)


The creation of N and P materials is accomplished by doping the silicon by adding minute quantities of electron donor and acceptor impurities, or by forcibly implanting ions, using an electron beam gun or by a combination of both processes. The ion implantation method is a newer technique and has rapidly matured. Virtually all manufacturers today are using some form of ion implantation to fabricate MOS microprocessor parts. The impurity quantities are much easier to control and the depth distribution desired by the designer is much easier to achieve.

Figure 13-4 is a pictorial outline of the process steps required to fabricate the PMOS low-voltage enhancement FETs used in AMP. The starting material is a silicon wafer about 10 mils (0.01 inches) thick, lightly doped with an N-type material. The dimensions shown for the thicknesses of various layers are given in microns, where  $1\mu=1\times10^{-6}$  meter.

**Step 1** is the growth of a silicon dioxide layer over the entire surface. This is normally done in a furnace by passing superheated steam past the wafer.

Steps 2-3 are the application and development of the photoresist to define the P regions.

**Steps 4–5** show the surface configuration after etching the oxide where the P regions are to be formed, and removing the






Fig. 13-3. Cross section of P- and N-channel MOSFET configurations with schematics.

protective photoresist. (Note that the etch stops at the silicon surface). Also, for clarity, steps 5 and those subsequent show the FET cut through the center, comparable to the FETs in Fig. 13-3.

Steps 6-10 configure the gate oxide by first growing a thicker oxide layer to accommodate the required gate oxide thickness, etching everything but the gate area. This also removes the oxide once again from the potential P regions.

Step 11 adds the acceptor impurity to the P region by passing boron bromide gas across the wafer. The boron diffuses somewhat into the unprotected silicon surface. This process physically adds the impurity to the silicon rather than doping by ion implantation. (If implantation were to be used, it would likely be done at this point, before the oxide growth and replacing both the boron addition and "drive.")

Step 12 accomplishes two things at once. First, the boron deposited in step 11 is not of sufficient depth to provide the needed P region, so the boron is "driven in" at high temperatures. (Actually, boron atoms diffuse into the silicon at high temperature.) At the same time, oxide is grown over the top of the P material.


**Steps 13—14** provide for precise definition of the gate area and prepare for establishing the source and drain contacts.

Steps 15—16 define a further growth of oxide and the growth of a silicon nitride layer. Silicon nitride is a very tenacious, dense material with a high dielectric constant. The presence of sodium is deadly to MOS devices. Sodium ions are highly mobile and hence carry charge where it isn't wanted. Silicon nitride is a very effective barrier against sodium so it is the use of silicon nitride that has permitted the packaging of these devices in plastic, allowing the prices to come down one more notch.

**Step 17** frees the areas where the source and drain contacts are to be made.

Steps 18—19 provide the metal conductive pattern, first by evaporating a thin layer of aluminum over the entire surface, then by masking those areas where the metal is to be retained and etching away all unwanted aluminum through the mask. At this point, the FET is electrically complete.

Steps 21—22 provide a protective overcoat of *silox* (silicon dioxide), similar to the oxide layer that was grown in Step 1. This time, however, the silicon dioxide layer is not grown, but









Fig. 13-4. The processing steps involved in fabricating a typical PMOS low-voltage FET such as found in many PMOS microprocessors. (Courtesy Rockwell International)





#### STEP 6-REGROW PREGION






Fig. 13-4. continued






Fig. 13-4. continued


#### STEP 14-STRIP TO EXPOSE THIN GATE AREA AND CONTACTS




STEP 15-REGROW GATE OXIDE TO REQUIRED THICKNESS



STEP 16-DEPOSITE SILICON NITRIDE



STEP 17-APPLY CONTACT MASK AND ETCH









Fig. 13-4. continued

### STEP 19—APPLY AND DEVELOP PHOTORESIST FOR METAL METAL MASK










Fig. 13-4 continued




Fig. 13-5. CMOS-SOS structure with magnification of about 250 times. (Courtesy Rockwell International).

deposited directly on the wafer from  $silane~(SiO_2 + methane)$ . The deposited layer of silox is not as dense or continuous a film as the thermally grown oxide, but it is still more than adequate to protect the device from mechanical damage. Holes are then cut through the silox layer to expose the contact pads, and 1-mil diameter wires are attached to make contact to the outside world. The conductive paths of the MOS device are formed either by the P (or N) channels, or by the top metal layer, or both. To provide crossings the path goes from the metal down to a P region, then crosses other metal lines, and emerges again on the other side. Even so, the interconnection problem on a MOS chip is not trivial, and this places some restrictions on the designs.

#### COMPLEMENTARY MOS (CMOS)

CMOS combines N- and P-channel transistors. The N-channel transistor normally drives the P-channel transistor. (See Fig. 13-5 for a typical CMOS configuration.) One CMOS transistor is always turned on and the other turned off. The

primary advantages of CMOS are low power and high speed relative to N- and P-channel MOS processes. The prime disadvantage lies in the more complex fabrication process. CMOS circuits can operate at 20 MHz with a power consumption of only a few microwatts. Consequently, more and more CMOS devices will be seen as the requirements for high speed and low power toughen, particularly for military applications.

A variation of CMOS, offering even higher speeds and lower power, is CMOS-SOS (CMOS on silicon on sapphire, or just CMOS on sapphire.) The use of a sapphire substrate provides almost perfect isolation between adjacent devices, thus reducing the unwanted coupling capacitance that adversely affects speed. The isolating substrate also further reduces the required power. Such devices are becoming available at this writing as microprocessor components and should help push processor clock speeds into the 10 MHz range.

#### INTEGRATED INJECTION LOGIC (I2 L)

A debate concerning the superiority of MOS vs bipolar integration has been going on for about the last ten years. Until recently, the argument has been academic, since the two technologies did not directly clash in the marketplace. MOS had a clear superiority in unit cost and in functional density, while bipolar devices had a clear edge in speed. However, MOS—particularly CMOS—has been increasingly invading the high-speed bipolar market, while bipolar devices have been achieving even higher densities at lower costs.

The primary speed limitation in both bipolar and MOS large-scale integration (LSI) is the ability to charge and discharge internal capacitances. In the case of bipolar devices, any significant improvement must be made by decreasing capacitances. This decrease is tied directly to decreasing device area, which in turn is dependent upon the quality of the photolithographic process. MOS speeds have been increased by several means—use of high-dielectric insulators, insulating with sapphire substrates, employing N-channel devices, etc. Meanwhile, the bipolar designers have achieved excellent densities while maintaining high speeds using integrated-injection logic ( $I^2L$ ), also called merged transistor logic (MTL).




Fig. 13-6. I<sup>2</sup>L device cross section and associated schematic.

The improvements of  $I^2\,L$  over more conventional bipolar devices come principally from shrinking the direct-coupled transistor logic into a single equivalent complementary transistor. A schematic and corresponding  $I^2\,L$  device structure is shown in Fig. 13-6. The vertical NPN transistor  $(Q_1)$  has multiple collectors and operates as an inverter. The lateral PNP transistor  $(Q_2)$  is used as a current source and load. Several  $I^2\,L$  microprocessor devices are now available with others to be introduced. For example, a 4-bit slice chip, the SBP-0400, contains over 1400 gates and includes most of the functions required for 4-bit parallel processing.

The user can expect a great deal from these newer technologies and should not be disappointed. Microprocessor devices should be available soon with speeds in the range of 0.4–0.5 million operations per second, fully parallel, with built-in floating-point arithmetic and hardware multiply and divide. Such devices will be easier to use and will be supported by continually advancing software packages, thus making unnecessary much of the bookkeeping required when using today's processors. At the same time, I suspect that some of the fun of communicating directly with a microprocessor in its own language will be lost.

## Bibliography

Operator's Manual for PPS-4MP Assemulator, Rockwell International Document 29400 N30.

Electronics Magazine, "Technical Articles," February 6, 1975.

FORTRAN Programming and WATFIV, James L. Parker, Marilyn Bohl, SRA (IBM) 1973.

M6800 Microcomputer System Design Data, Motorola, Inc., 1976.

An Introduction to Microcomputers, Adam Osborne, Osborne and Associates, Berkeley, CA, 1975.

PPS-8 Microcomputer Programming Manual, Rockwell International, August 1975.

 $M6800\ Macro\ Assembler\ Manual,$  Motorola Microsystems, Phoenix, Arizona.

MPL Language Reference Manual, Motorola Microsystems, 3102 N. 56th Street, Phoenix, Arizona, 1976.

Intel 8080 Microcomputer System Manual, January 1975.

PPS-4-1 Single Circuit Microcomputer Series Programming Manual, July 1976

Intel Data Catalog, Intel Corporation, 1975.

User Manual for the COSMAC Microprocessor, RCA Corporation, 1975.

PPS-4 Microcomputer Program Library, Rockwell International, 1974.

Operators Manual for PPS-4MP Assemulator, Rockwell International, 1975.

Microprocessor/Microprogramming Handbook, Brice Ward, TAB BOOKS, Blue Ridge Summit, PA, 1975 (No. 785)

# **Appendices**



## Appendix A

# Single-Digit Hexadecimal (Hex) Multiplication Table

	1	2	3	4	5	6	7	8	9	Α	В	c	D	Ę	F
1	1	2	3	4	5	6	7	8	9	Α	В	C	D	Ε	F
2		4	6	8	Α	c	E	10	12	14	16	18	1A	10	16
3			9	C	F	12	15	18	18	1E	21	24	27	2A	2D
4				10	14	18	10	20	24	28	2C	30	34	38	3C
5					19	16	23	28	2D	32	37	3C	41	46	48
6						24	2A	30	36	3C	42	48	4E	54	5A
7							31	38	3F	46	4D	54	58	62	69
8								40	48	50	58	60	68	70	78
9									51	5A	63	6C	75	7E	87
Α										64	6E	78	82	8C	96
В											79	84	8F	9A	A5
C												90	9C	A8	В4
D													Α9	86	сз
E														C4	D2
F				•		L	<del></del>		i						ΕΊ

(Courtesy Rockwell International)

## Appendix B

# A Proof of the Hartmann Conversion System

Any integer N expressed in a positional notation system is of the form

$$N_1 = a_n b^n + a_{n-1}b^{n-1} + \dots$$
  
+  $a_1 b + a_0 = \sum_{i=1}^{K} a_i b^i + a_0$ 

where b is the base and the  $a_1$  the coefficients.

We wish to find a new set of coefficients such that

$$\sum_{i=1}^{K} a_{i} b^{i} + a_{0} = \sum_{i=1}^{R} A_{i}$$

$$i B^{i} + A_{0}$$

where B is the new base. If we are looking for the new number  $(N_2)$ , then

$$N_1 = N_2 = a_\theta + \sum_{i=1}^K a_i$$
  
 $[B^i + (b^i - B^i)]$ 

where  $B^{i}$  is added and subtracted term by term and expressed as a summation.

We can express  $(b^i - B^i)$  as

$$(b - B) (b^{1-1} B^0 +$$

$$b^{i-2}B + ... + b^0B^{i-1}$$
)

by dividing  $(b^i - B^i)$  by (b - B).

If we now substitute equation (4) into (3), we have

$$N_2 = a_0 + \Sigma^{K}_1 a_i [B^i + M(b^{i-1} + b^{i-2}B + ... + bB^{i-2} + B^{i-1})]$$

where M = (b - B).

If we now refer to the example of Table 2-10 and apply equation (5), we have

$$b = 2$$

$$B = 10$$

$$M = (b - B) = 2 - 10 = 8$$

$$a_0 = 1$$

$$a_1 = 1$$

$$a_2 = 0$$

$$a_3 = 1$$

$$K = 3$$

So:

$$1011_2 = 1 + 1[10 + (-8) (1)] + 0[100 + (-8) (10 + 2)]$$

$$+ 1[(1000) + (-8) (100 + 20 + 4)]$$

$$= 1 + 0 + 2 + 8$$

$$= 11_{10}$$

(Courtesy Rockwell International)

# Appendix C Powers and Conversions

#### POWERS OF TWO

 $2^n$  n  $2^{-n}$ 

```
1 0 1.01
           2 1 0.5
           4 2 0.25
           8 3 0.125
          16 4 0.062 5
          32 5 0.031 25
          64 6 0.015 625
         128
             7 0.007 812 5
         256 8 0.003 906 25
         512 9 0.001 953 125
       1 024 10 0.000 976 562 5
       2 048 11 0.000 483 281 25
       4 096 12 0.000 244 140 625
       8 192 13 0.000 122 070 312 5
      16 384 14 0.000 061 035 156 25
      32 768 15 0.000 030 517 578 125
      65 536 16 0.000 015 258 789 062 5
     131 072 17 0.000 007 629 394 531 25
     262 144 18 0.000 003 814 697 265 625
     524 288 19 0.000 001 907 348 632 812 5
   1 048 20 0.000 000 953 674 316 406 25
   2 097 152 21 0.000 000 476 837 158 203 125
   4 194 304 22 0.000 000 238 418 579 101 562 5
   8 388 608 23 0.000 000 119 209 289 550 731 25
  16 777 216 24 0.000 000 059 604 644 775 390 625
  33 554 432 25 0.000 000 029 802 322 387 695 312 5
  67 108 864 26 0.000 000 014 901 161 193 847 656 25
  134 217 728 27 0.000 000 007 450 580 596 923 823 125
 268 435 456 28 0.000 000 003 725 290 298 461 914 062 5
 536 870 912 29 0.000 000 001 862 645 149 230 957 031 25
1 073 741 824 30 0.000 000 000 931 322 574 615 478 515 625
2 147 483 648 31 0.000 000 000 465 661 287 307 739 257 812 5
```

(This data courtesy of Rockwell International)

### TABLE OF POWERS OF SIXTEEN 10

						16	<u>a</u>			16-11			
						1	0	0.10000	00000	00000	00000	·×	10
						16	1	0.62500	00000	00000	00000	×	10-1
						256	2	0.39062	50000	00000	00000	×	10-2
					4	096	3	0.24414	06250	00000	00000	n	10-3
					65	536	4	0.15258	78906	25000	00000	Ħ	10-4
				4	048	576	5	0.95367	43164	06250	00000	×	10-6
				16	777	216	6	<b>0.5</b> 9604	64477	53906	25000	×	10 <sup>-7</sup>
				268	435	456	7	9.37252	90298	46191	40625	×	10-8
			4	294	967	296	8	0.23283	06436	53869	62891	×	10-9
			68	719	476	736	9	0.14551	91522	83668	51807	×	10-10
		1	<b>0</b> 99	511	627	776	10	0.90949	47017	72928	23792	×	10*12
		17	592	186	044	416	11	0.56843	41886	08080	14870	=	10-13
		281	474	976	210	656	12	0.35527	13678	80050	09294	×	10-14
	4	503	599	627	370	496	13	0,22204	46049	25031	30808	×	10-15
	72	057	594	037	927	936	14	0.13877	78780	78144	56755	×	10-16
ļ	152	921	504	606	846	976	15	0.86736	17379	88403	54721	×	10-18

#### TABLE OF POWERS OF TEN 16

			<u> 10<sup>n</sup></u>	ū		10	-n			
			1	0	1.0000	0000	0000	0000		
			A	1	0.1999	9999	9999	999A		
			64	2	0.28F5	C28F	5C28	F5C3	×	16-1
			3E8	3	0.4189	374B	C6A7	EF9E	×	16-2
			2710	4	0.68DB	8BAC	710C	8296	×	16-3
		1	86A0	.5	0.A7C5	AC47	1847	8423	×	16-4
		F	4240	6	0.10C6	F7A0	85ED	8 D37	×	16-4
		98	9680	7	0.1 AD7	F29A	BCAF	4858	×	16 <sup>~5</sup>
		5F5	E 100	8	0.2 AF 3	1DC4	6118	73BF	×	16-6
		389A	CA00	9	0.4488	2FA0	985A	52CC	×	16 <sup>-7</sup>
	2	540B	E400	10	0.6 DF 3	7F67	5EF6	EADF	×	16-8
	17	4876	E800	11	0.AFEB	FFOB	CB 24	AAFF	×	16-9
	E 8	D4A5	1000	12	0.1197	9981	2 DE A	1119	×	16-9
	918	4E72	A000	13	0.1C25	C268	4976	81C2	×	16-10
	5 AF 3	107A	4000	14	0.2 D09	370D	4257	3604	×	16-11
3	8 D7 €	A4C6	8000	15	<b>0.4</b> 80E	BE78	9 D5 8	566D	×	16-12
23	86F2	6FC1	0000	16	0.734A	CA5F	6226	FOAE	×	16-13
163	4578	5 D8 A	0000	17	0.8877	AA32	36A4	8449	×	16-14
DE 0	8483	A764	0000	18	0.1272	5DD1	D243	ABAT	×	16-14
AC7	2304	89E8	0000	19	0.1 D83	C94F	86D2	AC35	×	16-15

## **HEXADECIMAL-DECIMAL INTEGER CONVERSION**

The following table provides for direct conversions between hexadecimal integers in the range 0-FFF and decimal integers in the range 0-4095. For conversion of larger integers, the table values may be added to the following figures:

Hexadecimal	Decimal	Hexadecimal	Decimal
01 000	4 096	20 000	131 072
02 000	8 192	30 000	196 608
03 000	12 288	40 000	262 144
04 000	16 384	50 000	327 680
05 000	20 480	60 000	393 216
06 000	24 576	70 000	458 <i>7</i> 52
07 000	28 672	80 000	524 288
08 000	32 768	90 000	589 824
09 000	36 864	A0 000	655 360
OA 000	40 960	BO 000	720 896
OB 000	45 056	C0 000	786 432
OC 000	49 152	D0 <b>000</b>	851 968
OD 000	53 248	E0 000	917 504
OE 000	57 344	F0 000	983 040
OF 000	61 440	100 000	1 048 576
10 000	65 536	200 000	2 097 152
11 000	69 632	300 000	3 145 728
12 000	73 728	400 000	4 194 304
13 000	77 824	500 000	5 242 880
14 000	81 920	600 000	6 291 456
15 000	86 016	700 00 <del>0</del>	7 340 032
16 000	90 112	800 000	8 388 608
17 000	94 208	900 000	9 437 184
18 000	98 304	A00 000	10 485 760
19 000	102 400	B00 000	11 534 336
1A 000	106 496	C00 000	12 582 912
1B 000	110 592	D00 000	13 631 488
1C 000	114 688	E00 000	14 680 064
1D 000	118 784	F00 000	15 728 640
1E 000	122 880	1 000 000	16 777 216
1F 000	126 976	2 000 000	33 554 432

HEXADECIMAL-DECIMAL INTEGER CONVERSION (continued)

-	,		-				-	-	 									
	щ	0015 0031	0047	0063	6200	0095	011	0127	0143	0159	0175	1610	1	) ) )	0223	0239	0255	
	æ	0014	0046	0062	8/00	0094	0110	0126	0142	0158	0174	8:0		9070	0222	0238	0254	
	D	0013 0029	0045	1900	7200	0093	0109	0125	0141	0157	0173	6810	0	C)70	0221	0237	0253	
	C	0012	0044	0900	9/00	0092	0108	0124	0140	0156	0172	0188		4070	0220	0236	0252	
	8	0011	0043	6500	0075	1600	0107	0123	0139	0155	0171	0187	0	2020	0219	0235	0251	
	4	0010 0026	0045	0058	0074	808	910	0122	0138	0154	0170	018%	0	7070	0218	0234	0250	
	٥	0009	8	0057	0073	6800	0105	0121	0137	0153	6910	0185		1070	0217	0233	0249	
	8	0008 0024	0040	9059	0072	8800	200	0120	0136	0152	8910	0184	0	222	0216	0232	0248	
							_	_	Ī	_	_				_	Ī		
	7	0007	0039	0055	1700	0087	0103	0119	0135	0151	0167	0183		<u>}</u>	0215	0231	0247	
	9	0006	0038	0054	00700	9800	0102	0118	0134	0150	9910	0182	9	2,5	0214	0230	0246	
	5	0005 0021	0037	0053	6900	0085	1010	0117	0133	0149	0165	0181		<u>}</u>	0213	0229	0245	
	4	0004	0036	0052	8900	0084	0100	9110	0132	0148	0164	0810	ò	۶ 5	0212	0228	0244	
					_	_	_		_	_	_	_			_	_	_	
	ဗ	0003	0035	0021	0067	0083	6600	0115	0131	0147	0163	0179	•	ς 5	0211	0227	0243	
	2	0002	0034	0020	9900	0082	8600	0114	0130	0146	0162	9178		24	0210	0226	0242	
	_	0001	0033	0049	0065	1800	2600	0113	0129	0145	1910	0177		21,43	0209	0225	0241	
	0	0000	0032	0048	0064	0800	9500	0112	0128	0144	0160	9210		7410	0208	0224	0240	
•		000	020	030		050	090	070	 080	0%	040	080	- 6		80	0E0	0F0	
	ı			•									-	_	-	-		

0         1         2         3         4           0256         0257         0258         0259         0260         0           0272         0273         0274         0275         0276         0         0           0272         0273         0274         0275         0276         0<			10 5 ~	O 10 P	~ ~ ~ ~ ~	V 60 80	- N m o
0         1         2         3         4         5         6         7         8         9         A         B         C         D           0256         0257         0253         0254         0262         0262         0262         0262         0262         0268         0269         0278         0279         0278 <td< th=""><th>u.</th><th>0237 0237 0303 0315</th><th>0335 0351 0367 0383</th><th>93.8 84.8 84.8 84.8 84.8</th><th>-</th><th>052 054 055 055</th><th></th></td<>	u.	0237 0237 0303 0315	0335 0351 0367 0383	93.8 84.8 84.8 84.8 84.8	-	052 054 055 055	
0         1         2         3         4         5         6         7         8         9         A         B         C           0254         0254         0254         0264         0264         0264         0267         0268         0269         0269         0269         0276         0278         0279         0280         0281         0289         0289         0290         0291         0292         0294         0279         0279         0279         0299         0299         0299         0299         0299         0299         0299         0299         0299         0390         0318         0329         0299         0299         0299         0299         0399         0399         0399         0399         0399         0399         0399         0399         0394         0374         0375         0378         0379         0399         <	w	0270 0286 0302 0318	0334 0350 0366 0382	03% 0414 0430 0446	0462 0478 0494 0510	0526 0542 0558 0574	0590 0606 0622 0638
0         1         2         3         4         5         6         7         8         9         A         B           0556         0257         0258         0264         0262         0264         0265         0266         0267           0272         0273         0274         0275         0276         0277         0280         0281         0287         0287           0272         0273         0274         0275         0276         0277         0289         0281         0287         0289         0379         0371         0315         0316         0318	۵	0269 0285 0301 0317	0333 0349 0365 0381	0397 0413 0429 0445	0461 0477 0493 0509	0525 0541 0557 0557	0589 0605 0621 0637
0         1         2         3         4         5         6         7         8         9         A           0254         0254         0254         0260         0261         0262         0264         0265         0266	U	0268 0284 0300 0316	0332 0348 0364 0380	0396 0412 0428 0444	0460 0476 0492 0508	0524 0540 0556 0572	0588 0604 0620 0636
0         1         2         3         4         5         6         7         8         9           0256         0257         0259         0260         0261         0262         0263         0264         0265           0272         0273         0274         0275         0276         0277         0278         0279         0280         0281           0288         0289         0290         0291         0272         0279         0279         0279         0279         0279           0304         0305         0306         0307         0309         0310         0311         0312         0379         0379         0379         0379         0379         0379         0379         0379         0379         0379         0371         0312         0313         0324         0325         0326         0327         0328         0339         0340         0341         0342         0344         0345         0356         0357         0358         0359         0360         0371         0372         0373         0374         0375         0370         0371         0372         0374         0375         0374         0375         0374         0375         <	62	0267 0283 0299 0315	0331 0347 0363 0379	0395 0411 0427 0443	0459 0475 0491 0507	0523 0539 0555 0571	0587 0603 0619 0635
0         1         2         3         4         5         6         7         8           0256         0257         0258         0259         0260         0261         0262         0263         0264         0           0272         0273         0274         0275         0276         0277         0278         0279         0280           0272         0273         0274         0275         0274         0279         0279         0280           0288         0289         0290         0291         0292         0274         0278         0279         0280           0304         0305         0307         0308         0307         0310         0311         0312           0326         0377         0378         0324         0325         0327         0378         0349           0336         0357         0378         0340         0341         0342         0350           0358         0359         0350         0341         0342         0343         0344           0350         0374         0375         0374         0375         0374         0376           0400         0401         0402	A	0266 0282 0298 0314	0330 0346 0362 0378	0394 0410 0426 0442	0458 0474 0490 0506	0522 0538 0554 0570	0586 0602 0618 0634
0         1         2         3         4         5         6         7           0256         0257         0258         0259         0260         0261         0262         0263         0           0272         0273         0274         0275         0276         0277         0279         0           0288         0289         0290         0291         0292         0293         0294         0295         0           0304         0305         0306         0307         0308         0309         0311         0           0326         0327         0328         0329         0329         0370         0311         0           0336         0337         0338         0339         0340         0341         0342         0359           0340         0340         0340         0340         0341         0342         0343         0           0358         0359         0370         0371         0372         0373         0374         0375           0368         0369         0369         0370         0372         0373         0374         0375           0400         0417         0418         04435	6	0265 0281 02 <i>97</i> 0313	0329 0345 0361 0377	0393 0409 0425 0441	0457 0473 0489 0505	0521 0537 0553 0569	0585 0601 0617 0633
0         1         2         3         4         5         6           0256         0257         0258         0259         0260         0261         0262         0           0272         0273         0274         0275         0276         0277         0278         0           0288         0289         0290         0291         0292         0293         0294         0           0304         0305         0307         0308         0307         0310         0         0           0320         0321         0322         0324         0325         0329         0310         0           0334         0356         0337         0338         0339         0341         0342         0           0352         0353         0339         0337         0373         0374         0           0352         0353         0354         0357         0373         0374         0           0368         0369         0370         0371         0402         0406         0406           0416         0417         0418         0419         0420         0420         0420           0448         0449	60	0264 0280 0775 0312	0328 0344 0360 0376	0392 0408 0424 0440	0456 0472 0488 0504	0520 0536 0552 0558	0584 0600 0616 0632
0         1         2         3         4         5           0256         0257         0258         0259         0260         0261         0           0272         0273         0274         0275         0276         0277         0           0288         0289         0290         0291         0292         0293         0           0304         0305         0306         0307         0308         0339         0         0           0320         0321         0322         0324         0325         0324         0329         0	7	0263 0279 0295 0311	0327 0343 0359 0375	0391 0407 0423 0439	0455 0471 0487 0503	0519 0535 0551 0567	0583 0599 0615 0631
0         1         2         3         4           0256         0257         0258         0259         0260         0           0272         0273         0274         0275         0276         0         0           0288         0289         0290         0291         0292         0<	9	0262 0278 0294 0310	0326 0342 0358 0374	0390 0406 0422 0438	0454 0470 0486 0502	0518 0534 0550 0566	0582 0598 0614 0630
0         1         2         3           0256         0257         0258         0259         0           0272         0273         0274         0275         0           0288         0289         0290         0291         0           0304         0305         0306         0307         0           0336         0327         0328         0339         0           0352         0353         0370         0371         0           0368         0369         0370         0371         0           0384         0385         0386         0387         0           0409         0401         0402         0403         0           0448         0449         0450         0449         0           0448         0449         0450         0         0           0449         0450         0445         0         0           0449         0450         0449         0         0           0490         0490         0497         0         0           0540         0490         0497         0           0540         0540         0         0	S	0261 0277 0293 0309	0325 0341 0357 0373	0389 0405 0421 0437	0453 0469 0485 0501	0517 0533 0549 0565	0581 0597 0613 0629
0         1         2           0256         0257         0258         0           0272         0273         0274         0           0288         0289         0290         0           0304         0305         0306         0           0336         0337         0338         0           0352         0353         0354         0           0368         0369         0370         0           0368         0369         0370         0           0400         0401         0402         0           0416         0417         0418         0           0448         0449         0450         0           0449         0450         0         0           0440         0450         0460         0           0440         0450         0460         0           0440         0460         0         0           0440         0460         0         0           0440         0460         0         0           0440         0460         0         0           0450         0460         0         0	*	0260 0276 0292 0308	0324 0340 0356 0372	0388 0404 0420 0436	0452 0458 0484 0500	0516 0532 0548 0564	0580 05% 0612 0628
0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	3	0259 0275 0291 0307	0323 0339 0355 0371	0387 0403 0419 0435	0451 0467 0483 0499	0515 0531 0547 0563	0579 0595 0611 0627
0 0256 0 0272 0 0288 0 0304 0 0335 0 0352 0 0352 0 0406 0 0416 0 0416 0 0418 0 0418 0 0450 0 0550 0 0550 0 0550 0	2	0258 0274 0290 0306	0322 0338 0354 0370	0386 0402 0418 0434	0450 0466 0482 0493	0514 0530 0545 0562	0578 0594 0610 0625
6000 0000 0000 0000		0257 0273 0289 0305	0321 0337 0353 0369	0385 0401 0417 0433	0449 0465 0481 0497	0513 0529 0545 0545	0577 0593 0609 0625
	0	0256 0272 0288 0304	0320 0336 0352 0368	0384 0400 0416 0432	0448 0464 0480 0496	0512 0528 0544 0560	0576 0592 0608 0624
100 1100 120 130 130 130 140 170 170 170 170 170 170 170 170 170 17	<b>L</b>	30 22 23 23 23 24 24 24 24 24 24 24 24 24 24 24 24 24	140 150 160 170	180 190 1A0	150 150 150 150 150	200 210 220 230	240 250 260 270

<b>7</b> 07-11-11-11-11-11-11-11-11-11-11-11-11-11	-			·	
0655	0719	0783	0847	0511	0575
0671	0735	0799	0853	0527	0991
0687	0751	0815	0873	0543	1007
0703	0757	0831	0895	0559	1023
0654	0718	0782	0846	0910	0974
0670	0734	0798	0862	0925	0590
0686	0750	0814	0878	0942	1006
0702	0766	0830	0894	0958	1022
0653	0717	0781	0845	0909	0973
0669	0733	0797	0851	0925	0989
0685	0749	0813	0877	0941	1005
0701	0765	0829	0393	0957	1021
0652	0716	0780	0844	0924	0972
0668	0732	0796	0860	0924	0988
0684	0748	0812	0876	0940	1004
0700	0764	0828	0692	0956	1020
0651	0715	0779	0843	0907	0971
0667	0731	0795	0859	0923	0987
0683	0747	0811	0875	0939	1003
0699	0763	0827	0891	<b>0</b> 955	1019
0650	0714	0778	0842	0906	0970
0666	0730	0794	0858	0922	0986
0682	0746	0810	0874	0938	1002
0698	0762	0826	0870	0954	1018
064 <b>9</b>	0713	0777	0841	0905	0969
0665	0729	0793	0857	0921	0985
0681	0745	0809	0873	0937	1001
0697	0761	0825	0889	0953	1017
0648	0712	0776	0340	0904	0968
0664	0728	0792	0856	0920	0984
0680	0744	0808	0872	0936	1000
0690	0760	0824	0888	0952	1016
0647	0711	0775	0839	0903	0967
0663	0727	0791	0855	0919	0983
0679	0743	0807	0871	0935	0999
0695	0759	0823	0887	0951	1015
.0646	0710	0774	0838	0902	0956
0662	0726	0790	0854	0918	0982
0678	0742	0806	0870	0934	0998
0678	0758	0822	0886	0950	1014
0645	0709	0773	0837	0901	0981
0661	0725	0789	0853	0917	0981
0677	0741	0805	0869	0933	0997
0693	0757	0805	0885	0949	1013
0644	0708	0772	0836	0900	0964
0660	0724	0788	0852	0916	0980
0676	0740	0804	0868	0932	0996
0692	0756	0820	0884	094E	1012
0643	0707	0771	0835	0899	0963
0659	0723	0787	0851	0915	0979
0675	0739	0803	0867	0931	0995
0691	0755	0819	0863	0947	1011
0642 0658 0674 0690	07C5 0722 0738 0754	0770 0786 0786 0802 0818	0834 0850 0866 <b>0</b> 882	0898 0914 0930 0946	0962 0978 0994 1010
0641	0705	0769	0833	0897	0961
0657	0721	0785	0849	0913	0977
0673	0737	0801	0865	0929	0993
0689	0753	0817	0881	0945	1009
0640	0704	0768	0832	0896	0960
0656	0720	0734	0843	0912	097 <b>6</b>
0672	0736	0800	0864	0928	0992
0688	0752	0816	0880	0944	1008
280	2C0	300	340	380	3C0
290	2D0	310	350	390	3D0
2A0	2E0	320	360	3A0	3E0
2B0	2F0	330	370	380	3F0

HEXADECIMAL-DECIMAL INTEGER CONVERSION (continued)

η.	1039 1055 1071 1087	1103 1119 1135 1151 1167 1183 1199	1231 1247 1263 1279 1295 1311 1327 1343 1359 1359	1407
ñ	1038 1054 1070 1086	1102 1118 1134 1150 1166 1198 1214	1230 1246 1262 1278 1294 1310 1326 1358 1358	1408 1408
۵	1037 1053 1069 1085	1101 1117 1133 1149 1165 1181 1197	1229 1245 1261 1277 1293 1309 1325 1341 1357	1405
U	1036 1052 1068 1084	1100 1116 1132 1148 1164 1180 1196	1228 1244 1260 1276 1292 1308 1324 1356 1372	1404
æ	1035 1051 10 <i>67</i> 1083	1099 1115 1131 1147 1163 1179 1195	1227 1243 1259 1275 1291 1307 1323 1339 1355 1371	138/ 1403
∢	1034 1050 1066 1082	1098 1114 1130 1146 1162 1178 1194	1226 1242 1258 1254 1274 1290 1306 1306 1336 1336 1336	1402
6	1033 1049 1065 1081	1097 1113 1129 1145 1145 1161 1177 1193	1225 1241 1257 1273 1289 1305 1337 1353 1369	5 <u>5</u>
8	1032 1048 1064 1080	1096 11128 1128 1144 1160 1176 1192	1224 1240 1256 1272 1288 1304 1320 1352 1368	1400 400
7	1031 1047 1063 1079	1095 1111 1127 1143 1159 1175 1191	1223 1239 1255 1271 1287 1303 1319 1335 1351	1399
9	1030 1046 1062 1078	1094 1110 1126 1142 1158 1174 1190	1222 1238 1254 1270 1270 1302 1318 1330 1350 1350	1398
5	1029 1045 1061 1077	1093 1109 1125 1141 1157 1173 1189	1221 1237 1253 1269 1285 1301 1317 1333 1349	1381
4	1028 1044 1060 1076	1092 1108 1124 1140 1156 1172 1188	1220 1236 1252 1268 1268 1300 1316 1348 1348	13%
က	1027 1043 1059 1075	1091 1107 1123 1139 1155 1171 1187	1219 1235 1251 1267 1283 1299 1315 1331	1395
2	1026 1042 1058 1058	1090 1106 1122 1138 1154 1170 1186	1218 1234 1250 1266 1282 1298 1314 1330 1346	1378
_	1025 1041 1057 1073	1089 1105 11121 1137 1153 1169 1185	1217 1233 1249 1265 1281 1297 1313 1329 1345	1393
0	1024 1040 1056 1072	1088 1104 1120 1136 1152 1168 1184	1216 1232 1243 1264 1280 1280 1312 1344 1344	13/6
<del>Lagranda</del>	400 410 420 430	440 450 470 470 490 490	4C0 4D0 4D0 4E0 4F0 500 520 530 540 550	570

		700000000000000000000000000000000000000			
1423	1487	1551	1615	1679	1743
1439	1503	1567	1631	1695	1759
1455	1519	1583	1647	1711	1775
1471	1535	1599	1663	1727	1775
1422	1486	1550	1614	1678	1742
1438	1502	1566	1630	1694	1758
1454	1518	1582	1645	1710	1774
1470	1534	1593	1662	1725	1790
1421	1485	1549	1613	1677	1741
1437	1501	1565	1629	1693	1757
1453	1517	1581	1645	1709	1773
1469	1533	1597	1661	1725	1789
1420	1484	1548	1612	1675	1740
1436	1500	1564	1628	1692	1756
1452	1516	1580	1644	1708	1772
1468	1532	1596	1660	1724	1788
1419	1483	1547	1611	1675	1739
1435	1499	1563	1627	1691	1755
1451	1515	1579	1643	1707	1771
1467	1531	1595	1659	1723	1787
1418	1482	1546	1610	1674	1738
1434	1498	1562	1626	1690	1754
1450	1514	1578	1642	1706	1770
1456	1530	1578	1658	1722	1785
1417	1481	1545	1609	1673	1737
1433	1497	1561	1625	1687	1753
1449	1513	1577	1641	1705	1769
1465	1529	1593	1657	1721	1785
1416	1480	1544	1508	1672	1736
1432	1496	1560	1624	1688	1752
1448	1512	1576	1540	1704	1763
1464	1528	1592	1656	1720	1784
1415	1479	1543	1607	1671	1735
1431	1495	1559	1623	1687	1751
1447	1511	1575	1639	1703	1767
1463	1527	1575	1655	1719	1783
1414	1478	1542	1606	1670	1734
1430	1494	1558	1622	1686	1750
1446	1510	1574	1638	1702	1766
1462	1526	1574	1654	1718	1782
1413	1477	1541	1605	1669	1733
1429	1493	1557	1621	1685	1749
1445	1509	1573	1637	1701	1765
1461	1525	1589	1653	1717	1781
1412	1476	1540	1604	1668	1732
1428	1492	1556	1620	1684	1748
1444	1508	1572	1636	1700	1764
1460	1524	1588	1652	1716	1780
1411	1475	1539	1603	1667	1731
1427	1491	1555	1619	1683	1747
1443	1507	1571	1635	1699	1763
1459	1523	1587	1651	1715	1779
1410	1474	1538	1602	1666	1730
1426	1490	1554	1618	1582	1746
1442	1506	1570	1634	1698	1762
1458	1522	1586	1650	1714	1778
1409	1473	1537	1601	1665	1729
1425	1489	1553	1617	1681	1745
1441	1505	1569	1633	1697	1761
1457	1521	1585	1649	1713	1777
1408	1472	1536	1600	1664	1728
1424	1488	1552	1616	1680	1744
1440	1504	1568	1532	1695	1760
1456	1520	1584	1648	1712	1776
580	5C0	600	640	680	600
590	5D0	610	650	690	600
5A0	5E0	520	660	6A0	660
580	5F0	630	670	6B0	660

						-
Η̈	1807	1871	1935	1999	2063	2127
	1823	1387	1951	2015	2079	2143
	1339	1503	1957	2031	2095	2159
	1355	1319	1983	2047	2111	2175
w	1806	1870	1934	1998	2062	2126
	1822	1886	1950	2014	2078	2142
	1838	1902	1966	2030	2094	2158
	1854	1918	1982	2046	2110	2158
Q	1805	1889	1933	1997	2061	2125
	1821	1885	1949	2013	2077	2141
	1837	1901	1965	2029	2093	2157
	1853	1917	1981	2045	2109	2157
U	1804	1868	1932	1996	2060	2124
	1820	1884	1948	2012	2076	2140
	1836	1900	1964	2026	2092	2156
	1852	1916	1980	2044	2108	2172
ထ	1803	1867	1931	1995	2059	2123
	1819	1883	1947	2011	2075	2139
	1835	1899	1963	2027	2091	2155
	1851	1915	1979	2043	2107	2171
4	1802	1866	1930	1994	2058	2122
	1818	1882	1946	2010	2074	2138
	1834	1898	1962	2026	2090	2154
	1850	1914	1978	2042	2106	2170
٥	1801	1865	1929	1993	2057	2121
	1817	1881	1945	2009	2073	2137
	1833	1897	1961	2025	2089	2153
	1849	1913	1977	2041	2105	2153
œ	1800	1864	1928	1992	2056	2120
	1816	1880	1944	2008	2072	2136
	1832	1896	1960	2024	2088	2152
	1848	1912	1976	2040	2104	2152
7	1799	1863	1927	1991	205 <b>5</b>	2119
	1815	1879	1943	2007	207 <b>1</b>	2135
	1831	1895	1959	2023	2037	2151
	1847	1911	1975	2039	2103	2167
9	1798	1862	1926	1990	2054	2118
	1814	1878	1942	2006	2070	2134
	1830	1894	1958	2022	2086	2150
	1846	1910	1974	2038	2102	2166
S	1797 1813 1829 1845	1861 1877 1893 1909	1925 1941 1957 1973	1989 2005 2021 2037	2053 2069 2085 2085	2117 2133 2143 2143 2165
4	17%	1860	1924	1988	2052	2116
	1812	1876	1940	2004	2068	2132
	1828	1892	1956	2020	2064	2148
	1844	1908	1972	2036	2100	2164
ო	1795	1859	1923	1987	2051	2115
	1811	1875	1939	2003	2067	2131
	1827	1891	1955	2019	2083	2147
	1843	1907	1971	2035	2099	2163
2	1794	1858	1922	1986	2050	2114
	1810	1874	1938	2002	2066	2130
	1826	1890	1954	2018	2082	2146
	1842	1906	1970	2034	2098	2162
_	1793	1857	1921	1985	2049	2113
	1809	1873	1937	2001	2065	2129
	1825	1889	1953	2017	2081	2145
	1841	1905	1969	2033	2097	2161
0	1792	1856	1920	1984	2048	2112
	1808	1872	1936	2000	2064	2128
	1824	1888	1952	2016	2080	2144
	1840	1904	1968	2016	2096	2160
<u> </u>	790 720 730	740 750 760 770	780 790 7A0 780	7C0 7D0 7E0 7E0	800 810 820 830	840 850 860 870

2191 2207 2223 2239	2255 2271 2287 2287 2303	2319 2335 2351 2367	2393 2399 2415 2431	2447 2463 2479 2495	2511 2527 2543 2553
2190 2206 2222 2238	2254 2270 2235 2302	2318 2334 2350 2356	2332 2398 2414 2430	2446 2462 2478 2494	2510 2526 2542 2542 2558
2189	2253	2317	2381	2445	2509
2205	2269	2333	2397	2461	2525
2221	2285	2349	2413	2477	2541
2237	2301	2365	2429	2493	2557
2188	2252	2316	2380	2444	2508
2204	2268	2332	2396	2460	2524
2220	2284	2348	2412	2476	2540
2236	2300	2364	2428	2492	2556
2187	2251	2315	2379	2443	2507
2203	2267	2331	2395	2459	2523
2219	2283	2347	2411	2475	2539
2235	2283	2363	2427	2491	2555
2186 2202 2218 2218	2250 2266 2282 2282 2298	2314 2330 2346 2362	2378 2394 2410 2426	2442 2458 2474 2490	2506 2522 2538 2554
2185 2201 2217 2233	2249 2265 2281 2297	2313 2329 2345 2361	2377 2393 2409 2425	2441 2457 2473 2489	2505 2521 2537 2537 2553
2184	2248	2312	2376	2440	2504
2200	2264	2328	2392	2456	2520
2216	2280	2344	2408	2472	2535
2232	2280	2360	2424	2488	2552
2183	224 <b>7</b>	2311	2375	2439	2503
2199	2263	2327	2391	2455	2519
2215	2279	2343	2407	2471	2535
2231	2295	2359	2423	2487	2551
2182	2246	2310	2374	2438	2502
2198	2262	2326	2390	2454	2513
2214	2278	2342	2406	2470	2534
2230	2294	2358	2422	2486	2550
2181	2245	2309	2373	2437	2501
21 <i>5</i> 7	2261	2325	2389	2453	2517
2213	2277	2341	2405	2469	2533
2229	2293	2357	2421	2485	2549
2180 2196 2212 2228	2244 2260 2276 2275	2308 2324 2340 2356	2372 2383 2404 2420	2436 2452 2468 2484	2500 2516 2532 2532 2548
2179	2243	2307	2371	2435	2499
2195	2259	2323	2387	2451	2515
2211	2275	2339	2403	2467	2531
2227	2291	2355	2419	2483	2547
2178	22 <b>42</b>	2306	2370	2434	2498
2194	2258	2322	2386	2450	2514
2210	227 <b>4</b>	2338	2402	2466	2530
2226	2290	2354	2418	2482	2546
2177	2241	2305	2369	2433	2497
2193	2257	2321	2385	2449	2513
2209	2273	2337	2401	2465	2529
2225	2273	2353	2417	2481	2545
2176	2240	2304	2368	2432	2496
2192	2256	2320	2384	2448	2512
2208	2272	2336	2400	2464	2526
2224	2288	2352	2416	2480	2526
880	8C0	900	940	980	900
890	8D0	910	950	990	900
8A0	8E0	920	960	9A0	960
880	8F0	930	970	980	960

	2575 2591 2607 2623	2639 2655 2671 2687	2703 2719 2735 2735	767 783 799 815	2831 2847 2863 2879	2911 2927 2943
u	255	2222	(4 (4 (4 (4	(4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,	••••	
m	2574	2638	2702	2766	2830	2894
	2590	2654	2718	2782	2846	2910
	2606	2670	2734	2793	2862	2926
	2622	2686	2750	2793	2878	2942
۵	2573	2637	2701	2765	2829	2893
	2589	2653	2717	2781	2845	2909
	2605	2669	2733	2797	2861	2925
	2621	2685	2749	2813	2877	2941
U	2572	2636	2700	2764	2828	2892
	2588	2652	2716	2780	2844	2908
	2604	2668	2732	2796	2860	2924
	2620	2684	2748	2812	2876	2940
æ	2571	2635	2699	2763	2827	2891
	2587	2651	2715	2779	2843	2907
	2603	2667	2731	2795	2859	2923
	2619	2683	2747	2811	2875	2939
∢	2570	2634	2698	2762	2826	2890
	2586	2650	2714	2778	2842	2906
	2602	2666	2730	2794	2858	2922
	2618	2682	2746	2810	2874	2938
6	2569	2633	2697	2761	2825	2889
	2585	2649	2713	2777	2841	2905
	2601	2665	2729	2793	2857	2921
	2617	2681	2745	2809	2873	2937
80	2568	2632	26%	2760	2824	2888
	2584	2648	2712	2776	2840	2904
	2600	2664	2728	2792	2856	2920
	2616	2680	2744	2808	2872	2936
7	2567	2631	2695	2759	2823	2887
	2583	2647	2711	2775	2839	2903
	2599	2663	2727	2791	2855	2919
	2615	2679	2743	2807	2871	2935
9	2566 2582 2598 2598 2614	2630 2646 2662 2678	2694 2710 2726 2742	2758 2774 2790 2806	2822 2838 2854 2870	2886 2902 2918 2934
2	2565	2629	2693	2757	2821	2885
	2581	2645	2709	2773	2837	2901
	2597	2661	2725	2789	2853	2917
	2613	2677	2741	2805	2869	2933
4	2564	2628	2692	2756	2820	2884
	2580	2644	2708	2772	2836	2900
	2596	2660	2724	2788	2852	2916
	2612	2676	2740	2788	2868	2932
6	2563	2627	2691	2755	2819	2883
	2579	2643	2707	2771	2835	2899
	2595	2659	2723	2787	2851	2915
	2611	2675	2739	2803	2867	2931
2	2562	2626	2690	2754	2818	2882
	2578	2642	2706	2770	2834	2898
	2594	2658	2722	2786	2850	2914
	2610	2658	2738	2802	2866	2930
-	2561	2625	2689	2753	2817	2881
	2577	2641	2705	2769	2833	2897
	2593	2657	2721	2785	2849	2913
	2609	2653	2737	2801	2865	2929
0	2560	2624	2688	2752	2816	2880
	2576	2640	2704	2768	2832	2896
	2592	2656	2720	2784	2848	2912
	2608	2672	2736	2800	2848	2928
L <sub>pl-second</sub>	A00	A40	A80	ACO	800	840
	A10	A50	A90	ADO	810	850
	A20	A60	A80	AEO	820	860
	A30	A70	AB0	AFO	830	870

2959	3023	3087	3151	3215	3279
2975	3039	3103	3167	3231	3295
2991	3055	3119	3183	3247	3311
3007	3071	3135	3199	3263	3327
2958	3022	3086	3150	3214	3278
2974	3033	3102	3166	3230	3294
2990	3054	3118	3182	3246	3310
3006	3050	3134	3198	3262	3326
2957	3021	3085	3149	3213	3277
2973	3037	3101	3165	3229	3293
2989	3053	3117	3181	3245	3309
3005	3069	3133	3197	3261	3325
2956	3020	3084	3148	3212	3276
2972	3035	3100	3164	3228	3292
2988	3052	3116	3180	3244	3308
3004	3068	3132	3196	3260	3324
2955	3019	3083	3147	3211	3275
2971	3035	3099	3163	3227	3291
2987	3051	3115	3179	3243	3307
3003	3067	3131	3195	3259	3323
2954	3018	3082	3146	3210	3274
2970	3034	3098	3162	3226	3290
2986	3050	3114	3178	3242	3306
3002	3066	3130	3194	3258	3322
2953	3017	3081	3145	3209	3273
2969	3033	3097	3161	3225	3289
2985	3049	3113	3177	3241	3305
3001	3065	3129	3193	3257	3321
2952	3016	3080	3144	3208	3272
2968	3032	3096	3160	3224	3288
2984	3048	3112	3176	3240	3364
3000	3064	3128	3192	3256	3320
2951	3015	3079	3143	3207	3271
2967	3031	3095	3159	3223	3287
2983	3047	3111	3175	3239	3303
2999	3063	3127	3191	3255	3319
2950	3014	3078	3142	3206	3270
2966	3030	3094	3158	3222	3286
2982	3046	3110	3174	3238	3302
2998	3062	3126	3190	3238	3318
2949	3013	3077	3141	3205	3269
2965	3029	3093	3157	3221	3285
2981	3045	3109	3173	3237	3301
2997	3061	3125	3189	3253	3317
2948	3012	3076	3140	3204	3268
2964	3028	3092	3156	3220	3284
2980	3044	3108	3172	3236	3300
2996	3060	3124	3188	3252	3316
2947	3011	3075	3139	3203	3267
2963	3027	3091	3155	3219	3283
2979	3043	3107	3171	3235	3259
2995	3059	3123	3187	3251	3315
2946	3010	3074	3138	3202	3266
2962	3026	3090	3154	3218	3282
2978	3042	3106	3170	3234	3233
2994	3058	3122	3186	3250	3314
2945	3009	3073	3137	3201	3265
2961	3025	3089	3153	3217	3281
2977	3041	3105	3169	3233	3297
2993	3057	3121	3185	3249	3313
2944	3008	3072	3136	3200	3264
2960	3024	3088	3152	3216	3280
2976	3040	3104	3168	3232	3296
2992	3056	3120	3184	3248	3312
880 890 8A0 880	8C0 8D0 8E0 8F0	3228	C50 C50 C70	C C C C C C C C C C C C C C C C C C C	9996

						AND STREET COMPANY COMPANY
14.	3343	3423	3471	3535	3599	3663
	3359	3423	3487	3551	3615	3679
	3375	3439	3503	3567	2631	3695
	3391	3455	3519	3583	3647	3711
w	3342 3353 3374 3390	3426 3422 3433 3433 3454	3473 3436 3532 3538	3534 3550 3550 3565 3582	35.33 36.33 36.45 36.45	3662 3678 36%
۵	3341	3405	3469	3533	3597	3661
	3357	3421	3485	3549	3613	3677
	3373	3437	3501	3565	3629	3693
	3389	3453	3517	3581	3645	3709
U	3340	3404	3468	3532	35%	3660
	3356	3420	3484	3548	3612	3676
	3372	3436	3500	3564	3628	3692
	3388	3452	3516	3564	3644	3708
80	3339	3403	3467	3531	3595	3659
	3355	3419	3483	3547	3611	3675
	3371	3435	3499	3563	3627	3691
	3387	3451	3515	3579	3643	3707
∢	3338	3402	3466	3530	3594	3658
	3354	3418	3482	3546	3610	3674
	3370	3434	3498	3562	3626	3690
	3386	3450	3514	3578	3642	3706
٥	3337	3401	3465	3529	3593	3657
	3353	3417	3481	3545	3609	3673
	3369	3433	3497	3561	3625	3689
	3385	3449	3513	3577	3641	3705
œ	3336	3400	3464	3528	3592	3656
	3352	3416	3480	3544	3608	3672
	3368	3432	3496	3560	3624	3688
	3384	3448	3512	3576	3640	3704
7	3335	3399	3463	3527	3591	3655
	3351	3415	3479	3543	3607	3671
	3367	3431	3495	3559	3623	3687
	3383	3447	3511	3575	3639	3703
۰	3334	3398	3462	3526	3590	3654
	3350	3414	3478	3542	3606	3670
	3366	3430	3494	3558	3622	3686
	3382	3446	3510	3574	3638	3702
s	3333	3397	3461	3525	3589	3653
	3349	3413	3477	3541	3605	3669
	3365	3429	3493	3557	3621	3685
	3365	3445	3509	3573	3637	3701
*	3332	3396	3460	3524	3588	3652
	3348	3412	3476	3540	3604	3668
	3364	3428	3492	3556	3620	3684
	3380	3444	3508	3572	3636	3700
9	3331	3395	3459	3523	3587	3651
	3347	3411	3475	3539	3603	3667
	3363	3427	3491	3555	3619	3683
	3379	3443	3507	3555	3635	3699
2	3330	3394	3458	3522	3586	3650
	3346	3410	3474	3538	3602	3666
	3362	3426	3490	3554	3618	3682
	3362	3442	3506	3570	3634	3682
-	3329	3393	3457	3521	3535	3649
	3345	3409	3473	3537	3601	3665
	3361	3425	3489	3553	3617	3681
	3377	3441	3505	3569	3633	3697
0	3328	3392	3456	3520	3584	3648
	3344	3408	3472	3536	3600	3564
	3360	3424	3488	3552	3616	3680
	3376	3440	3504	3552	3632	3680
<b>\</b>	D00 D10 D20 D30	D40 D50 D60 D70	D80 D90 DA0	DC0 DE0 DE0	E00 E10 E20	E40 E50 E60 E70
	<u> </u>		NAME OF TAXABLE PARTY.			

3727	3791	3855	3919	3983	4047
3743	3807	3871	3935	3999	4063
3759	3823	3887	3951	4015	4079
3775	3839	3903	3967	4031	4095
37.25 37.42 37.58 37.58	37.90 3536 3522 3538	3854 3873 3922 3922	3978 3834 3850 3950	3982 3998 4014 4030	4004 4002 4003 4003 4003
3725	3789	3853	3917	3981	4045
3741	3805	3869	3933	3997	4061
3757	3821	3885	3949	4013	4077
3757	3837	3901	3965	4029	4093
3724	3788	3852	3916	3980	4044
3740	3804	3868	3932	3995	4060
3756	3820	3864	3948	4012	4076
3772	3836	3900	3964	4028	4092
3723	3787	3851	3915	3979	4043
3739	3803	3867	3931	3995	4059
3755	3819	3863	3947	4011	4075
3771	3835	3899	3963	4027	4091
3722	3785	3850	3914	3978	4042
3738	3802	3866	3930	3994	4058
3754	3818	3882	3946	4010	4074
3750	3834	3898	3952	4026	4090
3721 3737 3753 3753 3769	3785 3801 3817 3833	3849 3865 3881 3897	3913 3929 3945 3961	3977 3993 4009 4025	4041 4057 4073 4089
3720	3784	3848	3912	3976	4040
3736	3800	3864	3928	3992	4056
3752	3816	3880	3944	4008	4072
3758	3832	3896	3960	4024	4088
3719	3783	3847	3911	3975	4039
3735	3799	3863	3927	3991	4055
3751	3815	3879	3943	4007	4071
3767	3831	3895	3959	4023	4087
3718	3782	3846	3910	3974	4038
3734	3798	3862	3926	3990	4054
3750	3814	3878	3942	4006	4070
3766	3830	3894	3958	4022	4086
3717	3781	3845	3909	3973	4037
3733	3797	3861	2925	3989	4053
3749	3813	3877	3941	4005	4069
3765	3829	3893	3957	4021	4085
3716	3780	3844	3908	3972	4036
3732	3796	3860	3924	3988	4052
3748	3812	3876	3940	4004	4068
3764	3828	3892	3956	4020	4084
3715	3779	3843	3907	3971	4035
3731	3795	3859	3923	3987	4051
3747	3811	3875	3939	4003	4067
3763	3827	3891	3955	4019	4083
37!4	3778	3842	3906	3970	4034
3730	3794	3858	3922	3986	4050
3746	3810	3874	3938	4002	4066
3762	3826	3890	3954	4018	4082
3713	3777	3841	3905	3969	4033
3729	3793	3857	3921	3985	4049
3745	3809	3873	3937	4001	4065
3745	3825	3889	3953	4017	4081
3712	3776	3840	3904	3968	4032
3728	3792	3856	3920	3984	4048
3744	3808	3872	3935	4000	4064
3760	3824	3888	3952	4016	4080
E80 EA0 EB0	ECO EDO EEO EEO	F00 F10 F20 F30	F40 F50 F60 F70	F80 F90 FA0	50 50 60 60 60 60 60 60 60 60 60 60 60 60 60

# Appendix D Minimum Binary Scales

	CIMAI MBEI NGE			INARY SCALE		DECIMA NUMBI RANG	ER		IARY ALE
			000			0	900	608	+24
549	755	813	888	+39		8	388		+23
274	877	906	944 -	+38		4	194	304 -	+22
137	438	953	472 -	+37		2	097	152	+21
68	719	476	736 -			1	048	576	***********
34	359	738	368 -	+36			524	288	+20
17	179	869	184 -	+35			262	144	+19
				+34			131	072	+18
8	589	934	592 -	+33					+17
4	294	967	296 -	+32			65	536	+16
2	147	483	648 -	+31			32	768	+15
1	073	741	824 -	<del>,</del>			16	384	
	536	870	912	+30			8	192	+14
	268	435	456	+29			4	096	+13
				+28			2	048	+12
	134	217	728	+27					+11
	67	108	864	+26	•		1	024	+10
	33	554	432					512	+9
	16	777	216		<del>.</del>			256	

256.	Ì	Ì	İ	Ì	ł	I	_+8_
128.		l			1	1	+7
<b>64</b> .	]			١	1	]	+6_
<b>32</b> .							+5
16.					1		$\frac{-73}{+4}$
8.						1	+3
4.	1	l			1		+3
2.							$\frac{+2}{+1}$
1.					İ		$\frac{+1}{0}$
0.5	l						$\frac{0}{-1}$
0.25	l						$\frac{-1}{-2}$
0.125							$-\frac{-2}{-3}$
0.062	5						$\frac{-3}{-4}$
0.031	25					l	
0.015	625						-5
0.007	812	5					$ \begin{array}{r} -5 \\ -6 \\ -7 \end{array} $
0.003	906	25					$\frac{-7}{-8}$
0.001	953	125					$\frac{-6}{-9}$
0.000	976	562	5				10
0.000	488	281	25				$ \begin{array}{c c} -10 \\ -11 \\ -12 \\ -13 \end{array} $
0.000	244	140	625				<del>-11</del>
0.000	122	070	312	5		Ì	12
0.000	061	035	156	25			$\frac{-13}{-14}$
0.000	030	517	578	125			$\frac{-14}{-15}$
0.000	015	258	789	062	5		<u>-10</u>
0.000	007	629	394	531	25		$\frac{-16}{-17}$
0.000	003	814	697	265	625		
0.000	001	907	348	632	812	5	<u>-18</u>
0.000	000	953	674	316	406	25	$\frac{-19}{-20}$
0.000	000	476	837	158	203	125	$\frac{-20}{-21}$
0.000	000	238	418	579	101	562	$5 \frac{-21}{-22}$
0.000	000	119	209	289	550	781	$25^{-22}$

# Appendix E AND Instruction Set

ARITHMETIC & LOGIC GROUP			Capal
OPERATION NAME &	DESCRIPTION	MACHINE FORMAT (HEX)	(CYCLES)
ADD (A)	M  +  A →A&C	OB	,1
ADD WITH CARRY (ADC)	C  +  M  +  A →A & C	OA	<b></b>
ADD AND SKIP IF CARRY IS SET (ADSK)	$[M] + [A] \rightarrow A\&C$ If reculting $C = 1$ . skip one instruction in sequence.	60	<b>,,,,,</b>
ADD WITH CARRY	C  +  M  +  A →A&C	80	page 4
AND SKIP IF CARRY IS SET (ACSK)	If resulting $C=1$ , skip one instruction in sequence.	Θ9	
DECIMAL CORRECT 1 (DC)	66 <sub>16</sub> +  A →A Intermediate Carry→Q (C is not changed)	39	
DECIMAL CORRECT 2 (DCC)	DECIMAL CORRECT 2 (DCC)	6C. XX	

TIMING (CYCLES) FORMAT (HEX) MACHINE 00 OF OE 8 24 3 য় neither used nor changed. If the carry-out is a 1, the next ROM word is location to A. Intermediate Carry→Q. C is | A | is shifted 1 bit right, the LSB $\rightarrow$ C, original | C |  $\rightarrow$  MSB of A One's complement of  $|A| \rightarrow A$ DESCRIPTION Add the 8-bit byte obtained in the next instruction A | AND | M | →A |A|OR|M|→A LOGIC EXCLUSIVE OR (EOR) | |A|⊕ |M|→A skipped Ţ C Ç L COMPLEMENT (COMP) ACCUMULATOR RIGHT SHIFT (ARS) ADD IMMEDIATE AND SKIP ON CARRY OUT RESET CARRY FLIP FLOP (RC) LOGIC AND (AND) SET CARRY FLIP FLOP (SC) LOGICOR (OR) (MNEMONIC) **OPERATION** NAME &

ARITHMETIC & LOGIC GROUP (continued)

OPERATION NAME & (MNEMONIC)	DESCRIPTION	MACHINE FORMAT (HEX)	TIMING (CYCLES)
DATA ADDRESS MODIFICATION GROUP *LOAD B INDIRECT (LB) (Occupies only 1 ROM word) Struction we cant 8 bits significant destroyed.	ATION GROUP  The content of the word in location OCO— OCF (page 3. ROM-0) specified by the instruction will be loaded into the least significant 8 bits of the B Register. BU (the 4 most significant bits) will be set to 0. ISB  is destroyed.	4D-0D	<b>↑</b>
*LOAD B LONG (LBL) (Occupies 2 ROM words)	The second of the two ROM words will be loaded into the 8 least significant bits of the B Register. BU will be set to 0.	<b>90</b>	י וה
INCREMENT BL AND SKIP (INCB)	$ BL  + 1 \rightarrow BL$ If the new content of $BL = 0000$ , the next ROM word is ignored.	21	<u>.</u> . ÷
DECREMENT BL AND SKIP (DECB)	$ BL  = 1 \rightarrow BL$ If the new content of BL = 1111, the next ROM word will be ignored.	된	
LOAD BM AND BL WITH A (LBA)	$ A  \rightarrow BL \& BM$ The content of the currently addressed RAM location $\rightarrow A$	₹.	de' .
LOAD BM AND BL WITH X (LBX)	¦X¦→BL& BM	101	ن سند
EXCHANGE BL, BM. AND A (XBA)	{A ←→  BL, BM!	<u></u>	- a
EXCHANGE BL, BM, AND X (XBX)	BL, BM [←∤X :	82	<u>.</u>
SPECIAL ADDRESS (SAG)	The 8 most significan dress output are set t cle only, (The content	t bits of the RAM adoctor the next cyol B is not affected.	700

\*Only the first LB or LBL instruction encountered in a string of LB's or LBL's will be executed. The remaining will be ignored.

TIMING	(CYCLES)	<b>େ</b> ବ	6.1	61	<u></u>	<b>خت</b> شو	بشه	, which	
MACHINE	FORMAT (HEX)	38-3F	28-2F	1/2	61	118	1.A 06	6F	-
	DESCRIPTION [M]→A	[M]→A [A]→M	$ M  \rightarrow A$ $ A  \rightarrow M$ $ BL-1  \rightarrow BL \text{ Skip on } BL = 1111$	The 8-bit byte contained in the next instruction location→A	X →A	A →X	{A ↔ X}  SA ↔ SB  (AII 12 bits)	An 8-bit right shift of the SA Register occurs with the 8 least significant bits of SA replacing the content of A, The content of A replaces the most significant 8 bits of SA,	*In addition to the primary functions of these instructions, the BM portion of B Register is also modified by the result of an exclusive-OR of the least significant 3 bits of BM and 3 bits of the Instruction Immediate Field. Example: LD (35) is executed: the $ B $ prior to the execution is $OA3 (BM = A OR 1010)$ : upon execution of LD the modification of BM is $(010) \oplus (101) \rightarrow$ the least significant three bits of BM.
OPERATION NAME &	LOAD A* (LD)	EXCHANGE ** ACCUMULATOR AND MEMORY (EX)	EXCHANGE *** AND DECREMENT B (EXD)	LOAD ACCUMULATOR IMMEDIATE (LDI)	LOAD A FROM X (LAX)	LOAD X FROM A (LXA)	EXCHANGE X AND A (XAX) EXCHANGE SA AND SB (XS)	CYCLE SA AND A (CYS)	*In addition to the primary func Register is also modified by significant 3 bits of BM and Example: LD (35) is executed: 9 or 1010): upon execution of LD least significant three bits of BM


\*\*Same as LD and EX with respect to BM modification, except that B is further modified by decrementing BL by t.

CONTROL TRANSFER GROUP	<b>Q.</b>	,	
OPERATION NAME & (MNEMONIC)	DESCRIPTION	MACHINE FORMAT (HEX)	CYCLES)
TRANSFER CONTROL (TT)	Control is transferred to a ROM word on the current page. The least significant 6 bits of P are replaced by the 6-bit Immediate Field.	80 – BF	
TRANSFER AND MARK (TM)	The address of the next ROM word is saved in SA.  SA  → SB. Control is transferred to one of the subroutine entry addresses (ROM-0. pages 4 through 7). TM occupies only 1 ROM word, with the entry address information coming from page 3 of ROM-0.	DO-FF	ଧ
TRANSFER LONG (TL)	Control is transferred to any ROM word on any page. The first byte causes bits 9−12 of P to be modified. The second byte→bits 1−8 of P.	50—5F	64
RETURN (RTN)	Executes a return from a subroutine by causing  SA →P. Also  SA ↔ SB .	05	-
RETURN AND SKIP (RTSK)	Same as RTN. but skips the first ROM word after subroutine return.	07	uman (
SKIP ON CARRY FLIP-FLOP (SKC)	Skips the next ROM word if $C = 1$ .	15	-

ਉ
ā
₹
Ξ
Ξ
8
۳
ጛ
≾
$\mathbf{z}$
Æ
S GROUP
œ
щ
늤
쏰
5
RANSFER
۳
٠.
≍
×
CONTRO
5
ਨ
ក

OPERATION NAME & (MNEMONIC)	DESCRIPTION	MACHINE FORMAT (HEX)	TIMING (CYCLES)
SKIP ON A = 0 (SKZ)	Skips the next ROM word if $A = 0$ .	31	-
SKIP IF BL = INSTRUCTION IMMEDIATE FIELD (SKBI)	Skips the next ROM word if BL $=$ bits 1–4 of the instruction.	40—4F	<b>u</b> man
INPUT-OUTPUT GROUP OUTPUT LONG (OL) (2 ROM words)	The first ROM word causes the CPU to set 10 Enable. The second ROM word is received by the IOC and decoded for address and command. The content of A is placed on the Data Bus.	21-XX	જો
INPUT LONG (IL.) (2 ROM words)	IL functions similarly to OL with the exception that the information held on the Data Bus replaces the content of the Accumulator.	25-XX	62
DISCRETE INPUT (DIA)	Data in the 4-bit Discrete Input Register is transferred to the least significant 4 bits of A. The most significant 4 bits are unaffected.	27	
DISCRETE OUTPUT (DOA)	The least significant 4 bits of  A  are transferred to the Discrete Output Register.  A  is unchanged.	<b>a</b>	-

# Appendix F RAM Work Sheet



# Index

í		

## Index

A		arithmetic	28
Accumulator	18	-coded decimals (BCD)	46
Adder		complements	30
parallel	61	integers	27
serial	58	left shift subroutine (BLS)	112
Addition		multiplication	32
BCD	47	precision of	36
fixed-point	69	right subroutine (ARS)	113
Address, pointers	88	Bit designation subroutine (DBS)	110
Algebra, Boolean	54	Boolean algebra	54
ALU	18	_	
Arithmetic		C	
binary	28	Carry register	18
fixed-point	67	Characteristic	125
Assemulator	144	Check sum	155
Assembler		Chip	100
definition	163	-based operating system (CBOS)	145
entering data	102	definition (OBOS)	230
entering instructions	102	Clock	200
error checking	106	AMP	22
explanation	102	decode, definition and use	21
relative addressing	103	decode register	17
symbolic addressing	103	Complements	
		binary	30
В		of sets	53
BCD		Complementary MOS	240
addition	47	Complementation	29
binary-coded decimals	46	Compiler	
conversions	50	definition	164
subtraction	49	FORTRAN	164
Binary		MPL	173
adders	58	PL/M	179

Condition code	182	Fixed-point	
Conditional transfer	87	addition	69
Convention	0.	addition subroutine (FBA)	122
fixed-point arithmetic	67	addition subroutine (FXA)	116
floating-point arithmetic	126	arithmetic	67
Conversions		arithmetic conventions	67
BCD	50	division	70
familiar number system	41	multiplicatio <b>n</b>	70
foreign number system	41	precision	73
Hartmann	43	scaling rule	69
number	40	subtraction	70
radical point	41	subtraction subroutine (FBS)	
Converting	44	subtraction subroutine (FXS)	120
fractions	44	Floating-point arithmetic, addition	128
integers	42	arithmetic, addition	126
Counters	225	arithmetic, description	125
gray-code	224	arithmetic explanation	127
non-binary	227	arithmetic, multiplication	132
polynomial shift	224	arithmetic, subtraction	128
CPU	17	Flow charts	77
CFO	11	Foreign number system	41
D		FORTRAN	
_		arithmetic statements	166
Data	16	definition	165
address registers	148	derivation	164
format standards Devices	140	descriptive statements	165
enhancement-type P	231	dimension statement	171
PMOS, NMOS	229	DO statements	170
N-channel	231	FORMAT statement	172
Diagnostics	140	GO TO statement	169
Diagrams, Veitch	57	input/output data forms	171
Digit bits	149	read and write statements	173
Direct memory access	223	transfer statements	169
Discrete input/output register	19	Fractions, conversion of	44
Disks	162	0	
Display drive	157	G	
Division, fixed-point	70	Gray-code counters	225
Drivers	19	General register exchange (GX)	114
		Group	90
E		arithmetic	90 97
Emulator	144	control transfer data address modification	95
Even parity	154	data transfer	92
Exclusive OR	53	input/output	101
Exponentiation	71	logic	90
		10810	
F		н	
Fabrication of PMOS	233	Hartmann conversion	43
Familiar number system	41	Hexadecimal system	39
Field	400	Hollerith cards	150
comment	139		
label	138	Ĭ	
op code	138 139	Initialization routine (ST)	107
operand	139	Input/output controller	23
operator	190	mpac, output controller	

Instructions		Motorola	
arithmetic and logic	15	M6800, definition	182
control transfer	15	M6800 Microprocessor	182
data transfer	15	MPL	
decode register	19	arithmetic and	
input/output	15	logic expressions	176
multiplication, division	16	arithmetic statement	178
set	89	arrays	176
shift	16	comments	174
stacking	16	constant data	175
binary	27	control statements	174
conversion of	42	data formats	174
Intel		declare statement	178
8080, definition	194	definition	173
8080, input/output port	203	main procedures	178
8080, instructions 8080 instruction set	198 198	operators of primaries origin statement	177 177
8080, internal registers	195	primary expressions	176
8080 microprocessor	193	procedure statements	174
8080, random-access memory		specification statements	174
8080, read-only memories	199	statement labels	174
Interpreter, definition	163	subroutine procedures	178
Interrupt	222	variable data	175
Intersection, of sets	53	MPU	
IOC enable signal	19	accumulators A and B	188
		accumulator addressing	187
K		arithmetic and logic unit	188
Keyboard interface	155	asynchronous communication	ıs
neyboard interface	100	interface adapter	193
L		buffers	188
	100	condition code register	188
Loaders	136	direct addressing	187
Logic	52	extended addressing	187
explanation of integrated injection	241	functional elements	186
MOS	65	immediate addressing	187
Loops	80	implied addressing	186
Loops	00	index register	188
M		indexed addressing	187
Magnetic tape	160	peripheral interface adapter	189 187
Mantissa	125	program counter RAM	188
Maxterm	57	relative addressing	187
Memory addressing	84	ROM	189
Microprocessor		stack pointer	188
assembler host	137	Multiplication	-00
configuration	17	defining conditions	32
definition	13	fixed-point	70
description	13	-	
general instructions	15	N	
history of	9	N-channel device	231
logic	52	Non-binary counters	224
Rams	21	Non-integral	
ROMs	19	power-of-two scaling	0.10
Minterm	57	addition and subtraction	219
MOS	040	power-of-two scaling, division	220
complementary	240 65	power-of-two scaling,	217
logic	OĐ	explanation	411

power-of two scaling,		Return address subroutine (PSHP	) <b>)</b>
microprocessor example	218	rectain addiess subtoutine (1 5111	121
power-of-two scaling,	210	Rockwell	144
multiplication	220	PPS-8, arithmetic/logic	210
Null set	52	PPS-8, clock decode	211
Number conversions	40	PPS-8, direct memory	
		access controller	214
0		PPS-8, drivers and receivers	211
Octal system	37	PPS-8, instruction decode	208
Odd parity	154	PPS-8 instruction set	204
Overflow	73	PPS-8, L register	210
710111011		PPS-8 Microprocessor,	
P		definition	203
	87	PPS-8 Microprocessor,	
Paging Parallel adder	61	description	203
Parity check	151	PPS-8, P Register	208
Photoresist, definition	229	PPS-8, parallel data controller	
PL/M	240	ppg a 1	213
definition	179	PPS-8, random-access memor	
derivation	179	DDC 0 was dawles we seem	211
PMOS	210	PPS-8, read-only memory	211
fabrication of enhancement	233	PPS-8, S register	210 211
NMOS devices	229	PPS-8, serial data controller	210
Pool		PPS-8, W Register PPS-8, X Register	210
command	223	PPS-8, Y Register	210
literal	223	PPS-8, Z Register	210
routine entry	223	ROMs	19
Pooled data	223	addressing	86
Polynomial counters	227	Root extraction	71
Power-on detector	19	Routine, initialization (ST)	107
Precision, binary system	36	, , , , , , , , , , , , , , , , , , , ,	
Processor control	182	S	
Program registers	16	Save registers	18
Programming	50	Serial adder	58
coding	76	Set, instruction	89
flow charting	76	Shift counters	224
requirements	76	Silox, definition	234
0		Simulator	142
Q		definition	164
<b>Q</b> register	19	Skip on carry subroutine (SKCZ)	111
		Sorting program (SORT)	118
R		Stacks, push-down/pop-up	221
Radical point	41	Standards, data format	148
RAM	21	Subroutine	
addressing	86	binary lift shift (BLS)	112
Register		binary right (ARS)	113
carry	18	BIT designation (DBS)	110
clock decode	17	fixed-point addition (FXA)	116
discrete input and output	19	fixed-point addition (FBA)	122
general exchange (GX)	114	fixed-point subtraction (FBS)	123
instruction decode	19 17	fixed-point subtraction (FXS) return address (PSHP)	120
program and data address	18	skip on carry (SKCZ)	111
Q save	18	word shift (WRS)	109
X	18	ZERO RAM (ZORM)	108
	~~		

Subtraction		V	
BCD	49	Veitch diagrams	57
fixed-point	70	* CIUCIA GLOSS GILLO	
hexadecimal	39		
octal	37	W	
time-shared	143	Word shift subroutine (WRS)	109
T			
Text-editor	142	X	
Time-shared systems	143	X-Register	18
U			
Underflow	73	2	
Union, of sets	52	Zero RAM subroutine (ZORM)	108
Universal set	52	Zone bits	149

M. W. Warner and M. C. Communication and Management

	OKS-JUS	

DUNNIN MEM BROKS-JUST LABRIZHEDI	
Practical Solid-State DC Power Supplies, 196 p., 151 il.	\$6.95
Optoelectronics Guidebook-with tested projects. 198 p.	\$5.95
Master Transistor Substitution Handbook. 504 p.	\$7.95
How To Make Your Own Built-In Furniture. 336 p. 758 il.	\$5.95
Transistor Ignition Systems 252 p., 162 il.	\$5.95
TV Lighting Handbook, 228 p., 261 il.	\$12.95
Building Model Ships From Scratch, 378 p., 84 il.	\$7.95
How To Make News & Influence People, 140 p.	\$3.95
Homeowner's Handy "Do-It" Manual, 280 p., 84 il.	\$7.95
How to Repair Home Kitchen Appliances, 294 p., 205 il	\$5.95
Fun With Electronics, 140 p., 88 il.	\$3.95
How to Hear & Speak CB in a Short-Short. 172 p. 85 if.	\$3.50
The Complete Handbook of Model Railroading, 350 p., 238 il	\$6.95
Talk-Back TV: Two-Way Cable Television, 238 p., 64 il.	\$5.95
Understanding/Use Modern Signal Generators, 294 p.	\$6.95
Numbers: Shortcuts & Pastimes, 336 p., 80 ii.	\$6.95
106 Easy Electronic Projs Beyond Transistors. 224 p.	\$5.95
Using Modern Electronic Serv. Test Eqpt. 252 p., 177 ii	\$5.95
Mathematics Unraveled—New Commonsense Approach	\$6.95
Master Tube Substitution Handbook. 322 p., 548 il.	\$4.95
Modern Guide to Digital Logic, 294 p. 222 il.	\$6 95
VHF/UHF Fire, Police, Ham Scanners Man. 250 p., 114 il.	\$6.95
OP AMP Circuit Design & Applications 280 p. 239 il	\$6.95
Master Handbook of Digital Logic Applications 392 p. 287 if	\$7 95
CET License Handbook 2nd ed. 448 p., 381 il.	\$8 95
The Electronic Musical Instrument Manual. 210 p. 385 il.	\$6 95
Microprocessor Microprograming Handbook. 294 p. 176 il	\$6 95
Sourcebook of Electronic Organ Circuits, 168 p., 101 if.	\$4 95
Build Your Own Working Robot 238 p., 83 il	\$5 95
CBer's Handybook of Simple Hobby Projects 168 p 114 il	\$3.95
Fire & Theft Security Systems 2nd ed 192 p. 114 il	\$5 95
How to Repair Home Laundry Appliances 280 p. 137 il	\$5 95
Piloting Navigation With the Pocket Calculator 392 p. 233 il.	\$8.95
HOBBY ELECTRONICS	EN FOR
How to Read Electronic Circuit Diagrams 192 n 140 il	\$4 95

now to nead electronic circuit Diagrams, 192 p., 140 it.	54.9
21 Simple Transistar Radios You Can Build 140 p. 122 il	\$3.9
Basic Electricity & Beginning Electronics 252 p. 191 il	\$5 9
Radio Control for Models 350 p. 417 il	\$6.9
MOSFET Circuits Guidebook, 196 p., 104 il	\$4 9
Practical Circuit Design for the Experimenter 196 p. 119 il	S4 9
111 Digital & Linear IC Projects 210 p. 275 il	\$5.9
Radio Astronomy for the Amateur, 252 p. 96 il.	\$5.9
Build-It Book of Mini Test Measurement Instr. 238 p., 151 il.	\$4.9
RF & Digital Test Equipment You Can Build. 252 p., 217 il	\$5.9
Miniature Projects For Electronic Hobbyists 168 p., 77 il	\$3.9
Practical Triac SCR Projects For The Exp. 192 p. 146 il	\$4.9
Integrated Circuits Guidebook, 196 p., 119 il	\$5.9
Solid-State Circuits Guidebook, 252 p., 227 il.	\$5.95
Electronics For Shutterbugs, 204 p., 109 il	\$5.9
Practical Test Instruments You Can Build, 204 p. 157 il	\$4 9
How to Build Solid-State Audia Circuits 320 p. 190 il	\$5 9
Radio-Electronics Hobby Projects 192 p 214 il	\$4 9
Handbook of IC Circuit Projects 224 p., 136 il.	\$4.9
Solid-State Projects for the Experimenter 224 p. 228 il	\$4.9
Electronic Experimenter's Guidebook, 182 p. 86 il	
	\$4.9
125 One-Transistor Projects. 192 p., 125 il.	\$4.9
104 Easy Projects for Electronic Gadgeteers, 160 p., 105 il	\$4.9
64 Hobby Projects for Home & Car 192 p . 159 if.	\$4.9
AUDIO, HI-FI & ELECTRONIC MUSIC	

Electronic inusic Circuit Guinebook, 224 p., 100 ii	30
Questions & Answers About Tape Recording, 264 p., 102 il.	\$5
Handbook of Multichannel Recording, 322 p., 196 il.	\$7
Auto Stereo Service & Installation, 252 p., 245 il.	\$5
Servicing Cassette & Cartridge Tape Players. 294 p., 196 il.	\$6
Electronic Music Production, 156 p., 79 il.	\$3.
Experimenting With Electronic Music. 180 p., 103 il.	\$4
Cassette Tape Recorders, How Work Care Repair, 204 p.	54
Activistic Techniques for Home & Studio. 224 p., 168 il	\$5
Pictorial Guide to Tape Recorder Repairs, 256 p., 320 il.	\$4
How to Repair Musical Instrument Amplifiers 288 p . 50 il	\$5
Japanese Radio, Record, Tape Player Srvcg, Manual, 228 p.	\$6
Servicing Electronic Organs. 196 p., 158 il.	\$7
Tape Recording for Fun & Profit 224 p., over 200 il.	\$5
ALL ME ONE COLOR & RESERVE ACCUPATION ACCUPATION ACCURATION ASSESSED.	

# 2 □ Vol. 1 □ Vol. 2 □ Vol. 3 □ Vol. 4 □ Vol. 5 □ Sea Modular Rec'r. Vol. 1 \$6.95 □ Vol. 2 \$4.95 □ Syl. Vol. 2 □ Toshiba □ Zenith Vol. 1 ∪ Vol. 2 □ Vol. 3 □ Vol. TV: Adm \$7.95 □ GE \$7.95 □ Jap. \$6.95 □ Mag. \$4. \$4.95 □ Philoo \$4.95 □ RCA \$7.95 □ Syl. \$4.95 □ Zen

## UD-IT-YOURSELF, AUTOMOTIVE & APPLIANCES

Homeowner's Guide to Saving Energy 196 p. 183 if	\$5	9
Customizing Your Van. 192 p. 150 il	\$3	9
The Woodworker's Bible, 434 p., 1151 il.	\$5	Q
Motorcycle Repair Handbook 392 p. 260 il	\$6	
The Complete Handbook of Locks & Locksmithing 392 g	\$6	
Step-By-Step Guide: Carburetor Tuneup Overhaul 224 p		
Step by Step Guide Carboretor Tuneup Overnaut 224 p.	-54	
Homeowner's Guide To Solar Heating & Cooling, 196 p.	- 54	
Do-II-Yourselfer's Guide Home Planning Constr 238 p	54	
Step-By-Step Guide to Brake Servicing 238 p . 248 il	\$4	9
Step-By-Step Guide, Chrysler Eng. Maint, Rpr. 256 p., 195 il.	\$5	9
Subcontract Your House: Bldg Remodelg 196 p. 63 il	54	9
Auto Electronics Simplified, 256 p., 202 il	\$5	9
The Complete Auto Electric Handbook 210 p 139 il	\$5	9
Concrete & Masonry, 392 p., 213 il.	\$5	Q
Home Appliance Clinic: Controls, Timers, Wiring Rpr. 195 p	\$4	
Practical Home Constr. Carpentry Hdbk. 448 p. 180 il	25	
How to Repair Diesel Engines 308 p 237 il	\$5	
Central Heating & Air Cond. Repair Guide. 320 p. 285 il	36	
Small Appliance Repair Guide Vol. 2 210 p. 119 il	\$4	
Electrical Wiring Lighting For Home Office. 204 p. 155 il.	\$4	
How to Repair Small Gasoline Engines, 2nd Edit. 392 p.	\$6.	
How to Repair Home Auto Air Cond 208 p. over 100 il	S4.	9
CR COMMUNICATIONS A HAM BADIO		

CB Schemalic Sveing, Manuals each 200 p. 25,95. □ Vol.1 Kris Browning, Hy-gain, Penney's, □ Vol. 2 Teaberry, Unimetrics, Pearce Simpson, Siltronix, □ Vol.3 E.F. Johnson, SBE-Linear, Sonar, Royce, □ Vol. 4 Pace Fanon Courier

Sonar, Royce. □ Vol. 4 Pace Fanon Courter
2nd Class FCC Encyclopedia 602 p. 445 ii
The Complete Shortwave Listener's Hd0k 288 p. 101 ii
CB Radio Operator's Guide—2nd ed 256 p. 139 ii
Prictorial Guide to CB Radio Install Repair 256 p. 304 ii
Practical CB Radio Troubleshooting & Repair 238 p. 110;
Practical CB Radio Troubleshooting & Repair 238 p. 110;
Mataru FM Conversion & Construction Projs 256 p. 18;
Broadcast Annor' 3rd Class FCC Study Guide 168 p. 19;
How To Be A Ham—Including Latest FCC Rules 192 p. 2
Commercial FCC License Handbook 344 p. 150;
HT 24 Handbook 320 p. 230;
HT 24 Handbook 320 p. 230;
HT 24 Handbook 320 p. 230;
HT 34 Handbook 320 p. 230;
MATTY Handbook 320 p. 230;
MATTY Handbook 320 p. 250;
MATTY HANDBOOK 320;
MATTY

Color TV Trouble Facible Problems/Solutions 3rd ed. 434 p.	\$5.95
Solid-State Color TV Photo Symptom Guide 224 p . 169 il.	\$5.95
Beginner's Guide to TV Repair, 176 p., 50 il	\$4.95
Troubleshooting With the Dual-Trace Scope, 224 p., 252 il.	\$5.95
TV Troubleshooter's Handbook-3rd ed. 448 p. over 300 il	\$4.95
Color TV Case Histories Illustrated. 238 p., 219 il.	\$5.95
TV Schematics: Read Between the Lines. 252 p., 188 ii.	
14 Schematics, nead between the Lines, 252 p., 188 ii.	\$5.95
Logical Color TV Troubleshooting, 240 p., 151 il.	\$5.95
TV Banch Servicing Techniques. 228p., 177 il.	\$4.95
Modern Radio Repair Techniques, 260 p., 36 il.	\$4.95
How to Interpret TV Waveforms, 256 p., 250 il.	\$4.95
All-In-One TV Alignment Handbook, 384 p., 145 il.	\$5.95
TV Tuner Schematic/Servicing Manual, 224 p., 287 il	\$6.95
199 Color TV Troubles & Solutions, 224 p., 178 il	\$4.95
How to Use Color TV Test Instruments, 256 p., 230 il	\$5.95
Home-Call TV Repair Guide: 144 p., 20 il	\$3.95
Pinpoint TV Troubles in 10 Minutes, 327 p., 394 il.	\$5.95
ELECTRONICS TECHNOLOGY/COMPLITERS/CALCIII ATORS	

ELECTRONICS TECHNOLOGY/COMPUTERS/CALCULATORS	
Modern Electronics Math. 686 p., 424 il	\$9.95
Master Hdbk of 1001 Prac. Electronic Circ. 602 p., 1250 il.	\$9.95
Impedance, 196 p., 90 il.	\$5 95
Intro to Medical Electronics -2nd ed. 320 p., 126 il	\$7.95
Computer Programming Handbook, 518 p., 114 il.	\$8.95
Computer Technician's Handbook, 480 p., over 400 if	\$8.95
Microelectronics, 266 p., 228 il.	\$5.95
Basic Digital Electronics 210 p., 117 il.	\$4.95
Switching Regulators & Power Supplies 252 p. 128 il	\$6.95
Advanced Applications for Pocket Calculators, 304 p., 275 il.	\$5 95
Tower's International Transistor Selector 140 p. (7 - 10 )	\$4 95
Electronic Conversions, Symbols & Formulas, 224 p., 252 il.	\$4.95
Effective Troubleshooting With EVM & Scope, 238 a., 185 il.	\$5.95
Getting the Most Out of Electronic Calculators, 204 p. 28 il	\$4.95
Aviation Electronics Handbook, 406 p., 227 il.	\$8.95
How to Test Almost Everything Electronic 160 p 144 il	\$2.95
Digital Logic Electronics Handbook, 308 p. 226 il	\$6.95
Modern Applications of Linear IC's, 276 p., 301 il	\$9.95
10-Minute Test Techniques For PC Servicing, 216 p. 114 il	\$4.95
Electr. Unraveled New Commonsense Approach 228 p.	\$4.95
How To Tshoot Repair Electroni Test Egot, 252 g., 143 ii	\$6 95
Understanding & Using the Oscilloscope. 272 p.: 143 il.	
Industrial Electronics: Principles & Prostice #16 - 200 it	\$5.95
Industrial Electronics: Principles & Practice, 416 p., 380 if Dictionary of Electronics, 420 p., 487 if.	\$8.95
oreinmary or electronics, 420 p., 487 (I.	\$4.95