# **PC-2 Assembly Language**

### A series of articles by Bruce Elliot

Reproduced from the TRS-80 Microcomputer News magazine, 1983.

## PC-2 Assembly Language


Article by Bruce Elliott

This is the first in a series of articles which will describe the MPU (microprocessor unit) used in the Radio Shack PC-2 pocket computer. It is our intention to include specific information about the 8-bit CMOS microprocessor, the machine code used by the microprocessor, as well as information about the PC-2 memory map and certain ROM calls which are available. Please realize that much of what we are talking about refers to the overall capabilities of the MPU and does not imply that all of these things can be done with a PC-2. Some known precautions when working with the PC-2 include:

- Po—This signal is not supplied to an external output pin on the PC-2.
- TI—The Timer Interrupt service routine is not available on the PC-2. If a Timer Interrupt occurs, an RTI is immediately executed.
- NMI—The Non-Maskable Interrupt is not available to the programmer on the PC-2.
- The MPU signals BRQ and BAK are not supplied to the external output pins.
- Though ME0 is available as an output from the MPU, DME0 (from one of the support chips) performs a similar function and should be used.

Please understand that the information provided in these articles is the only information which is available. We will try to clarify any ambiguities which occur in the articles, but can not reply to questions outside the scope of these articles. Further, published copies of *TRS-80 Microcomputer News* are the only source of this information, and we will not be maintaining back-issues.

#### **BLOCK DIAGRAM**




#### **OUTLINE OF THE 8-BIT CMOS MPU**

The 8-bit MPU chip (LH5801) uses CMOS static technol-

ogy. This gives the MPU the low power dissipation inherent to CMOS technology. The MPU incorporates the LCD backplane signal generator, input port, external latch clock and the timer.

The MPU features:

- 16 bit address bus
- 8 bit data bus
- 8 bit input port
- DMA and multiprocessor capabilities
- · Contains a WAIT function for memory access control
- LCD backplane control
- Clock frequency of 2.6 MHz.
  - a. Internal machine cycle of 1.3MHz.
  - b. Minimum instruction execution time of 1.3 microseconds.
- In the PC-2, the MPU performs the following functions: • Key input routine
- Acknowledges remaining program lines
- Interprets program execution statements
- Interprets cassette control statements
- Interprets printer control statements
- Interprets command statements
- Display processing routine
- Arithmetic routines
- Print routine
- Instructs I/O chip to perform serial communications, sound buzzer, and control counter/timer




8 Bit CMOS MPU Block Diegram

#### MPU SIGNALS

ΦD—Output disable signal, when this signal is active, the data bus is in the output mode.

- ΦOS—This clock signal is in phase with the internal basic clock and is supplied to the outside system. 2MHz of the clock frequency is supplied when a 4MHz crystal is being used between XL0 and XL1. Since PC-2 uses a 2.6MHz chip, the clock frequency is 1.3MHz.
- AD0-AD15---Address bus. The address bus is tri-state and goes into the high impedance state when a Bus Request, BRO, is issued.



MPU Internal Registers and Flip-flops

- BAK—The BAK output is synchronized with the internal clock. When BAK goes high, the Address Bus, Data Bus, ME0, ME1, R/W, and ΦD all turn to the high impedance state. Not used in PC-2.
- .3FO, BFI—BFO is an output of the BF flip-flop and BFI is an input to the BF flip-flop. The BF flip-flop is normally used for the memory backup system. In the PC-2, BFI is connected to the (BREAK) key, and goes "high" when the (BREAK) key is depressed. BFO, in the PC-2, is connected to the Chip Select Circuit and the Expansion Port.
- BRQ—Bus Request. The MPU responds to the BRQ by turning BAK (Bus Acknowledge) high. Not used in PC-2. Tied to GND.
- D0-D7—Bidirectional data bus through which data is written to or read from external memory.
- DISP—A flip-flop which is used to control the on and off action of the L.C.D. Instructions are provided to set and reset this flip-flop.
- GND-Ground
- H0-H7-These are the LCD backplane signals.
- HA—Output of the MPU internal driver. Divider output of 625 Hz in the PC-2. Used by the display chips.
- HIN—LCD backplane signal and an input to the counter that generates H0-H7. This is connected to HA in the PC-2.
- IN0-IN7—This is the input port which the MPU uses to bring 8-bit data into the internal accumulator. Internal pull-up resistance is present. In the PC-2, the input port is connected to the keyboard.
- ME0, ME1—The Memory Enable signals used by the MPU to directly access a maximum of 128K bytes in external memory. In the PC-2, ME0 is connected to the chip select circuit and to the ME1 input of the I/O chip. In the PC-2, ME1 is connected to the ME0 input of the I/O chip and the expansion port.
- MI-The Maskable Interrupt Input signal. The MPU will respond to this interrupt request when the Interrupt Enable flag (IE) is on. Interrupt

processing will begin at the address indicated by FFF8 and FFF9. In the PC-2 this is connected to the INT output of the I/O Chip.

NMI—The Non-Maskable Interrupt Input. The MPU will respond unconditionally, and interrupt processing will begin at the address indicated by the contents of FFFC and FFFD. Not used in the PC-2, tied to GND.

OPF—Operation Code Fetch. Allows the MPU to fetch an operation (instruction) code. OPF appears when an instruction code is fetched, during address data and immediate data operations, and when the second byte of a two step instruction is being fetched. Not used in the PC-2.

- PΦ—Éxternal latch clock. The contents of the accumulator is transferred on the data bus when this clock is in the high state, and can be used as an output port when an external latch IC is present. Not used in the PC-2.
- PU, PV—These are MPU internal flip-flops. Set and reset instructions are provided for both PU and PV. In the PC-2, both PU and PV are connected to the expansion port. PU is one of the enable signals for the printer ROM.
- R/W-Memory Read/Write Signal
- RESET MPU reset input which causes the MPU to reset when a high signal is received. Program execution begins at the memory address pointed to by the contents of FFFE (low order) and FFFF (high order.) Execution begins at the indicated address when the RESET input changes from a high to a low state. On the PC-2 this is connected to the All Reset Switch.
- VA—Power Supply to the LCD. High voltage for segment signals, 1.2—2.2 volts.
- VB—Power Supply to the LCD. Low voltage for segment signals. .2—1.2 volts.
- Vcc-+4.7 volts
- VDIS-Power Supply to the LCD. +3.7 volts.
- Vgg-+4.7 volts
- VM—Power Supply to the LCD. An intermediate voltage used for the common and segment signals. .8—1.6 volts.
- WAIT—When the MPU receives a high signal at the WAIT input, the MPU internal clock is halted to stop microprogram execution inside the MPU. WA is an internal flip-flop which accepts the WAIT input at the falling edge of the clock oOS and stops the MPU clock when it is in a high state. Connected to the WAIT output of the I/O chip in the PC-2. This informs the CPU when memory or an I/O device is not ready.
- XL0, XL1—Crystal connection pins. PC-2 uses a 2.6MHz crystal which operates the MPU at a 1.3MHz clock frequency. XL0—Input, XL1— Output

#### **MPU DESIGNATIONS**

A : "A" represents the 8-bit register (accumulator) used for retention of arithmetical results or for data transfer with external (non-MPU) memory. DISP: LCD display on/off control

- P: "P" represents the 16-bit register (program counter) that indicates the next address that follows the currently executing instruction, and is automatically incremented by one when the next instruction is fetched. The maximum 64K bytes addressed by ME0 is addressable by P and constitutes the program area.
- PH: High order 8 bits of the program counter
- PL: Low order 8 bits of the program counter
- PU: General purpose flip-flop
- PV: General purpose flip-flop
- R : represents any one of the X, Y, or U 16-bit registers. These registers can also be used as data pointers. When X, Y, or U are used as data pointers, it becomes possible to issue Memory Enable signals, ME0 and ME1, independently. A maximum of 128K bytes of memory area is available to X, Y, and U (a maximum of 64K bytes in the memory area accessed by ME0 and another 64K bytes in the memory area accessed by ME1.)
- RH: represents any one of the high order XH, YH, or UH 8-bit registers.
- RL: represents any one of the low order XL, YL, or UL 8-bit registers.
- S: "S" represents the 16-bit register (stack pointer) that indicates the next available stack address for the push-down or pop-up stack in memory. The maximum 64K bytes addressed by ME0 is available as the stack area.
- SH: High order 8 bits of the stack pointer
- SL: Low order 8 bits of the stack pointer
- T : "T" represents the 5-bit register (status register or flags) designed to hold status information such as: carry (C), borrow (H), zero (Z), overflow (V), and interrupt enable (IE). The flags (C, H, Z, V), other than the interrupt enable, can be tested by the conditional branch or conditional subroutine jump instructions.
- TM: "TM" is the 9-bit polynomial counter (timer counter.)
- U : 16-bit register
- UH: High order 8 bits of register U


- UL: Low order 8 bits of register U
- X 16-bit register
- XH: High order 8 bits of register X.
- XL: Low order 8 bits of register X.
- Y : 16-bit register
- YH: High order 8 bits of register Y
- YL: Low order 8 bits of register Y

#### **OPERATIONAL SYMBOLS**


- → : Signal or data flow
- ← : Signal or data flow
- : Logical AND
- v : Logical OR
- ⊕ : Exclusive OR
- + : Arithmetic addition
- Arithmetic subtraction

#### MEMORY AND ADDRESS REPRESENTATION

Since the Memory Enable signals, ME0 and ME1, are output from the MPU, the PC-2 microprocessor can directly access any area within 128K bytes. ME0 takes care of one 64K byte memory area and ME1 another 64K byte memory area. However, ME0 is dedicated to program or data areas and ME1 to data area only.



Memory Area accessible by MPU




- (R): The contents of the ME0 accessible memory that can be specified by the register R.
- #(R): The contents of the ME1 accessible memory that can be specified by the register R.
- (ab): "a" is a number that represents the high order 8 bits of the address and "b" low order 8 bits of the address. Together, they indicate the contents of the memory that can be represented by the 16 combined bits of a and b (ME0 accessible).
- #(ab): Same as the above, except that it can be accessed by ME1.
- ab: used in defining the conditional jumps and subroutine calls to designate the two hex digits which comprise a single byte immediate value "i".

#### STATUS FLAGS

The status flags, C, V, H, Z, and IE are contained in the 5-bit status register. The contents of C, V, H, and Z may change upon completion of an arithmetic instruction.

Assume that the added results of each bit of the 9-bit full adder are as follows:

 $\Sigma7$ ,  $\Sigma6$ ,  $\Sigma5$ ,  $\Sigma4$ ,  $\Sigma3$ ,  $\Sigma2$ ,  $\Sigma1$ ,  $\Sigma0$ , with carry of C7, C6, C5, C4, C3, C2, C1, C0. The input conditions for each of flags shall be as described below:



- Carry flag C—The carry flag C is either set or reset depending on the presence of a carry in C7 (8th bit).
- (2) Half carry flag H—The half carry flag H is either set or reset depending on the presence of a carry in C3.
- (3) Zero flag Z—The zero flag Z is dependent on the arithmetic results; it will be set when the result is zero, otherwise, it will be reset.
- (4) Overflow flag V— The overflow flag V is set when the arithmetic results of one byte is in overflow, provided that the 8th bit is used for a sign with rest of the 7 bits for used for numeric representation.


#### **I/O PORT CHIP**

Contains:

- two 8 bit bi-directional ports, labeled PA and PB. Each bit in these two ports can be programmed as either an input or an output. The CPU can access PA or PB as one location in memory. PA is used for the keyboard strobe and PB is used for cassette, counter/timer, and as an interrupt input.
- one 8 bit output port labeled PC. PC can be accessed as one location in memory and is used for counter/timer control and to sound the buzzer.
- Two interrupt request inputs, used with (BREAK) and IRQ inputs from the expansion port.
- · one interrupt request output connected to the CPU.
- CPU WAIT control output. Outputs two memory enable signals, DME0 and DME1, which are used with memories that have slow access times.
- Controls serial communications. The two wait input lines, W0 and W1, are used in serial communications.

#### LCD DISPLAY CHIPS

Four display chips used for displaying information on the LCD, and as memory space for fixed memories E\$ - 2\$ Display chips 1 and 3 are used for the LCD display, indicators, and fixed memories E\$ - 0\$ Display chips 2 and 4 are used for the LCD display and for fixed memories P\$ - 2\$.



#### OTHER PARTS OF THE PC-2 SYSTEM

- Chip Select Decoder Circuit
- 16K System ROM
- 1K System RAM (two 5514 RAM chips). This RAM is used for fixed memories A\$ - D\$, fixed memories A - Z, stack space, the 80 character input buffer, and is used by FOR-NEXT statements.
- 2K User RAM (one 6116 RAM chip). This RAM is used for fixed memories A27 or A\$27 and above as well as being used for Reserve, Program and Variable memory
- Buzzer circuit
- Counter/Timer circuit
- Module port
- Expansion port
- Keyboard

79EB 79EF 79F0 1 79F1 79F2 1 Memory Map: Printer Text/Graphic mode 0000 - 3FFF Module ROM - 16K 
 79F2
 Printer ROTATE value

 79F3
 Printer pen color

 79F4
 Printer CSIZE

 7A00
 7A07 Numeric Data Buffer or String pointer

 7B10
 -7B4F

 7B01
 -7B4F

 7B10
 -7B4F

 7B69
 -7B67

 7B69
 -7B4F

 7B69
 -7B4F

 7B69
 -7B4F

 7B69
 -7B4F

 7B79
 -7B84

 7B85
 -7B86

 7B85
 -7B86

 7B84
 -7B86

 7B85
 -7B86

 7B85
 -7B86

 7B84
 -7B86

 7B84
 -7B86

 7B85
 -7B86

 7B84
 -7B88

 7B84
 -7B88

 7B84
 -7B88

 7B84
 -7B88

 7B84
 -7B88

 7B84
 -7B88

 7B84
 -7B88
 < Printer ROTATE value 4000 - 47FF User RAM - 2K 4000 - 4007 Reserve Memory pointers 4008 - 4021 Meau 1 4000 - 4007 Reserve Memory pointers 4008 4021 Menu 1 4022 - 4038 Menu 2 4036 - 4055 Menu 3 4056 - 4063 Function Key Definitions 4064 0 to mark end of function key definitions 4065 - 47FF Program (Variable) Memory 4800 - 6FFF Module RAM 7000 - 75FF Duplicate of 7600 - 78FF 7600 - 766F Display Chip 1 & 3 7600 - 766J LCD Display Sections 1 & 3 764F Indicator Bit 0 Busy Bit 1 Swit Bit 2 Japanese Bit 3 Small Bit 4 III Bit 6 I Bit 7 Def 764F Indicator  $\begin{array}{c} \begin{array}{c} \label{eq:second} \\ \hline \end{tabular} \\ \hline \end{tabular}$ Bit Indicator Bit 0 De Indicator Bit 0 De Bit 1 G Bit 2 - Rad Bit 3 Bit 4 - Reserve Bit 5 - Pro Bit 5 - Run Bit 7 - Es 764F Sections 2 & 4 77E0 - 77EF YS
77E0 - 77EF ZS
7800 - 7BFF System Memory - 1K
7800 - 7BFF System Memory - 192 Bytes
7863 - RAM top. - Ligh order 8 bits
7864 - RAM bottom - High order 8 bits
7865 - 7866 Bradoning of BASIC program
7867 - 7868 End of RASIC program
7869 - 786A Head address of a BASIC program
7869 - 786A Head address of a BASIC program
7869 - 786A Head address of a BASIC program
7869 - 786A Head address of a BASIC program
7869 - 786A Head address of a BASIC program
7869 - 786A Head address of a BASIC program
7869 - 786A Head address of a BASIC program
7869 - 786A Head address of a BASIC program
7869 - 786A Head address of a BASIC program
7869 - 786A Head address of a BASIC program
7869 - 786A Head address of a BASIC program
7879 Cassette parameter FrF
7880 - LCD Cursor Position
7873 Cassette parameter FrF
7880 - LCD dustav parameter FrF
7893 Strat of variable storage area
7894 - Strag Buffer Ponter 7894 - 10H
7894 - 20H F CS
7800 - 7810F BS
7800 - 7810F BS
7800 - 7807 A
7900 - 7907 A
7910 - 7917 C
7910 - 7917 C  $x + y \rightarrow x$   $i/OP \ Flag 2$   $x - y \rightarrow x$   $x / y \rightarrow x$ SOR  $x \rightarrow x$   $1 N X \rightarrow X$   $LOG X \rightarrow X$   $EXP X \rightarrow X$ F01A F084 F0E9 F161 F165 F1CB F1D4 F391 F39E F392 F492 F496 F49A F531 F564 F597 F59D F5BE 790F H 7917 C 791F D 7927 E 7927 F 7937 G 793F H F890 7910 7910 7918 7920 7928 FF00 - FFF6 Vectors for jumps and calls FFF8 - FFF9 Start Address for MI routine FFFA - FFFB Start Address for the Internal Timer FFFC - FFFD Start Address for the NMI routine 7930 7938 7940 FFFE - FFFF Start address for the RESET routine 7947 1 - 7947 I - 794F J - 7957 K - 7957 L - 7967 M - 7967 N - 7977 O - 7977 P - 7987 O - 7985 R - 7985 R - 7985 R 7948 7950 7958 7960 7968 7970 7978 7980 2988 LA THE ANT ALCOUNT OF ALL AND A THE ALL AND A No. Statustisti State State State 7997 S 799F T 7990 7908 
 regin
 <th o w c m c v v v c o v n n o s i i i i 79D0 -79E4 79E6 79E7 79E9 Printer HCURSOR value - 79F8 Printer pen up/dowo Printer line type 79EA

Ð

### PC-2 Assembly Language–Part 2

Article by Bruce Elliott

This is the second in a series of articles which will describe the MPU (microprocessor unit) used in the Radio Shack PC-2 pocket computer. It is our intention to include specific information about the 8-bit CMOS microprocessor, the machine code used by the microprocessor, as well as information about the PC-2 memory map and certain ROM calls which are available. Please realize that much of what we are talking about refers to the overall capabilities of the MPU, and does not imply that all of these things can be done with a PC-2.

The information provided in these articles is the only information which is available. We will try to clarify any ambiguities which occur in the articles, but can not reply to questions outside the scope of these articles. Further, published copies of *TRS-80 Microcomputer News* are the only source of this information, and we will not be maintaining back issues.

#### **Instruction Set**

#### LOGICAL OPERATIONS

ADC— The contents of the internal register (RL or RH), or the contents of external memory [(R), #(R), (ab), or #(ab)] is added into the accumulator including the carry C. The result is stored in the accumulator. Flags C, H, Z, and V may change after the execution of this instruction.

L.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
ADC XL	A + XL + C - A	02	1	6
ADC YL	A + YL + C → A	12	1	6
ADC UL	A + UL + C - A	22	1	6
ADC XH	A + XH + C → A	82	1	6
ADC YH	A + YH + C - A	92	1	6
ADC UH	A + UH + C - A	A2	1	6
ADC (X)	A + (X) + C → A	03	1	7
ADC (Y)	A + (Y) + C - A	13	1	7
ADC (U)	$A + (U) + C \rightarrow A$	23	1	7
ADC (ab)	$A + (ab) + C \rightarrow A$	A3 a b	3	13
ADC #(X)	A + #(X) + C - A	FD 03	2	11
ADC #(Y)	$A + #(Y) + C \rightarrow A$	FD 13	2	11
ADC #(U)	A + #(U) + C - A	FD 23	2	11
ADC #(ab)	A + #(ab) + C → A	FD A3 a b	4	17

ADI—Performs immediate addition to the accumulator or to external memory [(R), #(R), (ab), or #(ab)]. Changes may take place in C, H, Z, or V. The carry flag C will be included in the immediate addition to the accumulator.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle	
ADI A.I	$A + i + C \rightarrow A$	<b>B3</b> i	2	7	
ADI (X),i	$(X) + i \rightarrow (X)$	4F i	2	13	
ADI (Y),i	$(Y) + i \rightarrow (Y)$	5F i	2	13	
ADI (U),i	$(U) + + \rightarrow (U)$	6F i	2	13	
ADI (ab),i	$(ab) + \rightarrow (ab)$	EFabi	4	19	
ADI #(X),i	$\#(X) + \cdots = \#(X)$	FD 4F i	3	17	
ADI #(Y).i	$\#(Y) + i \rightarrow \#(Y)$	FD 5F i	3	17	

ADI #(U).i	#(U) + i → #(U)	FD 6F i 3	17
ADI #(ab),i	#(ab) + i → #(ab)	FD EF a b i 5	23

ADR—The content of the accumulator is added into the register R in 16 bits. Change may take place in C, H, Z, or V.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
ADR X	$XL + A \rightarrow XL$	FD CA	2	11
ADR Y	YL + A - YL	FD DA	2	11
ADR U	UL + A - UL	FD EA	2	11
Comment—R	H+1 - RH if C7 = 1 (no ch	ange in CVHZ)		

AND—The content of the accumulator is logically ANDed with the content of external memory [(R), #(R), (ab), or #(ab)] and the result is stored in the accumulator. Change may take place in the Z flag only.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle	
AND (X)	$A \wedge (X) \rightarrow A$	09	1	7	
AND (Y)	$A^{(Y)} - A$	19	1	7	
AND (U)	A ^ (U) - A	29	1	7	
AND (ab)	A ^ (ab) - A	A9 a b	3	13	
AND #(X)	A ^ #(X) - A	FD 09	2	11	
AND #(Y)	A ^ #(Y) → A	FD 19	2	11	
AND #(U)	A ^ #(U) → A	FD 29	2	11	
AND #(ab)	A ^ #(ab) - A	FD A9 a b	4	17	

Comment-^ represents the AND operation

ANI—Logical AND of the accumulator and an immediate value, or of external memory [(R), #(R), (ab), or #(ab)] and an immediate value with the results stored in the accumulator or external memory as indicated. Change may take place in the Z flag only.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
ANI A,i	A ^ i - A	B9 i	2	7
ANI (X),i	(X) ^ i - (X)	49 i	2	13
ANI (Y),i	$(Y) \land i \rightarrow (Y)$	59 i	2	13
ANI (U),i	(U) ^ i → (U)	69 i	2	13
ANI (ab),i	(ab) ^ i - (ab)	E9 a b i	4	19
ANL#(X),i	#(X) ^ i → #(X)	FD 49 i	3	17
ANI #(Y) i	$\#(Y) \land i \rightarrow \#(Y)$	FD 59 i	3	17
ANI #(U),i	#(U) ^ i → #(U)	FD 69 i	3	17
ANI #(ab),i	#(ab) ^ + #(ab)	FD E9 a bi	5	23

**DCA**— The content of external memory [(R) or #(R)] including the carry C is added to the accumulator in the binarycoded-decimal (BCD) system and the result is stored in the accumulator. Change may take place in C, H, Z, or V.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
DCA (X)	$\begin{array}{l} A \ + \ (X) \ + \ C \ - \ A \\ A \ + \ (Y) \ + \ C \ - \ A \\ A \ + \ (U) \ + \ C \ - \ A \\ A \ + \ (X) \ + \ C \ - \ A \end{array}$	8C	1	15
DCA (Y)		9C	1	15
DCA (U)		AC	1	15
DCA #(X)		FD 8C	2	19

DCA #(Y)	A + #(Y) + C → A	FD 9C	2	10
	$\neg \neg \neg \neg \neg \neg \neg \neg \neg$	10.30	2	19
DCA #(U)	A + #(U) + C → A	FD AC	2	19

DCS—The content of the external memory [(R) or #(R)], including the carry C is subtracted from the content of the accumulator in the BCD system, and the result is stored in the accumulator. Change may take place in C, H, Z, or V.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
DCS (X)	$A - (X) - \overline{C} \rightarrow A$	0C	1	13
DCS (Y)	A – (Y) – C – A	1C	1	13
DCS (U)	$A - (U) - \overline{C} \rightarrow A$	2C	1	13
DCS #(X)	A – #(X) – C → A	FD 0C	2	17
DCS #(Y)	$A - \#(Y) - \overline{C} - A$	FD 1C	2	17
DCS #(U)	A – #(U) – C → A	FD 2C	2	17
DCS #(Y)	A - #(Y) - C → A	FD 1C	2	17

**DEC**—Decrements the accumulator or the register (RL, RH, or R). Change may take place in C, V, H, and Z for the decrement of the accumulator, or the register, RL or RH. But no change takes place in flags when the 16bit R is decremented.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle	
DEC A	$A-1 \rightarrow A$	DF	1	5	
DEC XL	XL−1 → XL	42	1	5	
DEC YL	YL−1 → YL	52	1	5	
DEC UL	UL-1-UL	62	1	5	
DEC XH	XH-1 - XH	FD 42	2	9	
DEC YH	YH-1 - YH	FD 52	2	9	
DEC UH	UH-1 - UH	FD 62	2	9	
DEC X	X – 1 🛶 X	46	1	5	
DEC Y	$Y - 1 \rightarrow Y$	56	1	5	
DEC U	U-1 → U	66	1	5	

**EAI**—The accumulator is EXCLUSIVE ORed with an immediate value and the result is stored in the accumulator. Change may take place in the Z flag only.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
EALi	A ⊕ i → A	BD i	2	7

 $\textbf{Comment-} \oplus \ \text{-represents the XOR operation}$ 

**EOR**—Logical EXCLUSIVE OR (XOR) of the accumulator with external memory [(R), #(R), (ab), or #(ab)] is performed and the result is stored in the accumulator. Change may take place in the Z flag.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
EOR (X)	A ⊕ (X) → A	0D	1	7
EOR (Y)	A ⊕ (Y) → A	1D	1	7
EOR (U)	A ⊕ (U) - A	2D	1	7
EOR (ab)	A ⊕ (ab) → A	ADab	3	13
EOR #(X)	A ⊕ #(X) - A	FD 0D	2	11
EOR #(Y)	A ⊙ #(Y) → A	FD 1D	2	11
EOR #(U)	A ⊕ #(U) → A	FD 2D	2	11
EOR #(ab)	A ⊕ #(ab)→A	FD AD a b	4	17

INC—Increments the accumulator or the register (RL, RH, or R). Change may take place in C, V, H, and Z for an increment of the accumulator, or the registers, RL or RH. But no change takes place in flags when the 16-bit register R is incremented.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle	
INC A	A + 1 → A	DD	1	5	
INC XL	$XL + 1 \rightarrow XL$	40	1	5	
INC YL	YL + 1 → YL	50	1	5	
INC UL	UL + 1 → UL	60	1	5	
INC XH	XH + 1 - XH	FD 40	2	9	
INC YH	YH + 1 → YH	FD 50	2	9	
INC UH	UH + 1 UH	FD 60	2	9	

INC X	X + 1 → X	44	1	5
INC Y	Y + 1 - Y	54	1	5
INC U	$U + 1 \rightarrow U$	64	1	5

**ORA**—The accumulator is logically ORed with external memory [(R), #(R), or (ab)] and the result is stored in the accumulator. Change may take place in the Z flag only.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
ORA (X)	A v (X) - A	0B	1	7
ORA (Y)	A v (Y) - A	1B	1	7
ORA (U)	$A \vee (U) \rightarrow A$	2B	1	7
ORA (ab)	A v (ab) → A	ABab	3	13
ORA #(X)	A v #(X) - A	FD 0B	2	11
ORA #(Y)	A v #(Y) - A	FD 1B	2	11
ORA #(U)	A v #(U) → A	FD 2B	2	11
ORA #(ab)	A v #(ab) - A	FD AB a b	4	17

Comment-v - represents the OR operation

•

**ORI**—Logical OR of the accumulator or external memory [(R), #(R), (ab), or #(ab)] with an immediate value. The result is stored in the accumulator or the external memory as indicated. Change may take place in the Z flag only.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
ORI A,i	Avi→A	BB i	2	7
ORI (X),i	(X) v i - (X)	4B i	2	13
ORI (Y),i	$(\dot{\mathbf{Y}}) \mathbf{v} \mathbf{i} \rightarrow (\dot{\mathbf{Y}})$	5B i	2	13
ORI (U),i	(U) v i - (U)	6B i	2	13
ORI (ab),i	(ab) v i - (ab)	EBabi	4	19
ORI #(X) i	#(X) ∨ i #(X)	FD 4B i	3	17
ORI #(Y),i	#(Y) v i → #(Y)	FD 5B i	3	17
ORI #(U),i	#(U) v i → #(U)	FD 6B i	3	17
ORI #(ab),i	#(ab) v i #(ab)	FD EB a b i	5	23

**SBC**—The content of the internal register [RL or RH] or external memory [(R), #(R),(ab), or #(ab)] including the carry C is subtracted from the accumulator and the result is stored in the accumulator. Change may take place in C, H, Z, or V.

This operation can be expressed in the following manner: The complement of the contents in the internal register, RL or RH, or external memory, (R). #(R), (ab), or #(ab) is first obtained. Then the complement is added into the accumulator including the carry C, and the result is stored in the accumulator. Change may take place in C, H, Z, or V.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle	
SBC XL	A-XL-C-A	00	1	6	
SBC YL	A-YL-C-A	10	1	6	
SBC UL	A-UL-C-A	20	1	6	
SBC XH	A – XH – C → A	80	1	6	
SBC YH	A – YH – C → A	90	1	6	
SBC UH	A-UH-C-A	AO	1	6	
SBC (X)	A – (X) – Č – A	01	1	7	
SBC (Y)	$A - (Y) - \overline{C} - A$	11	1	7	
SBC (U)	A – (U) – C – A	21	1	7	
SBC (ab)	A – (ab) – C – A	Alab	3	13	
SBC #(X)	A – #(X) – C – A	FD 01	2	11	
SBC #(Y)	$A - #(Y) - \overline{C} - A$	FD 11	2	11	
SBC #(U)	$A - #(U) - \overline{C} - A$	FD 21	2	11	
SBC #(ab)	A – #(ab) – C – A	FD A1 a b	4	17	
			<u> </u>		

**SBI**—The immediate value including the carry C is subtracted from the accumulator and the result is stored in the accumulator. Change may take place in C, H, Z, or V.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
SBI A,i	A-i-C-A	B1 i	2	7

#### COMPARISONS, BIT TESTS

BII— The accumulator or external memory [(R), #(R), (ab), or #(ab)] is logically ANDed with an immediate value. The result of the test is in the Z flag. Change may take place in the Z flag only.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle	
BILA,i	A^i - Z	BF i	2	7	
BII (X),i	(X) ^ i → Z	4D i	2	10	
BII (Y),i	$(Y) \wedge i - Z$	5D i	2	10	
BII (U),i	(Ú) ^ i → Z	6D i	2	10	
Bil (ab),i	(ab) ^ i Z	EDabi	4	16	
BIL#(X),i	#(X) ^ i → Z	FD 4D i	3	14	
BII #(Y),i	#(Y) ^ i → Z	FD 5D i	3	14	
BII #(U),i	#(Ú) ^ i → Z	FD 6D i	3	14	
Bll #(ab),i	#(ab) ^ i Z	FD ED a b i	5	20	
	- represents the AND opera	tion			

**BIT**—The accumulator is logically ANDed with external memory [(R), #(R), (ab), or #(ab)]. The result is in Z. Change may take place in the Z flag only.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
BIT (X)	A ^ (X) - Z	OF	1	7
BITIM	$A \land (Y) \rightarrow Z$	1F	1	7
BIT (Ú)	A ^ (U) - Z	2F	1	7
BIT (ab)	A ^ (ab) - Z	AFab	.3	13
BIT #(X)	A ^ #(X) → Z	FD 0F	2	11
BIT #(Y)	A ^ #(Y) Z	FD 1F	2	11
BIT #(U)	A ^ #(U) Z	FD 2F	2	11
BIT #(ab)	A ^ #(ab) - Z	FD AF a b	4	17

CPA—Compares the contents of the accumulator with that of the register, RL or RH, or external memory, (R), #(R), (ab), or #(ab). Change may take place in C, V, H, or Z.

Mnemonic	Symbolic	Opera	tion		Op-Code	Byte	Cycle
CPA XL	A-XL				06	1	6
CPA YL	A-YL				16	1	6
CPA UL	A-UL				26	1	6
CPA XH	A–XH				86	1	6
CPA YH	A-YH				96	1	6
CPA UH	A-UH				A6	1	6
CPA (X)	A – (X)				07	1	7
CPA (Y)	$A - (\dot{M})$				17	1	7
CPA (U)	A – (Ú)				27	1	7
CPA (ab)	A – (ab)				A7 a b	3	13
CPA #(X)	A – #(X)				FD 07	2	11
CPA #(Y)	A – #(Y)				FD 17	2	11
CPA #(U)	A – #(U)				FD 27	2	11
CPA #(ab)	A – #(ab)				FD A7 a b	4	17
Comment-		С	Z	V	н		
	А)ор	1	0	•	*		
	A=op	1	1	٠	•		
	A(op	0	0	٠	•		

 $<sup>{\</sup>sf V}$  and  ${\sf H}$  may change depending upon the arithmetic result of the compare.

**CPI**—The content of the accumulator or the register RL or RH, is compared with the immediate value, i. Change may take place in C, V, H or Z.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
CPI A,I	A-i	87 i	2	7
CPI XL,I	XL-i	4E i	2	7

-							
CPI YL,i	YL-i			5	Ei	2	7
CPI UL,i	UL-i			6	Ei	2	7
CPI XH,i	XH – i			4	Ci	2	7
CPI YH,i	YH-i			5	Ci	2	7
CPI UH,i	UH-i			6	Ci	2	7
Comment-	– If	С	Z	v	н		
	(op) ) i	1	0	•	•		
	(op) = i	1	1	•	•		
	(op) ( i	0	0	•	•		
Vandilana	w obosos des	andina			-	الاقم فارتمم	~ ~

 ${\bf V}$  and  ${\bf H}$  may change depending upon the arithmetic result of the compare.

#### LOADS, STORES

ATT — The content of the accumulator is transferred to the T register. All flags are subject to change depending on the content of A.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
	A – T - Status Register	FD EC	2	9

LDA—The content of the register, RL or RH, or external memory [(R), #(R), (ab), or #(ab)] is loaded into the accumulator. When the content loaded is "00", it sets the flag Z. No change is made with respect to other flags.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
LDA XL	XL - A	04	1	5
LDA YL	YL - A	14	1	5
LDA UL	UL - A	24	1	5
LDA XH	XH — A	84	1	5
LDA YH	YH - A	94	1	5
LDA UH	UH A	A4	1	5
LDA (X)	(X) — A	- 05	1	6
LDAM	$\dot{()} \rightarrow A$	15	1	6
LDA (U)	(U) - A	25	1	6
LDA (ab)	(ab) - A	A5 a b	3	12
LDA #(X)	#(X) A	FD 05	2	10
LDA #(Y)	#m – A	FD 15	2	10
LDA #(U)	#(Ú) A	FD 25	2	10
LDA #(ab)	#(ab) - A	FD A5 a b	4	16

LDE—The content of the register R is decremented upon loading the content of the external memory (R) into the accumulator. Change may take place only in the Z flao.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
LDE X	$(X) \rightarrow A, X - 1 \rightarrow X$	47	1	6
LDE Y	(Y) - A, Y - 1 - Y	57	1	6
LDE U	(U) → A, U − 1 → U	67	1	6

**LDI**—The immediate value is loaded into the accumulator, register (RL or RH), or the stack pointer S. Only the immediate value being placed in S may contain 2 bytes. When using LDI A, i the Z flag may change.

Mnemonic	Symbolic Opera	ntion	Hex Op-Code	Byte	Cycle	
LDI A,i	i A		B5 i	2	6	
LDI XL,i	i → XL		4A i	2	6	
LDI YL,i	i - YL		5A i	2	6	
LDI UL,i	i → UL		6A i	2	6	
LDI XH,i	i 🗕 XH		48 i	2	6	
LDI YH,i	i 🛶 YH		58 i	2	6	
LDI UH,i	i 🛶 UH		68 i	2	6	
LDI S,i,j	i – SH, j – SL		AAij	3	12	
LDX—The	content of the	reaister	R. stack	pointer	S, o	r

**\_DX**—The content of the register R, stack pointer S, or program counter P is loaded into the X register. No change takes place in flags.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
LDX X	$\times \rightarrow \times$	FD 08	2	11
LDX Y	Y X	FD 18	2	11
LDX U	U - X	FD 28	2	11
LDX S	S → X	FD 48	2	11
LDX P	P - X	FD 58	2	11

LIN—Increments R upon loading the content of the external memory (R) into the accumulator. Change may take place only in the Z flag.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle	
LIN X	$(X) \rightarrow A, X+1 \rightarrow X$	45	1	6	
LIN Y	(Y) - A Y + 1 - Y	55	1	6	
LIN U	(U) → A, U+1 → U	65	1	6	

**POP**—The contents placed on the stack by PSH is returned to the accumulator, A or the register, R. POP increments S by one in the case of the accumulator, and increments S by two in the case of a register. The Z flag may change as a result of the POP.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
POP A	(S+1) - A, S+1 - S	FD 8A	2	12
POP X	(S+1) - XH			
	(S+2) - XL, S+2 - S	FD 0A	2	15
POP Y	(S+1) - YH,			
	(S+2) → YL, S+2 → S	FD 1A	2	15
POP U	(S + 1) → UH,			
	(S+2) → UL, S+2 → S	FD 2A	2	15

**PSH**—The content of the accumulator A or register R is stacked into the memory location specified by S. PSH decrements S by one in the case of the accumulator, and decrements S by two in the case of the register R. No change takes place in flags.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
PSH A	$A \rightarrow (S), S - 1 \rightarrow S$	FD C8	2	11
PSH X	$XL \rightarrow (S),$			
	XH - (S-1), S-2 -S	FD 88	2	14
PSH Y	YL - (S).			
	YH → (S-1), S-2 →S	FD 98	2	14
PSH U	UL - (S),		_	
	UH - (S-1), S-2 -S	FD A8	2	14

**SDE**—The register R is decremented after the content of the accumulator is stored in external memory (R). No change takes place in flags.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
SDE X	A - (X), X - 1 - X	43	1	6
SDE Y	$A \rightarrow (Y), Y - 1 \rightarrow Y$	53	1	6
SDE U	$A \rightarrow (U), U - 1 \rightarrow U$	63	1	6

**SIN**—The register R is incremented after content of the accumulator is stored in external memory (R). No change takes place in flags.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
SIN X	$A \rightarrow (X), X + 1 \rightarrow X$	41	1	6
SIN Y	$A \rightarrow (Y), Y+1 \rightarrow Y$	51	1	6
SIN U	A - (U), U+1 - U	61	1	6

STA—The content of the accumulator is stored into register, RL or RH, or into external memory [(R), #(R), (ab), #(ab)]. No change takes place in flags.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
STA XL	$A \rightarrow XL$	0A	1	5
STA YL	A - YL	1A	1	5
STA UL	A → UL	2A	1	5

-				
STA XH	A 🛶 XH	08	1	5
STA YH	$A \rightarrow YH$	18	1	5
STA UH	A UH	28	1	5
STA (X)	A - (X)	OE	1	6
STA (Y)	$A \rightarrow (Y)$	1E	1	6
STA (U)	A - (U)	2E	1	6
STA (ab)	A - (ab)	AEab	3	12
STA #(X)	A - #(X)	FD OE	2	10
STA #(Y)	A #(Y)	FD 1E	2	10
STA #(U)	A - #(U)	FD 2E	2	10
STA #(ab)	A → #(ab)	FD AE a b	4	16
OTV The		V		·

**STX**—The content of the X register is stored into register R, stack pointer S, or program counter P. No change takes place in flags.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle	
STX X	× ×	FD 4A	2	11	
STX Y	X - Y	FD 5A	2	11	
STX U	X - U	FD 6A	2	11	
STX S	X S	FD 4E	2	11	
STX P	X - P	FD 5E	2	11	

**TTA**—The content of the T register is transferred to the accumulator. The Z flag may change as a result of this operation.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
TTA	Т — А	FD AA	2	9
Comment-T	- Status Register			

#### **BLOCK TRANSFER, SEARCH**

**AEX**—The high order 4 bit digit in the accumulator is exchanged with the lower order 4 bit digit.

Mnemonic	Symbolic Operatio	Hex on Op-Code	Byte Cycle	
AEX	7 4 3	D F1	1 6	

**CIN**—The content of the accumulator is compared with the content of the external memory (X), the flags C, V, H, and Z are set by the compare, then X register is incremented.

Mnemonic	Symbolic Operation	Op-Code	Byte	Cycle	
CIN	A - (X), X + 1 - X	F7	1	7	
DRL-Perfe	orms digit-to-digit forwa	ard rotation	betwe	en the	

DRL — Performs digit-to-digit forward rotation between the accumulator and external memory, [(X) or #(X)]. No change takes place with respect to flags.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte C	ycle
DRL (X) DRL #(X)		D7 FD D7	1 12 2 16	2
	A (X) or #(X)			

**DRR**—Performs digit-to-digit backward rotation between the accumulator and external memory [(X) or #(X)]. No change takes place with respect to flags.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle	
DRR (X) DRR #(X)		D3 FD D3	1 2	12 16	
<ul> <li>A (X) or #(X)</li> <li>ROL—Forward rotation is made between the accumulator and the flag C. Flags C. V, H, and Z are subject to change.</li> </ul>					
Mnemonic	Symbolic Operation	Op-Code	Byte	Cycle	
ROL	-C - 7 - 0	DB	1	6	

ROR—Backward rotation is made between the accumulator and the flag C. Flags C, V, H, and Z are subject to change.

Mnemonic	Symbolic Operation	Op-Code	Byte	Cycle
ROR		D1	1	9

SHL—The content of the accumulator is shifted to the left. Flags C, V, H, and Z are subject to change.

SHR—The content of the accumulator is shifted to the right. Flags C, V, H, and Z are subject to change.

SHR 
$$0 \rightarrow \boxed{7 \ 0} \rightarrow \boxed{C}$$
 D5 1 9

**TIN**—The content of the external memory (X) is transferred into the external memory (Y), the X and Y registers are then incremented. No change takes place in flags.

Mnemonic	Symbolic Operation	Op-Code	Byte	Cycle
TIN	(X) → (Y). X+1 → X, Y+1 → Y	F5	1	7

#### INPUT/OUTPUT

AMO—The contents of the accumulator is transferred timer. Since the timer is composed of a 9-bit polynomial counter, the content of the accumulator is set in the 1st through 8th bits of the counter and "0" is set in the 9th bit. It causes no change in flags.

Mnemonic	Symbolic Operation	Op-Code	Byte	Cycle
AMO	A → Timer (0-7) 0 → Timer (8)	FD CE	2	9

AM1—Same as AM0, except that "1" is set in the 9th bit. It causes no flag changes.

AM1	A → Timer (0-7) 1 → Timer (8)	FD DE	2	9

ATP—Sends the content of the accumulator to the external data bus. It causes no flag change.

Mnemonic	Symbolic Operation	Op-Code	Byte	Cycle
ATP	A – Data Bus	FD CC	2	9

CDV-Clears the internal divider. It causes no flag changes.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle	
CDV	0 – Divider	FD 8E	2	8	

HLT — The MPU is put into a halt state when this instruction is executed, except that the divider is still in operation. MPU operation can be resumed by means of the interrupt. No changes in flags occur.

Mnemonic	Symbolic Operation	nex Op-Code	Byte	Cycle	
HLT		FD B1	2	9	

ITA—The contents of the input IN is transferred to the accumulator. Change may take place in the Z flag, but there will be no change in other flags.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
ITA	IN – A	FD BA	2	9

#### NOP-No operation

6

		11		
Mnemonic NOP	Symbolic Operation	Hex Op-Code 38	Byte 1	<b>Cycle</b> 5
OFF-Reset flags.	s the BF flip-flop. It ca		ange	in the
<b>Mnemonic</b> OFF	Symbolic Operation 0 → BF	Hex Op-Code FD 4C	<b>Byte</b> 2	<b>Cycle</b> 8
RDP-Reset	ts display flip-flop.			
<b>Mnemonic</b> RDP	<b>Symbolic Operation</b> 0 - Display	Hex Op-Code FD C0	<b>Byte</b> 2	<b>Cycle</b> 8
REC-Reset other	s the carry flag C off. I flags.		o cha	nge in
Mnemonic REC	<b>Symbolic Operation</b> 0 → C	<b>Hex Op-Code</b> F9	Byte 1	<b>Cycle</b> 4
	the Interrupt Enable (IE) e in other flags.	flip-flop off.	Itcau	ises no
<b>Mnemonic</b> RIE	Symbolic Operation 0 IE	Hex Op-Code FD BE	<b>Byte</b> 2	Cycle 8
	ts the general purpose fl hange in other flags.		off. It d	causes
<b>Mnemonic</b> RPU	Symbolic Operation 0 - PU	Hex Op-Code E3	Byte 1	Cycle 4
	s the general flip-flop ge in other flags.	PV off. It	caus	es no
Mnemonic RPV	Symbolic Operation 0 - PV	Hex Op-Code B8	Byte 1	<b>Cycle</b> 4
SDP—Sets of	tisplay flip-flop.			
Mnemonic SDP	<b>Symbolic Operation</b> 1 — Display	Hex Op-Code FD C1	<b>Byte</b> 2	<b>Cycle</b> 8
SEC—Sets tl flags.	ne carry flag C on. It cau	ises no cha	nge ir	other
Mnemonic SEC	<b>Symbolic Operation</b> 1 → C	<b>Hex</b> Op-Code FB	Byte 1	Cycle 4
	e Interrupt Enable (IE) f e in other flags.		lt cau	ses no
Mnemonic SIE	Symbolic Operation 1 → IE	Hex Op-Code FD 81	<b>Byte</b> 2	Cycle 8
	ne general purpose flip-f ge in other flags.		lt cau	ses no
Mnemonic SPU	Symbolic Operation 1 PU	Hex Op-Code E1	<b>Byte</b> 1	<b>Cycle</b> 4
	ne general purpose flip-f je in other flags.		it cau	ses no
<b>Mnemonic</b> SPV	Symbolic Operation 1 - PV	Hex Op-Code A8	Byte 1	Cycle 4

## PC-2 Assembly Language–Part 3

**By Bruce Elliott** 

This is the third in a series of articles which will describe the MPU (microprocessor unit) used in the Radio Shack PC-2 pocket computer. It is our intention to include specific information about the 8-bit CMOS microprocessor, the machine code used by the microprocessor, as well as information about the PC-2 memory map, and certain ROM calls which are available. Please realize that much of what we are talking about refers to the overall capabilities of MPU, and does not imply that all of these things can be done with a PC-2.

The information provided in these articles is the only information which is available. We will try to clarify any ambiguities which occur in the articles, but can not reply to questions outside the scope of these articles. Further, published copies of TRS-80 Microcomputer News are the only source of this information, and we will not be maintaining back issues. Parts One and Two of this series were published in the March and April issues, respectively.

#### JUMPS/BRANCHES

**BCH**—Causes a relative jump to a new program area that is determined by adding/subtracting the immediate value i to/from the program counter P.

		Hex				
Mnemonic	Symbolic Operation	Op-Code	Byte	Cycle		
BCH+i	P+i→P	8É i	2	8		
BCH-i	P – i – P	9E i	2	9		

**BCR**—Conditional relative jump instruction. The relative jump is made when "C = 0". If "C = 1", control proceeds to the next instruction. It causes no flag changes.

		Hex				
Mnemonic	Symbolic Operation	Op-Code	Byte	Cycle		
BCR+i	if $C = 0$ , $P + i \rightarrow P$	81 i	2	8-11		
BCR-i	if $C = 0$ , $P - i \rightarrow P$	91 i	2	8-11		
Comment-I	C=1, no jump					

**BCS**—Conditional relative jump instruction. When the condition "C = 1" is met, a relative jump is made to the program area that is found after adding/subtracting the immediate value i to/from the program counter P. If "C = 0", control proceeds to the next instruction without making the relative jump. It causes no flag change.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
BCS+i	if $C = 1$ $P + i - P$	83 i	2	8-11
BCS-i	if $C = 1$ , $P - i \rightarrow P$	93 i	2	8-11
Comments-	if C = 0, no jump			

**BHR**—A relative jump is made when "H = 0". If "H = 1", control proceeds to the next instruction. It causes no flag changes.

Mnemonic	Symbolic Operation	nex Op-Code	Byte	Cycle
BHR+i	if H ≕ 0, P + i → P	85 i	2	8-11
BHR-i	if H = 0, P − i → P	95 i	2	8-11
Comment-if	H=1, no jump			

.....

**BHS**—A relative jump is made when "H = 1". If "H = 0", control proceeds to the next instruction. It causes no flag changes.

		Hex	_	Dute Outle	
Mnemonic	Symbolic Operation	Op-Code	Byte	Cycle	
BHS+i	if $H = 1$ , $P + i - P$	87 i	2	8-11	
BHS – i	if H = 1, P − i → P	97 i	2	8-11	
Comment-if	H=0, no jump				

**BVR**—A relative jump is made when "V = 0". If "V = 1", control proceeds to the next instruction. It causes no flag changes.

<b>66</b>		Hex		<b>•</b> • • •
Mnemonic	Symbolic Operation	Op-Code	Byte	Cycle
BVR+i	if V = 0, P + i → P	8D i	2	8-11
BVR-i	if V=0, P−i→P	9D i	2	8-11
Comment-if V	V = 1, no jump			

**BVS**—A relative jump is made when "V = 1". If "V = 0", control proceeds to the next instruction. It causes no flag changes.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
BVS+i	if V = 1, P + i→P	8F i	2	8-11
BVS-i	if V = 1, $P - i - P$	9F i	2	8-11
Comment-if	V=0, no jump			

**BZR**—A relative jump is made when "Z = 0". If "Z = 1", control proceeds to the next instruction. It causes no flag changes.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
BZR+i	if Z=0, P+i→P	89 i	2	8-11
BZR – i	if $Z = 0$ , $P - i \rightarrow P$	99 i	2	8-11
Comment-if	Z=1, no jump			

**BZS**—A relative jump is made when "Z = 1". If "Z = 0", control proceeds to the next instruction. It causes no flag changes.

Mnemonic	Symbolic Operation	Hex Op-Code	Bvte	Cycle
BZS+i	if $Z = 1$ , $P + i \rightarrow P$	8B i	2	8-11
BZS – i	if $Z = 1$ , $P - i \rightarrow P$	9B i	2	8-11
Comment-if	Z=0, no jump			

JMP—Causes a jump to a new program area implied by the immediate value in the second and third bytes. It causes no flag change.

		Hex	<u> </u>	<b>.</b> .
<b>Mnemonic</b>	Symbolic Operation	<b>Op-Code</b>	Byte	Cycle
JMP i <u>j</u>	i→PH, j→PL	BA i j	3	12

**LOP**—This instruction causes a relative jump to a new program area if, when UL is reduced by 1, no borrow occurs (i.e., UL remains positive or zero). The new program area is determined by subtracting the immediate value i from P. If a borrow occurs when UL is reduced by 1, no jump takes place and execution proceeds to the next instruction. It causes no flag changes.

		Hex			
Mnemonic	Symbolic Operation	Op-Code	Byte	Cycle	
LOP UL,i	UL-1-UL	88 i	2	8-11	
Comment-if t	porrow = 1, no jump; if borro	ow = 0, P – i→	Р		

#### CALLS

SJP—Makes a subroutine jump to the address specified by the immediate values i and j. At the same time, the address of the next instruction is stored in the stack. It causes no flag changes.

		Hex			
Mnemonic	Symbolic Operation	Op-Code	Byte	Cycle	
SJP	PL→(S), PH→(S – 1),	BÉij	3	19	
	S-2-S, i-PH, j-PL				

VCR—Conditional vector subroutine jump. When "C = 0", the vector subroutine jump is performed. If "C = 1", the control proceeds to the next instruction. The Z flag is reset after the jump. VCR uses FF00 through FFF6 as its vector address table, and the values 00 through F6 are valid for the immediate value.

		Hex		
Mnemonic	Symbolic Operation	Op-Code	Byte	Cycle
VCR i	if $C = 0$ ,	C1 i	2	8-21
	PH(S - 1), PL(S)			
	(FFab)→PH, (FFab + 1)→I	PL		
	S-2-S			
Comment-if	C = 1, no jump, $ab = Hex c$	digits in i		

**VCS**—Conditional vector subroutine jump. When "C = 1", it performs the vector subroutine jump. If "C = 0", the control proceeds to the next instruction. The Z flag is reset after the jump. VCS uses FF00 through FFF6 as its vector address table and the values 00 through F6 are valid for the immediate value.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
VCS	if $C = 1$ ,	C3 i	2	8-21
	PH→(S – 1), PL→(S)			
	(FFab)-PH (FFab+1)-	PL		
	S-2-S			
Comment-if	C=0, no jump, ab = Hex c	ligits in i		

VEJ—Vector subroutine jump. VEJ is a one byte instruction which makes a subroutine jump based on a vectored address. The vector table is located in memory from FF00 to FFF6. The Z flag is reset after the vector jump is executed.

		Hex			
Mnemonic	Symbolic Operation	Op-Code	Byte	Cycle	
VEJ (ab)	PL-(S), S-1-S				
VEJ (CO)	PH→(S), S−1→S	C0	1	17	
VEJ (C2)	(FFab)—PH	C2	1	17	
VEJ (C4)	(FFab+1)→PL	C4	1	17	
VEJ (C6)		C6	1	17	
VEJ (C8)		C8	1	17	
VEJ (CA)		CA	1	17	
VEJ (CC)		CC	1	17	
VEJ (CE)		CE	1	17	
. ,					

~			
VEJ (D0)	D0	1	17
VEJ (D2)	D2	1	17
VEJ (D4)	D4	1	17
VEJ (D6)	D6	1	17
VEJ (D8)	D8	1	17
VEJ (DA)	DA	1	17
VEJ (DC)	DC	1	17
VEJ (DE)	DE	1	17
VEJ (EO)	EO	1	17
VEJ (E2)	E2	1	17
VEJ (E4)	E4	1	17
VEJ (E6)	E6	1	17
VEJ (E8)	E8	1	17
VEJ (EA)	EA	1	17
VEJ (EC)	EC	1	17
VEJ (EE)	EE	1	17
VEJ (FO)	- F0	1	17
VEJ (F2)	F2	1	17
VEJ (F4)	F4	1	17
VEJ (F6)	F6	1	17

Comment-Where, "ab" is the instruction code of VEJ.

**VHR**—Conditional vector subroutine jump. When "H = 0", the vector subroutine jump is performed. If "H = 1", the control proceeds to the next instruction. The Z flag is reset after the jump. VHR uses FF00 through FFF6 as its vector address table and the values 00 through F6 are valid for the immediate value.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
VHR i	if H=0.	C5 i	2	8-21
	$PH \rightarrow (S - 1), PL \rightarrow (S)$ (FFab) $\rightarrow PH, (FFab + 1) \rightarrow PL$			
	S-2-S			

**Comment**—if H = 1, no jump, ab = Hex digits in i

**VHS**—Conditional vector subroutine jump. When "H = 1", it performs the vector subroutine jump. If "H = 0", the control proceeds to the next instruction. The Z flag is reset after the jump. VHS uses FF00 through FFF6 as its vector address table and the values 00 through F6 are valid for the immediate value.

		Hex		
Mnemonic	Symbolic Operation	Op-Code	Byte	Cycle
VHS i	if $H = 1$ ,	C7 i	2	8-21
	PH→(S – 1), PL→(S)			
	(FFab)-PH, (FFab+1)-1	PL		
	S-2-S			
Comment-if	H=0, no jump; $ab = Hex c$	digits in i		

VMJ—Vector subroutine jump. VMJ is the subroutine jump that branches to a vectored address, of which the high order byte is composed of "FF", and low order byte is composed of the immediate value i. Note that the Z flag is reset after the vector jump, when VMJ is executed. VMJ uses FF00 through FFF6 as its vector address table, and the values 00 through F6 are valid for the immediate value.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle	
VMJ i	PL-(S), S-1-S	CD i	2	20	
	PH→(S), S-1→S				
	(FFab) – PH				
	(FFab + 1)→PL				
Comments -	ab = Hex digits in i				

**VVS**—Conditional vector subroutine jump. When "V = 1", it performs the vector subroutine jump. If "V = 0", the control proceeds to the next instruction. The Z flag is reset after the jump. VVS uses FF00 through FFF6 as its vector address table and the values 00 through F6 are valid for the immediate value.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
VVS i	if $V = 1$ ,	CFi	2	8-21
	$PH \rightarrow (S - 1), PL \rightarrow (S)$			
	(FFab)-PH, (FFab+1)-F	า		
	S-2-S			
•	TAL O and former also black of	r _ 14 _ 1 _ 1		

**Comment**—if V = 0, no jump; ab = Hex digits in i

**VZR**—Conditional vector subroutine jump. When "Z = 0", the vector subroutine jump is performed. If "Z = 1", the control proceeds to the next instruction. The Z flag is reset after the jump. VZR uses FF00 through FFF6 as its vector address table and the values 00 through F6 are valid for the immediate value.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
VZR i	if Z = 0,	C9 i	2	8-21
	PH→(S – 1), PL→(S)			
	(FFab)→PH, (FFab + 1)→I	PL		
	S-2-S			
<b>O</b>	7 1 an iumanu ala Iulavia	tionite in i		

**Comment**—if Z = 1, no jump; ab = Hex digits in i

**VZS**—Conditional vector subroutine jump. When "Z = 1", it performs the vector subroutine jump. If "Z = 0", the control proceeds to the next instruction. The Z flag is reset after the jump. VZS uses FF00 through FFF6 as its vector address table, and the values 00 through F6 are valid for the immediate value.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
VZS i	if $Z = 1$ ,	CB i	2	8-21
	PH→(S – 1), PL→(S)			
	(FFab)-PH, (FFab+1)-F	า		
	S−2→S			
Comment-if.	Z==0, no jump; ab = Hex d	ligits in i		

#### RETURNS

**RTI**—Return instruction from the interrupt subroutine to the main routine. All flags are subject to change.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Cycle
RTI	(S + 1)-PH,	8Å	1	14
	(S+2) - PL,			
	(S+3) - T			
	S+3-S			


**RTN**—Return instruction from a subroutine to the calling routine. RTN causes no changes in the flags.

<b>Mnemonic</b> RTN	Symbolic Operation (S + 1)PH, (S + 2)PL, S + 2S	<b>Hex</b> Op-Code 9A	Byte 1	Cycle 11
	3+23			

#### TIMER

The timer is composed of a 9-bit polynomial counter and the time duration can be set using the AMO and AM1 instructions. This counter is in operation at all times, so it needs to be set to 000 (Hex) before being used. A timer interrupt request can be generated when the content of the counter is 1FF (Hex), if Interrupt Enable IE is on.

When a timer interrupt occurs, interrupt processing begins at the address specified in addresses FFFA and FFFB. When a 4MHz crystal oscillator is used, the clock produces a oF of 31.25KHz with a cycle of 32 microseconds. In other words, the timer counter is incremented once every 32 microseconds.



## PC-2 Assembly Language–Part 4

By Bruce Elliott

This is the fourth in a series of articles which describe the MPU (microprocessor unit) used in the Radio Shack PC-2 pocket computer. It is our intention to include specific information about the 8-bit CMOS microprocessor, the machine code used by the microprocessor, as well as information about the PC-2 memory map, and certain ROM calls which are available. Please realize that much of what we are talking about refers to the overall capabilities of the MPU, and does not imply that all of these things can be done with a PC-2.

The information provided in these articles is the only information which is available. We will try to clarify any ambiguities which occur in the articles, but can not reply to questions outside the scope of these articles. Further, published copies of *TRS-80 Microcomputer News* are the only source of this information, and we will not be maintaining back issues. Parts One, Two and Three of this series were published in the March, April, and May 1983 issues, respectively.

The first three articles described the MPU used in the PC-2, including information on the MPU's structure and its machine language. We also gave you details on the PC-2 memory map and the locations of ROM routines which are available. In this article we will present two lists which we hope will make finding a particular machine language instruction easier. We will also provide some information on how you might begin to use the information we have published.

#### **ALPHABETIC OP-CODE LIST**

The following list presents the PC-2 machine language instructions alphabetically along with each code's symbolic operation and its hex op-code, and byte count.

Parts two and three of this series presented the same information arranged according to function and provided details on how the instructions work.

Mnemonic	Symbolic Operation	Hex Op-Code	Byte
ADC #(ab)	A + #(ab) + C → A	FD A3 a b	4
ADC #(U)	$A + #(U) + C \rightarrow A$	FD 23	2
ADC #(X)	$A + #(X) + C \rightarrow A$	FD 03	2
ADC #(Y)	A+ #(Y) + C → A	FD 13	2
ADC (ab)	A + (ab) + C → A	A3 a b	3
ADC (U)	$A + (U) + C \rightarrow A$	23	1
ADC (X)	$A + (X) + C \rightarrow A$	03	1
ADC (Y)	$A + (Y) + C \rightarrow A$	13	1
ADC UH	$A + UH + C \rightarrow A$	A2	1
ADC UL	$A + UL + C \rightarrow A$	22	1
ADC XH	$A + XH + C \rightarrow A$	82	1
ADC XL	$A + XL + C \rightarrow A$	02	1
ADC YH	A + YH + C → A	92	1
ADC YL	$A + YL + C \rightarrow A$	12	1
ADI #(ab).)	#(ab) + i → #(ab)	FD EF a b i	5
ADI #(U).	#(U) + i → #(U)	FD 6F i	3

Mnemonic	Symbolic Operation	Hex Op-Code	Byte
ADI #(X),i	#(X) + i → #(X)	FD 4F	3
ADI #(Y),i	#(Y) + i → #(Y)	FD SF i	3
ADI (ab),i	(ab) + i → (ab)	EFabi	4
	$(U) + i \rightarrow (U)$	6F i	2
ADI (U),i	• •	4F i	2
ADI (X),i	$\begin{array}{l} (X) + i \rightarrow (X) \\ (Y) + i \rightarrow (Y) \end{array}$	5F i	2
ADL (Y),i	$A + i + C \rightarrow A$	B3 i	2
ADI A,i	A I I C I A	551	2
ADR U	UL + A → UL	FD EA	2
ADR X	$XL + A \rightarrow XL$	FD CA	2
ADR Y	$YL + A \rightarrow YL$	FD DA	2
,			
AEX		F1	1
AMO	A → Timer (0-7)	FD CE	2
	$0 \rightarrow \text{Timer}(8)$		
AM1	A → Timer (0-7)	FD DE	2
	1 → Timer (8)		
AND #(ab)	$A \wedge #(ab) \rightarrow A$	FD A9 a D	4
AND #(U)	A ∧ #(U) → A	FD 29	2
AND #(X)	A ∧ #(X) → A	FD 09	2
AND #(Y)	A ∧ #(Y) → A	FD 19	2
AND (ab)	A ∧ (ab) → A	A9 a b	3
AND (U)	A ∧ (U) → A	29	1
AND (X)	$A \land (X) \rightarrow A$	09	1
AND (Y)	$A \land (Y) \rightarrow A$	19	1
ANI #(ab),i	#(ab) ∧ i → #(ab)	FD E9 a D I	5
ANI #(U),i	#(U) ∧ i → #(U)	FD 69 i	3
ANI #(X),i	#(X) ∧ i → #(X)	FD 49 i	3
ANI #(Y),i	#(Y) ∧ i → #(Y)	FD 59 i	3
ANI (ab),i	(ab) ∧ i → (ab)	E9 a b i	4
• •	(U) ∧ i → (U)	69 i	2
ANE(U),i ANE(X),i	$(0) \land i \rightarrow (0)$ $(X) \land i \rightarrow (X)$	49 i	2
		59 i	2
ANI (Y).i	$  (Y) \land i \to (Y)  \land \land i \to A $	B9 i	2
ANLA,i		03 (	~
ATP	A → Data Bus	FD CC	2
ATT	$A \rightarrow T$	FD EC	2
BCH+i BCH -i	P + i → P P – i → P	8E i 9E i	2 2
200		01:	n
BCR + i	if C = 0, P + i → P if C = 0, P - i → P	81 i 91 i	2 2
BCR – i	i U=0, r − 1 → P	311	2
BCS+i	if $C = 1, P + i \rightarrow P$	83 i	2
BCS - I	if $C = 1$ , $P - i \rightarrow P$	93 i	2

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Mnemonic	Symbolic Operation	Hex Op-Code	Dute
BHR + 1	if $H=0, P+i \rightarrow P$	85 i	2	DCA (U)	$A + (U) + C \rightarrow A$	AC	Byte
BHR -	if $H = 0$ , $P = i \rightarrow P$	95 i	2	DCA (X)	$A + (X) + C \rightarrow A$	8C	1
2	····· •,·· ·		-	DCA (Y)	$A + (Y) + C \rightarrow A$	9C	1
BHS++	if $H = 1, P + i \rightarrow P$	87 i	2				,
BHS – I	if $H = 1$ , $P - i \rightarrow P$	97 i	2	DCS #(U)	A – #(U) – C → A	FD 2C	2
				DCS #(X)	$A - #(X) - \overline{C} \rightarrow A$	FD 0C	2
Bil #(ab).i	#(ab) ∧ i → Z	FDEDabi	5	DCS #(Y)	A – #(Y) – Č → A	FD 1C	2
BII #(U),i	#(U) ∧ i → Z	FD 6D i	3	DCS (U)	A – (U) – <u>C</u> → A	2C	1
BII #(X).i	#(X) ∧ + → Z	FD 4D i	3	DCS (X)	$A - (X) - \overline{C} \rightarrow A$	0C	1
BH #(Y),;	$\#(Y) \land i \to Z$	FD 5D i	3	DCS (Y)	$A - (Y) - \overline{C} \rightarrow A$	1C	1
Bil (ab). <sup>,</sup>	(ab) ∧ ⊨ → Z (U) ∧ ⊨ → Z	EDabi	4		A 1 . A	05	
BII (U).i BII (X).i	$(0) \land i \rightarrow Z$ $(X) \land i \rightarrow Z$	6D i 4D i	2 2	DEC A DEC U	$A - 1 \rightarrow A$ $U - 1 \rightarrow U$	DF	1
BII (Y),i	$(X) \land i \rightarrow Z$	5D i	2	DEC UH	UH – 1 → UH	66 FD 62	1
BILA.	$A \land : \rightarrow Z$	BFi	2	DEC UL	$UL = 1 \rightarrow UL$	62	2 1
			-	DEC X	$X = 1 \rightarrow X$	46	1
BIT #(ab)	A ∧ #(ab) → Z	FD AF a b	4	DEC XH	$XH = 1 \rightarrow XH$	FD 42	2
BIT #(U)	A ∧ #(U) → Z	FD 2F	2	DEC XL	$XL - 1 \rightarrow XL$	42	1
BIT #(X)	$A \wedge \#(X) \rightarrow Z$	FD OF	2	DEC Y	Y – 1 → Y	56	1
BIT #(Y)	A ∧ #(Y) → Z	FD 1F	2	DEC YH	YH – 1 → YH	FD 52	2
BIT (ab)	A ∧ (ab) → Z	AFab	3	DEC YL	YL – 1 → YL	52	1
BIT (U)	A ∧ (U) → Z	2F	1				
BIT (X)	$A \land (X) \rightarrow Z$	0F	1				
BIT (Y)	$A \land (Y) \rightarrow Z$	1F	1	DRL #(X)	┍┶┲╼┑ ┍┻╤┸┪	FD D7	2
<b>A</b> 11 <b>A</b> 1		an -		DRL (X)		D7	1
BVR +	$if V = 0, P + i \rightarrow P$	8D i	2				
BVR – T	if V = 0, P − i → P	9D i	2		A (X) or #(X)		
BVS +	if V = 1, P + i → P	8F i	2				
BVS - +	$if V = 1, P - i \rightarrow P$	9F i	2 2		•		
CV3- +		961	2	DRR #(X)	┍╌┯┵┑  ┠┶┯┸┑	FD D3	2
BZR + +	if Z≖0, P + i → P	89 i	2	DRR (X)		D3	1
BZR –	if Z=0, P − i → P	99 i	2		A		
	1 <u>2</u> - 0. 1 1	001	-		A (X) or #(X)		
BZS++	If Z = 1. P + i → P	8B i	2				
BZS – 1	if Z = 1, P → + → P	9B i	2	EAL	A⊕i→A	BD i	2
CDV	0 → Divider	FD 8E	2	EOR #(ab)	$A \oplus #(ab) \rightarrow A$	FD AD a b	4
<b>~</b>				EOR #(U)	A ⊕ #(U) → A	FD 2D	2
CIN	$A - (X)$ , $X + 1 \rightarrow X$	F7	1	EOR #(X)	A ⊕ #(X) → A	FD 0D	2
CPA #(ab)	A - #(ab)	FD A7 a b		EOR #(Y)	A ⊕ #(Y) → A	FD 1D	2
CPA #(ab) CPA #(U)	A – #(ab) A – #(U)	FD 47 a b FD 27	4 2	EOR (ab) EOR (U)	A ⊕ (ab) → A A ⊕ (U) → A	AD a b 2D	3
CPA #(X)	A - #(X)	FD 07	2	EOR (X)	$A \oplus (0) \rightarrow A$ $A \oplus (X) \rightarrow A$	0D	1
CPA #(Y)	A – #(Y)	FD 17	2	EOR (Y)	$A \oplus (Y) \rightarrow A$	1D	1
CPA (ab)	A - (ab)	A7 a b	3	2011(1)			t
CPA (U)	A - (U)	27	1	HLT		FD B1	2
CPA (X)	A - (X)	07	1				-
CPA (Y)	A - (Y)	17	1	INC A	$A + 1 \rightarrow A$	DD	1
CPA UH	A – UH	A6	1	INC U	U + 1 → U	64	1
CPA UL	A – UL	26	1	INC UH	UH + 1 → UH	FD 60	2
СРА ХН	A – XH	86	1	INC UL	$UL + 1 \rightarrow UL$	60	1
CPA XL	A – XL	06	1	INC X	$X + 1 \rightarrow X$	44	1
CPA YH	A – YH	96	1	INC XH	XH + 1 → XH	FD 40	2
CPA YL	A – YL	16	1	INC XL	$XL + 1 \rightarrow XL$	40	1
COLA	<b>A</b> .	07	0		$Y + 1 \rightarrow Y$	54	1
CPI A.	A – I I III :	B7 i	2		YH + 1 → YH	FD 50	2
CPI UH I CPI UL.I	UH - i UL - i	6C i 6E i	2	INC YL	YL + 1 → YL	50	1
	XH – i	6E 1 4C i	2 2	ITA	IN → A		~
CPI XL:	XL = 1	4C i	2		IN → A Post Diverse	FD BA	2
CPI YHJI	YH - i	5C i	2	JMP i,j	$i \rightarrow PH, j \rightarrow PL$	BAI	0
CPI YL.	YL – i	5E i	2	5.000 (j	a ang sa tu	BAij	3
·			-	LDA #(ab)	#(ab) → A	FD A5 a b	4
DCA #(U)	A + #(U) + C → A	FD AC	2	LDA #(U)	#(U) → A	FD 25	2
DCA #(X)	$A + #(X) + C \rightarrow A$	FD 8C	2	LDA #(X)	#(X) → A	FD 05	2
DCA #(Y)	$A + #(Y) + C \rightarrow A$	FD 9C	2	LDA #(Y)	#(Y) → A	FD 15	2
					•		_

22 TRS-80 Microcomputer News, September 1983

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Mnemonic	Symbolic Operation	Hex Op-Code	Byte
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	LDA (ab)	(ab) → A	A5 a b	3	PSH A	$A \rightarrow (S), S-1 \rightarrow S$	FD C8	2
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	LDA (U)	(U) → A	25	1	PSH U	UL → (S).		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	LDA (X)	$(X) \rightarrow A$	05	1		UH → (S – 1), S – 2 → S	FD A8	2
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	LDA (Y)	(Y) → A	15	1	PSH X	XL → (S),		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	LDA UH	UH → A	A4	1		XH → (S – 1), S – 2 → S	FD 88	2
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	LDA UL	UL → A	24	1	PSH Y	YL → (S),		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	LDA XH	XH → A	84	1		YH → (S-1), S-2 →S	FD 98	2
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	LDA XL	XL → A	04	1				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	LDA YH	YH → A	94	1	RDP	0 → Display	FD C0	2
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	LDA YL	YL → A	14	1				
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					REC	$0 \rightarrow \mathbf{C} \land \mathbb{R} \land \mathbb{R} \land \mathbb{Y}$	F9	1
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	LDE U	$(U) \rightarrow A, U-1 \rightarrow U$	67	1				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	LDE X	$(X) \rightarrow A, X-1 \rightarrow X$	47	1	RIE	0 → IE BUTTRK STA	FD BE	2
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	LDE Y	$(Y) \rightarrow A, Y-1 \rightarrow Y$	57	1		自たらみやした。		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$								
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					BOI		DB	1
$ \begin{array}{c} \text{LD}   U_{Li} & i \rightarrow \text{UL} & 6A_{1} & 2 \\ \text{LD}   X_{Li} & i \rightarrow XL & 4A_{1} & 2 \\ \text{LD}   X_{Li} & i \rightarrow XL & 4A_{1} & 2 \\ \text{LD}   X_{Li} & i \rightarrow YL & 5A_{1} & 2 \\ \text{LD}   Y_{Li} & i \rightarrow YL & 5A_{1} & 2 \\ \text{LD}   Y_{Li} & i \rightarrow YL & 5A_{1} & 2 \\ \text{LD}   Y_{Li} & i \rightarrow YL & 5A_{1} & 2 \\ \text{LD}   X_{Li} & i \rightarrow YL & 5A_{1} & 2 \\ \text{LD}   X_{Li} & i \rightarrow YL & 5A_{1} & 2 \\ \text{LD}   X_{Li} & i \rightarrow YL & 5A_{1} & 2 \\ \text{LD}   X_{Li} & i \rightarrow YL & 5A_{1} & 2 \\ \text{LD}   X_{Li} & i \rightarrow YL & 5A_{1} & 2 \\ \text{LD}   X_{Li} & i \rightarrow YL & 5A_{1} & 2 \\ \text{LD}   X_{Li} & X \rightarrow X & \text{FD} 48 & 2 \\ \text{LD}   X_{X} & X \rightarrow X & \text{FD} 68 & 2 \\ \text{LD}   X_{X} & X \rightarrow X & \text{FD} 18 & 2 \\ \text{LD}   X_{X} & X \rightarrow X & \text{FD} 18 & 2 \\ \text{LD}   X_{X} & X \rightarrow X & \text{FD} 18 & 2 \\ \text{LN} & (Y) \rightarrow A_{X} + 1 \rightarrow X & 45 & 1 \\ \text{LN} & (Y) \rightarrow A_{X} + 1 \rightarrow X & 45 & 1 \\ \text{LN} & (Y) \rightarrow A_{X} + 1 \rightarrow X & 45 & 1 \\ \text{LN} & (Y) \rightarrow A_{X} + 1 \rightarrow X & 45 & 1 \\ \text{LN} & (Y) \rightarrow A_{X} + 1 \rightarrow X & 45 & 1 \\ \text{LO} & (U_{L} - 1 \rightarrow U_{L} & 88i & 2 \\ \text{Iborrow} = 0, P - i \rightarrow P \\ \end{array}$ $\begin{array}{c} \text{SBC} (A _{D}) & A - A( _{D}) - \overline{C} - A & \text{FD} A_{1} a D & 4 \\ \text{SBC} (A _{D}) & A - A( _{D}) - \overline{C} - A & \text{FD} 11 & 2 \\ \text{SBC} (A _{D}) & A - A( _{D}) - \overline{C} - A & \text{FD} 11 & 2 \\ \text{SBC} (A _{D}) & A - A( _{D}) - \overline{C} - A & \text{FD} 11 & 2 \\ \text{SBC} (A _{D}) & A - A( _{D} - \overline{C} - A & \text{FD} 11 & 2 \\ \text{SBC} (A _{D}) & A - A( _{D} - \overline{C} - A & \text{FD} 11 & 2 \\ \text{SBC} (A _{D}) & A - A( _{D} - \overline{C} - A & \text{FD} 11 & 2 \\ \text{SBC} (A _{D}) & A - A( _{D} - \overline{C} - A & \text{FD} 11 & 2 \\ \text{SBC} (A _{D} A - A( _{D} - \overline{C} - A & \text{FD} 11 & 2 \\ \text{SBC} (A _{D} A - A( _{D} - \overline{C} - A & \text{FD} 11 & 2 \\ \text{SBC} (A _{D} A - A( _{D} - \overline{C} - A & \text{FD} 11 & 2 \\ \text{SBC} (A _{D} A - A( _{D} - \overline{C} - A & \text{FD} 11 & 2 \\ \text{SBC} (A _{D} A - A( _{D} - \overline{C} - A & \text{FD} 11 & 2 \\ \text{SBC} (A _{D} A - A( _{D} - \overline{C} - A & \text{FD} 11 & 2 \\ \text{SBC} (A _{D} A - A( _{D} - \overline{C} - A & \text{FD} 11 & 2 \\ \text{SBC} (A _{D} A - A( _{D} - \overline{C} - A & \text{FD} 11 & 2 \\ \text{SBC} (A _{D} A - A( _{D} - \overline{C} - A & \text{FD} 11 & 2 \\ \text{SBC} (A _{D} A - A( _{D} - \overline{C} - A & \text{FD} 11 & 2 \\ \text{SBC} (A _{D} A - A( _{D} - \overline{C} - $	LDI S.i.j	i → SH, j → SL	•				00	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	LDI UH,i					A		
$ \begin{array}{c} \text{Lot} X_{L,i} & i \rightarrow YL & 4A i & 2 \\ \text{Lot} Y_{L,i} & i \rightarrow YL & 5A & 2 \\ \text{Lot} Y_{L,i} & i \rightarrow YL & 5A & 2 \\ \text{Lot} Y_{L,i} & i \rightarrow YL & 5A & 2 \\ \text{Lot} Y_{L,i} & i \rightarrow YL & 5A & 2 \\ \text{Lot} Y_{L,i} & i \rightarrow YL & 5A & 2 \\ \text{Lot} Y_{L,i} & i \rightarrow YL & 5A & 2 \\ \text{Lot} X & Y & Y & Y & FD & 5B & 2 \\ \text{Lot} X & U & U \rightarrow X & FD & 6B & 2 \\ \text{Lot} X & U & U \rightarrow X & FD & 6B & 2 \\ \text{Lot} X & X - X & FD & 6B & 2 \\ \text{Lot} X & X - X & FD & 6B & 2 \\ \text{Lot} X & Y - X & FD & 1B & 2 \\ \text{Lot} X & (U) \rightarrow A, U + 1 \rightarrow U & 65 & 1 \\ \text{LIN} V & (U) \rightarrow A, U + 1 \rightarrow V & 65 & 1 \\ \text{LIN} X & (X) \rightarrow A, X + 1 \rightarrow X & 45 & 1 \\ \text{LIN} Y & (Y - A, X + 1 \rightarrow X & 45 & 1 \\ \text{LIN} Y & (U) - A, U + 1 \rightarrow V & 55 & 1 \\ \text{LIN} Y & (U) - A, U + 1 \rightarrow V & 55 & 1 \\ \text{LOP} U_{L,i} & UL - 1 \rightarrow UL & 8B & 1 \\ \text{LOP} U_{L,i} & UL - 1 \rightarrow UL & 8B & 1 \\ \text{LOP} U_{L,i} & UL - 1 \rightarrow UL & 8B & 1 \\ \text{LOP} & 3B & 1 \\ \text{SBC} (M_{D}) & A - M_{(D} - \overline{C} - A & FD & A1 a D & 4 \\ \text{SBC} (M_{D}) & A - M_{(D} - \overline{C} - A & FD & 11 & 2 \\ \text{SBC} (M_{D}) & A - M_{(D} - \overline{C} - A & FD & 11 & 2 \\ \text{SBC} (M_{D}) & A - M_{(D} - \overline{C} - A & FD & 11 & 2 \\ \text{SBC} (M_{D}) & A - M_{(D} - \overline{C} - A & FD & 11 & 2 \\ \text{SBC} (M_{D}) & A - M_{(D} - \overline{C} - A & FD & 11 & 2 \\ \text{SBC} (M_{D}) & A - M_{(D} - \overline{C} - A & FD & 11 & 2 \\ \text{SBC} (M_{D}) & A - M_{(D} - \overline{C} - A & FD & 11 & 2 \\ \text{SBC} (M_{D}) & A - M_{(D} - \overline{C} - A & 11 & 1 \\ \text{SBC} (M_{D} & A - M_{(D} - \overline{C} - A & 11 & 1 \\ \text{SBC} (M_{D} & A - M_{(D} - \overline{C} - A & 11 & 1 \\ \text{SBC} (M_{D} & A - M_{D} - \overline{C} - A & 11 & 1 \\ \text{SBC} (M_{D} & A - M_{D} - \overline{C} - A & 11 & 1 \\ \text{SBC} (M_{D} & A - M_{D} - \overline{C} - A & 11 & 1 \\ \text{SBC} (M_{D} & A - M_{D} - \overline{C} - A & 11 & 1 \\ \text{SBC} (M_{D} & A - M_{D} - \overline{C} - A & 00 & 1 \\ \text{SBC} (M_{D} & A - M_{D} - \overline{C} - A & 11 & 1 \\ \text{SBC} (M_{D} & A - M_{D} - \overline{C} - A & 00 & 1 \\ \text{SBC} (M_{D} & A - M_{D} - \overline{C} - A & 00 & 1 \\ \text{SBC} (M_{D} & A - M_{D} - \overline{C} - A & 00 & 1 \\ \text{SBC} (M_{D} & A - M_{D} - \overline{C} - A & 00 & 1 \\ \text{SBC} (M_{D} & A - M_{D} - \overline{C} - A & 00 & 1 \\ \text{SBC} (M_{D} & A - M_{D} - \overline{C} - A & 00 & 1 \\ \text{SBC} (M_{D} & A - M_{D} - $	LDI UL,i	i → UL						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	LDI XH,i	i → XH	48 i					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	LDI XL.i	i → XL	4A i		ROR		D1	1
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	LDI YH.i	i → YH	58 i					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	LDI YL,i	i → YL	5A i	2				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					8PU	0 → PU	F3	1
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	LDX P	P → X	FD 58			0,0	20	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	LDX S	S → X	FD 48		RPV	0 → PV	B8	1
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	LDX U	U → X	FD 28	2				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	LDX X	X → X	FD 08	2	RTI	(S + 1) → PH,	8A	1
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	LDX Y	Y → X	FD 18	2		(S + 2) → PL,		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $						(S + 3) → T		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	LIN U	(U) → A, U+1 → U	65	1		S + 3 → S		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	LIN X	$(X) \rightarrow A, X+1 \rightarrow X$	45	1				
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	LIN Y		55	1	RTN	(S + 1) → PH.	9A	1
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						$(S + 2) \rightarrow PL$		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	LOP UL.i	UL – 1 → UL	88 i	2		S + 2 → S		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		If borrow = $0, P$ –	i→P					
$\begin{array}{cccccccccccccccccccccccccccccccccccc$					SBC #(ab)	A - #(ab) - C→ A	FD A1 a b	4
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	NOP		38	1			FD 21	2
$\begin{array}{cccccccccccccccccccccccccccccccccccc$					SBC #(X)		FD 01	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	OFF	0 → BF	FD 4C	2	SBC #(Y)	$A - \#(Y) - \overline{C} \rightarrow A$	FD 11	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							Alab	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ORA #(ab)	A v #(ab) → A	FD AB a b	4			21	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	. ,			2			01	1
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				2			11	1
$\begin{array}{cccccccccccccccccccccccccccccccccccc$								1
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	· ·							1
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				1		A – XH – C→ A		1
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				1				1
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				1				1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0(1)							1
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	OBL#(ab) i	#(ab) v i → #(ab)	FD FB a b i	5	020 12			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	• •	. ,			SBLA, i	A – i – C→ A	B1 :	2
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		., .,						
ORI (ab),i(ab) v i $\rightarrow$ (ab)EB a b i4SDE X $A \rightarrow (X), X - 1 \rightarrow X$ 431ORI (ab),i(ab) v i $\rightarrow$ (ab)EB a b i4SDE X $A \rightarrow (X), X - 1 \rightarrow X$ 431ORI (U),i(U) v i $\rightarrow$ (U)6B i2SDE Y $A \rightarrow (Y), Y - 1 \rightarrow Y$ 531ORI (X),i(X) v i $\rightarrow$ (X)4B i2SDP $1 \rightarrow$ Display $C \rightarrow C \oplus C \oplus F \oplus C = 1$ 2ORI (X),i(X) v i $\rightarrow$ (X)4B i2SDP $1 \rightarrow$ Display $C \rightarrow C \oplus C \oplus F \oplus C = 1$ 2ORI (Y),i(Y) v i $\rightarrow$ (Y)5B i2SEC $1 \rightarrow C \oplus C \oplus F \oplus C = 1$ 2ORI A,iA v i $\rightarrow A$ BB i2SEC $1 \rightarrow C \oplus C \oplus F \oplus C = 1$ 1POP A(S+1) $\rightarrow A, S+1 \rightarrow S$ FD 8A2SHL $C \rightarrow T \oplus C = 0$ D91(S+2) $\rightarrow UL, S+2 \rightarrow S$ FD 2A2SHR $0 \rightarrow T \oplus C = 0$ D51POP Y(S+1) $\rightarrow YH,$ SHR $0 \rightarrow T \oplus C = 0$ D51						• •		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		.,						
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	. ,				SDE Y	$A \rightarrow (Y), Y - 1 \rightarrow Y$	53	1
ORI $(Y)$ ,i $(Y) \lor i \rightarrow (Y)$ 5B i2SD i1 $\rightarrow$ Output $(Y)$ of $(Y)$ 10 $O(Y)$ 10 $O(Y)$ ORI A, iA $\lor i \rightarrow A$ BB i2SEC $1 \rightarrow C \land C$	• •	., .,						•
ORIALA v i $\rightarrow$ ABB i2SEC $1 \rightarrow C \land S \land D \land C$ FB1POP A $(S+1) \rightarrow A, S+1 \rightarrow S$ FD 8A2SHL $C \rightarrow T \land D \rightarrow 0$ D91POP U $(S+1) \rightarrow UH,$ $(S+2) \rightarrow UL, S+2 \rightarrow S$ FD 2A2SHL $C \rightarrow T \land D \rightarrow 0$ D91POP X $(S+1) \rightarrow XH,$ $(S+2) \rightarrow XL, S+2 \rightarrow S$ FD 0A2SHR $0 \rightarrow T \land D \rightarrow C$ D51POP Y $(S+1) \rightarrow YH,$ $(S+1) \rightarrow YH,$ 1 $(S+1) \rightarrow YH,$ 1 $(S+1) \rightarrow YH,$ 1					SDP	1 → Display Care Sur	FD C1	2
POP A $(S+1) \rightarrow A, S+1 \rightarrow S$ FD 8A2SHL $\bigcirc -\frac{1}{7}, 0 \rightarrow 0$ D91POP U $(S+1) \rightarrow UH,$ $(S+2) \rightarrow UL, S+2 \rightarrow S$ FD 2A2 $\bigcirc -\frac{1}{7}, 0 \rightarrow 0$ D91POP X $(S+1) \rightarrow XH,$ $(S+2) \rightarrow XL, S+2 \rightarrow S$ FD 0A2 $\bigcirc -\frac{1}{7}, 0 \rightarrow 0$ D51POP Y $(S+1) \rightarrow YH,$ $\bigcirc -\frac{1}{7}, 0 \rightarrow 0$ D51		., .,			050		É D	
POP U $(S+1) \rightarrow UH$ , $(S+2) \rightarrow UL, S+2 \rightarrow S$ SHL $C \rightarrow 7$ $0 \rightarrow 0$ $D9$ $1$ POP X $(S+1) \rightarrow XH$ , $(S+2) \rightarrow XL, S+2 \rightarrow S$ $FD 2A$ $2$ $A$ $A$ POP Y $(S+1) \rightarrow YH$ , $SHR$ $0 \rightarrow 7$ $0 \rightarrow 7$ $D5$ $1$				~	SEC	$I \rightarrow U \land \otimes \mathbb{R}^{\vee}$	гв	1
POP U $(S+1) \rightarrow UH$ , $(S+2) \rightarrow UL, S+2 \rightarrow S$ SHL $C \rightarrow 7$ $0 \rightarrow 0$ $D9$ $1$ POP X $(S+1) \rightarrow XH$ , $(S+2) \rightarrow XL, S+2 \rightarrow S$ $FD 2A$ $2$ $A$ $A$ POP Y $(S+1) \rightarrow YH$ , $SHR$ $0 \rightarrow 7$ $0 \rightarrow 7$ $D5$ $1$	000 4			2				
$(S+2) \rightarrow ULS+2 \rightarrow S  FD \ 2A \qquad 2 \qquad A \qquad POP \ X \qquad (S+1) \rightarrow XH, \qquad (S+2) \rightarrow XLS+2 \rightarrow S  FD \ 0A \qquad 2 \qquad SHR \qquad 0 \rightarrow 7  0 \rightarrow C \qquad D5 \qquad 1$			FU OA	2	SHI		D9	1
POP X $(S+1) \rightarrow XH$ , $(S+2) \rightarrow XL, S+2 \rightarrow S$ FD 0A 2 POP Y $(S+1) \rightarrow YH$ , FD 0A 2 SHR $0 \rightarrow 7$ $0 \rightarrow C$ D5 1	PUP U			2				•
$(S+2) \rightarrow XL.S+2 \rightarrow S$ FD 0A 2 POP Y $(S+1) \rightarrow YH$ , SHR $0 \rightarrow 7$ 0 C D5 1		· · ·	PU ZA	د		A		
POP Y (S+1) → YH, SHH 0 → 7 0 → C US 1	PUP X			n				
				۷	SHR	07 0C	D5	1
$(3+2) \rightarrow 1L, 3+2 \rightarrow 5$ FU IA 2 A	POP Y			2				
		$(3+2) \rightarrow 1L, 5+2 \rightarrow 5$		2				

Mnemonic	Symbolic Operation	Hex Op-Code	Byte	Mnemonic	Symbolic Operation	Hex Op-Code	Byte
SIE	1 → IE	FD 81	2	VEJ (DE) VEJ (E0)		DE E0	1
SIN U	A → (U), U+1 → U	61	1	VEJ (E2)		E2	1
SIN X	$A \rightarrow (X), X+1 \rightarrow X$	41	1	VEJ (E4)		E4	1
SIN Y	$A \rightarrow (Y), Y+1 \rightarrow Y$	51	1	VEJ (E6)		E6	1
0.10		00.00	•	VEJ (E8)		E8	1
SJP	PL → (S), PH → (S – 1), S – 2 → S, i → PH,	BEij	3	VEJ (EA)		EA	1
	5 - 2 → 5,1 → PH, i → PL			VEJ (EC)		EC	1
	) · · · <b>L</b>			VEJ (EE) VEJ (F0)		EE FO	1
SPU	1 → PU	E1	1	VEJ (F2)		F2	1
				VEJ (F4)		F4	1
SPV	1 → PV	A8	1	VEJ (F6)		F6	1
STA #(ab)	A → #(ab)	FD AE a b	4	VHR i	if $H = 0$ ,	C5 1	2
STA #(U)	A → #(U)	FD 2E	2	VIIIII	$PH \rightarrow (S-1), PL \rightarrow (S)$	031	2
STA #(X)	A → #(X)	FD 0E	2		(FFab) → PH		
STA #(Y)	A → #(Y)	FD 1E	2		$(FFab + 1) \rightarrow PL$		
STA (ab)	$A \rightarrow (ab)$	AEab	3		S – 2 → S		
STA (U)	A → (U)	2E	1				
STA (X)	$A \rightarrow (X)$	0E	1	VHS i	if H = 1,	C7 i	2
STA (Y) STA UH	A → (Y) A → UH	1E 28	1		$PH \rightarrow (S - 1), PL \rightarrow (S)$		
STA UL	A → UL	26 2A	1		(FFab) → PH		
STA OL	A → XH	08	1		$(FFab + 1) \rightarrow PL$		
STA XL	A → XL	0A	1		$S - 2 \rightarrow S$		
STA YH	A → YH	18	1	VMJ i	$PL \rightarrow (S), S-1 \rightarrow S$	CD i	0
STA YL	A → YL	1A	1	VNJI	$PH \rightarrow (S), S-1 \rightarrow S$		2
STX P	Х → Р	FD 5E	2		$(FFab) \rightarrow PH$		
STX S	X → S	FD 4E	2		(FFab+1) → PL		
STX U	X → U	FD 6A	2	VVS i	if $V = 1$ ,	CF i	2
STX X	$X \rightarrow X$	FD 4A	2		$PH \rightarrow (S-1), PL \rightarrow (S)$	0.1	E C
STX Y	$X \rightarrow Y$	FD 5A	2		(FFab) → PH		
TIN	$      (X) \rightarrow (Y),  X+1 \rightarrow X, Y+1 \rightarrow Y $	F5	1		(FFab+1) → PL S – 2 → S		
TTA	T → A	FD AA	2	VZR i	if Z = 0, PH → (S – 1), PL→(S)	C9 i	2
VCR i	if C = 0, PH → (S – 1), PL → (S)	C1 i	2		(FFab) →PH (FFab+1) →PL S – 2 →S		
	(FFab) → PH (FFab+1) → PL S – 2 →S			VZS i	if Z = 1, PH → (S – 1), PL→(S)	СВі	2
VCS i	if C = 1,	C3 i	2		(FFab) →PH (FFab + 1) →PL		
	PH → (S – 1), PL → (S) (FFab) → PH (FFab+1) → PL S – 2 → S			Esdio /hark	S – 2 →S		
		<u>C0</u>	4				
VEJ (CO)	PL → (S), S – 1 → S PH → (S), S – 1 → S	C0 C2	1 1				
VEJ (C2) VEJ (C4)	(FFab) → PH	C2 C4	1				2 24
VEJ (C6)	$(FFab + 1) \rightarrow PL$	C6	1	0 10 10			
VEJ (C8)	, , .	C8	1				
VEJ (CA)		CA	1		3 <b>60 60 60 60 60</b> 8		
VEJ (CC)		CC	1		د شده محمد محمد م		
VEJ (CE)		CE	1			1000 M	
VEJ (D0)		D0	1				
VEJ (D2)		D2	1	NUMERIC (	OP-CODE LIST		
VEJ (D4)		D4 D6	1 1	The foll	lowing list presents the	PC-2 machine I	anguage
VEJ (D6) VEJ (D8)		- D8	1		numerically and includ		
VEJ (D8) VEJ (DA)		DA	1		ne op-codes. Numeric v		
VEJ (DC)		DC	t		t have no valid op-code		
<u> </u>							

Hex Value	Decimal Value	Opcode	
00	00	SBC XL	
01	01	SBC (X)	
02	02	ADC XL	
03 04 05	03 04 05		Can hat
06 07	06 107 08	CPA XL CPA (X) STA XH	1001
09	09	AND (X)	
0A	10	STA XL	
0B	11	ORA (X)	
OD OE OE	12 13 14 15	DCS*(X) + EOR (X) - STA'(X) - BIT (X)	10 10 10 10 10 10 10 10 10 10 10 10 10 1
10	16	SBC YL	
11	17	SBC (Y)	
12 13	18 19 720 - 19		
15 16 17 18	21 22 	LDA (Y) CPA YL CPA YL STA YH	A. CALL
19	25	AND (Y)	
1A	26	STA YL	
1B	27	ORA (Y)	
10	29	DCS (Y)	and a provide a state
1D	29	EOR (Y)	
1E	30	STA (Y)	
Jf	31	BUT (Y)	
20	32	SBC UL	
21	33	SBC (U)	
22 23	34 35 36	ADC UL ADC (U)	
25	37	LDA (U) .	No. A Statistical
26	38	CPA UL ;	
27	39	CPA (U) :	
28	40	STA UH	
29	41	AND (U)	
2A	42	STA UL	
2B	43	ORA (U)	The second
20	44	<b>DC3 (U)</b>	
2D	45	EOR (U)	
2E	46	STA (U)	
2F	47	BIT (U)	
38	56	NOP	5
40	64	INC XC	Statistical and
41	65	SIN X	
42	66	DEC XL	
43	67	SDE X	
44	68	INC X	0006
45	69	LIN X	
46	70	DEC X	
47	71	LDE X	Use and mark
48	721	LDI XH,T	
49	731	ANI (X),T	
4A 1	741	LDI XL,T	
4B 1	751 252	DBh(X),T	
4C i	76 i	CPI XH,i	2.00
4D i	77 i	BII (X),i	
4E i	78 i	CPI XL,i	
4F i	79 i	ADI (X),i	
50	80 81		
52	82	DEC YL	Contraction of Contraction
53	83	SDE Y	
54	84	INC Y	
55	85	LIN Y	0.00
56	86	DEC Y	
57	87	LDE Y	
58 1 5	883 1	EDI YH1	HIGHLIGHT
59 i	891	ANI (Y)1	
5A i	901	LDI YL1	
5B i	911	ORL (Y)1	
5C i	921	CPI YH1	

Hex Value	Decimal Value	Opcode
5D i	93 i	BII (Y),i
5E i	94 i	CPI YL,i
5F i	95 i	ADI (Y),i
60 61	96 97	INC UL SIN U
62	98	DEC UL
64	100	INC U
65 66	101	DEC U
67 68	103	
, 69 i	105.1	. ANI (U).L
6A 1	106 i 107 i - 107 i -	LDI UL,
6C i 6D i	108 i 109 i	CPI UH.) BII (U).i
6E i 6F i	110 i 111 i	CPI UL.i ADI (U).i
		ADI (0),i
80. 81	120110	BCR+1
-82 -83	130100 4	ADC XH
84	132	LDA XH
85 i 86	133 i 134	BHR + I CPA XH
87 i 88 i 45 a 4	135 i	BHS + i
891 8A	137 i 138	BZR + 1 RTI
8B.1	- 139.4	BZS+12
8C 8D i	140 141 i	DCA (X) BVR + i
8E i 8F i	142 i 143 i	BCH + i BVS + i
	44	
90	1451	BCR-i
92 93 interior	146	ADC YH
94 95 i	148 149 i	LDA YH BHR - i
96 97 i	150 151 i	CPA YH BHS - I
1991	1591 2 2 2 2 2 2 2	BZR
9A 9B i	154	RTN BZS-i
90 i	157	BVR - i
9E i 9F i	158-i 159 i	BCH - i BVS - i
96.1		
All a b	161 a b	SBC UH T
A2 A3 a b	162 163.a.b.	ADC UH
A4 A5 a b	164 165 a b	LDA UH LDA (ab)
A6	166	CPA UH
A7 a b	167 a b	CPA (ab)
A9 a b.	169 a b 170 j i	AND (ab)
AB a b	audziaba as	ORA-(ap)
ADab	172 173 a b	DCA (U) EOR (ab)
AEab AFab	174 a b 175 a b	STA (ab) BIT (ab)
28107555	1770	CEASE PERSON
B3 i	1791	ADI A
85 i 87 i	181 i	LDI A,I
B8 B9 i	184 185 i	RPV ANLA,i
BA i j BB i	186 i j 187 i	JMP i.j ORI A.i
"BDJ	1891	SIP
BE 11 BE 1	191	BILA

Hex Value	Decimal Value	Opcode
C0 C1 i	192 193 i	VEJ (C0) VCR i
C2 C3 i	194 195 i	VEJ (C2) VCS i
CH PART	196 197 i	THEY (C4)
C6 C6	1 198	YHR i VEJ (C6)
C71 C8	200 199 100 100 100 100 100 100 100 100 1	VHS1 VEJ (C8)
C9 i CA	201	VZR i VEJ (CA)
CB i	203 i	VZS i
CO.I.	205 7	Z VMJ1
ICE CE	206	VEJ (CE)
D0	208	VEJ (D0)
D1 D2	209 210	ROR VEJ (D2)
D3	211	DRR (X)
05 .	1213. x 5 3	BAY VEAUDARS
D6 D7	101157 4-24	VEJ (D6)
D8 D9	216 217	VEJ (D8) SHL
DA DB	218 219	VEJ (DA) ROL
DC US	220-23	LINC A
DE	222	VEJ (DE)
DE		LASE DEC A
E0 E1	224 225	VEJ (E0) SPU
E2 E3	226 227	VEJ (E2) RPU
E4 See	228	VEJ (E4)
E6 E8	232	VEJ (E6) VEJ (E8)
EA abi	234 233 a fue	VEJ (EA)
EB a b i EC	235 a b i 236	ORI (ab). VEJ (EC)
ED a b i	237 a b i	Bll (ab).i
EFADL	239 a Ai	ADI (abi i
F0 F1	240	VEJ (FO)
F2	241 242	AEX VEJ (F2)
F4	244	VEJ (F4)
F6 E7	246	VEJ (F6) CIN
F9 FB	251 251	SEC
	AT-253 07-34	
FD 01 4 2 FD 03 2	* 253 03 253 053	ADC #(X)
FD 05	253.07	CPA H(X)
FD 08 FD 09	253 08 253 09	AND #(X)
FD 0A FD 0B	253 10 253 11	POP X ORA #(X)
FD 0C	253 12 4 24	ECR #X
ED OF	253 14	
	253-15	BIT #(X)
FD 11 FD 13	253 17 253 19	SBC #(Y) ADC #(Y)
FD 15 FD 17	253 21 253 23	LDA #(Y) CPA #(Y)
FD 18	253.24	AND #(Y)
FD 1A	253 26	POP Y
FD 1C FD 1D	253 28 253 29	DCS #(Y) EOR #(Y)
FUTU	200 29	EUR #(1)

Hex Value	Decimal Value	Opcode	Hex Value	Decimal Value	Opcode	Hex Value
FD 1E FD 1F	253 30 253 31	STA #(Y) BIT #(Y)	FD 59 1 FD 5A FD 5B i	263 89 (**** 253 90 253 91 1	ANI #(Y),i* STX Y ORI #(Y),i	FD A9 a b FD AA FD AB a b
FD 21 FD 23 FD 25 FD 27	253 33 253 35 253 37 253 39	SBC #(U) ADC #(U) LDA #(U) CPA #(U)	ED 5D 1 FD 5E FD 5F i	253 93 <u>1-6</u> 253 94 253 95 i	BII #(Y),i STX P ADI #(Y),i	FD AC FD AD a D FD AE a b FD AF a b
FD 28 FD 29 FD 2A FD 2B	253 40 253 41 253 42 253 43	LDX U AND #(U) POP U ORA #(U) DCS #(U) 3	FD 60 FD 62 FD 69 1 FD 6A	253 96 253 98 253 105 1 253 106	ANC UH DEC UH ANI #(U),I STX U	FD B1 FD BA FD BE
FD 2C FD 2D FD 2E FD 2F	253 44 253 45 253 46 253 47	EOR #(U) STA #(U) : BIT #(U) :	FD 6B i FD 6D i FD 6F i	253 107 i 253 109 i 253 111 i	ORI #(U),i BII #(U),i ADI #(U),i	FD C0 FD C1 FD C8 FD CA
FD 40 FD 42 FD 48	253 64 253 66 253 72	INC XH DEC XH LDX S	FD 87 FD 88 FD 8A FD 8C	253 129 253 136 253 138 253 140	SIE PSH X POP A DOA #(X)	FD CC FD CE
FD 49 FD 4A FD 4B i FD 4C	253 73 253 74 253 75 i 253 76	ANI #(X).i STX X ORI #(X).i OFF		253 142 253 162 253 156	CDV	FD D3 FD D7 FD DA FD DE
FD 40 i <. FD 4E FD 4F i	253 77.1 253 78 253 79 i	BII #(X),i	FD A1 a b FD A3 a b	253 161 a b 253 163 a b	SBC #(ab) ADC #(ab)	FD E9 a b i FD EA FD EB a b i
FD 50 FD 52 ED 58	253 80 253 82 253 88	DEC YH LDX P	FD A5 a b FD A7 a b	253 165 a b 253 167 a b 5 253 168 5	LDA #(ab) CPA #(ab)	FD EC FD ED a BI FD EF a bi

Hex Value	Decimal Value	Opcode
FD A9 a b FD AA FD AB a b FD AC	253 169 a b 253 170 253 171 a b 253 172	AND #(ab) TTA ORA #(ab) DCA #(U)
FD AD a b FD AE a b FD AF a b	253 173 a b 253 174 a b 253 175 a b	EOR #(ab) STA #(ab) BIT #(ab)
FD B1 FD BA FD BE	253 177 253 186 253 190	HLT ITA RIE
FD C0 FD C1 FD C8 FD CA FD CC FD CC FD CE	253 192 253 253 193 253 200 253 202 253 204 253 206	HOP SDP PSH A ADR X ATP AMO
FD D7 FD DA	253 211 253 215 253 218 253 218	DRL #(X) ADR Y
FD E9 a b i FD EA FD EB a b i FD EC	253 233 a b i 253 234 253 235 a b i 253 236 3253 237 a b i	ANI #(ab),i ADR U ORI #(ab),i ATT
FD EF a bi	253 239 a b 1	ADJ #(ab)

#### HOW DO I USE ALL THIS?

The primary advantage of machine language over BASIC is speed. Your PC-2 has a very complete BASIC so there really isn't a lot of reason to program in machine language unless you are looking for a speed advantage. Let's look at a couple of programs which will demonstrate how fast machine language is compared to BASIC.

What we will do is write a BASIC program which will reverse each graphic point on the PC-2's LCD display. Any point which is black (on) will be turned white (off) and any point which is off will be turned on. We will then show you a similar program in machine language. This should let you compare the speeds of the two languages.

First the BASIC program:

```
200 WAIT Ø
210 CLS
220 GCURSOR 3
      REM SHIFT PRINTING RIGHT SLIGHTLY
230 PRINT "Microcomputer News"
240 FOR I=0 TO 155
     : REM GRAPHIC COLUMNS
250 GCURSOR I
     : REM SET GRAPHIC CURSOR
260 A=POINT I
     : REM STORE COLUMN VALUE
270 B=0
     : REM NEW COLUMN - ALL POINTS OFF
280 FOR J=6 TO Ø STEP -1
     : REM EXAMINE DOTS
290 C=INT(A/2^J)
     : POINT ON OR OFF (1 OR Ø)
300 IF C=0 LET B=B+2^J
     : REM TURN ON IF OFF
310 A=A-C*2^J
     : REM GET READY FOR NEXT POINT
320 NEXT J
     : REM DO NEXT DOT
33Ø GPRINT B;
     : REM PRINT REVERSED COLUMN
```

#### 34Ø NEXT I : REM DO NEXT COLUMN 35Ø GOTO 35Ø

To use the program, enter it into your PC-2. Change line 230 to print what ever you wish on the LCD. When you run the program, the LCD will be reversed one column at a time from left to right.

Lets look at a machine language program to do the same thing:

```
10 WAIT Ø
20 CLS
30 GCURSOR 3
40 PRINT "TRS-80 PC-2"
50 POKE 18409, 72, 118, 74, Ø, 5, 189, 255, 65, 78, 78, 153, 8
60 POKE 18421, 76, 119, 139, 6, 72, 119, 74, Ø, 158, 18, 154
80 CALL 18409 COTO 36
90 NEXT I
```

Looks kind of like a BASIC program doesn't it?

With the PC-2, you will normally use BASIC as a "vehicle" for getting the machine language routine into the computer and then executing it.

Lines 10-40 of this second program look a lot like the first four lines of our first program, and they do the same things housekeeping and getting something on the LCD so the program can reverse it.

Lines 50 and 60 contain the actual machine code for our program. POKE is a PC-2 command which tells the computer to "poke" values into memory. The first value following POKE (18409 and 18421) tells the computer where in memory to start poking and the remaining values are the values to be POKEd into successive memory locations.

The CALL statement in line 80 tells the PC-2 to "jump" to the memory location specified (18409) and begin executing the program it finds there. If you have the computer jump to a memory location and the location does not begin a valid program, your PC-2 may freeze or perform in an unpredictable manner.

The GOTO 100 statement in line 100 "freezes" the LCD and lets you see the result of the reversal.

If you have entered and RUN the second program, you should have noticed that your message was printed on the display and then, almost instantly, the LCD was reversed. Quite a bit faster than BASIC's many seconds to reverse the screen.

This second program was copied from pages 62 and 63 of your PC-2 Owner's Manual. Add lines 70 and 90 from those pages to see multiple reversals. I numbered the first program in so that both programs can be in memory at the same time for comparisons of their speed.

#### DISASSEMBLY

You may be curious about how the machine code in lines 50 and 60 are able to reverse the display. To find out, we need to "disassemble" the machine code. The term "disassemble" means to take the hexadecimal (hex) or decimal values which represent a machine code program and to translate those values into more recognizable assembly language operation codes (op-codes.) Once you have the op-codes you will be better able to understand the logic that makes the program work.

Here is how I went about disassembling the machine code from lines 50 and 60:

- 1. Find the first value which represents an instruction to the computer. This is the value 72 in line 50. We know that this is a decimal value because a hex value (on the PC-2) is preceded by an '&'.
- 2. Locate the value 72 in the numeric op-code list. Remember that the decimal values are in the second column. The listing looks like this:

Hex Value	Decimal Value	Op-Code
48 i	<b>72</b> i	LDI XH.i

The Op-code is LDI XH, i.

- 3. The 'i' in the op-code tells us that this instruction requires another value to be complete.
- 4. A quick check in the alphabetic listing gives this listing for LDI XH,i:

Mnemonic	Symbolic Operation	Hex Op-Code	Byte
LDI XH.i	i → XH	48 i	2

Mnemonic is just another word for op-code. The symbolic operation tells us that the value 'i' is stored into 'XH' (the high 8-bits of the 16-bit X register). We already knew the Hex Op-Code. The 'Byte' information tells us that this instruction requires two bytes (two values.)

Since this command requires a second value, we go back to line 50 in the BASIC program and get the next value (118).

5. I now have two values (72 118) which represent an instruction to the computer. The instruction translates as: Load the high portion of the X register with the decimal value 118.

6. I would now go back to line 50, get the next available value (74) and continue with steps 2-5 until I had used all of the available values in lines 50 and 60.
The result of the disassembly is:

	· · · · · · · · · · · · · · · · · · ·			
Decimal	Hex	Op-Code		
Values	Codes	Translation		
72 118	48 76	LDI XH. 76H		
74 0	4A 00	LDI XL. 00H		
5	05	LDA (X)		
189 255	BD FF	EAI FFH		
65	41	SIN X		
78 78	4E 4E	CPI XL. 4EH		
153 8	99 08	BZR - 08H		
76 119	4C 77	CPI XH. 77H		
139 6	8B 06	BZS + 06H		
72 119	48 77	LDI XH. 77H		
74 0	4A 00	LDI XL. 00H		
158 18	9E 12	BCH – 12H		
154	9A	RTN		

You should have noticed that I included the hex equivalents of the decimal values as I went along, and noticed that I used the hex values in my disassembled list (with an 'H' after those values for clarity.) The reason for doing this is that it will make comparisons with the PC-2 memory map a little easier. Also, most assembly language listings you read will use hex, so now is the time to start getting used to hex codes (if you aren't already.)

The simplest way of getting the hex codes is to get them from the numerical listing of op-codes that was presented earlier in this article.

Great, you say, but what do I do with all of this stuff? We will look at each line of the listing and see if we can make sense of it. To help the process, I am going to give each line a number (starting with 100 and incrementing by 10) to make referring to the lines a little easier.

Line	Decimal	Hex	Op-Code
100	72 118	48 76	LDI XH. 76H
110	74 0	4A 00	LDI XL, 00H
120	5	05	LDA (X)
130	189 255	BD FF	EAI FFH
140	65	41	SIN X
150	78 78	4E 4E	CPI XL, 4EH
160	153 8	99 08	BZR – 08H
170	76 119	4C 77	CPI XH, 77H
180	139 6	8B 06	BZS + 06H
190	72 119	48 77	LDI XH, 77H
200	74 0	4A 00	LDI XL, 00H
210	158 18	9E 12	BCH – 12H
220	154	9A	RTN

- Lines 100 and 110 load the X register with the hex value 7600.
- Line 120 then tells the computer to load the A register with the value stored in the memory location that the X register is pointing to (7600). A quick glance at the PC-2 memory map (March MCN, pg. 26) shows us that the memory locations beginning at 7600H and continuing to 764DH are part of the PC-2's LCD display. What the computer has done is to look at the first byte of LCD memory (which corresponds to the first column of dots in the main LCD display area) and then place a copy of the value in that location into the MPU's A register.
- Line 130 tells the computer to take the value in the A register and exclusive OR (XOR) it with the immediate value FFH. The bit pattern for FFH is: 1111 1111.

The exclusive OR operation compares each bit of the display value (stored in A) with a one bit from the FFH (a solid black, all on, column). If both bits are ones the computer stores a zero (0). If one bit is a one and the other is a zero, the computer stores a one. The net result is that after the EAI (XOR) operation, the A register contains a reversed copy of the original display byte.

Line 140 contains the one byte instruction SIN X. This single instruction tells the computer to take the value which is currently in the A register (our reversed column image) and store that value in the memory location pointed to by the X register.

If you remember (the computer does), this is currently the first byte of LCD RAM. Once the value from A has been stored, the computer will add one to the value currently in the X register.

Let's pause a moment and see what has happened. With only eight bytes of memory we have told the computer where the first column of LCD memory is (7600H), we have made a copy of that column, reversed the copy, stored the result back into the first column of LCD memory (7600H) and we have incremented our counter (the X register) so that it now points to the second column of the LCD. No wonder machine language is so fast!

Line 150 tells the computer to compare the lower 8-bits of the X register with the value 4EH. The computer will set its 'flags' based on whether the value in XL is 4EH or not.

Recall that the X register is pointing to LCD memory. A glance back to the PC-2 memory map shows us that if X contains 764EH, it is pointing just past the end (764DH) of LCD display sections 1 and 3.

Line 160 instructs the computer to examine the flags which were set by the CPI instruction in line 150. If the Z flag is zero (Z = 0), meaning that XL did NOT contain the value 4EH, then the computer is instructed to count backwards eight bytes and continue executing the program from that point. If Z = 1 the computer will continue to the instruction in line 170.

To count back eight bytes the way the computer will do it, we have to understand that the program counter (which is what will be reduced by eight) is already pointing to the first byte of the instruction in line 170. Count back eight from that point. You should have stopped on the 05H in line 120. The computer would continue executing instructions beginning with line 120.

What the programmer did was to create a loop. The purpose of the loop is to have the computer move one byte at a time through the memory of LCD chips 1 and 3 (7600H - 764DH) reversing each byte in memory as the computer comes to them.


Line 170 tells the computer that if the value in XL was 4EH (from the test and compare in lines 150 and 160), then test the value in XH (the upper 8-bits of X) to see if a 77H

is present. The first time the computer executes line 170 the value in XH will be a 76H (put there in line 100.)

- Line 180 tells the computer to move its program counter forward six bytes if the value in XH WAS a 77H. Remembering that the program counter is currently pointing to the first byte in line 190, adding six would move the pointer forward to the single byte in line 220.
- Line 190 is executed only if the value XH was not a 77H.
- Line 200 will put a 00H into XL. A quick glance at the memory map shows us that 7700H if the first byte of LCD display memory for chips 2 and 4.
- Line 210 tells the computer to subtract 12H (18 decimal) from its current program counter value. Since the program counter would be pointing at the 9AH in line 220, moving back 18 decimal would make the program counter point to line 120 again.

We already know that this will cause the computer to move through this new section of LCD memory (starting at 7700H this time) until the value in XL reaches 4EH. When XL reaches 4EH (this would be the second time), the computer would find 77H in XH (line 170) and the program counter would be moved forward to point at line 220 (line 180).

Line 220 is very important in any program which began by BASIC executing a CALL command. If you will look back to the BASIC program which loaded the machine code into memory, you will find the CALL command in line 80. The purpose of the RTN instruction in line 220 of our machine language program is to return control of the computer to BASIC and the program which contained the CALL command. If you forget to do this, you may have to push the ALL RESET button on the back of the PC-2 to regain control of the computer.



## PC-2 Assembly Language–Part 5

By Bruce Elliott

This is the fifth in a series of articles which describe the MPU (microprocessor unit) used in the Radio Shack PC-2 pocket computer. It is our intention to include specific information about the 8-bit CMOS microprocessor, the machine code used by the microprocessor, as well as information about the PC-2 memory map, and certain ROM calls which are available. Please realize that much of what we are talking about refers to the overall capabilities of the MPU, and does not imply that all of these things can be done with a PC-2.

The information provided in these articles is the only information which is available. We will try to clarify any ambiguities which occur in the articles, but cannot reply to questions outside the scope of these articles. Further, published copies of TRS-80 Microcomputer News are the only source of this information, and we will not be maintaining back issues. Parts One, Two, Three and Four of this series were published in the March, April, May, and September 1983 issues, respectively.

The first three articles described the MPU used in the PC-2, including information on the MPU's structure and its machine language. We also gave you details on the PC-2 memory map and the locations of ROM routines which are available. In the fourth article we presented two lists to make finding a particular machine language instruction easier. We also provided some information on how you might begin to use the information we have published. In this fifth article we want to present information on how to create your own machine language routines, and begin describing how to use the PC-2 ROM calls which are available.

#### **CREATING YOUR OWN PROGRAMS**

Last month we looked at an existing machine language program and described a procedure (disassembly) for determining how the program did what it was supposed to do. This month I want to define a program and then describe the procedure for creating a workable program that fits the definition. To make things simple, the program we are going to design will do only one thing—display on the LCD the key you press on the keyboard. I know that this program may sound silly. After all, doesn't the PC-2 automatically display the key you press? The answer is no, it doesn't. Try using the INKEY\$ command. With INKEY\$, if you want the character displayed you must display it yourself.

What we are really doing is designing a program which will accept characters from the PC-2 keyboard and display them on the LCD. This program should show you how to do three important things in assembly language: first, how to get information from the keyboard into the computer; second, how to take information that is in the computer and display it on the LCD; and third, how to use the PC-2's ROM subroutines. In Part 1 of this series (March, 1983, pg. 26) we published a PC-2 memory map. It is in this section of PC-2 memory that we find ROM subroutines.

#### WHY DO ROM SUBROUTINES EXIST?

In general, any computer consists of similar basic parts. To function, a computer must have a processing unit, input and output functions, working memory to store temporary results, and some sort of control mechanism or program.

In the PC-2, the processing unit is the MPU which we have been describing in this series. The input function is handled primarily by the keyboard, and the output function is handled primarily by the LCD. The working memory is RAM (Random Access Memory), and the control mechanism is in the form of programs stored in ROM (Read Only Memory).

In order to make the PC-2 behave so that you can use it. the manufacturer wrote an operating system to control the various functions of the computer. Part of this operating system is instructions which control the keyboard, the LCD, and BASIC. This is where ROM subroutines come from. To function properly, the PC-2 has to have a routine which looks at the keyboard and stores any key which may be pressed. Likewise, there has to be a routine somewhere which takes a character and displays it on the LCD. The PC-2 memory map tells us where some of these routines are located, and we will use this information to create our machine language program.

### IS THIS INFORMATION AVAILABLE ON OTHER COMPUTERS?

Radio Shack has received permission from the original manufacturer of the PC-2 to disclose the information which we are presenting in this series of articles. The information is fixed, and we do not expect it to change.

If you happen to own a different TRS-80 you may have tried to get similar information for that computer and you were told "I am sorry, but we cannot provide you with that information." Why? Well, there are two major reasons. The first and largest reason is that most computers are evolving products. As a computer evolves, the contents of its operating systems also change. If we give you information about where a particular routine is located in the first version of a program or operating system, you are going to expect that information to be true in the second version of that program or operating system also. With few exceptions, every change of a machine language program such as an operating system means a relocation of ALL of the contents of that program.

Because the contents of programs are subject to change with each revision, what Radio Shack typically does is to publish certain "published entry points." These published entry points won't normally change, even if the rest of the program does change. Other than the published entry points, Radio Shack, in general, will not provide you with other information about the contents of the program. Using only published entry points protects your software from becoming obsolete as soon as Radio Shack issues a new version of the program.

The second major reason for not providing the information is that Radio Shack often does not have permission from the copyright holder to release the information. As an example, Microsoft BASIC on any of our machines is owned by Microsoft. Since Microsoft owns the code, they have the right to tell us what we can and cannot publish.

#### BACK TO THE PC-2

The stated function of our machine language program is to accept keyboard entries and display the pressed key on the LCD.

A quick glance at the memory map for System Program ROM shows two keyboard scan routines and two routines which output single characters to the LCD.

E243H Keyboard Scan-Wait for Character

E42CH Keyboard Scan-No Wait

ED4DH Output one character to LCD and increment cursor position by one

ED57H Output one character to LCD

(Remember that the H after the address, as in E243H, indicates that the number is in Hexadecimal notation and not decimal.)

E243H

My information on the E243H Keyboard scan routine tells me that the PC-2 will wait for a key to be pressed. Once a key has been pressed, the key's code will be placed in the MPU Accumulator. If a key is not pressed within about seven minutes, the PC-2 will be turned off automatically. Once power-down has occurred, pressing the  $\bigcirc N$  key will return the computer to the keyboard scan routine.

E42CH

The information on the E42CH routine states that if a key has been pressed, the key code will be in the accumulator. If a key has not been pressed the accumulator will contain 00H.

ED4DH

To output a character using ED4DH, the ASCII code of the character to be displayed is placed in the accumulator and the routine is executed. The character will be placed at the current cursor position, and then the cursor position will be updated.

The current cursor position is stored in memory location 7875H. According to our information, if the old cursor position (before the call to ED4DH) was less than 96H the new cursor position (stored in 7875H) will be the old position plus 6H. If the old cursor position was 96H or greater, the new position will be 00H.

ED57H

To display a character using the ROM routine at ED57H, place the ASCII value of the character to be displayed into the accumulator and execute the ED57H routine. The character will be displayed at the current cursor location and the cursor position will not be updated.

#### LET'S WRITE THE PROGRAM

I try to program conservatively when I use machine language. What I mean by this is that I try to disturb as few things as I can. So. the first part of my program will "save the MPU registers." What I mean by this is that I will save a copy of the various registers so I can restore the MPU when I am finished with my program. This is done by using the appropriate push (PSH) instructions to "push" the register values onto the stack.

C8	PSH	A	
88	PSH	Х	
98	PSH	Y	
A8	PSH	U	
	C8 88 98 A8	88 PSH 98 PSH	88 PSH X 98 PSH Y

Now that I have saved a copy of the registers. I want to set the PC-2's cursor position to the left side of the LCD. This would make the cursor position (stored in 7578H) zero (0).

B5	ØØ	LDI	A,	ØØH
4A	75	LDI	XL,	75H
48	78	LDI	XH,	78H
ØE		STA	(X)	)

Notice that I used three LoaD Immediate (LDI) instructions. The first LDI puts the cursor position (00H) into the MPU's Accumulator (A register.) The next two LDIs load the X register with the address which stores cursor position (7578H). The fourth instruction (STA) tells the MPU to put the value currently in the A register into the memory location which is currently in the X register.

Now that the cursor is where I want it, it is time to get a keystroke from the keyboard. Since the only thing I want to do is to get a keystroke, I choose to use the routine which waits for a key to be pressed before returning. A ROM routine is executed by using the Subroutine JumP (SJP) command.

BE E2 43 SJP E243H

We learned earlier that once a key is pressed, the PC-2 stores the ASCII value of the key in the A register. Both display routines I am considering require the ASCII value of the character I want displayed to be in the A register. Since the keyboard scan routine already put the ASCII value in the A register, all I need to do is use a subroutine jump to the proper display routine.

BE ED 4D SJP ED4DH

I chose to display each character in cursor position 0, so I used the display routine at ED4DH.

The purpose of this program was to get a character from the keyboard and to display it on the LCD. My program has done that, so I restore the registers by POPping their values (in reverse order) off the stack.

FD	2A	POP	U
FD	1 A	POP	Y
FD	ØA	POP	X
FD	8A	POP	Α

There is one final task which any machine language program which is called from BASIC (as this one will be) must perform and that is to return control of the PC-2 to BASIC. This is accomplished by executing a return command.

9A RTN

Here is the completed machine language program along with various comments so I can remember what is happening.

FD	C8	PSH	Α	'Save	Registers
FD	88	PSH	х		
FD	98	PSH	Y		

FD	A8	PSH U	
B5	00	LDI A, ØØH	'Cursor Position
4A	75	LDI XL, 75H	'Cursor Storage
48	78	LDI XH, 78H	Location
ØE		STA (X)	'Store Cursor
BE	E2 43	SJP E243H	'Read Keyboard
BE	ED 4D	SJP ED4DH	'Display Character
FD	2A	POP U	'Restore Registers
FD	1A	POP Y	•
FD	ØA	POP X	
FD	8A	POP A	
9A		RTN	'Return to BASIC

#### TURN IT INTO A BASIC PROGRAM

Now that I have the machine code for my program, I need a way to get the program into the PC-2 and executed. A very straight forward way to do this in the PC-2 is to put the machine language program into a BASIC program shell like the following:

```
10 WAIT Ø
20 DATA &FD, &C8, &FD, &88
30 DATA &FD, &98, &FD, &A8
40 DATA &B5, &00, &4A, &75
50 DATA &48, &78, &ØE
60 DATA &BE, &E2, &43
70 DATA &BE, &ED, &4D
80 DATA &FD, &2A, &FD, &1A
90 DATA &FD, &ØA, &FD, &8A
100 DATA &9A
110 M=16999
120 FOR I=1 TO 30
130 READ A
140 POKE M+I, A
150 NEXT I
160 M=M+1
170 PRINT "
                  READY"
180 CALL M
190 GOTO 180
```

Line 10 simply sets the PC-2 PRINT command delay time to 0.

Lines 20-100 contain DATA statements into which I have placed the hexadecimal values for my machine language

**Op-Code** Suggested Name Add with Carry ADC ADI Add Immediate DCA Decimal Add ADR Add Register SBC Subtract with Carry SBI Subtract Immediate DCS **Decimal Subtract** AND AND Accumulator ANI AND Immediate ORA **OR** Accumulator ORI OR Immediate EOR Exclusive OR Accumula Exclusive OR Accumula Immediate INC DEC Increment Decrement CPA Compare Accumulator CPI Compare Immediate BIT Bit BII **Bit Immediate** LDA LDE Load Accumulator Load and Decrement LIN Load and Increment Load Immediate LDX STA Load X Store Accumulator SDE Store and Decrement SIN Store and Increment STX Store X

program. Notice the use of a leading '&' to indicate that the values are in Hex.

Line 110 contains the address (minus one) where I will begin storing the machine language program in memory.

Lines 120-150 POKE the machine language routine into PC-2 RAM memory. Line 160 updates the memory pointer from line 110 so that it contains the actual starting address of my routine (17000 decimal).

Line 170 tells me that the machine language program has been put into memory and will begin executing with the next instruction.

Line 180 tells BASIC to turn control of the PC-2 over to the machine language program which begins at location M (my memory pointer). The PC-2 will set the cursor position to zero, wait for a key to be pressed on the keyboard, display the proper character and return to BASIC.

Line 190 tells BASIC to go back to line 180 and execute the machine language program again.

#### THAT IS ALL THERE IS TO IT!

If you have followed this series of articles all the way through, you now have enough information about the PC-2 and how it operates to begin writing your own programs in machine language.

Next month we plan on giving you some additional information about the various ROM subroutines which are available to you in the PC-2.

#### A CLOSING GIFT

. . .

Operation codes (op-codes, mnemonics) are short names which programmers give to machine language commands to make them more readable, and more rememberable. We have given you several lists with op-codes and have provided some detail on what the commands do. At least one person has asked "How am I supposed to pronounce those funny looking things?"

Below is a listing of the various PC-2 op-codes and a recommended "name" or pronunciation for each.

	Op-Code	Suggested Name	Op-Code	Suggested Name
2.5	PSH	Push	HLT	Han Han
	POP	Pop	OFF	OFF
	ATT	Accumulator to T Register	JMP	Jump : Start Barris
	TTA	T Register to Accumulator	BCH	Branch
a martin	TIN	Transfer and Increment	BCS	Branch Carry Set
	CIN	Compare and Increment	BCR	Branch Carry Reset
	ROL	Rotate Left	BHS	Branch Half Carry Set
	ROR	Rotate Right	BHR	Branch Half Carry Reset
	SHL	Shift Left	BZS	Branch Zero Set
	SHR	Shift Right	BZR	Branch Zero Reset
and the second	DRL	- Decimal Rotate Left	BVS	Branch Overflow Set
7	DRR	Decimal Rotate Right	BVR	Branch Overflow Reset
	AEX .	Accumulator Nibble Exchange	LOP	Loop on Positive
18.00	SEC	Set Carry	BVR LOP SJP	Subroutine Jump
34	DRR AEX SEC REC CDV	Reset Carry	VEJ VMJ	L Vector Jump
	CDV	Clear Divider	VMJ	Vector Unconditional
	ATP	Accumulator to Port	VCS	Vector Carry Set
	ITA	Port Input to Accumulator	VCR	Vector Carry Reset
	SPU	Set PU	VHS	Vector Half Carry Set
	RPU	Reset PU	VHR	Vector Half Carry Reset
	RDP	Resets display flip-flop	UTS TAXABLE	Vector Zero Set
1.43	SDP	Sets display flip flop	V7B	Vector Zero Reset
And and a second se	SPV	Set PV	VZS VZR VVS VVR	Vector Overflow Set
100	RPV	Reset PV	WR	<ul> <li>Vector Overflow Reset</li> </ul>
14 A	SIE	Set Interrupt Enable	RTN	Return from Subroutine
10.000	RIE	Reset Interrupt Enable	RTN RTI	Return from Interrupt
	AMO	Accumulator to Timer, Bit $9 = 0$	MEO	Memory Enable 0
	AM1	Accumulator to Timer, Bit $9 = 1$	ME1	Memory Enable 1
	NOP	No Operation		wentory chable 1

### PC-2 Assembly Language–Part 6

By Bruce Elliott

This is the sixth in a series of articles which describe the MPU (microprocessor unit) used in the Radio Shack PC-2 pocket computer. It is our intention to include specific information about the 8-bit CMOS microprocessor, the machine code used by the microprocessor, as well as information about the PC-2 memory map, and certain ROM calls which are available. Please realize that much of what we are talking about refers to the overall capabilities of the MPU, and does not imply that all of these things can be done with a PC-2.

The information provided in these articles is the only information which is available. We will try to clarify any ambiguities which occur in the articles, but can not reply to questions outside the scope of these articles. Further, published copies of *TRS-80 Microcomputer News* are the only source of this information, and we will not be maintaining back issues.

In this article we want to present information on some of the PC-2 ROM calls which are available.

When you are going to use a ROM call, there are four items which you want to be concerned with:

- 1. Entry Address
- 2. Entry Conditions
- 3. Exit Conditions
- 4. Flags

The Entry Address is the address you use in the CALL statement from BASIC or a SJP call from machine language.

The Entry Conditions are conditions you must fulfill if the routine is to function properly. Normally, entry conditions specify where information must be and what information you must put in the MPU registers for the routine to function properly.

The Exit Conditions tell you where you will find the result of the operation (if there is a result) or provide you with other information about how things will change as a result of using a particular ROM call.

If a ROM call makes particular changes to any of the machine's flags, this information will be noted so you can properly interpret the results you get.

#### **A CAUTION**

I have not had time to test the information which is provided below on ROM calls. The information provided is as accurate as I could make it from the materials I am working with. Test any ROM call for proper operation BEFORE you use it in a program. Remember that the 'H' following a numeral indicates hexadecimal notation.

#### **CURSOR INFORMATION**

The PC-2 cursor pointer is located at 7875H. This location is used by the PC-2 to keep track of where the cursor should be. If you are working exclusively in machine language, updating 7875H is all that is needed for cursor location. If you are working from BASIC, and wish to update the cursor location directly using POKEs or CALLs, you must also set bit 0 of location 7874H. Setting this bit from machine language can be accomplished by:

ORI 7874H, 01H

This operation is done automatically when you use the CURSOR or GCURSOR BASIC commands.

If you execute a ROM call which resets the cursor pointer and are going to return to BASIC, you must set bit 0 of location 7874H as described above.

If you wish to reset the cursor from machine language, you can use the following code:

ANI 7874H, OFEH

ANI 7875H, 00H

To increment the cursor pointer, use the following:

- If you are displaying characters: (7875H) = (7875H) + 06H
- If you are displaying graphics:

(7875H) = (7875H) + 01H

Note: (7875H) must be between 00H and 9BH

#### SYSTEM CALLS FOR THE LCD DISPLAY

Output one character to the LCD

- 1. System call address: ED57H
- 2. Entry Conditions:
  - a. The ASCII character code for the character to be displayed must be in the ACC (Accumulator) before making the call.
  - b. The location where the character will be placed is determined by the content of the cursor pointer.
- 3. Exit Conditions: The cursor pointer does not change.
- 4. Flags: Carry = 0 The cursor stays between 00H and 95H on call.
  - = 1 The cursor stays in 96H on the call.

Output one character to the LCD and increment the cursor position by one character (6H).

- 1. System call address: ED4DH
- 2. Entry Conditions: The ASCII character code for the character to be displayed must be in the ACC (Accumulator) before making the call.
- 3. Exit Conditions: If the cursor position before the call was in the range 00H to 95H, then the new cursor position equals the old position plus 6H. If the cursor position before the call was 96H or larger, then the new cursor position is set equal to zero.
- 4. Flags:
- Outputting n characters to the LCD.
- 1. System call address: ED00H = VM7 746
- 2. Entry Conditions:
  - a. The 16 bit starting address for the string to be displayed is placed in the U register (0000H < = U < = FFFFH).

- b. The length of the character string is placed in the Accumulator (01H  $\langle$  = ACC  $\langle$  = 1AH).
- c. The cursor pointer indicates where on the LCD the computer is to begin displaying the string.
- 3. Exit Conditions: The cursor pointer is updated.
- 4. Flags: Carry = 0 The cursor position is set to the rightmost end of the displayed character string on the LCD.
  - The specified character string ended in the 26th LCD column, or the string was too long to be displayed within 26 columns. The cursor will be steady, indicating the last character displayed.

The number of characters specified in the accumulator is output from consecutive addresses beginning with the address specified in the U register. The characters will be placed on the LCD beginning with the position indicated by the cursor pointer. The cursor pointer can be set from machine language, or by using the BASIC CURSOR or GCURSOR commands. If the information to be displayed exceeds the 156th dot on the LCD, the excess information will not be displayed.

Outputting n characters to the LCD beginning from character position 1.

- 1. System call address: ED3BH
- 2. Entry Conditions:
  - a. The 16 bit beginning address location of the string to be displayed is stored in the U register (0000H <= U <= FFFFH).</li>
  - b. An 8 bit number indicating the length of the character string is stored in XL (The lower half of the X register. 01H  $\langle$  = XL  $\langle$  = 1AH).
- 3. Exit Conditions:
- 4. Flags: Carry = 0 The character string has been displayed in 25 or fewer columns.
  - = 1 The character string reached or exceeded the 26th column.

Transferring 1 byte of data (1 dot column of graphic information) to the current cursor position.

- 1. System call address: EDEFH
- 2. Entry Conditions: The byte representing the graphic pattern to be displayed is placed in the accumulator.
- 3. Exit Conditions:
  - a. The data is transferred to the current cursor position, which does not change.
  - b. The contents of ACC and the X and U registers may change.
  - c. The content of the Y register will not change.
- 4. Flags:

#### DATA CONVERSIONS

Converting two bytes of ASCII code (0 - 9, A - F only) into a one byte hexadecimal value.

- 1. System call address: ED95H
- 2. Entry Conditions: The X register should contain the address of the first of two consecutive bytes in memory which contain the ASCII characters.
- 3. Exit Conditions:
  - a. The X register will be incremented by 2
  - b. The U and Y registers will be unchanged
  - c. The ACC will contain the converted hex value.
- 4. Flags:

#### DISPLAY THROUGH A BUFFER

Data can be placed into an 80-byte buffer (7BB0H - 7BFFH) and then displayed as needed by specifying the proper cursor address in the buffer.

- 1. System call address: E8CAH
- 2. Entry Conditions:
  - a. Any character string which is placed in the buffer must have a 0DH code as the last character. This means that the longest allowable character string is 79 characters plus the 0DH end code.
  - b. The Y register holds the cursor pointer for the buffer. The documentation does not specify what value goes into Y. Since Y is 16 bits long, I presume that you would use the actual memory address within the buffer.
  - c. Address 7880H contains a parameter which determines how the contents of the buffer are to be displayed:

If the binary content of 7880H is 0100 0000, then the character string stored in the buffer is output to the LCD using the content of the Y register as the cursor pointer.

Note: If the number of characters in the buffer is 26 or less, then all of the characters are displayed on the LCD starting from the left side of the LCD. The cursor pointer (7875H) has no effect on this operation. If the number of characters in the buffer is greater than 26, the character in the address specified by the Y register and the PRECEDING 25 characters are displayed on the LCD starting at the left side of the LCD.

If the binary content of 7880H is 0000 0000, then the cursor pointer in the Y register is ignored and the first 26 characters stored in the buffer are output to the LCD.

If the binary content of 7880H is 0010 0000, then numeric data stored in memory addresses 7A00H - 7A07H are output to the LCD.

Note: See below for a discussion of the 7A00H - 7A07H buffer.

3. Exit Conditions:

#### 4. Flags:

The 7A00H - 7A07H Buffer

The PC-2 documentation describes three possible sets of data for the 7A00H buffer:

#### **Decimal Values:**

- A decimal value may fall into the range 9.9999999999×10E99 = x = 9.999999999×10E99.
- 7A00H contains the exponent (negative exponents are expressed as complements:  $03H = \times 10E3$ ,  $1FH = \times 10E31$ , and FFH =  $\times 10E-1$ )

7A01H contains the sign of the mantissa (00H = +, 80H = -) 7A02H - 7A06H contains the mantissa.

7A07H contains 00H.

- Examples
- 7A00H 7A07H

00H 00H 00H 00H 00H 00H 00H 00H = 0.0

00H 00H 12H 34H 50H 00H 00H 00H = 1.2345

FEH 00H 98H 76H 54H 32H 12H 00H = 0.9876543212 08H 80H 54H 32H 00H 00H 00H 00H = -5.432 × 10 Integer Values:

An integer value may fall into the range -32768  $\langle = \times \rangle =$  32767.

7A00H-7A03H - Don't Care

- 7A04H-B2H
- 7A05H---7A06H Binary number in complements (e.g. 00H 00H = 0, FFH FBH = -5, 7FH FFH = 32767)
- 7A07H-Don't Care
- **Character Strings:**
- 7A00H-7A03H-Don't Care
- 7A04H-D0H
- 7A05H-Upper two bytes of string address in memory
- 7A06H-Lower two bytes of string address in memory
- (string address can be in the range 0000H FFFFH) 7A07H—Length of the string (range 01H - 50H)
- Note: This last set of conditions (for strings) seems to imply that a string buffer can be anyplace in memory, rather than being restricted to 7BB0H - 7BFFH. Test this before relying on it.

#### CASSETTE I/O AND CONTROL

During tape I/O activities, the paper feed action of the printer is inhibited.

Turn Tape Drive On

- 1. System call address: BF11H
- 2. Entry Conditions: Memory address 7879H is used to specify certain conditions:
  - Bit 7: 0 = CMT input port closes; select 0 for CMT input. 1 = CMT input port opens; select 1 for CMT input.
  - Bit 4: 0 = Remote 0
  - 1 = Remote 1
- 3. Exit Conditions:
- 4 Flags:

Turn Tape Drive Off

- 1. System call address: BF43H
- 2. Entry Conditions:
- 3. Exit Conditions: Remote drive 0 is turned off unconditionally. Remote drive 1 is turned off or on depending on bit 7 of an unspecified address (probably 7879H). If bit 7 is 0 the drive is OFF, and if bit 7 is a 1 then, the drive is ON. This bit can be set using the BASIC commands RMT ON and RMT OFF.
- 4. Flags:

Construct Tape Synchronization Header

The header, a 40-byte data set, consists of the synchronization header, a file name, file mode, and other data. This header is created inside the computer (addresses 7B60H -7B87H) and output to tape.

- 1. System call address: BBD6H
- 2. Entry Conditions: The file mode (00 = Machine Object, 01 = Program, 02 = Reserve, 04 = Data) must be placed in the accumulator.
- 3. Exit Conditions:
  - a. An 8 byte synchronization header will be in 7B60H 7B67H
  - b. File mode will be in 7868H
  - c. 00H characters will be placed in locations 7B69H 7B87H.

#### 4. Flags:

A program file name (16 or fewer characters) can be placed in memory locations 7B69H - 7B78H, if you wish. Address locations 7B79H - 7B87H may be used for your own purposes.

Output Tape Synchronization Header

- 1. System call address: BCE8H
- 2. Entry Conditions:
  - a. Bit seven of address 7879H must be zero and bit four will be a zero for remote 0 and a one for remote 1.
  - b. Whether the PC-2 will beep or not during cassette I/O is controlled by the BASIC commands BEEP ON and BEEP OFF, or by setting bit zero of 786BH.
- 3. Exit Conditions:
- 4. Flags:

Send a Character to Tape

- 1. System call address: BDCCH
- Entry Conditions: Character to be output is placed in the Accumulator. The call to write the synchronization header must be used before outputting data using this system call.
- 3. Exit Conditions:
- 4. Flags:

Write a tape file

Files can be written by specifying the start address of the data and the number of bytes to be output.

- 1. System call address: BD3CH
- 2. Entry Conditions:
  - a. The X register should contain the start address (0000H  $\langle = X \rangle \langle = FFFFH \rangle$ ) for the file to be written.
  - b. The U register should contain the number of bytes to be written minus one (0000H  $\langle = U \rangle \langle = FFFFH \rangle$ .
- 3. Exit Conditions: Check sum data is output at the rate of 2 bytes for each 80 bytes written. The number of check sum bytes is not included in the U register number of bytes to be output.
- 4. Flags: CARRY = 0 if Output ended normally = 1 if BREAK key was pressed

Read Tape Synchronization Header

Before the header can be read from tape, you must construct a header using the BBD6H call. This will specify the file type. If you are searching for a particular file, you may place the file name in address locations 7B69H - 7B78H. If you specify a file name, the tape will be searched for a matching name. If you do not specify a file name (file name = all 00H characters) then file names will be ignored during input.

- 1. System call address: BCE8H
- 2. Entry Conditions:
  - a. build a header with file type
  - b. specify a file name if you wish.
  - c. Set 7879H: Bit Seven = 1
- Bit Four = 0 for Remote 0
  - = 1 for Remote 1

- 3. Exit Conditions:
  - a. 7B91H 7BA0H will contain the 16 character file name (padded with 00H characters if file name was less than 16 characters)
  - b. 7BA1H 7BAFH will contain whatever was in 7B79H 7B87H when the file was written to tape.
- 4. Flags: Carry = 0 Reading finished
  - = 1 BREAK key pressed

#### Read a Character from Tape

- 1. System call address: BDF0H
- 2. Entry Conditions:
- 3. Exit Conditions: The data value read from the tape is placed in the accumulator.
- 4. Flags: Carry = 0 Byte read properly
  - = 1 BREAK key was pressed

Read a file from tape

- 1. System call address: BD3CH
- 2. Entry Conditions:
  - a. The X register contains the first memory address (0000H < = X < = FFFFH) that the file is to be loaded into.
  - b. The U register contains the number of bytes minus one (0000H  $\langle$  = U  $\langle$  = FFFFH) to be read from tape.
  - c. Address 7879H bit seven contains zero bit six = 0 for data read
    - = 1 for data verify
- 3. Exit Conditions:
  - a. Check sum information is automatically checked during tape input.
  - b. The X register contains the address of the last data byte plus one.
- 4. Flags: Carry = 0 if loading ended normally
  - = 1 abnormal end, check H and V flags
  - H = 1 if C = 1 then BREAK key pressed
  - = 0 check V flag
  - V = 1 if C = 1 and H = 0 then data in memory and the data from the tape did not verify properly.
    - = 0 if C = 1 and H = 0 then a check sum error occurred.

#### Finishing Tape I/O Activities

- When you are finished using tape I/O you should inform the system.
- 1. System call address: BBF5H
- 2. Entry Conditions: Bit seven of 7879H should be a zero to terminate data output or a one to terminate data input.
- 3. Exit Conditions:
  - a. The serial port is reset
  - b. Printer Paper Feed is enabled
  - c. Cassette motor drives are turned off.
- 4. Flags:

#### **BASIC Program Tapes**

The PC-2 creates and reads tapes for BASIC program files using the file read and write routines described here. Before the synchronization header is written to tape, the PC-2 stores the length of the program (in bytes) minus one in locations 7B85H and 7B86H. This information is then recorded as part of the synchronization information for later use in reading the file. When the header information is read back during a synchronization header read, the length information is in 7BACH and 7BADH.

#### KEYBOARD INPUT CALLS

Scan Keyboard, wait for a key to be pressed

- 1. System call address: E243H
- 2. Entry Conditions:
- 3. Exit Conditions:
  - a. Key code is in the accumulator
  - b. (SHIFT), (DEF), and (SMI) do not cause this routine to return.
  - c. Auto power off will occur after about seven minutes if no key is pressed.
  - d. If the BREAK key is entered, execute the following ANI #FO0BH, 0FDH (FDH E9H F0H 0BH FDH)
- 4. Flags: Carry 0 = Accumulator has key code

1	=	BREAK key,	Accumulator	=	0EH
---	---	------------	-------------	---	-----

	<u> </u>		
Kev	Code	Table	

\ey								
	0	1	2	3	4	5	6	7
0			SPACE	0	0	Ρ		р
1	(SHIFT)	F1	!	1	Ā	Q	a	ġ
2	(SML)	F2	"	2	В	R	b	r
2 3 4	• •	F3	#	3	С	S	С	s
4		F4	\$	4	D	Т	d	t
5		F5	%	5	Ε	U	e	u
6		F6	&	6	F	V	f	v
7	•			7	G	W	g	w
8	←	CL	(	8	н	Х	ĥ	х
9	<b>∆</b>	RCL	Ĵ	9	1	Y	i	У
Ά	Ļ	CA	+	:	J	Ζ	i	ż
В	1	(DEF)	+	;	κ	rad	k	
C D	<b>→</b>	INS	,	<	Ľ		1	
D	ENTER	DEL	-	=	Μ	π	m	
Ε	BREAK		•	>	N	Λ	n	
F	OFF	MODE	1	?	0		0	

Scan keyboard and Return

- 1. System call address: E42CH
- 2. Entry Conditions:
- 3. Exit Conditions:
  - a. If no key was pressed, accumulator = 00H
  - b. If a key was pressed, Key code is in accumulator
- 4. Flags:

#### NUMERIC FUNCTION CALLS

From the documentation, it appears that numeric functions are called with the X register pointing to 7A00H - 7A07H and the Y register pointing to 7A10H - 7A17H if Y is needed. Results appear to always be stored in 7A00H - 7A07H. Numeric data is stored in these memory areas as previously described. ONLY SCD 1

#### Two Variable Numeric Functions

Addition	X + Y→X	EFBAH	240
Subtraction	X - Y→X	EFB6H	,
Multiplication	X * Y→X	F01AH	126
Division	X / Y→X	F084H	89
Exponentiation	X∧Y→X	F89CH	

Single Variable Numeric Function

Square Root	SQR X→X LN X→X	F0E9H F161H
Logarithm	LN X→X LOG X→X	F165H
Exponentials	EXP X→X	F1CBH
	10∧X→X	F1D4H
Sine	SIN X→X	F3A2H
Cosine	COS X→X	F391H
Tangent	TAN X→X	F39EH
Arcsine	ASN X→X	F49AH
Arccosine	ACS X→X	F492H
Arctangent	ATN X→X	F496H
-	DEG X→X	F531H
	DMS X→X	F564H
Absolute Value	ABS X→X	F597H
Signum Function	SGN X→X	F59DH
Integer Function	INT X→X	F5BEH

#### OPERATIONS WITH STRINGS

ASC and LEN Subroutines

- 1. System call address: D9DDH
- 2. Entry Conditions:
- a. Character string information is stored in 7A04H 7A07H as previously described.
- b. YL = 60H for ASC
- = 64H for LEN
- 3. Exit Conditions:
- a. The result is in 7A00H 7A07H
- b. UH contains the error code (00H is a normal finish) if an error occurred.
- 4. Flags:

#### **CHR\$** Subroutine

- 1. System call address: D9B1H
- 2. Entry Conditions:
- a. Integers from 0 255 are placed into 7A07H.
- b. 7894H = 10H
- 3. Exit Conditions:
- a. If UH = 0 then a proper exit occurred, otherwise UH contains the error code.
- b. 7B10H contains the ASCII code
- c. 7A04H 7A06H contain C1H 7BH 10H
- d. If the ASCII code was 00H then 7A07H contains 00H otherwise, 7A07H contains 01H.
- 4. Flags:

#### VAL Subroutine

- 1. System call address: D9D7H
- 2. Entry Conditions: string information is in 7A00H 7A07H.
- 3. Exit Conditions:
- a. The result is in 7A00H 7A07H
- b. UH contains the error code (00H is a normal finish) if an error occurred.
- 4. Flags:

#### STR\$ Subroutine

1. System call address: D9CFH

- 2. Entry Conditions:
- a. numeric value to be converted is in 7A00H 7A07H
- b. 7894H = 10H
- 3. Exit conditions:
- a. The string pointer is in 7A00H 7A07H
- b. The actual character string is stored at 7B10H and following.
- c. UH contains the error code (00H is a normal finish) if an error occurred.
- 4. Flags:

RIGHT\$(X\$,Y), LEFT\$(X\$,Y), and MID\$(X\$,Y,Z) Subroutines

- 1. System call address: D9F3H
- 2. Entry Conditions:

	RIGHT\$	LEFT\$	MID\$			
(7890H)	((7891H)8	same	((7891H)-16			
(7892H)	(7890H)+8	same	(7890H) + 16			
(7894H)	10H	10H	10H			
7A00H-	Y	Y	Z			
7A07H						
(7890H)-	X\$	X\$	X\$			
(7890H)+7						
(7890H) + 8-			Y			
(7890H) + 15						
ÝL	02H	7AH	7BH			
2 Evit Conditions:						

- 3. Exit Conditions:
- a. The string pointer is in 7A00H 7A07H
- b. The actual character string is stored at 7B10H and following.
- c. UH contains the error code (00H is a normal finish) if an error occurred.
- 4. Flags:
- Note: (7890H) and (7891H) cannot be overwritten or changed. If these are changed, the routine will not function properly.
- String Concatenation
- 1. System call address: D925H
- 2. Entry Conditions:
- a. 7894H = 10H
- b. Information on the first character string is stored in 7A00H -7A07H
- c. Information of the second character string is stored in 7A10H - 7A17H in the same format as previously described.
- 3. Exit Conditions:
- a. Information on the new character string is placed in 7A00H 7A07H.
- b. Actual concatenated string is put in 7B10H and following memory locations.
- c. If an error occurs, UH contains the error code.
- 4. Flags: