# Chapter 1

### **Disk Basics**

This text describes the operation of the Shugart SA400 Mini-floppy disk drive in the Radio Shack TRS-80 Model I Microcomputer system. It is divided into five chapters. The first chapter, Disk Basics, describes the general operation of minifloppy disks. Chapter 2, Shugart SA400 operation, describes the operation of the disk drive itself in terms of interface signals and functions. The next chapter is concerned with operation of the Western Digital FD1771B-01 Floppy Disk Formatter/Controller chip used in the TRS-80 Model I Expansion Interface. Chapter 4 shows how the expansion interface decodes disk addressing and commands. The last chapter shows how Radio Shack software communicates to the disk and how one may do machine language (assembly language) and limited Basic-level programming of disk systems. Appendices provide related material, such as controller commands and disk format.

A floppy disk system is made up of a disk drive or drives, a controller, and the microcomputer. In our case, the microcomputer is the Radio Shack TRS-80 Model I, the controller is the Western Digital FD1771B-01, and the disk drive is the Shugart SA400. A block diagram of the TRS-80 disk system is shown in Figure 1. As with other units in the TRS-80 system, the CPU communicates over 16 address lines, A15 through A0, eight data lines, D7 through D0, and a set of control lines that specify whether reading or writing and other functions are being performed. The controller for the disk(s) interprets commands sent to it over the data lines and translates these commands into disk-type commands that the Shugart SA400 can recognize. The single chip controller is a 40-pin chip that is effectively a microcomputer in itself, and replaces a hundred chips or so for a TTL (Transistor-Transistor Logic) design. Commands are sent to the disk drive by the controller chip to perform functions for head positioning and reading and writing, and the "status" of the drive is returned to the controller chip. We will be talking about the operation of each of these component parts in future chapters, but for the time being, let us concern ourselves with how the data is stored on the "diskette" and some of the physical attributes of the diskette and disk drive.


# TRS-80 Model I Disk Interfacing Guide

William Barden, Jr

#### CONTENTS

Chapter 1	Disk Basics	. 1
Chapter 2	Shugart SA400	. 6
Chapter 3	W D FD1771B-01	11
Chapter 4	Expansion Interface	25
Chapter 5	Disk Programming	33
	•	
Λ	ED4554D	
Appendix A	FD1771B-01 Commands	
A	for the TRS-80	46
Appendix B	Disk Format for the	
<b>A</b> 1. —	for the TRS-80	48
Appendix C	DISK I/O Program	49


Figure 1. Block Diagram of the TRS-80 Disk System



When the disk drive is mentioned in this text, we will refer to the "disk" or "drive" or "disk drive". When the recording media is mentioned, the term "diskette" will be used. The diskette used in the Shugart SA400 is basically a 5½ inch diameter flexible or "floppy diskette made up of plastic, coated with a magnetic oxide similar to that used for recording tapes. The diskette fits in a square holder for protection and ease of storage. The square holder fits inside the SA400, which is really only a device which spins the diskette and moves a recording head along a radius while the diskette is spinning, along with associated electronics to read and write data. The recording head reads flux changes or produces flux changes for writing, similar to a tape recording head. Other disk electronics control head positioning, protection of the diskette from writes, and other functions.

The diskette spins at 300 revolutions per minute. As the diskette revolves, the head can be moved along a radius towards the center or back again in small increments. Each discrete position over the diskette defines a "track", as shown in Figure 2. There are 35 tracks for a Shugart SA400, and therefore 35 valid positions along the radius. When the head is positioned along the radius over a track it can read the data along the concentric circle defined by the track. This circle is divided into ten "sectors", each occupying one-tenth of the circumference of the track. The circumference of the innermost circles or tracks are obviously less than the outermost tracks, but the content of the tracks is the same, although the data is packed a little more tightly into the innermost tracks. This may cause possible "data separation" problems when 40 track formatting is attempted.

Figure 2. The Organization of the Diskette



Once positioned over a track, sector 0 can be sensed by a small sector index hole in the diskette which causes a signal to be generated by the diskette when the index hole passes five times per second.

Each sector on the diskette holds 256 data bytes. The entire track can hold 256 times 20 bytes, or 2560 bytes of data. As there are 35 tracks, the entire diskette can hold 89,600 bytes of data. This data is recorded in serial fashion along the track, so that one track holds 2560 times 8 bits of data, or 20,480 bits along the circumference. Data recorded along every track then, can be viewed as a long string of data bits, starting from sector 0 of the track and ending at data bit 20479, the last data bit of sector 9. In addition to the data stored in a sector "record" however. there are other bit patterns that are not user data. This data identifies the sector address, defines a "gap", stores a checksum of user data, and contains other relevant data pertaining to reading and writing the sector. This data must be put on the diskette by a special "formatting" process prior to user data being stored on the diskette. One can look at the formatting process as supplying a skeletal set of records with proper sector gaps and identification data, and large unused areas awaiting user data. The formatting process and actual track format is described later in this text.

If data is to be read or written to a sector, the head is first positioned over the proper track, 0 through 34. Information about where programs or data are to be found on the diskette must be maintained by the system user in a software "directory" that contains a file name and track and sector address, along with other particulars. Track positioning is called a "seek" operation, and takes about 25 milliseconds (1/40th of a second) to go from track to track, a little under a second to go from track

0 to track 34 (worst case), and about 450 milliseconds for the average seek that must traverse about one-half the number of sectors.

Once the head is positioned over the proper track, the desired sector can be read. Prior to sector read (or write) the program passes a sector address (0 through 9) to the disk controller, just as it had previously passed a track address before the seek. The disk controller senses when the proper sector spins under the head by detecting the index hole and identification data from the diskette. If the sector has just passed the head when the sector read or write command is given, then the time required to read or write the sector is about one revolution time plus one-tenth of a revolution time for read or write. As the diskette is spinning at 5 revolutions per second, this worst case "sector latency" will be about 220 milliseconds. The average access for reading or writing to a sector is about one-half revolution or one-tenth of a second. Once positioned over the proper sector, data is transferred at 2560 bytes per revolution, or about 12,800 bytes per second for user data. (The actual data transfer rate is closer to 15,625 bytes per second because both user data and identification data is being read.)

The "average access" for records dispersed all over the diskette would be the average seek time plus average sector time plus data time, or about 450 milliseconds plus 100 milliseconds plus 20 milliseconds equals 570 milliseconds per 256 byte sector, or roughly one-half second. The average access for data accessed "sequentially" in adjoining sectors and tracks would be about 100 milliseconds (basically average sector access time) for processing of 256 byte records. Quite a change from 500 baud (50 characters per second) cassette tape!

Another factor to consider in computing access times is motor turnon time. When an Input/Output (I/O) operation is performed the disk drive motor must first be turned on and brought up to speed. This takes less than a second. If a series of I/O operations are to be performed, the motor is kept on by continuously "selecting" the drive, so that the one second turn-on time occurs only at the beginning of the set of operations. If the operations occur greater than about three seconds apart, however, the motor must be turned on for each set of operations.

Data is normally read and written one sector at a time, although it is possible to read one to ten sectors worth with one command. Checks are provided for valid data, positioning errors, and other "disk status" as in any complicated I/O device.

Each diskette square holder has a small notch cutout that can be covered over with a label or tape. When this is done the diskette is "write-protected" and data can be read from, but not written to, the diskette.

The TRS-80 permits up to four drives to be connected to the expansion interface box with one cable. These are numbered as "0", "1", "2", and "3". Drive 0 always contains a diskette with the TRS Disk Operating System (or TRSDOS) and utility program on the first 34K bytes or so of the diskette. The "default" drive is disk drive number 0 for commands that do not specify a drive number, and the "bootstrap" program is also contained in sector 0, track 0 of the diskette in drive 0.

Now that we have seen in general how disk storage functions, we will continue by discussing the Shugart SA400 in the next chapter, followed by the controller chip, addressing, and disk programming.

#### 7

# Chapter 2

# **Shugart SA400**

This chapter will describe the Shugart SA400 disk drive as used in the Radio Shack TRS-80. The SA400 drive is essentially unmodified internally by Radio Shack, the exception being minor addressing modifications and a terminator that is connected to a dip socket on the disk electronics board. This terminator is installed only in drive number 1, hence the difference in the two types of drives supplied. The SA400 requires power supplies of +12 volts and +5 volts DC. These are installed on the rear of the cabinet for the drives (the cabinet or cover is another optional item). Initially, Radio Shack had a problem with heat dissipation for the drive power supplies, but this has been alleviated in later drives. Cabling is also supplied by Radio Shack and is discussed later in this text. The cable is a simple ribbon cable.

Another point that should be mentioned here is that the Shugart SA400 has become something of a de facto standard for minifloppy disk drives. Several other manufacturers make drives that are presumably plug-to-plug compatible with the SA400 and could be used in place of the SA400.

#### **Physical Data**

The SA400 is very compact, so much so that many microcomputer manufacturers have installed the entire drive in existing cabinetry to provide a disk system. The drive measures 5% inches high by 3% inches wide by 8 inches deep (plus power supply). Weight is about three pounds. There are two basic assemblies in the SA400, the drive mechanism itself, and a printed circuit board associated with head electronics and interfacing. The drive mechanism uses a DC drive motor with a servo speed control and integral tachometer. The motor rotates a spindle through a belt drive system. The drive has a mechanical interlock on a door latch to insure that the diskette is properly inserted.

The read/write head is ceramic and is mounted on a carrier assembly. The head assembly is positioned through the use of a spiral cam. The cam is driven by a stepping motor that positions the cam and head by rotating the cam in discrete increments (if you are like me, you are falling asleep by now - pull off the disk cover, and you will immediately

see th mechanism which steps the head assembly from track to track. I 's better than a long description, although I don't want to offend any mechanical engineers out there).


#### Printed Circuit Board Electronics

The printed circuit board assembly contains electronics to perform the following functions:

- 1. Detect the sector index mark in the diskette.
- , 2. Position the head to the proper diskette track.
- 3. Load the head (press the diskette against the read/write head in preparation for reading and writing.
- 4. Generate signals in the head to write data or read flux changes from the diskette, including merging data and clock signals.
  - 5. Detect the write protect condition.
  - 6. Detect when the drive is selected.

The functions above are uncomplicated, with the exception of the read and write data function. Data written to the diskette is merged with a clock signal. When the combined data/clock signal is read from the diskette the clock and data must be separated by special circuitry. In this case the circuitry is contained in the Western Digital FD1771B-01 chip, along with circuitry to create the merged clock/data. The effect of merging the data and clock is to produce a pulse train that is *frequency modulated*. Whenever a one bit is generated, two pulses result during a clock cycle, while only one pulse is generated for a zero bit. A typical string of data read from a diskette is shown in Figure 1. The recording method is shown for information only, as one should never have to deal with data at this raw level, unless possibly troubleshooting an inoperative disk drive.





#### **Control Signals**

The standard Shugart SA400 interface signals are shown in Table 1. These are the signals that are present on the disk drive printed circuit board connector that attaches to the TRS-80 cabling. We will discuss these signals in general initially, without regard to the TRS-80, and

describe in chapter three how they relate to the FD1771B-01 controller chip (or vice versa).

Table 1. SA400 Interface Signals

Controller to Disk	Disk to Controller
Select 0	Index
Select 1	Track 0
Select 2	Write Protect
Select 3	Read Data
Drive Motor Enable	
Direction	
Step	
Write Data	
Write Enable	

Assume the disk is off. When power is supplied and the signal Drive Motor Enable goes low, the drive motor "comes up" to a speed of 300 revolutions per minute and stabilizes at this speed in less than one second. When this signal goes high, the drive motor stops in less than a second. In the TRS-80, the motor is normally off and is only turned on for reading and writing.

The Direction and Step signals are outputs to the disk that control the stepping of the drive head. If Direction is low and a Step pulse is issued, the head will step over towards the center of the disk by one track. If Direction is high and a Step pulse is issued, the head will step one track away from the center of the diskette. Obviously, to step from the outermost track (0) to the innermost track (34) requires 34 step pulses. Each Step pulse goes from high to low for a duration of 200 nanoseconds (200 billionths of a second) to 2 milliseconds (2 thousandths of a second).

The Index signal is an output from the disk drive which appears as a pulse every 200 milliseconds at the beginning of a track. It is generated by the appearance and detection of the index hole in each diskette five times per second.

Signal Track 0 is another output from the disk indicating that the head is positioned over the outermost track, track 0. This causes signal "Track 0" to go low.

Signal Write Protect is low whenever an opaque label is put over the diskette write-protect notch. This signal informs the controller that writing data to the disk is not possible.

Signals Select 0 through Select 3 are used to select one of four drives. The drive number within the SA400 is determined by a dip shunt. In the

TRS-80, however, selection is determined by position along the cable, and if Select 0 is low, drive 1 is selected, if Select 1 is low drive 2 is selected, and so forth.

#### Reading and Writing

The normal sequence before reading or writing data is to turn on the drive motor and to then position the head by stepping until the head is positioned over the desired track. Now data can be read or written after the motor reaches full speed (one second) and the desired sector appears under the head. The controller chip issues the proper number of Step commands in the proper Direction to postion the head and may also control Drive Motor Enable, although this is not done in the TRS-80 (addressing the disk turns on the motor for a period of time).

When a write is to be performed, the Write Enable line must first go low to signal the drive that a write will be taking place. The current in the head is turned on by the Write Enable signal in preparation for the write. Writes cannot be performed unless Write Enable is low.

Data to be written is sent to the disk via the Write Data line. Each high to low transition on this line causes a magnetic flux change in the read/write head. The recording technique used is the previously described frequency-modulation type (double frequency) in which data and clock form a combined Write Data signal.

Data being read is sent from the disk by means of the Read Data line. A data pulse is sent for each flux transition on the diskette.

Both read and write data appears as a series of serial pulses. The controller performs a serial to parallel conversion in data read from the disk and a parallel to serial conversion for data written to the disk.

In essence then, there are really not many things that the disk can do. It can only step one track at a time in one direction, write a data pulse, read a data pulse, and report back on the status of the index mark, track 0 position, and write protect. All of the other functions such as reading a sector, formatting, writing a sector, stepping more than one sector to a given track, and finding a given sector must all be implemented in external (to the disk) logic. In the next chapter we will see how the floppy disk controller implements these functions and others.

The following table recaps disk signals, lists their pin numbers for the SA400 connector and the TRS-80 cabling, and cross references the Shugart name with TRS-80 terminology.

#### Shugart Pin #, Signal Name TRS-80 Cable Pin #, Signal Name

1	spare	1	ground
2	spare	2	not used
3	spare	3	ground
4	spare	4	not used
5	spare	5	ground
6	spare	6	not used
7	ground	7	ground
8	Index	8	Index Pulse
9	ground	9	ground
10	Select 0	10	DS1
11	ground	11	ground
12	Select 1	12	DS2
13	ground	13	ground
14	Select 2	14	DS3
15	ground	15	ground
16	Drive Motor Enable	16	Motor On
17	ground	17	ground
18	Direction	18	Direction Select
19	ground	19	ground
20	Step	20	Step
21	ground	21	ground
22	Write Data	22	Write Data
23	ground	23	ground
24	Write Enable	24	Write Gate
25	ground	25	ground
26	Track 0	26	Track Zero
27	ground	27	ground
28	Write Protect	28	Write Protect
29	ground	29	ground
30	Read Data	30	Read Data
31	spare	31	ground
32	Select 3 (jumper)	32	DS4
33	spare	33	ground
34	spare	34	not used

# Western Digital FD1771B-01


The Western Digital FD1771B-01 is a 40 pin floppy disk controller chip which enables the TRS-80 to issue simple commands for head positioning and reading and writing of data. The controller chip then performs the complicated timing functions for implementation of these commands. The commands that may be issued to the FD1771B-01 are:

- 1. Restore. Move the head to track zero.
- 2. Seek. Find the currently specified track.
- 3. Step. Step the head in the last direction.
- 4. Step In. Step the head one track in.
- 5. Step Out. Step the head one track out.
- 6. Read. Read one byte of user data.
- 7. Write. Write one byte of user data.
- 8. Read Address. Read identification field.
- 9. Read Track. Read entire track.
- 10. Write Track. Write entire track.
- 11. Force Interrupt. Terminate operation.

Data to be written to the disk is transferred from the TRS-80 to the FD1771B-01 in parallel, 8 bits at a time. Data to be read from the disk is assembled from bit serial data from the disk into 8 bit bytes and then sent to the TRS-80 in parallel. In addition to serial/parallel conversion for data, the FD1771B-01 also recieves parallel data related to head positioning for the disk. All parallel data, whether commands or user data, is sent to the FD1771B-01 over the eight-bit data bus from the TRS-80 CPU, D7 through D0. Every time a byte of data is sent over the data bus, the disk controller must first be addressed by performing a "load instruction" for a read from the controller, or a "store instruction" for a write to the controller. Addressing and transfer of data to the disk controller will be explained in more detail in the following two chapters.

The FD1771B-01 contains several registers for positioning and disk data. They are shown in Figure 1.

Figure 1. The FD1771B-01



Tracks on the SA400 are numbered from 0 (outermost) to 34 (innermost). The track register is an 8-bit register which holds the current track number. Every time the disk head is stepped, the track register is automatically incremented or decremented to reflect the current track position. The track register may be read or loaded by a "load" or a "store" instruction in the Z 80.

The sector register is an 8-bit register which holds the current sector number. As the ten sectors rotate under the head, the sector register is adjusted to hold the current sector number. The sector register may be read or loaded by a "load" or a "store" instruction in the Z-80.

The command register is an 8-bit register which holds one of the eleven possible commands that may be issued to the FD1771B-01. The status register is an 8-bit register which holds status information from the disk. The status in the register varies with the command, but represents such typical conditions as "track 0", "disk busy" and "disk protected".

An 8-bit data register holds data that is read from the disk or is to be written to the disk. This register interfaces to another data register, which converts the parallel TRS-80 data into serial form.

Other logic in the FD1771B-01 is concerned with separating the data from the clock signal (data separator), arithmetic within the disk controller (arithmetic and logical unit), and control logic.

#### Clock Signal

The clock signal for the FD1771B-01 is a 1.0 mhz square wave input to the disk controller. The clock is used to control internal device timing and is also used to generate clock and data pulses sent to the disk for writes.

#### **Power Supply Signals**

The FD1771B-01 requires +12 VDC, +5 VDC and -5 VDC.

#### FD1771B-01 to Disk Signals

The signals described under the SA400 are shown below, referenced to their FD1771B-01 signals. The FD1771B-01 signals perform the same functions as previously discussed. There is no chicken/egg debate here as the disk signals were defined before the controller; the controller is designed to easily implement the necessary logic for the disk. Pin numbers for both the SA400 and FD1771B-01 are provided in the table. Figure 2 shows a "pin-out" of the controller chip with all 40 pins of the controller chip and their corresponding signals.

### FD1771B-01 Signal (pin)

#### SA400 Signal (pin)

STEP (15)  DIRC(16)  WE (30)  WD (31)  FDDATA (27)  WPRT (36)  IP (35)	from expansion interface STEP PULSE (20) DIRECTION SEL (18) WRITE GATE (24) WRITE DATA (22) READ DATA (30) WRITE PROTECT (28) INDEX PULSE (8) TRACK ZERO (26)
--	---

A set of other signals for the FD1771B-01 are not used in the TRS-80 implementation. Examples of these are the factory test input (pin 22) and signals connected with an external data separator (pin 25).

#### FD1771B-01 Signal (pin)

## HLD (28)

3FM (18) TEST (22)

XTDS (25)

#### **Description**

**Head Load** 

Three phase motor select

Test input

External data separator

**DINT (37)** 

FD1771B-01 Signal (pin)

PDCLOCK (26)


Floppy disc clock (external separator)

WE (33)

Write fault

Figure 2. FD1771B-01 Pin-Out

Disc initialization



#### TRS-80 to FD1771B-01 Signals

Both commands and data are passed between the TRS-80 and FD1771B-01 by DAL7' through DAL0' (most significant to least significant). This is a bidirectional bus that feeds the data, sector, track, command, and status registers depending upon the command sent out by the TRS-80. The DAL7' through DAL0' lines are connected (or gated) to the data bus to the TRS-80, D7 through D0, respectively.

Input signals RE' and WE' (pins 4 and 2) are read and write signals from the TRS-80. Each read and write operation to the FD1771B-01 transfers one byte of data, command, or status between the FD1771B-01 and Z-80 or CPU. A0 and A1 (pins 5 and 6) interface directly to A0 and A1 of the TRS-80 and control which type of data transfer is to be made. If a read or write is performed to the FD1771B-01, the following actions take place, dependent upon the state of A0 and A1. These transfers will be described in more detail later in this text.

<b>A</b> 1	<b>A0</b>	Read Action	Write Action
0	0	Read staus	Write command
0	1	Read track	Write track
1	0	Read sector	Write sector
1	1	Read data	Write data

Signal INTRQ (Interrupt Request) would normally be used to generate an interrupt in many computers, but in the Radio Shack implementation is used to signal a ready status to the TRS-80 by being tied to bus line D6. Signal INTRQ goes high at the end of any operation performed by the FD1771B-01 and is reset when a new command to the FD1771B-01 is issued.

Signal MR' is "Master Reset" and is used to initialize the FD1771B-01 to an initial condition.

Another set of signals commonly used for interfacing are not connected or deactivated in this configuration. They are shown below:

Signal (pin)	Description
DRQ (38)	No connection. Data request.
	Track greater than 43, no connection
	Phase 3, no connection
CS' (3)	Chip Select, Ground.

#### Commands

Eleven commands may be sent to the FD1771B-01 by the TRS-80. They were previously listed. The first group of commands are related to motor positioning. They are Restore, Seek, Step-In, and Step-Out. All are sent to the FD1771B-01 by a write A0=0, A1=0 output. In the TRS-80, this would be accomplished by loading a CPU register with a byte defining the command value and performing a "store" instruction to address 37ECH. The 37ECH location is actually the disk address, and

the least significant two bits of the "C" are 00, which specifies the command register. Signal WE is active because a "store" instruction is being executed, and the write causes the command byte to be transferred from the CPU register to the command register in the FD1771B-01.

Restore is issued by outputting a data byte of:

7 O OOOOHV R

The Restore moves the disk head to a position over track 0. There are three *fields* in the Restore command. The first field, H, may be a 1 or a 0 in the TRS-80 system as it causes no action (the head is loaded at motor on). In other implementations it unloads or loads the head before a command. The second field is a *verify* field and may be a 0 or a 1. It is used to verify that the track address read from the diskette is the same as the current track register contents. The third field (two bits) is used to vary the stepping rate of the head. The proper rate for TRS-80 operation with the SA400 is the stepping rate defined by binary 11. For discussion purposes, we will assume that the normal coding of these fields in the TRS-80 will be binary 0011. These three fields are also used in the other four commands in this group (Seek, Step, Step-In, and Step-Out) and we will assume a binary 0011 configuration here also.

The Seek command must be preceded by an output to the data register to load the data register with the desired track number. (The output would be performed by a "store" to location 37EFH to store a track number in a CPU register.) When a Seek command is issued after the track number has been stored in the data register, the FD1771B-01 will automatically position the head over the proper track by comparing the contents of the data register with the current track register and issuing an appropriate series of Step Pulses in the proper Direction. The Seek command format follows:

7 00010011 The Step command causes one step of the head to occur. The direction of the step, in or out, is the same as the previous Step command. The Step command does have an active field, U. The U field determines whether the track register is updated after the step. If U=1, the track register is incremented or decremented by one, dependent upon the direction of the step. If U=0, no adjustment is made. The Step format is:

# 7 O OO 1 U O O 1 1

The Step-In and Step-Out commands are similar to the Step, except that the direction is explicit. The U field operates as in the Step.

7 O
Step In O 1 O U O O 1 1
Step Out O 1 1 U O O 1 1

To reiterate the commands in the first group then, Restore finds track 0, Seek finds a specified track, Step, Step-In and Step-Out move one track. The Step commands have a field specifying whether the track register should be updated automatically. Generally this field will be set. The verify field may be optionally used on all commands to verify that the track # read from diskette matches that in the controller track register.

The second group of the eleven commands in the FD1771B-01 are related to reading and writing data. There are two of these - Read Command and Write Command.

User data is generally transferred a sector's worth at a time, or 256 bytes. In general, data may be transferred under register I/O or Direct Memory Access (DMA) I/O. The latter operation allows an I/O device controller to transfer data between memory and the I/O device independentally of the CPU, and requires some fairly involved logic to sequence data transfer while "locking" out (suspending) CPU operation. DMA has the advantage of permitting the CPU to execute program instructions while the I/O transfers are taking place. The method used in

the TRS-80 is register I/O. This implementation works, but at the cost of CPU overhead. The CPU is continually "I/O bound" waiting in a "status loop" to transfer the next byte of data when the controller says it is ready (in this case the controller is the FD1771B-01). To "keep up with" the disk, the controller must be able to transfer one sector's worth in about one-tenth revolution, or 20 milliseconds, which is equivalent to transferring a byte every 78 microseconds. As normal instruction times are about 8 microseconds in the TRS-80, the Z-80 CPU can indeed keep up with data flowing from or to the disk. We will see the exact instruction sequence later in this book.

Prior to the read or write, the TRS-80 program must load the sector register with the sector number to be read or written. Also, of course, the head must be positioned over the proper track by a Restore, Seek, or series of Step commands. The sector register is loaded by a "store" instruction with an address of 37EEH (A1=1, A0=0) which stores a sector number from a CPU register into the FD1771B-01 sector register. The format of the Read and Write commands are shown below. As in the case of the positioning commands in the first group, the command is written to the FD1771B-01 command register by execution of a "store" instruction with an address of 37ECH (A1=0, A0=0).

# 7 O 100MBE00Read 101MBEAlAOWrite

There are three fields in the Read command and four fields in the Write command. The M field in both is used to enable the read or write of multiple sectors or records. If M=0 a single record will be transferred. If M=1, more than one sector will be transferred. The usual case for the TRS-80 is to transfer only one sector, however, two to ten sectors could also be transferred by setting this bit. The B field of the Read or Write is always set to a 1 to signify IBM-compatible disk format, which is simply a de facto standard established by IBM. Field E controls a 10 millisecond delay which enables the head to engage before the read or write. As the head is always engaged before the read or write from motor turn-on time (the HLD field is not used), the E field could be a one or zero. We'll use the 10 millisecond delay only because Radio Shack uses it.

The A1/A0 fields of the Write command control writing of the data

address mark on the diskette. The standard IBM format for this is a hexadecimal FB, which is specified by a field of binary 00.

Data is written or read to the diskette by continuously monitoring (reading) the status from the FD1771B-01. One of the status bits is DRQ, or Data Request, which signifies either that the data register contains the next byte of read data or has been 'emptied' of the last byte of write data. Examples of programming for reads and writes will be shown later.

There are three commands in the next group, related to disk formatting. They are: Read Address, Read Track, and Write Track. As we mentioned previously, disk formatting initializes the diskette to a standardized (IBM) format with identification data for track and sector number, gaps between sectors, CRC (checksum) characters, and other data. Writing new data to the diskette is done in the 256-byte area reserved for user data. The complete format of the TRS-80 diskette is given in Appendix B.

Read Address is a command that reads six identification bytes from the diskette from the next encountered identification field. Each time one of the bytes is read the DRQ (Data Request) bit is set in the status, so that the TRS-80 program can read it from the FD1771B-01 by a "load" 37EFH instruction. The six bytes read are as follows:

- 1. Track address, 0 through 34
- 2. Zeros
- 3. Sector address, 0 through 9
- 4. Sector length
- 5. CRC character 1
- 6. CRC character 2

These six bytes correspond to the bytes given in the appendix for track format. The Read Address command could be performed at any time, and not just during a formatting operation. The command for a Read Address is shown below:

# 7 0 11000100

The Read Track command reads an entire track of the current diskette. Not only user data, but identification data is read as well. As in the case of Reading user data, the Data Request bit is used to indicate when the next byte of data is ready to be transferred from the FD1771B01 data register to the Z-80 CPU. Gaps on the diskette are also read and transferred. The Read Track command has one field, the S' field. If S'=0, the accumulation of bytes is synchronized to each address

mark encountered, so that the controller does not "get lost" in reading the track full of data. If S=1, no synchronization is done. The Read Track will primarily be done during the formatting process to verify formatting data, although it could be done at any time. The format of the Read Track is:

# 7 O 1 O S

Write Track is used to format the diskette accoring to the format shown in Appendix B. Data in the given format is presented to the FD1771B-01 one byte at a time by the program. The Data Request bit is continually checked to see when the controller chip is ready for the next data byte. Address marks are written to the diskette by the controller chip upon detection of certain data patterns sent by the CPU. A CRC (cyclic redundancy check type of checksum) is written to the disk in the same fashion. The codes for these actions are:

Data Pattern	Description	Clock Mark
FBH	Write CRC Data Address Mark	FFH C7H
FCH FEH	Index Address Mark ID Address Mark	D7H (not used) C7H

Obviously, no user data is written to the diskette during the Write Track operation. The user area is filled with E5H or some other nonconflicting pattern (the bytes above would generate a CRC or address action). The format of the Write Track is:

# 7 11110100

There is one command in the last group of eleven commands. The Force Interrupt command is used to terminate the current command and to generate an "interrupt" in many systems. In the TRS-80 a Force Interrupt command also causes an interrupt (if interrupts are

"enabled"). Termination of the current command and an interrupt occur when one of four conditions occur as specified in a four-bit field in the Force Interrupt command.

# 7 O 1 I<sub>3</sub> I<sub>2</sub> I<sub>1</sub> I<sub>0</sub>

The four-bit field is defined by I<sub>3</sub>, I<sub>2</sub>, I<sub>1</sub>, I<sub>0</sub>. Each specifies a different condition for the termination, as follows:

I<sub>0</sub>=1, terminate on not ready to ready transition.

I1=1, terminate on ready to not ready transistion.

I<sub>2</sub>=1, terminate on next index pulse.

I<sub>3</sub>=1, immediate terminate/interrupt.

If none of the above conditions is specified, there is no interrupt but the command is terminated ( $I_0=I_1=I_2=I_3=0$ ). Why have so many conditions? Why not? It is even possible that all might be useful. For practical purposes however, probably only a Force Interrupt with no interrupt (binary 11010000) would be used, and that only to terminate a read or write of multiple sectors after the desired number of sectors. The FD1771B-01 is designed to cover many contingencies, but only a portion of all possible commands or conditions will be used in the typical microcomputer installation.

#### Registers

We have seen how the FD1771B-01 registers are used in the course of positioning and transfer of data. A recap of their use follows:

Command Register Used to hold command to be acted upon.

Command is written into the register from

a CPU register.

Track Register May be automatically updated with each

Step. May be read by CPU.

Sector Register Setup with sector number prior to a read


or write. May be read by CPU.

Data Register Used to hold data passing between the CPU

and disk during reads and writes. Used continuously as data is transferred one

byte at a time.


The controller register not described above is the Status Register. The Status Register hold various status conditions during different operations. For a positioning command (Restore, Seek, Step, Step-In, Step-Out), the Status Register holds status as follows:



Not ready (bit 7) is always false (ready) when the disk is being addressed. Write protect (bit 6) indicates that the diskette write protect notch is covered. Head engaged (bit 5) is always true when a disk operation is being performed. Seek error and CRC error are active if verification was used. But 4 is set on track not found. Track 0 (bit 2) is set when the head is over track 0. Index (bit 1) is true when the index mark is detected from the disk. Busy (bit 0) is set when a command is in process and reset when the command is completed. What status bits would normally be used in the TRS-80 for positioning commands? Certainly the

busy bit. The busy bit would be checked prior to issuing any new command to see if the controller was engaged in a previous activity. Any new action would be delayed until the busy bit was reset. Track 0 might also be checked after issuing a Restore operation, to see that the Restore was successfully completed.

During a Read or Write command, the status register holds status as follows:



For a Read or Write, the CRC refers to either identification data or to user data (status bit 3). This bit will be set to indicate invalid data. Lost data (bit 2) means that the CPU did not respond fast enough to keep up with the data being transferred between the CPU and disk. If this condition is true, the bit is set. This should never occur except in catastrophic cases. Record not found indicates that the desired track or sector or both was not found. This bit (4), would be set if this error

Chapter 4

condition occurred (for example, loading an invalid sector number prior to the read). Data Request, DRQ bit 1, indicates that the buffer is empty on a write or full on a read. Busy (bit 0) is set during the time the Read or Write is active. Not Ready (bit 7) is always false (ready) when the disk is being addressed. On a Write, bit 6 is set for a write protect condition, while bit 5 indicates a write fault. On a Read these bits should be a 01 to indicate a 256 byte length. The chief bits used for status would be busy and DRQ. Busy would be tested by the program to insure that a previous operation was over. DRQ would continually be checked for the next data byte to be transferred. The other bits would be used to indicate fault conditions.

Status is also available during the formatting type commands of Read Address, Read Track, and Write Track. The status bits would have the same meaning as in the other commands. Status during one of these three commands is as follows:

Status Bit	Read Address	Read Track	Write Track
7	not ready	not ready	not ready
6	0	0	write protect
5	0	0	write fault
4	ID not found	0	0
3	CRC error	0	0
2	lost address	lost data	lost data
1	DRQ	DRQ	DRQ
0	busy	busy	busy

This chapter has discussed the operation of the Western Digital FD1771B-01, primarily in terms of what internal operations are performed, and how it interfaces to the Shugart SA400 disk drive. The next chapter will show how the TRS-80 communicates to the FD1771B01 to enable the program to perform positioning operations and reads and writes. The last chapter will show the sequence of operations to perform in a program to accomplish useful work with the disk.

## **Expansion Interface**

A schematic of the expansion interface as it pertains to the disk is shown in Figure 1. There are several sections to be considered in this implementation. They are:

- 1. Disk selection
- 2. Motor on circuitry
- 3. Addressing
- 4. FD1771B-01 functions
- 5. Interrupt circuitry

#### Disk Addressing

There are two general addresses associated with the disk(s). The address used to select the drive is 37EXH, where X represents 1 through 8. The 37E0H "device select" signal is decoded by two chips in the expansion interface, Z32, a dual 2-line to four-line decoder (74LS155) and Z43, a dual 2-line to four-line decoder (74LS139). These chips are also used to generate a "controller select" signal from address 37EXH, where X represents C, D, E, or F.

Let's take a look at how these two select signals are generated. The outputs from Z43 are in two groups 1Y0, 1Y1, 1Y2 and 1Y3 and 2Y0, 2Y1, 2Y2 and 2Y3. Each group is controlled by an enable signal G1 or G2. These enables must be low for any of the outputs to be active. If the enable is active then one of the outputs is active dependent upon the configuration of the select bits A1/B1 or A2/B2. The select bits define binary values 00, 01, 10, or 11 selecting Y0, Y1, Y2 or Y3, in that order; the most significant bit is select bit B and the least significant is select bit A. With G1 low and select bits B1=0 and A1=1, for example, output 1Y1 would be active, or low. Note that outputs 1Y1, 1Y2 and 1Y3 are not used in disk addressing. 1Y1 is not connected, and the other two are used to denote input of a 32K or 48K address, respectively.

Output 1Y0 is fed back to the enable of the second decoder on the chip, G2. Now 1Y0 is active, or low, when RAS\* is low and A15 and A14 are both zeros. RAS\* comes from the CPU and is low when a memory request is made. The disk controller chip is "memory mapped" and addressed as a memory location, so RAS\* will be low when we are addressing the controller chip or selecting a disk. Now with G2 low, the

outputs at 2Y0, 2Y1, 2Y2 and 2Y3 reflect the configuration of inputs B2 and A2. 2Y1, 2Y2 and 2Y3 are not used. 2Y0 will be active when A2 and B2 are both low. Since B2 is directly connected to A11, A11 must be a zero for 2Y0. A2 is low when address lines A5, A6, A7, A8, A9, A10, A12 and A13 are true, causing the output of NAND gate Z42 to go low. Output 2Y0 will be active (low) therefore, when the following conditions exist:

#### **ADDRESS BITS**

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 O
O O 1 1 O 1 1 1 1 1 1 X X X X X

RAS\*=O X=DON'T CARE

Output 2Y0 feeds chip Z32 enabling G1 and G2. This chip acts much the same as Z43, except that there are two additional enables, C1 and C2. When C1 is high, then outputs 1Y0, 1Y1, 1Y2 and 1Y3 are enabled. When C2 is low, then outputs 2Y0, 2Y1, 2Y2 and 2Y3 are enabled. A common two select bits A and B determine which of the four outputs will be active. Now C1 and C2 are connected to two CPU signals RD\* and WR\*. respectively. These signals are active (low) when a read or write are being performed. The read and write are mutually exclusive, of course, and are used for addressing memory and I/O devices. When a read is being performed, signal RD\* will be low and input C1 will be high (Z23 inverts the RD\* signal) and one of four outputs 1Y0, 1Y1, 1Y2 or 1Y3 will be active or low. When a write is being done, C2 will be low and one of the outputs 2Y0, 2Y1, 2Y2 or 2Y3 will be active or low. Now B and A, the two select signals, are directly connected to address lines A3 and A2. Bearing this in mind, the following table shows how the eight outputs of Z32 decode:

Address	Read	Write	Pin	Signal
37E0 37E4 37E8 37EC 37E0 37E4 37E8 37EC	Y Y Y Y N N	N N N Y Y Y	1Y0 1Y1 1Y2 1Y3 2Y0 2Y1 2Y2 2Y3	37E0 Read no connection 37E8 Read (printer) 37EC Read 37E0 Write CSW Cassette latch 37E8 Write (printer) 37EC Write

The table indicates the general address for activating each of the eight signals. In fact, since A1 and A0 are not used in generating the address select signals, each of the eight addresses above actually represents a block of four addresses. Address 37EC, for example, represents addresses 37EC, 37ED, 37EE and 37EFH. The manner in which these address selects are used will be discussed below.

#### Disk Selection


Four signals are shown on Figure 1, and represent the disk select signals for disk drives 1, 2, 3 and 4. Only one of these signals should be active at any time. These signals are output from a four bit latch, Z36 (74LS175). The address of this latch is 37E0H. When a write is done to address 37E0H, the four low-order bits on the data bus, D3 through D0, are clocked into the four bits of Z36 by the 37E0 write signal. Loading a register with 1, 2, 4 or 8, and performing a "store" to location 37E0H then, selects disk drive 1, 2, 3 or 4, respectively.


#### **Motor On Circuitry**


Whenever a disk drive is selected, the 37E0H signal also goes to chip Z29. Z29 is a "one-shot" which provides a short pulse for a predetermined period of time, in this case approximately 3 seconds. The pulse from Z29 is used to enable signal Motor On, which turns on the disk drive motor in preparation for disk activity. After three seconds or so, the motor will automatically turn off if no further 37E0 write is performed. Another related action performed by the 37E0 write is generation of a "ready" signal to the FD1771B-01. Inputs HLT and RDY are used by the FD1771B-01 to determine whether the head is loaded and the disk drive is ready for activity. In the TRS-80 implementation, these inputs are true only when one of the drives has been selected. If one drive has been selected, then one of the four latches in Z36 is set, and the corresponding "not Q" output is a zero, making the common HLT/RDY signal a high. This signal goes low when Z36 is cleared by Z29 at the end of the delay.


#### FD1771B-01 Functions


The address of the FD1771B-01 is 37ECH, as explained above. Whenever a read or write is performed to memory address 37EC, data flows between the CPU and the FD1771B-01. The register within the FD1771B-01 that is being addressed is determined by address bits 1 and 0.














These two address bits control the operation, as described under "TRS-80 to FD1771B-01 Signals" in the previous chapter. To read status from the FD1771B-01, for example, a read to address 37EC would be performed. A write to the sector register would be accomplished by a write to address 37EEH (A1=1, A0=0). The read and write signals to the FD1771B-01 are signals 37EC read and 37EC write from the decode chip, which of course, are true for reads and writes in addresses 37EC through 37EFH.

Data is sent between the FD1771B-01 and CPU along the data bus, D7 through D0. Signal 37EC read is used to gate data from the controller to the CPU by enabling devices Z33 and Z38; signal 37EC write is used to gate data from the CPU to controller by enabling chips Z33 and Z37.

#### Interrupt Circuitry

At the completion of any FD1771B-01 operation, the controller generates an interrupt signal called INTRQ. In the TRS-80, this signal is gated onto the data bus by signal 37E0 read, along with the real time clock signal (INTRQ goes to D7 while RTC goes to D6). INTRQ also is routed to Z35 as one of two inputs that eventually set Z28 to generate an interrupt signal to the CPU. Since INTRQ is not only set to signal the end of a normal disk operation, but is also set to denote an unsuccessful disk operation, INTRQ could cause an interrupt in the CPU for abnormal conditions, providing that the interrupts were enabled (EI instruction executed). At this time of writing, not enough is known about the internal workings of TRSDOS to report on how disk interrupts are handled, if at all. Disk operations do not require interrupts, as we shall see in the next chapter, and for the time being we shall leave this question unresolved.

# Chapter 5

# **Disk Programming**

The rudimentary set of commands that can be used on the disk(s) in the TRS-80 are the commands described in chapter 3. No other basic disk operations are possible. At this level, then, the user can only perform a restore, seek, step head, read sector, write sector, read address, read track, write track and force interrupt. Normally the read address, read track, and write track are used only for formatting the diskette, so the general purpose commands are only restore, seek step head, read sector, write sector, and an infrequent force interrupt (which resets the controller).

Just as Z-80 instructions may be combined to implement Level I or Level II Basic, rudimentary disk commands may be combined to implement a sophisticated disk operating system or disk file manager. Sequential or random access methods may be implemented, files may be defined in various types of directories, sorts and merges may be performed on records, and disk accesses may be optimized for access speed. It is beyond the scope of this text to describe the procedures for implementing a disk operating system or file manager, just as a text on Z-80 programming would not show the implementation of a Basic interpreter. What will be show however, are methods for performing individual operations such as restores and reads which may then be combined into user programs as building blocks for more advanced operations.

Is it possible to perform disk operations using Basic? The answer is that the head positioning operations such as restore, steps and seeks may indeed by implemented using Basic, but that reads and writes may not. Reading and writing sectors (and tracks) are implemented in the TRS-80 under programmed I/O operations. Each individual byte of data transferred between the CPU and disk is handled in a CPU register. The program must continually test the disk status to see whether the disk is ready for the next data byte or whether the disk has the next data byte available. Since bytes become available at the rate of one every 64 microseconds or so, the program must be fast enough to keep pace with this data rate. Fast loops within a Basic program might require 3 milliseconds, which is many times slower than the speed required to keep pace with reads and writes. Read or write operations then must be performed under assembly language software routines.

#### **Head Positioning**

To become familiar with the sequence of operations for disk functions, let's look at some Basic head positioning routines. These routines may be converted to assembly language routines quite simply, or left as Basic routines.

First of all we will do a simple write to address 37E0H. This operation should select a drive and turn on the disk drive motor for about three seconds.

POKE 14304,0 37E0H address

The above command stores a zero value in the four bits of Z36, selecting no drive, and simultaneously turns the motor of the dirve on for about three seconds. A value other than zero could be used to select the drive; a 1, 2, 4 or 8 would select drive 0, 1, 2 or 3 respectively. The only effect of the select would be to bring down the select line for the appropriate drive.

Now put a protected diskette in the drive. The following routine will select drive 1 and then read the status from the drive. As long as the drive is selected (the select bits are cleared when Z29 and the motor goes off), we will get back status from drive 1. The status should tell us that the diskette is protected (see chapter 3), and should also tell us if sector 0 has just passed the index pulse detector. Since sector zero comes around every 200 milliseconds or so, we'll not see the sector zero status every time due to the timing of the Basic loop and the short "window" for sector 0. When the drive is "deselected" after three seconds, a status of 128 will be printed, indicating a "not ready" condition. Status during the selected time will be 68 or 64, indicating write protect and possibly that the head is over track zero.

100	POKE 14304,1	select
200	A=PEEK(14316)	get status
250	IF (A AND 2)=2 PRINT"SECTOR 0)"	test sector 0
	PRINT A	print
400	GOTO 200	loop on status

Now take off the protect label or put an unprotected diskette in the drive and repeat the above program. Status during the select time should indicate disk not protected (0 or 4).

Now we will try a more advanced operation. The following program selects the drive, does a restore to move the head to track 0, reads back the track register and prints the value (should be zero), steps in the head one track, reads the track register and prints it (should be 1), and loops

back to the track register read. The command in 200 does a restore at a slow stepping rate and the command in 600 does a step-in with automatic update and slow stepping rate. The status check at 300 and 400 tests to see whether the disk is busy or whether it is done performing the restore. This busy check will be found on virtually every command. Value 14317 addresses the track register in the PEEK (a read).

	9	·	
100	POKE 14304,1		select
200	POKE 14316,3		restore
, 300	A=PEEK(14316)		get status
400	IF (A AND 1) <>0 GOTO 300		test busy
500	A=PEEK(14317)		get track register
550	PRINT A		print
570	FOR I =0 TO 300:NEXT		wait for display
600	POKE 14316,83		step-in
700	A=PEEK(14317)		get track register
800	PRINT A		print
900	GOTO 700		loop

In the above program the FD1771B-01 automatically incremented the track register when the step-in was performed. Unless the update bit is specified, that update will not be done. The following program steps in from track 0 after a restore and prints the track register each time. A delay is put in at 760 for display purposes.

10	00	POKE 14304,1	select
20	00	POKE 14316,3	restore command
30	00	A=PEEK(14316)	get status
40	00	IF (A AND 1)<>0 GOTO 300	test busy
50	00	A=PEEK(14317)	get track register
55	50	PRINT A	print
57	70	FOR I=O TO 300:NEXT	delay for display
60	00	POKE 14304,1	select
61	10	POKE 14316,83	step-in
70	00	A=PEEK(14316)	get status
75	50	IF (A AND 1) <> 0 GOTO 700	test busy
76	50	FOR I=0 TO 300:NEXT	delay for display
77	70	A=PEEK(14317)	get track register
80	00	PRINT A	print
90	00	IF A < 35 GOTO 600	keep on steppin'
_			

To observe what happens when the update bit is not set in the step-in command, substitute a 67 for the 83 in 610. Don't let this continue too ong, however, as some types of drives have been known to step off the end of the earth (or at least the step mechanism); a few steps are fine nowever, and will illustrate the update of the track.

The stepping rate used for the SA400 is 40 milliseconds, specified by a binary 11 in the step rate field in the positioning commands. This is the rate that should be used normally. For illustration of this field's use however, the following program may be used to step in at a faster rate. Use 80 for a fast rate and 83 for a slow rate in line 610.

300 400 600 610	POKE 14304,1 POKE 14316,3 A=PEEK(14316) IF (A AND 1) \( \right) 0 GOTO 300 POKE 14304,1 POKE 14316,80 B=PEEK(14316)	select restore get status test busy select step-in get status
	B=PEEK(14316)	get status
	, ,	•
	A=PEEK(14317)	get track
800	PRINT A	print
900	IF B 🔇 35 GOTO 600	loop

The above programs have used a step in command. Let's use the step out command and clean up some of the code. The following program uses subroutine 1000 as a busy check. A return is made only when the previous command is done. Subroutine 2000 performs an operation determined by V, waits for done, and then prints the track register. The program steps into track 35 and then steps out to track 0.

100	POKE 14304,1	select
200	POKE 14316,3	restore
300	GOSUB 1000	test done
400	V=83	step-in
500	GOSUB 2000	output and test
600	IF A 🔇 35 GOTO 500	step in till end
700	V=115	step-out
800		output and test
900	IF A <b>〈 〉</b> 0 GOTO 800	step out till end
950	END	done
1000	A=PEEK(14316)	get status
1100	IF (A AND 1) <>0 GOTO 1000	go if busy
1200	RETURN	return
2000	POKE 14304,1	select
2050	POKE 14316,V	output command
2100	GOSUB 1000	test done
2200	A=PEEK(14317)	get track register
2300	PRINT A	print
2400	RETURN	return

One question the reader may be asking - why select each time a step is done? Don't forget that the motor stays on only for about three seconds. If the entire disk operation takes longer than that, the drive is automatically deselected. It is a good idea therefore, to select before each new disk operation (command) to keep the disk in a ready condition. This applies not only to Basic code, but to assembly language code as well.

We have seen the step in and step out command used. Now let us use the step from last direction. As you will recall, this command will cause he FD1771B-01 to step in the same direction as the previous command.

100	POKE 14304,1		select
200	POKE 14316,3		restore
300	GOSUB 1000		test done
400	POKE 14316,83		step-in
500	GOSUB 1000		test done
600	FOR I=1 TO 34		setup loop
650	POKE 14304,1		select
700	POKE 14316,51		step from last dir.
800	GOSUB 1000		test done
850	A=PEEK(14317)		get track
860	PRINT A		print
900	NEXT		loop
950	END		done
1000	A=PEEK(14316)		get status
1100		>0 GOTO 1000	test done
1200	RETURN	, = = = = 1000	return
	· = <b>-</b>		return

The only other positioning command we have not used is seek. The following program seeks from any input value. Obviously valid values are 0 through 34 for the track. The seek assumes that the data register of the FD1771B-01 has been loaded with the value representing the desired track. This is done at 500. When the seek command is executed at 700 the FD1771B-01 automatically steps in or out to position the head over the desired track. The track register must of course, have the correct current track number for a proper seek.

100 POKE 14304,1	select
200 POKE 14316,3	restore
300 GOSUB 2000	test done
350 INPUT V	input track #
400 POKE 14304,1	select
500 POKE 14319,V	output track #

600	GOSUB 2000	test done
700	POKE 14316,19	seek command
800	GOSUB 2000	test done
900	A=PEEK(14317)	get track
1000	PRINT A	print
1050	A=PEEK(14316)	get status
1060	PRINT A	print
1100	GOTO 350	loop on input
2000	A=PEEK(14316)	get status
2100	IF (A AND 1) <b>&gt;</b> 0 GOTO 2000	test done
2200	RETURN	return if done

The above routines illustrate the use of the positioning commands. Assembly language implementation would follow the above approaches (we shall see assembly language routines later in this chapter). The important thing in the use of the positioning commands is to know where you are. The reference point is track zero to which the head may always be positioned. Although the FD1771B-01 should not fail to update the track register properly, that gaelic law applies.

#### Reading/Writing

To illustrate reading and writing of sectors, we will use code from a popular microcomputer. The code is unsophisticated and can be accessed using a symbolic disassembler such as Small Systems Software's RSM-1S.

One of the first things that Level II Basic does is to test whether a disk is present. If a disk is present, then Level II assumes that a program is present on sector 0, track 0, and reads that program in. The program, of course, is a portion of TRSDOS. The process of reading in the program is called "bootstrapping" or "booting in", and is a way for the system to pull itself up by it's own bootstraps after power up or RESET. If a disk is not present, of course, or if BREAK is pressed on power up, Level II goes instead to Level II Basic, bypassing the disk.

If we examine the first three instructions in Level II Basic we find:

0000	F3	DI	disable interrupts
0001	AF	XOR A	0 to A
0002	C3 74 06	JP 0674	jump to loc 0674H

This sequence is always entered on power up, as a power up causes execution to start at location 0. The first instruction disables all external interrupts except for the non-maskable interrupt. The A register is loaded with 0 and a jump is then made to loaction 0674H.

At location 0674H we find the "disk boot" routine shown below in figure 1. The disk boot starts at 0696H after other initialization. The disk boot performs the following functions:

- 1. Read disk status (0696H)
- 2. Test for status bits from disk (069AH)
- 3. If no status for disk, go to location 0075H (069CH)
- 4. Else: Select drive 1 by outputting 1 to select latch address 37E1H (06A1H).
- 5. Send restore command (3) to disk command register (address 37EC 06AAH).
- 6. Delay 65536 counts (0060 is a subroutine to delay by count in BC register pair). This is done to let the motor come up to speed and for head movement.
  - 7. Test busy bit for status (06B2H).
  - 8. Loop to 7 if busy.
- 9. Else: Send 0 to sector register by outputting to location 37EEH. This prepares the disk to read sector 0 of track 0.
- 10. Send 8CH read command by outputting 8C to location 37EC (06BFH). Read sector 0, track 0, byte 0.
- 11. Test bit 1 of the status register (DRQ). If DRQ is not zero, the next byte of data is not present in the FD1771B-01 data register and step 11 is again executed. Else: Data is present and the data is read into the A register (06C4H) and transferred to the 4200H area (06C5H).
- 12. The BC pointer is bumped by one (06C4H) to point to the next destination in the 4200 area (06C6H).
- 13. If C=0, steps 11 through 13 are repeated to transfer 256 bytes of data from sector 0 to 4200H through 42FFH.
- 14. A jump is made to TRSDOS start at 4200H (actually a TRSDOS loader).

Note that in the above routine all I/O is done on a "programmed I/O" basis. Reading a byte of data is done by checkding the DRQ bit to see if a new byte of data has been assembled from the serial bit stream. If so, a byte is read into A and then transferred to the 4200H area (200H bytes above the start of RAM. The read resets the DRQ bit and the process is repeated 256 times to read the sector of data.

This simple bootstrap is a common brute force approach to initializing a system. No checks are made on the validity of the data in this routine, but chances are good the operation will go off without a hitch. If not, another power up will repeat the entire process.

If a RESET is performed, the same test for disk present is made at location 66H and a jump made to location 0000H if the disk is there, where a transfer to the bootstrap\_routine is made.

0066	31 00 06	LD SP,0600	reset
0069	3A EC 37	LD A,(37EC)	get status
006C	3C	INC A	
	FE 02 D2 00 00	CP 02 JP NC,0000	test for disk status go if disk is there

The read command in the above code is an 8CH. As previously described, the read fields should be set for a single sector (bit 4=0, IBM format (bit 3=1), and enable head load and 10 millisecond delay (bit 2=1). This command code should always be used, with the exception of reading multiple sectors. Note also in the above code that it does take time for the motor to get up to speed (less than a second) and that this should be a time-out in the program. Continuing disk operations should always perform a select to keep the motor on.

			Figure 1. D	isk Bootstra	p Routine
0696	3AEC37		LD	A,(37ECH)	GET DISK STATUS
0699	3C		INC	A	
069A	FE02		CP	02	
069C	DA7500		JP	C_0075H	;GO IF NO DISK
069F	3E01		LD	A_01	FOR DRIVE 1
06A1	32E137		LD	(37E1H) A	;SELECT DRIVE 1
06A4	21EC37		LD	HL,37ECH	;1771 ADDRESS CMDS
06A7	11EF37		LD	DE,37EFH	;DATA REG ADDRESS
06AA	3603		LD	(HL),03	RESTORE COMMAND
O6AC	010000		LD	BC,O	;DELAY 64K COUNTS
06AF	CD6000		CALL	0060н	
06B2	CB46	LOOP1	BIT	0,(HL)	;TEST BUSY
06B4	20FC		JR	NZ,LOOP1	;GO IF STILL BUSY
C6B6	AF		XOR	Α	;ZERO TO A
06B7	32EE37		LD	(37EEH),A	;O TO SECTOR REG
G6BA	010042		LD	BC,4200H	
0680	3E8C		LD	A,8CH	;READ COMMAND
06BF	77		LD	(HL),A	;READ SECTOR O
	CB4E	L00P2	BIT	1, (HL)	;TEST DRQ
	28FC		JR	Z,L00P2	GO IF DATA NOT AVAIL.
06C4	1A		LD	A,(DE)	GET NEXT BYTE
06C5	02		LD	(BC),A	TRANSFER DATA
0606	OC		INC	С	;BUMP BUFFER POINTER
	20F7		ĴR	NZ,LOOP2	GO IF NOT 256 BYTES
06C9	c30042		JP	4200H	TRANSFER TO DOS LOADER

Figure 2 shows the busy loop of another read. This read tests the DRQ as the previous one, but prior to the test of DRQ also tests the busy bit. The busy bit will be reset when the read operation is completed. For a single sector this will be after 256 bytes, while for multiple sectors this will be at the end of the track. If the busy bit is set, the next byte of data is obtained and stored away. If the busy bit is not set, a final status check is

made and the value of 5C is used to test for type, not found, CRC or lost data status. Any of these bits means that an error condition exists and the read was terminated improperly. In this case a force interrupt is used to reset the controller before either return is made. The type bit means that a data address mark other than FB or F9 was encountered, not found indicates track and sector were not found, CRC indicates invalid data, and lost data means that the CPU did not respond to the next byte of data.

Figure 2. Generalized Disk Read

	' (At	start, (HL	.)=37ECH	and (BC)=l	ouffer pointer)
	11EF37		LD		;DATA REGISTER ADDRESS
<b>52C9</b>			PUSH	ВС	;WASTE TIME
52CA			POP	вс	AND SOME MORE
5 <b>2CB</b>			JR	52D8H	START READ
52CD		BSYTS	RRCA		;BUSY BIT TO C
	300A		JR	NC 52DAH	GO IF NOT BUSY
52DO	. –	L00P	LD	A, (HL)	GET STATUS
£201			BIT	1,A	;TEST DRQ
57 <b>2</b> D3			JR	Z,BSYTS	GO IF NO DATA
£205			LD	A, (DE)	GET ONE BYTE
5206			LD	(BC),A	STORE IN BUFFER
£207			INC	BC	;BUMP BUFFER POINTER
52D8			JR	L00P	;LOOP FOR NEXT BYTE
52DA			LD	A, (HL)	GET STATUS
52DB			AND	5CH	;TEST TYPE,NFND,CRC,LOST
52DD			RET	Z	GO IF NO ERRORS
	3600		LD	(HL),ODOH	;FORCE INT (RESET)
52E0	CY		RET		; RETURN

At this point it may be wise to talk about some of the idiosyncracies of the TRS-80 disk implementation. Although nothing is mentioned in the FD1771B-01 documentation, code in the Radio Shack system uses "time wasting instructions" after certain disk I/O commands. Evidentally some settling time is required after execution of FD1771B-01 commands. This is a type of thing usually found out after debugging, and may reflect specs not stated in FD1771B-01 documentation, system design problems, or code put in "just to play it safe". A sequence such as:

PUSH AF POP AF PUSH AF POP AF

is typically used after a seek command. These instructions are essentially no operations and prevent another command from directly following an initial disk command. Additional time wasters may be

required after steps, or read or write commands. Another problem associated with the TRS-80 system is that some of the code associated with the disk is presumably deliberately vague. Therefore, do not be too surprised to find confusing routines or structure while disassembling or investigating parts of TRSDOS.

The operations for disk sector writes is handled much the same way as a read, except that the data register is now *loaded* with a data byte, and then the DRQ is checked to determine if the controller is ready for the next data byte. In the routine in figure 3, the busy bit is check as previously; it signifies the end of the write. After the write has been completed, the same status bits are checked. Bit 6 in the write case signifies write protect instead of record type as in the case of read.

Figure 3. Generalized Disk Write
(BC contains buffer pointer)
(HL contains status, command address 37EC)

FE61 7E FE62 OF FE63 DA61FE FE66 36A8 FE68 11EF37 FE6B C5 FE6C C1 FE6D C5 FE6E C1 FE6F C376FE FE72 OF FE73 D282FE FE76 7E FE77 CB4F FE79 CA72FE FE7C OA FE7D 12 FE7E O3 FE7F C376FE FE82 7E FE83 E65C	BSYCK DRQCK DONE	LD RRCA JP LD PUSH POP PUSH POP RRCA JP LD LD LD LD LD AND	A, (HL)  C,SLOOP (HL),OA8H DE,37EFH BC BC BC DRQCK  NC,DONE A, (HL) 1,A Z,BSYCK A, (BC) (DE),A BC DRQCK A, (HL) 5CH	;GET STATUS ;BUSY BIT TO C ;GO IF BUSY ;WRITE COMMAND ;DATA REG ADDRESS ;WASTE TIME ;AND SOME MORE ;MORE YET ;DONE WASTIN' TIME ;BYPASS BUSY CHECK ;BUSY TO C ;GO IF NOT BUSY ;GET STATUS ;TEST DRQ ;GO IF NEW DATA NOT REC ;GET NEXT DATA BYTE ;OUTPUT TO DATA REG ;BUMP BUFFER POINTER ;CONTINUE ;GET STATUS ;TEST W PRO, N FND, CRC
FE82 7E	DONE	LD	A,(HL)	GET STATUS

#### **Formatting**

Formatting a diskette can be performed by one of two methods. The TRS-80 software contains a disk formatting program that automatically formats a diskette to "standard" format as defined in Appendix B. User-formatted diskettes, on the other hand, do not contain any directories or applications programs and cannot be used by TRSDOS. A user-formatted disk, of course, can be used for any user file management software which operates independently of TRSDOS.

If the user wishes to format a diskette, he may do so by constructing a track's worth of data arranged in the proper format and then executing a write track command. The implementation of the write track will be almost identical to a write sector sequence, except that an entire track is written.

If the user wishes to read a track, the read track command can be implemented in the same fashion as read sector. In this case however, the entire track will have to be read into a large buffer before the busy bit is reset. All data on the track including gaps, data marks, and data is read in, so this is a convenient way (though laborious) of investigating data on any diskette track. A program to read any given track is shown below in figure 4 (track number in location 5043).

The read address command operates similarly to a read sector except that the six data bytes of an ID field are read from a track. The read address would primarily be used for verification of a formatting operation.

Figure 4. Read Track Program

5003 5006 5009 500A 500D 500E 5011 5014 5017 501A 501D	3E01 32E137 210000 2D C20950 25 C20D50 32E137 3A4350 32EF37 21EC37 361B	L00P1 L00P2	DI LD LD DEC JP DEC JP LD LD LD LD	A,01 (37E1H),A HL,O L NZ,LOOP1 H NZ,LOOP2 (37E1H),A A,(TRACK) (37EFH),A HL,37ECH (HL),1BH	;DISABLE INTERRUPTS ;FOR SELECT ;SELECT DRIVE 1 ;DELAY COUNT  ;SELECT AGAIN ;LOAD TRACK # ;OUTPUT TO DATA REG ;STATUS, CMD ADDRESS ;SEEK COMMAND
				•	
501F			PUSH	AF	;WASTE TIME
5020	· •		POP	AF	;NOTE: DRIVE SELECT
5021			PUSH	AF	POSITIONS TRACK TO
5022	F1		POP	AF	;O, RESETS TRACK REG

5023 7E 5024 0F 5025 DA2350 5028 010060 502B 36E4 502D C5 502E C1 502F C5 5030 C1 5031 7E 5032 0F 5033 D20342 5036 CB47 5038 CA3150 503B 3AEF37 503E 02	L00P3	LD RRCA JP LD PUSH POP LD RRCA JP LD	(HL), OE4H BC BC BC BC A, (HL) NC, 4203H O, A Z, LOOP3 A, (37EFH) (BC), A	;GET STATUS ;BUST TO C ;LOOP IF BUSY ;BUFFER AREA ;READ TRACK COMMAND ;WASTE TIME ;AND SOME ;MORE YET ;DONE WASTIN' TIME ;GET STATUS ;BUSY TO C ;RETURN TO MONITOR ; ON DONE ;LOOP IF NOT DATA ;READ DATA ;STORE IN BUFFER
503B 3AEF37		LD	A,(37EFH)	READ DATA
503F 03 5040 c33150		INC JP	BC LOOP3	BUMP BUFFER POINTER
5043 00	TRACK	DEFB	0	;TRACK #

#### Conclusion

While the above examples do not constitute a complete description of every disk operation, it is hoped that they will provide the reader with the basic knowledge to write his own assembly language software routines for the disk if he desires. By bypassing TRSDOS it is possible to optimize disk storage space and access times, and to create whatever file management or disk operating system softweare the user requires, subject to his time and patience.

# Appendix A

#### FD1771B-01 Commands for TRS-80

TVDE	COMMAND	DINIADA	ITICNA	TI 400
IIPE	COMMAND	BINAKY	HEX*	FLAGS
I	Restore	00000V11	03	V: 0 no verify, 1 verify
I	Seek	00010V11	13	V: 0 no verify, 1 verify
Ī	Step	001U0V11	33	V: 0 no verify, 1 verify U: 0 no update, 1 update track register
I	Step In	010U0V11	53	V: 0 no verify, 1 verify U: 0 no update, 1 update track register
Ī	Step Out	011U0V11	73	V: 0 no verify, 1 verify U: 0 no update, 1 update track register
II	Read	100M1100	8C	M: 0 single sector, 1 multiple
II	Write	101M1100	AC	M: 0 single sector, 1 multiple
, III	Read Address	11000100	C4	
III	Read Track	1110010S	E4	S: 0 synchronize to address mark, 1 no synchronize
III	Write Track	11110100	F4	
IV	Force Inter- rupt	11010000	D0	* Usual value used.
				Osuai value useu.

# Appendix B

Disc Format for TRS-80 3 4

#### WRITING

#### READING

	# Pattern Description	# Pattern Description
Precedes		
First Sector	18 FF Filler	18 FF Filler
	1 FE ID address mark	1 FE ID address mark
	1 xx Track # (0-9)	1 xx Track #
	1 00	1 00
	1 xx <sup>2</sup> Sector # (0-9)	1 xx <sup>2</sup> Sector #
First	1 01	1 01
Sector	1 F71 Generates 2 CRC bytes	2 xx CRC chars (ID)
	12 FF Filler	12 FF Filler
	6 00 Filler	6 00 Filler
	1 FB Data address mark	1 FB Data addr. mark
	256 E5 For user data area	256 E5 Dummy user area
	1 F71 Generates 2 CRC bytes	•
	12 FF Filler	12 FF Filler
	6 00 Filler	6 00 Filler
Physical	Parantarata 14 0 st	
Sectors	Repeat sector data 8 more times	8 more sectors read
2-9	<b>}</b>	
	1 FE	1 FE
	1 xx	1 xx
	1 00	1 00
	1 xx <sup>2</sup>	1 xx <sup>2</sup>
Last	1 01 Same as above	1 01 Same as above
Sector	1 F7'	2 xx
000101	12 FF	12 FF .
	6 00	6 00
	1 FB	1 FB
	256 E5	256 E5
	1 F7¹	2 xx
l	106 <sup>5</sup> FF Write until not busy	1065 FF Read 'til not busy

#### NOTES:

- 1 F7 character generates two CRC check characters in hardware.
- <sup>2</sup> Physical sector numbers on diskette go in this order: 0, 5, 1, 6, 2, 7, 3, 8, 4, 9 (i.e. third sector of track is 1)
- <sup>3</sup> Above defines one track.
- <sup>4</sup> Above defines track without files. Data files are rewritten for 256 data bytes per sector.
- <sup>5</sup> Approximate number of bytes before controller terminates operation.

Status

Bit	Typel	Read	Write	Read Address	Read Track	Write Track
7 6 5 4	Not Ready Write protect Head engag'd Seek error CRC	Not Ready Record type Record type Record not found CRC	Not Ready Write protect Write fault Record not found CRC	Not Ready 0 0 ID not found CRC	Not Ready 0 0 0 0	Not Ready Write protect Write fault 0
2 1 0	error Track 0 Index Busy	error Lost data DRQ Busy	error Lost data DRQ Busy	error Lost data DRQ Busy	Lost data DRQ Busy	Lost data DRQ Busy

# Appendix C

#### DISKIO

#### **Description**

DISKIO is an assembly language program that is used to read and write data from one to four disks in a TRS-80 program. A software routine such as this is commonly called a "driver" and DISKIO is essentially a "disk I/O driver". The user may call DISKIO from another assembly language program, or from a Basic program using the USR function. DISKIO is oriented towards reads and writes of single sectors or tracks, but also provides the capability of head positioning, status check, or address read. DISKIO is entirely relocatable. That is, the machine language code from "DISKIO" to "end" may be moved bodily anywhere in memory without reassembly or modification of instruction address fields. Alternatively, of course, the routine may be reassembled at any convenient origin.

#### Calling Sequence

DISKIO is called by loading the index register IX with the address of a parameter block and by performing a CALL to DISKIO. Return is made to the location immediately following the CALL.

(IX) = parameter block pointer

CALL DISKIO

(return)

The paramter block consists of eight bytes, specifying eight parameters for the DISKIO routine.

The first byte contains a function code of 0 through 6. Functions are:

- 0 Read status
- 1 Position head over given track
- 2 Read sector specified into buffer
- 3 Write sector specified from buffer
- 4 Read address (ID) data from given track
- 5 Read entire specified track
- 6 Write entire specified track

Byte 1 contains a sector number from 0 to 9 for functions 2 and 3 (read and write sector).

Byte 2 contains a track number from 0 through 34 for all functions except the read status function.

Bytes 3 and 4 contain a 16 bit address for functions 2 through 6. This address is the address of the data source for writing to the disk, or the data destination for reading from the disk. Note that the Z-80 uses the

low-order 8 bits in the first byte and the high-order 8 bits in the next byte. The assembler takes care of this automatically, and this information is meant for those users who may be "patching" machine code.

Byte 5 is not set up by the user, but does contain a "type of completion" after DISKIO has returned to the calling code. Upon return, a 01H value specifies that the function was performed without error. An FEH value ((-2) specifies that one of the calling paramaters was invalid - sector #, track #, function # or drive #. An FFH(-1) specifies that an error occurred during the disk operation. The status code (byte 6) may be checked to determine the type of error in this case. An FDH (-3) specifies that a position error occurred. The position error may have been prior to the main function, as in the case of functions 2 through 6, or a result of the position head function itself. In either case, the status byte (6) will show the nature of the error.

Byte 6 is not set up by the user and contains the status after the I/O operation has been performed. Status will be present after a successful I/O operation or in the case of an FFH or FDH type completion. Status is as follows:

#### Bit Description

- 7 None
- 6 Write protect (functions 1, 3, 6)
- 5 Write fault (functions 3, 6)
- 4 Seek error (1), ID not found (4), record not found (2, 3)
- 3 CRC (checksum) error (functions 1 4)
- 2 Track 0 (function 1), lost data (others)
- 1 Index mark (function 1)
- 0 None

Status for an FDH type of completion will be identical to that returned for function 1.

Byte 7 has two fields. Bit 7 is a user-specified "wait" bit. If the W bit is a one, DISKIO will wait approximately 1 second for the disk motor to come up to speed before performing the disk operation. If the W bit is a zero, the operation will be performed immediately without a wait. The W bit must be set for the first disk operation. It need not be set for subsequent operations provided that these operations occur less than two seconds apart. The reason for this constraint is that each disk select (address) sets the motor on signal for about three seconds. After this three second period the motor turns off again, unless there has been a new select in the three second period. Use the wait option for initial disk

operations and for those operations that do not occur within two seconds of the last disk I/O.

The second field in byte 7 is the drive number (0 through 3). Drive 0 corresponds to Radio Shack drive # 1, and so forth.

#### **Functions**

Function 0, read status, reads back the current status from the specified disk. Drive number must be specified.

Function 1, position head, positions the disk head over the specified track (seek or restore). Track number and drive number must be specified. *Initially a position head to track 0 (restore) should be done before other disk I/O operations*. A restore effectively resets the internal track register in the controller and can be done at any time to ensure the controller "knows where it is".

Function 2, read sector, positions the head to the indicated track number and then reads in one 256 byte sector into the specified buffer area. Sector number, track number, buffer address and drive number must be specified.

Function 3, write sector, operates similarly to read sector, except the data is transferred from the buffer are to the specified track and sector. Sector number, track number, buffer address and drive number must be specified.

Function 4, read address ID, reads the six identification bytes from the first available sector of the given track into the specified buffer area. The format is track number, zeros, sector number, 01H, and two bytes of CRC (checksum) data. Sector number is not specified. Track number, buffer address and drive number must be specified.

Function 5, read track, reads in the entire specified track into the buffer area. Approximately 3106 bytes must be made available as the buffer area. Gaps, ID data, address marks, data marks, and user data is read. Track number, buffer address and drive number must be specified.

Function 6, write track, writes an entire track from the specified buffer area. The track data must be properly formatted because of hardware limitations in the controller. This operation is a "formatting" operation for initialization of the disk. Track number, buffer address and drive number must be specified.

#### **Examples**

#### Position Head to Track 0

	LD CALL return	IX,PARAM DISKIO	;parameter block address ;call disk I/O ;(other code)
. PARAM	DB DB DB DW DB DB DB DB	1 0 0 0 1 0 0 80H	;position function ;sector # not required ;track 0 ;buffer address not required ;zero TYC for return* ;zero status for return* ;wait, drive 0
Read Sector 8	, Track LD CALL return	13 (decimal) IX,PARAM DISKIO	;parameter block address ;call disk I/O ;(other code)
PARAM	DB DB DW DB BD DB	2 8 0DH BUFFER 0 0 81H	;read sector function ;sector 8 ;track 13 ;buffer address ;zero TYC for return* ;zero status for return* ;wait, drive 1 * Not required

#### Notes:

- 1. Common functions used are position, read sector, and write sector.
- 2. Additional information on disk operations appears earlier in this book.
- 3. All registers are saved for return.
- 4. Should you experience trouble with DISKIO, the problem may be incorrect code. If all code in DISKIO is correct, the checksum obtained by adding the contents of byte 0 through 139H in the program should be 6CH. If the checksum is not 6CH, code has been incorrectly entered manually or an error has been made in the source code for assembly. (The checksum is obtained by zeroing an 8 bit total, and then adding byte 0, byte 1....through byte 139H. The resulting 8 bit value is the check sum, and should be 6CH.)

5000	00100		ORG	5000H			506A	2810	00000					
	00110 00120		******	*******	*****			Ø1C4Ø5	00800 00810		JR LD	Z,DISKØ3 BC,CODE4		
	00130	; <b>*</b>		DISKIO-00-01	*		506F		00820		LD	E,STAT4		
	00140		******	******	*		5071 5073		00830 00840		CP JR	4		
0000		CODEØ	EQU	0000H	*****		5075	Ø1E405	00850		LD	2,DISKØ3 BC,CODE5		
0100	00170	CODE1	EQU	0100H			5078		00860		LD	E,STAT5		
078C		CODE 2	EQU	078CH			507A 507C		00870 00880		CP. JR	5 2 DICK43		
ØFAC Ø5C4		CODE 3	EQU EQU	ØFACH Ø5C4H				01F40D	00890		LD	2,DISKØ3 BC,CODE6		
05E4		CODE5	EQU	05E4H			5081		00900		LD	E,STAT6		
ØDF4		CODE6	EQU	ØDF4H			5083 5085		00910 00920 INV	212	JR	DISKØ3		
0000 0018		STATØ STAT1	EQU EQU	Ø 18h		í	5087	CB4Ø	00930 DIS		JR BIT	INVAL1 Ø,B		GET TRACK BIT
001C		STAT2	EQU	1CH		,	5089		00940		JR	Z,DISKØ8		GO IF ZERO
007C		STAT3	EQU	7CH			508B	DD7EØ2 E6EØ	00950 00960		LD	A,(IX+2)		GET TRACK #
001C 0004		STAT4 STAT5	EQU EQU	1CH 04H		,	5090		00970		AND JR	ØEØH Z,DISKØ4		;GO IF 0-31
0044		STAT6	EQU	44H				DD7EØ2	00980		LD	A, (IX+2)		, GO 11 0-31
5000 F5		DISKIO	PUSH	AF	;SAVE REGS		5095 5097		00990 01000		CP	32		
5001 C5 5002 D5	00310 00320		PUSH PUSH	BC DE			5099		01010		JR CP	2,DISKØ4 33		;GO IF 32
5003 E5	00330		PUSH	HL			509B		01020		JR	Z,DISKØ4		;GO IF 33
5004 AF	00340		XOR	A	;ZERO A		509D 509F		01030 01040		CP	34		
5005 DD7705 5008 DD7706	00350 00360		LD LD	(IX+5),A	; ZERO TYC			DD7E02	01050 DISE	(04	JR LD	NZ,INVAL1 A,(IX+2)		;GO IF GT 34
500B DD7E00	00370		LD	(IX+6),A A,(IX)	; ZERO STATUS ; GET FUNCTION		50A4		01060		OR	A (1X.2)		;TRACK #
500E E6F8	00380		AND	ØF8H	,		50A5 : 50A7 :		01070		JR	NZ,DISKØ5		GO IF NOT RESTORE
5010 2073 5012 DD7E00	00390		JR	NZ,INVAL2	GO IF INVALID FUNCTIC		50A9		01080 01090		LD JR	A,3 Diskø6		RESTORE COMMAND
5015 FE07	00400 00410		LD CP	A,(IX) 7		•	50AB	32EF37	01100 DISE		LD	(37EFH),A		;OUTPUT TRK #
5017 286C	00420		JR	Z,INVAL2	GO IF FUNCTION 7	1	50AE (		01110		PUSH	BC		;WASTE TIME
5019 DD7E07 501C E67C	00430		LD	A, (IX+7)			50B0		01120 01130		POP LD	ВС А,17Н		- CDB# COMMING
501E 2065	00440 00450		AND JR	7CH NZ,INVAL2	;GET DRIVE ;GO IF GT 3	i	50B2 :	32E <b>g</b> 37	01140 DISE		LD	(37E <b>€</b> H),A		;SEEK COMMAND ;OUTPUT RESTORE OR SEEK
5020 DD7E07	00460		LD	A,(IX+7)	,00 11 01 0		5085 ( 5086 (		01150		PUSH	BC C		;WASTE TIME
5023 E603 5025 3C	00470		AND	3			5087		01160 01170		POP PUSH	BC BC		
5025 3C 5026 47	00480 00490		INC LD	A B,A			50B8 (	C1	01180		POP	BC		
5027 3E80	00500		LD	A,80H		<u> </u>	50B9 1		01190		JR	DISKØ7		
5029 07 502A 10FD		DISKØA	RLCA	DICKAN	CONFIDE TO DOCUTION	ŀ	50BD 3		01200 INVA 01210 DISK		JR LD	INVAL A,(37ECH)		.CPM CM1400
502C 32E037	00520 00530		DJN2 LD	DISKØA (37EØH),A	CONVERT TO POSITION		50C0 (	CB47	01220 ,		BIT	0,A		;GET STATUS ;TEST BUSY
502F DDC8077E			BIT	7,(IX+7)	;TEST W	. /	50C2 2		01230		JR	NZ,DISKØ7		GO IF BUSY
5033 2809 5035 210000	00550		JR	Z,DISKØ1	GO IF NO WAIT		50C7 E		01240 01250		LD AND	(IX+6) <b>,A</b> 98H		STORE STATUS
5038 25	00560 00570	DISKØB	LD DEC	HL,0000 H		<u>].</u>	50C9 2	2807	01260		JR	Z,DISKØ8		;TEST STATUS ;GO IF OK
5039 20FD	00580		JR	NZ,DISKØB			50CB 3		01270		LD	A, ØFDH		700 11 OK
503B 2D 503C 20FA	00590 00600		DEC	L Na Dickan	DELAY 64V COUNTS		50D0 1		01280 01290		LD Jr	(IX+5),A DISK27	•	SET POSITION ERROR
503E 3AEC37		DISKØ1	JR LD	NZ,DISKØB A,(37ECH)	;DELAY 64K COUNTS ;GET STATUS	1	50D2 (	•	01300 DISK		BIT	1,8		; TERMINATE
5041 CB47	00620		BIT	0,A	TEST BUSY	ľ	50D4 2	2817 .	01310		JR	Z,DISK10		GET SECTOR BIT
5043 20P9 5045 DD7E00	00630	D.T.C.W.G.O.	JR	NZ,DISKØ1	GO IF BUSY	;	50D6 E		01320		LD	A,(IX+1)		GET SECTOR
5048 010000	00650	DISKØ2	LD LD	A,(IX) BC,CODEØ	GET FUNCTION 0-6;LOAD SEQ COMMAND		50D9 E		01330 01340		AND LD	ØF8H	1	•
504B 1E00	00660		LD	E,STATØ	STATUS CHECK BITS	1	50DE 12		01350		JR	A,(IX+1) Z,DISKØ9		;GO IF 0-7
504D PE00 504F 2836	00670 00680		CP	8 2 DICEA2		j;	50E0 F		01360		CP	8		
5051 010001	00690		JR LD	Z,DISKØ3 BC,CODE1			50E2 2 50E4 F		01370 01380		JR CP	Z,DISKØ9		;GO IF 8
5054 1E18	88788		LD	E,STAT1		4	50E6 2	04E	01390		JR	NZ,INVAL		;GO IF GT9
5056 FE01	00710		CP	1		1	50E8 3		01400 DISK			(37EEH),A		OUTPUT TO SECTOR REG
5058 282D 505A 018C07	00720		JR	Z,DISKØ3	1	7	50EB C		01410 01420		PUSH POP	BC		
505D 1E1C	00730 00740		LD LD	BC,CODE2 E,STAT2		3	50ED C	:B5Ø	01430 DISK			BC 2,B		GET READ/WR BIT
505F FE02	90750		CP	2	• • • • • • • • • • • • • • • • • • • •	31.	50EP D		01440	1	PUSH	DE		;SAVE STATUS CHK BITS
5061 2824 5063 01AC0F	00760 00770		JR	Z,DISKØ3	. •	<b>1</b>	50F0 2 50F2 7		01450 DISK 01460		JR LD	Z,DISK20		GO IF NO I/O
5066 1E7C	89788		LD LD	BC,CODE3 E,STAT3		4	50F3 D	D5EØ3	01470		LD	A,C E,(IX+3)		;GET COMMAND ;BUFFER ADDRESS LS
5068 PE03	88798		CP	3			50F6 D		01480	1	LD	D, (IX+4)		; MS
							5ØF9 2	IEC3/	01490	I	LD	HL,37ECH		STATUS REG ADDRS

50FC 77

01500

LD

(HL),A

;OUTPUT COMMAND

30FC //	01200		LU	(BL) A	COTPOT COMMAND
50FD CB58	01510		BIT	3,B	;TEST RD/WR
50FF C5	01520		PUSH	BC	
5100 Cl	01530		POP	BC	;WASTE TIME
51Ø1 C5	01540		PUSH	BC	•
5102 C1	01550		POP	BC	
5103 01EF37			LD	BC,37EFH	;DATA REG ADDRS
5106 280C	01570		JR		
		010815		2,DISK18	GO IF READ
5108 7E		DISK15	LD	A, (HL)	GET STATUS
5109 ØF	01590		RRCA		;BUSY TO C
510A 3014	01600		JR	NC,DISK20	GO IF DONE
510C 0F	01610	*	RRCA		;DRQ TO C
510D 30F9	Ø162Ø		JR	NC,DISK15	GO IF NOT RDY
510F 1A	01630		LD	A, (DE)	GET BYTE
5110 02	01640		LD	(BC),A	OUTPUT TO DISK
5111 13	01650		INC	DE	, collet to blok
5112 18F4	01660		JR	DISK15	. CONMINUE
		0.7.0 2.1.0			; CONTINUE
5114 7E		DISK18	LD	A, (HL)	GET STATUS
5115 ØF	01680		RRCA		BUSY TO C
5116 3008	01690		JR	NC,DISK20	;GO IF DONE
5118 ØF	01700		RRCA		;DRQ TO C
5119 30F9	01710		JR	NC,DISK18	GO IF NOT RDY
511B ØA	01720		LD	A, (BC)	GET BYTE
511C 12	01730		LD	(DE),A	STORE
511D 13	01740		INC	DE	,
511E 18F4	01750		JR	DISK18	. CONTINUE
5120 3AEC37		DISK20			; CONTINUE
5123 DD7706		DISKED		A, (37ECH)	GET STATUS
			LD	(IX+6),A	; SAVE
5126 C1	01780		POP	BC	; RESTORE STATUS CHK B
5127 Al	Ø179Ø		AND	С	;TEST
5128 3EØ1	01800		LD	A,1	
512A 2802	01810		JR	Z,DISK25	;GO IF OK
512C 3EFF	Ø182Ø		LD	A, ØFFH	•
512E DD7705		DISK25	LD	(IX+5),A	SET ERROR TYC
		DISK27			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
5141 81					
5131 E1		DISKZI	POP	HL	
5132 D1	01850	DISKZI	POP	DE	
5132 D1 5133 C1	01850 01860	DISKZI	POP POP	DE BC	
5132 D1 5133 C1 5134 F1	01850 01860 01870	DISKZI	POP POP POP	DE	RESTORE REGS
5132 D1 5133 C1 5134 F1 5135 C9	01850 01860 01870 01880		POP POP POP RET	DE BC AF	RESTORE REGS
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE	01850 01860 01870 01880 01890	INVAL	POP POP POP RET LD	DE BC AF A,0FEH	RESTORE REGS
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4	01850 01860 01870 01880 01890 01900		POP POP POP RET LD JR	DE BC AF	RESTORE REGS
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000	01850 01860 01870 01880 01890 01900 01910		POP POP POP RET LD	DE BC AF A,0FEH	;RESTORE REGS
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4	01850 01860 01870 01880 01890 01900 01910		POP POP POP RET LD JR	DE BC AF A,0FEH	RESTORE REGS
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000	01850 01860 01870 01880 01890 01900 01910		POP POP POP RET LD JR	DE BC AF A,0FEH	RESTORE REGS
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4	01850 01860 01870 01880 01890 01900 01910		POP POP POP RET LD JR	DE BC AF A,0FEH	;RESTORE REGS
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL	01850 01860 01870 01880 01890 0190 01910 ERRORS	INVAL	POP POP POP RET LD JR	DE BC AF A,0FEH	RESTORE REGS
5132 DI 5133 C1 5134 FI 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL	01850 01860 01870 01880 01890 01900 01910 ERRORS	INVAL 00650	POP POP POP RET LD JR	DE BC AF A,0FEH	RESTORE REGS
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000 TOTAL CODE0 0000 CODE1 0100	01850 01860 01870 01880 01890 01900 01910 ERRORS	INVAL 00650 00690	POP POP POP RET LD JR	DE BC AF A,0FEH	;RESTORE REGS
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL CODE0 0000 CODE1 0100 CODE2 078C	01850 01860 01870 01880 01890 01900 01910 ERRORS	INVAL 00650 00690 00730	POP POP POP RET LD JR	DE BC AF A,0FEH	RESTORE REGS
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL CODE0 0000 CODE1 0100 CODE2 078C CODE3 0FAC	01850 01860 01870 01880 01890 01900 01900 01700 00170 00180 00190	INVAL 00650 00690 00730 00770	POP POP POP RET LD JR	DE BC AF A,0FEH	RESTORE REGS
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL CODE0 0000 CODE1 0100 CODE1 0100 CODE2 078C CODE3 0FAC CODE3 0FAC CODE4 05C4	01850 01860 01870 01880 01890 01900 01910 ERRORS 00160 00170 00180 00190 00200	INVAL 00650 00690 00730 00770 00810	POP POP POP RET LD JR	DE BC AF A,0FEH	RESTORE REGS
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000 TOTAL CODE0 0000 TOTAL CODE1 0100 CODE1 0100 CODE2 078C CODE3 0FAC CODE4 05C4 CODE5 05E4	01850 01860 01870 01880 01990 01900 01910 ERRORS	INVAL 00650 00690 00730 00770 00810 00850	POP POP POP RET LD JR	DE BC AF A,0FEH	RESTORE REGS
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000 TOTAL CODE0 0000 TOTAL CODE1 0100 CODE1 0100 CODE2 078C CODE3 0FAC CODE3 0FAC CODE4 05C4 CODE5 05E4	01850 01860 01870 01880 01890 01900 01910 ERRORS 00160 00170 00180 00190 00200	INVAL 00650 00690 00730 00770 00810	POP POP POP RET LD JR	DE BC AF A,0FEH	RESTORE REGS
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL CODE0 0000 CODE1 0100 CODE2 078C CODE3 0FAC CODE4 05C4 CODE5 05E4	01850 01860 01870 01880 01890 01900 01900 00170 00170 00180 00190 00200 00200 00220	INVAL 00650 00690 00730 00770 00810 00850	POP POP POP RET LD JR END	DE BC AF A,0FEH	RESTORE REGS
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL CODE0 0000 CODE1 0100 CODE2 078C CODE2 078C CODE3 0FAC CODE3 0FAC CODE4 05C4 CODE6 0DF4 CODE6 0DF4 CODE6 0DF4 CODE6 0DF4 CODE6 0DF4 CODE6 0DF4 CODE6 0DF4	01850 01860 01870 01880 01890 01900 01900 ERRORS 00170 00170 00180 00200 00210 00220 00610	INVAL 00650 00690 00730 00770 00810 00850 00890	POP POP POP RET LD JR END	DE BC AF A,0FEH	RESTORE REGS
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000 TOTAL CODE0 0000 TOTAL CODE1 0100 CODE1 0100 CODE2 078C CODE3 0FAC CODE3 0FAC CODE4 05C4 CODE6 0DF4 DISK01 503E DISK01 503E	01850 01860 01870 01880 01890 01900 01900 ERRORS 00160 00170 00180 00190 00200 00210 00220 00640	INVAL 00650 00690 00730 00810 00810 00850 00850	POP POP POP RET LD JR END	DE BC AF A, ØFEH DISK25	
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL  CODE0 0000 CODE1 0100 CODE2 078C CODE3 0FAC CODE4 05C4 CODE5 05E4 CODE6 0DF4 DISK01 503E DISK02 5045 DISK03 5087	01850 01860 01870 01880 01990 01900 01910 ERRORS 00160 00170 00180 00190 00200 00210 00220 00610 00640 00930	INVAL  00650 00690 00730 00730 00770 00810 00850 00850 00850	POP POP POP RET LD JR END	DE 8C AF A, ØFEH DISK25	
5132 DI 5133 C1 5134 FI 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL CODE0 0000 CODE1 0100 CODE2 078C CODE3 0FAC CODE4 05C4 CODE5 05E4 CODE6 0DF4 DISK01 503E DISK01 503E DISK02 5045 DISK03 5087	01850 01860 01870 01880 01890 01990 01990 ERRORS 00170 00180 00180 00200 00210 00220 00640 00640 00640 00640	INVAL  00650 00650 00670 00770 00810 00870 00850 00680 00970	POP POP POP RET LD JR END	DE 8C AF A, ØFEH DISK25	
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL  CODE0 0000 CODE1 0100 CODE2 078C CODE3 0FAC CODE4 05C4 CODE5 05E4 CODE6 0DF4 DISK01 503E DISK02 5045 DISK04 50AB DISK04 50AB	01850 01860 01870 01880 01890 01900 01900 ERRORS 00160 00170 00180 00210 00220 00210 00220 00640 00930 01050 01100	INVAL  00650 00690 00770 00810 00850 00850 00850 00680 00680 00680	POP POP POP RET LD JR END	DE 8C AF A, ØFEH DISK25	
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL  CODE0 0000 CODE1 0100 CODE2 078C CODE3 0FAC CODE3 0FAC CODE4 05E4 CODE6 0DF4 DISK01 503E DISK02 5045 DISK02 5045 DISK03 5087 DISK05 5088 DISK05 5088	01850 01860 01870 01880 01890 01900 01900 00170 00180 00170 00180 00190 00220 00210 00220 00640 00930 01050 01140	INVAL  00650 00690 00730 00730 00810 00850 00850 00850 00970 001070	POP POP POP RET LD JR END	DE 8C AF A, ØFEH DISK25	
5132 DI 5133 C1 5134 FI 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL CODE0 0000 CODE1 0100 CODE2 078C CODE3 0FAC CODE4 05C4 CODE5 05E4 CODE6 0DF4 DISK01 503E DISK02 5045 DISK03 5087 DISK04 50AL DISK05 50AB DISK06 50B2 DISK06 50B2 DISK06 50B2	01850 01860 01870 01880 01890 01990 01990 ERRORS 00170 00170 00180 00180 00220 00610 00640	INVAL  00650 00690 00730 00770 00810 00890 00550 00680 00970 01070 01070 01190	POP POP POP RET LD JR END	DE 8C AF A, ØFEH DISK25	
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL  CODE0 0000 CODE1 0100 CODE2 078C CODE3 0FAC CODE4 05C4 CODE5 05E4 CODE6 0DF4 DISK01 503E DISK02 5045 DISK04 50A1 DISK05 50AB DISK06 50B2 DISK07 50BD	01850 01860 01870 01880 01890 01990 01990 ERRORS 00160 00180 00210 00210 00220 00210 00220 00210 00210 00210 00210 0010 00110 00110 00110 00110 00110 00110 00110 00110 00110	INVAL  00650 00690 00770 00810 00890 009550 00680 00970 01090 01090 00940	POP POP POP RET LD JR END	DE 8C AF A, ØFEH DISK25	
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL  CODE0 0000 CODE1 0100 CODE2 078C CODE3 078C CODE4 05C4 CODE6 00F4 DISK01 5085 DISK02 5085 DISK04 5081 DISK05 5088 DISK06 5082 DISK07 508D DISK08 508D DISK08 508D	01850 01860 01870 01880 01890 01900 01900 01900 00170 00180 00170 00190 00210 00220 00210 00220 00640 00930 01140 01140 01140	INVAL  00650 00690 00730 00810 00850 00850 00850 001070 01190 01190 01190 011350	POP POP POP RET LD JR END	DE 8C AF A, ØFEH DISK25	
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL  CODE0 0000 CODE1 0100 CODE2 078C CODE3 05C4 CODE5 05E4 CODE6 0DF4 DISK01 503E DISK02 5045 DISK04 5041 DISK05 5088 DISK05 5088 DISK06 5082 DISK07 508D DISK08 50D2 DISK09 50E8 DISK09 50E8 DISK09 50E8 DISK09 50E8 DISK09 50E8	01850 01860 01870 01880 01890 01990 019910 ERRORS 00170 00170 00180 00190 00220 00610 00640 00640 00930 01100 01100 011210 01210 01300 01400	INVAL  00650 00650 00630 00730 00770 00810 00890 00970 00890 001070 01070 01190 01190 01190 01190 01190	POP POP POP RET LD JR END	DE 8C AF A, ØFEH DISK25	
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL  CODE0 0000 CODE1 0100 CODE2 078C CODE3 078C CODE4 05C4 CODE6 00F4 DISK01 5085 DISK02 5085 DISK04 5081 DISK05 5088 DISK06 5082 DISK07 508D DISK08 508D DISK08 508D	01850 01860 01870 01880 01890 01990 019910 ERRORS 00170 00170 00180 00190 00220 00610 00640 00640 00930 01100 01100 011210 01210 01300 01400	INVAL  00650 00690 00730 00810 00850 00850 00850 001070 01190 01190 01190 011350	POP POP POP RET LD JR END	DE 8C AF A, ØFEH DISK25	
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL  CODE0 0000 CODE1 0100 CODE2 078C CODE3 05C4 CODE5 05E4 CODE6 0DF4 DISK01 503E DISK02 5045 DISK04 5041 DISK05 5088 DISK05 5088 DISK06 5082 DISK07 508D DISK08 50D2 DISK09 50E8 DISK09 50E8 DISK09 50E8 DISK09 50E8 DISK09 50E8	01850 01860 01870 01880 01890 01990 01990 08160 00170 00180 0020 00210 00210 00640 00640 001100 01140 01140 01140 01300 01400 00510	INVAL  00650 00650 00630 00730 00770 00810 00890 00970 00890 001070 01070 01190 01190 01190 01190 01190	POP POP POP RET LD JR END	DE 8C AF A, ØFEH DISK25	
5132 DI 5133 C1 5134 FI 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL CODE0 0000 CODE1 0100 CODE2 078C CODE3 078C CODE4 05C4 CODE5 05E4 CODE6 0DF4 CODE6 0DF4 CODE6 0DF5 CODE5 05E4 CODE6 0DF5 CODE5 05E4 CODE6 0DF5 CODE5 05E4 CODE6 0DF5 CODE5 05E4 CODE6 0DF5 CODE5 05E4 CODE6 0DF5 CODE5 05E4 CODE6 0DF5 CODE5 05E5 CODE5 05	01850 01860 01870 01880 01890 01990 01990 ERRORS 00160 00170 00180 00210 00220 00220 00220 00210	INVAL  00650 00650 00670 00770 00810 00770 00810 00890 00550 00680 00970 01070 01090 00940 001350 00520 00520	POP POP POP RET LD JR END	DE 8C AF A, ØFEH DISK25	
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL  CODE0 078C CODE1 0100 CODE2 078C CODE3 0FAC CODE3 0FAC CODE4 05E4 CODE6 0DF4 DISK01 5085 DISK02 5087 DISK04 5081 DISK05 5088 DISK07 508D DISK08 508D DISK10 508B DISK10 508B DISK10 508B DISK10 508B DISK10 508B	01850 01860 01870 01880 01890 01900 01900 0210 00170 00180 00170 00190 00210 00220 00640 00930 01050 01140 01140 01140 01140 01140 00510 00570 001430 01450	INVAL  00650 00690 00730 00810 00810 00850 00970 001190 01190 01190 01190 011350 00520 00580 01310	POP POP POP RET LD JR END 0720 0070 1000 0103	DE 8C AF A, ØFEH DISK25	
5132 DI 5133 CI 5134 FI 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL CODE0 078C CODE1 0100 CODE2 078C CODE3 078C CODE4 05C4 CODE6 0DF4 DISK01 503E DISK02 5045 DISK03 5045 DISK03 5045 DISK04 5041 DISK05 50AB DISK06 50BD DISK06 50BD DISK06 50BD DISK07 50BD DISK08 50BD DISK10 50BD	01850 01860 01870 01880 01890 01990 01990 00170 00180 00180 00190 0020 00210 00610 00620 00610 00640 00610 0	INVAL  00650 00650 00690 00770 00810 00770 00810 00890 00500 001090	POP POP POP RET LD JR END 0720 0078 1000 0103 1230 1230 1260 1370	DE BC AF A, ØFEH DISK25	
5132 DI 5133 CI 5134 FI 5135 C9 5136 3EFE 5138 18F4 0000 TOTAL CODE0 0000 TOTAL CODE1 0100 CODE1 0100 CODE2 078C CODE3 0FAC CODE4 05C4 CODE5 05E4 CODE6 0DP4 DISK01 5087 DISK02 5045 DISK04 5081 DISK05 5088 DISK06 5082 DISK07 508D DISK07 508D DISK08 5002 DISK08 5002 DISK10 506D DISK10 506D DISK10 506D DISK10 506D DISK10 506D DISK15 5108 DISK15 5108	01850 01860 01870 01880 01890 01900 01900 01900 00170 00180 00210 00210 00210 00210 00210 00210 00210 001100 01140 01140 01140 01140 0140 0140 01510 01430 01430 01450 01580 01570	INVAL  00650 00690 007370 00810 00810 00890 00580 00970 01070 01070 01070 00940 01350 00580 001310 01620 001570 001570	POP POP POP RET LD JR END 0630 0720 0076 1000 0102 1230 1230 1260 1370	DE BC AF A, ØFEH DISK25	
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL  CODE0 0000 CODE1 0100 CODE2 078C CODE3 078C CODE4 05C4 CODE5 05E4 CODE6 00F4 DISK01 5087 DISK02 5045 DISK04 5087 DISK05 5088 DISK06 5082 DISK07 5080 DISK08 5092 DISK18 5108 DISK18 5114 DISK20 5120	01850 01860 01870 01880 01890 01900 01900 01900 00170 00180 00170 00180 00210 00220 00210 00220 00640 00930 01150 01140 01140 01140 01570 01430 01450 01580 01580 01670 01760	INVAL  00650 00690 00730 00810 00850 00850 00850 00970 01190 01190 011350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 01350 01450	POP POP POP RET LD JR END 0630 10720 108720 11230 112460 11370 10600 11660 11710 11600 11600 11600 11600 11600 11600	DE BC AF A, ØFEH DISK25	
5132 DI 5133 C1 5134 FI 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL  CODE0 0000 CODE1 078C CODE3 0FAC CODE3 0FAC CODE4 05C4 CODE5 05E4 CODE6 0DF4 DISK01 503E DISK02 5045 DISK03 5087 DISK04 50A1 DISK05 50AB DISK06 50BD DISK06 50BD DISK07 50BD DISK08 50D2 DISK10 50ED DISK10 50ED DISK12 50ED	01850 01860 01870 01880 01890 01990 01991 0ERRORS 00170 00170 00180 0020 00210 00610 00640 00640 00640 00640 00640 00640 00640 006570 01450 006570 01450 01580 01670 01580 01670 016830	INVAL  00650 00690 00730 00770 00810 00770 00890 00500 001070 01070 01070 01070 01190 00940 001350 00520 00520 00520 00520 00580 01310	POP POP POP RET LD JR END 0630 10720 108720 11230 112460 11370 10600 11660 11710 11600 11600 11600 11600 11600 11600	DE BC AF A, ØFEH DISK25	
5132 D1 5133 C1 5134 F1 5135 C9 5136 3EFE 5138 18F4 0000 00000 TOTAL  CODE0 0000 TOTAL  CODE1 0100 CODE1 078C CODE3 078C CODE4 05C4 CODE5 05E4 CODE6 00F4 DISK01 5087 DISK02 5045 DISK03 5087 DISK04 508D DISK05 508B DISK06 5082 DISK07 508D DISK08 5082 DISK07 508D DISK08 5082 DISK18 5088 DISK18 5088 DISK18 5088 DISK18 5088 DISK18 5188 DISK18 5188 DISK18 5114 DISK20 5120	01850 01860 01870 01880 01890 01990 01991 0ERRORS 00170 00170 00180 0020 00210 00610 00640 00640 00640 00640 00640 00640 00640 006570 01450 006570 01450 01580 01670 01580 01670 016830	INVAL  00650 00690 00730 00810 00850 00850 00850 00970 01190 01190 011350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 00940 01350 01350 01450	POP POP POP RET LD JR END 0630 10720 108720 11230 112460 11370 10600 11660 11710 11600 11600 11600 11600 11600 11600	DE BC AF A, ØFEH DISK25	

DISKIO	5000	00300			
INVAL	5136	01890	01200	01390	
INVAL1	508B	01200	00920	01040	
INVAL2	5085	00920	00390	00420	00450
STATØ	0000	00230	00660	00420	00430
STAT1	0018	00240	00700		
STAT2	001C	00250	00740		
STAT3	007C	00260	00780		
STAT4	001C	00270	00820		
STAT5	0004	00280	00860		
STAT6	0044	00290	00900		